
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.109569                       # Number of seconds simulated
sim_ticks                                109568581881                       # Number of ticks simulated
final_tick                               636670644789                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 161867                       # Simulator instruction rate (inst/s)
host_op_rate                                   204017                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2016417                       # Simulator tick rate (ticks/s)
host_mem_usage                               67374664                       # Number of bytes of host memory used
host_seconds                                 54338.26                       # Real time elapsed on the host
sim_insts                                  8795596436                       # Number of instructions simulated
sim_ops                                   11085919515                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1802240                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3624576                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1113600                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1880832                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1800960                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      3043328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      3635328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      3043584                       # Number of bytes read from this memory
system.physmem.bytes_read::total             19984128                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           39680                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      5478912                       # Number of bytes written to this memory
system.physmem.bytes_written::total           5478912                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        14080                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        28317                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8700                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        14694                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        14070                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        23776                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        28401                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        23778                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                156126                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           42804                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                42804                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        42056                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16448511                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        50233                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     33080432                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        46729                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     10163497                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        42056                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     17165797                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        45561                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     16436829                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        44392                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     27775553                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        47897                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     33178562                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        43224                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     27777890                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               182389218                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        42056                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        50233                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        46729                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        42056                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        45561                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        44392                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        47897                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        43224                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             362148                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          50004407                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               50004407                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          50004407                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        42056                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16448511                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        50233                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     33080432                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        46729                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     10163497                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        42056                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     17165797                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        45561                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     16436829                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        44392                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     27775553                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        47897                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     33178562                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        43224                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     27777890                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              232393626                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus0.numCycles               262754394                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20696377                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16973346                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2025091                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8558353                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8091580                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2122732                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90477                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    197448649                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             117633514                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20696377                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10214312                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25877588                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5751505                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles      10618237                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12164618                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2011101                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    237638338                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.605278                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.951603                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       211760750     89.11%     89.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2802737      1.18%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3241743      1.36%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1783414      0.75%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2067804      0.87%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1127686      0.47%     93.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          768705      0.32%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2004987      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12080512      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    237638338                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078767                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.447694                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       195858710                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     12238734                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25670856                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       195050                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3674982                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3358552                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        18882                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     143605767                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        93544                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3674982                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       196163453                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4361832                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      7013261                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25572549                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       852255                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     143517926                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          226                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        227159                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       392388                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    199433537                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    668254964                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    668254964                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170291692                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        29141805                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37439                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20810                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2277194                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13701423                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7464342                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       198191                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1657163                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         143297712                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37515                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        135396090                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       189276                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     17934232                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41529739                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4065                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    237638338                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.569757                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.260433                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    180582422     75.99%     75.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22957632      9.66%     85.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12320425      5.18%     90.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8534545      3.59%     94.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7464567      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3822702      1.61%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       915763      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       594639      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       445643      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    237638338                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          35366     12.14%     12.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        124993     42.90%     55.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       130995     44.96%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113332046     83.70%     83.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2117639      1.56%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16584      0.01%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12519605      9.25%     94.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7410216      5.47%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     135396090                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.515295                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             291354                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002152                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    508911144                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    161270714                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133158580                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     135687444                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       342571                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2417740                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          833                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1261                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       163670                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         8292                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked         1291                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3674982                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3858181                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       150168                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    143335354                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        61696                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13701423                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7464342                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20805                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        104476                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1261                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1173073                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1137441                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2310514                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    133410316                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11757625                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1985770                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  127                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19165943                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18665505                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7408318                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.507738                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133160537                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133158580                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79148005                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        207328538                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.506780                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.381752                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122687896                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     20648660                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33450                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2036681                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    233963356                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.524389                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.342664                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    183844853     78.58%     78.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23241142      9.93%     88.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9738841      4.16%     92.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5855054      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4052093      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2615964      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1357863      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1091828      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2165718      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    233963356                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122687896                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18584355                       # Number of memory references committed
system.switch_cpus0.commit.loads             11283683                       # Number of loads committed
system.switch_cpus0.commit.membars              16688                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17558823                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110607967                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2496073                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2165718                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           375133518                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          290348195                       # The number of ROB writes
system.switch_cpus0.timesIdled                3024879                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               25116056                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122687896                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.627544                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.627544                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.380584                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.380584                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       601804280                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184810834                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      134016188                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33420                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus1.numCycles               262754394                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19474502                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17573060                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1021343                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      7294594                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         6962044                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1075919                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        44930                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    206488237                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             122467019                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19474502                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      8037963                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24218753                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        3212492                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles      13925440                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11850482                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1026288                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    246798044                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.582179                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.899749                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       222579291     90.19%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          865146      0.35%     90.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1765052      0.72%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          744958      0.30%     91.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4026462      1.63%     93.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3584089      1.45%     94.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          692348      0.28%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1455403      0.59%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11085295      4.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    246798044                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.074117                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.466089                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       205097039                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     15329286                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24129666                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        76950                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       2165098                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1709124                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          516                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     143613332                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2836                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       2165098                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       205322924                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles       13502173                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1091855                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23999815                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       716172                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     143537045                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1327                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        324451                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       252040                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         7485                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    168511245                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    676062434                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    676062434                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    149496976                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        19014255                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        16670                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         8419                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          1741623                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     33873357                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     17131427                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       156284                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       833215                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         143262521                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        16722                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        137739671                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        76899                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     11051009                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     26497490                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           96                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    246798044                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.558107                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.353372                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    197671382     80.09%     80.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     14809146      6.00%     86.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12096866      4.90%     91.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      5235943      2.12%     93.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6591553      2.67%     95.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      6335106      2.57%     98.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3596367      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       284428      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       177253      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    246798044                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         348437     11.17%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       2691901     86.32%     97.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        78035      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     86408828     62.73%     62.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1203378      0.87%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         8248      0.01%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     33026927     23.98%     87.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     17092290     12.41%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     137739671                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.524215                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            3118373                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.022640                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    525472658                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    154333836                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    136559978                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     140858044                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       247497                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      1310710                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          534                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         3592                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       105316                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads        12167                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       2165098                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles       13046829                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       206567                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    143279333                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1287                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     33873357                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts     17131427                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         8422                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        137015                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           83                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         3592                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       594085                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       604898                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1198983                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    136771808                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     32915999                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       967863                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   90                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            50006655                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17921828                       # Number of branches executed
system.switch_cpus1.iew.exec_stores          17090656                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.520531                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             136563708                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            136559978                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         73768578                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        145483706                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.519725                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.507057                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    110962576                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    130399498                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     12895529                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        16626                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1043771                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    244632946                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.533041                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.355239                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    197286906     80.65%     80.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     17324893      7.08%     87.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8110501      3.32%     91.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      8003142      3.27%     94.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2189903      0.90%     95.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      9251227      3.78%     98.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       697435      0.29%     99.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       507692      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1261247      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    244632946                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    110962576                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     130399498                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              49588758                       # Number of memory references committed
system.switch_cpus1.commit.loads             32562647                       # Number of loads committed
system.switch_cpus1.commit.membars               8300                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17220018                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        115956595                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1263145                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1261247                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           386666388                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          288755359                       # The number of ROB writes
system.switch_cpus1.timesIdled                4492259                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               15956350                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          110962576                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            130399498                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    110962576                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.367955                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.367955                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.422305                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.422305                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       676153610                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      158584114                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      171005512                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         16600                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  55                       # Number of system calls
system.switch_cpus2.numCycles               262754394                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        21336619                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     17458922                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2086425                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8878842                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8405718                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2205494                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        95178                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    205595714                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             119291511                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           21336619                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10611212                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             24912901                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5682791                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5558080                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12576752                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2087674                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    239635939                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.611309                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.952511                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       214723038     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1166356      0.49%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1851569      0.77%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2500902      1.04%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2569459      1.07%     92.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2175790      0.91%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1211464      0.51%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1804985      0.75%     95.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        11632376      4.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    239635939                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081204                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.454004                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       203483411                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7688629                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24866755                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        28274                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3568868                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3511015                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          376                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     146377378                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1971                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3568868                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       204042968                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1515923                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      4882174                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         24341999                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1284005                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     146321315                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          182                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        188874                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       552125                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    204195630                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    680690083                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    680690083                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    177210004                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        26985626                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36510                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        19088                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3814701                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13697925                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7423846                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        87635                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1747312                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         146139472                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36640                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        138859649                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        19154                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     16019045                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     38267827                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1505                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    239635939                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.579461                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.270665                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    180867954     75.48%     75.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     24168853     10.09%     85.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12246445      5.11%     90.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9238931      3.86%     94.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7246909      3.02%     97.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2927705      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1848337      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       961510      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       129295      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    239635939                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          25603     11.08%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         84544     36.57%     47.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       121029     52.35%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    116787748     84.10%     84.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2071476      1.49%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17418      0.01%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12582442      9.06%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7400565      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     138859649                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.528477                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             231176                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001665                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    517605567                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    162195719                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    136778838                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     139090825                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       280850                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2185716                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          116                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          565                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       100164                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3568868                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1205946                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       125788                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    146176257                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        56723                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13697925                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7423846                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        19092                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        106236                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          565                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1216067                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1169023                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2385090                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    136945475                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11843963                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1914174                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  145                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19244240                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19466750                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7400277                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.521192                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             136779070                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            136778838                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         78521609                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        211542536                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.520558                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371186                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    103301878                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    127111703                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     19064560                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35135                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2112786                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    236067071                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.538456                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.387039                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    183926995     77.91%     77.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25837486     10.94%     88.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9764993      4.14%     92.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4657039      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3921527      1.66%     96.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2253173      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1967393      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       890937      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2847528      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    236067071                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    103301878                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     127111703                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18835891                       # Number of memory references committed
system.switch_cpus2.commit.loads             11512209                       # Number of loads committed
system.switch_cpus2.commit.membars              17528                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18329701                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        114526105                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2617493                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2847528                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           379395091                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          295921450                       # The number of ROB writes
system.switch_cpus2.timesIdled                3115955                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               23118455                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          103301878                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            127111703                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    103301878                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.543559                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.543559                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.393150                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.393150                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       616377665                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      190536554                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      135708613                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35104                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus3.numCycles               262754394                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        19309820                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     17237710                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1541251                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     12906600                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12598384                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         1161710                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        46820                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    204030516                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             109643948                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           19309820                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     13760094                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             24451694                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5042552                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4822150                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12346257                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1512913                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    236797027                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.518926                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.758919                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       212345333     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         3724786      1.57%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1884909      0.80%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3684733      1.56%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1185347      0.50%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         3412606      1.44%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          538523      0.23%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          870486      0.37%     96.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         9150304      3.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    236797027                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.073490                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.417287                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       202044281                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6855447                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         24403025                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        19692                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3474581                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      1828163                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        18086                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     122685112                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        34129                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3474581                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       202271105                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        4283718                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1864823                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24185059                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       717735                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     122512684                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          153                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         94688                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       550571                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    160601841                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    555280997                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    555280997                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    130335224                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        30266587                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        16464                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         8321                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          1644889                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     22069119                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      3594057                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        23897                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       817908                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         121879444                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        16521                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        114153981                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        74187                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     21909349                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     44907839                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          101                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    236797027                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.482075                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.095048                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    186750838     78.87%     78.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     15746561      6.65%     85.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     16769041      7.08%     92.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      9707381      4.10%     96.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      5013834      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      1256353      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1489735      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        34588      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        28696      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    236797027                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         191729     57.39%     57.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         77731     23.27%     80.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        64642     19.35%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     89538928     78.44%     78.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       896587      0.79%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         8143      0.01%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     20146854     17.65%     96.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      3563469      3.12%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     114153981                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.434451                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             334102                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002927                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    465513277                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    143805593                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    111259677                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     114488083                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        89884                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      4481025                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          102                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          287                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        82162                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3474581                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        3449193                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        87575                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    121896046                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        13559                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     22069119                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      3594057                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         8320                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         40554                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents         1850                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          287                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1041241                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       591864                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      1633105                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    112703039                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     19856612                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1450941                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   81                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            23419909                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        17132130                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           3563297                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.428929                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             111284616                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            111259677                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         67326929                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        146753549                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.423436                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.458775                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     88654553                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     99831819                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22068668                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        16420                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1531576                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    233322446                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.427871                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.297486                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    196139680     84.06%     84.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     14617572      6.26%     90.33% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9383430      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      2953847      1.27%     95.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4899303      2.10%     97.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       956743      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       607068      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       555913      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3208890      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    233322446                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     88654553                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      99831819                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              21099989                       # Number of memory references committed
system.switch_cpus3.commit.loads             17588094                       # Number of loads committed
system.switch_cpus3.commit.membars               8194                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          15315364                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         87250390                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      1250108                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3208890                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           352013718                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          247278290                       # The number of ROB writes
system.switch_cpus3.timesIdled                4546159                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               25957367                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           88654553                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             99831819                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     88654553                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.963800                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.963800                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.337405                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.337405                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       523822963                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      145002332                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      130251141                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         16402                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus4.numCycles               262754388                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        20671851                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     16948754                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      2024319                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8587293                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         8096414                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2123858                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        91200                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    197458070                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             117387270                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           20671851                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     10220272                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             25842710                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5720973                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles      10710440                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         12163092                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      2010020                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    237675398                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.604075                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.949536                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       211832688     89.13%     89.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         2802190      1.18%     90.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         3238262      1.36%     91.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         1781905      0.75%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         2066612      0.87%     93.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         1140331      0.48%     93.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          763409      0.32%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         1999286      0.84%     94.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        12050715      5.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    237675398                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.078674                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.446757                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       195874639                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles     12324241                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         25637432                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles       193809                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3645271                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3358523                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred        18907                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     143343182                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        93712                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3645271                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       196177534                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        4340510                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      7126815                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         25539856                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       845406                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     143255862                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          209                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        224157                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       389568                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    199072180                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    666988547                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    666988547                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    170280904                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        28791276                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        37509                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        20894                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          2259829                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     13688828                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      7462017                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads       197441                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1658401                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         143040304                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        37609                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        135329130                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued       189198                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     17683913                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     40548391                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         4164                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    237675398                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.569386                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.259965                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    180632688     76.00%     76.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     22951279      9.66%     85.66% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     12341218      5.19%     90.85% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      8526504      3.59%     94.44% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      7443962      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      3823653      1.61%     99.18% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       916062      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       594838      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       445194      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    237675398                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          35655     12.22%     12.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        125031     42.85%     55.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       131080     44.93%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    113279920     83.71%     83.71% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      2111011      1.56%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        16583      0.01%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     12512058      9.25%     94.52% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      7409558      5.48%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     135329130                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.515040                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             291766                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002156                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    508814622                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    160763091                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    133083804                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     135620896                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       344467                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2405856                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          867                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation         1268                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       161814                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads         8288                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked         1133                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3645271                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        3843438                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       149503                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    143078038                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        61043                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     13688828                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      7462017                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        20902                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents        104420                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents         1268                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1173499                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1136817                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2310316                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    133333562                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     11754745                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1995568                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  125                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            19162667                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        18664667                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           7407922                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.507446                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             133085776                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            133083804                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         79106329                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        207169875                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.506495                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.381843                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     99993603                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    122680137                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     20399140                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        33445                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      2035963                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    234030127                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.524207                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.342466                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    183913921     78.59%     78.59% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     23241243      9.93%     88.52% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9737964      4.16%     92.68% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      5854534      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      4050941      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      2616664      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1357489      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7      1091622      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2165749      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    234030127                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     99993603                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     122680137                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              18583175                       # Number of memory references committed
system.switch_cpus4.commit.loads             11282972                       # Number of loads committed
system.switch_cpus4.commit.membars              16686                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          17557744                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        110600959                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2495925                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2165749                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           374942979                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          289803904                       # The number of ROB writes
system.switch_cpus4.timesIdled                3024431                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               25078990                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           99993603                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            122680137                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     99993603                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.627712                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.627712                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.380559                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.380559                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       601467863                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      184700377                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      133768829                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         33414                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  50                       # Number of system calls
system.switch_cpus5.numCycles               262754394                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        20329547                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     16626666                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      1986987                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      8495595                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         8026656                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         2091967                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        88194                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    197359044                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             115341729                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           20329547                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     10118623                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             24179080                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5765897                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       5374432                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         12135678                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      2000631                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    230648067                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.611064                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.960099                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       206468987     89.52%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1312839      0.57%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         2075845      0.90%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3300228      1.43%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1362092      0.59%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         1529431      0.66%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         1624455      0.70%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1060354      0.46%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        11913836      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    230648067                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.077371                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.438972                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       195536259                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      7211536                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         24104410                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        60806                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3735055                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3332576                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          457                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     140855874                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2989                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3735055                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       195834850                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        1853008                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      4498925                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         23870345                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       855871                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     140770881                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents        25270                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        240877                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       321258                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents        40645                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands    195451477                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    654844628                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    654844628                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    166952806                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        28498671                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        35797                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        19648                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          2580385                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     13417999                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      7209002                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       217341                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1638931                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         140579788                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        35898                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        133115502                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued       165415                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     17671792                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     39377575                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         3340                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    230648067                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.577137                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.269416                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    174507290     75.66%     75.66% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     22537095      9.77%     85.43% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     12331115      5.35%     90.78% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      8395450      3.64%     94.42% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      7849045      3.40%     97.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      2255373      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      1763011      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       598788      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       410900      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    230648067                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          31017     12.61%     12.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         94747     38.51%     51.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       120293     48.89%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    111518759     83.78%     83.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      2102445      1.58%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        16143      0.01%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     12304563      9.24%     94.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      7173592      5.39%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     133115502                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.506616                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             246057                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001848                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    497290543                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    158288937                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    130975443                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     133361559                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       403501                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2399008                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          342                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         1489                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       204127                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         8295                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3735055                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        1192431                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       119851                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    140615818                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        58086                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     13417999                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      7209002                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        19640                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         88358                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           28                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         1489                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1162097                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1132287                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2294384                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    131217710                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     11571725                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1897792                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                  132                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            18743600                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        18470957                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           7171875                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.499393                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             130976323                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            130975443                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         76582592                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        200056650                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.498471                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.382805                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     98067127                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    120205323                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     20410758                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        32558                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      2028930                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    226913012                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.529742                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.382891                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    178114328     78.49%     78.49% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     23632028     10.41%     88.91% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      9201422      4.06%     92.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      4958390      2.19%     95.15% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      3710065      1.64%     96.78% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      2072273      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1279979      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7      1142434      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2802093      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    226913012                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     98067127                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     120205323                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              18023866                       # Number of memory references committed
system.switch_cpus5.commit.loads             11018991                       # Number of loads committed
system.switch_cpus5.commit.membars              16244                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          17254812                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        108314162                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2441960                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2802093                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           364726350                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          284967423                       # The number of ROB writes
system.switch_cpus5.timesIdled                3187228                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               32106327                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           98067127                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            120205323                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     98067127                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.679332                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.679332                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.373227                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.373227                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       591737615                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      181564173                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      131378549                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         32528                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus6.numCycles               262752821                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        19495151                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     17591032                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1022191                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      7320256                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         6971384                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         1076973                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        45055                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    206697600                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             122585460                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           19495151                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      8048357                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             24243896                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        3213745                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles      13781006                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         11862411                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1026996                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    246888489                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.582503                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.900144                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       222644593     90.18%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          865190      0.35%     90.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1768650      0.72%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          746893      0.30%     91.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         4031296      1.63%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         3588482      1.45%     94.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          695021      0.28%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1454431      0.59%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        11093933      4.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    246888489                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.074196                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.466543                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       205308117                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles     15183233                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         24154789                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        76868                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       2165477                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      1711574                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          510                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     143745336                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         2802                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       2165477                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       205534081                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles       13366357                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      1084917                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         24024854                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       712796                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     143669258                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          372                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        323263                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       251662                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents         5081                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands    168666392                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    676672284                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    676672284                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    149646279                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        19020031                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        16676                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         8419                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          1740177                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     33900951                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores     17148540                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       156544                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       833953                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         143392992                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        16728                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        137871512                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        76255                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     11040188                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     26470870                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           86                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    246888489                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.558436                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.353728                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    197716468     80.08%     80.08% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     14823375      6.00%     86.09% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     12104666      4.90%     90.99% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      5241706      2.12%     93.11% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      6599993      2.67%     95.79% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      6339981      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      3600002      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       284586      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       177712      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    246888489                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu         348824     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead       2693434     86.32%     97.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        78195      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     86492655     62.73%     62.73% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      1204308      0.87%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         8256      0.01%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     33057284     23.98%     87.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite     17109009     12.41%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     137871512                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.524719                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt            3120453                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022633                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    525828221                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    154453510                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    136694603                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     140991965                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       247770                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      1306400                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          531                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         3611                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       105696                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads        12175                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       2165477                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles       12912880                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       206962                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    143409808                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         1309                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     33900951                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts     17148540                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         8420                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        137575                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           92                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         3611                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       595007                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       604182                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      1199189                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    136905495                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     32947012                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       966017                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   88                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            50054306                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        17940098                       # Number of branches executed
system.switch_cpus6.iew.exec_stores          17107294                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.521043                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             136698428                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            136694603                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         73834945                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        145583721                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.520240                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.507165                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    111072668                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    130529181                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     12896487                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        16642                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1044638                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    244723012                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.533375                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.355558                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    197329713     80.63%     80.63% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     17341430      7.09%     87.72% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      8117327      3.32%     91.04% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      8013095      3.27%     94.31% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      2192190      0.90%     95.21% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      9262215      3.78%     98.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       697222      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       507915      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      1261905      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    244723012                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    111072668                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     130529181                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              49637374                       # Number of memory references committed
system.switch_cpus6.commit.loads             32594539                       # Number of loads committed
system.switch_cpus6.commit.membars               8308                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          17237166                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        116072011                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      1264458                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      1261905                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           386886437                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          289017082                       # The number of ROB writes
system.switch_cpus6.timesIdled                4496196                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               15864332                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          111072668                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            130529181                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    111072668                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.365594                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.365594                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.422727                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.422727                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       676816919                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      158740574                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      171171296                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         16616                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  50                       # Number of system calls
system.switch_cpus7.numCycles               262754394                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        20358260                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     16650877                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      1986134                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      8383937                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         8023251                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2094078                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        88358                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    197484856                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             115559211                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           20358260                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     10117329                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             24208739                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5781123                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       5336508                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         12143433                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      2000026                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    230781726                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.611772                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.961403                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       206572987     89.51%     89.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1313465      0.57%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         2070574      0.90%     90.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         3303137      1.43%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         1363937      0.59%     93.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1523306      0.66%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1631869      0.71%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1061313      0.46%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        11941138      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    230781726                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.077480                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.439799                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       195656790                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      7179418                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         24133615                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        60742                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3751160                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3336731                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          464                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     141097496                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         3002                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3751160                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       195957860                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1846444                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      4465283                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         23897362                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       863604                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     141013814                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents        21664                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        240830                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       324749                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents        43124                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands    195783545                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    656009453                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    656009453                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    167079545                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        28703976                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        35861                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        19704                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          2596603                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     13425960                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      7219554                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads       217145                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1641388                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         140820819                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        35967                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        133259439                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued       165749                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     17836253                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     39880093                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         3383                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    230781726                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.577426                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.269834                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    174592770     75.65%     75.65% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     22555188      9.77%     85.43% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     12330797      5.34%     90.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      8403376      3.64%     94.41% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      7865428      3.41%     97.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2256725      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1766729      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       598886      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       411827      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    230781726                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          31048     12.59%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         95196     38.59%     51.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       120427     48.82%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    111639388     83.78%     83.78% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      2108263      1.58%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        16155      0.01%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     12312174      9.24%     94.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      7183459      5.39%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     133259439                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.507164                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             246671                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001851                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    497713022                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    158694490                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    131118657                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     133506110                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       401423                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2398604                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          372                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         1477                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       209368                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         8329                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3751160                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1194145                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       119587                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    140856923                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        57625                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     13425960                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      7219554                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        19689                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         87970                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           27                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         1477                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1159227                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1136247                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2295474                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    131361948                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     11578334                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1897489                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  137                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            18759953                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        18486079                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           7181619                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.499942                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             131119618                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            131118657                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         76664525                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        200311057                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.499016                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.382727                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     98141590                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    120296605                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     20560678                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        32584                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      2028047                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    227030566                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.529870                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.383101                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    178197455     78.49%     78.49% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     23649198     10.42%     88.91% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      9207343      4.06%     92.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      4960597      2.18%     95.15% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      3711580      1.63%     96.78% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2074733      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1281600      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7      1143135      0.50%     98.76% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2804925      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    227030566                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     98141590                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     120296605                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              18037539                       # Number of memory references committed
system.switch_cpus7.commit.loads             11027353                       # Number of loads committed
system.switch_cpus7.commit.membars              16256                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          17267940                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        108396381                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2443810                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2804925                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           365082274                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          285465955                       # The number of ROB writes
system.switch_cpus7.timesIdled                3189340                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               31972668                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           98141590                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            120296605                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     98141590                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.677299                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.677299                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.373511                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.373511                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       592370158                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      181759618                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      131609526                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         32556                       # number of misc regfile writes
system.l20.replacements                         14118                       # number of replacements
system.l20.tagsinuse                      4095.468216                       # Cycle average of tags in use
system.l20.total_refs                          406261                       # Total number of references to valid blocks.
system.l20.sampled_refs                         18214                       # Sample count of references to valid blocks.
system.l20.avg_refs                         22.304875                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           83.359460                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.724129                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2797.825414                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1206.559214                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.020351                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001886                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.683063                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.294570                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999870                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        41962                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  41963                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           23769                       # number of Writeback hits
system.l20.Writeback_hits::total                23769                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data          156                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                  156                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        42118                       # number of demand (read+write) hits
system.l20.demand_hits::total                   42119                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        42118                       # number of overall hits
system.l20.overall_hits::total                  42119                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           36                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        14075                       # number of ReadReq misses
system.l20.ReadReq_misses::total                14111                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            5                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  5                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           36                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        14080                       # number of demand (read+write) misses
system.l20.demand_misses::total                 14116                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           36                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        14080                       # number of overall misses
system.l20.overall_misses::total                14116                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     29407690                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   7114065463                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     7143473153                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data      2937253                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total      2937253                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     29407690                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   7117002716                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      7146410406                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     29407690                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   7117002716                       # number of overall miss cycles
system.l20.overall_miss_latency::total     7146410406                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           37                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        56037                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              56074                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        23769                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            23769                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data          161                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total              161                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           37                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        56198                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               56235                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           37                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        56198                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              56235                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.972973                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.251173                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.251650                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data     0.031056                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.031056                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.972973                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.250543                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.251018                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.972973                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.250543                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.251018                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 816880.277778                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 505439.819751                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 506234.367019                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data 587450.600000                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total 587450.600000                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 816880.277778                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 505468.942898                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 506263.134457                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 816880.277778                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 505468.942898                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 506263.134457                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                8533                       # number of writebacks
system.l20.writebacks::total                     8533                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        14075                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           14111                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            5                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             5                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        14080                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            14116                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        14080                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           14116                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     26822232                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   6102909181                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   6129731413                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data      2578253                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total      2578253                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     26822232                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   6105487434                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   6132309666                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     26822232                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   6105487434                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   6132309666                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.251173                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.251650                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.031056                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.031056                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.972973                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.250543                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.251018                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.972973                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.250543                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.251018                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       745062                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 433599.231332                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 434393.835518                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 515650.600000                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 515650.600000                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst       745062                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 433628.368892                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 434422.617314                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst       745062                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 433628.368892                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 434422.617314                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         28360                       # number of replacements
system.l21.tagsinuse                      4095.908489                       # Cycle average of tags in use
system.l21.total_refs                          391646                       # Total number of references to valid blocks.
system.l21.sampled_refs                         32456                       # Sample count of references to valid blocks.
system.l21.avg_refs                         12.066983                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           10.097374                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     4.500175                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3347.914363                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           733.396578                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.002465                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001099                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.817362                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.179052                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        51958                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  51959                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           21247                       # number of Writeback hits
system.l21.Writeback_hits::total                21247                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           80                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   80                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        52038                       # number of demand (read+write) hits
system.l21.demand_hits::total                   52039                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        52038                       # number of overall hits
system.l21.overall_hits::total                  52039                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           43                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        28317                       # number of ReadReq misses
system.l21.ReadReq_misses::total                28360                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        28317                       # number of demand (read+write) misses
system.l21.demand_misses::total                 28360                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        28317                       # number of overall misses
system.l21.overall_misses::total                28360                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     37118333                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data  15173526817                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total    15210645150                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     37118333                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data  15173526817                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total     15210645150                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     37118333                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data  15173526817                       # number of overall miss cycles
system.l21.overall_miss_latency::total    15210645150                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        80275                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              80319                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        21247                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            21247                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           80                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               80                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        80355                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               80399                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        80355                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              80399                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.977273                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.352750                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.353092                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.977273                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.352399                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.352741                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.977273                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.352399                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.352741                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 863217.046512                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 535845.139563                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 536341.507405                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 863217.046512                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 535845.139563                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 536341.507405                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 863217.046512                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 535845.139563                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 536341.507405                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                5187                       # number of writebacks
system.l21.writebacks::total                     5187                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        28317                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           28360                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        28317                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            28360                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        28317                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           28360                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     34016012                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data  13138079424                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total  13172095436                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     34016012                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data  13138079424                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total  13172095436                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     34016012                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data  13138079424                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total  13172095436                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.352750                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.353092                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.977273                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.352399                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.352741                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.977273                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.352399                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.352741                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 791070.046512                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 463964.382668                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 464460.346827                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 791070.046512                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 463964.382668                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 464460.346827                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 791070.046512                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 463964.382668                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 464460.346827                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          8743                       # number of replacements
system.l22.tagsinuse                      4095.366167                       # Cycle average of tags in use
system.l22.total_refs                          305334                       # Total number of references to valid blocks.
system.l22.sampled_refs                         12839                       # Sample count of references to valid blocks.
system.l22.avg_refs                         23.781759                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           78.914853                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    11.962990                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2513.070306                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1491.418018                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.019266                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.002921                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.613543                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.364116                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999845                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        33370                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  33372                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10354                       # number of Writeback hits
system.l22.Writeback_hits::total                10354                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data          158                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                  158                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        33528                       # number of demand (read+write) hits
system.l22.demand_hits::total                   33530                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        33528                       # number of overall hits
system.l22.overall_hits::total                  33530                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           40                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         8701                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 8741                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           40                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         8701                       # number of demand (read+write) misses
system.l22.demand_misses::total                  8741                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           40                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         8701                       # number of overall misses
system.l22.overall_misses::total                 8741                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     40022555                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   3915279246                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     3955301801                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     40022555                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   3915279246                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      3955301801                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     40022555                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   3915279246                       # number of overall miss cycles
system.l22.overall_miss_latency::total     3955301801                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           42                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        42071                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              42113                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10354                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10354                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data          158                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total              158                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           42                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        42229                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               42271                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           42                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        42229                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              42271                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.206817                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.207561                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.206043                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.206785                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.206043                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.206785                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 1000563.875000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 449980.375359                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 452499.920032                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 1000563.875000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 449980.375359                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 452499.920032                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 1000563.875000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 449980.375359                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 452499.920032                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4600                       # number of writebacks
system.l22.writebacks::total                     4600                       # number of writebacks
system.l22.ReadReq_mshr_hits::switch_cpus2.data            1                       # number of ReadReq MSHR hits
system.l22.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l22.demand_mshr_hits::switch_cpus2.data            1                       # number of demand (read+write) MSHR hits
system.l22.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l22.overall_mshr_hits::switch_cpus2.data            1                       # number of overall MSHR hits
system.l22.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         8700                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            8740                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         8700                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             8740                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         8700                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            8740                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     37150555                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   3289488453                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   3326639008                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     37150555                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   3289488453                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   3326639008                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     37150555                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   3289488453                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   3326639008                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.206793                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.207537                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.206020                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.206761                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.206020                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.206761                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 928763.875000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 378102.121034                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 380622.312128                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 928763.875000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 378102.121034                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 380622.312128                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 928763.875000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 378102.121034                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 380622.312128                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         14730                       # number of replacements
system.l23.tagsinuse                      4095.809837                       # Cycle average of tags in use
system.l23.total_refs                          223167                       # Total number of references to valid blocks.
system.l23.sampled_refs                         18826                       # Sample count of references to valid blocks.
system.l23.avg_refs                         11.854191                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           53.085671                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     7.289764                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2937.107254                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1098.327147                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.012960                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001780                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.717067                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.268146                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999954                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        40465                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  40466                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            7080                       # number of Writeback hits
system.l23.Writeback_hits::total                 7080                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           72                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   72                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        40537                       # number of demand (read+write) hits
system.l23.demand_hits::total                   40538                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        40537                       # number of overall hits
system.l23.overall_hits::total                  40538                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           36                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        14694                       # number of ReadReq misses
system.l23.ReadReq_misses::total                14730                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           36                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        14694                       # number of demand (read+write) misses
system.l23.demand_misses::total                 14730                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           36                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        14694                       # number of overall misses
system.l23.overall_misses::total                14730                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     22449188                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   6587131436                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     6609580624                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     22449188                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   6587131436                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      6609580624                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     22449188                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   6587131436                       # number of overall miss cycles
system.l23.overall_miss_latency::total     6609580624                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           37                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        55159                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              55196                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         7080                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             7080                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           72                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               72                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           37                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        55231                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               55268                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           37                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        55231                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              55268                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.972973                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.266394                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.266867                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.972973                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.266046                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.266520                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.972973                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.266046                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.266520                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 623588.555556                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 448287.153668                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 448715.588866                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 623588.555556                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 448287.153668                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 448715.588866                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 623588.555556                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 448287.153668                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 448715.588866                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                2207                       # number of writebacks
system.l23.writebacks::total                     2207                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           36                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        14694                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           14730                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           36                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        14694                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            14730                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           36                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        14694                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           14730                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     19861723                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   5531381946                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   5551243669                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     19861723                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   5531381946                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   5551243669                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     19861723                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   5531381946                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   5551243669                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.266394                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.266867                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.972973                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.266046                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.266520                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.972973                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.266046                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.266520                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 551714.527778                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 376438.134341                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 376866.508418                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 551714.527778                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 376438.134341                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 376866.508418                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 551714.527778                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 376438.134341                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 376866.508418                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                         14112                       # number of replacements
system.l24.tagsinuse                      4095.477169                       # Cycle average of tags in use
system.l24.total_refs                          406189                       # Total number of references to valid blocks.
system.l24.sampled_refs                         18208                       # Sample count of references to valid blocks.
system.l24.avg_refs                         22.308271                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           83.101703                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst     8.382232                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  2804.203072                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          1199.790162                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.020289                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.002046                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.684620                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.292918                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999872                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        41930                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  41931                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks           23730                       # number of Writeback hits
system.l24.Writeback_hits::total                23730                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data          156                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                  156                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        42086                       # number of demand (read+write) hits
system.l24.demand_hits::total                   42087                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        42086                       # number of overall hits
system.l24.overall_hits::total                  42087                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           39                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data        14065                       # number of ReadReq misses
system.l24.ReadReq_misses::total                14104                       # number of ReadReq misses
system.l24.ReadExReq_misses::switch_cpus4.data            5                       # number of ReadExReq misses
system.l24.ReadExReq_misses::total                  5                       # number of ReadExReq misses
system.l24.demand_misses::switch_cpus4.inst           39                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data        14070                       # number of demand (read+write) misses
system.l24.demand_misses::total                 14109                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           39                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data        14070                       # number of overall misses
system.l24.overall_misses::total                14109                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     27891891                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data   7124965404                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total     7152857295                       # number of ReadReq miss cycles
system.l24.ReadExReq_miss_latency::switch_cpus4.data      2511895                       # number of ReadExReq miss cycles
system.l24.ReadExReq_miss_latency::total      2511895                       # number of ReadExReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     27891891                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data   7127477299                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total      7155369190                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     27891891                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data   7127477299                       # number of overall miss cycles
system.l24.overall_miss_latency::total     7155369190                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           40                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        55995                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              56035                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks        23730                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total            23730                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data          161                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total              161                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           40                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        56156                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               56196                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           40                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        56156                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              56196                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.975000                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.251183                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.251700                       # miss rate for ReadReq accesses
system.l24.ReadExReq_miss_rate::switch_cpus4.data     0.031056                       # miss rate for ReadExReq accesses
system.l24.ReadExReq_miss_rate::total        0.031056                       # miss rate for ReadExReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.975000                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.250552                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.251068                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.975000                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.250552                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.251068                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 715176.692308                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 506574.148880                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 507150.971001                       # average ReadReq miss latency
system.l24.ReadExReq_avg_miss_latency::switch_cpus4.data       502379                       # average ReadExReq miss latency
system.l24.ReadExReq_avg_miss_latency::total       502379                       # average ReadExReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 715176.692308                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 506572.658067                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 507149.279892                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 715176.692308                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 506572.658067                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 507149.279892                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                8488                       # number of writebacks
system.l24.writebacks::total                     8488                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           39                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data        14065                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total           14104                       # number of ReadReq MSHR misses
system.l24.ReadExReq_mshr_misses::switch_cpus4.data            5                       # number of ReadExReq MSHR misses
system.l24.ReadExReq_mshr_misses::total             5                       # number of ReadExReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           39                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data        14070                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total            14109                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           39                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data        14070                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total           14109                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     25091320                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data   6114588476                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total   6139679796                       # number of ReadReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::switch_cpus4.data      2152385                       # number of ReadExReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::total      2152385                       # number of ReadExReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     25091320                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data   6116740861                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total   6141832181                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     25091320                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data   6116740861                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total   6141832181                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.251183                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.251700                       # mshr miss rate for ReadReq accesses
system.l24.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.031056                       # mshr miss rate for ReadExReq accesses
system.l24.ReadExReq_mshr_miss_rate::total     0.031056                       # mshr miss rate for ReadExReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.975000                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.250552                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.251068                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.975000                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.250552                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.251068                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 643367.179487                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 434737.893779                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 435314.789847                       # average ReadReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data       430477                       # average ReadExReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::total       430477                       # average ReadExReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 643367.179487                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 434736.379602                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 435313.075413                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 643367.179487                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 434736.379602                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 435313.075413                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                         23816                       # number of replacements
system.l25.tagsinuse                      4095.576443                       # Cycle average of tags in use
system.l25.total_refs                          380516                       # Total number of references to valid blocks.
system.l25.sampled_refs                         27912                       # Sample count of references to valid blocks.
system.l25.avg_refs                         13.632703                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           37.275900                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    10.605164                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  2645.318734                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          1402.376645                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.009101                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.002589                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.645830                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.342377                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999897                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        47587                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  47588                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks           14330                       # number of Writeback hits
system.l25.Writeback_hits::total                14330                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data          131                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                  131                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        47718                       # number of demand (read+write) hits
system.l25.demand_hits::total                   47719                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        47718                       # number of overall hits
system.l25.overall_hits::total                  47719                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           38                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data        23776                       # number of ReadReq misses
system.l25.ReadReq_misses::total                23814                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           38                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data        23776                       # number of demand (read+write) misses
system.l25.demand_misses::total                 23814                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           38                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data        23776                       # number of overall misses
system.l25.overall_misses::total                23814                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     27807947                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data  12240927744                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total    12268735691                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     27807947                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data  12240927744                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total     12268735691                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     27807947                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data  12240927744                       # number of overall miss cycles
system.l25.overall_miss_latency::total    12268735691                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           39                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        71363                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              71402                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks        14330                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total            14330                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data          131                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total              131                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           39                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        71494                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               71533                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           39                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        71494                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              71533                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.333170                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.333520                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.332559                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.332909                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.332559                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.332909                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 731788.078947                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 514843.865410                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 515190.043294                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 731788.078947                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 514843.865410                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 515190.043294                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 731788.078947                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 514843.865410                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 515190.043294                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                4290                       # number of writebacks
system.l25.writebacks::total                     4290                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           38                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data        23776                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total           23814                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           38                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data        23776                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total            23814                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           38                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data        23776                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total           23814                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     25078553                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data  10533181519                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total  10558260072                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     25078553                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data  10533181519                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total  10558260072                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     25078553                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data  10533181519                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total  10558260072                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.333170                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.333520                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.332559                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.332909                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.332559                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.332909                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 659961.921053                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 443017.392286                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 443363.570673                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 659961.921053                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 443017.392286                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 443363.570673                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 659961.921053                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 443017.392286                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 443363.570673                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                         28442                       # number of replacements
system.l26.tagsinuse                      4095.909646                       # Cycle average of tags in use
system.l26.total_refs                          391618                       # Total number of references to valid blocks.
system.l26.sampled_refs                         32538                       # Sample count of references to valid blocks.
system.l26.avg_refs                         12.035712                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           10.100902                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst     4.401047                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  3350.165715                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data           731.241982                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.002466                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.001074                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.817912                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.178526                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        51971                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  51972                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks           21206                       # number of Writeback hits
system.l26.Writeback_hits::total                21206                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data           79                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                   79                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        52050                       # number of demand (read+write) hits
system.l26.demand_hits::total                   52051                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        52050                       # number of overall hits
system.l26.overall_hits::total                  52051                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           41                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data        28402                       # number of ReadReq misses
system.l26.ReadReq_misses::total                28443                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           41                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data        28402                       # number of demand (read+write) misses
system.l26.demand_misses::total                 28443                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           41                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data        28402                       # number of overall misses
system.l26.overall_misses::total                28443                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     36394537                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data  14985364794                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total    15021759331                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     36394537                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data  14985364794                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total     15021759331                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     36394537                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data  14985364794                       # number of overall miss cycles
system.l26.overall_miss_latency::total    15021759331                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           42                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        80373                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              80415                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks        21206                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total            21206                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           79                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               79                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           42                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        80452                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               80494                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           42                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        80452                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              80494                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.976190                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.353377                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.353703                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.976190                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.353030                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.353356                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.976190                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.353030                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.353356                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 887671.634146                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 527616.533836                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 528135.545864                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 887671.634146                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 527616.533836                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 528135.545864                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 887671.634146                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 527616.533836                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 528135.545864                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                5199                       # number of writebacks
system.l26.writebacks::total                     5199                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           41                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data        28402                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total           28443                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           41                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data        28402                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total            28443                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           41                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data        28402                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total           28443                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     33449421                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data  12944872282                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total  12978321703                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     33449421                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data  12944872282                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total  12978321703                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     33449421                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data  12944872282                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total  12978321703                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.353377                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.353703                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.976190                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.353030                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.353356                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.976190                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.353030                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.353356                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 815839.536585                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 455773.265333                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 456292.293464                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 815839.536585                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 455773.265333                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 456292.293464                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 815839.536585                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 455773.265333                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 456292.293464                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                         23817                       # number of replacements
system.l27.tagsinuse                      4095.579390                       # Cycle average of tags in use
system.l27.total_refs                          380659                       # Total number of references to valid blocks.
system.l27.sampled_refs                         27913                       # Sample count of references to valid blocks.
system.l27.avg_refs                         13.637337                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           37.295337                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    10.458017                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  2639.834247                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          1407.991790                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.009105                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.002553                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.644491                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.343748                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999897                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        47697                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  47698                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks           14364                       # number of Writeback hits
system.l27.Writeback_hits::total                14364                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data          131                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                  131                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        47828                       # number of demand (read+write) hits
system.l27.demand_hits::total                   47829                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        47828                       # number of overall hits
system.l27.overall_hits::total                  47829                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           37                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data        23777                       # number of ReadReq misses
system.l27.ReadReq_misses::total                23814                       # number of ReadReq misses
system.l27.ReadExReq_misses::switch_cpus7.data            1                       # number of ReadExReq misses
system.l27.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l27.demand_misses::switch_cpus7.inst           37                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data        23778                       # number of demand (read+write) misses
system.l27.demand_misses::total                 23815                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           37                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data        23778                       # number of overall misses
system.l27.overall_misses::total                23815                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     36312494                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data  12184697296                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total    12221009790                       # number of ReadReq miss cycles
system.l27.ReadExReq_miss_latency::switch_cpus7.data       621007                       # number of ReadExReq miss cycles
system.l27.ReadExReq_miss_latency::total       621007                       # number of ReadExReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     36312494                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data  12185318303                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total     12221630797                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     36312494                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data  12185318303                       # number of overall miss cycles
system.l27.overall_miss_latency::total    12221630797                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           38                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        71474                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              71512                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks        14364                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total            14364                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data          132                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total              132                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           38                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        71606                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               71644                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           38                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        71606                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              71644                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.332666                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.333007                       # miss rate for ReadReq accesses
system.l27.ReadExReq_miss_rate::switch_cpus7.data     0.007576                       # miss rate for ReadExReq accesses
system.l27.ReadExReq_miss_rate::total        0.007576                       # miss rate for ReadExReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.332067                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.332407                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.332067                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.332407                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 981418.756757                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 512457.303108                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 513185.932225                       # average ReadReq miss latency
system.l27.ReadExReq_avg_miss_latency::switch_cpus7.data       621007                       # average ReadExReq miss latency
system.l27.ReadExReq_avg_miss_latency::total       621007                       # average ReadExReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 981418.756757                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 512461.868240                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 513190.459668                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 981418.756757                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 512461.868240                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 513190.459668                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                4300                       # number of writebacks
system.l27.writebacks::total                     4300                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           37                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data        23777                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total           23814                       # number of ReadReq MSHR misses
system.l27.ReadExReq_mshr_misses::switch_cpus7.data            1                       # number of ReadExReq MSHR misses
system.l27.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           37                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data        23778                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total            23815                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           37                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data        23778                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total           23815                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     33654436                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data  10477129651                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total  10510784087                       # number of ReadReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::switch_cpus7.data       549207                       # number of ReadExReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::total       549207                       # number of ReadExReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     33654436                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data  10477678858                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total  10511333294                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     33654436                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data  10477678858                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total  10511333294                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.332666                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.333007                       # mshr miss rate for ReadReq accesses
system.l27.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.007576                       # mshr miss rate for ReadExReq accesses
system.l27.ReadExReq_mshr_miss_rate::total     0.007576                       # mshr miss rate for ReadExReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.332067                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.332407                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.332067                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.332407                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 909579.351351                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 440641.361442                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 441369.954103                       # average ReadReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data       549207                       # average ReadExReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::total       549207                       # average ReadExReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 909579.351351                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 440645.927244                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 441374.482217                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 909579.351351                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 440645.927244                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 441374.482217                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               518.322579                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012172662                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1950236.342967                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    36.322579                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          482                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.058209                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.772436                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.830645                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12164570                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12164570                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12164570                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12164570                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12164570                       # number of overall hits
system.cpu0.icache.overall_hits::total       12164570                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           48                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           48                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           48                       # number of overall misses
system.cpu0.icache.overall_misses::total           48                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     35715358                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     35715358                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     35715358                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     35715358                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     35715358                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     35715358                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12164618                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12164618                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12164618                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12164618                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12164618                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12164618                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 744069.958333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 744069.958333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 744069.958333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 744069.958333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 744069.958333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 744069.958333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     29809511                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     29809511                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     29809511                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     29809511                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     29809511                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     29809511                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 805662.459459                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 805662.459459                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 805662.459459                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 805662.459459                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 805662.459459                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 805662.459459                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 56198                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               172659147                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 56454                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3058.404134                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.816105                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.183895                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.913344                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.086656                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8581139                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8581139                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7259262                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7259262                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17776                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17776                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16710                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16710                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15840401                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15840401                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15840401                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15840401                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       191333                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       191333                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         5616                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         5616                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       196949                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        196949                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       196949                       # number of overall misses
system.cpu0.dcache.overall_misses::total       196949                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  45039903251                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  45039903251                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data   2195087862                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   2195087862                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  47234991113                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  47234991113                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  47234991113                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  47234991113                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8772472                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8772472                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7264878                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7264878                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17776                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17776                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16710                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16710                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16037350                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16037350                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16037350                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16037350                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021811                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021811                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000773                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000773                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012281                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012281                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012281                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012281                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 235400.601313                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 235400.601313                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 390863.223291                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 390863.223291                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 239833.617398                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 239833.617398                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 239833.617398                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 239833.617398                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets     14723922                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             84                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 175284.785714                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        23769                       # number of writebacks
system.cpu0.dcache.writebacks::total            23769                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       135296                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       135296                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         5455                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         5455                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       140751                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       140751                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       140751                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       140751                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        56037                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        56037                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          161                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          161                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        56198                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        56198                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        56198                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        56198                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   9987136832                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   9987136832                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     13122361                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     13122361                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  10000259193                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10000259193                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  10000259193                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10000259193                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006388                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006388                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003504                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003504                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003504                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003504                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 178223.974017                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 178223.974017                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 81505.347826                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 81505.347826                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 177946.887665                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 177946.887665                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 177946.887665                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 177946.887665                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     3                       # number of replacements
system.cpu1.icache.tagsinuse               582.193792                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1041433197                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   587                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1774162.175468                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    42.100262                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   540.093530                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.067468                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865535                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.933003                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11850416                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11850416                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11850416                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11850416                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11850416                       # number of overall hits
system.cpu1.icache.overall_hits::total       11850416                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           66                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           66                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            66                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           66                       # number of overall misses
system.cpu1.icache.overall_misses::total           66                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     52372820                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     52372820                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     52372820                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     52372820                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     52372820                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     52372820                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11850482                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11850482                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11850482                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11850482                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11850482                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11850482                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000006                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000006                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 793527.575758                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 793527.575758                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 793527.575758                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 793527.575758                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 793527.575758                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 793527.575758                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           22                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           22                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           22                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     37624524                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     37624524                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     37624524                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     37624524                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     37624524                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     37624524                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 855102.818182                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 855102.818182                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 855102.818182                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 855102.818182                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 855102.818182                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 855102.818182                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 80355                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               449627775                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 80611                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               5577.747144                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   111.908380                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   144.091620                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.437142                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.562858                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     31057921                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       31057921                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     17008985                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      17008985                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         8325                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8325                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         8300                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         8300                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     48066906                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        48066906                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     48066906                       # number of overall hits
system.cpu1.dcache.overall_hits::total       48066906                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       289359                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       289359                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          283                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          283                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       289642                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        289642                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       289642                       # number of overall misses
system.cpu1.dcache.overall_misses::total       289642                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  73754892736                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  73754892736                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     27028618                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     27028618                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  73781921354                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  73781921354                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  73781921354                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  73781921354                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     31347280                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     31347280                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     17009268                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     17009268                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8325                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8325                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         8300                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         8300                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     48356548                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     48356548                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     48356548                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     48356548                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009231                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009231                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000017                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005990                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005990                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005990                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005990                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 254890.612478                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 254890.612478                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 95507.484099                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 95507.484099                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 254734.884285                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 254734.884285                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 254734.884285                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 254734.884285                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        21247                       # number of writebacks
system.cpu1.dcache.writebacks::total            21247                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       209084                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       209084                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          203                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          203                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       209287                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       209287                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       209287                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       209287                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        80275                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        80275                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           80                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           80                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        80355                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        80355                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        80355                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        80355                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  18966521314                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  18966521314                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      5502392                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      5502392                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  18972023706                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  18972023706                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  18972023706                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  18972023706                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002561                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002561                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001662                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001662                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001662                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001662                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 236269.340567                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 236269.340567                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 68779.900000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 68779.900000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 236102.591077                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 236102.591077                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 236102.591077                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 236102.591077                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               516.250895                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1011272530                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1956039.709865                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    41.250895                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.066107                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.827325                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12576695                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12576695                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12576695                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12576695                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12576695                       # number of overall hits
system.cpu2.icache.overall_hits::total       12576695                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           57                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           57                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           57                       # number of overall misses
system.cpu2.icache.overall_misses::total           57                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     51605727                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     51605727                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     51605727                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     51605727                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     51605727                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     51605727                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12576752                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12576752                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12576752                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12576752                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12576752                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12576752                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 905363.631579                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 905363.631579                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 905363.631579                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 905363.631579                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 905363.631579                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 905363.631579                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           15                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           15                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     40505009                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     40505009                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     40505009                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     40505009                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     40505009                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     40505009                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 964404.976190                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 964404.976190                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 964404.976190                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 964404.976190                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 964404.976190                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 964404.976190                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 42229                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               166883386                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 42485                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3928.054278                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.705289                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.294711                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.912911                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.087089                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8662207                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8662207                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7289035                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7289035                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18966                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18966                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17552                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17552                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     15951242                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15951242                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     15951242                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15951242                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       135347                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       135347                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          931                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          931                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       136278                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        136278                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       136278                       # number of overall misses
system.cpu2.dcache.overall_misses::total       136278                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  24973719886                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  24973719886                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     78533786                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     78533786                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  25052253672                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  25052253672                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  25052253672                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  25052253672                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8797554                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8797554                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7289966                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7289966                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18966                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18966                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17552                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17552                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16087520                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16087520                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16087520                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16087520                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015385                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015385                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000128                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000128                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008471                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008471                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008471                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008471                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 184516.242591                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 184516.242591                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 84354.227712                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 84354.227712                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 183831.973407                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 183831.973407                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 183831.973407                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 183831.973407                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10354                       # number of writebacks
system.cpu2.dcache.writebacks::total            10354                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        93276                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        93276                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          773                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          773                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        94049                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        94049                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        94049                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        94049                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        42071                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        42071                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          158                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          158                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        42229                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        42229                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        42229                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        42229                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   6162291652                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   6162291652                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     10183504                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     10183504                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   6172475156                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   6172475156                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   6172475156                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   6172475156                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004782                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004782                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002625                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002625                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002625                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002625                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 146473.619643                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 146473.619643                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 64452.556962                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 64452.556962                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 146166.737455                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 146166.737455                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 146166.737455                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 146166.737455                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     3                       # number of replacements
system.cpu3.icache.tagsinuse               558.212487                       # Cycle average of tags in use
system.cpu3.icache.total_refs               931043387                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   564                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1650786.147163                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    33.951484                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   524.261004                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.054409                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.840162                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.894571                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12346204                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12346204                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12346204                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12346204                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12346204                       # number of overall hits
system.cpu3.icache.overall_hits::total       12346204                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           53                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           53                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           53                       # number of overall misses
system.cpu3.icache.overall_misses::total           53                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     28285662                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     28285662                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     28285662                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     28285662                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     28285662                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     28285662                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12346257                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12346257                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12346257                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12346257                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12346257                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12346257                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 533691.735849                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 533691.735849                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 533691.735849                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 533691.735849                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 533691.735849                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 533691.735849                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           16                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           16                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           16                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           37                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           37                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           37                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     22866975                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     22866975                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     22866975                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     22866975                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     22866975                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     22866975                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 618026.351351                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 618026.351351                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 618026.351351                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 618026.351351                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 618026.351351                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 618026.351351                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 55231                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               224714514                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 55487                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4049.858778                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   202.838564                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    53.161436                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.792338                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.207662                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     18133534                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       18133534                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      3494967                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       3494967                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         8258                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         8258                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         8201                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         8201                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     21628501                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        21628501                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     21628501                       # number of overall hits
system.cpu3.dcache.overall_hits::total       21628501                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       189700                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       189700                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          347                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          347                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       190047                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        190047                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       190047                       # number of overall misses
system.cpu3.dcache.overall_misses::total       190047                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  44446158113                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  44446158113                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     30096526                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     30096526                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  44476254639                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  44476254639                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  44476254639                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  44476254639                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     18323234                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     18323234                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      3495314                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3495314                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         8258                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         8258                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         8201                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         8201                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     21818548                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     21818548                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     21818548                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     21818548                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010353                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010353                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000099                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000099                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008710                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008710                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008710                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008710                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 234297.090738                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 234297.090738                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 86733.504323                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 86733.504323                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 234027.659679                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 234027.659679                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 234027.659679                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 234027.659679                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         7080                       # number of writebacks
system.cpu3.dcache.writebacks::total             7080                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       134541                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       134541                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          275                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          275                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       134816                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       134816                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       134816                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       134816                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        55159                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        55159                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           72                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           72                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        55231                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        55231                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        55231                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        55231                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   9359929804                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   9359929804                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      4732414                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      4732414                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   9364662218                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   9364662218                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   9364662218                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   9364662218                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003010                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003010                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002531                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002531                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002531                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002531                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 169689.983575                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 169689.983575                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 65727.972222                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 65727.972222                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 169554.457062                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 169554.457062                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 169554.457062                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 169554.457062                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               520.405831                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1012171129                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   522                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1939025.151341                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    38.405831                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          482                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.061548                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.772436                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.833984                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     12163037                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       12163037                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     12163037                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        12163037                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     12163037                       # number of overall hits
system.cpu4.icache.overall_hits::total       12163037                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           55                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           55                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           55                       # number of overall misses
system.cpu4.icache.overall_misses::total           55                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     36742322                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     36742322                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     36742322                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     36742322                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     36742322                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     36742322                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     12163092                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12163092                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     12163092                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12163092                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     12163092                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12163092                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 668042.218182                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 668042.218182                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 668042.218182                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 668042.218182                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 668042.218182                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 668042.218182                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           15                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           15                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           15                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           40                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           40                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           40                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     28296266                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     28296266                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     28296266                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     28296266                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     28296266                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     28296266                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 707406.650000                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 707406.650000                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 707406.650000                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 707406.650000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 707406.650000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 707406.650000                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 56156                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               172653912                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 56412                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               3060.588385                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.817693                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.182307                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.913350                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.086650                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      8576348                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        8576348                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      7258830                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       7258830                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        17767                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        17767                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        16707                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        16707                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     15835178                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        15835178                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     15835178                       # number of overall hits
system.cpu4.dcache.overall_hits::total       15835178                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       191698                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       191698                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         5585                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         5585                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       197283                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        197283                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       197283                       # number of overall misses
system.cpu4.dcache.overall_misses::total       197283                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  45179098700                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  45179098700                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data   2198487775                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total   2198487775                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  47377586475                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  47377586475                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  47377586475                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  47377586475                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      8768046                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      8768046                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      7264415                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      7264415                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        17767                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        17767                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        16707                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        16707                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     16032461                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     16032461                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     16032461                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     16032461                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021863                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021863                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000769                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000769                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.012305                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.012305                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.012305                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.012305                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 235678.508383                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 235678.508383                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 393641.499552                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 393641.499552                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 240150.375222                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 240150.375222                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 240150.375222                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 240150.375222                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets     12970310                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets             91                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets 142530.879121                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        23730                       # number of writebacks
system.cpu4.dcache.writebacks::total            23730                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       135703                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       135703                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data         5424                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         5424                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       141127                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       141127                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       141127                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       141127                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        55995                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        55995                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          161                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          161                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        56156                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        56156                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        56156                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        56156                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   9995448826                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   9995448826                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     12657051                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     12657051                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data  10008105877                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total  10008105877                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data  10008105877                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total  10008105877                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.006386                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.006386                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003503                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003503                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003503                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003503                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 178506.095651                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 178506.095651                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 78615.223602                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 78615.223602                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 178219.707191                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 178219.707191                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 178219.707191                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 178219.707191                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               527.595980                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1016593666                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1921727.156900                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    37.595980                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.060250                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.845506                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     12135621                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       12135621                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     12135621                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        12135621                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     12135621                       # number of overall hits
system.cpu5.icache.overall_hits::total       12135621                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           57                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           57                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           57                       # number of overall misses
system.cpu5.icache.overall_misses::total           57                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     42479746                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     42479746                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     42479746                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     42479746                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     42479746                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     42479746                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     12135678                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12135678                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     12135678                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12135678                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     12135678                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12135678                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 745258.701754                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 745258.701754                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 745258.701754                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 745258.701754                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 745258.701754                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 745258.701754                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           18                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           18                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           18                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           39                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           39                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     28206308                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     28206308                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     28206308                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     28206308                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     28206308                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     28206308                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 723238.666667                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 723238.666667                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 723238.666667                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 723238.666667                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 723238.666667                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 723238.666667                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 71494                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               181079243                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 71750                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               2523.752516                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   234.164393                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    21.835607                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.914705                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.085295                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      8412261                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        8412261                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      6971215                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       6971215                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        19438                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        19438                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        16264                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        16264                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     15383476                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        15383476                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     15383476                       # number of overall hits
system.cpu5.dcache.overall_hits::total       15383476                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       183283                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       183283                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          803                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          803                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       184086                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        184086                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       184086                       # number of overall misses
system.cpu5.dcache.overall_misses::total       184086                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  41918183789                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  41918183789                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     68863700                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     68863700                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  41987047489                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  41987047489                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  41987047489                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  41987047489                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      8595544                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      8595544                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      6972018                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      6972018                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        19438                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        19438                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        16264                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        16264                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     15567562                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     15567562                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     15567562                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     15567562                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021323                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021323                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000115                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000115                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.011825                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.011825                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.011825                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.011825                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 228707.429434                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 228707.429434                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 85758.032379                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 85758.032379                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 228083.871066                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 228083.871066                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 228083.871066                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 228083.871066                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        14330                       # number of writebacks
system.cpu5.dcache.writebacks::total            14330                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       111920                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       111920                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          672                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          672                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       112592                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       112592                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       112592                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       112592                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        71363                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        71363                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          131                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          131                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        71494                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        71494                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        71494                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        71494                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data  15564806362                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total  15564806362                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      8550390                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      8550390                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data  15573356752                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total  15573356752                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data  15573356752                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total  15573356752                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.008302                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.008302                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.004592                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.004592                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.004592                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.004592                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 218107.511764                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 218107.511764                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 65270.152672                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 65270.152672                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 217827.464570                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 217827.464570                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 217827.464570                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 217827.464570                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     3                       # number of replacements
system.cpu6.icache.tagsinuse               580.579216                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1041445133                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1780248.090598                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    40.136981                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   540.442235                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.064322                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.866093                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.930415                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     11862352                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       11862352                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     11862352                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        11862352                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     11862352                       # number of overall hits
system.cpu6.icache.overall_hits::total       11862352                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           59                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           59                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           59                       # number of overall misses
system.cpu6.icache.overall_misses::total           59                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     48310288                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     48310288                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     48310288                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     48310288                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     48310288                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     48310288                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     11862411                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     11862411                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     11862411                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     11862411                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     11862411                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     11862411                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 818818.440678                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 818818.440678                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 818818.440678                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 818818.440678                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 818818.440678                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 818818.440678                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           17                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           17                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           17                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           42                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           42                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           42                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     36806236                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     36806236                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     36806236                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     36806236                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     36806236                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     36806236                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 876338.952381                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 876338.952381                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 876338.952381                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 876338.952381                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 876338.952381                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 876338.952381                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 80451                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               449673384                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 80707                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               5571.677599                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   111.908468                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   144.091532                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.437142                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.562858                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data     31086805                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       31086805                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data     17025702                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total      17025702                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         8325                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         8325                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         8308                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         8308                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     48112507                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        48112507                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     48112507                       # number of overall hits
system.cpu6.dcache.overall_hits::total       48112507                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       289830                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       289830                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          274                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          274                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       290104                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        290104                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       290104                       # number of overall misses
system.cpu6.dcache.overall_misses::total       290104                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  73159873314                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  73159873314                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     27264120                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     27264120                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  73187137434                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  73187137434                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  73187137434                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  73187137434                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data     31376635                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     31376635                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data     17025976                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total     17025976                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         8325                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         8325                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         8308                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         8308                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     48402611                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     48402611                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     48402611                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     48402611                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009237                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009237                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000016                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005994                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005994                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005994                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005994                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 252423.397557                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 252423.397557                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 99504.087591                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 99504.087591                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 252278.966970                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 252278.966970                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 252278.966970                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 252278.966970                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        21206                       # number of writebacks
system.cpu6.dcache.writebacks::total            21206                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       209457                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       209457                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          195                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          195                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       209652                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       209652                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       209652                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       209652                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        80373                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        80373                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           79                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           79                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        80452                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        80452                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        80452                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        80452                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data  18779920366                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total  18779920366                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      5409679                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      5409679                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data  18785330045                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total  18785330045                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data  18785330045                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total  18785330045                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002562                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002562                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001662                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001662                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001662                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001662                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 233659.566845                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 233659.566845                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 68476.949367                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 68476.949367                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 233497.365448                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 233497.365448                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 233497.365448                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 233497.365448                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               526.952124                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1016601422                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   528                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1925381.481061                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    36.952124                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          490                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.059218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.785256                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.844475                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     12143377                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       12143377                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     12143377                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        12143377                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     12143377                       # number of overall hits
system.cpu7.icache.overall_hits::total       12143377                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           56                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           56                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           56                       # number of overall misses
system.cpu7.icache.overall_misses::total           56                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     53861759                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     53861759                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     53861759                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     53861759                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     53861759                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     53861759                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     12143433                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     12143433                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     12143433                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     12143433                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     12143433                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     12143433                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 961817.125000                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 961817.125000                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 961817.125000                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 961817.125000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 961817.125000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 961817.125000                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           18                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           18                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           18                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     36700190                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     36700190                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     36700190                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     36700190                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     36700190                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     36700190                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 965794.473684                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 965794.473684                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 965794.473684                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 965794.473684                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 965794.473684                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 965794.473684                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 71606                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               181091578                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 71862                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               2519.990788                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   234.159082                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    21.840918                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.914684                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.085316                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      8419231                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        8419231                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      6976500                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       6976500                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        19504                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        19504                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        16278                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        16278                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     15395731                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        15395731                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     15395731                       # number of overall hits
system.cpu7.dcache.overall_hits::total       15395731                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       182918                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       182918                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          803                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          803                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       183721                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        183721                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       183721                       # number of overall misses
system.cpu7.dcache.overall_misses::total       183721                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  41503729464                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  41503729464                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     72416030                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     72416030                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  41576145494                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  41576145494                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  41576145494                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  41576145494                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      8602149                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      8602149                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      6977303                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      6977303                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        19504                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        19504                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        16278                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        16278                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     15579452                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     15579452                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     15579452                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     15579452                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021264                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021264                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000115                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000115                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.011793                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.011793                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.011793                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.011793                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 226898.006014                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 226898.006014                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 90181.855542                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 90181.855542                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 226300.452828                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 226300.452828                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 226300.452828                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 226300.452828                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        14364                       # number of writebacks
system.cpu7.dcache.writebacks::total            14364                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       111444                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       111444                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          671                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          671                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       112115                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       112115                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       112115                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       112115                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        71474                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        71474                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          132                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          132                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        71606                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        71606                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        71606                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        71606                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data  15516796004                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total  15516796004                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      9160929                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      9160929                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data  15525956933                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total  15525956933                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data  15525956933                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total  15525956933                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.008309                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.008309                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.004596                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.004596                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.004596                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.004596                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 217097.070319                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 217097.070319                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 69400.977273                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 69400.977273                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 216824.804248                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 216824.804248                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 216824.804248                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 216824.804248                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
