Design Entry;HDL Check||(null)||Checking HDL syntax of 'sync_module.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'sync_module.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'sync_module.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'sync_module.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'sync_module.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'sync_module.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'sync_module.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'sync_module.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'sync_module.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'sync_module.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
HelpInfo,C:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microchip\Libero_SoC_v2022.2\SynplifyPro\bin\assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\ds-09\Desktop\DISY\Digital_Systems\02-Aufgabe\std_counter.vhd'.||aufgabe2.srr(46);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/46||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\ds-09\Desktop\DISY\Digital_Systems\02-Aufgabe\sync_buffer.vhd'.||aufgabe2.srr(47);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/47||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\ds-09\Desktop\DISY\Digital_Systems\bib\lfsr_lib.vhd'.||aufgabe2.srr(48);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/48||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\ds-09\Desktop\DISY\Digital_Systems\01-Aufgabe\hex4x7seg.vhd'.||aufgabe2.srr(49);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/49||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\ds-09\Desktop\DISY\Digital_Systems\02-Aufgabe\sync_module.vhd'.||aufgabe2.srr(50);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/50||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\ds-09\Desktop\DISY\Digital_Systems\02-Aufgabe\aufgabe2.vhd'.||aufgabe2.srr(51);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/51||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||aufgabe2.srr(54);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/54||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.aufgabe2.structure.||aufgabe2.srr(55);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/55||aufgabe2.vhd(5);liberoaction://cross_probe/hdl/file/'C:\Users\ds-09\Desktop\DISY\Digital_Systems\02-Aufgabe\aufgabe2.vhd'/linenumber/5
Implementation;Synthesis||CD630||@N: Synthesizing work.hex4x7seg.struktur.||aufgabe2.srr(56);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/56||hex4x7seg.vhd(6);liberoaction://cross_probe/hdl/file/'C:\Users\ds-09\Desktop\DISY\Digital_Systems\01-Aufgabe\hex4x7seg.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.std_counter.verhalten.||aufgabe2.srr(60);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/60||std_counter.vhd(6);liberoaction://cross_probe/hdl/file/'C:\Users\ds-09\Desktop\DISY\Digital_Systems\02-Aufgabe\std_counter.vhd'/linenumber/6
Implementation;Synthesis||CD286||@W:Creating black box for empty architecture std_counter ||aufgabe2.srr(61);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/61||std_counter.vhd(6);liberoaction://cross_probe/hdl/file/'C:\Users\ds-09\Desktop\DISY\Digital_Systems\02-Aufgabe\std_counter.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.sync_module.verhalten.||aufgabe2.srr(65);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/65||sync_module.vhd(7);liberoaction://cross_probe/hdl/file/'C:\Users\ds-09\Desktop\DISY\Digital_Systems\02-Aufgabe\sync_module.vhd'/linenumber/7
Implementation;Synthesis||CD630||@N: Synthesizing work.sync_buffer.verhalten.||aufgabe2.srr(66);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/66||sync_buffer.vhd(6);liberoaction://cross_probe/hdl/file/'C:\Users\ds-09\Desktop\DISY\Digital_Systems\02-Aufgabe\sync_buffer.vhd'/linenumber/6
Implementation;Synthesis||CD286||@W:Creating black box for empty architecture sync_buffer ||aufgabe2.srr(67);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/67||sync_buffer.vhd(6);liberoaction://cross_probe/hdl/file/'C:\Users\ds-09\Desktop\DISY\Digital_Systems\02-Aufgabe\sync_buffer.vhd'/linenumber/6
Implementation;Synthesis||CL240||@W:Signal dec is floating; a simulation mismatch is possible.||aufgabe2.srr(73);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/73||sync_module.vhd(16);liberoaction://cross_probe/hdl/file/'C:\Users\ds-09\Desktop\DISY\Digital_Systems\02-Aufgabe\sync_module.vhd'/linenumber/16
Implementation;Synthesis||CL240||@W:Signal load is floating; a simulation mismatch is possible.||aufgabe2.srr(74);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/74||sync_module.vhd(15);liberoaction://cross_probe/hdl/file/'C:\Users\ds-09\Desktop\DISY\Digital_Systems\02-Aufgabe\sync_module.vhd'/linenumber/15
Implementation;Synthesis||CL159||@N: Input BTN2 is unused.||aufgabe2.srr(82);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/82||sync_module.vhd(13);liberoaction://cross_probe/hdl/file/'C:\Users\ds-09\Desktop\DISY\Digital_Systems\02-Aufgabe\sync_module.vhd'/linenumber/13
Implementation;Synthesis||CL159||@N: Input BTN3 is unused.||aufgabe2.srr(83);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/83||sync_module.vhd(14);liberoaction://cross_probe/hdl/file/'C:\Users\ds-09\Desktop\DISY\Digital_Systems\02-Aufgabe\sync_module.vhd'/linenumber/14
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=10 on top level netlist aufgabe2 ||aufgabe2.srr(224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/224||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock aufgabe2|clk which controls 33 sequential elements including u1.strb. This clock has no specified timing constraint which may adversely impact design performance. ||aufgabe2.srr(254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/254||sync_module.vhd(57);liberoaction://cross_probe/hdl/file/'C:\Users\ds-09\Desktop\DISY\Digital_Systems\02-Aufgabe\sync_module.vhd'/linenumber/57
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||aufgabe2.srr(256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/256||null;null
Implementation;Synthesis||FA239||@W:ROM seg_1[7:1] (in view: work.hex4x7seg(struktur)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||aufgabe2.srr(322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/322||hex4x7seg.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\ds-09\Desktop\DISY\Digital_Systems\01-Aufgabe\hex4x7seg.vhd'/linenumber/148
Implementation;Synthesis||FA239||@W:ROM seg_1[7:1] (in view: work.hex4x7seg(struktur)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||aufgabe2.srr(323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/323||hex4x7seg.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\ds-09\Desktop\DISY\Digital_Systems\01-Aufgabe\hex4x7seg.vhd'/linenumber/148
Implementation;Synthesis||MO106||@N: Found ROM seg_1[7:1] (in view: work.hex4x7seg(struktur)) with 16 words by 7 bits.||aufgabe2.srr(324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/324||hex4x7seg.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\ds-09\Desktop\DISY\Digital_Systems\01-Aufgabe\hex4x7seg.vhd'/linenumber/148
Implementation;Synthesis||FP130||@N: Promoting Net rst_arst on CLKINT  I_35 ||aufgabe2.srr(359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/359||null;null
Implementation;Synthesis||FP130||@N: Promoting Net clk_c on CLKINT  I_36 ||aufgabe2.srr(360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/360||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||aufgabe2.srr(403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/403||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock aufgabe2|clk with period 10.00ns. Please declare a user-defined clock on port clk.||aufgabe2.srr(415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/415||null;null
