
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 2023.1.1.200.1

// backanno -o ec16_on_ice_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui ec16_on_ice_impl_1.udb 
// Netlist created on Wed Jan 31 23:10:25 2024
// Netlist written on Wed Jan 31 23:15:23 2024
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module icy40 ( FTDI_TXD, SW_DATA, BTN, CLK_IN, FTDI_RXD, SW_STB_N, DISP_STB, 
               DISP_DATA, SW_DISP_CLK, LED );
  input  FTDI_TXD, SW_DATA;
  input  [4:0] BTN;
  input  CLK_IN;
  output FTDI_RXD, SW_STB_N, DISP_STB, DISP_DATA, SW_DISP_CLK;
  output [4:0] LED;
  wire   \icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n12333 , 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n7661 , 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter[7] , 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n37[7] , 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n12330 , 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter[6] , 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n7659 , 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter[5] , 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n37[5] , 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n37[6] , 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n12327 , 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter[4] , 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n7657 , 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter[3] , 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n37[3] , 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n37[4] , 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n12324 , 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter[2] , 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n7655 , 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter[1] , 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n37[1] , 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n37[2] , 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n12294 , 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter[0] , 
         VCC_net, 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n37[0] , 
         \icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n12345 , 
         \icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n7670 , 
         \icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter[7] , 
         \icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n37[7] , 
         \icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n12342 , 
         \icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter[6] , 
         \icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n7668 , 
         \icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter[5] , 
         \icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n37[5] , 
         \icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n37[6] , 
         \icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n12339 , 
         \icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter[4] , 
         \icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n7666 , 
         \icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter[3] , 
         \icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n37[3] , 
         \icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n37[4] , 
         \icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n12336 , 
         \icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter[2] , 
         \icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n7664 , 
         \icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter[1] , 
         \icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n37[1] , 
         \icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n37[2] , 
         \icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n12297 , 
         \icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter[0] , 
         \icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n37[0] , 
         \up.stackpointer.n12234 , \up.stackpointer.sp_0__N_138 , 
         \up.stackpointer.sp_c[0] , \up.sp[0] , \up.stackpointer.sp_1__N_135 , 
         \up.stackpointer.n12246 , \up.stackpointer.sp_7__N_111 , 
         \up.stackpointer.sp_c[7] , \up.sp[7] , \up.stackpointer.n12243 , 
         \up.stackpointer.sp_c[6] , \up.stackpointer.sp_5__N_119 , 
         \up.stackpointer.sp_c[5] , \up.sp[5] , \up.sp[6] , 
         \up.stackpointer.sp_7__N_546[7] , \up.stackpointer.n12288 , 
         \up.stackpointer.n7635 , \up.stackpointer.n7565 , 
         \up.stackpointer.n7564 , \up.stackpointer.sp_0__N_561 , state_r, clk, 
         \up.stackpointer.sp_7__N_546[6] , \up.stackpointer.sp_7__N_546[5] , 
         \up.stackpointer.n12285 , \up.stackpointer.n7567 , 
         \up.stackpointer.n7566 , \up.stackpointer.n7633 , 
         \up.stackpointer.n7569 , \up.stackpointer.n7568 , 
         \up.stackpointer.n12240 , \up.stackpointer.sp_c[4] , 
         \up.stackpointer.sp_3__N_127 , \up.stackpointer.sp_c[3] , \up.sp[3] , 
         \up.sp[4] , \up.stackpointer.n12237 , \up.stackpointer.sp_c[2] , 
         \up.stackpointer.sp_c[1] , \up.sp[1] , \up.sp[2] , 
         \up.stackpointer.sp_7__N_546[4] , \up.stackpointer.sp_7__N_546[3] , 
         \up.stackpointer.n12282 , \up.stackpointer.n7571 , 
         \up.stackpointer.n7570 , \up.stackpointer.n7631 , 
         \up.stackpointer.n7573 , \up.stackpointer.n7572 , 
         \up.stackpointer.sp_7__N_546[2] , \up.stackpointer.sp_7__N_546[1] , 
         \up.stackpointer.n12279 , \up.stackpointer.n7575 , 
         \up.stackpointer.n7574 , \up.stackpointer.n7629 , 
         \up.stackpointer.n7577 , \up.stackpointer.n7576 , 
         \up.stackpointer.sp_7__N_546[0] , \up.stackpointer.n12276 , 
         \up.stackpointer.n7579 , \up.stackpointer.n7578 , 
         \up.pc.pco_15__N_197[15] , \up.pc.n12321 , \up.pc.n7652 , 
         \up.pc.n7582 , \up.pc.n7581 , \up.pc.pco_0__N_228 , reset, 
         \up.pco[15] , \up.pc.pco_15__N_197[14] , \up.pc.pco_15__N_197[13] , 
         \up.pc.n12318 , \up.pc.n7584 , \up.pc.n7583 , \up.pc.n7650 , 
         \up.pc.n7586 , \up.pc.n7585 , \up.pco[13] , \up.pco[14] , 
         \up.pc.pco_15__N_197[12] , \up.pc.pco_15__N_197[11] , \up.pc.n12315 , 
         \up.pc.n7588 , \up.pc.n7587 , \up.pc.n7648 , \up.pc.n7590 , 
         \up.pc.n7589 , \up.pco[11] , \up.pco[12] , \up.pc.pco_15__N_197[10] , 
         \up.pc.pco_15__N_197[9] , \up.pc.n12312 , \up.pc.n7592 , 
         \up.pc.n8211 , \up.pc.n7646 , \up.pc.n7594 , \up.pc.n7593 , 
         \up.pco[9] , \up.pco[10] , \up.pc.pco_15__N_197[8] , 
         \up.pc.pco_15__N_197[7] , \up.pc.n12309 , \up.pc.n7596 , 
         \up.pc.n7595 , \up.pc.n7644 , \up.pc.n7598 , \up.n7859 , \up.pco[7] , 
         \up.pco[8] , \up.pc.pco_15__N_197[6] , \up.pc.pco_15__N_197[5] , 
         \up.pc.n12306 , \up.pc.n7600 , \up.pc.n7856 , \up.pc.n7642 , 
         \up.pc.n7602 , \up.pc.n7853 , \up.pco[5] , \up.pco[6] , 
         \up.pc.pco_15__N_197[4] , \up.pc.pco_15__N_197[3] , \up.pc.n12303 , 
         \up.pc.n7604 , \up.pc.n7850 , \up.pc.n7640 , \up.pc.n7606 , 
         \up.pc.n7847 , \up.pco[3] , \up.pco[4] , \up.pc.pco_15__N_197[2] , 
         \up.pc.pco_15__N_197[1] , \up.pc.n12300 , \up.pc.n7608 , 
         \up.pc.n7844 , \up.pc.n7638 , \up.pc.n7610 , \up.pc.n7840 , 
         \up.pco[1] , \up.pco[2] , \up.pc.pco_15__N_197[0] , \up.pc.n12291 , 
         \up.pc.n7612 , \up.pc.n7835 , \up.pco[0] , \up.alu.n12261 , 
         \up.alu.b[8] , \up.a[8] , \up.alu.sum_7__N_452 , \up.alu.b[7] , 
         \up.a[7] , \up.alu.sum[7] , \up.alu.sum[8] , \up.alu.sum_9__N_444 , 
         \up.alu.n12258 , \up.alu.b[6] , \up.a[6] , \up.alu.sum_5__N_460 , 
         \up.alu.b[5] , \up.a[5] , \up.alu.sum[5] , \up.alu.sum[6] , 
         \up.alu.n12255 , \up.alu.b[4] , \up.a[4] , \up.alu.sum_3__N_468 , 
         \up.alu.b[3] , \up.a[3] , \up.alu.sum[3] , \up.alu.sum[4] , 
         \up.alu.n12252 , \up.alu.b[2] , \up.a[2] , \up.alu.sum_1__N_476 , 
         \up.alu.b[1] , \up.a[1] , \up.alu.sum[1] , \up.alu.sum[2] , 
         \up.alu.n12249 , \up.alu.b[0] , \up.a[0] , \up.alu.c_arith , 
         \up.alu.sum[0] , \up.alu.n12273 , \up.alu.sum_15__N_420 , 
         \up.alu.b[15] , \up.a[15] , \up.alu.sum[15]_keep , \up.sum[16]_keep , 
         \up.alu.n12270 , \up.alu.b[14] , \up.a[14] , \up.alu.sum_13__N_428 , 
         \up.alu.b[13] , \up.a[13] , \up.alu.sum[13] , \up.alu.sum[14] , 
         \up.alu.n12267 , \up.alu.b[12] , \up.a[12] , \up.alu.sum_11__N_436 , 
         \up.alu.b[11] , \up.a[11] , \up.alu.sum[11] , \up.alu.sum[12] , 
         \up.alu.n12264 , \up.alu.b[10] , \up.a[10] , \up.alu.b[9] , \up.a[9] , 
         \up.alu.sum[9] , \up.alu.sum[10] , 
         \reset_generator.res[0].sig_002.FeedThruLUT , \VCC_net\000.BUF1 , 
         \reset_generator.res[0] , BTN_c_4, \reset_generator.res[1] , 
         \reset_generator.res[1].sig_001.FeedThruLUT , 
         \reset_generator.res[2].sig_000.FeedThruLUT , 
         \reset_generator.res[2] , \res[3]_keep , 
         \icy40_fart.fart_dout_1__N_86[0] , \icy40_fart.fart_dout_1__N_86[1] , 
         \addr[0] , \icy40_fart.s_rx_avail , \icy40_fart.s_dout_rx[0] , 
         \icy40_fart.full[1] , \icy40_fart.s_dout_rx[1] , \sel[3] , 
         \fart_dout[1] , \fart_dout[0] , 
         \icy40_fart.s_dout_rx[5].sig_006.FeedThruLUT , 
         \icy40_fart.s_dout_rx[4].sig_003.FeedThruLUT , 
         \icy40_fart.s_dout_rx[5] , \icy40_fart.s_dout_rx[4] , 
         \icy40_fart.fart_dout_2__N_85 , \fart_dout[4] , \fart_dout[5] , 
         \icy40_fart.s_dout_rx[3].sig_005.FeedThruLUT , 
         \icy40_fart.s_dout_rx[2].sig_004.FeedThruLUT , 
         \icy40_fart.s_dout_rx[3] , \icy40_fart.s_dout_rx[2] , \fart_dout[2] , 
         \fart_dout[3] , \icy40_fart.s_dout_rx[7].sig_008.FeedThruLUT , 
         \icy40_fart.s_dout_rx[6].sig_007.FeedThruLUT , 
         \icy40_fart.s_dout_rx[7] , \icy40_fart.s_dout_rx[6] , \fart_dout[6] , 
         \fart_dout[7] , 
         \icy40_fart.c_fart_transmitter.nesynff1.sig_011.FeedThruLUT , 
         \tx_active.sig_010.FeedThruLUT , 
         \icy40_fart.c_fart_transmitter.nesynff1 , tx_active, 
         \icy40_fart.c_fart_transmitter.nesynff2 , 
         \icy40_fart.c_fart_transmitter.nesynff2.sig_012.FeedThruLUT , 
         \icy40_fart.c_fart_transmitter.neprev_state_ff , 
         \icy40_fart.c_fart_transmitter.pesynff1.sig_030.FeedThruLUT , 
         \icy40_fart.c_fart_transmitter.tx_dout_rdy.sig_013.FeedThruLUT , 
         \icy40_fart.c_fart_transmitter.pesynff1 , 
         \icy40_fart.c_fart_transmitter.tx_dout_rdy , 
         \icy40_fart.c_fart_transmitter.peprev_state_ff_N_696 , 
         \icy40_fart.c_fart_transmitter.pesynff2 , 
         \icy40_fart.c_fart_transmitter.c_tx_rfifo.data[1][7].sig_021.FeedThruLUT 
         , 
         \icy40_fart.c_fart_transmitter.c_tx_rfifo.data[1][6].sig_014.FeedThruLUT 
         , \icy40_fart.c_fart_transmitter.c_tx_rfifo.data[1][7] , 
         \icy40_fart.c_fart_transmitter.c_tx_rfifo.data[1][6] , 
         \icy40_fart.c_fart_transmitter.c_tx_rfifo.fifo_stage[2].ffsl.tx_data_0__N_584 
         , \icy40_fart.c_fart_transmitter.tx_data[6] , 
         \icy40_fart.c_fart_transmitter.tx_data[7] , 
         \icy40_fart.c_fart_transmitter.c_tx_rfifo.data[1][4].sig_017.FeedThruLUT 
         , 
         \icy40_fart.c_fart_transmitter.c_tx_rfifo.data[1][5].sig_015.FeedThruLUT 
         , \icy40_fart.c_fart_transmitter.c_tx_rfifo.data[1][4] , 
         \icy40_fart.c_fart_transmitter.c_tx_rfifo.data[1][5] , 
         \icy40_fart.c_fart_transmitter.tx_data[5] , 
         \icy40_fart.c_fart_transmitter.tx_data[4] , 
         \icy40_fart.c_fart_transmitter.c_tx_rfifo.data[1][1].sig_020.FeedThruLUT 
         , 
         \icy40_fart.c_fart_transmitter.c_tx_rfifo.data[1][0].sig_016.FeedThruLUT 
         , \icy40_fart.c_fart_transmitter.c_tx_rfifo.data[1][1] , 
         \icy40_fart.c_fart_transmitter.c_tx_rfifo.data[1][0] , 
         \icy40_fart.c_fart_transmitter.tx_data[0] , 
         \icy40_fart.c_fart_transmitter.tx_data[1] , 
         \icy40_fart.c_fart_transmitter.c_tx_rfifo.data[1][2].sig_019.FeedThruLUT 
         , 
         \icy40_fart.c_fart_transmitter.c_tx_rfifo.data[1][3].sig_018.FeedThruLUT 
         , \icy40_fart.c_fart_transmitter.c_tx_rfifo.data[1][2] , 
         \icy40_fart.c_fart_transmitter.c_tx_rfifo.data[1][3] , 
         \icy40_fart.c_fart_transmitter.tx_data[3] , 
         \icy40_fart.c_fart_transmitter.tx_data[2] , 
         \icy40_fart.c_fart_transmitter.c_tx_rfifo.fifo_stage[1].ffsl.full_1__N_601 
         , 
         \icy40_fart.c_fart_transmitter.c_tx_rfifo.fifo_stage[2].ffsl.tx_dout_rdy_N_693 
         , \icy40_fart.n5213 , we, \dout[2].sig_023.FeedThruLUT , 
         \dout[3].sig_022.FeedThruLUT , \dout[2] , \dout[3] , 
         \icy40_fart.c_fart_transmitter.c_tx_rfifo.fifo_stage[1].ffsl.data_1__0__N_600 
         , \dout[0].sig_025.FeedThruLUT , \dout[1].sig_024.FeedThruLUT , 
         \dout[0] , \dout[1] , \dout[6].sig_027.FeedThruLUT , 
         \dout[7].sig_026.FeedThruLUT , \dout[6] , \dout[7] , 
         \dout[4].sig_029.FeedThruLUT , \dout[5].sig_028.FeedThruLUT , 
         \dout[4] , \dout[5] , 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_reg_8__N_699[7] , 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_reg_8__N_699[8] , 
         \icy40_fart.c_fart_transmitter.peprev_state_ff , 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_reg[8] , 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_reg_1__N_714 , 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_reg[7] , 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_reg_8__N_699[5] , 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_reg_8__N_699[6] , 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_reg[6] , 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_reg[5] , 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_reg_8__N_699[3] , 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_reg_8__N_699[4] , 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_reg[4] , 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_reg[3] , 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_reg_8__N_699[1] , 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_reg_8__N_699[2] , 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_reg[2] , 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_reg[1] , 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_ns[2] , 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_ns[3] , 
         \tx_shift_cs[1] , \tx_shift_cs[0] , \tx_shift_cs[3] , 
         \tx_shift_cs[2] , 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_cs_0__N_605 , 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_ns[0] , 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_ns[1] , 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter_7__N_619[1] 
         , 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter_7__N_619[0] 
         , 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_tick_N_698 , 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter_0__N_634 
         , 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter_7__N_619[3] 
         , 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter_7__N_619[2] 
         , 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter_7__N_619[5] 
         , 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter_7__N_619[4] 
         , 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter_7__N_619[7] 
         , 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter_7__N_619[6] 
         , \icy40_fart.c_fart_receiver.nesynff2.sig_031.FeedThruLUT , 
         \icy40_fart.c_fart_receiver.nesynff2 , 
         \icy40_fart.c_fart_receiver.neprev_state_ff , 
         \icy40_fart.c_fart_receiver.pesynff1.sig_033.FeedThruLUT , 
         \icy40_fart.c_fart_receiver.rx_sr_trans.sig_032.FeedThruLUT , 
         \icy40_fart.c_fart_receiver.pesynff1 , 
         \icy40_fart.c_fart_receiver.rx_sr_trans , 
         \icy40_fart.c_fart_receiver.pesynff2 , 
         \icy40_fart.c_fart_receiver.nesynff1.sig_060.FeedThruLUT , 
         \FTDI_TXD_c.sig_035.FeedThruLUT , 
         \icy40_fart.c_fart_receiver.nesynff1 , FTDI_TXD_c, 
         \icy40_fart.c_fart_receiver.c_rx_rfifo.data[1][7].sig_043.FeedThruLUT , 
         \icy40_fart.c_fart_receiver.c_rx_rfifo.data[1][6].sig_036.FeedThruLUT , 
         \icy40_fart.c_fart_receiver.c_rx_rfifo.data[1][7] , 
         \icy40_fart.c_fart_receiver.c_rx_rfifo.data[1][6] , 
         \icy40_fart.c_fart_receiver.c_rx_rfifo.fifo_stage[2].ffsl.s_dout_rx_0__N_366 
         , 
         \icy40_fart.c_fart_receiver.c_rx_rfifo.data[1][4].sig_038.FeedThruLUT , 
         \icy40_fart.c_fart_receiver.c_rx_rfifo.data[1][5].sig_037.FeedThruLUT , 
         \icy40_fart.c_fart_receiver.c_rx_rfifo.data[1][4] , 
         \icy40_fart.c_fart_receiver.c_rx_rfifo.data[1][5] , 
         \icy40_fart.c_fart_receiver.c_rx_rfifo.data[1][2].sig_040.FeedThruLUT , 
         \icy40_fart.c_fart_receiver.c_rx_rfifo.data[1][3].sig_039.FeedThruLUT , 
         \icy40_fart.c_fart_receiver.c_rx_rfifo.data[1][2] , 
         \icy40_fart.c_fart_receiver.c_rx_rfifo.data[1][3] , 
         \icy40_fart.c_fart_receiver.c_rx_rfifo.data[1][0].sig_042.FeedThruLUT , 
         \icy40_fart.c_fart_receiver.c_rx_rfifo.data[1][1].sig_041.FeedThruLUT , 
         \icy40_fart.c_fart_receiver.c_rx_rfifo.data[1][0] , 
         \icy40_fart.c_fart_receiver.c_rx_rfifo.data[1][1] , 
         \icy40_fart.c_fart_receiver.c_rx_rfifo.fifo_stage[1].ffsl.full_1__N_618 , 
         \icy40_fart.c_fart_receiver.c_rx_rfifo.fifo_stage[2].ffsl.s_rx_avail_N_683 
         , \icy40_fart.c_fart_receiver.peprev_state_ff , 
         \icy40_fart.c_fart_receiver.c_rx_rfifo.full[1] , br_rd_N_665, 
         \icy40_fart.c_fart_receiver.rx_data[1].sig_050.FeedThruLUT , 
         \icy40_fart.c_fart_receiver.rx_data[0].sig_044.FeedThruLUT , 
         \icy40_fart.c_fart_receiver.rx_data[1] , 
         \icy40_fart.c_fart_receiver.rx_data[0] , 
         \icy40_fart.c_fart_receiver.c_rx_rfifo.fifo_stage[1].ffsl.data_1__0__N_617 
         , \icy40_fart.c_fart_receiver.rx_data[7].sig_051.FeedThruLUT , 
         \icy40_fart.c_fart_receiver.rx_data[6].sig_045.FeedThruLUT , 
         \icy40_fart.c_fart_receiver.rx_data[7] , 
         \icy40_fart.c_fart_receiver.rx_data[6] , 
         \icy40_fart.c_fart_receiver.rx_data[4].sig_047.FeedThruLUT , 
         \icy40_fart.c_fart_receiver.rx_data[5].sig_046.FeedThruLUT , 
         \icy40_fart.c_fart_receiver.rx_data[4] , 
         \icy40_fart.c_fart_receiver.rx_data[5] , 
         \icy40_fart.c_fart_receiver.rx_data[2].sig_049.FeedThruLUT , 
         \icy40_fart.c_fart_receiver.rx_data[3].sig_048.FeedThruLUT , 
         \icy40_fart.c_fart_receiver.rx_data[2] , 
         \icy40_fart.c_fart_receiver.rx_data[3] , 
         \FTDI_TXD_c.sig_059.FeedThruLUT , 
         \icy40_fart.c_fart_receiver.rx_data[7].sig_052.FeedThruLUT , 
         \icy40_fart.c_fart_receiver.c_rx_fsm.rx_data_0__N_592 , 
         \icy40_fart.c_fart_receiver.rx_data[5].sig_054.FeedThruLUT , 
         \icy40_fart.c_fart_receiver.rx_data[6].sig_053.FeedThruLUT , 
         \icy40_fart.c_fart_receiver.rx_data[3].sig_056.FeedThruLUT , 
         \icy40_fart.c_fart_receiver.rx_data[4].sig_055.FeedThruLUT , 
         \icy40_fart.c_fart_receiver.rx_data[1].sig_058.FeedThruLUT , 
         \icy40_fart.c_fart_receiver.rx_data[2].sig_057.FeedThruLUT , 
         \icy40_fart.c_fart_receiver.c_rx_fsm.rx_shift_ns[1] , 
         \icy40_fart.c_fart_receiver.c_rx_fsm.rx_shift_ns[0] , 
         \icy40_fart.c_fart_receiver.c_rx_fsm.rx_shift_cs[1] , 
         \icy40_fart.c_fart_receiver.c_rx_fsm.rx_shift_cs[0] , 
         \icy40_fart.c_fart_receiver.c_rx_fsm.rx_shift_cs[3] , 
         \icy40_fart.c_fart_receiver.c_rx_fsm.rx_shift_cs[2] , 
         \icy40_fart.c_fart_receiver.rx_shift_cs_0__N_609 , 
         \icy40_fart.c_fart_receiver.c_rx_fsm.rx_shift_ns[2] , 
         \icy40_fart.c_fart_receiver.c_rx_fsm.rx_shift_ns[3] , 
         \icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter_7__N_635[1] 
         , 
         \icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter_7__N_635[0] 
         , \icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n4840 , 
         \icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter_0__N_650 
         , 
         \icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter_7__N_635[3] 
         , 
         \icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter_7__N_635[2] 
         , 
         \icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter_7__N_635[5] 
         , 
         \icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter_7__N_635[4] 
         , 
         \icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter_7__N_635[7] 
         , 
         \icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter_7__N_635[6] 
         , \up.dout_1__N_57 , \up.dout_0__N_59 , \up.alu_result[1] , 
         \up.flags[1] , \up.n11466 , \up.ai[1] , \up.alu_result[0] , 
         \up.flags[0] , \up.n11460 , \up.dout_0__N_60 , opcc_0__N_280, 
         opcc_1__N_279, n1265, \extmem[0] , \opcc[0] , \extmem[1] , \opcc[1] , 
         opcc_3__N_277, opcc_2__N_278, extmem_3__N_254, \opcc[3] , \opcc[2] , 
         \extmem[2] , opcc_5__N_275, opcc_4__N_276, \extmem[5] , \opcc[5] , 
         \extmem[4] , \opcc[4] , opcc_7__N_273, opcc_6__N_274, \extmem[7] , 
         \opcc[7] , \extmem[6] , \opcc[6] , opcc_13__N_267, opcc_8__N_272, 
         \din[13] , imx, n9885, n9872, \din[8] , \up.opcc[8] , \up.opcc[13] , 
         opcc_10__N_270, opcc_9__N_271, \extmem[10] , \opcc[10] , \din[9] , 
         \opcc[9] , opcc_12__N_268, opcc_11__N_269, \extmem[12] , \opcc[12] , 
         \extmem[11] , \opcc[11] , \up.dout_3__N_53 , \up.dout_2__N_55 , 
         \up.alu_result[3] , \up.n11484 , \up.flags[3] , \up.flags[2] , 
         \up.n11472 , \up.alu_result[2] , \up.dout_7__N_45[5] , 
         \up.dout_4__N_51 , \up.alu_result[5] , \up.ai_0__N_71 , 
         \up.n2_adj_780 , \up.alu_result[4] , \up.n11496 , \up.flags[4] , 
         \up.dout_7__N_45[7] , \up.dout_7__N_45[6] , \up.alu_result[7] , 
         \up.n2 , \up.alu_result[6] , \up.n2_adj_779 , \up.dout_9__N_41 , 
         \up.dout_8__N_43 , \up.alu_result[9] , \up.n11556 , 
         \up.alu_result[8] , \up.n11502 , \dout[8] , \dout[9] , 
         \up.dout_11__N_37 , \up.dout_10__N_39 , \up.alu_result[11] , 
         \up.n11358 , \up.alu_result[10] , \up.n11568 , \dout[10] , \dout[11] , 
         \up.dout_13__N_33 , \up.dout_12__N_35 , \up.alu_result[13] , 
         \up.n11508 , \up.n11364 , \up.alu_result[12] , \dout[12] , \dout[13] , 
         \up.dout_15__N_29 , \up.dout_14__N_31 , \up.alu_result[15] , 
         \up.n11346 , \up.alu_result[14] , \up.n11340 , \dout[14] , \dout[15] , 
         \up.flags_4__N_88 , \up.n974 , \up.n10 , \up.n8066 , 
         \up.status.flags_4__N_89 , \up.status_in[3] , \up.status_in_3__N_62 , 
         \up.se_N_666 , \up.se , \up.status_in[1] , \up.status_in[2] , 
         \up.opc15_8[3] , \up.status_in_1__N_65 , \up.sc.state_1_N_678 , 
         \up.sc.state_2_N_679 , \up.branch , \up.opc15_8[6] , \up.opc15_8[7] , 
         state_0, \up.state_1 , \up.state_2 , intinh_1_N_691, \reset$n2 , n8, 
         n7_adj_813, n9221, \up.intctl.intinh_1 , ivselff_3__N_569, 
         ivselff_2__N_570, \ivsel[3] , itaken, \ivselff[3] , itaken_N_690, 
         irip, \ivselff[2] , \dout[2].sig_064.FeedThruLUT , 
         \dout[3].sig_063.FeedThruLUT , \up.imask_0__N_576 , 
         \up.intctl.imask[3] , \up.intctl.imask[2] , 
         \dout[0].sig_074.FeedThruLUT , \dout[1].sig_065.FeedThruLUT , 
         \up.intctl.imask[1] , \up.intctl.imask[0] , ivselff_1__N_571, 
         ivselff_0__N_572, \ivselff[1] , \ivsel[1] , \ivselff[0] , \ivsel[0] , 
         \up.intctl.c_intcoord.gen03[3].gen3.intflag.red0.sig_067.FeedThruLUT , 
         \BTN_c_3.sig_066.FeedThruLUT , 
         \up.intctl.c_intcoord.gen03[3].gen3.intflag.red0 , BTN_c_3, 
         \up.intctl.c_intcoord.gen03[3].gen3.intflag.red1 , 
         \BTN_c_2.sig_069.FeedThruLUT , 
         \up.intctl.c_intcoord.gen03[2].gen12.intflag.red0.sig_068.FeedThruLUT , 
         BTN_c_2, \up.intctl.c_intcoord.gen03[2].gen12.intflag.red0 , 
         \up.intctl.c_intcoord.gen03[2].gen12.intflag.red1 , 
         \BTN_c_1.sig_071.FeedThruLUT , 
         \up.intctl.c_intcoord.gen03[1].gen12.intflag.red0.sig_070.FeedThruLUT , 
         BTN_c_1, \up.intctl.c_intcoord.gen03[1].gen12.intflag.red0 , 
         \up.intctl.c_intcoord.gen03[1].gen12.intflag.red1 , 
         \up.intctl.c_intcoord.gen03[1].gen12.intflag.irip_N_720 , 
         \up.intctl.irip_c , \up.intctl.c_intcoord.gen03[1].gen12.intflag.n10 , 
         \up.intctl.c_intcoord.n5072 , 
         \up.intctl.c_intcoord.gen03[0].gen0.intflag.red0.sig_073.FeedThruLUT , 
         \BTN_c_0.sig_072.FeedThruLUT , 
         \up.intctl.c_intcoord.gen03[0].gen0.intflag.red0 , BTN_c_0, 
         \up.intctl.c_intcoord.gen03[0].gen0.intflag.red1 , 
         \dout[1].sig_109.FeedThruLUT , \dout[0].sig_075.FeedThruLUT , 
         \sw_disp.digit_dp_0__N_311 , \sw_disp.digit_dp[0] , 
         \sw_disp.digit_dp[1] , \sw_disp.sreg8[1].sig_106.FeedThruLUT , 
         \sw_disp.sreg8[0].sig_076.FeedThruLUT , \sw_disp.sreg8[1] , 
         \sw_disp.sreg8[0] , \sw_disp.switches_in_0__N_79 , SW_DISP_CLK_c, 
         \switches_in[0] , \switches_in[1] , \dout[1].sig_099.FeedThruLUT , 
         \dout[0].sig_077.FeedThruLUT , \sw_disp.digit_data_0__N_307 , 
         \sw_disp.digit_data[0] , \sw_disp.digit_data[1] , 
         \sw_disp.digithex[0] , \sw_disp.digitval[0] , \sw_disp.digitval[1] , 
         \sw_disp.digitval[3] , \sw_disp.digitval[2] , 
         \sw_disp.sreg12_0__N_346 , \sw_disp.sreg12[0] , 
         \sw_disp.cnt12_1__N_317 , \sw_disp.cnt12_2__N_315[2] , \cnt12[1] , 
         \sw_disp.cnt12[0] , \cnt12[2] , cnt4_1__N_321, 
         \sw_disp.sreg8[6].sig_078.FeedThruLUT , \sw_disp.sreg8[6] , 
         \sw_disp.sreg8[7] , \sw_disp.sreg8[4].sig_080.FeedThruLUT , 
         \sw_disp.sreg8[5].sig_079.FeedThruLUT , \sw_disp.sreg8[4] , 
         \sw_disp.sreg8[5] , \sw_disp.sreg8[2].sig_082.FeedThruLUT , 
         \sw_disp.sreg8[3].sig_081.FeedThruLUT , \sw_disp.sreg8[2] , 
         \sw_disp.sreg8[3] , \sw_disp.sreg8[0].sig_084.FeedThruLUT , 
         \sw_disp.sreg8[1].sig_083.FeedThruLUT , \sw_disp.sreg12_10__N_325[9] , 
         \sw_disp.sreg12_10__N_325[10] , \cnt4[0] , \sw_disp.cnt4[1] , 
         \sw_disp.sreg12[8] , \sw_disp.sreg12[9] , \sw_disp.sreg12[10] , 
         \sw_disp.sreg12_7__N_331 , \sw_disp.sreg12_10__N_325[8] , 
         \sw_disp.n11541 , \sw_disp.sreg12[6] , \sw_disp.sreg12[7] , 
         \sw_disp.sreg12_10__N_325[5] , \sw_disp.sreg12_6__N_333 , 
         \sw_disp.digithex[5] , \sw_disp.sreg12[4] , \sw_disp.n10919 , 
         \sw_disp.sreg12[5] , \sw_disp.sreg12_3__N_339 , 
         \sw_disp.sreg12_10__N_325[4] , \sw_disp.n11178 , \sw_disp.sreg12[2] , 
         \sw_disp.digithex[4] , \sw_disp.sreg12[3] , 
         \sw_disp.sreg12_10__N_325[1] , \sw_disp.sreg12_10__N_325[2] , 
         \sw_disp.digithex[1] , \sw_disp.digithex[2] , \sw_disp.sreg12[1] , 
         \sw_disp.cnt4_1__N_320[1] , \sw_disp.cnt4_1__N_322 , 
         \dout[14].sig_086.FeedThruLUT , \dout[15].sig_085.FeedThruLUT , 
         \sw_disp.digit_data[15] , \sw_disp.digit_data[14] , 
         \dout[12].sig_088.FeedThruLUT , \dout[13].sig_087.FeedThruLUT , 
         \sw_disp.digit_data[13] , \sw_disp.digit_data[12] , 
         \dout[10].sig_090.FeedThruLUT , \dout[11].sig_089.FeedThruLUT , 
         \sw_disp.digit_data[11] , \sw_disp.digit_data[10] , 
         \dout[8].sig_092.FeedThruLUT , \dout[9].sig_091.FeedThruLUT , 
         \sw_disp.digit_data[9] , \sw_disp.digit_data[8] , 
         \dout[6].sig_094.FeedThruLUT , \dout[7].sig_093.FeedThruLUT , 
         \sw_disp.digit_data[7] , \sw_disp.digit_data[6] , 
         \dout[4].sig_096.FeedThruLUT , \dout[5].sig_095.FeedThruLUT , 
         \sw_disp.digit_data[5] , \sw_disp.digit_data[4] , 
         \dout[2].sig_098.FeedThruLUT , \dout[3].sig_097.FeedThruLUT , 
         \sw_disp.digit_data[3] , \sw_disp.digit_data[2] , 
         \sw_disp.sreg8[6].sig_101.FeedThruLUT , 
         \sw_disp.sreg8[7].sig_100.FeedThruLUT , \switches_in[7] , 
         \switches_in[6] , \sw_disp.sreg8[4].sig_103.FeedThruLUT , 
         \sw_disp.sreg8[5].sig_102.FeedThruLUT , \switches_in[5] , 
         \switches_in[4] , \sw_disp.sreg8[2].sig_105.FeedThruLUT , 
         \sw_disp.sreg8[3].sig_104.FeedThruLUT , \switches_in[3] , 
         \switches_in[2] , \dout[2].sig_108.FeedThruLUT , 
         \dout[3].sig_107.FeedThruLUT , \sw_disp.digit_dp[3] , 
         \sw_disp.digit_dp[2] , cnt4_0__N_323, \glue.reg_sel_0__N_291 , 
         \glue.reg_sel_1__N_290 , \glue.reg_sel[0] , n4, \addr[13] , 
         \glue.reg_sel[1] , reg_sel_4__N_287, reg_sel_3__N_288, \reg_sel[4] , 
         \sel[4] , \reg_sel[3] , sel_3__N_61, \up.opc15_8[1] , 
         \up.logic_0__N_526 , \up.alu.n9557 , \up.opc15_8[0] , \opc15_8[2] , 
         \up.alu.logic_0__N_527 , \up.extmem[13] , \up.mc.n4_adj_759 , 
         \up.opc15_8[5] , \up.mc.inst_dec_ir.ir_N_674 , \up.n1941 , 
         \up.intmem_di_0__N_171 , \up.alu.n2069 , \up.intmem_di_13__N_144 , 
         \up.intmem_di[13] , \up.mc.n14_c , \up.addr_0__N_16 , \up.intmem[14] , 
         \up.addr[14] , \up.intmem[13] , \up.intmem[15] , \up.alu.n2093 , 
         \up.intmem_di_2__N_166 , \up.intmem_di[2] , \up.n22 , \up.opc15_8[4] , 
         \up.n19 , \up.n10419 , \up.n17 , \up.n10402 , \up.n10401 , \up.n114 , 
         \up.alu.n2059 , \up.intmem_di_15__N_140 , \up.extmem[15] , 
         \up.intmem_di[15] , \up.alu.n2071 , \up.intmem_di_12__N_146 , 
         \up.intmem_di[12] , \up.alu.n2073 , \up.intmem_di_11__N_148 , 
         \up.intmem_di[11] , \up.alu.n2075 , \up.intmem_di_10__N_150 , 
         \up.intmem_di[10] , \up.alu.n2077 , \up.intmem_di_9__N_152 , 
         \up.extmem[9] , \up.intmem[9] , \up.intmem_di[9] , \up.alu.n2079 , 
         \up.intmem_di_8__N_154 , \up.extmem[8] , \up.intmem_di[8] , \up.n84 , 
         \extmem[14] , \opcc[14] , \up.n10435 , \up.vs , \up.opc15_8_0__N_285 , 
         \up.opc15_8_5__N_283 , \up.n5111 , \up.n9549 , \up.n9_adj_788 , 
         \up.n9551 , extmem_12__N_232, extmem_12__N_234, \up.n100 , \up.n9607 , 
         \up.n9537 , \up.n21 , \up.n16_adj_786 , \up.n9176 , \up.n4_adj_787 , 
         \up.n10443 , \up.is0 , extmem_10__N_240, extmem_10__N_239, \up.n2740 , 
         \up.n72 , \up.n5_adj_806 , \up.n14_adj_805 , \up.n72_adj_789 , 
         \up.n122 , \up.n107 , \up.n9573 , \up.alu.n2067 , 
         \up.intmem_di_0__N_170 , \up.intmem_di[0] , \up.intmem_ai_0__N_187 , 
         \up.intmem_ai_5__N_176 , \up.n1964 , \up.intmem[5] , 
         \up.intmem_ai[5] , \up.n8_adj_790 , \up.n9503 , \din[15] , 
         \up.opc15_8_7__N_281 , \up.intmem_ai_6__N_174 , \up.intmem[6] , 
         \up.intmem_ai[6] , extmem_11__N_237, \up.stackpointer.n9559 , 
         \up.n10397 , \up.alu.n2081 , \up.intmem_di_7__N_156 , 
         \up.intmem_di[7] , \up.alu.n2083 , \up.intmem_di_6__N_158 , 
         \up.intmem_di[6] , \up.alu.n2085 , \up.intmem_di_5__N_160 , 
         \up.intmem_di[5] , \up.n5101 , \up.ai_1__N_70 , 
         \up.mc.inst_dec_spf.n12_c , \up.mc.inst_dec_er.n27 , 
         \up.intmem_ai_7__N_172 , \up.intmem[7] , \up.intmem_ai[7] , 
         \up.alu.n2089 , \up.intmem_di_4__N_162 , \up.intmem_di[4] , 
         \up.alu.n2097 , \up.intmem_di_1__N_168 , \up.intmem_di[1] , 
         \up.alu.n2061 , \up.intmem_di_14__N_142 , \up.intmem_di[14] , 
         \up.intmem_ai_4__N_178 , \up.intmem[4] , \up.intmem_ai[4] , 
         \up.intmem_ai_3__N_180 , \up.extmem[3] , \up.intmem[3] , 
         \up.intmem_ai[3] , \up.intmem_ai_2__N_182 , \up.intmem[2] , 
         \up.intmem_ai[2] , extmem_14__N_231, \up.n5042 , \up.n53 , 
         \up.intmem_ai_1__N_184 , \up.intmem[1] , \up.intmem_ai[1] , 
         \up.alu.n2091 , \up.intmem_di_3__N_164 , \up.intmem_di[3] , 
         \up.intmem_ai_0__N_186 , \up.intmem[0] , \up.intmem_ai[0] , 
         \glue.din_9__N_25 , \glue.din_9__N_24 , \up.status.n5_c , 
         \up.status.n9192 , \up.status.n16 , \up.n14_adj_796 , 
         \up.status.flags_0__N_91 , \up.n6_adj_803 , \up.iw_N_670 , \up.n2907 , 
         \up.alu_status[0] , \up.status.n10903 , \up.alu.c_shift , \up.n8751 , 
         \up.n1116[5] , \up.n8743 , \up.mc.inst_dec_spf.n9211 , 
         \up.mc.n6_adj_758 , \up.sc.n8761 , \up.sc.branch_N_680 , \up.n9058 , 
         \up.intctl.n6 , \up.pi , \up.pci_8__N_196 , \up.n2696 , \up.n24 , 
         \up.pc.n10260 , \up.mc.inst_dec_iw.iw_N_672 , \up.mc.iw_N_671 , 
         \up.mc.inst_dec_iw.iw_N_669 , \up.se_N_667 , \up.mc.n5105 , \up.iw , 
         \up.n9171 , \up.n5_adj_797 , \up.n12 , \up.n4_adj_799 , 
         \up.mc.inst_dec_ae.n10413 , \up.mc.inst_dec_ae.n42 , 
         \up.intctl.itaken_N_689 , \up.intctl.itaken_N_687 , 
         \up.intctl.itaken_N_688 , \up.lic5 , \up.intctl.n5 , 
         \up.intctl.ivsel_1__N_567 , \up.intctl.ivsel_1__N_566 , 
         \up.intctl.c_intcoord.gen03[2].gen12.intflag.n9495 , 
         \up.intctl.ivsel_1__N_565 , 
         \up.intctl.c_intcoord.gen03[2].gen12.intflag.n10 , 
         \up.intctl.irip_adj_746 , \up.intctl.n9226 , \up.intctl.irr_adj_749 , 
         \up.intctl.c_intcoord.gen03[3].gen3.intflag.ivsel_3__N_562 , 
         \up.intctl.n2650 , \up.alu.c_arith_N_685 , \up.c_arith_N_686 , 
         \sw_disp.digitval_2__N_356 , \sw_disp.digitval_1__N_357 , 
         \sw_disp.n11538 , \sw_disp.digitval_0__N_358 , 
         \sw_disp.digitval_3__N_355 , \glue.n10621 , \glue.n10618 , 
         \spr_dout[10] , \glue.n10530 , \glue.n10533 , \spr_dout[11] , 
         \glue.n10523 , \glue.n10520 , \spr_dout[14] , \up.we_N_662 , 
         \up.mc.n11_adj_766 , br_wr, 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n9665 , 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n11165 , 
         \icy40_fart.c_fart_receiver.rx_sr_trans_N_697$n1 , 
         \icy40_fart.c_fart_receiver.c_rx_fsm.n7 , 
         \icy40_fart.c_fart_receiver.rx_tick , 
         \icy40_fart.c_fart_receiver.rx_sr_trans_N_697 , 
         \icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n9658 , 
         \icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n9656 , 
         \up.opcc[15] , n9879, \up.n9443 , \up.a_1__N_396 , \up.branch_N_681 , 
         \up.sc.branch_N_682 , \up.o6 , \up.mc.n9609 , 
         \up.mc.inst_dec_er.n9611 , extmem_1__N_261, extmem_1__N_259, n9868, 
         \spr_dout[1] , \glue.n10931 , n9864, \up.n95 , \up.n12_adj_781 , 
         \up.n2747 , \up.n1269 , \up.n16_adj_783 , \up.n4_c , 
         \up.extmem_3__N_255 , n10575, n10926, \glue.n10925 , 
         \up.extmem_4__N_252[1] , \up.n10939 , \spr_dout[4] , n7_adj_812, 
         \up.extmem_4__N_251 , \glue.reg_sel_2__N_289 , \glue.reg_sel[2] , 
         \spr_dout[3] , \up.n7839 , \up.extmem_4__N_253 , \up.n5004 , \up.n5 , 
         \up.n10430 , \up.n9587 , \up.n81 , \up.is0.sig_061.FeedThruLUT , 
         \up.n91 , \up.n10404 , \up.n103 , \up.n94 , \up.n9575 , \up.n9184 , 
         \up.n54 , \up.n79 , \up.n33 , \up.n48 , \up.n65 , \up.n10440 , 
         \up.n10439 , \up.n2750 , \up.n10446 , \up.n9565 , \up.n1279 , 
         \up.n56 , \up.n9599 , \up.n8792 , \up.n10447 , \up.n8763 , 
         \up.n10405 , \up.n9147 , \up.n116 , \up.n10937 , \spr_dout[5] , n7, 
         \up.extmem_5__N_248 , \glue.n10558 , \br_dout[5] , \glue.n2388 , 
         extmem_5__N_249, \up.n9108 , \up.pci_15__N_189[15] , \up.pi_N_675 , 
         \up.mc.inst_dec_pi.pi_N_676 , extmem_6__N_247, extmem_6__N_245, 
         \spr_dout[6] , \glue.n7_adj_729 , \up.pci_8__N_194 , \up.intmem[8] , 
         \up.pci[8] , \up.pci[9] , \up.pci[12] , \up.intmem[12] , \up.pci[11] , 
         \up.intmem[11] , \up.pci[14] , \up.pci_13__N_191 , \up.pci[13] , 
         extmem_7__N_244, extmem_7__N_242, \spr_dout[7] , \glue.n7_adj_730 , 
         \up.pci_15__N_188 , \up.pci[15] , clk_enable_5, extmem_2__N_256, 
         extmem_2__N_258, \spr_dout[2] , \glue.n10933 , \up.n10414 , 
         \up.stackpointer.n10415 , extmem_0__N_264, extmem_0__N_262, 
         \spr_dout[0] , \glue.n10923 , \glue.din_13__N_22 , 
         \glue.din_13__N_21 , \addr[1] , \addr[2] , \glue.din_8__N_28 , 
         \glue.din_8__N_26 , \br_dout[8] , \glue.din_15__N_19 , 
         \glue.din_15__N_18 , \up.n12_adj_804 , \up.se_N_668 , 
         \up.n19_adj_798 , \up.pc.n9441 , \up.pc.n9128 , \up.pc.n8 , 
         \up.intmem[10] , \up.n12_adj_800 , \up.n8741 , \up.pc.n9112 , 
         \up.mc.inst_dec_pf.n9473 , \up.n40 , \up.n9507 , \up.n14_adj_801 , 
         \up.n9581 , \up.int , \up.n5314 , \up.n13_adj_802 , opcc_14__N_266, 
         \up.n2784 , \up.mc.n11 , \up.mc.n9224 , \up.n2568 , 
         \up.mc.inst_dec_pf.n9190 , \up.mc.ir_N_673 , \up.ir , \up.n9_adj_807 , 
         \up.mc.ai_1__N_68 , \up.mc.ai_1__N_69 , 
         \up.mc.inst_dec_ai.ai_1__N_67 , br_rd, \up.n9158 , 
         \up.mc.inst_dec_ae.n2901 , \up.mc.inst_dec_ae.n2904 , 
         \up.mc.inst_dec_ae.n8 , \up.mc.inst_dec_ae.n10909 , 
         \up.mc.inst_dec_ae.n7 , \up.intctl.n9523 , \up.intctl.is2 , 
         \up.intctl.c_intcoord.gen03[0].gen0.intflag.n9485 , 
         \up.intctl.ivsel[2] , 
         \up.intctl.c_intcoord.gen03[1].gen12.intflag.red , \up.intctl.n9117 , 
         \up.intctl.n2772 , irip_adj_811, \up.intctl.irr , 
         \up.intctl.c_intcoord.gen03[3].gen3.intflag.irr_N_723 , 
         \up.intctl.c_intcoord.gen03[3].gen3.intflag.n10 , 
         \up.intctl.c_intcoord.gen03[3].gen3.intflag.red , 
         \up.intctl.c_intcoord.gen03[0].gen0.intflag.n10 , 
         \up.intctl.c_intcoord.gen03[0].gen0.intflag.irr , 
         \up.intctl.c_intcoord.gen03[0].gen0.intflag.ivsel_0__N_568 , 
         \up.alu.b_0__N_413 , \up.alu.c_shift_N_684 , \up.alu.shift_0__N_544 , 
         \up.alu.shift[0] , \up.alu.logic[0] , \up.alu.shift[1] , 
         \up.alu.shift[3] , \up.alu.logic[1] , \up.alu.n222 , \up.alu.n10915 , 
         \up.alu.shift[2] , \up.alu.logic[2] , \up.alu.n9339 , \up.alu.n9345 , 
         \up.alu.n9391 , \up.alu.n9397 , \up.alu.logic[3] , \up.alu.logic[11] , 
         \up.alu.shift[11] , \up.alu.shift[4] , \up.alu.shift[6] , 
         \up.alu.logic[4] , \up.alu.logic[10] , \up.alu.shift[10] , 
         \up.alu.shift[5] , \up.alu.shift[7] , \up.alu.logic[5] , 
         \up.alu.logic[6] , \up.alu.logic[7] , \up.alu.shift[8] , 
         \up.alu.logic[8] , \up.alu.shift[9] , \up.alu.logic[9] , 
         \up.alu.shift[12] , \up.alu.shift[14] , \up.alu.logic[12] , 
         \up.alu.shift[13] , \up.alu.shift[15] , \up.alu.logic[13] , 
         \up.alu.logic[14] , \up.alu.logic[15] , \sw_disp.cnt12[3] , 
         \sw_disp.sreg12[11] , \glue.n3 , \glue.n2422 , \br_dout[1] , 
         \br_dout[10] , \glue.n3_adj_725 , \br_dout[3] , \glue.n10564 , 
         \br_dout[4] , \glue.n3_adj_726 , \br_dout[2] , \glue.n3_adj_727 , 
         \br_dout[0] , \br_dout[12] , \glue.n10554 , \br_dout[6] , 
         \spr_dout[9] , \glue.n10550 , \br_dout[7] , \sw_disp.cnt12_3__N_312 , 
         cnt12_3__N_313, \sw_disp.cnt12_0__N_319 , 
         \icy40_fart.c_fart_transmitter.pesynff2.sig_009.FeedThruLUT , tx_tick, 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.FTDI_RXD_c_N_659 , FTDI_RXD_c, 
         \icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n13 , 
         \up.intctl.c_intcoord.gen03[0].gen0.intflag.red , 
         \up.intctl.c_intcoord.gen03[0].gen0.intflag.irr_N_717 , 
         \up.intctl.c_intcoord.gen03[2].gen12.intflag.irr_N_721 , 
         \up.intctl.c_intcoord.gen03[2].gen12.intflag.red , 
         \up.intctl.c_intcoord.gen03[2].gen12.intflag.irr , 
         \up.intctl.c_intcoord.gen03[2].gen12.intflag.irip_N_722 , 
         \up.intctl.c_intcoord.n5074 , n9635, n9634, tx_req, tx_active_N_692, 
         \icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_tick_N_698$n0 , 
         \icy40_fart.c_fart_receiver.rx_active_N_716 , 
         \icy40_fart.c_fart_receiver.rx_active , 
         \icy40_fart.c_fart_receiver.pesynff2.sig_034.FeedThruLUT , 
         \icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_tick_N_715 , 
         \icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n12 , 
         opcc_15__N_265, \addr[3] , \addr[4] , \addr[5] , \addr[6] , \addr[7] , 
         \addr[8] , \addr[9] , \addr[10] , \addr[11] , \addr[12] , 
         \up.sc.state_0_N_677 , \up.sc.n9287 , \up.vs.sig_062.FeedThruLUT , 
         \itaken$n3 , \up.intctl.c_intcoord.gen03[0].gen0.intflag.irip_N_718 , 
         \up.intctl.c_intcoord.gen03[1].gen12.intflag.irr_N_719 , 
         \up.status.flags_0__N_90 , \sw_disp.DISP_STB_c_N_657 , DISP_STB_c, 
         SW_STB_N_c, \spr_dout[8] , \br_dout[9] , \br_dout[14] , \br_dout[11] , 
         \spr_dout[12] , \br_dout[13] , \spr_dout[13] , \br_dout[15] , 
         \spr_dout[15] , 
         \up.intctl.c_intcoord.gen03[3].gen3.intflag.irip_N_724 , n3028, 
         LED_c_2, LED_c_1, LED_c_0, LED_c_4, LED_c_3, CLK_IN_c, 
         \pll20.lscc_pll_inst.feedback_w , SW_DATA_c, DISP_DATA_c;

  icy40_fart_c_fart_transmitter_c_tx_fsm_c_tx_baudtick_SLICE_0 
    \icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.SLICE_0 ( 
    .D1(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n12333 ), 
    .D0(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n7661 ), 
    .C0(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter[7] ), 
    .CIN0(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n7661 ), 
    .CIN1(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n12333 ), 
    .F0(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n37[7] ), 
    .COUT0(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n12333 ));
  icy40_fart_c_fart_transmitter_c_tx_fsm_c_tx_baudtick_SLICE_1 
    \icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.SLICE_1 ( 
    .D1(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n12330 ), 
    .C1(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter[6] ), 
    .D0(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n7659 ), 
    .C0(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter[5] ), 
    .CIN0(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n7659 ), 
    .CIN1(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n12330 ), 
    .F0(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n37[5] ), 
    .F1(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n37[6] ), 
    .COUT1(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n7661 ), 
    .COUT0(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n12330 ));
  icy40_fart_c_fart_transmitter_c_tx_fsm_c_tx_baudtick_SLICE_2 
    \icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.SLICE_2 ( 
    .D1(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n12327 ), 
    .C1(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter[4] ), 
    .D0(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n7657 ), 
    .C0(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter[3] ), 
    .CIN0(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n7657 ), 
    .CIN1(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n12327 ), 
    .F0(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n37[3] ), 
    .F1(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n37[4] ), 
    .COUT1(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n7659 ), 
    .COUT0(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n12327 ));
  icy40_fart_c_fart_transmitter_c_tx_fsm_c_tx_baudtick_SLICE_3 
    \icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.SLICE_3 ( 
    .D1(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n12324 ), 
    .C1(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter[2] ), 
    .D0(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n7655 ), 
    .C0(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter[1] ), 
    .CIN0(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n7655 ), 
    .CIN1(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n12324 ), 
    .F0(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n37[1] ), 
    .F1(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n37[2] ), 
    .COUT1(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n7657 ), 
    .COUT0(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n12324 ));
  icy40_fart_c_fart_transmitter_c_tx_fsm_c_tx_baudtick_SLICE_4 
    \icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.SLICE_4 ( 
    .D1(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n12294 ), 
    .C1(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter[0] ), 
    .B1(VCC_net), 
    .CIN1(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n12294 ), 
    .F1(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n37[0] ), 
    .COUT1(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n7655 ), 
    .COUT0(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n12294 ));
  icy40_fart_c_fart_receiver_c_rx_fsm_c_rx_baudtick_SLICE_5 
    \icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.SLICE_5 ( 
    .D1(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n12345 ), 
    .D0(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n7670 ), 
    .C0(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter[7] ), 
    .CIN0(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n7670 ), 
    .CIN1(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n12345 ), 
    .F0(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n37[7] ), 
    .COUT0(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n12345 ));
  icy40_fart_c_fart_receiver_c_rx_fsm_c_rx_baudtick_SLICE_6 
    \icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.SLICE_6 ( 
    .D1(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n12342 ), 
    .C1(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter[6] ), 
    .D0(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n7668 ), 
    .C0(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter[5] ), 
    .CIN0(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n7668 ), 
    .CIN1(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n12342 ), 
    .F0(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n37[5] ), 
    .F1(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n37[6] ), 
    .COUT1(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n7670 ), 
    .COUT0(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n12342 ));
  icy40_fart_c_fart_receiver_c_rx_fsm_c_rx_baudtick_SLICE_7 
    \icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.SLICE_7 ( 
    .D1(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n12339 ), 
    .C1(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter[4] ), 
    .D0(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n7666 ), 
    .C0(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter[3] ), 
    .CIN0(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n7666 ), 
    .CIN1(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n12339 ), 
    .F0(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n37[3] ), 
    .F1(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n37[4] ), 
    .COUT1(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n7668 ), 
    .COUT0(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n12339 ));
  icy40_fart_c_fart_receiver_c_rx_fsm_c_rx_baudtick_SLICE_8 
    \icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.SLICE_8 ( 
    .D1(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n12336 ), 
    .C1(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter[2] ), 
    .D0(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n7664 ), 
    .C0(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter[1] ), 
    .CIN0(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n7664 ), 
    .CIN1(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n12336 ), 
    .F0(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n37[1] ), 
    .F1(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n37[2] ), 
    .COUT1(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n7666 ), 
    .COUT0(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n12336 ));
  icy40_fart_c_fart_receiver_c_rx_fsm_c_rx_baudtick_SLICE_9 
    \icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.SLICE_9 ( 
    .D1(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n12297 ), 
    .C1(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter[0] ), 
    .B1(VCC_net), 
    .CIN1(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n12297 ), 
    .F1(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n37[0] ), 
    .COUT1(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n7664 ), 
    .COUT0(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n12297 ));
  up_stackpointer_SLICE_10 \up.stackpointer.SLICE_10 ( 
    .D1(\up.stackpointer.n12234 ), .C1(\up.stackpointer.sp_0__N_138 ), 
    .B1(\up.stackpointer.sp_c[0] ), .CIN1(\up.stackpointer.n12234 ), 
    .F1(\up.sp[0] ), .COUT1(\up.stackpointer.sp_1__N_135 ), 
    .COUT0(\up.stackpointer.n12234 ));
  up_stackpointer_SLICE_11 \up.stackpointer.SLICE_11 ( 
    .D1(\up.stackpointer.n12246 ), .D0(\up.stackpointer.sp_7__N_111 ), 
    .B0(\up.stackpointer.sp_c[7] ), .CIN0(\up.stackpointer.sp_7__N_111 ), 
    .CIN1(\up.stackpointer.n12246 ), .F0(\up.sp[7] ), 
    .COUT0(\up.stackpointer.n12246 ));
  up_stackpointer_SLICE_12 \up.stackpointer.SLICE_12 ( 
    .D1(\up.stackpointer.n12243 ), .B1(\up.stackpointer.sp_c[6] ), 
    .D0(\up.stackpointer.sp_5__N_119 ), .B0(\up.stackpointer.sp_c[5] ), 
    .CIN0(\up.stackpointer.sp_5__N_119 ), .CIN1(\up.stackpointer.n12243 ), 
    .F0(\up.sp[5] ), .F1(\up.sp[6] ), .COUT1(\up.stackpointer.sp_7__N_111 ), 
    .COUT0(\up.stackpointer.n12243 ));
  up_stackpointer_SLICE_13 \up.stackpointer.SLICE_13 ( 
    .DI0(\up.stackpointer.sp_7__N_546[7] ), .D1(\up.stackpointer.n12288 ), 
    .D0(\up.stackpointer.n7635 ), .C0(\up.stackpointer.n7565 ), 
    .B0(\up.stackpointer.n7564 ), .CE(\up.stackpointer.sp_0__N_561 ), 
    .LSR(state_r), .CLK(clk), .CIN0(\up.stackpointer.n7635 ), 
    .CIN1(\up.stackpointer.n12288 ), .Q0(\up.stackpointer.sp_c[7] ), 
    .F0(\up.stackpointer.sp_7__N_546[7] ), .COUT0(\up.stackpointer.n12288 ));
  up_stackpointer_SLICE_14 \up.stackpointer.SLICE_14 ( 
    .DI1(\up.stackpointer.sp_7__N_546[6] ), 
    .DI0(\up.stackpointer.sp_7__N_546[5] ), .D1(\up.stackpointer.n12285 ), 
    .C1(\up.stackpointer.n7567 ), .B1(\up.stackpointer.n7566 ), 
    .D0(\up.stackpointer.n7633 ), .C0(\up.stackpointer.n7569 ), 
    .B0(\up.stackpointer.n7568 ), .CE(\up.stackpointer.sp_0__N_561 ), 
    .LSR(state_r), .CLK(clk), .CIN0(\up.stackpointer.n7633 ), 
    .CIN1(\up.stackpointer.n12285 ), .Q0(\up.stackpointer.sp_c[5] ), 
    .Q1(\up.stackpointer.sp_c[6] ), .F0(\up.stackpointer.sp_7__N_546[5] ), 
    .F1(\up.stackpointer.sp_7__N_546[6] ), .COUT1(\up.stackpointer.n7635 ), 
    .COUT0(\up.stackpointer.n12285 ));
  up_stackpointer_SLICE_15 \up.stackpointer.SLICE_15 ( 
    .D1(\up.stackpointer.n12240 ), .B1(\up.stackpointer.sp_c[4] ), 
    .D0(\up.stackpointer.sp_3__N_127 ), .B0(\up.stackpointer.sp_c[3] ), 
    .CIN0(\up.stackpointer.sp_3__N_127 ), .CIN1(\up.stackpointer.n12240 ), 
    .F0(\up.sp[3] ), .F1(\up.sp[4] ), .COUT1(\up.stackpointer.sp_5__N_119 ), 
    .COUT0(\up.stackpointer.n12240 ));
  up_stackpointer_SLICE_16 \up.stackpointer.SLICE_16 ( 
    .D1(\up.stackpointer.n12237 ), .B1(\up.stackpointer.sp_c[2] ), 
    .D0(\up.stackpointer.sp_1__N_135 ), .B0(\up.stackpointer.sp_c[1] ), 
    .CIN0(\up.stackpointer.sp_1__N_135 ), .CIN1(\up.stackpointer.n12237 ), 
    .F0(\up.sp[1] ), .F1(\up.sp[2] ), .COUT1(\up.stackpointer.sp_3__N_127 ), 
    .COUT0(\up.stackpointer.n12237 ));
  up_stackpointer_SLICE_17 \up.stackpointer.SLICE_17 ( 
    .DI1(\up.stackpointer.sp_7__N_546[4] ), 
    .DI0(\up.stackpointer.sp_7__N_546[3] ), .D1(\up.stackpointer.n12282 ), 
    .C1(\up.stackpointer.n7571 ), .B1(\up.stackpointer.n7570 ), 
    .D0(\up.stackpointer.n7631 ), .C0(\up.stackpointer.n7573 ), 
    .B0(\up.stackpointer.n7572 ), .CE(\up.stackpointer.sp_0__N_561 ), 
    .LSR(state_r), .CLK(clk), .CIN0(\up.stackpointer.n7631 ), 
    .CIN1(\up.stackpointer.n12282 ), .Q0(\up.stackpointer.sp_c[3] ), 
    .Q1(\up.stackpointer.sp_c[4] ), .F0(\up.stackpointer.sp_7__N_546[3] ), 
    .F1(\up.stackpointer.sp_7__N_546[4] ), .COUT1(\up.stackpointer.n7633 ), 
    .COUT0(\up.stackpointer.n12282 ));
  up_stackpointer_SLICE_18 \up.stackpointer.SLICE_18 ( 
    .DI1(\up.stackpointer.sp_7__N_546[2] ), 
    .DI0(\up.stackpointer.sp_7__N_546[1] ), .D1(\up.stackpointer.n12279 ), 
    .C1(\up.stackpointer.n7575 ), .B1(\up.stackpointer.n7574 ), 
    .D0(\up.stackpointer.n7629 ), .C0(\up.stackpointer.n7577 ), 
    .B0(\up.stackpointer.n7576 ), .CE(\up.stackpointer.sp_0__N_561 ), 
    .LSR(state_r), .CLK(clk), .CIN0(\up.stackpointer.n7629 ), 
    .CIN1(\up.stackpointer.n12279 ), .Q0(\up.stackpointer.sp_c[1] ), 
    .Q1(\up.stackpointer.sp_c[2] ), .F0(\up.stackpointer.sp_7__N_546[1] ), 
    .F1(\up.stackpointer.sp_7__N_546[2] ), .COUT1(\up.stackpointer.n7631 ), 
    .COUT0(\up.stackpointer.n12279 ));
  up_stackpointer_SLICE_19 \up.stackpointer.SLICE_19 ( 
    .DI1(\up.stackpointer.sp_7__N_546[0] ), .D1(\up.stackpointer.n12276 ), 
    .C1(\up.stackpointer.n7579 ), .B1(\up.stackpointer.n7578 ), 
    .CE(\up.stackpointer.sp_0__N_561 ), .LSR(state_r), .CLK(clk), 
    .CIN1(\up.stackpointer.n12276 ), .Q1(\up.stackpointer.sp_c[0] ), 
    .F1(\up.stackpointer.sp_7__N_546[0] ), .COUT1(\up.stackpointer.n7629 ), 
    .COUT0(\up.stackpointer.n12276 ));
  up_pc_SLICE_20 \up.pc.SLICE_20 ( .DI0(\up.pc.pco_15__N_197[15] ), 
    .D1(\up.pc.n12321 ), .D0(\up.pc.n7652 ), .C0(\up.pc.n7582 ), 
    .B0(\up.pc.n7581 ), .CE(\up.pc.pco_0__N_228 ), .LSR(reset), .CLK(clk), 
    .CIN0(\up.pc.n7652 ), .CIN1(\up.pc.n12321 ), .Q0(\up.pco[15] ), 
    .F0(\up.pc.pco_15__N_197[15] ), .COUT0(\up.pc.n12321 ));
  up_pc_SLICE_21 \up.pc.SLICE_21 ( .DI1(\up.pc.pco_15__N_197[14] ), 
    .DI0(\up.pc.pco_15__N_197[13] ), .D1(\up.pc.n12318 ), .C1(\up.pc.n7584 ), 
    .B1(\up.pc.n7583 ), .D0(\up.pc.n7650 ), .C0(\up.pc.n7586 ), 
    .B0(\up.pc.n7585 ), .CE(\up.pc.pco_0__N_228 ), .LSR(reset), .CLK(clk), 
    .CIN0(\up.pc.n7650 ), .CIN1(\up.pc.n12318 ), .Q0(\up.pco[13] ), 
    .Q1(\up.pco[14] ), .F0(\up.pc.pco_15__N_197[13] ), 
    .F1(\up.pc.pco_15__N_197[14] ), .COUT1(\up.pc.n7652 ), 
    .COUT0(\up.pc.n12318 ));
  up_pc_SLICE_22 \up.pc.SLICE_22 ( .DI1(\up.pc.pco_15__N_197[12] ), 
    .DI0(\up.pc.pco_15__N_197[11] ), .D1(\up.pc.n12315 ), .C1(\up.pc.n7588 ), 
    .B1(\up.pc.n7587 ), .D0(\up.pc.n7648 ), .C0(\up.pc.n7590 ), 
    .B0(\up.pc.n7589 ), .CE(\up.pc.pco_0__N_228 ), .LSR(reset), .CLK(clk), 
    .CIN0(\up.pc.n7648 ), .CIN1(\up.pc.n12315 ), .Q0(\up.pco[11] ), 
    .Q1(\up.pco[12] ), .F0(\up.pc.pco_15__N_197[11] ), 
    .F1(\up.pc.pco_15__N_197[12] ), .COUT1(\up.pc.n7650 ), 
    .COUT0(\up.pc.n12315 ));
  up_pc_SLICE_23 \up.pc.SLICE_23 ( .DI1(\up.pc.pco_15__N_197[10] ), 
    .DI0(\up.pc.pco_15__N_197[9] ), .D1(\up.pc.n12312 ), .C1(\up.pc.n7592 ), 
    .B1(\up.pc.n8211 ), .D0(\up.pc.n7646 ), .C0(\up.pc.n7594 ), 
    .B0(\up.pc.n7593 ), .CE(\up.pc.pco_0__N_228 ), .LSR(reset), .CLK(clk), 
    .CIN0(\up.pc.n7646 ), .CIN1(\up.pc.n12312 ), .Q0(\up.pco[9] ), 
    .Q1(\up.pco[10] ), .F0(\up.pc.pco_15__N_197[9] ), 
    .F1(\up.pc.pco_15__N_197[10] ), .COUT1(\up.pc.n7648 ), 
    .COUT0(\up.pc.n12312 ));
  up_pc_SLICE_24 \up.pc.SLICE_24 ( .DI1(\up.pc.pco_15__N_197[8] ), 
    .DI0(\up.pc.pco_15__N_197[7] ), .D1(\up.pc.n12309 ), .C1(\up.pc.n7596 ), 
    .B1(\up.pc.n7595 ), .D0(\up.pc.n7644 ), .C0(\up.pc.n7598 ), 
    .B0(\up.n7859 ), .CE(\up.pc.pco_0__N_228 ), .LSR(reset), .CLK(clk), 
    .CIN0(\up.pc.n7644 ), .CIN1(\up.pc.n12309 ), .Q0(\up.pco[7] ), 
    .Q1(\up.pco[8] ), .F0(\up.pc.pco_15__N_197[7] ), 
    .F1(\up.pc.pco_15__N_197[8] ), .COUT1(\up.pc.n7646 ), 
    .COUT0(\up.pc.n12309 ));
  up_pc_SLICE_25 \up.pc.SLICE_25 ( .DI1(\up.pc.pco_15__N_197[6] ), 
    .DI0(\up.pc.pco_15__N_197[5] ), .D1(\up.pc.n12306 ), .C1(\up.pc.n7600 ), 
    .B1(\up.pc.n7856 ), .D0(\up.pc.n7642 ), .C0(\up.pc.n7602 ), 
    .B0(\up.pc.n7853 ), .CE(\up.pc.pco_0__N_228 ), .LSR(reset), .CLK(clk), 
    .CIN0(\up.pc.n7642 ), .CIN1(\up.pc.n12306 ), .Q0(\up.pco[5] ), 
    .Q1(\up.pco[6] ), .F0(\up.pc.pco_15__N_197[5] ), 
    .F1(\up.pc.pco_15__N_197[6] ), .COUT1(\up.pc.n7644 ), 
    .COUT0(\up.pc.n12306 ));
  up_pc_SLICE_26 \up.pc.SLICE_26 ( .DI1(\up.pc.pco_15__N_197[4] ), 
    .DI0(\up.pc.pco_15__N_197[3] ), .D1(\up.pc.n12303 ), .C1(\up.pc.n7604 ), 
    .B1(\up.pc.n7850 ), .D0(\up.pc.n7640 ), .C0(\up.pc.n7606 ), 
    .B0(\up.pc.n7847 ), .CE(\up.pc.pco_0__N_228 ), .LSR(reset), .CLK(clk), 
    .CIN0(\up.pc.n7640 ), .CIN1(\up.pc.n12303 ), .Q0(\up.pco[3] ), 
    .Q1(\up.pco[4] ), .F0(\up.pc.pco_15__N_197[3] ), 
    .F1(\up.pc.pco_15__N_197[4] ), .COUT1(\up.pc.n7642 ), 
    .COUT0(\up.pc.n12303 ));
  up_pc_SLICE_27 \up.pc.SLICE_27 ( .DI1(\up.pc.pco_15__N_197[2] ), 
    .DI0(\up.pc.pco_15__N_197[1] ), .D1(\up.pc.n12300 ), .C1(\up.pc.n7608 ), 
    .B1(\up.pc.n7844 ), .D0(\up.pc.n7638 ), .C0(\up.pc.n7610 ), 
    .B0(\up.pc.n7840 ), .CE(\up.pc.pco_0__N_228 ), .LSR(reset), .CLK(clk), 
    .CIN0(\up.pc.n7638 ), .CIN1(\up.pc.n12300 ), .Q0(\up.pco[1] ), 
    .Q1(\up.pco[2] ), .F0(\up.pc.pco_15__N_197[1] ), 
    .F1(\up.pc.pco_15__N_197[2] ), .COUT1(\up.pc.n7640 ), 
    .COUT0(\up.pc.n12300 ));
  up_pc_SLICE_28 \up.pc.SLICE_28 ( .DI1(\up.pc.pco_15__N_197[0] ), 
    .D1(\up.pc.n12291 ), .C1(\up.pc.n7612 ), .B1(\up.pc.n7835 ), 
    .CE(\up.pc.pco_0__N_228 ), .LSR(reset), .CLK(clk), .CIN1(\up.pc.n12291 ), 
    .Q1(\up.pco[0] ), .F1(\up.pc.pco_15__N_197[0] ), .COUT1(\up.pc.n7638 ), 
    .COUT0(\up.pc.n12291 ));
  up_alu_SLICE_29 \up.alu.SLICE_29 ( .D1(\up.alu.n12261 ), .C1(\up.alu.b[8] ), 
    .B1(\up.a[8] ), .D0(\up.alu.sum_7__N_452 ), .C0(\up.alu.b[7] ), 
    .B0(\up.a[7] ), .CIN0(\up.alu.sum_7__N_452 ), .CIN1(\up.alu.n12261 ), 
    .F0(\up.alu.sum[7] ), .F1(\up.alu.sum[8] ), .COUT1(\up.alu.sum_9__N_444 ), 
    .COUT0(\up.alu.n12261 ));
  up_alu_SLICE_30 \up.alu.SLICE_30 ( .D1(\up.alu.n12258 ), .C1(\up.alu.b[6] ), 
    .B1(\up.a[6] ), .D0(\up.alu.sum_5__N_460 ), .C0(\up.alu.b[5] ), 
    .B0(\up.a[5] ), .CIN0(\up.alu.sum_5__N_460 ), .CIN1(\up.alu.n12258 ), 
    .F0(\up.alu.sum[5] ), .F1(\up.alu.sum[6] ), .COUT1(\up.alu.sum_7__N_452 ), 
    .COUT0(\up.alu.n12258 ));
  up_alu_SLICE_31 \up.alu.SLICE_31 ( .D1(\up.alu.n12255 ), .C1(\up.alu.b[4] ), 
    .B1(\up.a[4] ), .D0(\up.alu.sum_3__N_468 ), .C0(\up.alu.b[3] ), 
    .B0(\up.a[3] ), .CIN0(\up.alu.sum_3__N_468 ), .CIN1(\up.alu.n12255 ), 
    .F0(\up.alu.sum[3] ), .F1(\up.alu.sum[4] ), .COUT1(\up.alu.sum_5__N_460 ), 
    .COUT0(\up.alu.n12255 ));
  up_alu_SLICE_32 \up.alu.SLICE_32 ( .D1(\up.alu.n12252 ), .C1(\up.alu.b[2] ), 
    .B1(\up.a[2] ), .D0(\up.alu.sum_1__N_476 ), .C0(\up.alu.b[1] ), 
    .B0(\up.a[1] ), .CIN0(\up.alu.sum_1__N_476 ), .CIN1(\up.alu.n12252 ), 
    .F0(\up.alu.sum[1] ), .F1(\up.alu.sum[2] ), .COUT1(\up.alu.sum_3__N_468 ), 
    .COUT0(\up.alu.n12252 ));
  up_alu_SLICE_33 \up.alu.SLICE_33 ( .D1(\up.alu.n12249 ), .C1(\up.alu.b[0] ), 
    .B1(\up.a[0] ), .B0(\up.alu.c_arith ), .CIN1(\up.alu.n12249 ), 
    .F1(\up.alu.sum[0] ), .COUT1(\up.alu.sum_1__N_476 ), 
    .COUT0(\up.alu.n12249 ));
  up_alu_SLICE_34 \up.alu.SLICE_34 ( .D1(\up.alu.n12273 ), 
    .D0(\up.alu.sum_15__N_420 ), .C0(\up.alu.b[15] ), .B0(\up.a[15] ), 
    .CIN0(\up.alu.sum_15__N_420 ), .CIN1(\up.alu.n12273 ), 
    .F0(\up.alu.sum[15]_keep ), .F1(\up.sum[16]_keep ), 
    .COUT0(\up.alu.n12273 ));
  up_alu_SLICE_35 \up.alu.SLICE_35 ( .D1(\up.alu.n12270 ), .C1(\up.alu.b[14] ), 
    .B1(\up.a[14] ), .D0(\up.alu.sum_13__N_428 ), .C0(\up.alu.b[13] ), 
    .B0(\up.a[13] ), .CIN0(\up.alu.sum_13__N_428 ), .CIN1(\up.alu.n12270 ), 
    .F0(\up.alu.sum[13] ), .F1(\up.alu.sum[14] ), 
    .COUT1(\up.alu.sum_15__N_420 ), .COUT0(\up.alu.n12270 ));
  up_alu_SLICE_36 \up.alu.SLICE_36 ( .D1(\up.alu.n12267 ), .C1(\up.alu.b[12] ), 
    .B1(\up.a[12] ), .D0(\up.alu.sum_11__N_436 ), .C0(\up.alu.b[11] ), 
    .B0(\up.a[11] ), .CIN0(\up.alu.sum_11__N_436 ), .CIN1(\up.alu.n12267 ), 
    .F0(\up.alu.sum[11] ), .F1(\up.alu.sum[12] ), 
    .COUT1(\up.alu.sum_13__N_428 ), .COUT0(\up.alu.n12267 ));
  up_alu_SLICE_37 \up.alu.SLICE_37 ( .D1(\up.alu.n12264 ), .C1(\up.alu.b[10] ), 
    .B1(\up.a[10] ), .D0(\up.alu.sum_9__N_444 ), .C0(\up.alu.b[9] ), 
    .B0(\up.a[9] ), .CIN0(\up.alu.sum_9__N_444 ), .CIN1(\up.alu.n12264 ), 
    .F0(\up.alu.sum[9] ), .F1(\up.alu.sum[10] ), 
    .COUT1(\up.alu.sum_11__N_436 ), .COUT0(\up.alu.n12264 ));
  SLICE_38 SLICE_38( .DI1(\reset_generator.res[0].sig_002.FeedThruLUT ), 
    .DI0(\VCC_net\000.BUF1 ), .D1(\reset_generator.res[0] ), .LSR(BTN_c_4), 
    .CLK(clk), .Q0(\reset_generator.res[0] ), .Q1(\reset_generator.res[1] ), 
    .F0(\VCC_net\000.BUF1 ), .F1(\reset_generator.res[0].sig_002.FeedThruLUT ));
  reset_generator_SLICE_39 \reset_generator.SLICE_39 ( 
    .DI1(\reset_generator.res[1].sig_001.FeedThruLUT ), 
    .DI0(\reset_generator.res[2].sig_000.FeedThruLUT ), 
    .D1(\reset_generator.res[1] ), .D0(\reset_generator.res[2] ), 
    .LSR(BTN_c_4), .CLK(clk), .Q0(\res[3]_keep ), 
    .Q1(\reset_generator.res[2] ), 
    .F0(\reset_generator.res[2].sig_000.FeedThruLUT ), 
    .F1(\reset_generator.res[1].sig_001.FeedThruLUT ));
  icy40_fart_SLICE_42 \icy40_fart.SLICE_42 ( 
    .DI1(\icy40_fart.fart_dout_1__N_86[0] ), 
    .DI0(\icy40_fart.fart_dout_1__N_86[1] ), .D1(\addr[0] ), 
    .C1(\icy40_fart.s_rx_avail ), .B1(\icy40_fart.s_dout_rx[0] ), 
    .D0(\icy40_fart.full[1] ), .C0(\addr[0] ), .B0(\icy40_fart.s_dout_rx[1] ), 
    .CE(\sel[3] ), .CLK(clk), .Q0(\fart_dout[1] ), .Q1(\fart_dout[0] ), 
    .F0(\icy40_fart.fart_dout_1__N_86[1] ), 
    .F1(\icy40_fart.fart_dout_1__N_86[0] ));
  icy40_fart_SLICE_43 \icy40_fart.SLICE_43 ( 
    .DI1(\icy40_fart.s_dout_rx[5].sig_006.FeedThruLUT ), 
    .DI0(\icy40_fart.s_dout_rx[4].sig_003.FeedThruLUT ), 
    .D1(\icy40_fart.s_dout_rx[5] ), .D0(\icy40_fart.s_dout_rx[4] ), 
    .CE(\sel[3] ), .LSR(\icy40_fart.fart_dout_2__N_85 ), .CLK(clk), 
    .Q0(\fart_dout[4] ), .Q1(\fart_dout[5] ), 
    .F0(\icy40_fart.s_dout_rx[4].sig_003.FeedThruLUT ), 
    .F1(\icy40_fart.s_dout_rx[5].sig_006.FeedThruLUT ));
  icy40_fart_SLICE_44 \icy40_fart.SLICE_44 ( 
    .DI1(\icy40_fart.s_dout_rx[3].sig_005.FeedThruLUT ), 
    .DI0(\icy40_fart.s_dout_rx[2].sig_004.FeedThruLUT ), 
    .D1(\icy40_fart.s_dout_rx[3] ), .D0(\icy40_fart.s_dout_rx[2] ), 
    .CE(\sel[3] ), .LSR(\icy40_fart.fart_dout_2__N_85 ), .CLK(clk), 
    .Q0(\fart_dout[2] ), .Q1(\fart_dout[3] ), 
    .F0(\icy40_fart.s_dout_rx[2].sig_004.FeedThruLUT ), 
    .F1(\icy40_fart.s_dout_rx[3].sig_005.FeedThruLUT ));
  icy40_fart_SLICE_47 \icy40_fart.SLICE_47 ( 
    .DI1(\icy40_fart.s_dout_rx[7].sig_008.FeedThruLUT ), 
    .DI0(\icy40_fart.s_dout_rx[6].sig_007.FeedThruLUT ), 
    .D1(\icy40_fart.s_dout_rx[7] ), .C0(\icy40_fart.s_dout_rx[6] ), 
    .CE(\sel[3] ), .LSR(\icy40_fart.fart_dout_2__N_85 ), .CLK(clk), 
    .Q0(\fart_dout[6] ), .Q1(\fart_dout[7] ), 
    .F0(\icy40_fart.s_dout_rx[6].sig_007.FeedThruLUT ), 
    .F1(\icy40_fart.s_dout_rx[7].sig_008.FeedThruLUT ));
  SLICE_50 SLICE_50( 
    .DI1(\icy40_fart.c_fart_transmitter.nesynff1.sig_011.FeedThruLUT ), 
    .DI0(\tx_active.sig_010.FeedThruLUT ), 
    .D1(\icy40_fart.c_fart_transmitter.nesynff1 ), .D0(tx_active), .CLK(clk), 
    .Q0(\icy40_fart.c_fart_transmitter.nesynff1 ), 
    .Q1(\icy40_fart.c_fart_transmitter.nesynff2 ), 
    .F0(\tx_active.sig_010.FeedThruLUT ), 
    .F1(\icy40_fart.c_fart_transmitter.nesynff1.sig_011.FeedThruLUT ));
  icy40_fart_c_fart_transmitter_nesynff2_SLICE_52 
    \icy40_fart.c_fart_transmitter.nesynff2.SLICE_52 ( 
    .DI0(\icy40_fart.c_fart_transmitter.nesynff2.sig_012.FeedThruLUT ), 
    .C0(\icy40_fart.c_fart_transmitter.nesynff2 ), .CLK(clk), 
    .Q0(\icy40_fart.c_fart_transmitter.neprev_state_ff ), 
    .F0(\icy40_fart.c_fart_transmitter.nesynff2.sig_012.FeedThruLUT ));
  icy40_fart_c_fart_transmitter_tx_dout_rdy_SLICE_53 
    \icy40_fart.c_fart_transmitter.tx_dout_rdy.SLICE_53 ( 
    .DI1(\icy40_fart.c_fart_transmitter.pesynff1.sig_030.FeedThruLUT ), 
    .DI0(\icy40_fart.c_fart_transmitter.tx_dout_rdy.sig_013.FeedThruLUT ), 
    .D1(\icy40_fart.c_fart_transmitter.pesynff1 ), 
    .D0(\icy40_fart.c_fart_transmitter.tx_dout_rdy ), 
    .LSR(\icy40_fart.c_fart_transmitter.peprev_state_ff_N_696 ), .CLK(clk), 
    .Q0(\icy40_fart.c_fart_transmitter.pesynff1 ), 
    .Q1(\icy40_fart.c_fart_transmitter.pesynff2 ), 
    .F0(\icy40_fart.c_fart_transmitter.tx_dout_rdy.sig_013.FeedThruLUT ), 
    .F1(\icy40_fart.c_fart_transmitter.pesynff1.sig_030.FeedThruLUT ));
  icy40_fart_c_fart_transmitter_c_tx_rfifo_SLICE_54 
    \icy40_fart.c_fart_transmitter.c_tx_rfifo.SLICE_54 ( 
    .DI1(\icy40_fart.c_fart_transmitter.c_tx_rfifo.data[1][7].sig_021.FeedThruLUT )
    , 
    .DI0(\icy40_fart.c_fart_transmitter.c_tx_rfifo.data[1][6].sig_014.FeedThruLUT )
    , .D1(\icy40_fart.c_fart_transmitter.c_tx_rfifo.data[1][7] ), 
    .D0(\icy40_fart.c_fart_transmitter.c_tx_rfifo.data[1][6] ), 
    .CE(\icy40_fart.c_fart_transmitter.c_tx_rfifo.fifo_stage[2].ffsl.tx_data_0__N_584 )
    , .CLK(clk), .Q0(\icy40_fart.c_fart_transmitter.tx_data[6] ), 
    .Q1(\icy40_fart.c_fart_transmitter.tx_data[7] ), 
    .F0(\icy40_fart.c_fart_transmitter.c_tx_rfifo.data[1][6].sig_014.FeedThruLUT )
    , 
    .F1(\icy40_fart.c_fart_transmitter.c_tx_rfifo.data[1][7].sig_021.FeedThruLUT )
    );
  icy40_fart_c_fart_transmitter_c_tx_rfifo_SLICE_55 
    \icy40_fart.c_fart_transmitter.c_tx_rfifo.SLICE_55 ( 
    .DI1(\icy40_fart.c_fart_transmitter.c_tx_rfifo.data[1][4].sig_017.FeedThruLUT )
    , 
    .DI0(\icy40_fart.c_fart_transmitter.c_tx_rfifo.data[1][5].sig_015.FeedThruLUT )
    , .D1(\icy40_fart.c_fart_transmitter.c_tx_rfifo.data[1][4] ), 
    .D0(\icy40_fart.c_fart_transmitter.c_tx_rfifo.data[1][5] ), 
    .CE(\icy40_fart.c_fart_transmitter.c_tx_rfifo.fifo_stage[2].ffsl.tx_data_0__N_584 )
    , .CLK(clk), .Q0(\icy40_fart.c_fart_transmitter.tx_data[5] ), 
    .Q1(\icy40_fart.c_fart_transmitter.tx_data[4] ), 
    .F0(\icy40_fart.c_fart_transmitter.c_tx_rfifo.data[1][5].sig_015.FeedThruLUT )
    , 
    .F1(\icy40_fart.c_fart_transmitter.c_tx_rfifo.data[1][4].sig_017.FeedThruLUT )
    );
  icy40_fart_c_fart_transmitter_c_tx_rfifo_SLICE_56 
    \icy40_fart.c_fart_transmitter.c_tx_rfifo.SLICE_56 ( 
    .DI1(\icy40_fart.c_fart_transmitter.c_tx_rfifo.data[1][1].sig_020.FeedThruLUT )
    , 
    .DI0(\icy40_fart.c_fart_transmitter.c_tx_rfifo.data[1][0].sig_016.FeedThruLUT )
    , .D1(\icy40_fart.c_fart_transmitter.c_tx_rfifo.data[1][1] ), 
    .D0(\icy40_fart.c_fart_transmitter.c_tx_rfifo.data[1][0] ), 
    .CE(\icy40_fart.c_fart_transmitter.c_tx_rfifo.fifo_stage[2].ffsl.tx_data_0__N_584 )
    , .CLK(clk), .Q0(\icy40_fart.c_fart_transmitter.tx_data[0] ), 
    .Q1(\icy40_fart.c_fart_transmitter.tx_data[1] ), 
    .F0(\icy40_fart.c_fart_transmitter.c_tx_rfifo.data[1][0].sig_016.FeedThruLUT )
    , 
    .F1(\icy40_fart.c_fart_transmitter.c_tx_rfifo.data[1][1].sig_020.FeedThruLUT )
    );
  icy40_fart_c_fart_transmitter_c_tx_rfifo_SLICE_58 
    \icy40_fart.c_fart_transmitter.c_tx_rfifo.SLICE_58 ( 
    .DI1(\icy40_fart.c_fart_transmitter.c_tx_rfifo.data[1][2].sig_019.FeedThruLUT )
    , 
    .DI0(\icy40_fart.c_fart_transmitter.c_tx_rfifo.data[1][3].sig_018.FeedThruLUT )
    , .D1(\icy40_fart.c_fart_transmitter.c_tx_rfifo.data[1][2] ), 
    .D0(\icy40_fart.c_fart_transmitter.c_tx_rfifo.data[1][3] ), 
    .CE(\icy40_fart.c_fart_transmitter.c_tx_rfifo.fifo_stage[2].ffsl.tx_data_0__N_584 )
    , .CLK(clk), .Q0(\icy40_fart.c_fart_transmitter.tx_data[3] ), 
    .Q1(\icy40_fart.c_fart_transmitter.tx_data[2] ), 
    .F0(\icy40_fart.c_fart_transmitter.c_tx_rfifo.data[1][3].sig_018.FeedThruLUT )
    , 
    .F1(\icy40_fart.c_fart_transmitter.c_tx_rfifo.data[1][2].sig_019.FeedThruLUT )
    );
  icy40_fart_c_fart_transmitter_c_tx_rfifo_fifo_stage_2__ffsl_SLICE_59 
    \icy40_fart.c_fart_transmitter.c_tx_rfifo.fifo_stage[2].ffsl.SLICE_59 ( 
    .DI1(\icy40_fart.c_fart_transmitter.c_tx_rfifo.fifo_stage[1].ffsl.full_1__N_601 )
    , 
    .DI0(\icy40_fart.c_fart_transmitter.c_tx_rfifo.fifo_stage[2].ffsl.tx_dout_rdy_N_693 )
    , .D1(\icy40_fart.n5213 ), .C1(we), .B1(\icy40_fart.full[1] ), 
    .A1(\icy40_fart.c_fart_transmitter.tx_dout_rdy ), 
    .D0(\icy40_fart.c_fart_transmitter.tx_dout_rdy ), 
    .C0(\icy40_fart.full[1] ), .B0(\icy40_fart.c_fart_transmitter.nesynff2 ), 
    .A0(\icy40_fart.c_fart_transmitter.neprev_state_ff ), .LSR(reset), 
    .CLK(clk), .Q0(\icy40_fart.c_fart_transmitter.tx_dout_rdy ), 
    .Q1(\icy40_fart.full[1] ), 
    .F0(\icy40_fart.c_fart_transmitter.c_tx_rfifo.fifo_stage[2].ffsl.tx_dout_rdy_N_693 )
    , 
    .F1(\icy40_fart.c_fart_transmitter.c_tx_rfifo.fifo_stage[1].ffsl.full_1__N_601 )
    );
  SLICE_63 SLICE_63( .DI1(\dout[2].sig_023.FeedThruLUT ), 
    .DI0(\dout[3].sig_022.FeedThruLUT ), .D1(\dout[2] ), .D0(\dout[3] ), 
    .CE(\icy40_fart.c_fart_transmitter.c_tx_rfifo.fifo_stage[1].ffsl.data_1__0__N_600 )
    , .CLK(clk), .Q0(\icy40_fart.c_fart_transmitter.c_tx_rfifo.data[1][3] ), 
    .Q1(\icy40_fart.c_fart_transmitter.c_tx_rfifo.data[1][2] ), 
    .F0(\dout[3].sig_022.FeedThruLUT ), .F1(\dout[2].sig_023.FeedThruLUT ));
  SLICE_65 SLICE_65( .DI1(\dout[0].sig_025.FeedThruLUT ), 
    .DI0(\dout[1].sig_024.FeedThruLUT ), .D1(\dout[0] ), .D0(\dout[1] ), 
    .CE(\icy40_fart.c_fart_transmitter.c_tx_rfifo.fifo_stage[1].ffsl.data_1__0__N_600 )
    , .CLK(clk), .Q0(\icy40_fart.c_fart_transmitter.c_tx_rfifo.data[1][1] ), 
    .Q1(\icy40_fart.c_fart_transmitter.c_tx_rfifo.data[1][0] ), 
    .F0(\dout[1].sig_024.FeedThruLUT ), .F1(\dout[0].sig_025.FeedThruLUT ));
  SLICE_68 SLICE_68( .DI1(\dout[6].sig_027.FeedThruLUT ), 
    .DI0(\dout[7].sig_026.FeedThruLUT ), .D1(\dout[6] ), .D0(\dout[7] ), 
    .CE(\icy40_fart.c_fart_transmitter.c_tx_rfifo.fifo_stage[1].ffsl.data_1__0__N_600 )
    , .CLK(clk), .Q0(\icy40_fart.c_fart_transmitter.c_tx_rfifo.data[1][7] ), 
    .Q1(\icy40_fart.c_fart_transmitter.c_tx_rfifo.data[1][6] ), 
    .F0(\dout[7].sig_026.FeedThruLUT ), .F1(\dout[6].sig_027.FeedThruLUT ));
  SLICE_70 SLICE_70( .DI1(\dout[4].sig_029.FeedThruLUT ), 
    .DI0(\dout[5].sig_028.FeedThruLUT ), .D1(\dout[4] ), .D0(\dout[5] ), 
    .CE(\icy40_fart.c_fart_transmitter.c_tx_rfifo.fifo_stage[1].ffsl.data_1__0__N_600 )
    , .CLK(clk), .Q0(\icy40_fart.c_fart_transmitter.c_tx_rfifo.data[1][5] ), 
    .Q1(\icy40_fart.c_fart_transmitter.c_tx_rfifo.data[1][4] ), 
    .F0(\dout[5].sig_028.FeedThruLUT ), .F1(\dout[4].sig_029.FeedThruLUT ));
  icy40_fart_c_fart_transmitter_c_tx_fsm_SLICE_73 
    \icy40_fart.c_fart_transmitter.c_tx_fsm.SLICE_73 ( 
    .DI1(\icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_reg_8__N_699[7] ), 
    .DI0(\icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_reg_8__N_699[8] ), 
    .D1(\icy40_fart.c_fart_transmitter.peprev_state_ff ), 
    .C1(\icy40_fart.c_fart_transmitter.pesynff2 ), 
    .B1(\icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_reg[8] ), 
    .A1(\icy40_fart.c_fart_transmitter.tx_data[6] ), 
    .D0(\icy40_fart.c_fart_transmitter.pesynff2 ), 
    .C0(\icy40_fart.c_fart_transmitter.peprev_state_ff ), 
    .B0(\icy40_fart.c_fart_transmitter.tx_data[7] ), 
    .CE(\icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_reg_1__N_714 ), 
    .LSR(reset), .CLK(clk), 
    .Q0(\icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_reg[8] ), 
    .Q1(\icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_reg[7] ), 
    .F0(\icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_reg_8__N_699[8] ), 
    .F1(\icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_reg_8__N_699[7] ));
  icy40_fart_c_fart_transmitter_c_tx_fsm_SLICE_76 
    \icy40_fart.c_fart_transmitter.c_tx_fsm.SLICE_76 ( 
    .DI1(\icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_reg_8__N_699[5] ), 
    .DI0(\icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_reg_8__N_699[6] ), 
    .D1(\icy40_fart.c_fart_transmitter.peprev_state_ff ), 
    .C1(\icy40_fart.c_fart_transmitter.pesynff2 ), 
    .B1(\icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_reg[6] ), 
    .A1(\icy40_fart.c_fart_transmitter.tx_data[4] ), 
    .D0(\icy40_fart.c_fart_transmitter.pesynff2 ), 
    .C0(\icy40_fart.c_fart_transmitter.peprev_state_ff ), 
    .B0(\icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_reg[7] ), 
    .A0(\icy40_fart.c_fart_transmitter.tx_data[5] ), 
    .CE(\icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_reg_1__N_714 ), 
    .LSR(reset), .CLK(clk), 
    .Q0(\icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_reg[6] ), 
    .Q1(\icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_reg[5] ), 
    .F0(\icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_reg_8__N_699[6] ), 
    .F1(\icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_reg_8__N_699[5] ));
  icy40_fart_c_fart_transmitter_c_tx_fsm_SLICE_78 
    \icy40_fart.c_fart_transmitter.c_tx_fsm.SLICE_78 ( 
    .DI1(\icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_reg_8__N_699[3] ), 
    .DI0(\icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_reg_8__N_699[4] ), 
    .D1(\icy40_fart.c_fart_transmitter.peprev_state_ff ), 
    .C1(\icy40_fart.c_fart_transmitter.pesynff2 ), 
    .B1(\icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_reg[4] ), 
    .A1(\icy40_fart.c_fart_transmitter.tx_data[2] ), 
    .D0(\icy40_fart.c_fart_transmitter.pesynff2 ), 
    .C0(\icy40_fart.c_fart_transmitter.peprev_state_ff ), 
    .B0(\icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_reg[5] ), 
    .A0(\icy40_fart.c_fart_transmitter.tx_data[3] ), 
    .CE(\icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_reg_1__N_714 ), 
    .LSR(reset), .CLK(clk), 
    .Q0(\icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_reg[4] ), 
    .Q1(\icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_reg[3] ), 
    .F0(\icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_reg_8__N_699[4] ), 
    .F1(\icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_reg_8__N_699[3] ));
  icy40_fart_c_fart_transmitter_c_tx_fsm_SLICE_80 
    \icy40_fart.c_fart_transmitter.c_tx_fsm.SLICE_80 ( 
    .DI1(\icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_reg_8__N_699[1] ), 
    .DI0(\icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_reg_8__N_699[2] ), 
    .D1(\icy40_fart.c_fart_transmitter.peprev_state_ff ), 
    .C1(\icy40_fart.c_fart_transmitter.pesynff2 ), 
    .B1(\icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_reg[2] ), 
    .A1(\icy40_fart.c_fart_transmitter.tx_data[0] ), 
    .D0(\icy40_fart.c_fart_transmitter.pesynff2 ), 
    .C0(\icy40_fart.c_fart_transmitter.peprev_state_ff ), 
    .B0(\icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_reg[3] ), 
    .A0(\icy40_fart.c_fart_transmitter.tx_data[1] ), 
    .CE(\icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_reg_1__N_714 ), 
    .LSR(reset), .CLK(clk), 
    .Q0(\icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_reg[2] ), 
    .Q1(\icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_reg[1] ), 
    .F0(\icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_reg_8__N_699[2] ), 
    .F1(\icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_reg_8__N_699[1] ));
  icy40_fart_c_fart_transmitter_c_tx_fsm_SLICE_82 
    \icy40_fart.c_fart_transmitter.c_tx_fsm.SLICE_82 ( 
    .DI1(\icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_ns[2] ), 
    .DI0(\icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_ns[3] ), 
    .D1(\tx_shift_cs[1] ), .C1(\tx_shift_cs[0] ), .B1(\tx_shift_cs[3] ), 
    .A1(\tx_shift_cs[2] ), .D0(\tx_shift_cs[2] ), .C0(\tx_shift_cs[1] ), 
    .B0(\tx_shift_cs[0] ), .A0(\tx_shift_cs[3] ), 
    .CE(\icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_cs_0__N_605 ), 
    .LSR(reset), .CLK(clk), .Q0(\tx_shift_cs[3] ), .Q1(\tx_shift_cs[2] ), 
    .F0(\icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_ns[3] ), 
    .F1(\icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_ns[2] ));
  icy40_fart_c_fart_transmitter_c_tx_fsm_SLICE_84 
    \icy40_fart.c_fart_transmitter.c_tx_fsm.SLICE_84 ( 
    .DI1(\icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_ns[0] ), 
    .DI0(\icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_ns[1] ), 
    .D1(\tx_shift_cs[1] ), .C1(\tx_shift_cs[0] ), .B1(\tx_shift_cs[3] ), 
    .A1(\tx_shift_cs[2] ), .D0(\tx_shift_cs[2] ), .C0(\tx_shift_cs[1] ), 
    .B0(\tx_shift_cs[0] ), .A0(\tx_shift_cs[3] ), 
    .CE(\icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_cs_0__N_605 ), 
    .LSR(reset), .CLK(clk), .Q0(\tx_shift_cs[1] ), .Q1(\tx_shift_cs[0] ), 
    .F0(\icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_ns[1] ), 
    .F1(\icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_ns[0] ));
  icy40_fart_c_fart_transmitter_c_tx_fsm_c_tx_baudtick_SLICE_85 
    \icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.SLICE_85 ( 
    .DI1(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter_7__N_619[1] )
    , 
    .DI0(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter_7__N_619[0] )
    , 
    .D1(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_tick_N_698 ), 
    .C1(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n37[1] ), 
    .C0(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_tick_N_698 ), 
    .B0(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n37[0] ), 
    .LSR(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter_0__N_634 )
    , .CLK(clk), 
    .Q0(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter[0] ), 
    .Q1(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter[1] ), 
    .F0(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter_7__N_619[0] )
    , 
    .F1(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter_7__N_619[1] )
    );
  icy40_fart_c_fart_transmitter_c_tx_fsm_c_tx_baudtick_SLICE_87 
    \icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.SLICE_87 ( 
    .DI1(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter_7__N_619[3] )
    , 
    .DI0(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter_7__N_619[2] )
    , 
    .D1(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_tick_N_698 ), 
    .C1(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n37[3] ), 
    .D0(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n37[2] ), 
    .C0(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_tick_N_698 ), 
    .LSR(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter_0__N_634 )
    , .CLK(clk), 
    .Q0(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter[2] ), 
    .Q1(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter[3] ), 
    .F0(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter_7__N_619[2] )
    , 
    .F1(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter_7__N_619[3] )
    );
  icy40_fart_c_fart_transmitter_c_tx_fsm_c_tx_baudtick_SLICE_89 
    \icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.SLICE_89 ( 
    .DI1(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter_7__N_619[5] )
    , 
    .DI0(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter_7__N_619[4] )
    , .D1(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n37[5] ), 
    .C1(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_tick_N_698 ), 
    .D0(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_tick_N_698 ), 
    .C0(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n37[4] ), 
    .LSR(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter_0__N_634 )
    , .CLK(clk), 
    .Q0(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter[4] ), 
    .Q1(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter[5] ), 
    .F0(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter_7__N_619[4] )
    , 
    .F1(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter_7__N_619[5] )
    );
  icy40_fart_c_fart_transmitter_c_tx_fsm_c_tx_baudtick_SLICE_91 
    \icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.SLICE_91 ( 
    .DI1(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter_7__N_619[7] )
    , 
    .DI0(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter_7__N_619[6] )
    , .D1(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n37[7] ), 
    .C1(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_tick_N_698 ), 
    .D0(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n37[6] ), 
    .B0(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_tick_N_698 ), 
    .LSR(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter_0__N_634 )
    , .CLK(clk), 
    .Q0(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter[6] ), 
    .Q1(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter[7] ), 
    .F0(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter_7__N_619[6] )
    , 
    .F1(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter_7__N_619[7] )
    );
  icy40_fart_c_fart_receiver_nesynff2_SLICE_96 
    \icy40_fart.c_fart_receiver.nesynff2.SLICE_96 ( 
    .DI0(\icy40_fart.c_fart_receiver.nesynff2.sig_031.FeedThruLUT ), 
    .D0(\icy40_fart.c_fart_receiver.nesynff2 ), .CLK(clk), 
    .Q0(\icy40_fart.c_fart_receiver.neprev_state_ff ), 
    .F0(\icy40_fart.c_fart_receiver.nesynff2.sig_031.FeedThruLUT ));
  icy40_fart_c_fart_receiver_rx_sr_trans_SLICE_97 
    \icy40_fart.c_fart_receiver.rx_sr_trans.SLICE_97 ( 
    .DI1(\icy40_fart.c_fart_receiver.pesynff1.sig_033.FeedThruLUT ), 
    .DI0(\icy40_fart.c_fart_receiver.rx_sr_trans.sig_032.FeedThruLUT ), 
    .D1(\icy40_fart.c_fart_receiver.pesynff1 ), 
    .D0(\icy40_fart.c_fart_receiver.rx_sr_trans ), .CLK(clk), 
    .Q0(\icy40_fart.c_fart_receiver.pesynff1 ), 
    .Q1(\icy40_fart.c_fart_receiver.pesynff2 ), 
    .F0(\icy40_fart.c_fart_receiver.rx_sr_trans.sig_032.FeedThruLUT ), 
    .F1(\icy40_fart.c_fart_receiver.pesynff1.sig_033.FeedThruLUT ));
  SLICE_100 SLICE_100( 
    .DI1(\icy40_fart.c_fart_receiver.nesynff1.sig_060.FeedThruLUT ), 
    .DI0(\FTDI_TXD_c.sig_035.FeedThruLUT ), 
    .D1(\icy40_fart.c_fart_receiver.nesynff1 ), .D0(FTDI_TXD_c), .CLK(clk), 
    .Q0(\icy40_fart.c_fart_receiver.nesynff1 ), 
    .Q1(\icy40_fart.c_fart_receiver.nesynff2 ), 
    .F0(\FTDI_TXD_c.sig_035.FeedThruLUT ), 
    .F1(\icy40_fart.c_fart_receiver.nesynff1.sig_060.FeedThruLUT ));
  icy40_fart_c_fart_receiver_c_rx_rfifo_SLICE_101 
    \icy40_fart.c_fart_receiver.c_rx_rfifo.SLICE_101 ( 
    .DI1(\icy40_fart.c_fart_receiver.c_rx_rfifo.data[1][7].sig_043.FeedThruLUT ), 
    .DI0(\icy40_fart.c_fart_receiver.c_rx_rfifo.data[1][6].sig_036.FeedThruLUT ), 
    .C1(\icy40_fart.c_fart_receiver.c_rx_rfifo.data[1][7] ), 
    .D0(\icy40_fart.c_fart_receiver.c_rx_rfifo.data[1][6] ), 
    .CE(\icy40_fart.c_fart_receiver.c_rx_rfifo.fifo_stage[2].ffsl.s_dout_rx_0__N_366 )
    , .CLK(clk), .Q0(\icy40_fart.s_dout_rx[6] ), 
    .Q1(\icy40_fart.s_dout_rx[7] ), 
    .F0(\icy40_fart.c_fart_receiver.c_rx_rfifo.data[1][6].sig_036.FeedThruLUT ), 
    .F1(\icy40_fart.c_fart_receiver.c_rx_rfifo.data[1][7].sig_043.FeedThruLUT ));
  icy40_fart_c_fart_receiver_c_rx_rfifo_SLICE_102 
    \icy40_fart.c_fart_receiver.c_rx_rfifo.SLICE_102 ( 
    .DI1(\icy40_fart.c_fart_receiver.c_rx_rfifo.data[1][4].sig_038.FeedThruLUT ), 
    .DI0(\icy40_fart.c_fart_receiver.c_rx_rfifo.data[1][5].sig_037.FeedThruLUT ), 
    .D1(\icy40_fart.c_fart_receiver.c_rx_rfifo.data[1][4] ), 
    .D0(\icy40_fart.c_fart_receiver.c_rx_rfifo.data[1][5] ), 
    .CE(\icy40_fart.c_fart_receiver.c_rx_rfifo.fifo_stage[2].ffsl.s_dout_rx_0__N_366 )
    , .CLK(clk), .Q0(\icy40_fart.s_dout_rx[5] ), 
    .Q1(\icy40_fart.s_dout_rx[4] ), 
    .F0(\icy40_fart.c_fart_receiver.c_rx_rfifo.data[1][5].sig_037.FeedThruLUT ), 
    .F1(\icy40_fart.c_fart_receiver.c_rx_rfifo.data[1][4].sig_038.FeedThruLUT ));
  icy40_fart_c_fart_receiver_c_rx_rfifo_SLICE_104 
    \icy40_fart.c_fart_receiver.c_rx_rfifo.SLICE_104 ( 
    .DI1(\icy40_fart.c_fart_receiver.c_rx_rfifo.data[1][2].sig_040.FeedThruLUT ), 
    .DI0(\icy40_fart.c_fart_receiver.c_rx_rfifo.data[1][3].sig_039.FeedThruLUT ), 
    .D1(\icy40_fart.c_fart_receiver.c_rx_rfifo.data[1][2] ), 
    .D0(\icy40_fart.c_fart_receiver.c_rx_rfifo.data[1][3] ), 
    .CE(\icy40_fart.c_fart_receiver.c_rx_rfifo.fifo_stage[2].ffsl.s_dout_rx_0__N_366 )
    , .CLK(clk), .Q0(\icy40_fart.s_dout_rx[3] ), 
    .Q1(\icy40_fart.s_dout_rx[2] ), 
    .F0(\icy40_fart.c_fart_receiver.c_rx_rfifo.data[1][3].sig_039.FeedThruLUT ), 
    .F1(\icy40_fart.c_fart_receiver.c_rx_rfifo.data[1][2].sig_040.FeedThruLUT ));
  icy40_fart_c_fart_receiver_c_rx_rfifo_SLICE_106 
    \icy40_fart.c_fart_receiver.c_rx_rfifo.SLICE_106 ( 
    .DI1(\icy40_fart.c_fart_receiver.c_rx_rfifo.data[1][0].sig_042.FeedThruLUT ), 
    .DI0(\icy40_fart.c_fart_receiver.c_rx_rfifo.data[1][1].sig_041.FeedThruLUT ), 
    .C1(\icy40_fart.c_fart_receiver.c_rx_rfifo.data[1][0] ), 
    .D0(\icy40_fart.c_fart_receiver.c_rx_rfifo.data[1][1] ), 
    .CE(\icy40_fart.c_fart_receiver.c_rx_rfifo.fifo_stage[2].ffsl.s_dout_rx_0__N_366 )
    , .CLK(clk), .Q0(\icy40_fart.s_dout_rx[1] ), 
    .Q1(\icy40_fart.s_dout_rx[0] ), 
    .F0(\icy40_fart.c_fart_receiver.c_rx_rfifo.data[1][1].sig_041.FeedThruLUT ), 
    .F1(\icy40_fart.c_fart_receiver.c_rx_rfifo.data[1][0].sig_042.FeedThruLUT ));
  icy40_fart_c_fart_receiver_c_rx_rfifo_fifo_stage_2__ffsl_SLICE_108 
    \icy40_fart.c_fart_receiver.c_rx_rfifo.fifo_stage[2].ffsl.SLICE_108 ( 
    .DI1(\icy40_fart.c_fart_receiver.c_rx_rfifo.fifo_stage[1].ffsl.full_1__N_618 )
    , 
    .DI0(\icy40_fart.c_fart_receiver.c_rx_rfifo.fifo_stage[2].ffsl.s_rx_avail_N_683 )
    , .D1(\icy40_fart.c_fart_receiver.peprev_state_ff ), 
    .C1(\icy40_fart.c_fart_receiver.pesynff2 ), 
    .B1(\icy40_fart.c_fart_receiver.c_rx_rfifo.full[1] ), 
    .A1(\icy40_fart.s_rx_avail ), .D0(br_rd_N_665), .C0(\icy40_fart.n5213 ), 
    .B0(\icy40_fart.s_rx_avail ), 
    .A0(\icy40_fart.c_fart_receiver.c_rx_rfifo.full[1] ), .LSR(reset), 
    .CLK(clk), .Q0(\icy40_fart.s_rx_avail ), 
    .Q1(\icy40_fart.c_fart_receiver.c_rx_rfifo.full[1] ), 
    .F0(\icy40_fart.c_fart_receiver.c_rx_rfifo.fifo_stage[2].ffsl.s_rx_avail_N_683 )
    , 
    .F1(\icy40_fart.c_fart_receiver.c_rx_rfifo.fifo_stage[1].ffsl.full_1__N_618 ));
  icy40_fart_c_fart_receiver_SLICE_110 \icy40_fart.c_fart_receiver.SLICE_110 
    ( .DI1(\icy40_fart.c_fart_receiver.rx_data[1].sig_050.FeedThruLUT ), 
    .DI0(\icy40_fart.c_fart_receiver.rx_data[0].sig_044.FeedThruLUT ), 
    .D1(\icy40_fart.c_fart_receiver.rx_data[1] ), 
    .D0(\icy40_fart.c_fart_receiver.rx_data[0] ), 
    .CE(\icy40_fart.c_fart_receiver.c_rx_rfifo.fifo_stage[1].ffsl.data_1__0__N_617 )
    , .CLK(clk), .Q0(\icy40_fart.c_fart_receiver.c_rx_rfifo.data[1][0] ), 
    .Q1(\icy40_fart.c_fart_receiver.c_rx_rfifo.data[1][1] ), 
    .F0(\icy40_fart.c_fart_receiver.rx_data[0].sig_044.FeedThruLUT ), 
    .F1(\icy40_fart.c_fart_receiver.rx_data[1].sig_050.FeedThruLUT ));
  icy40_fart_c_fart_receiver_SLICE_112 \icy40_fart.c_fart_receiver.SLICE_112 
    ( .DI1(\icy40_fart.c_fart_receiver.rx_data[7].sig_051.FeedThruLUT ), 
    .DI0(\icy40_fart.c_fart_receiver.rx_data[6].sig_045.FeedThruLUT ), 
    .D1(\icy40_fart.c_fart_receiver.rx_data[7] ), 
    .D0(\icy40_fart.c_fart_receiver.rx_data[6] ), 
    .CE(\icy40_fart.c_fart_receiver.c_rx_rfifo.fifo_stage[1].ffsl.data_1__0__N_617 )
    , .CLK(clk), .Q0(\icy40_fart.c_fart_receiver.c_rx_rfifo.data[1][6] ), 
    .Q1(\icy40_fart.c_fart_receiver.c_rx_rfifo.data[1][7] ), 
    .F0(\icy40_fart.c_fart_receiver.rx_data[6].sig_045.FeedThruLUT ), 
    .F1(\icy40_fart.c_fart_receiver.rx_data[7].sig_051.FeedThruLUT ));
  icy40_fart_c_fart_receiver_SLICE_113 \icy40_fart.c_fart_receiver.SLICE_113 
    ( .DI1(\icy40_fart.c_fart_receiver.rx_data[4].sig_047.FeedThruLUT ), 
    .DI0(\icy40_fart.c_fart_receiver.rx_data[5].sig_046.FeedThruLUT ), 
    .D1(\icy40_fart.c_fart_receiver.rx_data[4] ), 
    .D0(\icy40_fart.c_fart_receiver.rx_data[5] ), 
    .CE(\icy40_fart.c_fart_receiver.c_rx_rfifo.fifo_stage[1].ffsl.data_1__0__N_617 )
    , .CLK(clk), .Q0(\icy40_fart.c_fart_receiver.c_rx_rfifo.data[1][5] ), 
    .Q1(\icy40_fart.c_fart_receiver.c_rx_rfifo.data[1][4] ), 
    .F0(\icy40_fart.c_fart_receiver.rx_data[5].sig_046.FeedThruLUT ), 
    .F1(\icy40_fart.c_fart_receiver.rx_data[4].sig_047.FeedThruLUT ));
  icy40_fart_c_fart_receiver_SLICE_115 \icy40_fart.c_fart_receiver.SLICE_115 
    ( .DI1(\icy40_fart.c_fart_receiver.rx_data[2].sig_049.FeedThruLUT ), 
    .DI0(\icy40_fart.c_fart_receiver.rx_data[3].sig_048.FeedThruLUT ), 
    .D1(\icy40_fart.c_fart_receiver.rx_data[2] ), 
    .D0(\icy40_fart.c_fart_receiver.rx_data[3] ), 
    .CE(\icy40_fart.c_fart_receiver.c_rx_rfifo.fifo_stage[1].ffsl.data_1__0__N_617 )
    , .CLK(clk), .Q0(\icy40_fart.c_fart_receiver.c_rx_rfifo.data[1][3] ), 
    .Q1(\icy40_fart.c_fart_receiver.c_rx_rfifo.data[1][2] ), 
    .F0(\icy40_fart.c_fart_receiver.rx_data[3].sig_048.FeedThruLUT ), 
    .F1(\icy40_fart.c_fart_receiver.rx_data[2].sig_049.FeedThruLUT ));
  icy40_fart_c_fart_receiver_SLICE_119 \icy40_fart.c_fart_receiver.SLICE_119 
    ( .DI1(\FTDI_TXD_c.sig_059.FeedThruLUT ), 
    .DI0(\icy40_fart.c_fart_receiver.rx_data[7].sig_052.FeedThruLUT ), 
    .C1(FTDI_TXD_c), .D0(\icy40_fart.c_fart_receiver.rx_data[7] ), 
    .CE(\icy40_fart.c_fart_receiver.c_rx_fsm.rx_data_0__N_592 ), .CLK(clk), 
    .Q0(\icy40_fart.c_fart_receiver.rx_data[6] ), 
    .Q1(\icy40_fart.c_fart_receiver.rx_data[7] ), 
    .F0(\icy40_fart.c_fart_receiver.rx_data[7].sig_052.FeedThruLUT ), 
    .F1(\FTDI_TXD_c.sig_059.FeedThruLUT ));
  icy40_fart_c_fart_receiver_SLICE_120 \icy40_fart.c_fart_receiver.SLICE_120 
    ( .DI1(\icy40_fart.c_fart_receiver.rx_data[5].sig_054.FeedThruLUT ), 
    .DI0(\icy40_fart.c_fart_receiver.rx_data[6].sig_053.FeedThruLUT ), 
    .D1(\icy40_fart.c_fart_receiver.rx_data[5] ), 
    .D0(\icy40_fart.c_fart_receiver.rx_data[6] ), 
    .CE(\icy40_fart.c_fart_receiver.c_rx_fsm.rx_data_0__N_592 ), .CLK(clk), 
    .Q0(\icy40_fart.c_fart_receiver.rx_data[5] ), 
    .Q1(\icy40_fart.c_fart_receiver.rx_data[4] ), 
    .F0(\icy40_fart.c_fart_receiver.rx_data[6].sig_053.FeedThruLUT ), 
    .F1(\icy40_fart.c_fart_receiver.rx_data[5].sig_054.FeedThruLUT ));
  icy40_fart_c_fart_receiver_SLICE_122 \icy40_fart.c_fart_receiver.SLICE_122 
    ( .DI1(\icy40_fart.c_fart_receiver.rx_data[3].sig_056.FeedThruLUT ), 
    .DI0(\icy40_fart.c_fart_receiver.rx_data[4].sig_055.FeedThruLUT ), 
    .D1(\icy40_fart.c_fart_receiver.rx_data[3] ), 
    .D0(\icy40_fart.c_fart_receiver.rx_data[4] ), 
    .CE(\icy40_fart.c_fart_receiver.c_rx_fsm.rx_data_0__N_592 ), .CLK(clk), 
    .Q0(\icy40_fart.c_fart_receiver.rx_data[3] ), 
    .Q1(\icy40_fart.c_fart_receiver.rx_data[2] ), 
    .F0(\icy40_fart.c_fart_receiver.rx_data[4].sig_055.FeedThruLUT ), 
    .F1(\icy40_fart.c_fart_receiver.rx_data[3].sig_056.FeedThruLUT ));
  icy40_fart_c_fart_receiver_SLICE_124 \icy40_fart.c_fart_receiver.SLICE_124 
    ( .DI1(\icy40_fart.c_fart_receiver.rx_data[1].sig_058.FeedThruLUT ), 
    .DI0(\icy40_fart.c_fart_receiver.rx_data[2].sig_057.FeedThruLUT ), 
    .D1(\icy40_fart.c_fart_receiver.rx_data[1] ), 
    .D0(\icy40_fart.c_fart_receiver.rx_data[2] ), 
    .CE(\icy40_fart.c_fart_receiver.c_rx_fsm.rx_data_0__N_592 ), .CLK(clk), 
    .Q0(\icy40_fart.c_fart_receiver.rx_data[1] ), 
    .Q1(\icy40_fart.c_fart_receiver.rx_data[0] ), 
    .F0(\icy40_fart.c_fart_receiver.rx_data[2].sig_057.FeedThruLUT ), 
    .F1(\icy40_fart.c_fart_receiver.rx_data[1].sig_058.FeedThruLUT ));
  icy40_fart_c_fart_receiver_c_rx_fsm_SLICE_125 
    \icy40_fart.c_fart_receiver.c_rx_fsm.SLICE_125 ( 
    .DI1(\icy40_fart.c_fart_receiver.c_rx_fsm.rx_shift_ns[1] ), 
    .DI0(\icy40_fart.c_fart_receiver.c_rx_fsm.rx_shift_ns[0] ), 
    .D1(\icy40_fart.c_fart_receiver.c_rx_fsm.rx_shift_cs[1] ), 
    .C1(\icy40_fart.c_fart_receiver.c_rx_fsm.rx_shift_cs[0] ), 
    .B1(\icy40_fart.c_fart_receiver.c_rx_fsm.rx_shift_cs[3] ), 
    .A1(\icy40_fart.c_fart_receiver.c_rx_fsm.rx_shift_cs[2] ), 
    .D0(\icy40_fart.c_fart_receiver.c_rx_fsm.rx_shift_cs[0] ), 
    .C0(\icy40_fart.c_fart_receiver.c_rx_fsm.rx_shift_cs[1] ), 
    .B0(\icy40_fart.c_fart_receiver.c_rx_fsm.rx_shift_cs[2] ), 
    .A0(\icy40_fart.c_fart_receiver.c_rx_fsm.rx_shift_cs[3] ), 
    .CE(\icy40_fart.c_fart_receiver.rx_shift_cs_0__N_609 ), .LSR(reset), 
    .CLK(clk), .Q0(\icy40_fart.c_fart_receiver.c_rx_fsm.rx_shift_cs[0] ), 
    .Q1(\icy40_fart.c_fart_receiver.c_rx_fsm.rx_shift_cs[1] ), 
    .F0(\icy40_fart.c_fart_receiver.c_rx_fsm.rx_shift_ns[0] ), 
    .F1(\icy40_fart.c_fart_receiver.c_rx_fsm.rx_shift_ns[1] ));
  icy40_fart_c_fart_receiver_c_rx_fsm_SLICE_126 
    \icy40_fart.c_fart_receiver.c_rx_fsm.SLICE_126 ( 
    .DI1(\icy40_fart.c_fart_receiver.c_rx_fsm.rx_shift_ns[2] ), 
    .DI0(\icy40_fart.c_fart_receiver.c_rx_fsm.rx_shift_ns[3] ), 
    .D1(\icy40_fart.c_fart_receiver.c_rx_fsm.rx_shift_cs[1] ), 
    .C1(\icy40_fart.c_fart_receiver.c_rx_fsm.rx_shift_cs[0] ), 
    .B1(\icy40_fart.c_fart_receiver.c_rx_fsm.rx_shift_cs[3] ), 
    .A1(\icy40_fart.c_fart_receiver.c_rx_fsm.rx_shift_cs[2] ), 
    .D0(\icy40_fart.c_fart_receiver.c_rx_fsm.rx_shift_cs[0] ), 
    .C0(\icy40_fart.c_fart_receiver.c_rx_fsm.rx_shift_cs[1] ), 
    .B0(\icy40_fart.c_fart_receiver.c_rx_fsm.rx_shift_cs[2] ), 
    .A0(\icy40_fart.c_fart_receiver.c_rx_fsm.rx_shift_cs[3] ), 
    .CE(\icy40_fart.c_fart_receiver.rx_shift_cs_0__N_609 ), .LSR(reset), 
    .CLK(clk), .Q0(\icy40_fart.c_fart_receiver.c_rx_fsm.rx_shift_cs[3] ), 
    .Q1(\icy40_fart.c_fart_receiver.c_rx_fsm.rx_shift_cs[2] ), 
    .F0(\icy40_fart.c_fart_receiver.c_rx_fsm.rx_shift_ns[3] ), 
    .F1(\icy40_fart.c_fart_receiver.c_rx_fsm.rx_shift_ns[2] ));
  icy40_fart_c_fart_receiver_c_rx_fsm_c_rx_baudtick_SLICE_132 
    \icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.SLICE_132 ( 
    .DI1(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter_7__N_635[1] )
    , 
    .DI0(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter_7__N_635[0] )
    , .D1(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n4840 ), 
    .C1(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n37[1] ), 
    .C0(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n4840 ), 
    .B0(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n37[0] ), 
    .LSR(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter_0__N_650 )
    , .CLK(clk), 
    .Q0(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter[0] ), 
    .Q1(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter[1] ), 
    .F0(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter_7__N_635[0] )
    , 
    .F1(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter_7__N_635[1] )
    );
  icy40_fart_c_fart_receiver_c_rx_fsm_c_rx_baudtick_SLICE_134 
    \icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.SLICE_134 ( 
    .DI1(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter_7__N_635[3] )
    , 
    .DI0(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter_7__N_635[2] )
    , .D1(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n4840 ), 
    .C1(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n37[3] ), 
    .D0(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n37[2] ), 
    .C0(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n4840 ), 
    .LSR(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter_0__N_650 )
    , .CLK(clk), 
    .Q0(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter[2] ), 
    .Q1(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter[3] ), 
    .F0(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter_7__N_635[2] )
    , 
    .F1(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter_7__N_635[3] )
    );
  icy40_fart_c_fart_receiver_c_rx_fsm_c_rx_baudtick_SLICE_136 
    \icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.SLICE_136 ( 
    .DI1(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter_7__N_635[5] )
    , 
    .DI0(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter_7__N_635[4] )
    , .D1(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n4840 ), 
    .C1(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n37[5] ), 
    .D0(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n37[4] ), 
    .C0(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n4840 ), 
    .LSR(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter_0__N_650 )
    , .CLK(clk), 
    .Q0(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter[4] ), 
    .Q1(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter[5] ), 
    .F0(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter_7__N_635[4] )
    , 
    .F1(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter_7__N_635[5] )
    );
  icy40_fart_c_fart_receiver_c_rx_fsm_c_rx_baudtick_SLICE_138 
    \icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.SLICE_138 ( 
    .DI1(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter_7__N_635[7] )
    , 
    .DI0(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter_7__N_635[6] )
    , .D1(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n37[7] ), 
    .B1(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n4840 ), 
    .D0(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n37[6] ), 
    .C0(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n4840 ), 
    .LSR(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter_0__N_650 )
    , .CLK(clk), 
    .Q0(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter[6] ), 
    .Q1(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter[7] ), 
    .F0(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter_7__N_635[6] )
    , 
    .F1(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter_7__N_635[7] )
    );
  up_SLICE_144 \up.SLICE_144 ( .DI1(\up.dout_1__N_57 ), 
    .DI0(\up.dout_0__N_59 ), .D1(\up.alu_result[1] ), .C1(\up.flags[1] ), 
    .B1(\up.n11466 ), .A1(\up.ai[1] ), .D0(\up.alu_result[0] ), 
    .C0(\up.flags[0] ), .B0(\up.ai[1] ), .A0(\up.n11460 ), 
    .CE(\up.dout_0__N_60 ), .CLK(clk), .Q0(\dout[0] ), .Q1(\dout[1] ), 
    .F0(\up.dout_0__N_59 ), .F1(\up.dout_1__N_57 ));
  SLICE_146 SLICE_146( .DI1(opcc_0__N_280), .DI0(opcc_1__N_279), .D1(n1265), 
    .C1(\extmem[0] ), .B1(\opcc[0] ), .D0(\extmem[1] ), .C0(n1265), 
    .B0(\opcc[1] ), .CLK(clk), .Q0(\opcc[1] ), .Q1(\opcc[0] ), 
    .F0(opcc_1__N_279), .F1(opcc_0__N_280));
  SLICE_147 SLICE_147( .DI1(opcc_3__N_277), .DI0(opcc_2__N_278), 
    .D1(extmem_3__N_254), .C1(n1265), .B1(\opcc[3] ), .D0(n1265), 
    .C0(\opcc[2] ), .B0(\extmem[2] ), .CLK(clk), .Q0(\opcc[2] ), 
    .Q1(\opcc[3] ), .F0(opcc_2__N_278), .F1(opcc_3__N_277));
  SLICE_149 SLICE_149( .DI1(opcc_5__N_275), .DI0(opcc_4__N_276), .D1(n1265), 
    .C1(\extmem[5] ), .B1(\opcc[5] ), .D0(\extmem[4] ), .C0(n1265), 
    .B0(\opcc[4] ), .CLK(clk), .Q0(\opcc[4] ), .Q1(\opcc[5] ), 
    .F0(opcc_4__N_276), .F1(opcc_5__N_275));
  SLICE_151 SLICE_151( .DI1(opcc_7__N_273), .DI0(opcc_6__N_274), 
    .D1(\extmem[7] ), .C1(n1265), .B1(\opcc[7] ), .D0(n1265), .C0(\extmem[6] ), 
    .B0(\opcc[6] ), .CLK(clk), .Q0(\opcc[6] ), .Q1(\opcc[7] ), 
    .F0(opcc_6__N_274), .F1(opcc_7__N_273));
  SLICE_153 SLICE_153( .DI1(opcc_13__N_267), .DI0(opcc_8__N_272), 
    .D1(\din[13] ), .C1(imx), .B1(n9885), .A1(n1265), .D0(n1265), .C0(n9872), 
    .B0(imx), .A0(\din[8] ), .CLK(clk), .Q0(\up.opcc[8] ), .Q1(\up.opcc[13] ), 
    .F0(opcc_8__N_272), .F1(opcc_13__N_267));
  SLICE_154 SLICE_154( .DI1(opcc_10__N_270), .DI0(opcc_9__N_271), 
    .D1(\extmem[10] ), .C1(\opcc[10] ), .B1(n1265), .D0(\din[9] ), .C0(imx), 
    .B0(\opcc[9] ), .A0(n1265), .CLK(clk), .Q0(\opcc[9] ), .Q1(\opcc[10] ), 
    .F0(opcc_9__N_271), .F1(opcc_10__N_270));
  SLICE_156 SLICE_156( .DI1(opcc_12__N_268), .DI0(opcc_11__N_269), 
    .D1(\extmem[12] ), .C1(\opcc[12] ), .B1(n1265), .D0(\extmem[11] ), 
    .C0(\opcc[11] ), .A0(n1265), .CLK(clk), .Q0(\opcc[11] ), .Q1(\opcc[12] ), 
    .F0(opcc_11__N_269), .F1(opcc_12__N_268));
  up_SLICE_161 \up.SLICE_161 ( .DI1(\up.dout_3__N_53 ), 
    .DI0(\up.dout_2__N_55 ), .D1(\up.alu_result[3] ), .C1(\up.n11484 ), 
    .B1(\up.flags[3] ), .A1(\up.ai[1] ), .D0(\up.flags[2] ), .C0(\up.n11472 ), 
    .B0(\up.ai[1] ), .A0(\up.alu_result[2] ), .CE(\up.dout_0__N_60 ), 
    .CLK(clk), .Q0(\dout[2] ), .Q1(\dout[3] ), .F0(\up.dout_2__N_55 ), 
    .F1(\up.dout_3__N_53 ));
  up_SLICE_163 \up.SLICE_163 ( .DI1(\up.dout_7__N_45[5] ), 
    .DI0(\up.dout_4__N_51 ), .D1(\up.alu_result[5] ), .C1(\up.ai_0__N_71 ), 
    .B1(\up.n2_adj_780 ), .A1(\up.ai[1] ), .D0(\up.alu_result[4] ), 
    .C0(\up.n11496 ), .B0(\up.ai[1] ), .A0(\up.flags[4] ), 
    .CE(\up.dout_0__N_60 ), .CLK(clk), .Q0(\dout[4] ), .Q1(\dout[5] ), 
    .F0(\up.dout_4__N_51 ), .F1(\up.dout_7__N_45[5] ));
  up_SLICE_165 \up.SLICE_165 ( .DI1(\up.dout_7__N_45[7] ), 
    .DI0(\up.dout_7__N_45[6] ), .D1(\up.alu_result[7] ), .C1(\up.ai_0__N_71 ), 
    .B1(\up.ai[1] ), .A1(\up.n2 ), .D0(\up.alu_result[6] ), 
    .C0(\up.n2_adj_779 ), .B0(\up.ai_0__N_71 ), .A0(\up.ai[1] ), 
    .CE(\up.dout_0__N_60 ), .CLK(clk), .Q0(\dout[6] ), .Q1(\dout[7] ), 
    .F0(\up.dout_7__N_45[6] ), .F1(\up.dout_7__N_45[7] ));
  up_SLICE_167 \up.SLICE_167 ( .DI1(\up.dout_9__N_41 ), 
    .DI0(\up.dout_8__N_43 ), .D1(\up.alu_result[9] ), .C1(\up.sp[1] ), 
    .B1(\up.n11556 ), .A1(\up.ai[1] ), .D0(\up.alu_result[8] ), 
    .C0(\up.sp[0] ), .B0(\up.n11502 ), .A0(\up.ai[1] ), .CE(\up.dout_0__N_60 ), 
    .CLK(clk), .Q0(\dout[8] ), .Q1(\dout[9] ), .F0(\up.dout_8__N_43 ), 
    .F1(\up.dout_9__N_41 ));
  up_SLICE_169 \up.SLICE_169 ( .DI1(\up.dout_11__N_37 ), 
    .DI0(\up.dout_10__N_39 ), .D1(\up.alu_result[11] ), .C1(\up.sp[3] ), 
    .B1(\up.ai[1] ), .A1(\up.n11358 ), .D0(\up.alu_result[10] ), 
    .C0(\up.sp[2] ), .B0(\up.n11568 ), .A0(\up.ai[1] ), .CE(\up.dout_0__N_60 ), 
    .CLK(clk), .Q0(\dout[10] ), .Q1(\dout[11] ), .F0(\up.dout_10__N_39 ), 
    .F1(\up.dout_11__N_37 ));
  up_SLICE_171 \up.SLICE_171 ( .DI1(\up.dout_13__N_33 ), 
    .DI0(\up.dout_12__N_35 ), .D1(\up.alu_result[13] ), .C1(\up.sp[5] ), 
    .B1(\up.n11508 ), .A1(\up.ai[1] ), .D0(\up.ai[1] ), .C0(\up.sp[4] ), 
    .B0(\up.n11364 ), .A0(\up.alu_result[12] ), .CE(\up.dout_0__N_60 ), 
    .CLK(clk), .Q0(\dout[12] ), .Q1(\dout[13] ), .F0(\up.dout_12__N_35 ), 
    .F1(\up.dout_13__N_33 ));
  up_SLICE_173 \up.SLICE_173 ( .DI1(\up.dout_15__N_29 ), 
    .DI0(\up.dout_14__N_31 ), .D1(\up.sp[7] ), .C1(\up.alu_result[15] ), 
    .B1(\up.ai[1] ), .A1(\up.n11346 ), .D0(\up.alu_result[14] ), 
    .C0(\up.sp[6] ), .B0(\up.n11340 ), .A0(\up.ai[1] ), .CE(\up.dout_0__N_60 ), 
    .CLK(clk), .Q0(\dout[14] ), .Q1(\dout[15] ), .F0(\up.dout_14__N_31 ), 
    .F1(\up.dout_15__N_29 ));
  up_SLICE_175 \up.SLICE_175 ( .DI0(\up.flags_4__N_88 ), .D0(\up.n974 ), 
    .C0(\dout[4] ), .B0(\up.n10 ), .A0(\up.n8066 ), 
    .CE(\up.status.flags_4__N_89 ), .LSR(reset), .CLK(clk), .Q0(\up.flags[4] ), 
    .F0(\up.flags_4__N_88 ));
  up_SLICE_176 \up.SLICE_176 ( .DI0(\up.status_in[3] ), 
    .D0(\up.status_in_3__N_62 ), .C0(\up.alu_result[15] ), .B0(\dout[3] ), 
    .A0(\up.se_N_666 ), .CE(\up.se ), .LSR(reset), .CLK(clk), 
    .Q0(\up.flags[3] ), .F0(\up.status_in[3] ));
  up_SLICE_177 \up.SLICE_177 ( .DI1(\up.status_in[1] ), 
    .DI0(\up.status_in[2] ), .D1(\up.opc15_8[3] ), .C1(\up.status_in_1__N_65 ), 
    .B1(\dout[1] ), .A1(\up.se_N_666 ), .D0(\dout[2] ), 
    .C0(\up.alu_result[15] ), .A0(\up.se_N_666 ), .CE(\up.se ), .LSR(reset), 
    .CLK(clk), .Q0(\up.flags[2] ), .Q1(\up.flags[1] ), .F0(\up.status_in[2] ), 
    .F1(\up.status_in[1] ));
  up_sc_SLICE_180 \up.sc.SLICE_180 ( .DI1(\up.sc.state_1_N_678 ), 
    .DI0(\up.sc.state_2_N_679 ), .D1(\up.branch ), .C1(\up.opc15_8[6] ), 
    .B1(\up.opc15_8[7] ), .A1(state_0), .D0(\up.opc15_8[6] ), 
    .C0(\up.opc15_8[7] ), .B0(\up.state_1 ), .LSR(reset), .CLK(clk), 
    .Q0(\up.state_2 ), .Q1(\up.state_1 ), .F0(\up.sc.state_2_N_679 ), 
    .F1(\up.sc.state_1_N_678 ));
  SLICE_183 SLICE_183( .DI1(intinh_1_N_691), .DI0(\reset$n2 ), .D1(n8), 
    .C1(n7_adj_813), .B1(state_r), .A1(n9221), .D0(\res[3]_keep ), .CLK(clk), 
    .Q0(state_r), .Q1(\up.intctl.intinh_1 ), .F0(\reset$n2 ), 
    .F1(intinh_1_N_691));
  SLICE_187 SLICE_187( .DI1(ivselff_3__N_569), .DI0(ivselff_2__N_570), 
    .D1(\ivsel[3] ), .C1(itaken), .B1(\ivselff[3] ), .D0(itaken), 
    .C0(itaken_N_690), .B0(irip), .A0(\ivselff[2] ), .CLK(clk), 
    .Q0(\ivselff[2] ), .Q1(\ivselff[3] ), .F0(ivselff_2__N_570), 
    .F1(ivselff_3__N_569));
  SLICE_189 SLICE_189( .DI1(\dout[2].sig_064.FeedThruLUT ), 
    .DI0(\dout[3].sig_063.FeedThruLUT ), .D1(\dout[2] ), .D0(\dout[3] ), 
    .CE(\up.imask_0__N_576 ), .LSR(state_r), .CLK(clk), 
    .Q0(\up.intctl.imask[3] ), .Q1(\up.intctl.imask[2] ), 
    .F0(\dout[3].sig_063.FeedThruLUT ), .F1(\dout[2].sig_064.FeedThruLUT ));
  SLICE_191 SLICE_191( .DI1(\dout[0].sig_074.FeedThruLUT ), 
    .DI0(\dout[1].sig_065.FeedThruLUT ), .D1(\dout[0] ), .D0(\dout[1] ), 
    .CE(\up.imask_0__N_576 ), .LSR(state_r), .CLK(clk), 
    .Q0(\up.intctl.imask[1] ), .Q1(\up.intctl.imask[0] ), 
    .F0(\dout[1].sig_065.FeedThruLUT ), .F1(\dout[0].sig_074.FeedThruLUT ));
  SLICE_192 SLICE_192( .DI1(ivselff_1__N_571), .DI0(ivselff_0__N_572), 
    .D1(\ivselff[1] ), .C1(itaken), .B1(\ivsel[1] ), .D0(itaken), 
    .C0(\ivselff[0] ), .B0(\ivsel[0] ), .CLK(clk), .Q0(\ivselff[0] ), 
    .Q1(\ivselff[1] ), .F0(ivselff_0__N_572), .F1(ivselff_1__N_571));
  SLICE_195 SLICE_195( 
    .DI1(\up.intctl.c_intcoord.gen03[3].gen3.intflag.red0.sig_067.FeedThruLUT ), 
    .DI0(\BTN_c_3.sig_066.FeedThruLUT ), 
    .D1(\up.intctl.c_intcoord.gen03[3].gen3.intflag.red0 ), .D0(BTN_c_3), 
    .CLK(clk), .Q0(\up.intctl.c_intcoord.gen03[3].gen3.intflag.red0 ), 
    .Q1(\up.intctl.c_intcoord.gen03[3].gen3.intflag.red1 ), 
    .F0(\BTN_c_3.sig_066.FeedThruLUT ), 
    .F1(\up.intctl.c_intcoord.gen03[3].gen3.intflag.red0.sig_067.FeedThruLUT ));
  up_intctl_c_intcoord_gen03_2__gen12_intflag_red0_SLICE_200 
    \up.intctl.c_intcoord.gen03[2].gen12.intflag.red0.SLICE_200 ( 
    .DI1(\BTN_c_2.sig_069.FeedThruLUT ), 
    .DI0(\up.intctl.c_intcoord.gen03[2].gen12.intflag.red0.sig_068.FeedThruLUT ), 
    .D1(BTN_c_2), .D0(\up.intctl.c_intcoord.gen03[2].gen12.intflag.red0 ), 
    .CLK(clk), .Q0(\up.intctl.c_intcoord.gen03[2].gen12.intflag.red1 ), 
    .Q1(\up.intctl.c_intcoord.gen03[2].gen12.intflag.red0 ), 
    .F0(\up.intctl.c_intcoord.gen03[2].gen12.intflag.red0.sig_068.FeedThruLUT ), 
    .F1(\BTN_c_2.sig_069.FeedThruLUT ));
  up_intctl_c_intcoord_gen03_1__gen12_intflag_red0_SLICE_203 
    \up.intctl.c_intcoord.gen03[1].gen12.intflag.red0.SLICE_203 ( 
    .DI1(\BTN_c_1.sig_071.FeedThruLUT ), 
    .DI0(\up.intctl.c_intcoord.gen03[1].gen12.intflag.red0.sig_070.FeedThruLUT ), 
    .D1(BTN_c_1), .D0(\up.intctl.c_intcoord.gen03[1].gen12.intflag.red0 ), 
    .CLK(clk), .Q0(\up.intctl.c_intcoord.gen03[1].gen12.intflag.red1 ), 
    .Q1(\up.intctl.c_intcoord.gen03[1].gen12.intflag.red0 ), 
    .F0(\up.intctl.c_intcoord.gen03[1].gen12.intflag.red0.sig_070.FeedThruLUT ), 
    .F1(\BTN_c_1.sig_071.FeedThruLUT ));
  up_intctl_c_intcoord_gen03_1__gen12_intflag_SLICE_206 
    \up.intctl.c_intcoord.gen03[1].gen12.intflag.SLICE_206 ( 
    .DI0(\up.intctl.c_intcoord.gen03[1].gen12.intflag.irip_N_720 ), 
    .D0(\up.intctl.irip_c ), 
    .C0(\up.intctl.c_intcoord.gen03[1].gen12.intflag.n10 ), .B0(state_r), 
    .A0(\up.intctl.c_intcoord.n5072 ), .CLK(clk), .Q0(\up.intctl.irip_c ), 
    .F0(\up.intctl.c_intcoord.gen03[1].gen12.intflag.irip_N_720 ));
  SLICE_207 SLICE_207( 
    .DI1(\up.intctl.c_intcoord.gen03[0].gen0.intflag.red0.sig_073.FeedThruLUT ), 
    .DI0(\BTN_c_0.sig_072.FeedThruLUT ), 
    .D1(\up.intctl.c_intcoord.gen03[0].gen0.intflag.red0 ), .C0(BTN_c_0), 
    .CLK(clk), .Q0(\up.intctl.c_intcoord.gen03[0].gen0.intflag.red0 ), 
    .Q1(\up.intctl.c_intcoord.gen03[0].gen0.intflag.red1 ), 
    .F0(\BTN_c_0.sig_072.FeedThruLUT ), 
    .F1(\up.intctl.c_intcoord.gen03[0].gen0.intflag.red0.sig_073.FeedThruLUT ));
  SLICE_213 SLICE_213( .DI1(\dout[1].sig_109.FeedThruLUT ), 
    .DI0(\dout[0].sig_075.FeedThruLUT ), .D1(\dout[1] ), .D0(\dout[0] ), 
    .CE(\sw_disp.digit_dp_0__N_311 ), .CLK(clk), .Q0(\sw_disp.digit_dp[0] ), 
    .Q1(\sw_disp.digit_dp[1] ), .F0(\dout[0].sig_075.FeedThruLUT ), 
    .F1(\dout[1].sig_109.FeedThruLUT ));
  sw_disp_SLICE_214 \sw_disp.SLICE_214 ( 
    .DI1(\sw_disp.sreg8[1].sig_106.FeedThruLUT ), 
    .DI0(\sw_disp.sreg8[0].sig_076.FeedThruLUT ), .D1(\sw_disp.sreg8[1] ), 
    .D0(\sw_disp.sreg8[0] ), .CE(\sw_disp.switches_in_0__N_79 ), 
    .CLK(SW_DISP_CLK_c), .Q0(\switches_in[0] ), .Q1(\switches_in[1] ), 
    .F0(\sw_disp.sreg8[0].sig_076.FeedThruLUT ), 
    .F1(\sw_disp.sreg8[1].sig_106.FeedThruLUT ));
  SLICE_215 SLICE_215( .DI1(\dout[1].sig_099.FeedThruLUT ), 
    .DI0(\dout[0].sig_077.FeedThruLUT ), .D1(\dout[1] ), .D0(\dout[0] ), 
    .CE(\sw_disp.digit_data_0__N_307 ), .CLK(clk), 
    .Q0(\sw_disp.digit_data[0] ), .Q1(\sw_disp.digit_data[1] ), 
    .F0(\dout[0].sig_077.FeedThruLUT ), .F1(\dout[1].sig_099.FeedThruLUT ));
  sw_disp_SLICE_216 \sw_disp.SLICE_216 ( .DI0(\sw_disp.digithex[0] ), 
    .D0(\sw_disp.digitval[0] ), .C0(\sw_disp.digitval[1] ), 
    .B0(\sw_disp.digitval[3] ), .A0(\sw_disp.digitval[2] ), 
    .LSR(\sw_disp.sreg12_0__N_346 ), .CLK(SW_DISP_CLK_c), 
    .Q0(\sw_disp.sreg12[0] ), .F0(\sw_disp.digithex[0] ));
  sw_disp_SLICE_219 \sw_disp.SLICE_219 ( .DI1(\sw_disp.cnt12_1__N_317 ), 
    .DI0(\sw_disp.cnt12_2__N_315[2] ), .D1(\cnt12[1] ), 
    .C1(\sw_disp.cnt12[0] ), .D0(\cnt12[2] ), .C0(\cnt12[1] ), 
    .B0(\sw_disp.cnt12[0] ), .LSR(cnt4_1__N_321), .CLK(SW_DISP_CLK_c), 
    .Q0(\cnt12[2] ), .Q1(\cnt12[1] ), .F0(\sw_disp.cnt12_2__N_315[2] ), 
    .F1(\sw_disp.cnt12_1__N_317 ));
  sw_disp_SLICE_222 \sw_disp.SLICE_222 ( 
    .DI0(\sw_disp.sreg8[6].sig_078.FeedThruLUT ), .D0(\sw_disp.sreg8[6] ), 
    .CLK(SW_DISP_CLK_c), .Q0(\sw_disp.sreg8[7] ), 
    .F0(\sw_disp.sreg8[6].sig_078.FeedThruLUT ));
  sw_disp_SLICE_223 \sw_disp.SLICE_223 ( 
    .DI1(\sw_disp.sreg8[4].sig_080.FeedThruLUT ), 
    .DI0(\sw_disp.sreg8[5].sig_079.FeedThruLUT ), .C1(\sw_disp.sreg8[4] ), 
    .D0(\sw_disp.sreg8[5] ), .CLK(SW_DISP_CLK_c), .Q0(\sw_disp.sreg8[6] ), 
    .Q1(\sw_disp.sreg8[5] ), .F0(\sw_disp.sreg8[5].sig_079.FeedThruLUT ), 
    .F1(\sw_disp.sreg8[4].sig_080.FeedThruLUT ));
  sw_disp_SLICE_225 \sw_disp.SLICE_225 ( 
    .DI1(\sw_disp.sreg8[2].sig_082.FeedThruLUT ), 
    .DI0(\sw_disp.sreg8[3].sig_081.FeedThruLUT ), .D1(\sw_disp.sreg8[2] ), 
    .D0(\sw_disp.sreg8[3] ), .CLK(SW_DISP_CLK_c), .Q0(\sw_disp.sreg8[4] ), 
    .Q1(\sw_disp.sreg8[3] ), .F0(\sw_disp.sreg8[3].sig_081.FeedThruLUT ), 
    .F1(\sw_disp.sreg8[2].sig_082.FeedThruLUT ));
  sw_disp_SLICE_227 \sw_disp.SLICE_227 ( 
    .DI1(\sw_disp.sreg8[0].sig_084.FeedThruLUT ), 
    .DI0(\sw_disp.sreg8[1].sig_083.FeedThruLUT ), .D1(\sw_disp.sreg8[0] ), 
    .D0(\sw_disp.sreg8[1] ), .CLK(SW_DISP_CLK_c), .Q0(\sw_disp.sreg8[2] ), 
    .Q1(\sw_disp.sreg8[1] ), .F0(\sw_disp.sreg8[1].sig_083.FeedThruLUT ), 
    .F1(\sw_disp.sreg8[0].sig_084.FeedThruLUT ));
  sw_disp_SLICE_229 \sw_disp.SLICE_229 ( .DI1(\sw_disp.sreg12_10__N_325[9] ), 
    .DI0(\sw_disp.sreg12_10__N_325[10] ), .D1(\cnt4[0] ), 
    .C1(\sw_disp.cnt4[1] ), .B1(\sw_disp.sreg12_0__N_346 ), 
    .A1(\sw_disp.sreg12[8] ), .D0(\sw_disp.cnt4[1] ), .C0(\cnt4[0] ), 
    .B0(\sw_disp.sreg12[9] ), .A0(\sw_disp.sreg12_0__N_346 ), 
    .CLK(SW_DISP_CLK_c), .Q0(\sw_disp.sreg12[10] ), .Q1(\sw_disp.sreg12[9] ), 
    .F0(\sw_disp.sreg12_10__N_325[10] ), .F1(\sw_disp.sreg12_10__N_325[9] ));
  sw_disp_SLICE_231 \sw_disp.SLICE_231 ( .DI1(\sw_disp.sreg12_7__N_331 ), 
    .DI0(\sw_disp.sreg12_10__N_325[8] ), .D1(\sw_disp.sreg12_0__N_346 ), 
    .C1(\sw_disp.n11541 ), .B1(\sw_disp.sreg12[6] ), .D0(\cnt4[0] ), 
    .C0(\sw_disp.cnt4[1] ), .B0(\sw_disp.sreg12[7] ), 
    .A0(\sw_disp.sreg12_0__N_346 ), .CLK(SW_DISP_CLK_c), 
    .Q0(\sw_disp.sreg12[8] ), .Q1(\sw_disp.sreg12[7] ), 
    .F0(\sw_disp.sreg12_10__N_325[8] ), .F1(\sw_disp.sreg12_7__N_331 ));
  sw_disp_SLICE_233 \sw_disp.SLICE_233 ( .DI1(\sw_disp.sreg12_10__N_325[5] ), 
    .DI0(\sw_disp.sreg12_6__N_333 ), .D1(\sw_disp.digithex[5] ), 
    .C1(\sw_disp.sreg12_0__N_346 ), .B1(\sw_disp.sreg12[4] ), 
    .D0(\sw_disp.n10919 ), .C0(\sw_disp.sreg12[5] ), 
    .B0(\sw_disp.sreg12_0__N_346 ), .CLK(SW_DISP_CLK_c), 
    .Q0(\sw_disp.sreg12[6] ), .Q1(\sw_disp.sreg12[5] ), 
    .F0(\sw_disp.sreg12_6__N_333 ), .F1(\sw_disp.sreg12_10__N_325[5] ));
  sw_disp_SLICE_235 \sw_disp.SLICE_235 ( .DI1(\sw_disp.sreg12_3__N_339 ), 
    .DI0(\sw_disp.sreg12_10__N_325[4] ), .C1(\sw_disp.n11178 ), 
    .B1(\sw_disp.sreg12[2] ), .A1(\sw_disp.sreg12_0__N_346 ), 
    .D0(\sw_disp.digithex[4] ), .C0(\sw_disp.sreg12[3] ), 
    .B0(\sw_disp.sreg12_0__N_346 ), .CLK(SW_DISP_CLK_c), 
    .Q0(\sw_disp.sreg12[4] ), .Q1(\sw_disp.sreg12[3] ), 
    .F0(\sw_disp.sreg12_10__N_325[4] ), .F1(\sw_disp.sreg12_3__N_339 ));
  sw_disp_SLICE_237 \sw_disp.SLICE_237 ( .DI1(\sw_disp.sreg12_10__N_325[1] ), 
    .DI0(\sw_disp.sreg12_10__N_325[2] ), .D1(\sw_disp.digithex[1] ), 
    .C1(\sw_disp.sreg12[0] ), .B1(\sw_disp.sreg12_0__N_346 ), 
    .D0(\sw_disp.digithex[2] ), .C0(\sw_disp.sreg12_0__N_346 ), 
    .B0(\sw_disp.sreg12[1] ), .CLK(SW_DISP_CLK_c), .Q0(\sw_disp.sreg12[2] ), 
    .Q1(\sw_disp.sreg12[1] ), .F0(\sw_disp.sreg12_10__N_325[2] ), 
    .F1(\sw_disp.sreg12_10__N_325[1] ));
  sw_disp_SLICE_239 \sw_disp.SLICE_239 ( .DI0(\sw_disp.cnt4_1__N_320[1] ), 
    .D0(\cnt4[0] ), .C0(\sw_disp.cnt4[1] ), .CE(cnt4_1__N_321), 
    .LSR(\sw_disp.cnt4_1__N_322 ), .CLK(SW_DISP_CLK_c), .Q0(\sw_disp.cnt4[1] ), 
    .F0(\sw_disp.cnt4_1__N_320[1] ));
  SLICE_240 SLICE_240( .DI1(\dout[14].sig_086.FeedThruLUT ), 
    .DI0(\dout[15].sig_085.FeedThruLUT ), .D1(\dout[14] ), .D0(\dout[15] ), 
    .CE(\sw_disp.digit_data_0__N_307 ), .CLK(clk), 
    .Q0(\sw_disp.digit_data[15] ), .Q1(\sw_disp.digit_data[14] ), 
    .F0(\dout[15].sig_085.FeedThruLUT ), .F1(\dout[14].sig_086.FeedThruLUT ));
  SLICE_242 SLICE_242( .DI1(\dout[12].sig_088.FeedThruLUT ), 
    .DI0(\dout[13].sig_087.FeedThruLUT ), .D1(\dout[12] ), .D0(\dout[13] ), 
    .CE(\sw_disp.digit_data_0__N_307 ), .CLK(clk), 
    .Q0(\sw_disp.digit_data[13] ), .Q1(\sw_disp.digit_data[12] ), 
    .F0(\dout[13].sig_087.FeedThruLUT ), .F1(\dout[12].sig_088.FeedThruLUT ));
  SLICE_244 SLICE_244( .DI1(\dout[10].sig_090.FeedThruLUT ), 
    .DI0(\dout[11].sig_089.FeedThruLUT ), .C1(\dout[10] ), .D0(\dout[11] ), 
    .CE(\sw_disp.digit_data_0__N_307 ), .CLK(clk), 
    .Q0(\sw_disp.digit_data[11] ), .Q1(\sw_disp.digit_data[10] ), 
    .F0(\dout[11].sig_089.FeedThruLUT ), .F1(\dout[10].sig_090.FeedThruLUT ));
  SLICE_246 SLICE_246( .DI1(\dout[8].sig_092.FeedThruLUT ), 
    .DI0(\dout[9].sig_091.FeedThruLUT ), .C1(\dout[8] ), .C0(\dout[9] ), 
    .CE(\sw_disp.digit_data_0__N_307 ), .CLK(clk), 
    .Q0(\sw_disp.digit_data[9] ), .Q1(\sw_disp.digit_data[8] ), 
    .F0(\dout[9].sig_091.FeedThruLUT ), .F1(\dout[8].sig_092.FeedThruLUT ));
  SLICE_248 SLICE_248( .DI1(\dout[6].sig_094.FeedThruLUT ), 
    .DI0(\dout[7].sig_093.FeedThruLUT ), .D1(\dout[6] ), .D0(\dout[7] ), 
    .CE(\sw_disp.digit_data_0__N_307 ), .CLK(clk), 
    .Q0(\sw_disp.digit_data[7] ), .Q1(\sw_disp.digit_data[6] ), 
    .F0(\dout[7].sig_093.FeedThruLUT ), .F1(\dout[6].sig_094.FeedThruLUT ));
  SLICE_250 SLICE_250( .DI1(\dout[4].sig_096.FeedThruLUT ), 
    .DI0(\dout[5].sig_095.FeedThruLUT ), .D1(\dout[4] ), .D0(\dout[5] ), 
    .CE(\sw_disp.digit_data_0__N_307 ), .CLK(clk), 
    .Q0(\sw_disp.digit_data[5] ), .Q1(\sw_disp.digit_data[4] ), 
    .F0(\dout[5].sig_095.FeedThruLUT ), .F1(\dout[4].sig_096.FeedThruLUT ));
  SLICE_252 SLICE_252( .DI1(\dout[2].sig_098.FeedThruLUT ), 
    .DI0(\dout[3].sig_097.FeedThruLUT ), .C1(\dout[2] ), .D0(\dout[3] ), 
    .CE(\sw_disp.digit_data_0__N_307 ), .CLK(clk), 
    .Q0(\sw_disp.digit_data[3] ), .Q1(\sw_disp.digit_data[2] ), 
    .F0(\dout[3].sig_097.FeedThruLUT ), .F1(\dout[2].sig_098.FeedThruLUT ));
  sw_disp_SLICE_255 \sw_disp.SLICE_255 ( 
    .DI1(\sw_disp.sreg8[6].sig_101.FeedThruLUT ), 
    .DI0(\sw_disp.sreg8[7].sig_100.FeedThruLUT ), .C1(\sw_disp.sreg8[6] ), 
    .D0(\sw_disp.sreg8[7] ), .CE(\sw_disp.switches_in_0__N_79 ), 
    .CLK(SW_DISP_CLK_c), .Q0(\switches_in[7] ), .Q1(\switches_in[6] ), 
    .F0(\sw_disp.sreg8[7].sig_100.FeedThruLUT ), 
    .F1(\sw_disp.sreg8[6].sig_101.FeedThruLUT ));
  sw_disp_SLICE_257 \sw_disp.SLICE_257 ( 
    .DI1(\sw_disp.sreg8[4].sig_103.FeedThruLUT ), 
    .DI0(\sw_disp.sreg8[5].sig_102.FeedThruLUT ), .D1(\sw_disp.sreg8[4] ), 
    .D0(\sw_disp.sreg8[5] ), .CE(\sw_disp.switches_in_0__N_79 ), 
    .CLK(SW_DISP_CLK_c), .Q0(\switches_in[5] ), .Q1(\switches_in[4] ), 
    .F0(\sw_disp.sreg8[5].sig_102.FeedThruLUT ), 
    .F1(\sw_disp.sreg8[4].sig_103.FeedThruLUT ));
  sw_disp_SLICE_259 \sw_disp.SLICE_259 ( 
    .DI1(\sw_disp.sreg8[2].sig_105.FeedThruLUT ), 
    .DI0(\sw_disp.sreg8[3].sig_104.FeedThruLUT ), .D1(\sw_disp.sreg8[2] ), 
    .B0(\sw_disp.sreg8[3] ), .CE(\sw_disp.switches_in_0__N_79 ), 
    .CLK(SW_DISP_CLK_c), .Q0(\switches_in[3] ), .Q1(\switches_in[2] ), 
    .F0(\sw_disp.sreg8[3].sig_104.FeedThruLUT ), 
    .F1(\sw_disp.sreg8[2].sig_105.FeedThruLUT ));
  SLICE_262 SLICE_262( .DI1(\dout[2].sig_108.FeedThruLUT ), 
    .DI0(\dout[3].sig_107.FeedThruLUT ), .D1(\dout[2] ), .D0(\dout[3] ), 
    .CE(\sw_disp.digit_dp_0__N_311 ), .CLK(clk), .Q0(\sw_disp.digit_dp[3] ), 
    .Q1(\sw_disp.digit_dp[2] ), .F0(\dout[3].sig_107.FeedThruLUT ), 
    .F1(\dout[2].sig_108.FeedThruLUT ));
  SLICE_265 SLICE_265( .DI0(cnt4_0__N_323), .D0(\cnt4[0] ), .C0(cnt4_1__N_321), 
    .CLK(SW_DISP_CLK_c), .Q0(\cnt4[0] ), .F0(cnt4_0__N_323));
  glue_SLICE_266 \glue.SLICE_266 ( .DI1(\glue.reg_sel_0__N_291 ), 
    .DI0(\glue.reg_sel_1__N_290 ), .D1(\glue.reg_sel[0] ), .C1(br_rd_N_665), 
    .B1(n4), .A1(\addr[13] ), .D0(\addr[13] ), .C0(n4), .B0(br_rd_N_665), 
    .A0(\glue.reg_sel[1] ), .CLK(clk), .Q0(\glue.reg_sel[1] ), 
    .Q1(\glue.reg_sel[0] ), .F0(\glue.reg_sel_1__N_290 ), 
    .F1(\glue.reg_sel_0__N_291 ));
  SLICE_268 SLICE_268( .DI1(reg_sel_4__N_287), .DI0(reg_sel_3__N_288), 
    .D1(\reg_sel[4] ), .C1(br_rd_N_665), .A1(\sel[4] ), .D0(\reg_sel[3] ), 
    .C0(sel_3__N_61), .B0(br_rd_N_665), .A0(\addr[13] ), .CLK(clk), 
    .Q0(\reg_sel[3] ), .Q1(\reg_sel[4] ), .F0(reg_sel_3__N_288), 
    .F1(reg_sel_4__N_287));
  up_SLICE_271 \up.SLICE_271 ( .D1(\up.opc15_8[1] ), .C1(\up.logic_0__N_526 ), 
    .B1(\up.alu.n9557 ), .A1(\up.opc15_8[0] ), .D0(\opc15_8[2] ), 
    .C0(\up.opc15_8[1] ), .B0(\up.opc15_8[0] ), .A0(\up.opc15_8[3] ), 
    .F0(\up.logic_0__N_526 ), .F1(\up.alu.logic_0__N_527 ));
  up_mc_inst_dec_pf_SLICE_273 \up.mc.inst_dec_pf.SLICE_273 ( 
    .D1(\up.extmem[13] ), .C1(\up.mc.n4_adj_759 ), .B1(\up.opc15_8[7] ), 
    .A1(\up.opc15_8[6] ), .D0(\up.opc15_8[1] ), .C0(\up.extmem[13] ), 
    .B0(\up.opc15_8[5] ), .A0(\up.opc15_8[7] ), .F0(\up.mc.n4_adj_759 ), 
    .F1(\up.mc.inst_dec_ir.ir_N_674 ));
  up_SLICE_275 \up.SLICE_275 ( .D1(\up.n1941 ), .C1(\up.alu_result[13] ), 
    .B1(\up.intmem_di_0__N_171 ), .A1(\up.pco[13] ), .D0(\up.opc15_8[3] ), 
    .C0(\up.alu.sum[13] ), .B0(\up.alu.n2069 ), .F0(\up.alu_result[13] ), 
    .F1(\up.intmem_di_13__N_144 ));
  up_SLICE_276 \up.SLICE_276 ( .D0(\up.extmem[13] ), 
    .C0(\up.intmem_di_13__N_144 ), .B0(\dout[13] ), 
    .A0(\up.intmem_di_0__N_171 ), .F0(\up.intmem_di[13] ));
  up_SLICE_277 \up.SLICE_277 ( .D1(\up.opc15_8[1] ), .C1(\up.n10 ), 
    .B1(\up.mc.n14_c ), .A1(\up.state_1 ), .D0(\up.addr_0__N_16 ), 
    .C0(\up.intmem[14] ), .B0(\up.pco[14] ), .F0(\up.addr[14] ), 
    .F1(\up.addr_0__N_16 ));
  up_SLICE_278 \up.SLICE_278 ( .D1(\up.addr_0__N_16 ), .C1(sel_3__N_61), 
    .B1(\up.intmem[13] ), .A1(\up.pco[13] ), .D0(\up.addr[14] ), 
    .C0(\up.addr_0__N_16 ), .B0(\up.intmem[15] ), .A0(\up.pco[15] ), 
    .F0(\sel[4] ), .F1(\sel[3] ));
  up_SLICE_279 \up.SLICE_279 ( .D1(\up.n1941 ), .C1(\up.alu_result[2] ), 
    .B1(\up.intmem_di_0__N_171 ), .A1(\up.pco[2] ), .D0(\up.opc15_8[3] ), 
    .C0(\up.alu.sum[2] ), .B0(\up.alu.n2093 ), .F0(\up.alu_result[2] ), 
    .F1(\up.intmem_di_2__N_166 ));
  up_SLICE_280 \up.SLICE_280 ( .D0(\dout[2] ), .C0(\up.intmem_di_2__N_166 ), 
    .B0(\extmem[2] ), .A0(\up.intmem_di_0__N_171 ), .F0(\up.intmem_di[2] ));
  up_SLICE_281 \up.SLICE_281 ( .D1(\up.opc15_8[3] ), .C1(\up.n22 ), 
    .B1(\up.state_1 ), .A1(\up.opc15_8[4] ), .D0(\up.opc15_8[6] ), 
    .C0(\up.n19 ), .B0(\up.opc15_8[7] ), .A0(\up.n10419 ), .F0(\up.n22 ), 
    .F1(\up.n17 ));
  up_SLICE_282 \up.SLICE_282 ( .D1(\up.opc15_8[7] ), .C1(\up.n10402 ), 
    .B1(\up.opc15_8[3] ), .A1(\up.n10401 ), .D0(\up.opc15_8[0] ), 
    .C0(\opc15_8[2] ), .B0(\up.opc15_8[5] ), .A0(\up.opc15_8[7] ), 
    .F0(\up.n10419 ), .F1(\up.n114 ));
  up_SLICE_283 \up.SLICE_283 ( .D1(\up.intmem_di_0__N_171 ), 
    .C1(\up.alu_result[15] ), .B1(\up.pco[15] ), .A1(\up.n1941 ), 
    .D0(\up.opc15_8[3] ), .C0(\up.alu.sum[15]_keep ), .B0(\up.alu.n2059 ), 
    .F0(\up.alu_result[15] ), .F1(\up.intmem_di_15__N_140 ));
  up_SLICE_284 \up.SLICE_284 ( .D0(\dout[15] ), .C0(\up.intmem_di_15__N_140 ), 
    .B0(\up.extmem[15] ), .A0(\up.intmem_di_0__N_171 ), 
    .F0(\up.intmem_di[15] ));
  up_SLICE_285 \up.SLICE_285 ( .D1(\up.n1941 ), .C1(\up.alu_result[12] ), 
    .B1(\up.intmem_di_0__N_171 ), .A1(\up.pco[12] ), .D0(\up.opc15_8[3] ), 
    .C0(\up.alu.sum[12] ), .A0(\up.alu.n2071 ), .F0(\up.alu_result[12] ), 
    .F1(\up.intmem_di_12__N_146 ));
  up_SLICE_286 \up.SLICE_286 ( .D0(\extmem[12] ), 
    .C0(\up.intmem_di_12__N_146 ), .B0(\dout[12] ), 
    .A0(\up.intmem_di_0__N_171 ), .F0(\up.intmem_di[12] ));
  up_SLICE_287 \up.SLICE_287 ( .D1(\up.n1941 ), .C1(\up.alu_result[11] ), 
    .B1(\up.pco[11] ), .A1(\up.intmem_di_0__N_171 ), .D0(\up.opc15_8[3] ), 
    .C0(\up.alu.sum[11] ), .B0(\up.alu.n2073 ), .F0(\up.alu_result[11] ), 
    .F1(\up.intmem_di_11__N_148 ));
  up_SLICE_288 \up.SLICE_288 ( .D0(\extmem[11] ), 
    .C0(\up.intmem_di_11__N_148 ), .B0(\up.intmem_di_0__N_171 ), 
    .A0(\dout[11] ), .F0(\up.intmem_di[11] ));
  up_SLICE_289 \up.SLICE_289 ( .D1(\up.n1941 ), .C1(\up.alu_result[10] ), 
    .B1(\up.intmem_di_0__N_171 ), .A1(\up.pco[10] ), .D0(\up.opc15_8[3] ), 
    .C0(\up.alu.sum[10] ), .B0(\up.alu.n2075 ), .F0(\up.alu_result[10] ), 
    .F1(\up.intmem_di_10__N_150 ));
  up_SLICE_290 \up.SLICE_290 ( .D0(\extmem[10] ), 
    .C0(\up.intmem_di_10__N_150 ), .B0(\dout[10] ), 
    .A0(\up.intmem_di_0__N_171 ), .F0(\up.intmem_di[10] ));
  up_SLICE_291 \up.SLICE_291 ( .D1(\up.intmem_di_0__N_171 ), 
    .C1(\up.alu_result[9] ), .B1(\up.pco[9] ), .A1(\up.n1941 ), 
    .D0(\up.alu.sum[9] ), .C0(\up.opc15_8[3] ), .B0(\up.alu.n2077 ), 
    .F0(\up.alu_result[9] ), .F1(\up.intmem_di_9__N_152 ));
  up_SLICE_292 \up.SLICE_292 ( .D1(\up.ai[1] ), .C1(\up.ai_0__N_71 ), 
    .B1(\up.extmem[9] ), .A1(\up.intmem[9] ), .D0(\up.extmem[9] ), 
    .C0(\up.intmem_di_9__N_152 ), .B0(\dout[9] ), .A0(\up.intmem_di_0__N_171 ), 
    .F0(\up.intmem_di[9] ), .F1(\up.n11556 ));
  up_SLICE_293 \up.SLICE_293 ( .D1(\up.n1941 ), .C1(\up.alu_result[8] ), 
    .B1(\up.intmem_di_0__N_171 ), .A1(\up.pco[8] ), .D0(\up.opc15_8[3] ), 
    .C0(\up.alu.sum[8] ), .B0(\up.alu.n2079 ), .F0(\up.alu_result[8] ), 
    .F1(\up.intmem_di_8__N_154 ));
  up_SLICE_294 \up.SLICE_294 ( .D0(\dout[8] ), .C0(\up.intmem_di_8__N_154 ), 
    .B0(\up.extmem[8] ), .A0(\up.intmem_di_0__N_171 ), .F0(\up.intmem_di[8] ));
  up_SLICE_295 \up.SLICE_295 ( .D1(state_0), .C1(\up.n84 ), .B1(\extmem[14] ), 
    .A1(\opcc[14] ), .D0(\up.opc15_8[0] ), .C0(\up.opc15_8[7] ), 
    .B0(\up.opc15_8[4] ), .A0(state_0), .F0(\up.n84 ), .F1(\up.n10435 ));
  up_SLICE_297 \up.SLICE_297 ( .D1(\up.vs ), .C1(state_0), .B1(\up.opcc[13] ), 
    .D0(\up.opcc[8] ), .C0(\up.vs ), .B0(state_0), .F0(\up.opc15_8_0__N_285 ), 
    .F1(\up.opc15_8_5__N_283 ));
  up_SLICE_298 \up.SLICE_298 ( .D1(\up.state_2 ), .C1(\up.opc15_8[0] ), 
    .D0(\din[8] ), .C0(\up.opc15_8_0__N_285 ), .B0(imx), .A0(state_0), 
    .F0(\up.opc15_8[0] ), .F1(\up.n5111 ));
  up_SLICE_299 \up.SLICE_299 ( .D1(state_0), .C1(\up.n9549 ), 
    .B1(\up.opc15_8[4] ), .A1(\up.n9_adj_788 ), .D0(\up.opc15_8[6] ), 
    .C0(\up.opc15_8[5] ), .A0(\up.opc15_8[7] ), .F0(\up.n9549 ), 
    .F1(\up.n9551 ));
  up_SLICE_300 \up.SLICE_300 ( .D1(state_0), .C1(\extmem[12] ), 
    .B1(\opcc[12] ), .D0(\reg_sel[4] ), .C0(extmem_12__N_232), .B0(imx), 
    .A0(extmem_12__N_234), .F0(\extmem[12] ), .F1(\up.opc15_8[4] ));
  up_SLICE_301 \up.SLICE_301 ( .D1(\up.opc15_8[4] ), .C1(\up.n100 ), 
    .B1(\up.n9607 ), .A1(\up.n9537 ), .D0(\up.opc15_8[4] ), .C0(\up.n21 ), 
    .B0(\up.n16_adj_786 ), .A0(\up.opc15_8[7] ), .F0(\up.n100 ), 
    .F1(\up.n9176 ));
  up_SLICE_303 \up.SLICE_303 ( .D1(\up.opc15_8[1] ), .C1(\up.n4_adj_787 ), 
    .B1(state_0), .A1(\opc15_8[2] ), .D0(\up.opc15_8[0] ), .C0(\up.state_1 ), 
    .F0(\up.n4_adj_787 ), .F1(\up.n10443 ));
  glue_SLICE_304 \glue.SLICE_304 ( .D1(\opcc[10] ), .C1(\extmem[10] ), 
    .A1(state_0), .D0(\up.is0 ), .C0(extmem_10__N_240), .B0(\up.vs ), 
    .A0(extmem_10__N_239), .F0(\extmem[10] ), .F1(\opc15_8[2] ));
  up_SLICE_305 \up.SLICE_305 ( .D1(state_0), .C1(\up.n2740 ), 
    .B1(\up.opc15_8[4] ), .A1(\up.n10 ), .D0(\up.opc15_8[0] ), 
    .C0(\up.opc15_8[1] ), .F0(\up.n2740 ), .F1(\up.n72 ));
  up_SLICE_306 \up.SLICE_306 ( .D1(state_0), .C1(\up.n10 ), 
    .B1(\up.n5_adj_806 ), .A1(\up.n14_adj_805 ), .D0(\opc15_8[2] ), 
    .C0(state_0), .B0(\extmem[11] ), .A0(\opcc[11] ), .F0(\up.n10 ), 
    .F1(\up.n21 ));
  up_SLICE_307 \up.SLICE_307 ( .D1(state_0), .C1(\up.n72_adj_789 ), 
    .B1(\up.n122 ), .A1(\up.n107 ), .D0(\up.opc15_8[7] ), .C0(\extmem[10] ), 
    .B0(\opcc[10] ), .A0(state_0), .F0(\up.n72_adj_789 ), .F1(\up.n9573 ));
  up_SLICE_309 \up.SLICE_309 ( .D1(\up.n1941 ), .C1(\up.alu_result[0] ), 
    .B1(\up.intmem_di_0__N_171 ), .A1(\up.pco[0] ), .D0(\up.opc15_8[3] ), 
    .C0(\up.alu.n2067 ), .A0(\up.alu.sum[0] ), .F0(\up.alu_result[0] ), 
    .F1(\up.intmem_di_0__N_170 ));
  up_SLICE_310 \up.SLICE_310 ( .D0(\dout[0] ), .C0(\up.intmem_di_0__N_170 ), 
    .B0(\extmem[0] ), .A0(\up.intmem_di_0__N_171 ), .F0(\up.intmem_di[0] ));
  up_SLICE_311 \up.SLICE_311 ( .D1(\up.intmem_ai_0__N_187 ), 
    .C1(\up.intmem_ai_5__N_176 ), .B1(\extmem[5] ), .A1(\opcc[5] ), 
    .D0(\up.n1964 ), .C0(\up.intmem_ai_0__N_187 ), .B0(\up.sp[5] ), 
    .A0(\up.intmem[5] ), .F0(\up.intmem_ai_5__N_176 ), .F1(\up.intmem_ai[5] ));
  up_SLICE_313 \up.SLICE_313 ( .D1(\up.n16_adj_786 ), .C1(\up.n8_adj_790 ), 
    .D0(state_0), .C0(\up.opc15_8[5] ), .B0(\up.opc15_8[7] ), 
    .A0(\extmem[14] ), .F0(\up.n8_adj_790 ), .F1(\up.n9503 ));
  up_SLICE_314 \up.SLICE_314 ( .D1(\din[15] ), .C1(imx), .B1(state_0), 
    .A1(\up.opc15_8_7__N_281 ), .D0(\up.is0 ), .C0(\up.vs ), .F0(imx), 
    .F1(\up.opc15_8[7] ));
  up_SLICE_315 \up.SLICE_315 ( .D1(\up.intmem_ai_0__N_187 ), 
    .C1(\up.intmem_ai_6__N_174 ), .B1(\extmem[6] ), .A1(\opcc[6] ), 
    .D0(\up.n1964 ), .C0(\up.intmem_ai_0__N_187 ), .B0(\up.sp[6] ), 
    .A0(\up.intmem[6] ), .F0(\up.intmem_ai_6__N_174 ), .F1(\up.intmem_ai[6] ));
  up_SLICE_317 \up.SLICE_317 ( .D1(state_0), .C1(\extmem[11] ), 
    .B1(\opcc[11] ), .D0(extmem_10__N_239), .C0(extmem_11__N_237), 
    .B0(\up.is0 ), .A0(\up.vs ), .F0(\extmem[11] ), .F1(\up.opc15_8[3] ));
  up_stackpointer_SLICE_318 \up.stackpointer.SLICE_318 ( .D1(\up.opc15_8[1] ), 
    .C1(\extmem[10] ), .B1(state_0), .D0(\up.opc15_8[5] ), 
    .C0(\up.opc15_8[1] ), .B0(state_0), .A0(\up.opc15_8[3] ), 
    .F0(\up.stackpointer.n9559 ), .F1(\up.n10397 ));
  up_SLICE_319 \up.SLICE_319 ( .D1(\up.pco[7] ), .C1(\up.alu_result[7] ), 
    .B1(\up.intmem_di_0__N_171 ), .A1(\up.n1941 ), .D0(\up.opc15_8[3] ), 
    .C0(\up.alu.sum[7] ), .B0(\up.alu.n2081 ), .F0(\up.alu_result[7] ), 
    .F1(\up.intmem_di_7__N_156 ));
  up_SLICE_320 \up.SLICE_320 ( .D0(\extmem[7] ), .C0(\up.intmem_di_7__N_156 ), 
    .B0(\dout[7] ), .A0(\up.intmem_di_0__N_171 ), .F0(\up.intmem_di[7] ));
  up_SLICE_321 \up.SLICE_321 ( .D1(\up.n1941 ), .C1(\up.alu_result[6] ), 
    .B1(\up.intmem_di_0__N_171 ), .A1(\up.pco[6] ), .D0(\up.opc15_8[3] ), 
    .C0(\up.alu.sum[6] ), .B0(\up.alu.n2083 ), .F0(\up.alu_result[6] ), 
    .F1(\up.intmem_di_6__N_158 ));
  up_SLICE_322 \up.SLICE_322 ( .D0(\dout[6] ), .C0(\up.intmem_di_6__N_158 ), 
    .B0(\extmem[6] ), .A0(\up.intmem_di_0__N_171 ), .F0(\up.intmem_di[6] ));
  up_SLICE_323 \up.SLICE_323 ( .D1(\up.n1941 ), .C1(\up.alu_result[5] ), 
    .B1(\up.intmem_di_0__N_171 ), .A1(\up.pco[5] ), .D0(\up.opc15_8[3] ), 
    .C0(\up.alu.sum[5] ), .A0(\up.alu.n2085 ), .F0(\up.alu_result[5] ), 
    .F1(\up.intmem_di_5__N_160 ));
  up_SLICE_324 \up.SLICE_324 ( .D0(\dout[5] ), .C0(\up.intmem_di_5__N_160 ), 
    .B0(\extmem[5] ), .A0(\up.intmem_di_0__N_171 ), .F0(\up.intmem_di[5] ));
  up_SLICE_325 \up.SLICE_325 ( .D1(\up.opc15_8[1] ), .C1(\up.opc15_8[5] ), 
    .B1(\opc15_8[2] ), .A1(\up.opc15_8[0] ), .D0(\din[13] ), .C0(imx), 
    .B0(state_0), .A0(\up.opc15_8_5__N_283 ), .F0(\up.opc15_8[5] ), 
    .F1(\up.n19 ));
  up_mc_inst_dec_spf_SLICE_326 \up.mc.inst_dec_spf.SLICE_326 ( .D1(\up.n5101 ), 
    .C1(\up.ai_1__N_70 ), .B1(state_0), .D0(\up.opc15_8[5] ), .C0(state_0), 
    .B0(\opcc[12] ), .A0(\extmem[12] ), .F0(\up.mc.inst_dec_spf.n12_c ), 
    .F1(\up.mc.inst_dec_er.n27 ));
  up_SLICE_327 \up.SLICE_327 ( .D1(\up.intmem_ai_0__N_187 ), 
    .C1(\up.intmem_ai_7__N_172 ), .B1(\extmem[7] ), .A1(\opcc[7] ), 
    .D0(\up.n1964 ), .C0(\up.intmem_ai_0__N_187 ), .B0(\up.sp[7] ), 
    .A0(\up.intmem[7] ), .F0(\up.intmem_ai_7__N_172 ), .F1(\up.intmem_ai[7] ));
  up_SLICE_329 \up.SLICE_329 ( .D1(\up.n1941 ), .C1(\up.alu_result[4] ), 
    .B1(\up.intmem_di_0__N_171 ), .A1(\up.pco[4] ), .D0(\up.alu.sum[4] ), 
    .C0(\up.alu.n2089 ), .B0(\up.opc15_8[3] ), .F0(\up.alu_result[4] ), 
    .F1(\up.intmem_di_4__N_162 ));
  up_SLICE_330 \up.SLICE_330 ( .D0(\dout[4] ), .C0(\up.intmem_di_4__N_162 ), 
    .B0(\extmem[4] ), .A0(\up.intmem_di_0__N_171 ), .F0(\up.intmem_di[4] ));
  up_SLICE_331 \up.SLICE_331 ( .D1(\up.n1941 ), .C1(\up.alu_result[1] ), 
    .B1(\up.intmem_di_0__N_171 ), .A1(\up.pco[1] ), .D0(\up.opc15_8[3] ), 
    .C0(\up.alu.sum[1] ), .B0(\up.alu.n2097 ), .F0(\up.alu_result[1] ), 
    .F1(\up.intmem_di_1__N_168 ));
  up_SLICE_332 \up.SLICE_332 ( .D0(\dout[1] ), .C0(\up.intmem_di_1__N_168 ), 
    .B0(\extmem[1] ), .A0(\up.intmem_di_0__N_171 ), .F0(\up.intmem_di[1] ));
  up_SLICE_333 \up.SLICE_333 ( .D1(\up.n1941 ), .C1(\up.alu_result[14] ), 
    .B1(\up.pco[14] ), .A1(\up.intmem_di_0__N_171 ), .D0(\up.alu.sum[14] ), 
    .C0(\up.opc15_8[3] ), .B0(\up.alu.n2061 ), .F0(\up.alu_result[14] ), 
    .F1(\up.intmem_di_14__N_142 ));
  up_SLICE_334 \up.SLICE_334 ( .D0(\extmem[14] ), 
    .C0(\up.intmem_di_14__N_142 ), .B0(\up.intmem_di_0__N_171 ), 
    .A0(\dout[14] ), .F0(\up.intmem_di[14] ));
  up_SLICE_335 \up.SLICE_335 ( .D1(\up.intmem_ai_0__N_187 ), 
    .C1(\up.intmem_ai_4__N_178 ), .B1(\opcc[4] ), .A1(\extmem[4] ), 
    .D0(\up.n1964 ), .C0(\up.intmem_ai_0__N_187 ), .B0(\up.sp[4] ), 
    .A0(\up.intmem[4] ), .F0(\up.intmem_ai_4__N_178 ), .F1(\up.intmem_ai[4] ));
  up_SLICE_337 \up.SLICE_337 ( .D1(\up.intmem_ai_0__N_187 ), 
    .C1(\up.intmem_ai_3__N_180 ), .B1(\up.extmem[3] ), .A1(\opcc[3] ), 
    .D0(\up.n1964 ), .C0(\up.intmem_ai_0__N_187 ), .B0(\up.sp[3] ), 
    .A0(\up.intmem[3] ), .F0(\up.intmem_ai_3__N_180 ), .F1(\up.intmem_ai[3] ));
  up_SLICE_339 \up.SLICE_339 ( .D1(\addr[0] ), .C1(sel_3__N_61), 
    .B1(\addr[13] ), .D0(\up.pco[15] ), .C0(\up.addr_0__N_16 ), 
    .B0(\up.intmem[15] ), .A0(\up.addr[14] ), .F0(sel_3__N_61), 
    .F1(\icy40_fart.n5213 ));
  up_SLICE_341 \up.SLICE_341 ( .D1(\up.intmem_ai_0__N_187 ), 
    .C1(\up.intmem_ai_2__N_182 ), .B1(\opcc[2] ), .A1(\extmem[2] ), 
    .D0(\up.n1964 ), .C0(\up.intmem_ai_0__N_187 ), .B0(\up.sp[2] ), 
    .A0(\up.intmem[2] ), .F0(\up.intmem_ai_2__N_182 ), .F1(\up.intmem_ai[2] ));
  up_SLICE_343 \up.SLICE_343 ( .D1(\opcc[14] ), .C1(\extmem[14] ), 
    .A1(state_0), .D0(extmem_10__N_239), .C0(extmem_14__N_231), .B0(\up.is0 ), 
    .A0(\up.vs ), .F0(\extmem[14] ), .F1(\up.opc15_8[6] ));
  up_SLICE_344 \up.SLICE_344 ( .D1(\up.n10397 ), .C1(\up.n5042 ), 
    .B1(\up.opc15_8[5] ), .A1(\up.n53 ), .D0(\up.opc15_8[6] ), .C0(state_0), 
    .B0(\extmem[12] ), .A0(\opcc[12] ), .F0(\up.n5042 ), .F1(\up.n10402 ));
  up_SLICE_345 \up.SLICE_345 ( .D1(\up.intmem_ai_0__N_187 ), 
    .C1(\up.intmem_ai_1__N_184 ), .B1(\opcc[1] ), .A1(\extmem[1] ), 
    .D0(\up.n1964 ), .C0(\up.intmem_ai_0__N_187 ), .B0(\up.sp[1] ), 
    .A0(\up.intmem[1] ), .F0(\up.intmem_ai_1__N_184 ), .F1(\up.intmem_ai[1] ));
  up_SLICE_347 \up.SLICE_347 ( .D1(\up.n1941 ), .C1(\up.alu_result[3] ), 
    .B1(\up.intmem_di_0__N_171 ), .A1(\up.pco[3] ), .D0(\up.opc15_8[3] ), 
    .C0(\up.alu.sum[3] ), .B0(\up.alu.n2091 ), .F0(\up.alu_result[3] ), 
    .F1(\up.intmem_di_3__N_164 ));
  up_SLICE_348 \up.SLICE_348 ( .D0(\up.extmem[3] ), 
    .C0(\up.intmem_di_3__N_164 ), .B0(\dout[3] ), .A0(\up.intmem_di_0__N_171 ), 
    .F0(\up.intmem_di[3] ));
  up_SLICE_349 \up.SLICE_349 ( .D1(\up.intmem_ai_0__N_187 ), 
    .C1(\up.intmem_ai_0__N_186 ), .B1(\opcc[0] ), .A1(\extmem[0] ), 
    .D0(\up.n1964 ), .C0(\up.intmem_ai_0__N_187 ), .B0(\up.sp[0] ), 
    .A0(\up.intmem[0] ), .F0(\up.intmem_ai_0__N_186 ), .F1(\up.intmem_ai[0] ));
  up_SLICE_351 \up.SLICE_351 ( .D1(\opcc[9] ), .C1(\din[9] ), .B1(state_0), 
    .A1(imx), .D0(\glue.din_9__N_25 ), .C0(\glue.din_9__N_24 ), 
    .B0(extmem_10__N_239), .A0(\reg_sel[4] ), .F0(\din[9] ), 
    .F1(\up.opc15_8[1] ));
  up_status_SLICE_353 \up.status.SLICE_353 ( .D1(\opc15_8[2] ), 
    .C1(\up.status.n5_c ), .B1(\up.status.n9192 ), .A1(\up.status.n16 ), 
    .D0(\up.opc15_8[1] ), .C0(\up.n14_adj_796 ), .B0(\up.se_N_666 ), 
    .A0(\up.n10 ), .F0(\up.status.n5_c ), .F1(\up.status.flags_0__N_91 ));
  up_mc_inst_dec_ia_SLICE_354 \up.mc.inst_dec_ia.SLICE_354 ( 
    .D1(\up.opc15_8[6] ), .C1(\up.opc15_8[5] ), .B1(\up.opc15_8[7] ), 
    .A1(\up.opc15_8[4] ), .D0(\up.opc15_8[3] ), .C0(\opc15_8[2] ), 
    .B0(\up.n9_adj_788 ), .A0(\up.n14_adj_796 ), .F0(\up.se_N_666 ), 
    .F1(\up.n14_adj_796 ));
  up_status_SLICE_356 \up.status.SLICE_356 ( .D1(\up.opc15_8[1] ), 
    .C1(\up.opc15_8[0] ), .B1(\up.n6_adj_803 ), .A1(\up.n14_adj_796 ), 
    .D0(\up.opc15_8[0] ), .C0(\up.status.n16 ), .B0(\up.opc15_8[3] ), 
    .A0(\up.opc15_8[1] ), .F0(\up.status.n9192 ), .F1(\up.iw_N_670 ));
  up_status_SLICE_357 \up.status.SLICE_357 ( .D1(\up.opc15_8[3] ), 
    .C1(\up.n2907 ), .B1(\up.alu_status[0] ), .A1(\up.se_N_666 ), 
    .D0(\up.opc15_8[1] ), .C0(\opc15_8[2] ), .B0(\up.opc15_8[0] ), 
    .A0(\up.sum[16]_keep ), .F0(\up.n2907 ), .F1(\up.status.n10903 ));
  up_alu_SLICE_358 \up.alu.SLICE_358 ( .C1(\up.se_N_666 ), .A1(\up.n8066 ), 
    .D0(\up.se_N_666 ), .C0(\up.alu.c_shift ), .A0(\dout[0] ), 
    .F0(\up.alu_status[0] ), .F1(\up.status.flags_4__N_89 ));
  up_stackpointer_SLICE_359 \up.stackpointer.SLICE_359 ( .D0(\up.n8751 ), 
    .C0(\up.n1116[5] ), .B0(\up.n8743 ), .A0(state_r), 
    .F0(\up.stackpointer.sp_0__N_561 ));
  up_alu_SLICE_360 \up.alu.SLICE_360 ( .D1(\up.n974 ), .C1(\up.n8751 ), 
    .B1(\up.n10 ), .A1(\up.n14_adj_796 ), .D0(\up.mc.n14_c ), 
    .C0(\up.mc.inst_dec_spf.n9211 ), .B0(\up.mc.n6_adj_758 ), 
    .A0(\up.n6_adj_803 ), .F0(\up.n8751 ), .F1(\up.n1116[5] ));
  up_sc_SLICE_361 \up.sc.SLICE_361 ( .D1(\up.n974 ), .C1(\up.sc.n8761 ), 
    .B1(\opc15_8[2] ), .A1(\up.flags[3] ), .D0(\up.opc15_8[1] ), 
    .C0(\opc15_8[2] ), .B0(\up.opc15_8[0] ), .A0(\up.flags[0] ), 
    .F0(\up.sc.n8761 ), .F1(\up.sc.branch_N_680 ));
  up_pc_SLICE_363 \up.pc.SLICE_363 ( .D1(\up.extmem[15] ), .C1(\up.n9058 ), 
    .B1(state_0), .A1(\up.opc15_8[6] ), .D0(\up.opc15_8[6] ), 
    .C0(\up.opc15_8[7] ), .B0(\up.state_2 ), .F0(\up.n9058 ), 
    .F1(\up.intctl.n6 ));
  up_pc_SLICE_365 \up.pc.SLICE_365 ( .D1(\up.pi ), .C1(\up.pci_8__N_196 ), 
    .B1(\up.is0 ), .A1(\up.vs ), .D0(itaken), .C0(\up.n2696 ), .B0(\up.n24 ), 
    .A0(\up.is0 ), .F0(\up.pci_8__N_196 ), .F1(\up.pc.n10260 ));
  up_mc_inst_dec_iw_SLICE_367 \up.mc.inst_dec_iw.SLICE_367 ( 
    .D1(\up.iw_N_670 ), .C1(\up.mc.inst_dec_iw.iw_N_672 ), 
    .B1(\up.mc.iw_N_671 ), .A1(\up.mc.inst_dec_iw.iw_N_669 ), 
    .D0(\up.n6_adj_803 ), .C0(\up.n8743 ), .B0(\up.se_N_667 ), 
    .A0(\up.mc.n5105 ), .F0(\up.mc.inst_dec_iw.iw_N_672 ), .F1(\up.iw ));
  up_alu_SLICE_368 \up.alu.SLICE_368 ( .D1(\up.n14_adj_796 ), .C1(\up.n9171 ), 
    .B1(\up.n5_adj_797 ), .A1(\up.n6_adj_803 ), .D0(\up.n12 ), .C0(\up.n10 ), 
    .B0(\up.n4_adj_799 ), .A0(\up.mc.inst_dec_spf.n12_c ), .F0(\up.n9171 ), 
    .F1(\up.n8743 ));
  up_mc_inst_dec_ae_SLICE_369 \up.mc.inst_dec_ae.SLICE_369 ( 
    .D1(\up.opc15_8[4] ), .C1(\up.mc.inst_dec_ae.n10413 ), 
    .B1(\up.n5_adj_806 ), .A1(\up.opc15_8[5] ), .D0(\opc15_8[2] ), 
    .C0(\up.opc15_8[3] ), .A0(\up.opc15_8[4] ), 
    .F0(\up.mc.inst_dec_ae.n10413 ), .F1(\up.mc.inst_dec_ae.n42 ));
  up_intctl_SLICE_371 \up.intctl.SLICE_371 ( .D1(itaken_N_690), 
    .C1(\up.intctl.itaken_N_689 ), .B1(\up.intctl.itaken_N_687 ), 
    .A1(\up.intctl.itaken_N_688 ), .D0(\up.n5101 ), .C0(\up.lic5 ), 
    .B0(\up.intctl.n6 ), .A0(\up.intctl.n5 ), .F0(\up.intctl.itaken_N_689 ), 
    .F1(itaken));
  up_intctl_c_intcoord_gen03_2__gen12_intflag_SLICE_372 
    \up.intctl.c_intcoord.gen03[2].gen12.intflag.SLICE_372 ( .D1(itaken), 
    .C1(itaken_N_690), .B1(irip), .D0(\up.intctl.ivsel_1__N_567 ), 
    .C0(\up.intctl.ivsel_1__N_566 ), 
    .B0(\up.intctl.c_intcoord.gen03[2].gen12.intflag.n9495 ), 
    .A0(\up.intctl.ivsel_1__N_565 ), .F0(itaken_N_690), 
    .F1(\up.intctl.c_intcoord.gen03[2].gen12.intflag.n10 ));
  up_intctl_SLICE_373 \up.intctl.SLICE_373 ( .D1(\up.intctl.irip_adj_746 ), 
    .C1(\up.intctl.ivsel_1__N_565 ), .B1(\up.intctl.n9226 ), .D0(irip), 
    .C0(\up.intctl.irr_adj_749 ), .B0(\up.intctl.imask[1] ), 
    .F0(\up.intctl.ivsel_1__N_565 ), 
    .F1(\up.intctl.c_intcoord.gen03[3].gen3.intflag.ivsel_3__N_562 ));
  up_intctl_c_intcoord_gen03_2__gen12_intflag_SLICE_374 
    \up.intctl.c_intcoord.gen03[2].gen12.intflag.SLICE_374 ( .D1(itaken), 
    .C1(\ivsel[1] ), .D0(\up.intctl.n2650 ), .C0(\up.intctl.ivsel_1__N_567 ), 
    .B0(\up.intctl.ivsel_1__N_565 ), .A0(irip), .F0(\ivsel[1] ), 
    .F1(\up.intctl.c_intcoord.gen03[1].gen12.intflag.n10 ));
  up_alu_SLICE_375 \up.alu.SLICE_375 ( .D1(\up.alu.c_arith_N_685 ), 
    .C1(\up.c_arith_N_686 ), .B1(\up.opc15_8[3] ), .A1(\up.flags[0] ), 
    .D0(\up.opc15_8[1] ), .C0(\opc15_8[2] ), .B0(\up.opc15_8[0] ), 
    .F0(\up.c_arith_N_686 ), .F1(\up.alu.c_arith ));
  up_alu_SLICE_376 \up.alu.SLICE_376 ( .D1(\opc15_8[2] ), .C1(\up.opc15_8[1] ), 
    .B1(\up.opc15_8[3] ), .A1(\up.opc15_8[0] ), .D0(\up.opc15_8[1] ), 
    .C0(\opc15_8[2] ), .B0(\up.flags[0] ), .A0(\up.opc15_8[0] ), 
    .F0(\up.alu.c_arith_N_685 ), .F1(\up.alu.n9557 ));
  sw_disp_SLICE_377 \sw_disp.SLICE_377 ( .D1(\sw_disp.cnt4[1] ), 
    .C1(\sw_disp.digitval_2__N_356 ), .B1(\sw_disp.digit_data[6] ), 
    .A1(\sw_disp.digit_data[2] ), .D0(\cnt4[0] ), .C0(\sw_disp.cnt4[1] ), 
    .B0(\sw_disp.digit_data[10] ), .A0(\sw_disp.digit_data[14] ), 
    .F0(\sw_disp.digitval_2__N_356 ), .F1(\sw_disp.digitval[2] ));
  sw_disp_SLICE_379 \sw_disp.SLICE_379 ( .D1(\sw_disp.cnt4[1] ), 
    .C1(\sw_disp.digitval_1__N_357 ), .B1(\sw_disp.digit_data[1] ), 
    .A1(\sw_disp.digit_data[5] ), .D0(\cnt4[0] ), .C0(\sw_disp.cnt4[1] ), 
    .B0(\sw_disp.digit_data[9] ), .A0(\sw_disp.digit_data[13] ), 
    .F0(\sw_disp.digitval_1__N_357 ), .F1(\sw_disp.digitval[1] ));
  sw_disp_SLICE_381 \sw_disp.SLICE_381 ( .D1(\sw_disp.cnt4[1] ), 
    .C1(\sw_disp.n11538 ), .B1(\sw_disp.digit_dp[1] ), 
    .A1(\sw_disp.digit_dp[0] ), .D0(\cnt4[0] ), .C0(\sw_disp.cnt4[1] ), 
    .B0(\sw_disp.digit_dp[2] ), .A0(\sw_disp.digit_dp[3] ), 
    .F0(\sw_disp.n11538 ), .F1(\sw_disp.n11541 ));
  sw_disp_SLICE_383 \sw_disp.SLICE_383 ( .D1(\sw_disp.cnt4[1] ), 
    .C1(\sw_disp.digitval_0__N_358 ), .B1(\sw_disp.digit_data[4] ), 
    .A1(\sw_disp.digit_data[0] ), .D0(\cnt4[0] ), .C0(\sw_disp.cnt4[1] ), 
    .B0(\sw_disp.digit_data[12] ), .A0(\sw_disp.digit_data[8] ), 
    .F0(\sw_disp.digitval_0__N_358 ), .F1(\sw_disp.digitval[0] ));
  sw_disp_SLICE_385 \sw_disp.SLICE_385 ( .D1(\sw_disp.cnt4[1] ), 
    .C1(\sw_disp.digitval_3__N_355 ), .B1(\sw_disp.digit_data[3] ), 
    .A1(\sw_disp.digit_data[7] ), .D0(\cnt4[0] ), .C0(\sw_disp.cnt4[1] ), 
    .B0(\sw_disp.digit_data[15] ), .A0(\sw_disp.digit_data[11] ), 
    .F0(\sw_disp.digitval_3__N_355 ), .F1(\sw_disp.digitval[3] ));
  glue_SLICE_387 \glue.SLICE_387 ( .D1(\glue.n10621 ), .C1(\glue.n10618 ), 
    .B1(\glue.reg_sel[1] ), .A1(\reg_sel[4] ), .D0(\spr_dout[10] ), 
    .C0(\glue.reg_sel[1] ), .A0(\glue.reg_sel[0] ), .F0(\glue.n10618 ), 
    .F1(extmem_10__N_240));
  glue_SLICE_389 \glue.SLICE_389 ( .D1(\glue.reg_sel[1] ), .C1(\glue.n10530 ), 
    .B1(\glue.n10533 ), .A1(\reg_sel[4] ), .C0(\glue.reg_sel[1] ), 
    .B0(\spr_dout[11] ), .A0(\glue.reg_sel[0] ), .F0(\glue.n10530 ), 
    .F1(extmem_11__N_237));
  glue_SLICE_391 \glue.SLICE_391 ( .D1(\glue.n10523 ), .C1(\glue.n10520 ), 
    .B1(\reg_sel[4] ), .A1(\glue.reg_sel[1] ), .D0(\glue.reg_sel[1] ), 
    .C0(\glue.reg_sel[0] ), .B0(\spr_dout[14] ), .F0(\glue.n10520 ), 
    .F1(extmem_14__N_231));
  up_SLICE_394 \up.SLICE_394 ( .D1(\addr[0] ), .C1(\addr[13] ), 
    .A1(sel_3__N_61), .D0(\up.pco[13] ), .C0(\up.addr_0__N_16 ), 
    .A0(\up.intmem[13] ), .F0(\addr[13] ), .F1(\icy40_fart.fart_dout_2__N_85 ));
  up_SLICE_396 \up.SLICE_396 ( .D1(sel_3__N_61), .C1(\addr[0] ), .B1(we), 
    .A1(\addr[13] ), .D0(\up.addr_0__N_16 ), .C0(\up.pco[0] ), 
    .B0(\up.intmem[0] ), .F0(\addr[0] ), .F1(\sw_disp.digit_data_0__N_307 ));
  icy40_fart_c_fart_transmitter_c_tx_rfifo_fifo_stage_1__ffsl_SLICE_397 
    \icy40_fart.c_fart_transmitter.c_tx_rfifo.fifo_stage[1].ffsl.SLICE_397 ( 
    .D0(we), .C0(\icy40_fart.n5213 ), .B0(\icy40_fart.full[1] ), 
    .F0(\icy40_fart.c_fart_transmitter.c_tx_rfifo.fifo_stage[1].ffsl.data_1__0__N_600 )
    );
  up_mc_inst_dec_ew_SLICE_398 \up.mc.inst_dec_ew.SLICE_398 ( .D1(n4), .C1(we), 
    .A1(\addr[13] ), .D0(\up.opc15_8[0] ), .C0(\up.we_N_662 ), 
    .B0(\up.mc.n11_adj_766 ), .A0(\up.state_1 ), .F0(we), .F1(br_wr));
  icy40_fart_c_fart_transmitter_c_tx_fsm_c_tx_baudtick_SLICE_399 
    \icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.SLICE_399 ( 
    .D1(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter[3] ), 
    .C1(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n9665 ), 
    .B1(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n11165 ), 
    .A1(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter[4] ), 
    .D0(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter[0] ), 
    .C0(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter[2] ), 
    .F0(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n9665 ), 
    .F1(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_tick_N_698 ));
  icy40_fart_c_fart_receiver_c_rx_fsm_SLICE_401 
    \icy40_fart.c_fart_receiver.c_rx_fsm.SLICE_401 ( 
    .DI1(\icy40_fart.c_fart_receiver.rx_sr_trans_N_697$n1 ), 
    .D1(\icy40_fart.c_fart_receiver.c_rx_fsm.n7 ), 
    .C1(\icy40_fart.c_fart_receiver.rx_tick ), 
    .D0(\icy40_fart.c_fart_receiver.rx_tick ), 
    .C0(\icy40_fart.c_fart_receiver.c_rx_fsm.n7 ), .LSR(reset), .CLK(clk), 
    .Q1(\icy40_fart.c_fart_receiver.rx_sr_trans ), 
    .F0(\icy40_fart.c_fart_receiver.rx_sr_trans_N_697 ), 
    .F1(\icy40_fart.c_fart_receiver.rx_sr_trans_N_697$n1 ));
  icy40_fart_c_fart_receiver_c_rx_fsm_SLICE_402 
    \icy40_fart.c_fart_receiver.c_rx_fsm.SLICE_402 ( 
    .D1(\icy40_fart.c_fart_receiver.rx_tick ), 
    .C1(\icy40_fart.c_fart_receiver.c_rx_fsm.n7 ), 
    .D0(\icy40_fart.c_fart_receiver.c_rx_fsm.rx_shift_cs[0] ), 
    .C0(\icy40_fart.c_fart_receiver.c_rx_fsm.rx_shift_cs[1] ), 
    .B0(\icy40_fart.c_fart_receiver.c_rx_fsm.rx_shift_cs[2] ), 
    .A0(\icy40_fart.c_fart_receiver.c_rx_fsm.rx_shift_cs[3] ), 
    .F0(\icy40_fart.c_fart_receiver.c_rx_fsm.n7 ), 
    .F1(\icy40_fart.c_fart_receiver.c_rx_fsm.rx_data_0__N_592 ));
  icy40_fart_c_fart_receiver_c_rx_fsm_c_rx_baudtick_SLICE_403 
    \icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.SLICE_403 ( 
    .D1(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n9658 ), 
    .C1(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n9656 ), 
    .B1(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter[5] ), 
    .A1(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter[4] ), 
    .D0(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter[0] ), 
    .C0(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter[2] ), 
    .F0(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n9656 ), 
    .F1(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n4840 ));
  up_SLICE_405 \up.SLICE_405 ( .D1(\up.vs ), .C1(n1265), .A1(\up.opcc[15] ), 
    .D0(\up.branch ), .C0(\up.opc15_8[6] ), .B0(\up.opc15_8[7] ), .A0(state_0), 
    .F0(n1265), .F1(n9879));
  up_SLICE_407 \up.SLICE_407 ( .D1(\up.n9443 ), .C1(\up.n974 ), 
    .B1(\up.a_1__N_396 ), .A1(\dout[1] ), .D0(\up.opc15_8[0] ), 
    .C0(\up.opc15_8[1] ), .F0(\up.n974 ), .F1(\up.a[1] ));
  up_SLICE_408 \up.SLICE_408 ( .D1(\up.n974 ), .C1(\up.a_1__N_396 ), 
    .B1(\up.n9443 ), .A1(\dout[7] ), .D0(\up.opc15_8[1] ), .C0(\opc15_8[2] ), 
    .B0(\up.opc15_8[3] ), .A0(\up.opc15_8[0] ), .F0(\up.a_1__N_396 ), 
    .F1(\up.a[7] ));
  up_SLICE_409 \up.SLICE_409 ( .D1(\up.opc15_8[1] ), .C1(\opc15_8[2] ), 
    .B1(\up.opc15_8[0] ), .A1(\up.flags[1] ), .D0(\opc15_8[2] ), 
    .C0(\up.opc15_8[1] ), .B0(\up.flags[2] ), .A0(\up.opc15_8[0] ), 
    .F0(\up.branch_N_681 ), .F1(\up.sc.branch_N_682 ));
  up_sc_SLICE_410 \up.sc.SLICE_410 ( .D1(\up.sc.branch_N_680 ), .C1(\up.o6 ), 
    .B1(\up.sc.branch_N_682 ), .A1(\up.branch_N_681 ), .D0(\extmem[14] ), 
    .C0(\up.opc15_8[7] ), .B0(state_0), .A0(\opcc[14] ), .F0(\up.o6 ), 
    .F1(\up.n5101 ));
  up_SLICE_411 \up.SLICE_411 ( .D1(\up.opc15_8[5] ), .C1(\up.n12 ), 
    .B1(\up.opc15_8[7] ), .A1(\up.opc15_8[3] ), .C0(\up.opc15_8[0] ), 
    .A0(\up.state_1 ), .F0(\up.n12 ), .F1(\up.n9607 ));
  up_mc_inst_dec_er_SLICE_412 \up.mc.inst_dec_er.SLICE_412 ( .D0(\up.n12 ), 
    .C0(\up.mc.n9609 ), .B0(\up.we_N_662 ), .A0(\up.mc.n11_adj_766 ), 
    .F0(\up.mc.inst_dec_er.n9611 ));
  up_SLICE_413 \up.SLICE_413 ( .D1(\reg_sel[4] ), .C1(extmem_1__N_261), 
    .B1(extmem_1__N_259), .A1(imx), .D0(n9868), .C0(\spr_dout[1] ), 
    .F0(extmem_1__N_261), .F1(\extmem[1] ));
  glue_SLICE_414 \glue.SLICE_414 ( .D0(\reg_sel[3] ), .C0(\glue.n10931 ), 
    .B0(\fart_dout[1] ), .A0(n9864), .F0(extmem_1__N_259));
  up_SLICE_416 \up.SLICE_416 ( .D1(\up.opc15_8[5] ), .C1(\up.n95 ), 
    .B1(\up.n2740 ), .A1(\up.opc15_8[4] ), .D0(state_0), .C0(\opc15_8[2] ), 
    .B0(\opcc[14] ), .A0(\extmem[14] ), .F0(\up.n95 ), .F1(\up.n10401 ));
  up_SLICE_417 \up.SLICE_417 ( .D1(\up.n2740 ), .C1(\up.n12_adj_781 ), 
    .B1(\up.n2747 ), .A1(\up.state_1 ), .D0(\extmem[14] ), 
    .C0(\up.opc15_8[7] ), .B0(state_0), .A0(\opcc[14] ), .F0(\up.n12_adj_781 ), 
    .F1(\up.n1269 ));
  up_SLICE_420 \up.SLICE_420 ( .D1(\up.n17 ), .C1(\up.n16_adj_783 ), 
    .B1(\up.n1269 ), .A1(\up.n4_c ), .D0(\extmem[14] ), .C0(\up.opc15_8[7] ), 
    .B0(state_0), .A0(\opcc[14] ), .F0(\up.n16_adj_783 ), .F1(\up.n1941 ));
  up_SLICE_421 \up.SLICE_421 ( .D1(\up.vs ), .C1(extmem_3__N_254), 
    .B1(\up.extmem_3__N_255 ), .A1(\ivselff[0] ), .D0(\reg_sel[4] ), 
    .C0(n10575), .B0(\up.is0 ), .A0(n10926), .F0(extmem_3__N_254), 
    .F1(\up.extmem[3] ));
  glue_SLICE_422 \glue.SLICE_422 ( .D0(\reg_sel[3] ), .C0(\glue.n10925 ), 
    .B0(n9864), .A0(\fart_dout[3] ), .F0(n10926));
  up_SLICE_423 \up.SLICE_423 ( .D1(\ivselff[2] ), .C1(\ivselff[1] ), 
    .D0(\ivselff[1] ), .C0(\ivselff[2] ), .F0(\up.extmem_3__N_255 ), 
    .F1(\up.extmem_4__N_252[1] ));
  up_SLICE_425 \up.SLICE_425 ( .D1(\reg_sel[4] ), .C1(\up.n10939 ), 
    .B1(\spr_dout[4] ), .A1(n9868), .D0(\reg_sel[3] ), .C0(n7_adj_812), 
    .B0(n9864), .A0(\fart_dout[4] ), .F0(\up.n10939 ), 
    .F1(\up.extmem_4__N_251 ));
  glue_SLICE_426 \glue.SLICE_426 ( .DI1(\glue.reg_sel_2__N_289 ), 
    .D1(\glue.reg_sel[2] ), .C1(br_rd_N_665), .B1(sel_3__N_61), 
    .A1(\addr[13] ), .D0(\glue.reg_sel[1] ), .C0(\glue.reg_sel[0] ), 
    .A0(\glue.reg_sel[2] ), .CLK(clk), .Q1(\glue.reg_sel[2] ), .F0(n9864), 
    .F1(\glue.reg_sel_2__N_289 ));
  glue_SLICE_428 \glue.SLICE_428 ( .D1(\spr_dout[3] ), .C1(n9868), 
    .D0(\glue.reg_sel[1] ), .C0(\glue.reg_sel[0] ), .B0(\reg_sel[3] ), 
    .A0(\glue.reg_sel[2] ), .F0(n9868), .F1(n10575));
  up_SLICE_429 \up.SLICE_429 ( .D1(\up.n7839 ), .C1(\extmem[4] ), 
    .B1(\up.intmem[4] ), .A1(\up.pi ), .D0(imx), .C0(\up.extmem_4__N_251 ), 
    .B0(\up.extmem_4__N_252[1] ), .A0(\up.extmem_4__N_253 ), .F0(\extmem[4] ), 
    .F1(\up.pc.n7850 ));
  up_SLICE_431 \up.SLICE_431 ( .D0(\up.n21 ), .C0(\up.n16_adj_786 ), 
    .F0(\up.n5004 ));
  up_SLICE_433 \up.SLICE_433 ( .D1(\up.opc15_8[7] ), .C1(\up.n5 ), 
    .B1(\up.n10430 ), .A1(\up.n9587 ), .D0(\up.opc15_8[6] ), .C0(state_0), 
    .B0(\extmem[12] ), .A0(\opcc[12] ), .F0(\up.n5 ), .F1(\up.n81 ));
  up_SLICE_434 \up.SLICE_434 ( .DI1(\up.is0.sig_061.FeedThruLUT ), 
    .D1(\up.is0 ), .D0(\din[8] ), .C0(\up.is0 ), .B0(state_0), .A0(\up.vs ), 
    .CLK(clk), .Q1(\up.vs ), .F0(\up.n9587 ), 
    .F1(\up.is0.sig_061.FeedThruLUT ));
  up_SLICE_435 \up.SLICE_435 ( .D1(\opc15_8[2] ), .C1(\up.opc15_8[7] ), 
    .B1(\up.opc15_8[3] ), .A1(\up.opc15_8[4] ), .D0(\up.opc15_8[6] ), 
    .C0(\opc15_8[2] ), .B0(\up.opc15_8[7] ), .A0(\up.opc15_8[4] ), 
    .F0(\up.n91 ), .F1(\up.n10404 ));
  up_SLICE_436 \up.SLICE_436 ( .D1(\up.n5004 ), .C1(\up.n103 ), 
    .B1(\up.n9551 ), .A1(\up.n91 ), .D0(\up.opc15_8[6] ), .C0(\up.opc15_8[3] ), 
    .A0(\up.opc15_8[4] ), .F0(\up.n103 ), .F1(\up.n94 ));
  up_SLICE_437 \up.SLICE_437 ( .D1(\opc15_8[2] ), .C1(\up.n9575 ), 
    .B1(\up.n10435 ), .A1(\up.n81 ), .D0(\up.opc15_8[1] ), 
    .C0(\up.opc15_8[5] ), .B0(\up.opc15_8[3] ), .F0(\up.n9575 ), 
    .F1(\up.n9184 ));
  up_SLICE_439 \up.SLICE_439 ( .D1(\up.n54 ), .C1(\up.n79 ), .D0(\up.n94 ), 
    .C0(\up.n9176 ), .B0(\up.n9184 ), .A0(\up.n33 ), .F0(\up.n79 ), 
    .F1(\up.intmem_ai_0__N_187 ));
  up_mc_inst_dec_ia_SLICE_440 \up.mc.inst_dec_ia.SLICE_440 ( .D1(\up.n10 ), 
    .C1(\up.n14_adj_805 ), .B1(\up.n9_adj_788 ), .A1(\up.state_1 ), 
    .D0(\up.opc15_8[6] ), .C0(\up.opc15_8[5] ), .B0(\up.opc15_8[7] ), 
    .A0(\up.opc15_8[4] ), .F0(\up.n14_adj_805 ), .F1(\up.n33 ));
  up_SLICE_441 \up.SLICE_441 ( .D1(\up.opc15_8[5] ), .C1(\up.n48 ), 
    .B1(\up.n10443 ), .A1(\up.n53 ), .D0(\din[9] ), .C0(\up.vs ), 
    .B0(\up.is0 ), .A0(state_0), .F0(\up.n48 ), .F1(\up.n65 ));
  up_SLICE_443 \up.SLICE_443 ( .D1(\up.opc15_8[6] ), .C1(\up.n10440 ), 
    .B1(\up.n10439 ), .A1(\up.opc15_8[5] ), .D0(\opc15_8[2] ), .C0(\up.n72 ), 
    .B0(\up.opc15_8[0] ), .A0(\up.n2750 ), .F0(\up.n10440 ), .F1(\up.n10446 ));
  up_SLICE_444 \up.SLICE_444 ( .D1(\opc15_8[2] ), .C1(\up.n2750 ), 
    .B1(\up.n9565 ), .A1(\up.opc15_8[0] ), .D0(\up.opc15_8[1] ), 
    .C0(\up.opc15_8[3] ), .A0(\up.opc15_8[4] ), .F0(\up.n2750 ), 
    .F1(\up.n1279 ));
  up_SLICE_446 \up.SLICE_446 ( .D1(\up.opc15_8[3] ), .C1(\up.n56 ), 
    .B1(\up.opc15_8[4] ), .A1(\opc15_8[2] ), .D0(\up.opc15_8[1] ), 
    .B0(\up.opc15_8[0] ), .F0(\up.n56 ), .F1(\up.n10439 ));
  up_SLICE_447 \up.SLICE_447 ( .D0(\up.n16_adj_786 ), .C0(\up.n33 ), 
    .B0(\up.n21 ), .F0(\up.n9599 ));
  up_mc_inst_dec_pf_SLICE_448 \up.mc.inst_dec_pf.SLICE_448 ( 
    .D1(\up.opc15_8[7] ), .C1(\up.n8792 ), .B1(\up.extmem[13] ), 
    .A1(\up.opc15_8[6] ), .D0(\din[9] ), .C0(\up.vs ), .B0(\up.is0 ), 
    .A0(state_0), .F0(\up.n8792 ), .F1(\up.n16_adj_786 ));
  up_SLICE_449 \up.SLICE_449 ( .D1(\up.opc15_8[7] ), .C1(\up.n10447 ), 
    .B1(\up.n9599 ), .A1(\up.n10446 ), .D0(\up.opc15_8[6] ), .C0(\up.n65 ), 
    .B0(\up.opc15_8[3] ), .A0(\up.opc15_8[4] ), .F0(\up.n10447 ), 
    .F1(\up.n54 ));
  up_SLICE_451 \up.SLICE_451 ( .D1(\opc15_8[2] ), .C1(\up.n8763 ), 
    .B1(\up.opc15_8[7] ), .A1(\up.opc15_8[4] ), .D0(\opcc[9] ), .C0(state_0), 
    .F0(\up.n8763 ), .F1(\up.n10405 ));
  up_SLICE_454 \up.SLICE_454 ( .D1(\up.opc15_8[0] ), .C1(\up.opc15_8[6] ), 
    .B1(\up.opc15_8[4] ), .A1(\up.state_1 ), .D0(\opc15_8[2] ), 
    .C0(\up.opc15_8[0] ), .A0(\up.state_1 ), .F0(\up.n53 ), .F1(\up.n10430 ));
  up_SLICE_455 \up.SLICE_455 ( .D1(\up.n33 ), .C1(\up.n9147 ), .B1(\up.n114 ), 
    .A1(\up.opc15_8[5] ), .D0(\up.opc15_8[6] ), .C0(\up.n10405 ), 
    .B0(\up.n10404 ), .A0(\up.n9573 ), .F0(\up.n9147 ), .F1(\up.n116 ));
  up_SLICE_459 \up.SLICE_459 ( .D1(\reg_sel[4] ), .C1(\up.n10937 ), 
    .B1(\spr_dout[5] ), .A1(n9868), .D0(\reg_sel[3] ), .C0(n7), .B0(n9864), 
    .A0(\fart_dout[5] ), .F0(\up.n10937 ), .F1(\up.extmem_5__N_248 ));
  glue_SLICE_460 \glue.SLICE_460 ( .D1(\glue.reg_sel[2] ), .C1(\glue.n10558 ), 
    .B1(\br_dout[5] ), .A1(\glue.n2388 ), .D0(\glue.reg_sel[1] ), 
    .C0(\glue.reg_sel[0] ), .B0(\switches_in[5] ), .F0(\glue.n10558 ), .F1(n7));
  up_SLICE_461 \up.SLICE_461 ( .D1(\extmem[14] ), .C1(\opc15_8[2] ), 
    .B1(state_0), .A1(\opcc[14] ), .D0(\opc15_8[2] ), .C0(\up.opc15_8[1] ), 
    .B0(\up.we_N_662 ), .A0(\up.n5111 ), .F0(n9221), .F1(\up.n9537 ));
  up_SLICE_464 \up.SLICE_464 ( .D1(\up.n7839 ), .C1(\extmem[5] ), 
    .B1(\up.intmem[5] ), .A1(\up.pi ), .D0(imx), .C0(\up.extmem_5__N_248 ), 
    .B0(\up.extmem_4__N_253 ), .A0(extmem_5__N_249), .F0(\extmem[5] ), 
    .F1(\up.pc.n7853 ));
  up_SLICE_467 \up.SLICE_467 ( .D1(\up.n7839 ), .C1(\up.pi ), .B1(\extmem[7] ), 
    .A1(\up.intmem[7] ), .D0(\up.intmem[7] ), .C0(\extmem[7] ), .B0(\up.pi ), 
    .A0(\up.n9108 ), .F0(\up.pci_15__N_189[15] ), .F1(\up.n7859 ));
  up_mc_inst_dec_pi_SLICE_468 \up.mc.inst_dec_pi.SLICE_468 ( 
    .D1(\up.pi_N_675 ), .C1(\up.mc.inst_dec_pi.pi_N_676 ), 
    .B1(\up.opc15_8[4] ), .A1(\up.opc15_8[5] ), .D0(\up.opc15_8[1] ), 
    .C0(\up.opc15_8[7] ), .B0(\up.state_1 ), .A0(\up.opc15_8[6] ), 
    .F0(\up.mc.inst_dec_pi.pi_N_676 ), .F1(\up.pi ));
  up_SLICE_469 \up.SLICE_469 ( .D1(\reg_sel[4] ), .C1(extmem_6__N_247), 
    .B1(extmem_6__N_245), .A1(imx), .D0(\spr_dout[6] ), .C0(n9868), 
    .F0(extmem_6__N_247), .F1(\extmem[6] ));
  glue_SLICE_470 \glue.SLICE_470 ( .D0(\reg_sel[3] ), .C0(\glue.n7_adj_729 ), 
    .B0(\fart_dout[6] ), .A0(n9864), .F0(extmem_6__N_245));
  up_pc_SLICE_472 \up.pc.SLICE_472 ( .D1(\up.pi ), .C1(\up.n7839 ), 
    .B1(\up.intmem[2] ), .A1(\extmem[2] ), .D0(\up.pci_8__N_196 ), 
    .B0(\up.n9108 ), .F0(\up.n7839 ), .F1(\up.pc.n7844 ));
  up_SLICE_473 \up.SLICE_473 ( .D1(\up.n974 ), .C1(\up.n9443 ), 
    .B1(\up.a_1__N_396 ), .A1(\dout[10] ), .D0(\extmem[11] ), 
    .C0(\opc15_8[2] ), .B0(state_0), .A0(\opcc[11] ), .F0(\up.n9443 ), 
    .F1(\up.a[10] ));
  up_SLICE_475 \up.SLICE_475 ( .D1(\up.pci_8__N_196 ), .C1(\up.pci_8__N_194 ), 
    .A1(\up.pci_15__N_189[15] ), .D0(\up.pi ), .C0(\up.vs ), 
    .B0(\up.intmem[8] ), .F0(\up.pci_8__N_194 ), .F1(\up.pci[8] ));
  up_SLICE_477 \up.SLICE_477 ( .D1(\up.n974 ), .C1(\up.n9443 ), 
    .B1(\up.a_1__N_396 ), .A1(\dout[12] ), .D0(\up.n9443 ), .C0(\up.n974 ), 
    .B0(\dout[9] ), .A0(\up.a_1__N_396 ), .F0(\up.a[9] ), .F1(\up.a[12] ));
  up_SLICE_479 \up.SLICE_479 ( .D1(\up.pi ), .C1(\up.extmem[9] ), 
    .B1(\up.intmem[9] ), .D0(\din[9] ), .C0(\up.is0 ), .B0(\up.vs ), 
    .F0(\up.extmem[9] ), .F1(\up.pci[9] ));
  up_pc_SLICE_480 \up.pc.SLICE_480 ( .D0(\up.pci_15__N_189[15] ), 
    .C0(\up.pci[9] ), .A0(\up.pci_8__N_196 ), .F0(\up.pc.n7593 ));
  up_SLICE_481 \up.SLICE_481 ( .D1(\up.pci_8__N_196 ), .C1(\up.pci[12] ), 
    .A1(\up.pci_15__N_189[15] ), .D0(\up.pi ), .C0(\extmem[12] ), 
    .B0(\up.intmem[12] ), .F0(\up.pci[12] ), .F1(\up.pc.n7587 ));
  up_SLICE_483 \up.SLICE_483 ( .D1(\up.pci_8__N_196 ), .C1(\up.pci[11] ), 
    .A1(\up.pci_15__N_189[15] ), .D0(\up.pi ), .C0(\extmem[11] ), 
    .B0(\up.intmem[11] ), .F0(\up.pci[11] ), .F1(\up.pc.n7589 ));
  up_SLICE_485 \up.SLICE_485 ( .D1(\up.pci_15__N_189[15] ), .C1(\up.pci[14] ), 
    .B1(\up.pci_8__N_196 ), .D0(\extmem[14] ), .C0(\up.pi ), 
    .A0(\up.intmem[14] ), .F0(\up.pci[14] ), .F1(\up.pc.n7583 ));
  up_SLICE_487 \up.SLICE_487 ( .D1(\up.pci_15__N_189[15] ), 
    .C1(\up.pci_13__N_191 ), .B1(\up.pci_8__N_196 ), .D0(\up.pi ), 
    .C0(\up.vs ), .A0(\up.intmem[13] ), .F0(\up.pci_13__N_191 ), 
    .F1(\up.pci[13] ));
  up_SLICE_489 \up.SLICE_489 ( .D1(\reg_sel[4] ), .C1(extmem_7__N_244), 
    .B1(imx), .A1(extmem_7__N_242), .D0(n9868), .B0(\spr_dout[7] ), 
    .F0(extmem_7__N_244), .F1(\extmem[7] ));
  glue_SLICE_490 \glue.SLICE_490 ( .D0(n9864), .C0(\glue.n7_adj_730 ), 
    .B0(\reg_sel[3] ), .A0(\fart_dout[7] ), .F0(extmem_7__N_242));
  up_SLICE_491 \up.SLICE_491 ( .D1(\up.pci_15__N_189[15] ), 
    .C1(\up.pci_15__N_188 ), .A1(\up.pci_8__N_196 ), .D0(\up.intmem[15] ), 
    .C0(\up.pi ), .A0(\up.vs ), .F0(\up.pci_15__N_188 ), .F1(\up.pci[15] ));
  up_stackpointer_SLICE_494 \up.stackpointer.SLICE_494 ( .D1(\up.n1279 ), 
    .C1(\up.stackpointer.sp_c[0] ), .D0(\up.n1116[5] ), .C0(\up.n1279 ), 
    .B0(\dout[7] ), .F0(\up.stackpointer.n7564 ), .F1(\up.stackpointer.n7579 ));
  up_SLICE_495 \up.SLICE_495 ( .D1(\addr[13] ), .C1(n4), .A1(we), 
    .D0(\up.intmem[15] ), .C0(\up.addr[14] ), .B0(\up.pco[15] ), 
    .A0(\up.addr_0__N_16 ), .F0(n4), .F1(clk_enable_5));
  up_SLICE_497 \up.SLICE_497 ( .D1(extmem_2__N_256), .C1(extmem_2__N_258), 
    .B1(\reg_sel[4] ), .A1(imx), .D0(n9868), .C0(\spr_dout[2] ), 
    .F0(extmem_2__N_258), .F1(\extmem[2] ));
  glue_SLICE_498 \glue.SLICE_498 ( .D0(\reg_sel[3] ), .C0(\glue.n10933 ), 
    .B0(\fart_dout[2] ), .A0(n9864), .F0(extmem_2__N_256));
  up_SLICE_501 \up.SLICE_501 ( .D1(\up.opc15_8[7] ), .C1(\up.n10414 ), 
    .B1(\up.stackpointer.n10415 ), .A1(\up.stackpointer.n9559 ), 
    .D0(\up.opc15_8[0] ), .C0(\opc15_8[2] ), .B0(\up.opc15_8[6] ), 
    .A0(\up.opc15_8[4] ), .F0(\up.n10414 ), .F1(\up.stackpointer.sp_0__N_138 ));
  up_SLICE_503 \up.SLICE_503 ( .D1(\reg_sel[4] ), .C1(extmem_0__N_264), 
    .B1(imx), .A1(extmem_0__N_262), .D0(\spr_dout[0] ), .C0(n9868), 
    .F0(extmem_0__N_264), .F1(\extmem[0] ));
  glue_SLICE_504 \glue.SLICE_504 ( .D0(\reg_sel[3] ), .C0(\glue.n10923 ), 
    .B0(\fart_dout[0] ), .A0(n9864), .F0(extmem_0__N_262));
  up_SLICE_505 \up.SLICE_505 ( .D1(\up.opc15_8[0] ), .C1(\up.n2747 ), 
    .B1(\up.state_1 ), .D0(\opc15_8[2] ), .C0(\up.opc15_8[5] ), 
    .B0(\up.opc15_8[3] ), .A0(\up.opc15_8[4] ), .F0(\up.n2747 ), 
    .F1(\up.n4_c ));
  up_SLICE_507 \up.SLICE_507 ( .D1(\up.is0 ), .C1(\din[13] ), .A1(\up.vs ), 
    .D0(\glue.din_13__N_22 ), .C0(extmem_10__N_239), .B0(\glue.din_13__N_21 ), 
    .A0(\reg_sel[4] ), .F0(\din[13] ), .F1(\up.extmem[13] ));
  up_SLICE_509 \up.SLICE_509 ( .D1(\up.addr_0__N_16 ), .C1(\up.intmem[2] ), 
    .A1(\up.pco[2] ), .D0(\up.intmem[1] ), .C0(\up.addr_0__N_16 ), 
    .A0(\up.pco[1] ), .F0(\addr[1] ), .F1(\addr[2] ));
  up_SLICE_513 \up.SLICE_513 ( .D1(\up.ai[1] ), .C1(\up.extmem[8] ), 
    .B1(\up.intmem[8] ), .A1(\up.ai_0__N_71 ), .D0(\up.is0 ), .C0(\din[8] ), 
    .A0(\up.vs ), .F0(\up.extmem[8] ), .F1(\up.n11502 ));
  glue_SLICE_514 \glue.SLICE_514 ( .D1(\glue.din_8__N_28 ), 
    .C1(\glue.din_8__N_26 ), .B1(\reg_sel[4] ), .A1(extmem_10__N_239), 
    .D0(\glue.reg_sel[1] ), .C0(\glue.reg_sel[0] ), .B0(\br_dout[8] ), 
    .F0(\glue.din_8__N_26 ), .F1(\din[8] ));
  up_SLICE_515 \up.SLICE_515 ( .D1(\up.vs ), .C1(\din[15] ), .B1(\up.is0 ), 
    .D0(extmem_10__N_239), .C0(\glue.din_15__N_19 ), .B0(\glue.din_15__N_18 ), 
    .A0(\reg_sel[4] ), .F0(\din[15] ), .F1(\up.extmem[15] ));
  up_mc_inst_dec_iee_SLICE_518 \up.mc.inst_dec_iee.SLICE_518 ( 
    .D1(\opc15_8[2] ), .C1(\up.n12_adj_804 ), .B1(\up.opc15_8[1] ), 
    .A1(\up.opc15_8[3] ), .D0(\up.opc15_8[5] ), .C0(\up.opc15_8[6] ), 
    .B0(\up.opc15_8[4] ), .A0(\up.opc15_8[7] ), .F0(\up.n12_adj_804 ), 
    .F1(\up.n8066 ));
  up_status_SLICE_519 \up.status.SLICE_519 ( .D1(\up.state_1 ), 
    .C1(\up.se_N_668 ), .B1(\up.se_N_667 ), .D0(\up.opc15_8[6] ), 
    .C0(\up.opc15_8[5] ), .B0(\up.opc15_8[7] ), .A0(\up.opc15_8[4] ), 
    .F0(\up.se_N_668 ), .F1(\up.status.n16 ));
  up_sc_SLICE_521 \up.sc.SLICE_521 ( .D1(\up.opc15_8[6] ), .C1(\up.branch ), 
    .B1(\up.opc15_8[7] ), .A1(\up.state_1 ), .D0(\up.sc.branch_N_682 ), 
    .C0(\up.sc.branch_N_680 ), .B0(\up.branch_N_681 ), .F0(\up.branch ), 
    .F1(\up.lic5 ));
  up_mc_inst_dec_oe_SLICE_522 \up.mc.inst_dec_oe.SLICE_522 ( 
    .D1(\up.opc15_8[6] ), .C1(\up.opc15_8[5] ), .B1(\up.opc15_8[7] ), 
    .A1(state_r), .D0(\up.branch ), .C0(\up.opc15_8[6] ), .B0(\up.state_1 ), 
    .A0(\up.opc15_8[7] ), .F0(\up.n19_adj_798 ), .F1(\up.n9565 ));
  up_pc_SLICE_523 \up.pc.SLICE_523 ( .D1(\up.pci_8__N_196 ), .C1(\up.n9108 ), 
    .D0(itaken), .C0(\up.pc.n9441 ), .B0(\up.pi_N_675 ), .A0(\up.is0 ), 
    .F0(\up.n9108 ), .F1(\up.pc.n9128 ));
  up_pc_SLICE_525 \up.pc.SLICE_525 ( .D1(\up.pci_15__N_189[15] ), 
    .C1(\up.pc.n8 ), .B1(\up.pci_8__N_196 ), .D0(\extmem[10] ), .C0(\up.pi ), 
    .A0(\up.intmem[10] ), .F0(\up.pc.n8 ), .F1(\up.pc.n8211 ));
  up_pc_SLICE_527 \up.pc.SLICE_527 ( .D1(\up.n9503 ), .C1(\up.n12_adj_800 ), 
    .B1(\up.n8741 ), .A1(\up.pc.n9112 ), .D0(\up.opc15_8[6] ), 
    .C0(\up.opc15_8[5] ), .B0(\up.opc15_8[7] ), .A0(\up.state_1 ), 
    .F0(\up.n12_adj_800 ), .F1(\up.pc.n9441 ));
  up_mc_inst_dec_pf_SLICE_528 \up.mc.inst_dec_pf.SLICE_528 ( .D1(\opc15_8[2] ), 
    .C1(\up.mc.inst_dec_pf.n9473 ), .B1(\up.opc15_8[6] ), .A1(\up.opc15_8[5] ), 
    .D0(\up.opc15_8[7] ), .B0(\up.state_1 ), .F0(\up.mc.inst_dec_pf.n9473 ), 
    .F1(\up.n8741 ));
  up_pc_SLICE_529 \up.pc.SLICE_529 ( .D1(\up.opc15_8[6] ), .C1(\up.n40 ), 
    .A1(\up.opc15_8[7] ), .D0(\up.state_1 ), .C0(\up.opc15_8[5] ), 
    .A0(state_0), .F0(\up.n40 ), .F1(\up.pc.n9112 ));
  up_mc_inst_dec_pf_SLICE_530 \up.mc.inst_dec_pf.SLICE_530 ( .D1(\up.n9503 ), 
    .C1(\up.n9507 ), .B1(\up.n12_adj_800 ), .A1(\up.n40 ), .D0(state_0), 
    .C0(\extmem[14] ), .B0(\opcc[14] ), .A0(\up.opc15_8[7] ), .F0(\up.n9507 ), 
    .F1(\up.n2696 ));
  up_pc_SLICE_531 \up.pc.SLICE_531 ( .D1(\up.n24 ), .C1(\up.n14_adj_801 ), 
    .B1(\up.n9581 ), .A1(\up.int ), .D0(\up.opc15_8[6] ), .C0(\up.opc15_8[5] ), 
    .B0(\up.opc15_8[7] ), .A0(\up.state_1 ), .F0(\up.n14_adj_801 ), 
    .F1(\up.pc.pco_0__N_228 ));
  up_intctl_SLICE_532 \up.intctl.SLICE_532 ( .D1(\up.mc.inst_dec_er.n27 ), 
    .C1(\up.int ), .B1(\up.mc.inst_dec_er.n9611 ), .A1(\up.n5314 ), 
    .D0(\up.is0 ), .C0(itaken), .F0(\up.int ), .F1(br_rd_N_665));
  up_pc_SLICE_533 \up.pc.SLICE_533 ( .D1(\up.opc15_8[5] ), 
    .C1(\up.n13_adj_802 ), .A1(\up.n4_adj_799 ), .D0(\extmem[11] ), 
    .C0(\up.opc15_8[4] ), .B0(\opcc[11] ), .A0(state_0), .F0(\up.n13_adj_802 ), 
    .F1(\up.we_N_662 ));
  up_pc_SLICE_534 \up.pc.SLICE_534 ( .DI1(opcc_14__N_266), .D1(\extmem[14] ), 
    .C1(\opcc[14] ), .B1(n1265), .D0(state_0), .C0(\extmem[14] ), 
    .B0(\opcc[14] ), .A0(\up.opc15_8[7] ), .CLK(clk), .Q1(\opcc[14] ), 
    .F0(\up.n4_adj_799 ), .F1(opcc_14__N_266));
  up_mc_inst_dec_er_SLICE_536 \up.mc.inst_dec_er.SLICE_536 ( 
    .D1(\up.opc15_8[5] ), .C1(\up.mc.n6_adj_758 ), .B1(state_r), 
    .A1(\up.n4_adj_799 ), .D0(\din[9] ), .C0(\up.is0 ), .B0(state_0), 
    .A0(\up.vs ), .F0(\up.mc.n6_adj_758 ), .F1(\up.mc.n9609 ));
  up_mc_inst_dec_spf_SLICE_537 \up.mc.inst_dec_spf.SLICE_537 ( 
    .D1(\up.opc15_8[3] ), .C1(\up.n2784 ), .B1(\up.mc.n11 ), .A1(\up.n9587 ), 
    .D0(\up.opc15_8[5] ), .C0(\up.opc15_8[6] ), .B0(\up.opc15_8[7] ), 
    .A0(\up.opc15_8[4] ), .F0(\up.n2784 ), .F1(\up.mc.inst_dec_spf.n9211 ));
  up_mc_inst_dec_spf_SLICE_538 \up.mc.inst_dec_spf.SLICE_538 ( 
    .D1(\up.opc15_8[0] ), .C1(\up.mc.n11 ), .B1(\up.mc.n14_c ), 
    .A1(\up.state_2 ), .D0(\up.opc15_8[1] ), .C0(\extmem[10] ), 
    .B0(\opcc[10] ), .A0(state_0), .F0(\up.mc.n11 ), .F1(\up.mc.n9224 ));
  up_mc_inst_dec_se_SLICE_539 \up.mc.inst_dec_se.SLICE_539 ( .D1(\up.state_1 ), 
    .C1(\up.se_N_667 ), .B1(\up.se_N_666 ), .A1(\up.se_N_668 ), 
    .D0(\up.opc15_8[6] ), .C0(\up.opc15_8[5] ), .B0(\up.opc15_8[7] ), 
    .A0(\up.opc15_8[4] ), .F0(\up.se_N_667 ), .F1(\up.se ));
  up_mc_inst_dec_rti_SLICE_541 \up.mc.inst_dec_rti.SLICE_541 ( .D1(irip), 
    .C1(\up.n2568 ), .D0(\opc15_8[2] ), .C0(\up.n5111 ), .B0(\up.we_N_662 ), 
    .A0(\up.opc15_8[1] ), .F0(\up.n2568 ), .F1(\up.intctl.c_intcoord.n5072 ));
  up_mc_inst_dec_pf_SLICE_543 \up.mc.inst_dec_pf.SLICE_543 ( 
    .D1(\up.n16_adj_786 ), .C1(\up.mc.inst_dec_pf.n9190 ), 
    .B1(\up.n12_adj_800 ), .A1(\up.n8_adj_790 ), .D0(state_0), 
    .C0(\up.opc15_8[5] ), .B0(\up.opc15_8[7] ), .A0(\up.opc15_8[6] ), 
    .F0(\up.mc.inst_dec_pf.n9190 ), .F1(\up.n9581 ));
  up_mc_inst_dec_pf_SLICE_545 \up.mc.inst_dec_pf.SLICE_545 ( .D1(\up.n8741 ), 
    .C1(\up.pi_N_675 ), .D0(\up.branch ), .C0(\up.opc15_8[6] ), 
    .B0(\up.opc15_8[7] ), .A0(state_0), .F0(\up.pi_N_675 ), .F1(\up.n24 ));
  up_mc_inst_dec_iw_SLICE_549 \up.mc.inst_dec_iw.SLICE_549 ( .D1(\up.mc.n11 ), 
    .C1(\up.ai_1__N_70 ), .B1(\up.n13_adj_802 ), .A1(\up.n12 ), 
    .D0(\up.opc15_8[6] ), .C0(\up.opc15_8[5] ), .B0(\up.opc15_8[7] ), 
    .F0(\up.ai_1__N_70 ), .F1(\up.mc.inst_dec_iw.iw_N_669 ));
  up_mc_inst_dec_ir_SLICE_553 \up.mc.inst_dec_ir.SLICE_553 ( 
    .D1(\up.opc15_8[1] ), .C1(\up.state_1 ), .D0(state_0), 
    .C0(\up.mc.ir_N_673 ), .B0(\up.state_1 ), 
    .A0(\up.mc.inst_dec_ir.ir_N_674 ), .F0(\up.ir ), .F1(\up.mc.n5105 ));
  up_mc_inst_dec_ia_SLICE_554 \up.mc.inst_dec_ia.SLICE_554 ( .D1(\opc15_8[2] ), 
    .C1(\up.mc.n14_c ), .B1(\up.opc15_8[3] ), .A1(\up.n5_adj_806 ), 
    .D0(\up.opc15_8[6] ), .C0(\up.opc15_8[5] ), .B0(\up.opc15_8[4] ), 
    .A0(\up.opc15_8[7] ), .F0(\up.mc.n14_c ), .F1(\up.mc.ir_N_673 ));
  up_mc_inst_dec_ia_SLICE_555 \up.mc.inst_dec_ia.SLICE_555 ( .D1(state_r), 
    .C1(\up.n5_adj_806 ), .B1(\up.n12_adj_804 ), .A1(\up.n6_adj_803 ), 
    .D0(\up.opc15_8[0] ), .C0(\up.opc15_8[1] ), .F0(\up.n5_adj_806 ), 
    .F1(\up.n9_adj_807 ));
  up_alu_SLICE_556 \up.alu.SLICE_556 ( .D1(state_r), .C1(\up.n6_adj_803 ), 
    .B1(\up.n12_adj_804 ), .A1(\up.n5_adj_797 ), .D0(\extmem[11] ), 
    .C0(state_0), .B0(\opc15_8[2] ), .A0(\opcc[11] ), .F0(\up.n6_adj_803 ), 
    .F1(\up.imask_0__N_576 ));
  up_mc_inst_dec_ia_SLICE_557 \up.mc.inst_dec_ia.SLICE_557 ( 
    .D1(\up.n5_adj_806 ), .C1(\up.mc.ai_1__N_68 ), .B1(\up.n6_adj_803 ), 
    .A1(\up.n14_adj_796 ), .D0(\up.opc15_8[1] ), .C0(\up.mc.n9224 ), 
    .B0(\up.state_1 ), .A0(\up.n2784 ), .F0(\up.mc.ai_1__N_68 ), 
    .F1(\up.ai_0__N_71 ));
  up_mc_inst_dec_ew_SLICE_561 \up.mc.inst_dec_ew.SLICE_561 ( 
    .D1(\up.opc15_8[3] ), .C1(\up.mc.ai_1__N_69 ), .B1(\up.n2784 ), 
    .A1(\up.mc.n11_adj_766 ), .D0(\up.state_1 ), .C0(\up.opc15_8[0] ), 
    .F0(\up.mc.ai_1__N_69 ), .F1(\up.mc.iw_N_671 ));
  up_mc_inst_dec_ai_SLICE_562 \up.mc.inst_dec_ai.SLICE_562 ( 
    .D1(\up.ai_0__N_71 ), .C1(\up.ai[1] ), .B1(\up.intmem[2] ), 
    .A1(\extmem[2] ), .D0(\up.mc.ai_1__N_68 ), 
    .C0(\up.mc.inst_dec_ai.ai_1__N_67 ), .B0(\up.mc.ai_1__N_69 ), 
    .A0(\up.ai_1__N_70 ), .F0(\up.ai[1] ), .F1(\up.n11472 ));
  up_mc_inst_dec_ew_SLICE_564 \up.mc.inst_dec_ew.SLICE_564 ( 
    .D1(\up.opc15_8[0] ), .C1(\up.mc.n11_adj_766 ), .B1(\up.state_2 ), 
    .A1(\up.mc.n14_c ), .D0(\up.opc15_8[1] ), .C0(\opcc[10] ), 
    .B0(\extmem[10] ), .A0(state_0), .F0(\up.mc.n11_adj_766 ), 
    .F1(\up.mc.inst_dec_ai.ai_1__N_67 ));
  glue_SLICE_568 \glue.SLICE_568 ( .D1(sel_3__N_61), .C1(\addr[0] ), 
    .B1(\addr[13] ), .A1(we), .C0(br_rd_N_665), .B0(n4), .A0(\addr[13] ), 
    .F0(br_rd), .F1(\sw_disp.digit_dp_0__N_311 ));
  up_mc_inst_dec_ce_SLICE_573 \up.mc.inst_dec_ce.SLICE_573 ( 
    .D1(\up.opc15_8[1] ), .C1(\up.opc15_8[3] ), .B1(\opc15_8[2] ), 
    .A1(\dout[0] ), .D0(\up.opc15_8[3] ), .C0(\up.opc15_8[1] ), 
    .B0(\up.n14_adj_796 ), .A0(\opc15_8[2] ), .F0(\up.n9158 ), .F1(\up.a[0] ));
  up_mc_inst_dec_ae_SLICE_575 \up.mc.inst_dec_ae.SLICE_575 ( 
    .D1(\up.opc15_8[0] ), .C1(\up.mc.inst_dec_ae.n2901 ), .B1(\up.opc15_8[5] ), 
    .D0(\up.opc15_8[1] ), .C0(\up.opc15_8[4] ), .B0(\opc15_8[2] ), 
    .A0(\up.opc15_8[3] ), .F0(\up.mc.inst_dec_ae.n2901 ), 
    .F1(\up.mc.inst_dec_ae.n2904 ));
  up_mc_inst_dec_ae_SLICE_577 \up.mc.inst_dec_ae.SLICE_577 ( .D1(\opc15_8[2] ), 
    .C1(\up.opc15_8[6] ), .A1(\up.opc15_8[4] ), .D0(\up.opc15_8[4] ), 
    .C0(\opc15_8[2] ), .A0(\up.state_2 ), .F0(\up.mc.inst_dec_ae.n8 ), 
    .F1(\up.stackpointer.n10415 ));
  up_mc_inst_dec_ae_SLICE_578 \up.mc.inst_dec_ae.SLICE_578 ( 
    .D1(\up.opc15_8[7] ), .C1(\up.mc.inst_dec_ae.n10909 ), 
    .B1(\up.mc.inst_dec_ae.n7 ), .A1(\up.mc.inst_dec_ae.n8 ), 
    .D0(\up.opc15_8[6] ), .C0(\up.mc.inst_dec_ae.n2904 ), 
    .B0(\up.mc.inst_dec_ae.n42 ), .A0(\up.state_1 ), 
    .F0(\up.mc.inst_dec_ae.n10909 ), .F1(\up.dout_0__N_60 ));
  up_intctl_SLICE_579 \up.intctl.SLICE_579 ( .D1(\up.is0 ), 
    .C1(\up.intctl.n9523 ), .B1(\up.intctl.irip_c ), .A1(\up.vs ), 
    .D0(\up.intctl.is2 ), .B0(\up.intctl.intinh_1 ), .F0(\up.intctl.n9523 ), 
    .F1(\up.intctl.ivsel_1__N_567 ));
  up_intctl_SLICE_581 \up.intctl.SLICE_581 ( .D1(irip), .C1(\up.intctl.n2650 ), 
    .D0(\up.intctl.intinh_1 ), 
    .C0(\up.intctl.c_intcoord.gen03[0].gen0.intflag.n9485 ), 
    .B0(\up.intctl.is2 ), .A0(imx), .F0(\up.intctl.n2650 ), 
    .F1(\up.intctl.ivsel_1__N_566 ));
  up_intctl_SLICE_583 \up.intctl.SLICE_583 ( .D1(\up.lic5 ), 
    .C1(\up.intctl.n5 ), .A1(\up.intctl.intinh_1 ), .D0(\up.opc15_8[6] ), 
    .C0(\up.opc15_8[7] ), .B0(\up.state_1 ), .F0(\up.intctl.n5 ), .F1(n8));
  up_intctl_SLICE_585 \up.intctl.SLICE_585 ( 
    .D1(\up.intctl.c_intcoord.gen03[1].gen12.intflag.red0 ), 
    .C1(\up.intctl.c_intcoord.gen03[1].gen12.intflag.red1 ), .D0(itaken_N_690), 
    .C0(irip), .F0(\up.intctl.ivsel[2] ), 
    .F1(\up.intctl.c_intcoord.gen03[1].gen12.intflag.red ));
  up_intctl_SLICE_587 \up.intctl.SLICE_587 ( .D1(\up.intctl.n2650 ), 
    .C1(\up.intctl.n9117 ), .B1(\up.intctl.n2772 ), 
    .A1(\up.intctl.ivsel_1__N_567 ), .D0(irip_adj_811), 
    .C0(\up.intctl.irip_adj_746 ), .B0(\up.intctl.imask[3] ), 
    .A0(\up.intctl.irr ), .F0(\up.intctl.n9117 ), 
    .F1(\up.intctl.itaken_N_687 ));
  up_intctl_SLICE_589 \up.intctl.SLICE_589 ( 
    .DI1(\up.intctl.c_intcoord.gen03[3].gen3.intflag.irr_N_723 ), 
    .D1(\up.intctl.c_intcoord.gen03[3].gen3.intflag.n10 ), 
    .C1(\up.n9_adj_807 ), .B1(\up.intctl.irr ), 
    .A1(\up.intctl.c_intcoord.gen03[3].gen3.intflag.red ), .D0(irip_adj_811), 
    .C0(irip), .B0(\up.intctl.imask[3] ), .A0(\up.intctl.irr ), .CLK(clk), 
    .Q1(\up.intctl.irr ), .F0(\up.intctl.n9226 ), 
    .F1(\up.intctl.c_intcoord.gen03[3].gen3.intflag.irr_N_723 ));
  up_intctl_c_intcoord_gen03_3__gen3_intflag_SLICE_591 
    \up.intctl.c_intcoord.gen03[3].gen3.intflag.SLICE_591 ( .D1(itaken), 
    .C1(\ivsel[3] ), .D0(\up.intctl.ivsel_1__N_567 ), 
    .C0(\up.intctl.c_intcoord.gen03[3].gen3.intflag.ivsel_3__N_562 ), 
    .B0(\ivsel[0] ), .A0(\up.intctl.ivsel[2] ), .F0(\ivsel[3] ), 
    .F1(\up.intctl.c_intcoord.gen03[3].gen3.intflag.n10 ));
  up_intctl_c_intcoord_gen03_0__gen0_intflag_SLICE_593 
    \up.intctl.c_intcoord.gen03[0].gen0.intflag.SLICE_593 ( .D0(itaken), 
    .C0(\ivsel[0] ), .F0(\up.intctl.c_intcoord.gen03[0].gen0.intflag.n10 ));
  up_intctl_c_intcoord_gen03_0__gen0_intflag_SLICE_594 
    \up.intctl.c_intcoord.gen03[0].gen0.intflag.SLICE_594 ( 
    .D1(\up.intctl.c_intcoord.gen03[0].gen0.intflag.irr ), 
    .C1(\up.intctl.c_intcoord.gen03[0].gen0.intflag.ivsel_0__N_568 ), 
    .B1(\up.intctl.intinh_1 ), .A1(\up.is0 ), .D0(\up.vs ), 
    .C0(\up.intctl.imask[0] ), .B0(\up.intctl.is2 ), .A0(irip), 
    .F0(\up.intctl.c_intcoord.gen03[0].gen0.intflag.ivsel_0__N_568 ), 
    .F1(\ivsel[0] ));
  up_alu_SLICE_595 \up.alu.SLICE_595 ( .D1(\opc15_8[2] ), .C1(\up.opc15_8[3] ), 
    .B1(\up.opc15_8[1] ), .A1(\up.opc15_8[0] ), .D0(\up.alu.b_0__N_413 ), 
    .C0(\up.intmem[8] ), .F0(\up.alu.b[8] ), .F1(\up.alu.b_0__N_413 ));
  up_alu_SLICE_597 \up.alu.SLICE_597 ( .D1(\dout[0] ), 
    .C1(\up.alu.c_shift_N_684 ), .B1(\dout[15] ), .A1(\up.opc15_8[0] ), 
    .D0(\extmem[11] ), .C0(\opc15_8[2] ), .B0(state_0), .A0(\opcc[11] ), 
    .F0(\up.alu.c_shift_N_684 ), .F1(\up.alu.c_shift ));
  up_alu_SLICE_599 \up.alu.SLICE_599 ( .D1(\up.opc15_8[0] ), 
    .C1(\up.alu.shift_0__N_544 ), .B1(\up.alu.c_shift_N_684 ), .A1(\dout[1] ), 
    .D0(\up.opc15_8[1] ), .B0(\up.flags[0] ), .F0(\up.alu.shift_0__N_544 ), 
    .F1(\up.alu.shift[0] ));
  up_alu_SLICE_600 \up.alu.SLICE_600 ( .D1(\up.alu.shift[0] ), 
    .C1(\up.alu.logic[0] ), .A1(\opc15_8[2] ), .D0(\up.logic_0__N_526 ), 
    .C0(\up.alu.logic_0__N_527 ), .B0(\dout[0] ), .A0(\up.intmem[0] ), 
    .F0(\up.alu.logic[0] ), .F1(\up.alu.n2067 ));
  up_alu_SLICE_601 \up.alu.SLICE_601 ( .D1(\up.opc15_8[0] ), 
    .C1(\up.alu.c_shift_N_684 ), .B1(\dout[2] ), .A1(\dout[4] ), 
    .D0(\up.alu.c_shift_N_684 ), .C0(\up.opc15_8[0] ), .B0(\dout[0] ), 
    .A0(\dout[2] ), .F0(\up.alu.shift[1] ), .F1(\up.alu.shift[3] ));
  up_alu_SLICE_602 \up.alu.SLICE_602 ( .C1(\up.alu.logic[1] ), 
    .B1(\up.alu.shift[1] ), .A1(\opc15_8[2] ), .D0(\up.logic_0__N_526 ), 
    .C0(\up.alu.logic_0__N_527 ), .B0(\dout[1] ), .A0(\up.intmem[1] ), 
    .F0(\up.alu.logic[1] ), .F1(\up.alu.n2097 ));
  up_alu_SLICE_603 \up.alu.SLICE_603 ( .D1(\opc15_8[2] ), .C1(\up.alu.n222 ), 
    .B1(\up.n5_adj_806 ), .A1(\up.alu.n10915 ), .D0(\up.alu.sum[15]_keep ), 
    .C0(\dout[15] ), .B0(\up.intmem[15] ), .F0(\up.alu.n222 ), 
    .F1(\up.status_in_1__N_65 ));
  up_alu_SLICE_605 \up.alu.SLICE_605 ( .D1(\up.opc15_8[0] ), 
    .C1(\up.alu.sum[15]_keep ), .B1(\dout[15] ), .A1(\up.intmem[15] ), 
    .D0(\dout[1] ), .C0(\up.opc15_8[0] ), .B0(\dout[3] ), 
    .A0(\up.alu.c_shift_N_684 ), .F0(\up.alu.shift[2] ), .F1(\up.alu.n10915 ));
  up_alu_SLICE_606 \up.alu.SLICE_606 ( .D1(\opc15_8[2] ), 
    .C1(\up.alu.logic[2] ), .A1(\up.alu.shift[2] ), 
    .D0(\up.alu.logic_0__N_527 ), .C0(\up.logic_0__N_526 ), .B0(\dout[2] ), 
    .A0(\up.intmem[2] ), .F0(\up.alu.logic[2] ), .F1(\up.alu.n2093 ));
  up_alu_SLICE_607 \up.alu.SLICE_607 ( .D1(\up.alu_result[10] ), 
    .C1(\up.alu.n9339 ), .B1(\up.alu_result[12] ), .A1(\up.alu_result[11] ), 
    .D0(\up.alu_result[7] ), .C0(\up.alu_result[9] ), .B0(\up.alu_result[2] ), 
    .F0(\up.alu.n9339 ), .F1(\up.alu.n9345 ));
  up_alu_SLICE_609 \up.alu.SLICE_609 ( .D1(\up.alu_result[5] ), 
    .C1(\up.alu.n9391 ), .B1(\up.alu_result[8] ), .A1(\up.alu_result[6] ), 
    .D0(\up.alu_result[4] ), .C0(\up.alu_result[3] ), .B0(\up.alu_result[0] ), 
    .A0(\up.alu_result[1] ), .F0(\up.alu.n9391 ), .F1(\up.alu.n9397 ));
  up_alu_SLICE_615 \up.alu.SLICE_615 ( .D0(\up.alu.n9397 ), 
    .C0(\up.alu.n9345 ), .B0(\up.alu_result[14] ), .A0(\up.alu_result[13] ), 
    .F0(\up.status_in_3__N_62 ));
  up_alu_SLICE_618 \up.alu.SLICE_618 ( .D1(\opc15_8[2] ), 
    .C1(\up.alu.logic[3] ), .B1(\up.alu.shift[3] ), 
    .D0(\up.alu.logic_0__N_527 ), .C0(\up.intmem[3] ), .B0(\dout[3] ), 
    .A0(\up.logic_0__N_526 ), .F0(\up.alu.logic[3] ), .F1(\up.alu.n2091 ));
  up_alu_SLICE_619 \up.alu.SLICE_619 ( .D1(\opc15_8[2] ), 
    .C1(\up.alu.logic[11] ), .B1(\up.alu.shift[11] ), 
    .D0(\up.alu.logic_0__N_527 ), .C0(\dout[11] ), .B0(\up.logic_0__N_526 ), 
    .A0(\up.intmem[11] ), .F0(\up.alu.logic[11] ), .F1(\up.alu.n2073 ));
  up_alu_SLICE_621 \up.alu.SLICE_621 ( .D1(\up.opc15_8[0] ), 
    .C1(\up.alu.c_shift_N_684 ), .B1(\dout[5] ), .A1(\dout[7] ), 
    .D0(\up.alu.c_shift_N_684 ), .C0(\up.opc15_8[0] ), .B0(\dout[3] ), 
    .A0(\dout[5] ), .F0(\up.alu.shift[4] ), .F1(\up.alu.shift[6] ));
  up_alu_SLICE_622 \up.alu.SLICE_622 ( .D1(\opc15_8[2] ), 
    .C1(\up.alu.logic[4] ), .B1(\up.alu.shift[4] ), 
    .D0(\up.alu.logic_0__N_527 ), .C0(\up.logic_0__N_526 ), 
    .B0(\up.intmem[4] ), .A0(\dout[4] ), .F0(\up.alu.logic[4] ), 
    .F1(\up.alu.n2089 ));
  up_alu_SLICE_623 \up.alu.SLICE_623 ( .D1(\opc15_8[2] ), 
    .C1(\up.alu.logic[10] ), .B1(\up.alu.shift[10] ), 
    .D0(\up.alu.logic_0__N_527 ), .C0(\up.logic_0__N_526 ), .B0(\dout[10] ), 
    .A0(\up.intmem[10] ), .F0(\up.alu.logic[10] ), .F1(\up.alu.n2075 ));
  up_alu_SLICE_625 \up.alu.SLICE_625 ( .D1(\up.opc15_8[0] ), 
    .C1(\up.alu.c_shift_N_684 ), .B1(\dout[6] ), .A1(\dout[8] ), 
    .D0(\up.alu.c_shift_N_684 ), .C0(\up.opc15_8[0] ), .B0(\dout[4] ), 
    .A0(\dout[6] ), .F0(\up.alu.shift[5] ), .F1(\up.alu.shift[7] ));
  up_alu_SLICE_626 \up.alu.SLICE_626 ( .D1(\opc15_8[2] ), 
    .C1(\up.alu.logic[5] ), .B1(\up.alu.shift[5] ), 
    .D0(\up.alu.logic_0__N_527 ), .C0(\up.logic_0__N_526 ), .B0(\dout[5] ), 
    .A0(\up.intmem[5] ), .F0(\up.alu.logic[5] ), .F1(\up.alu.n2085 ));
  up_alu_SLICE_628 \up.alu.SLICE_628 ( .D1(\opc15_8[2] ), 
    .C1(\up.alu.logic[6] ), .B1(\up.alu.shift[6] ), .D0(\dout[6] ), 
    .C0(\up.intmem[6] ), .B0(\up.logic_0__N_526 ), 
    .A0(\up.alu.logic_0__N_527 ), .F0(\up.alu.logic[6] ), .F1(\up.alu.n2083 ));
  up_alu_SLICE_630 \up.alu.SLICE_630 ( .D1(\opc15_8[2] ), 
    .C1(\up.alu.logic[7] ), .A1(\up.alu.shift[7] ), 
    .D0(\up.alu.logic_0__N_527 ), .C0(\up.logic_0__N_526 ), 
    .B0(\up.intmem[7] ), .A0(\dout[7] ), .F0(\up.alu.logic[7] ), 
    .F1(\up.alu.n2081 ));
  up_alu_SLICE_631 \up.alu.SLICE_631 ( .D1(\up.opc15_8[0] ), 
    .C1(\up.alu.c_shift_N_684 ), .B1(\dout[9] ), .A1(\dout[11] ), 
    .D0(\up.alu.c_shift_N_684 ), .C0(\up.opc15_8[0] ), .B0(\dout[7] ), 
    .A0(\dout[9] ), .F0(\up.alu.shift[8] ), .F1(\up.alu.shift[10] ));
  up_alu_SLICE_632 \up.alu.SLICE_632 ( .D1(\opc15_8[2] ), 
    .C1(\up.alu.logic[8] ), .B1(\up.alu.shift[8] ), .D0(\dout[8] ), 
    .C0(\up.logic_0__N_526 ), .B0(\up.intmem[8] ), 
    .A0(\up.alu.logic_0__N_527 ), .F0(\up.alu.logic[8] ), .F1(\up.alu.n2079 ));
  up_alu_SLICE_633 \up.alu.SLICE_633 ( .D1(\up.opc15_8[0] ), 
    .C1(\up.alu.c_shift_N_684 ), .B1(\dout[10] ), .A1(\dout[12] ), 
    .D0(\up.alu.c_shift_N_684 ), .C0(\up.opc15_8[0] ), .B0(\dout[8] ), 
    .A0(\dout[10] ), .F0(\up.alu.shift[9] ), .F1(\up.alu.shift[11] ));
  up_alu_SLICE_634 \up.alu.SLICE_634 ( .D1(\opc15_8[2] ), 
    .C1(\up.alu.logic[9] ), .B1(\up.alu.shift[9] ), 
    .D0(\up.alu.logic_0__N_527 ), .C0(\up.logic_0__N_526 ), .B0(\dout[9] ), 
    .A0(\up.intmem[9] ), .F0(\up.alu.logic[9] ), .F1(\up.alu.n2077 ));
  up_alu_SLICE_635 \up.alu.SLICE_635 ( .D1(\up.opc15_8[0] ), 
    .C1(\up.alu.c_shift_N_684 ), .B1(\dout[13] ), .A1(\dout[15] ), 
    .D0(\up.alu.c_shift_N_684 ), .C0(\up.opc15_8[0] ), .B0(\dout[11] ), 
    .A0(\dout[13] ), .F0(\up.alu.shift[12] ), .F1(\up.alu.shift[14] ));
  up_alu_SLICE_636 \up.alu.SLICE_636 ( .D1(\opc15_8[2] ), 
    .C1(\up.alu.logic[12] ), .B1(\up.alu.shift[12] ), 
    .D0(\up.alu.logic_0__N_527 ), .C0(\up.logic_0__N_526 ), 
    .B0(\up.intmem[12] ), .A0(\dout[12] ), .F0(\up.alu.logic[12] ), 
    .F1(\up.alu.n2071 ));
  up_alu_SLICE_637 \up.alu.SLICE_637 ( .D1(\up.opc15_8[0] ), 
    .C1(\up.alu.c_shift_N_684 ), .B1(\up.alu.shift_0__N_544 ), .A1(\dout[14] ), 
    .D0(\up.alu.c_shift_N_684 ), .C0(\up.opc15_8[0] ), .B0(\dout[14] ), 
    .A0(\dout[12] ), .F0(\up.alu.shift[13] ), .F1(\up.alu.shift[15] ));
  up_alu_SLICE_638 \up.alu.SLICE_638 ( .D1(\opc15_8[2] ), 
    .C1(\up.alu.logic[13] ), .B1(\up.alu.shift[13] ), 
    .D0(\up.alu.logic_0__N_527 ), .C0(\up.logic_0__N_526 ), .B0(\dout[13] ), 
    .A0(\up.intmem[13] ), .F0(\up.alu.logic[13] ), .F1(\up.alu.n2069 ));
  up_alu_SLICE_640 \up.alu.SLICE_640 ( .D1(\opc15_8[2] ), 
    .C1(\up.alu.logic[14] ), .B1(\up.alu.shift[14] ), 
    .D0(\up.alu.logic_0__N_527 ), .C0(\up.logic_0__N_526 ), 
    .B0(\up.intmem[14] ), .A0(\dout[14] ), .F0(\up.alu.logic[14] ), 
    .F1(\up.alu.n2061 ));
  up_alu_SLICE_643 \up.alu.SLICE_643 ( .D1(\opc15_8[2] ), 
    .C1(\up.alu.logic[15] ), .A1(\up.alu.shift[15] ), 
    .D0(\up.alu.logic_0__N_527 ), .C0(\up.logic_0__N_526 ), .B0(\dout[15] ), 
    .A0(\up.intmem[15] ), .F0(\up.alu.logic[15] ), .F1(\up.alu.n2059 ));
  sw_disp_SLICE_645 \sw_disp.SLICE_645 ( .D1(cnt4_1__N_321), .C1(\cnt4[0] ), 
    .B1(\sw_disp.cnt4[1] ), .D0(\sw_disp.cnt12[3] ), .C0(\cnt12[2] ), 
    .B0(\cnt12[1] ), .A0(\sw_disp.cnt12[0] ), .F0(cnt4_1__N_321), 
    .F1(\sw_disp.cnt4_1__N_322 ));
  sw_disp_SLICE_647 \sw_disp.SLICE_647 ( .D1(\cnt4[0] ), 
    .C1(\sw_disp.sreg12_0__N_346 ), .B1(\sw_disp.cnt4[1] ), 
    .A1(\sw_disp.sreg12[10] ), .D0(\sw_disp.cnt12[3] ), .C0(\cnt12[2] ), 
    .B0(\cnt12[1] ), .A0(\sw_disp.cnt12[0] ), .F0(\sw_disp.sreg12_0__N_346 ), 
    .F1(\sw_disp.sreg12[11] ));
  glue_SLICE_649 \glue.SLICE_649 ( .D1(\glue.reg_sel[2] ), .C1(\glue.n3 ), 
    .B1(\glue.n2422 ), .A1(\switches_in[1] ), .D0(\glue.reg_sel[1] ), 
    .C0(\glue.reg_sel[0] ), .B0(\br_dout[1] ), .A0(BTN_c_1), .F0(\glue.n3 ), 
    .F1(\glue.n10931 ));
  glue_SLICE_650 \glue.SLICE_650 ( .D1(\br_dout[10] ), .C1(\glue.reg_sel[0] ), 
    .D0(\glue.reg_sel[1] ), .B0(\glue.reg_sel[0] ), .F0(\glue.n2422 ), 
    .F1(\glue.n10621 ));
  glue_SLICE_651 \glue.SLICE_651 ( .D1(\glue.reg_sel[2] ), 
    .C1(\glue.n3_adj_725 ), .B1(\glue.n2422 ), .A1(\switches_in[3] ), 
    .D0(\glue.reg_sel[1] ), .C0(\glue.reg_sel[0] ), .B0(\br_dout[3] ), 
    .A0(BTN_c_3), .F0(\glue.n3_adj_725 ), .F1(\glue.n10925 ));
  glue_SLICE_653 \glue.SLICE_653 ( .D1(\glue.reg_sel[2] ), .C1(\glue.n10564 ), 
    .B1(\glue.n2388 ), .A1(\br_dout[4] ), .D0(\glue.reg_sel[1] ), 
    .C0(\switches_in[4] ), .B0(\glue.reg_sel[0] ), .F0(\glue.n10564 ), 
    .F1(n7_adj_812));
  glue_SLICE_655 \glue.SLICE_655 ( .D1(\glue.n2422 ), .C1(\glue.n3_adj_726 ), 
    .B1(\switches_in[2] ), .A1(\glue.reg_sel[2] ), .D0(\glue.reg_sel[0] ), 
    .C0(\glue.reg_sel[1] ), .B0(\br_dout[2] ), .A0(BTN_c_2), 
    .F0(\glue.n3_adj_726 ), .F1(\glue.n10933 ));
  glue_SLICE_657 \glue.SLICE_657 ( .D1(\glue.reg_sel[2] ), 
    .C1(\glue.n3_adj_727 ), .B1(\glue.n2422 ), .A1(\switches_in[0] ), 
    .D0(\glue.reg_sel[1] ), .C0(\glue.reg_sel[0] ), .B0(\br_dout[0] ), 
    .A0(BTN_c_0), .F0(\glue.n3_adj_727 ), .F1(\glue.n10923 ));
  glue_SLICE_659 \glue.SLICE_659 ( .D1(\glue.reg_sel[1] ), 
    .C1(extmem_10__N_239), .B1(\glue.reg_sel[0] ), .A1(\br_dout[12] ), 
    .D0(\reg_sel[3] ), .C0(\glue.reg_sel[2] ), .F0(extmem_10__N_239), 
    .F1(extmem_12__N_232));
  glue_SLICE_661 \glue.SLICE_661 ( .D1(\glue.reg_sel[2] ), .C1(\glue.n10554 ), 
    .B1(\br_dout[6] ), .A1(\glue.n2388 ), .D0(\glue.reg_sel[1] ), 
    .C0(\glue.reg_sel[0] ), .B0(\switches_in[6] ), .F0(\glue.n10554 ), 
    .F1(\glue.n7_adj_729 ));
  glue_SLICE_663 \glue.SLICE_663 ( .D1(\spr_dout[9] ), .C1(\glue.reg_sel[1] ), 
    .B1(\glue.reg_sel[0] ), .D0(\glue.reg_sel[1] ), .C0(\glue.reg_sel[0] ), 
    .F0(\glue.n2388 ), .F1(\glue.din_9__N_25 ));
  glue_SLICE_664 \glue.SLICE_664 ( .D1(\glue.reg_sel[2] ), .C1(\glue.n10550 ), 
    .B1(\br_dout[7] ), .A1(\glue.n2388 ), .D0(\glue.reg_sel[1] ), 
    .C0(\switches_in[7] ), .B0(\glue.reg_sel[0] ), .F0(\glue.n10550 ), 
    .F1(\glue.n7_adj_730 ));
  sw_disp_SLICE_669 \sw_disp.SLICE_669 ( .DI1(\sw_disp.cnt12_3__N_312 ), 
    .D1(\sw_disp.cnt12[3] ), .C1(\sw_disp.cnt12[0] ), .D0(\cnt12[2] ), 
    .C0(\sw_disp.cnt12[3] ), .B0(\sw_disp.cnt12[0] ), .A0(\cnt12[1] ), 
    .CE(cnt12_3__N_313), .LSR(cnt4_1__N_321), .CLK(SW_DISP_CLK_c), 
    .Q1(\sw_disp.cnt12[3] ), .F0(\sw_disp.switches_in_0__N_79 ), 
    .F1(\sw_disp.cnt12_3__N_312 ));
  SLICE_670 SLICE_670( .DI1(\sw_disp.cnt12_0__N_319 ), .D1(\sw_disp.cnt12[0] ), 
    .D0(\sw_disp.cnt12[3] ), .C0(\cnt12[2] ), .B0(\cnt12[1] ), 
    .A0(\sw_disp.cnt12[0] ), .CLK(SW_DISP_CLK_c), .Q1(\sw_disp.cnt12[0] ), 
    .F0(cnt12_3__N_313), .F1(\sw_disp.cnt12_0__N_319 ));
  sw_disp_SLICE_671 \sw_disp.SLICE_671 ( .D0(\sw_disp.digitval[0] ), 
    .C0(\sw_disp.digitval[2] ), .B0(\sw_disp.digitval[3] ), 
    .A0(\sw_disp.digitval[1] ), .F0(\sw_disp.digithex[1] ));
  sw_disp_SLICE_672 \sw_disp.SLICE_672 ( .D0(\sw_disp.digitval[3] ), 
    .C0(\sw_disp.digitval[0] ), .B0(\sw_disp.digitval[1] ), 
    .A0(\sw_disp.digitval[2] ), .F0(\sw_disp.n10919 ));
  sw_disp_SLICE_673 \sw_disp.SLICE_673 ( .D0(\sw_disp.digitval[0] ), 
    .C0(\sw_disp.digitval[3] ), .B0(\sw_disp.digitval[2] ), 
    .A0(\sw_disp.digitval[1] ), .F0(\sw_disp.digithex[2] ));
  sw_disp_SLICE_674 \sw_disp.SLICE_674 ( .D0(\sw_disp.digitval[0] ), 
    .C0(\sw_disp.digitval[1] ), .B0(\sw_disp.digitval[3] ), 
    .A0(\sw_disp.digitval[2] ), .F0(\sw_disp.digithex[5] ));
  sw_disp_SLICE_675 \sw_disp.SLICE_675 ( .D1(\sw_disp.digitval[0] ), 
    .C1(\sw_disp.digitval[1] ), .B1(\sw_disp.digitval[2] ), 
    .A1(\sw_disp.digitval[3] ), .D0(\sw_disp.digitval[3] ), 
    .C0(\sw_disp.digitval[0] ), .B0(\sw_disp.digitval[1] ), 
    .A0(\sw_disp.digitval[2] ), .F0(\sw_disp.n11178 ), 
    .F1(\sw_disp.digithex[4] ));
  icy40_fart_c_fart_transmitter_c_tx_fsm_SLICE_683 
    \icy40_fart.c_fart_transmitter.c_tx_fsm.SLICE_683 ( 
    .DI1(\icy40_fart.c_fart_transmitter.pesynff2.sig_009.FeedThruLUT ), 
    .D1(\icy40_fart.c_fart_transmitter.pesynff2 ), .D0(tx_tick), 
    .C0(\icy40_fart.c_fart_transmitter.peprev_state_ff ), 
    .A0(\icy40_fart.c_fart_transmitter.pesynff2 ), 
    .LSR(\icy40_fart.c_fart_transmitter.peprev_state_ff_N_696 ), .CLK(clk), 
    .Q1(\icy40_fart.c_fart_transmitter.peprev_state_ff ), 
    .F0(\icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_reg_1__N_714 ), 
    .F1(\icy40_fart.c_fart_transmitter.pesynff2.sig_009.FeedThruLUT ));
  icy40_fart_c_fart_transmitter_c_tx_fsm_SLICE_684 
    \icy40_fart.c_fart_transmitter.c_tx_fsm.SLICE_684 ( 
    .DI1(\icy40_fart.c_fart_transmitter.c_tx_fsm.FTDI_RXD_c_N_659 ), 
    .D1(\icy40_fart.c_fart_transmitter.peprev_state_ff ), 
    .C1(\icy40_fart.c_fart_transmitter.pesynff2 ), 
    .B1(\icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_reg[1] ), 
    .D0(tx_tick), .C0(\icy40_fart.c_fart_transmitter.peprev_state_ff ), 
    .B0(\icy40_fart.c_fart_transmitter.pesynff2 ), 
    .CE(\icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_reg_1__N_714 ), 
    .LSR(reset), .CLK(clk), .Q1(FTDI_RXD_c), 
    .F0(\icy40_fart.c_fart_transmitter.c_tx_fsm.tx_shift_cs_0__N_605 ), 
    .F1(\icy40_fart.c_fart_transmitter.c_tx_fsm.FTDI_RXD_c_N_659 ));
  icy40_fart_c_fart_receiver_c_rx_fsm_c_rx_baudtick_SLICE_685 
    \icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.SLICE_685 ( 
    .D1(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter[3] ), 
    .C1(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter[6] ), 
    .B1(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter[7] ), 
    .A1(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter[5] ), 
    .D0(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter[1] ), 
    .C0(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter[3] ), 
    .B0(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter[6] ), 
    .A0(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter[7] ), 
    .F0(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n9658 ), 
    .F1(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n13 ));
  up_SLICE_687 \up.SLICE_687 ( .D1(\up.opc15_8[1] ), .C1(\up.opc15_8[0] ), 
    .B1(\up.opc15_8[4] ), .A1(\up.opc15_8[3] ), .D0(\up.opc15_8[0] ), 
    .C0(\up.opc15_8[1] ), .B0(\up.state_1 ), .A0(\up.opc15_8[4] ), 
    .F0(\up.n107 ), .F1(\up.n122 ));
  up_SLICE_694 \up.SLICE_694 ( .D1(\up.n9443 ), .C1(\up.n974 ), 
    .B1(\up.a_1__N_396 ), .A1(\dout[11] ), .D0(\up.n974 ), .C0(\up.n9443 ), 
    .B0(\dout[8] ), .A0(\up.a_1__N_396 ), .F0(\up.a[8] ), .F1(\up.a[11] ));
  up_SLICE_696 \up.SLICE_696 ( .D1(\up.n9443 ), .C1(\up.n974 ), 
    .B1(\up.a_1__N_396 ), .A1(\dout[14] ), .D0(\up.n974 ), .C0(\up.n9443 ), 
    .B0(\dout[5] ), .A0(\up.a_1__N_396 ), .F0(\up.a[5] ), .F1(\up.a[14] ));
  up_SLICE_698 \up.SLICE_698 ( .D1(\up.n974 ), .C1(\up.n9443 ), 
    .B1(\up.a_1__N_396 ), .A1(\dout[13] ), .D0(\up.n9443 ), .C0(\up.n974 ), 
    .B0(\dout[6] ), .A0(\up.a_1__N_396 ), .F0(\up.a[6] ), .F1(\up.a[13] ));
  up_SLICE_700 \up.SLICE_700 ( .D1(\up.n974 ), .C1(\up.n9443 ), 
    .B1(\up.a_1__N_396 ), .A1(\dout[15] ), .D0(\up.n9443 ), .C0(\up.n974 ), 
    .B0(\dout[3] ), .A0(\up.a_1__N_396 ), .F0(\up.a[3] ), .F1(\up.a[15] ));
  up_SLICE_702 \up.SLICE_702 ( .D1(\up.n9443 ), .C1(\up.n974 ), 
    .B1(\up.a_1__N_396 ), .A1(\dout[2] ), .D0(\up.n974 ), .C0(\up.n9443 ), 
    .B0(\dout[4] ), .A0(\up.a_1__N_396 ), .F0(\up.a[4] ), .F1(\up.a[2] ));
  up_mc_inst_dec_ae_SLICE_706 \up.mc.inst_dec_ae.SLICE_706 ( 
    .D1(\up.opc15_8[0] ), .C1(\up.opc15_8[1] ), .D0(\up.opc15_8[1] ), 
    .C0(\up.opc15_8[0] ), .B0(\up.opc15_8[5] ), .A0(\up.opc15_8[6] ), 
    .F0(\up.mc.inst_dec_ae.n7 ), .F1(\up.n9_adj_788 ));
  up_SLICE_710 \up.SLICE_710 ( .D0(\up.n54 ), .C0(\up.n116 ), .B0(\up.n5004 ), 
    .A0(\up.n79 ), .F0(\up.n1964 ));
  up_intctl_SLICE_711 \up.intctl.SLICE_711 ( .D1(\up.n5101 ), 
    .C1(\up.intctl.n6 ), .D0(\up.intctl.n6 ), .C0(\up.lic5 ), 
    .B0(\up.intctl.n5 ), .F0(\up.n5314 ), .F1(n7_adj_813));
  up_intctl_c_intcoord_gen03_0__gen0_intflag_SLICE_713 
    \up.intctl.c_intcoord.gen03[0].gen0.intflag.SLICE_713 ( 
    .D0(\up.intctl.c_intcoord.gen03[0].gen0.intflag.red1 ), 
    .C0(\up.intctl.c_intcoord.gen03[0].gen0.intflag.red0 ), 
    .F0(\up.intctl.c_intcoord.gen03[0].gen0.intflag.red ));
  up_intctl_c_intcoord_gen03_0__gen0_intflag_SLICE_714 
    \up.intctl.c_intcoord.gen03[0].gen0.intflag.SLICE_714 ( 
    .DI1(\up.intctl.c_intcoord.gen03[0].gen0.intflag.irr_N_717 ), 
    .D1(\up.intctl.c_intcoord.gen03[0].gen0.intflag.irr ), 
    .C1(\up.intctl.c_intcoord.gen03[0].gen0.intflag.n10 ), 
    .B1(\up.n9_adj_807 ), 
    .A1(\up.intctl.c_intcoord.gen03[0].gen0.intflag.red ), 
    .D0(\up.intctl.imask[0] ), 
    .C0(\up.intctl.c_intcoord.gen03[0].gen0.intflag.irr ), .CLK(clk), 
    .Q1(\up.intctl.c_intcoord.gen03[0].gen0.intflag.irr ), 
    .F0(\up.intctl.c_intcoord.gen03[0].gen0.intflag.n9485 ), 
    .F1(\up.intctl.c_intcoord.gen03[0].gen0.intflag.irr_N_717 ));
  up_intctl_c_intcoord_gen03_2__gen12_intflag_SLICE_717 
    \up.intctl.c_intcoord.gen03[2].gen12.intflag.SLICE_717 ( 
    .DI1(\up.intctl.c_intcoord.gen03[2].gen12.intflag.irr_N_721 ), 
    .D1(\up.intctl.c_intcoord.gen03[2].gen12.intflag.n10 ), 
    .C1(\up.intctl.c_intcoord.gen03[2].gen12.intflag.red ), 
    .B1(\up.n9_adj_807 ), 
    .A1(\up.intctl.c_intcoord.gen03[2].gen12.intflag.irr ), 
    .D0(\up.intctl.c_intcoord.gen03[2].gen12.intflag.red1 ), 
    .B0(\up.intctl.c_intcoord.gen03[2].gen12.intflag.red0 ), .CLK(clk), 
    .Q1(\up.intctl.c_intcoord.gen03[2].gen12.intflag.irr ), 
    .F0(\up.intctl.c_intcoord.gen03[2].gen12.intflag.red ), 
    .F1(\up.intctl.c_intcoord.gen03[2].gen12.intflag.irr_N_721 ));
  up_intctl_c_intcoord_gen03_2__gen12_intflag_SLICE_718 
    \up.intctl.c_intcoord.gen03[2].gen12.intflag.SLICE_718 ( 
    .DI1(\up.intctl.c_intcoord.gen03[2].gen12.intflag.irip_N_722 ), 
    .D1(\up.intctl.c_intcoord.gen03[2].gen12.intflag.n10 ), 
    .C1(\up.intctl.irip_adj_746 ), .B1(\up.intctl.c_intcoord.n5074 ), 
    .A1(state_r), .D0(\up.intctl.c_intcoord.gen03[2].gen12.intflag.irr ), 
    .C0(\up.intctl.imask[2] ), .B0(\up.intctl.irip_adj_746 ), .CLK(clk), 
    .Q1(\up.intctl.irip_adj_746 ), 
    .F0(\up.intctl.c_intcoord.gen03[2].gen12.intflag.n9495 ), 
    .F1(\up.intctl.c_intcoord.gen03[2].gen12.intflag.irip_N_722 ));
  SLICE_721 SLICE_721( .D0(\tx_shift_cs[2] ), .C0(\tx_shift_cs[1] ), 
    .A0(\tx_shift_cs[3] ), .F0(n9635));
  SLICE_722 SLICE_722( .D0(tx_tick), .C0(\tx_shift_cs[0] ), .F0(n9634));
  up_pc_SLICE_723 \up.pc.SLICE_723 ( .D0(\up.pc.n10260 ), .C0(\up.pci[15] ), 
    .A0(\din[15] ), .F0(\up.pc.n7581 ));
  up_pc_SLICE_725 \up.pc.SLICE_725 ( .D0(\din[13] ), .C0(\up.pci[13] ), 
    .B0(\up.pc.n10260 ), .F0(\up.pc.n7585 ));
  up_pc_SLICE_727 \up.pc.SLICE_727 ( .D0(\din[8] ), .C0(\up.pci[8] ), 
    .B0(\up.pc.n10260 ), .F0(\up.pc.n7595 ));
  icy40_fart_c_fart_transmitter_SLICE_741 
    \icy40_fart.c_fart_transmitter.SLICE_741 ( 
    .D0(\icy40_fart.c_fart_transmitter.pesynff2 ), 
    .B0(\icy40_fart.c_fart_transmitter.peprev_state_ff ), .F0(tx_req));
  icy40_fart_c_fart_transmitter_c_tx_fsm_c_tx_baudtick_SLICE_742 
    \icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.SLICE_742 ( 
    .DI1(tx_active_N_692), .D1(n9634), .C1(tx_active), .B1(tx_req), .A1(n9635), 
    .D0(tx_active), .LSR(reset), .CLK(clk), .Q1(tx_active), 
    .F0(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter_0__N_634 )
    , .F1(tx_active_N_692));
  SLICE_743 SLICE_743( .F0(VCC_net));
  reset_generator_SLICE_744 \reset_generator.SLICE_744 ( .D0(\res[3]_keep ), 
    .F0(reset));
  icy40_fart_c_fart_transmitter_c_tx_rfifo_fifo_stage_2__ffsl_SLICE_745 
    \icy40_fart.c_fart_transmitter.c_tx_rfifo.fifo_stage[2].ffsl.SLICE_745 ( 
    .D1(\icy40_fart.c_fart_transmitter.tx_dout_rdy ), 
    .D0(\icy40_fart.full[1] ), 
    .C0(\icy40_fart.c_fart_transmitter.tx_dout_rdy ), 
    .F0(\icy40_fart.c_fart_transmitter.c_tx_rfifo.fifo_stage[2].ffsl.tx_data_0__N_584 )
    , .F1(\icy40_fart.c_fart_transmitter.peprev_state_ff_N_696 ));
  icy40_fart_c_fart_transmitter_c_tx_fsm_c_tx_baudtick_SLICE_747 
    \icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.SLICE_747 ( 
    .DI1(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_tick_N_698$n0 ), 
    .D1(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter[3] ), 
    .C1(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n11165 ), 
    .B1(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n9665 ), 
    .A1(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter[4] ), 
    .D0(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter[6] ), 
    .C0(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter[1] ), 
    .B0(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter[5] ), 
    .A0(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_clk_counter[7] ), 
    .CLK(clk), .Q1(tx_tick), 
    .F0(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.n11165 ), 
    .F1(\icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.tx_tick_N_698$n0 ));
  icy40_fart_c_fart_receiver_SLICE_748 \icy40_fart.c_fart_receiver.SLICE_748 
    ( .DI1(\icy40_fart.c_fart_receiver.rx_active_N_716 ), 
    .D1(\icy40_fart.c_fart_receiver.rx_sr_trans_N_697 ), 
    .C1(\icy40_fart.c_fart_receiver.rx_active ), 
    .B1(\icy40_fart.c_fart_receiver.nesynff2 ), 
    .A1(\icy40_fart.c_fart_receiver.neprev_state_ff ), 
    .D0(\icy40_fart.c_fart_receiver.rx_tick ), 
    .C0(\icy40_fart.c_fart_receiver.nesynff2 ), 
    .B0(\icy40_fart.c_fart_receiver.rx_active ), 
    .A0(\icy40_fart.c_fart_receiver.neprev_state_ff ), .LSR(reset), .CLK(clk), 
    .Q1(\icy40_fart.c_fart_receiver.rx_active ), 
    .F0(\icy40_fart.c_fart_receiver.rx_shift_cs_0__N_609 ), 
    .F1(\icy40_fart.c_fart_receiver.rx_active_N_716 ));
  icy40_fart_c_fart_receiver_c_rx_rfifo_fifo_stage_2__ffsl_SLICE_749 
    \icy40_fart.c_fart_receiver.c_rx_rfifo.fifo_stage[2].ffsl.SLICE_749 ( 
    .D0(\icy40_fart.c_fart_receiver.c_rx_rfifo.full[1] ), 
    .C0(\icy40_fart.s_rx_avail ), 
    .F0(\icy40_fart.c_fart_receiver.c_rx_rfifo.fifo_stage[2].ffsl.s_dout_rx_0__N_366 )
    );
  icy40_fart_c_fart_receiver_c_rx_rfifo_fifo_stage_1__ffsl_SLICE_750 
    \icy40_fart.c_fart_receiver.c_rx_rfifo.fifo_stage[1].ffsl.SLICE_750 ( 
    .DI1(\icy40_fart.c_fart_receiver.pesynff2.sig_034.FeedThruLUT ), 
    .D1(\icy40_fart.c_fart_receiver.pesynff2 ), 
    .D0(\icy40_fart.c_fart_receiver.peprev_state_ff ), 
    .C0(\icy40_fart.c_fart_receiver.pesynff2 ), 
    .B0(\icy40_fart.c_fart_receiver.c_rx_rfifo.full[1] ), .CLK(clk), 
    .Q1(\icy40_fart.c_fart_receiver.peprev_state_ff ), 
    .F0(\icy40_fart.c_fart_receiver.c_rx_rfifo.fifo_stage[1].ffsl.data_1__0__N_617 )
    , .F1(\icy40_fart.c_fart_receiver.pesynff2.sig_034.FeedThruLUT ));
  icy40_fart_c_fart_receiver_c_rx_fsm_c_rx_baudtick_SLICE_752 
    \icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.SLICE_752 ( 
    .D0(\icy40_fart.c_fart_receiver.rx_active ), 
    .F0(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter_0__N_650 )
    );
  icy40_fart_c_fart_receiver_c_rx_fsm_c_rx_baudtick_SLICE_753 
    \icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.SLICE_753 ( 
    .DI1(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_tick_N_715 ), 
    .D1(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n13 ), 
    .C1(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n12 ), 
    .B1(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter[2] ), 
    .A1(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter[0] ), 
    .D0(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter[1] ), 
    .B0(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_clk_counter[4] ), 
    .CLK(clk), .Q1(\icy40_fart.c_fart_receiver.rx_tick ), 
    .F0(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.n12 ), 
    .F1(\icy40_fart.c_fart_receiver.c_rx_fsm.c_rx_baudtick.rx_tick_N_715 ));
  up_SLICE_754 \up.SLICE_754 ( .D1(\up.vs ), .C1(\up.opcc[8] ), .A1(n1265), 
    .D0(\up.opcc[13] ), .C0(\up.vs ), .B0(n1265), .F0(n9885), .F1(n9872));
  up_SLICE_756 \up.SLICE_756 ( .D0(\up.n17 ), .C0(\up.n1269 ), 
    .F0(\up.intmem_di_0__N_171 ));
  up_SLICE_761 \up.SLICE_761 ( .DI1(opcc_15__N_265), .D1(\din[15] ), .C1(imx), 
    .B1(n9879), .A1(n1265), .D0(state_0), .C0(\up.vs ), .B0(\up.opcc[15] ), 
    .CLK(clk), .Q1(\up.opcc[15] ), .F0(\up.opc15_8_7__N_281 ), 
    .F1(opcc_15__N_265));
  up_SLICE_764 \up.SLICE_764 ( .D1(\up.addr_0__N_16 ), .C1(\up.intmem[4] ), 
    .A1(\up.pco[4] ), .D0(\up.intmem[3] ), .C0(\up.addr_0__N_16 ), 
    .B0(\up.pco[3] ), .F0(\addr[3] ), .F1(\addr[4] ));
  up_SLICE_766 \up.SLICE_766 ( .D1(\up.addr_0__N_16 ), .C1(\up.intmem[6] ), 
    .B1(\up.pco[6] ), .D0(\up.intmem[5] ), .C0(\up.addr_0__N_16 ), 
    .B0(\up.pco[5] ), .F0(\addr[5] ), .F1(\addr[6] ));
  up_SLICE_768 \up.SLICE_768 ( .D1(\up.addr_0__N_16 ), .C1(\up.intmem[8] ), 
    .B1(\up.pco[8] ), .D0(\up.intmem[7] ), .C0(\up.addr_0__N_16 ), 
    .A0(\up.pco[7] ), .F0(\addr[7] ), .F1(\addr[8] ));
  up_SLICE_770 \up.SLICE_770 ( .D1(\up.addr_0__N_16 ), .C1(\up.intmem[10] ), 
    .B1(\up.pco[10] ), .D0(\up.intmem[9] ), .C0(\up.addr_0__N_16 ), 
    .B0(\up.pco[9] ), .F0(\addr[9] ), .F1(\addr[10] ));
  up_SLICE_772 \up.SLICE_772 ( .D1(\up.addr_0__N_16 ), .C1(\up.intmem[12] ), 
    .A1(\up.pco[12] ), .D0(\up.intmem[11] ), .C0(\up.addr_0__N_16 ), 
    .B0(\up.pco[11] ), .F0(\addr[11] ), .F1(\addr[12] ));
  up_stackpointer_SLICE_775 \up.stackpointer.SLICE_775 ( .D1(\up.n1279 ), 
    .C1(\up.stackpointer.sp_c[2] ), .C0(\up.n1279 ), .A0(\dout[0] ), 
    .F0(\up.stackpointer.n7578 ), .F1(\up.stackpointer.n7575 ));
  up_stackpointer_SLICE_777 \up.stackpointer.SLICE_777 ( .D1(\up.n1116[5] ), 
    .C1(\up.n1279 ), .B1(\dout[1] ), .D0(\up.n1279 ), .C0(\up.n1116[5] ), 
    .A0(\dout[2] ), .F0(\up.stackpointer.n7574 ), .F1(\up.stackpointer.n7576 ));
  up_stackpointer_SLICE_778 \up.stackpointer.SLICE_778 ( .D1(\up.n1279 ), 
    .C1(\up.stackpointer.sp_c[4] ), .D0(\up.stackpointer.sp_c[1] ), 
    .C0(\up.n1279 ), .F0(\up.stackpointer.n7577 ), 
    .F1(\up.stackpointer.n7571 ));
  up_stackpointer_SLICE_781 \up.stackpointer.SLICE_781 ( .D1(\up.n1279 ), 
    .C1(\up.n1116[5] ), .A1(\dout[3] ), .D0(\up.n1116[5] ), .C0(\up.n1279 ), 
    .B0(\dout[4] ), .F0(\up.stackpointer.n7570 ), .F1(\up.stackpointer.n7572 ));
  up_stackpointer_SLICE_782 \up.stackpointer.SLICE_782 ( .D1(\up.n1279 ), 
    .C1(\up.stackpointer.sp_c[6] ), .D0(\up.stackpointer.sp_c[3] ), 
    .C0(\up.n1279 ), .F0(\up.stackpointer.n7573 ), 
    .F1(\up.stackpointer.n7567 ));
  up_stackpointer_SLICE_785 \up.stackpointer.SLICE_785 ( .D1(\up.n1116[5] ), 
    .C1(\dout[5] ), .B1(\up.n1279 ), .D0(\dout[6] ), .C0(\up.n1116[5] ), 
    .A0(\up.n1279 ), .F0(\up.stackpointer.n7566 ), 
    .F1(\up.stackpointer.n7568 ));
  up_stackpointer_SLICE_786 \up.stackpointer.SLICE_786 ( .D1(\up.n1279 ), 
    .C1(\up.stackpointer.sp_c[7] ), .D0(\up.stackpointer.sp_c[5] ), 
    .C0(\up.n1279 ), .F0(\up.stackpointer.n7569 ), 
    .F1(\up.stackpointer.n7565 ));
  up_sc_SLICE_791 \up.sc.SLICE_791 ( .DI1(\up.sc.state_0_N_677 ), 
    .D1(\up.n19_adj_798 ), .C1(\up.sc.n9287 ), .B1(state_r), 
    .A1(\res[3]_keep ), .D0(\up.state_2 ), .C0(\up.opc15_8[6] ), 
    .A0(\up.opc15_8[7] ), .LSR(reset), .CLK(clk), .Q1(state_0), 
    .F0(\up.sc.n9287 ), .F1(\up.sc.state_0_N_677 ));
  up_pc_SLICE_792 \up.pc.SLICE_792 ( .D1(\up.pci_8__N_196 ), .C1(\up.pco[2] ), 
    .D0(\up.pco[0] ), .C0(\up.pci_8__N_196 ), .F0(\up.pc.n7612 ), 
    .F1(\up.pc.n7608 ));
  up_pc_SLICE_793 \up.pc.SLICE_793 ( .D0(\up.pi ), .C0(\up.pc.n9128 ), 
    .B0(\up.intmem[0] ), .A0(\extmem[0] ), .F0(\up.pc.n7835 ));
  up_pc_SLICE_796 \up.pc.SLICE_796 ( .D1(\up.pci_8__N_196 ), .C1(\up.pco[4] ), 
    .D0(\up.pco[1] ), .C0(\up.pci_8__N_196 ), .F0(\up.pc.n7610 ), 
    .F1(\up.pc.n7604 ));
  up_pc_SLICE_797 \up.pc.SLICE_797 ( .D0(\up.n7839 ), .C0(\extmem[1] ), 
    .B0(\up.intmem[1] ), .A0(\up.pi ), .F0(\up.pc.n7840 ));
  up_pc_SLICE_800 \up.pc.SLICE_800 ( .D1(\up.pci_8__N_196 ), .C1(\up.pco[6] ), 
    .D0(\up.pco[3] ), .C0(\up.pci_8__N_196 ), .F0(\up.pc.n7606 ), 
    .F1(\up.pc.n7600 ));
  up_pc_SLICE_801 \up.pc.SLICE_801 ( .D0(\up.n7839 ), .C0(\up.extmem[3] ), 
    .B0(\up.pi ), .A0(\up.intmem[3] ), .F0(\up.pc.n7847 ));
  up_pc_SLICE_803 \up.pc.SLICE_803 ( .D1(\up.ai_0__N_71 ), .C1(\extmem[6] ), 
    .B1(\up.intmem[6] ), .D0(\up.n7839 ), .C0(\extmem[6] ), .B0(\up.pi ), 
    .A0(\up.intmem[6] ), .F0(\up.pc.n7856 ), .F1(\up.n2_adj_779 ));
  up_pc_SLICE_804 \up.pc.SLICE_804 ( .D1(\up.pci_8__N_196 ), .B1(\up.pco[8] ), 
    .C0(\up.pci_8__N_196 ), .A0(\up.pco[5] ), .F0(\up.pc.n7602 ), 
    .F1(\up.pc.n7596 ));
  up_pc_SLICE_807 \up.pc.SLICE_807 ( .D1(\up.pci_8__N_196 ), .B1(\up.pco[10] ), 
    .D0(\up.pco[7] ), .C0(\up.pci_8__N_196 ), .F0(\up.pc.n7598 ), 
    .F1(\up.pc.n7592 ));
  up_pc_SLICE_809 \up.pc.SLICE_809 ( .D1(\up.pci_8__N_196 ), .C1(\up.pco[12] ), 
    .C0(\up.pci_8__N_196 ), .A0(\up.pco[9] ), .F0(\up.pc.n7594 ), 
    .F1(\up.pc.n7588 ));
  up_pc_SLICE_811 \up.pc.SLICE_811 ( .D1(\up.pci_8__N_196 ), .C1(\up.pco[14] ), 
    .C0(\up.pci_8__N_196 ), .A0(\up.pco[11] ), .F0(\up.pc.n7590 ), 
    .F1(\up.pc.n7584 ));
  up_pc_SLICE_813 \up.pc.SLICE_813 ( .D1(\up.pci_8__N_196 ), .C1(\up.pco[15] ), 
    .D0(\up.pco[13] ), .C0(\up.pci_8__N_196 ), .F0(\up.pc.n7586 ), 
    .F1(\up.pc.n7582 ));
  up_mc_inst_dec_ai_SLICE_820 \up.mc.inst_dec_ai.SLICE_820 ( .D1(\extmem[10] ), 
    .C1(\up.ai_0__N_71 ), .B1(\up.ai[1] ), .A1(\up.intmem[10] ), 
    .D0(\extmem[14] ), .C0(\up.ai_0__N_71 ), .B0(\up.intmem[14] ), 
    .A0(\up.ai[1] ), .F0(\up.n11340 ), .F1(\up.n11568 ));
  up_mc_inst_dec_ai_SLICE_821 \up.mc.inst_dec_ai.SLICE_821 ( .D1(\extmem[7] ), 
    .C1(\up.ai_0__N_71 ), .B1(\up.intmem[7] ), .D0(\up.ai_0__N_71 ), 
    .C0(\extmem[5] ), .B0(\up.intmem[5] ), .F0(\up.n2_adj_780 ), .F1(\up.n2 ));
  up_mc_inst_dec_ai_SLICE_825 \up.mc.inst_dec_ai.SLICE_825 ( .D1(\up.ai[1] ), 
    .C1(\up.ai_0__N_71 ), .B1(\up.intmem[4] ), .A1(\extmem[4] ), 
    .D0(\up.extmem[13] ), .C0(\up.ai[1] ), .B0(\up.ai_0__N_71 ), 
    .A0(\up.intmem[13] ), .F0(\up.n11508 ), .F1(\up.n11496 ));
  up_mc_inst_dec_ai_SLICE_828 \up.mc.inst_dec_ai.SLICE_828 ( 
    .D1(\up.ai_0__N_71 ), .C1(\up.ai[1] ), .B1(\extmem[1] ), 
    .A1(\up.intmem[1] ), .D0(\up.ai[1] ), .C0(\up.ai_0__N_71 ), 
    .B0(\up.extmem[3] ), .A0(\up.intmem[3] ), .F0(\up.n11484 ), 
    .F1(\up.n11466 ));
  up_mc_inst_dec_ai_SLICE_831 \up.mc.inst_dec_ai.SLICE_831 ( .D1(\extmem[12] ), 
    .C1(\up.ai[1] ), .B1(\up.ai_0__N_71 ), .A1(\up.intmem[12] ), 
    .D0(\up.intmem[0] ), .C0(\extmem[0] ), .B0(\up.ai[1] ), 
    .A0(\up.ai_0__N_71 ), .F0(\up.n11460 ), .F1(\up.n11364 ));
  up_mc_inst_dec_ai_SLICE_833 \up.mc.inst_dec_ai.SLICE_833 ( 
    .D1(\up.extmem[15] ), .C1(\up.ai_0__N_71 ), .B1(\up.intmem[15] ), 
    .A1(\up.ai[1] ), .D0(\up.ai[1] ), .C0(\up.intmem[11] ), 
    .B0(\up.ai_0__N_71 ), .A0(\extmem[11] ), .F0(\up.n11358 ), 
    .F1(\up.n11346 ));
  up_intinj_SLICE_836 \up.intinj.SLICE_836 ( .DI1(\up.vs.sig_062.FeedThruLUT ), 
    .D1(\up.vs ), .C0(\up.vs ), .A0(\ivselff[0] ), .CLK(clk), 
    .Q1(\up.intctl.is2 ), .F0(\up.extmem_4__N_253 ), 
    .F1(\up.vs.sig_062.FeedThruLUT ));
  up_intctl_SLICE_837 \up.intctl.SLICE_837 ( .DI1(\itaken$n3 ), 
    .D1(\up.intctl.itaken_N_687 ), .C1(\up.intctl.itaken_N_688 ), 
    .B1(itaken_N_690), .A1(\up.intctl.itaken_N_689 ), .D0(irip), 
    .C0(\up.flags[4] ), .CLK(clk), .Q1(\up.is0 ), 
    .F0(\up.intctl.itaken_N_688 ), .F1(\itaken$n3 ));
  up_intctl_c_intcoord_gen03_3__gen3_intflag_SLICE_839 
    \up.intctl.c_intcoord.gen03[3].gen3.intflag.SLICE_839 ( 
    .D0(\up.intctl.c_intcoord.gen03[3].gen3.intflag.red1 ), 
    .C0(\up.intctl.c_intcoord.gen03[3].gen3.intflag.red0 ), 
    .F0(\up.intctl.c_intcoord.gen03[3].gen3.intflag.red ));
  up_intctl_c_intcoord_gen03_1__gen12_intflag_SLICE_840 
    \up.intctl.c_intcoord.gen03[1].gen12.intflag.SLICE_840 ( 
    .DI1(\up.intctl.c_intcoord.gen03[0].gen0.intflag.irip_N_718 ), 
    .D1(\up.intctl.c_intcoord.gen03[0].gen0.intflag.n10 ), .C1(irip), 
    .B1(\up.n2568 ), .A1(state_r), .D0(\up.intctl.irip_c ), .C0(\up.n2568 ), 
    .B0(irip), .CLK(clk), .Q1(irip), .F0(\up.intctl.c_intcoord.n5074 ), 
    .F1(\up.intctl.c_intcoord.gen03[0].gen0.intflag.irip_N_718 ));
  up_intctl_c_intcoord_gen03_1__gen12_intflag_SLICE_841 
    \up.intctl.c_intcoord.gen03[1].gen12.intflag.SLICE_841 ( 
    .DI1(\up.intctl.c_intcoord.gen03[1].gen12.intflag.irr_N_719 ), 
    .D1(\up.intctl.c_intcoord.gen03[1].gen12.intflag.n10 ), 
    .C1(\up.n9_adj_807 ), .B1(\up.intctl.irr_adj_749 ), 
    .A1(\up.intctl.c_intcoord.gen03[1].gen12.intflag.red ), 
    .D0(\up.intctl.imask[1] ), .C0(\up.intctl.irr_adj_749 ), .CLK(clk), 
    .Q1(\up.intctl.irr_adj_749 ), .F0(\up.intctl.n2772 ), 
    .F1(\up.intctl.c_intcoord.gen03[1].gen12.intflag.irr_N_719 ));
  up_alu_SLICE_843 \up.alu.SLICE_843 ( .DI1(\up.status.flags_0__N_90 ), 
    .D1(\up.status.n10903 ), .C1(\up.n5_adj_797 ), .B1(\up.n9158 ), 
    .A1(\up.n10 ), .D0(\up.opc15_8[1] ), .C0(\up.opc15_8[0] ), 
    .CE(\up.status.flags_0__N_91 ), .LSR(reset), .CLK(clk), .Q1(\up.flags[0] ), 
    .F0(\up.n5_adj_797 ), .F1(\up.status.flags_0__N_90 ));
  up_alu_SLICE_844 \up.alu.SLICE_844 ( .D0(\up.intmem[7] ), 
    .C0(\up.alu.b_0__N_413 ), .F0(\up.alu.b[7] ));
  up_alu_SLICE_845 \up.alu.SLICE_845 ( .D1(\up.alu.b_0__N_413 ), 
    .C1(\up.intmem[2] ), .D0(\up.intmem[0] ), .C0(\up.alu.b_0__N_413 ), 
    .F0(\up.alu.b[0] ), .F1(\up.alu.b[2] ));
  up_alu_SLICE_849 \up.alu.SLICE_849 ( .D1(\up.alu.b_0__N_413 ), 
    .C1(\up.intmem[4] ), .D0(\up.intmem[1] ), .C0(\up.alu.b_0__N_413 ), 
    .F0(\up.alu.b[1] ), .F1(\up.alu.b[4] ));
  up_alu_SLICE_860 \up.alu.SLICE_860 ( .D1(\up.alu.b_0__N_413 ), 
    .C1(\up.intmem[6] ), .D0(\up.intmem[3] ), .C0(\up.alu.b_0__N_413 ), 
    .F0(\up.alu.b[3] ), .F1(\up.alu.b[6] ));
  up_alu_SLICE_864 \up.alu.SLICE_864 ( .D1(\up.alu.b_0__N_413 ), 
    .C1(\up.intmem[10] ), .D0(\up.intmem[5] ), .C0(\up.alu.b_0__N_413 ), 
    .F0(\up.alu.b[5] ), .F1(\up.alu.b[10] ));
  up_alu_SLICE_870 \up.alu.SLICE_870 ( .D1(\up.alu.b_0__N_413 ), 
    .C1(\up.intmem[12] ), .D0(\up.intmem[9] ), .C0(\up.alu.b_0__N_413 ), 
    .F0(\up.alu.b[9] ), .F1(\up.alu.b[12] ));
  up_alu_SLICE_872 \up.alu.SLICE_872 ( .D1(\up.alu.b_0__N_413 ), 
    .C1(\up.intmem[14] ), .C0(\up.alu.b_0__N_413 ), .A0(\up.intmem[11] ), 
    .F0(\up.alu.b[11] ), .F1(\up.alu.b[14] ));
  up_alu_SLICE_874 \up.alu.SLICE_874 ( .D1(\up.alu.b_0__N_413 ), 
    .C1(\up.intmem[15] ), .D0(\up.intmem[13] ), .C0(\up.alu.b_0__N_413 ), 
    .F0(\up.alu.b[13] ), .F1(\up.alu.b[15] ));
  sw_disp_SLICE_876 \sw_disp.SLICE_876 ( .DI1(\sw_disp.DISP_STB_c_N_657 ), 
    .D1(\sw_disp.cnt12[3] ), .C1(\cnt12[2] ), .B1(\cnt12[1] ), 
    .A1(\sw_disp.cnt12[0] ), .D0(DISP_STB_c), .CLK(SW_DISP_CLK_c), 
    .Q1(DISP_STB_c), .F0(SW_STB_N_c), .F1(\sw_disp.DISP_STB_c_N_657 ));
  glue_SLICE_878 \glue.SLICE_878 ( .D1(\spr_dout[8] ), .C1(\glue.reg_sel[1] ), 
    .B1(\glue.reg_sel[0] ), .D0(\br_dout[9] ), .C0(\glue.reg_sel[0] ), 
    .B0(\glue.reg_sel[1] ), .F0(\glue.din_9__N_24 ), .F1(\glue.din_8__N_28 ));
  glue_SLICE_886 \glue.SLICE_886 ( .D1(\glue.reg_sel[0] ), .C1(\br_dout[14] ), 
    .D0(\br_dout[11] ), .C0(\glue.reg_sel[0] ), .F0(\glue.n10533 ), 
    .F1(\glue.n10523 ));
  glue_SLICE_887 \glue.SLICE_887 ( .D0(\spr_dout[12] ), .C0(n9868), 
    .F0(extmem_12__N_234));
  glue_SLICE_889 \glue.SLICE_889 ( .D1(\glue.reg_sel[1] ), 
    .C1(\glue.reg_sel[0] ), .B1(\br_dout[13] ), .D0(\spr_dout[13] ), 
    .C0(\glue.reg_sel[1] ), .B0(\glue.reg_sel[0] ), .F0(\glue.din_13__N_22 ), 
    .F1(\glue.din_13__N_21 ));
  glue_SLICE_893 \glue.SLICE_893 ( .D1(\glue.reg_sel[1] ), 
    .C1(\glue.reg_sel[0] ), .B1(\br_dout[15] ), .D0(\glue.reg_sel[0] ), 
    .C0(\glue.reg_sel[1] ), .B0(\spr_dout[15] ), .F0(\glue.din_15__N_19 ), 
    .F1(\glue.din_15__N_18 ));
  glue_SLICE_897 \glue.SLICE_897 ( .D0(\ivselff[1] ), .C0(\ivselff[2] ), 
    .B0(\ivselff[3] ), .F0(extmem_5__N_249));
  SLICE_900 SLICE_900( 
    .DI1(\up.intctl.c_intcoord.gen03[3].gen3.intflag.irip_N_724 ), 
    .D1(\up.intctl.irip_adj_746 ), .C1(n3028), 
    .B1(\up.intctl.c_intcoord.n5074 ), .A1(state_r), .D0(itaken), 
    .C0(irip_adj_811), .A0(\ivsel[3] ), .CLK(clk), .Q1(irip_adj_811), 
    .F0(n3028), .F1(\up.intctl.c_intcoord.gen03[3].gen3.intflag.irip_N_724 ));
  led_port_dout_2__I_0 \led_port.dout_2__I_0 ( .DO0(\dout[2] ), 
    .CE(clk_enable_5), .OUTCLK(clk), .PADDO(LED_c_2));
  led_port_dout_1__I_0 \led_port.dout_1__I_0 ( .DO0(\dout[1] ), 
    .CE(clk_enable_5), .OUTCLK(clk), .PADDO(LED_c_1));
  led_port_dout_0__I_0 \led_port.dout_0__I_0 ( .DO0(\dout[0] ), 
    .CE(clk_enable_5), .OUTCLK(clk), .PADDO(LED_c_0));
  led_port_dout_4__I_0 \led_port.dout_4__I_0 ( .DO0(\dout[4] ), 
    .CE(clk_enable_5), .OUTCLK(clk), .PADDO(LED_c_4));
  led_port_dout_3__I_0 \led_port.dout_3__I_0 ( .DO0(\dout[3] ), 
    .CE(clk_enable_5), .OUTCLK(clk), .PADDO(LED_c_3));
  pll20_lscc_pll_inst_u_PLL_B \pll20.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(CLK_IN_c), .FEEDBACK(\pll20.lscc_pll_inst.feedback_w ), 
    .RESET_N(VCC_net), .INTFBOUT(\pll20.lscc_pll_inst.feedback_w ), 
    .OUTGLOBAL(clk));
  up_intmemory_intmem_ai_0__I_0 \up.intmemory.intmem_ai_0__I_0 ( 
    .RADDR7(\up.intmem_ai[7] ), .RADDR6(\up.intmem_ai[6] ), 
    .RADDR5(\up.intmem_ai[5] ), .RADDR4(\up.intmem_ai[4] ), 
    .RADDR3(\up.intmem_ai[3] ), .RADDR2(\up.intmem_ai[2] ), 
    .RADDR1(\up.intmem_ai[1] ), .RADDR0(\up.intmem_ai[0] ), 
    .WADDR7(\up.intmem_ai[7] ), .WADDR6(\up.intmem_ai[6] ), 
    .WADDR5(\up.intmem_ai[5] ), .WADDR4(\up.intmem_ai[4] ), 
    .WADDR3(\up.intmem_ai[3] ), .WADDR2(\up.intmem_ai[2] ), 
    .WADDR1(\up.intmem_ai[1] ), .WADDR0(\up.intmem_ai[0] ), 
    .WDATA15(\up.intmem_di[15] ), .WDATA14(\up.intmem_di[14] ), 
    .WDATA13(\up.intmem_di[13] ), .WDATA12(\up.intmem_di[12] ), 
    .WDATA11(\up.intmem_di[11] ), .WDATA10(\up.intmem_di[10] ), 
    .WDATA9(\up.intmem_di[9] ), .WDATA8(\up.intmem_di[8] ), 
    .WDATA7(\up.intmem_di[7] ), .WDATA6(\up.intmem_di[6] ), 
    .WDATA5(\up.intmem_di[5] ), .WDATA4(\up.intmem_di[4] ), 
    .WDATA3(\up.intmem_di[3] ), .WDATA2(\up.intmem_di[2] ), 
    .WDATA1(\up.intmem_di[1] ), .WDATA0(\up.intmem_di[0] ), .RCLKE(VCC_net), 
    .RCLK(clk), .RE(\up.ir ), .WCLKE(VCC_net), .WCLK(clk), .WE(\up.iw ), 
    .RDATA15(\up.intmem[15] ), .RDATA14(\up.intmem[14] ), 
    .RDATA13(\up.intmem[13] ), .RDATA12(\up.intmem[12] ), 
    .RDATA11(\up.intmem[11] ), .RDATA10(\up.intmem[10] ), 
    .RDATA9(\up.intmem[9] ), .RDATA8(\up.intmem[8] ), .RDATA7(\up.intmem[7] ), 
    .RDATA6(\up.intmem[6] ), .RDATA5(\up.intmem[5] ), .RDATA4(\up.intmem[4] ), 
    .RDATA3(\up.intmem[3] ), .RDATA2(\up.intmem[2] ), .RDATA1(\up.intmem[1] ), 
    .RDATA0(\up.intmem[0] ));
  sw_disp_SW_DATA_c_I_0 \sw_disp.SW_DATA_c_I_0 ( .PADDI(SW_DATA_c), 
    .INCLK(SW_DISP_CLK_c), .DI0(\sw_disp.sreg8[0] ));
  sw_disp_sreg12_11__I_0 \sw_disp.sreg12_11__I_0 ( .DO0(\sw_disp.sreg12[11] ), 
    .OUTCLK(SW_DISP_CLK_c), .PADDO(DISP_DATA_c));
  bootram_addr_0__I_0 \bootram.addr_0__I_0 ( .RADDR8(\addr[8] ), 
    .RADDR7(\addr[7] ), .RADDR6(\addr[6] ), .RADDR5(\addr[5] ), 
    .RADDR4(\addr[4] ), .RADDR3(\addr[3] ), .RADDR2(\addr[2] ), 
    .RADDR1(\addr[1] ), .RADDR0(\addr[0] ), .WADDR8(\addr[8] ), 
    .WADDR7(\addr[7] ), .WADDR6(\addr[6] ), .WADDR5(\addr[5] ), 
    .WADDR4(\addr[4] ), .WADDR3(\addr[3] ), .WADDR2(\addr[2] ), 
    .WADDR1(\addr[1] ), .WADDR0(\addr[0] ), .WDATA14(\dout[7] ), 
    .WDATA12(\dout[6] ), .WDATA10(\dout[5] ), .WDATA8(\dout[4] ), 
    .WDATA6(\dout[3] ), .WDATA4(\dout[2] ), .WDATA2(\dout[1] ), 
    .WDATA0(\dout[0] ), .RCLKE(VCC_net), .RCLK(clk), .RE(br_rd), 
    .WCLKE(VCC_net), .WCLK(clk), .WE(br_wr), .RDATA14(\br_dout[7] ), 
    .RDATA12(\br_dout[6] ), .RDATA10(\br_dout[5] ), .RDATA8(\br_dout[4] ), 
    .RDATA6(\br_dout[3] ), .RDATA4(\br_dout[2] ), .RDATA2(\br_dout[1] ), 
    .RDATA0(\br_dout[0] ));
  bootram_addr_0__I_0_2 \bootram.addr_0__I_0_2 ( .RADDR8(\addr[8] ), 
    .RADDR7(\addr[7] ), .RADDR6(\addr[6] ), .RADDR5(\addr[5] ), 
    .RADDR4(\addr[4] ), .RADDR3(\addr[3] ), .RADDR2(\addr[2] ), 
    .RADDR1(\addr[1] ), .RADDR0(\addr[0] ), .WADDR8(\addr[8] ), 
    .WADDR7(\addr[7] ), .WADDR6(\addr[6] ), .WADDR5(\addr[5] ), 
    .WADDR4(\addr[4] ), .WADDR3(\addr[3] ), .WADDR2(\addr[2] ), 
    .WADDR1(\addr[1] ), .WADDR0(\addr[0] ), .WDATA14(\dout[15] ), 
    .WDATA12(\dout[14] ), .WDATA10(\dout[13] ), .WDATA8(\dout[12] ), 
    .WDATA6(\dout[11] ), .WDATA4(\dout[10] ), .WDATA2(\dout[9] ), 
    .WDATA0(\dout[8] ), .RCLKE(VCC_net), .RCLK(clk), .RE(br_rd), 
    .WCLKE(VCC_net), .WCLK(clk), .WE(br_wr), .RDATA14(\br_dout[15] ), 
    .RDATA12(\br_dout[14] ), .RDATA10(\br_dout[13] ), .RDATA8(\br_dout[12] ), 
    .RDATA6(\br_dout[11] ), .RDATA4(\br_dout[10] ), .RDATA2(\br_dout[9] ), 
    .RDATA0(\br_dout[8] ));
  spram_spram1 \spram.spram1 ( .ADDRESS13(\addr[13] ), .ADDRESS12(\addr[12] ), 
    .ADDRESS11(\addr[11] ), .ADDRESS10(\addr[10] ), .ADDRESS9(\addr[9] ), 
    .ADDRESS8(\addr[8] ), .ADDRESS7(\addr[7] ), .ADDRESS6(\addr[6] ), 
    .ADDRESS5(\addr[5] ), .ADDRESS4(\addr[4] ), .ADDRESS3(\addr[3] ), 
    .ADDRESS2(\addr[2] ), .ADDRESS1(\addr[1] ), .ADDRESS0(\addr[0] ), 
    .DATAIN15(\dout[15] ), .DATAIN14(\dout[14] ), .DATAIN13(\dout[13] ), 
    .DATAIN12(\dout[12] ), .DATAIN11(\dout[11] ), .DATAIN10(\dout[10] ), 
    .DATAIN9(\dout[9] ), .DATAIN8(\dout[8] ), .DATAIN7(\dout[7] ), 
    .DATAIN6(\dout[6] ), .DATAIN5(\dout[5] ), .DATAIN4(\dout[4] ), 
    .DATAIN3(\dout[3] ), .DATAIN2(\dout[2] ), .DATAIN1(\dout[1] ), 
    .DATAIN0(\dout[0] ), .MASKWREN3(VCC_net), .MASKWREN2(VCC_net), 
    .MASKWREN1(VCC_net), .MASKWREN0(VCC_net), .WREN(we), .CHIPSELECT(\sel[4] ), 
    .CLOCK(clk), .POWEROFF_N(VCC_net), .DATAOUT15(\spr_dout[15] ), 
    .DATAOUT14(\spr_dout[14] ), .DATAOUT13(\spr_dout[13] ), 
    .DATAOUT12(\spr_dout[12] ), .DATAOUT11(\spr_dout[11] ), 
    .DATAOUT10(\spr_dout[10] ), .DATAOUT9(\spr_dout[9] ), 
    .DATAOUT8(\spr_dout[8] ), .DATAOUT7(\spr_dout[7] ), 
    .DATAOUT6(\spr_dout[6] ), .DATAOUT5(\spr_dout[5] ), 
    .DATAOUT4(\spr_dout[4] ), .DATAOUT3(\spr_dout[3] ), 
    .DATAOUT2(\spr_dout[2] ), .DATAOUT1(\spr_dout[1] ), 
    .DATAOUT0(\spr_dout[0] ));
  ls_clk_lclk \ls_clk.lclk ( .CLKLFPU(VCC_net), .CLKLFEN(VCC_net), 
    .CLKLF(SW_DISP_CLK_c));
  FTDI_TXD FTDI_TXD_I( .PADDI(FTDI_TXD_c), .FTDI_TXD(FTDI_TXD));
  SW_DATA SW_DATA_I( .PADDI(SW_DATA_c), .SW_DATA(SW_DATA));
  BTN_0_ \BTN[0]_I ( .PADDI(BTN_c_0), .BTN0(BTN[0]));
  BTN_1_ \BTN[1]_I ( .PADDI(BTN_c_1), .BTN1(BTN[1]));
  BTN_2_ \BTN[2]_I ( .PADDI(BTN_c_2), .BTN2(BTN[2]));
  BTN_3_ \BTN[3]_I ( .PADDI(BTN_c_3), .BTN3(BTN[3]));
  BTN_4_ \BTN[4]_I ( .PADDI(BTN_c_4), .BTN4(BTN[4]));
  CLK_IN CLK_IN_I( .PADDI(CLK_IN_c), .CLK_IN(CLK_IN));
  FTDI_RXD FTDI_RXD_I( .PADDO(FTDI_RXD_c), .FTDI_RXD(FTDI_RXD));
  SW_STB_N SW_STB_N_I( .PADDO(SW_STB_N_c), .SW_STB_N(SW_STB_N));
  DISP_STB DISP_STB_I( .PADDO(DISP_STB_c), .DISP_STB(DISP_STB));
  DISP_DATA DISP_DATA_I( .PADDO(DISP_DATA_c), .DISP_DATA(DISP_DATA));
  SW_DISP_CLK SW_DISP_CLK_I( .PADDO(SW_DISP_CLK_c), .SW_DISP_CLK(SW_DISP_CLK));
  LED_0_ \LED[0]_I ( .PADDO(LED_c_0), .LED0(LED[0]));
  LED_1_ \LED[1]_I ( .PADDO(LED_c_1), .LED1(LED[1]));
  LED_2_ \LED[2]_I ( .PADDO(LED_c_2), .LED2(LED[2]));
  LED_3_ \LED[3]_I ( .PADDO(LED_c_3), .LED3(LED[3]));
  LED_4_ \LED[4]_I ( .PADDO(LED_c_4), .LED4(LED[4]));
endmodule

module icy40_fart_c_fart_transmitter_c_tx_fsm_c_tx_baudtick_SLICE_0 ( input D1, 
    D0, C0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 
    \icy40_fart/c_fart_transmitter/c_tx_fsm/c_tx_baudtick/tx_clk_counter_494_add_4_9 
    ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module icy40_fart_c_fart_transmitter_c_tx_fsm_c_tx_baudtick_SLICE_1 ( input D1, 
    C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \icy40_fart/c_fart_transmitter/c_tx_fsm/c_tx_baudtick/tx_clk_counter_494_add_4_7 
    ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module icy40_fart_c_fart_transmitter_c_tx_fsm_c_tx_baudtick_SLICE_2 ( input D1, 
    C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \icy40_fart/c_fart_transmitter/c_tx_fsm/c_tx_baudtick/tx_clk_counter_494_add_4_5 
    ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module icy40_fart_c_fart_transmitter_c_tx_fsm_c_tx_baudtick_SLICE_3 ( input D1, 
    C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \icy40_fart/c_fart_transmitter/c_tx_fsm/c_tx_baudtick/tx_clk_counter_494_add_4_3 
    ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module icy40_fart_c_fart_transmitter_c_tx_fsm_c_tx_baudtick_SLICE_4 ( input D1, 
    C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 
    \icy40_fart/c_fart_transmitter/c_tx_fsm/c_tx_baudtick/tx_clk_counter_494_add_4_1 
    ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module icy40_fart_c_fart_receiver_c_rx_fsm_c_rx_baudtick_SLICE_5 ( input D1, 
    D0, C0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 
    \icy40_fart/c_fart_receiver/c_rx_fsm/c_rx_baudtick/rx_clk_counter_495_add_4_9 
    ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module icy40_fart_c_fart_receiver_c_rx_fsm_c_rx_baudtick_SLICE_6 ( input D1, 
    C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \icy40_fart/c_fart_receiver/c_rx_fsm/c_rx_baudtick/rx_clk_counter_495_add_4_7 
    ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module icy40_fart_c_fart_receiver_c_rx_fsm_c_rx_baudtick_SLICE_7 ( input D1, 
    C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \icy40_fart/c_fart_receiver/c_rx_fsm/c_rx_baudtick/rx_clk_counter_495_add_4_5 
    ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module icy40_fart_c_fart_receiver_c_rx_fsm_c_rx_baudtick_SLICE_8 ( input D1, 
    C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \icy40_fart/c_fart_receiver/c_rx_fsm/c_rx_baudtick/rx_clk_counter_495_add_4_3 
    ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module icy40_fart_c_fart_receiver_c_rx_fsm_c_rx_baudtick_SLICE_9 ( input D1, 
    C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 
    \icy40_fart/c_fart_receiver/c_rx_fsm/c_rx_baudtick/rx_clk_counter_495_add_4_1 
    ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_stackpointer_SLICE_10 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \up/stackpointer/sp_0__I_0 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_stackpointer_SLICE_11 ( input D1, D0, B0, CIN0, CIN1, output F0, 
    COUT0 );
  wire   GNDI;

  fa2 \up/stackpointer/sp_7__I_0_adj_97 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_stackpointer_SLICE_12 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \up/stackpointer/sp_6__I_0 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_stackpointer_SLICE_13 ( input DI0, D1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \up/stackpointer/sp_492_add_4_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \up/stackpointer/sp_7__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module up_stackpointer_SLICE_14 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, 
    LSR, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \up/stackpointer/sp_492_add_4_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \up/stackpointer/sp_7__I_26 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \up/stackpointer/sp_7__I_25 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module up_stackpointer_SLICE_15 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \up/stackpointer/sp_4__I_0 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_stackpointer_SLICE_16 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \up/stackpointer/sp_2__I_0 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_stackpointer_SLICE_17 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, 
    LSR, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \up/stackpointer/sp_492_add_4_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \up/stackpointer/sp_7__I_28 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \up/stackpointer/sp_7__I_27 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module up_stackpointer_SLICE_18 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, 
    LSR, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \up/stackpointer/sp_492_add_4_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \up/stackpointer/sp_7__I_30 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \up/stackpointer/sp_7__I_29 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module up_stackpointer_SLICE_19 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \up/stackpointer/sp_492_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \up/stackpointer/sp_7__I_31 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module up_pc_SLICE_20 ( input DI0, D1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \up/pc/pc_493_add_4_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \up/pc/pco_15__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ffsre20001 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "ASYNC";
endmodule

module up_pc_SLICE_21 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \up/pc/pc_493_add_4_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \up/pc/pco_15__I_5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre20001 \up/pc/pco_15__I_4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module up_pc_SLICE_22 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \up/pc/pc_493_add_4_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \up/pc/pco_15__I_7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre20001 \up/pc/pco_15__I_6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module up_pc_SLICE_23 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \up/pc/pc_493_add_4_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \up/pc/pco_15__I_9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre20001 \up/pc/pco_15__I_8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module up_pc_SLICE_24 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \up/pc/pc_493_add_4_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \up/pc/pco_15__I_11 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre20001 \up/pc/pco_15__I_10 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module up_pc_SLICE_25 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \up/pc/pc_493_add_4_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \up/pc/pco_15__I_13 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre20001 \up/pc/pco_15__I_12 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module up_pc_SLICE_26 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \up/pc/pc_493_add_4_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \up/pc/pco_15__I_15 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre20001 \up/pc/pco_15__I_14 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module up_pc_SLICE_27 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \up/pc/pc_493_add_4_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \up/pc/pco_15__I_17 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre20001 \up/pc/pco_15__I_16 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module up_pc_SLICE_28 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \up/pc/pc_493_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \up/pc/pco_15__I_18 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module up_alu_SLICE_29 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \up/alu/sum_8__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_alu_SLICE_30 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \up/alu/sum_6__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_alu_SLICE_31 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \up/alu/sum_4__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_alu_SLICE_32 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \up/alu/sum_2__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_alu_SLICE_33 ( input D1, C1, B1, B0, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \up/alu/sum_0__I_0_2 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_alu_SLICE_34 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \up/alu/sum_16__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_alu_SLICE_35 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \up/alu/sum_14__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_alu_SLICE_36 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \up/alu/sum_12__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_alu_SLICE_37 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \up/alu/sum_10__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_38 ( input DI1, DI0, D1, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 SLICE_38_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \VCC_net\000.BUF1.BUF1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre20001 \reset_generator/res_0__keep_I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \reset_generator/clk_I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module reset_generator_SLICE_39 ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \reset_generator.SLICE_39_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \reset_generator.SLICE_39_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \reset_generator/res_1__keep_I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \reset_generator/res_2__keep_I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module icy40_fart_SLICE_42 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 \icy40_fart/mux_5_i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \icy40_fart/mux_5_i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20006 \icy40_fart/fart_dout_1__I_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20006 \icy40_fart/fart_dout_1__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0x0CFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ffsre20006 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module icy40_fart_SLICE_43 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \icy40_fart.SLICE_43_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \icy40_fart.SLICE_43_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20006 \icy40_fart/s_dout_rx_5__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20006 \icy40_fart/s_dout_rx_4__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module icy40_fart_SLICE_44 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \icy40_fart.SLICE_44_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \icy40_fart.SLICE_44_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20006 \icy40_fart/s_dout_rx_3__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20006 \icy40_fart/s_dout_rx_2__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module icy40_fart_SLICE_47 ( input DI1, DI0, D1, C0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \icy40_fart.SLICE_47_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \icy40_fart.SLICE_47_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre20006 \icy40_fart/s_dout_rx_7__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20006 \icy40_fart/s_dout_rx_6__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_50 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_50_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_50_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20006 \icy40_fart/c_fart_transmitter/nesynff1_I_0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20006 \icy40_fart/c_fart_transmitter/tx_active_I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module icy40_fart_c_fart_transmitter_nesynff2_SLICE_52 ( input DI0, C0, CLK, 
    output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40007 \icy40_fart.c_fart_transmitter.nesynff2.SLICE_52_K0 ( .A(GNDI), 
    .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20006 \icy40_fart/c_fart_transmitter/nesynff2_I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module icy40_fart_c_fart_transmitter_tx_dout_rdy_SLICE_53 ( input DI1, DI0, D1, 
    D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \icy40_fart.c_fart_transmitter.tx_dout_rdy.SLICE_53_K1 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \icy40_fart.c_fart_transmitter.tx_dout_rdy.SLICE_53_K0 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \icy40_fart/c_fart_transmitter/pesynff1_I_0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \icy40_fart/c_fart_transmitter/tx_dout_rdy_I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module icy40_fart_c_fart_transmitter_c_tx_rfifo_SLICE_54 ( input DI1, DI0, D1, 
    D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \icy40_fart.c_fart_transmitter.c_tx_rfifo.SLICE_54_K1 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \icy40_fart.c_fart_transmitter.c_tx_rfifo.SLICE_54_K0 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20006 
    \icy40_fart/c_fart_transmitter/c_tx_rfifo/fifo_stage[2].ffsl/data_1__7__I_0 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20006 
    \icy40_fart/c_fart_transmitter/c_tx_rfifo/fifo_stage[2].ffsl/data_1__6__I_0 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module icy40_fart_c_fart_transmitter_c_tx_rfifo_SLICE_55 ( input DI1, DI0, D1, 
    D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \icy40_fart.c_fart_transmitter.c_tx_rfifo.SLICE_55_K1 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \icy40_fart.c_fart_transmitter.c_tx_rfifo.SLICE_55_K0 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20006 
    \icy40_fart/c_fart_transmitter/c_tx_rfifo/fifo_stage[2].ffsl/data_1__4__I_0 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20006 
    \icy40_fart/c_fart_transmitter/c_tx_rfifo/fifo_stage[2].ffsl/data_1__5__I_0 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module icy40_fart_c_fart_transmitter_c_tx_rfifo_SLICE_56 ( input DI1, DI0, D1, 
    D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \icy40_fart.c_fart_transmitter.c_tx_rfifo.SLICE_56_K1 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \icy40_fart.c_fart_transmitter.c_tx_rfifo.SLICE_56_K0 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20006 
    \icy40_fart/c_fart_transmitter/c_tx_rfifo/fifo_stage[2].ffsl/data_1__1__I_0 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20006 
    \icy40_fart/c_fart_transmitter/c_tx_rfifo/fifo_stage[2].ffsl/data_1__0__I_0 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module icy40_fart_c_fart_transmitter_c_tx_rfifo_SLICE_58 ( input DI1, DI0, D1, 
    D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \icy40_fart.c_fart_transmitter.c_tx_rfifo.SLICE_58_K1 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \icy40_fart.c_fart_transmitter.c_tx_rfifo.SLICE_58_K0 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20006 
    \icy40_fart/c_fart_transmitter/c_tx_rfifo/fifo_stage[2].ffsl/data_1__2__I_0 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20006 
    \icy40_fart/c_fart_transmitter/c_tx_rfifo/fifo_stage[2].ffsl/data_1__3__I_0 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module icy40_fart_c_fart_transmitter_c_tx_rfifo_fifo_stage_2__ffsl_SLICE_59 ( 
    input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40008 
    \icy40_fart.c_fart_transmitter.c_tx_rfifo.fifo_stage[1].ffsl.i4137_3_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40009 
    \icy40_fart/c_fart_transmitter/c_tx_rfifo/fifo_stage[2].ffsl/i4133_4_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \icy40_fart/c_fart_transmitter/c_tx_rfifo/fifo_stage[1].ffsl/full_1__I_0 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \icy40_fart/c_fart_transmitter/c_tx_rfifo/fifo_stage[2].ffsl/tx_dout_rdy_I_0_2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0x88B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0xDDF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_63 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_63_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_63_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20006 
    \icy40_fart/c_fart_transmitter/c_tx_rfifo/fifo_stage[1].ffsl/dout_2__I_0_10 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20006 
    \icy40_fart/c_fart_transmitter/c_tx_rfifo/fifo_stage[1].ffsl/dout_3__I_0_10 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_65 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_65_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_65_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20006 
    \icy40_fart/c_fart_transmitter/c_tx_rfifo/fifo_stage[1].ffsl/dout_0__I_0_9 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20006 
    \icy40_fart/c_fart_transmitter/c_tx_rfifo/fifo_stage[1].ffsl/dout_1__I_0_10 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_68 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_68_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_68_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20006 
    \icy40_fart/c_fart_transmitter/c_tx_rfifo/fifo_stage[1].ffsl/dout_6__I_0 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20006 
    \icy40_fart/c_fart_transmitter/c_tx_rfifo/fifo_stage[1].ffsl/dout_7__I_0 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_70 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_70_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_70_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20006 
    \icy40_fart/c_fart_transmitter/c_tx_rfifo/fifo_stage[1].ffsl/dout_4__I_0_7 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20006 
    \icy40_fart/c_fart_transmitter/c_tx_rfifo/fifo_stage[1].ffsl/dout_5__I_0 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module icy40_fart_c_fart_transmitter_c_tx_fsm_SLICE_73 ( input DI1, DI0, D1, 
    C1, B1, A1, D0, C0, B0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40010 \icy40_fart/c_fart_transmitter/c_tx_fsm/mux_16_i8_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40011 \icy40_fart/c_fart_transmitter/c_tx_fsm/i4225_2_lut_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20012 \icy40_fart/c_fart_transmitter/c_tx_fsm/tx_shift_reg_8__I_60 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20012 \icy40_fart/c_fart_transmitter/c_tx_fsm/tx_shift_reg_8__I_0 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ffsre20012 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "ASYNC";
endmodule

module icy40_fart_c_fart_transmitter_c_tx_fsm_SLICE_76 ( input DI1, DI0, D1, 
    C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40010 \icy40_fart/c_fart_transmitter/c_tx_fsm/mux_16_i6_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40013 \icy40_fart/c_fart_transmitter/c_tx_fsm/mux_16_i7_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20012 \icy40_fart/c_fart_transmitter/c_tx_fsm/tx_shift_reg_8__I_62 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20012 \icy40_fart/c_fart_transmitter/c_tx_fsm/tx_shift_reg_8__I_61 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0xCACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module icy40_fart_c_fart_transmitter_c_tx_fsm_SLICE_78 ( input DI1, DI0, D1, 
    C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40010 \icy40_fart/c_fart_transmitter/c_tx_fsm/mux_16_i4_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40013 \icy40_fart/c_fart_transmitter/c_tx_fsm/mux_16_i5_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20012 \icy40_fart/c_fart_transmitter/c_tx_fsm/tx_shift_reg_8__I_64 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20012 \icy40_fart/c_fart_transmitter/c_tx_fsm/tx_shift_reg_8__I_63 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module icy40_fart_c_fart_transmitter_c_tx_fsm_SLICE_80 ( input DI1, DI0, D1, 
    C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40010 \icy40_fart/c_fart_transmitter/c_tx_fsm/mux_16_i2_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40013 \icy40_fart/c_fart_transmitter/c_tx_fsm/mux_16_i3_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20012 \icy40_fart/c_fart_transmitter/c_tx_fsm/tx_shift_reg_8__I_66 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20012 \icy40_fart/c_fart_transmitter/c_tx_fsm/tx_shift_reg_8__I_65 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module icy40_fart_c_fart_transmitter_c_tx_fsm_SLICE_82 ( input DI1, DI0, D1, 
    C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40014 \icy40_fart/c_fart_transmitter/c_tx_fsm/tx_shift_cs_0__I_0_2 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40015 \icy40_fart/c_fart_transmitter/c_tx_fsm/tx_shift_cs_2__I_0 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \icy40_fart/c_fart_transmitter/c_tx_fsm/tx_shift_ns_2__I_0 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \icy40_fart/c_fart_transmitter/c_tx_fsm/tx_shift_ns_3__I_0 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0x1222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0x400A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module icy40_fart_c_fart_transmitter_c_tx_fsm_SLICE_84 ( input DI1, DI0, D1, 
    C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40016 \icy40_fart/c_fart_transmitter/c_tx_fsm/tx_shift_cs_0__I_0 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40017 \icy40_fart/c_fart_transmitter/c_tx_fsm/tx_shift_cs_1__I_0 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \icy40_fart/c_fart_transmitter/c_tx_fsm/tx_shift_ns_0__I_0 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \icy40_fart/c_fart_transmitter/c_tx_fsm/tx_shift_ns_1__I_0 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0x0307") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0x141C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module icy40_fart_c_fart_transmitter_c_tx_fsm_c_tx_baudtick_SLICE_85 ( input 
    DI1, DI0, D1, C1, C0, B0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40018 
    \icy40_fart/c_fart_transmitter/c_tx_fsm/c_tx_baudtick/i1_2_lut_adj_138 ( 
    .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40019 
    \icy40_fart/c_fart_transmitter/c_tx_fsm/c_tx_baudtick/i1_2_lut_adj_139 ( 
    .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 
    \icy40_fart/c_fart_transmitter/c_tx_fsm/c_tx_baudtick/tx_clk_counter_7__I_42 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \icy40_fart/c_fart_transmitter/c_tx_fsm/c_tx_baudtick/tx_clk_counter_7__I_43 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0x0C0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module icy40_fart_c_fart_transmitter_c_tx_fsm_c_tx_baudtick_SLICE_87 ( input 
    DI1, DI0, D1, C1, D0, C0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40018 
    \icy40_fart/c_fart_transmitter/c_tx_fsm/c_tx_baudtick/i1_2_lut_adj_136 ( 
    .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40020 
    \icy40_fart/c_fart_transmitter/c_tx_fsm/c_tx_baudtick/i1_2_lut_adj_137 ( 
    .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \icy40_fart/c_fart_transmitter/c_tx_fsm/c_tx_baudtick/tx_clk_counter_7__I_40 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \icy40_fart/c_fart_transmitter/c_tx_fsm/c_tx_baudtick/tx_clk_counter_7__I_41 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module icy40_fart_c_fart_transmitter_c_tx_fsm_c_tx_baudtick_SLICE_89 ( input 
    DI1, DI0, D1, C1, D0, C0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40021 
    \icy40_fart/c_fart_transmitter/c_tx_fsm/c_tx_baudtick/i1_2_lut_adj_134 ( 
    .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40022 
    \icy40_fart/c_fart_transmitter/c_tx_fsm/c_tx_baudtick/i1_2_lut_adj_135 ( 
    .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \icy40_fart/c_fart_transmitter/c_tx_fsm/c_tx_baudtick/tx_clk_counter_7__I_38 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \icy40_fart/c_fart_transmitter/c_tx_fsm/c_tx_baudtick/tx_clk_counter_7__I_39 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module icy40_fart_c_fart_transmitter_c_tx_fsm_c_tx_baudtick_SLICE_91 ( input 
    DI1, DI0, D1, C1, D0, B0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40021 \icy40_fart/c_fart_transmitter/c_tx_fsm/c_tx_baudtick/i1_2_lut ( 
    .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 
    \icy40_fart/c_fart_transmitter/c_tx_fsm/c_tx_baudtick/i1_2_lut_adj_133 ( 
    .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \icy40_fart/c_fart_transmitter/c_tx_fsm/c_tx_baudtick/tx_clk_counter_7__I_0 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \icy40_fart/c_fart_transmitter/c_tx_fsm/c_tx_baudtick/tx_clk_counter_7__I_37 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0x3300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module icy40_fart_c_fart_receiver_nesynff2_SLICE_96 ( input DI0, D0, CLK, 
    output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40003 \icy40_fart.c_fart_receiver.nesynff2.SLICE_96_K0 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20006 \icy40_fart/c_fart_receiver/nesynff2_I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module icy40_fart_c_fart_receiver_rx_sr_trans_SLICE_97 ( input DI1, DI0, D1, 
    D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \icy40_fart.c_fart_receiver.rx_sr_trans.SLICE_97_K1 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \icy40_fart.c_fart_receiver.rx_sr_trans.SLICE_97_K0 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20006 \icy40_fart/c_fart_receiver/pesynff1_I_0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20006 \icy40_fart/c_fart_receiver/rx_sr_trans_I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_100 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_100_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_100_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20006 \icy40_fart/c_fart_receiver/nesynff1_I_0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20006 \icy40_fart/c_fart_receiver/FTDI_TXD_c_I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module icy40_fart_c_fart_receiver_c_rx_rfifo_SLICE_101 ( input DI1, DI0, C1, 
    D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40024 \icy40_fart.c_fart_receiver.c_rx_rfifo.SLICE_101_K1 ( .A(GNDI), 
    .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \icy40_fart.c_fart_receiver.c_rx_rfifo.SLICE_101_K0 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20006 
    \icy40_fart/c_fart_receiver/c_rx_rfifo/fifo_stage[2].ffsl/data_1__7__I_0 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20006 
    \icy40_fart/c_fart_receiver/c_rx_rfifo/fifo_stage[2].ffsl/data_1__6__I_0 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module icy40_fart_c_fart_receiver_c_rx_rfifo_SLICE_102 ( input DI1, DI0, D1, 
    D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \icy40_fart.c_fart_receiver.c_rx_rfifo.SLICE_102_K1 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \icy40_fart.c_fart_receiver.c_rx_rfifo.SLICE_102_K0 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20006 
    \icy40_fart/c_fart_receiver/c_rx_rfifo/fifo_stage[2].ffsl/data_1__4__I_0 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20006 
    \icy40_fart/c_fart_receiver/c_rx_rfifo/fifo_stage[2].ffsl/data_1__5__I_0 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module icy40_fart_c_fart_receiver_c_rx_rfifo_SLICE_104 ( input DI1, DI0, D1, 
    D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \icy40_fart.c_fart_receiver.c_rx_rfifo.SLICE_104_K1 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \icy40_fart.c_fart_receiver.c_rx_rfifo.SLICE_104_K0 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20006 
    \icy40_fart/c_fart_receiver/c_rx_rfifo/fifo_stage[2].ffsl/data_1__2__I_0 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20006 
    \icy40_fart/c_fart_receiver/c_rx_rfifo/fifo_stage[2].ffsl/data_1__3__I_0 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module icy40_fart_c_fart_receiver_c_rx_rfifo_SLICE_106 ( input DI1, DI0, C1, 
    D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40024 \icy40_fart.c_fart_receiver.c_rx_rfifo.SLICE_106_K1 ( .A(GNDI), 
    .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \icy40_fart.c_fart_receiver.c_rx_rfifo.SLICE_106_K0 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20006 
    \icy40_fart/c_fart_receiver/c_rx_rfifo/fifo_stage[2].ffsl/data_1__0__I_0 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20006 
    \icy40_fart/c_fart_receiver/c_rx_rfifo/fifo_stage[2].ffsl/data_1__1__I_0 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module icy40_fart_c_fart_receiver_c_rx_rfifo_fifo_stage_2__ffsl_SLICE_108 ( 
    input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40025 
    \icy40_fart.c_fart_receiver.c_rx_rfifo.fifo_stage[1].ffsl.i4140_3_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40026 
    \icy40_fart/c_fart_receiver/c_rx_rfifo/fifo_stage[2].ffsl/i4136_4_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \icy40_fart/c_fart_receiver/c_rx_rfifo/fifo_stage[1].ffsl/full_1__I_0 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \icy40_fart/c_fart_receiver/c_rx_rfifo/fifo_stage[2].ffsl/s_rx_avail_I_0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0x88B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0xEEE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module icy40_fart_c_fart_receiver_SLICE_110 ( input DI1, DI0, D1, D0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \icy40_fart.c_fart_receiver.SLICE_110_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \icy40_fart.c_fart_receiver.SLICE_110_K0 ( .A(GNDI), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));
  ffsre20006 
    \icy40_fart/c_fart_receiver/c_rx_rfifo/fifo_stage[1].ffsl/rx_data_1__I_0 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20006 
    \icy40_fart/c_fart_receiver/c_rx_rfifo/fifo_stage[1].ffsl/rx_data_0__I_0 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module icy40_fart_c_fart_receiver_SLICE_112 ( input DI1, DI0, D1, D0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \icy40_fart.c_fart_receiver.SLICE_112_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \icy40_fart.c_fart_receiver.SLICE_112_K0 ( .A(GNDI), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));
  ffsre20006 
    \icy40_fart/c_fart_receiver/c_rx_rfifo/fifo_stage[1].ffsl/rx_data_7__I_0 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20006 
    \icy40_fart/c_fart_receiver/c_rx_rfifo/fifo_stage[1].ffsl/rx_data_6__I_0 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module icy40_fart_c_fart_receiver_SLICE_113 ( input DI1, DI0, D1, D0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \icy40_fart.c_fart_receiver.SLICE_113_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \icy40_fart.c_fart_receiver.SLICE_113_K0 ( .A(GNDI), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));
  ffsre20006 
    \icy40_fart/c_fart_receiver/c_rx_rfifo/fifo_stage[1].ffsl/rx_data_4__I_0 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20006 
    \icy40_fart/c_fart_receiver/c_rx_rfifo/fifo_stage[1].ffsl/rx_data_5__I_0 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module icy40_fart_c_fart_receiver_SLICE_115 ( input DI1, DI0, D1, D0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \icy40_fart.c_fart_receiver.SLICE_115_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \icy40_fart.c_fart_receiver.SLICE_115_K0 ( .A(GNDI), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));
  ffsre20006 
    \icy40_fart/c_fart_receiver/c_rx_rfifo/fifo_stage[1].ffsl/rx_data_2__I_0 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20006 
    \icy40_fart/c_fart_receiver/c_rx_rfifo/fifo_stage[1].ffsl/rx_data_3__I_0 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module icy40_fart_c_fart_receiver_SLICE_119 ( input DI1, DI0, C1, D0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40024 \icy40_fart.c_fart_receiver.SLICE_119_K1 ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \icy40_fart.c_fart_receiver.SLICE_119_K0 ( .A(GNDI), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));
  ffsre20006 \icy40_fart/c_fart_receiver/c_rx_fsm/FTDI_TXD_c_I_0_2 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20006 \icy40_fart/c_fart_receiver/c_rx_fsm/rx_data_7__I_0_2 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module icy40_fart_c_fart_receiver_SLICE_120 ( input DI1, DI0, D1, D0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \icy40_fart.c_fart_receiver.SLICE_120_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \icy40_fart.c_fart_receiver.SLICE_120_K0 ( .A(GNDI), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));
  ffsre20006 \icy40_fart/c_fart_receiver/c_rx_fsm/rx_data_5__I_0_2 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20006 \icy40_fart/c_fart_receiver/c_rx_fsm/rx_data_6__I_0_2 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module icy40_fart_c_fart_receiver_SLICE_122 ( input DI1, DI0, D1, D0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \icy40_fart.c_fart_receiver.SLICE_122_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \icy40_fart.c_fart_receiver.SLICE_122_K0 ( .A(GNDI), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));
  ffsre20006 \icy40_fart/c_fart_receiver/c_rx_fsm/rx_data_3__I_0_2 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20006 \icy40_fart/c_fart_receiver/c_rx_fsm/rx_data_4__I_0_2 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module icy40_fart_c_fart_receiver_SLICE_124 ( input DI1, DI0, D1, D0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \icy40_fart.c_fart_receiver.SLICE_124_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \icy40_fart.c_fart_receiver.SLICE_124_K0 ( .A(GNDI), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));
  ffsre20006 \icy40_fart/c_fart_receiver/c_rx_fsm/rx_data_1__I_0_2 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre20006 \icy40_fart/c_fart_receiver/c_rx_fsm/rx_data_2__I_0_2 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module icy40_fart_c_fart_receiver_c_rx_fsm_SLICE_125 ( input DI1, DI0, D1, C1, 
    B1, A1, D0, C0, B0, A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40027 \icy40_fart/c_fart_receiver/c_rx_fsm/rx_shift_cs_1__I_0 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40028 \icy40_fart/c_fart_receiver/c_rx_fsm/rx_shift_cs_0__I_0 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \icy40_fart/c_fart_receiver/c_rx_fsm/rx_shift_ns_1__I_0 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \icy40_fart/c_fart_receiver/c_rx_fsm/rx_shift_ns_0__I_0 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0x0370") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0x0057") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module icy40_fart_c_fart_receiver_c_rx_fsm_SLICE_126 ( input DI1, DI0, D1, C1, 
    B1, A1, D0, C0, B0, A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40014 \icy40_fart/c_fart_receiver/c_rx_fsm/rx_shift_cs_0__I_0_2 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40029 \icy40_fart/c_fart_receiver/c_rx_fsm/rx_shift_cs_2__I_0 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \icy40_fart/c_fart_receiver/c_rx_fsm/rx_shift_ns_2__I_0 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \icy40_fart/c_fart_receiver/c_rx_fsm/rx_shift_ns_3__I_0 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0x4202") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module icy40_fart_c_fart_receiver_c_rx_fsm_c_rx_baudtick_SLICE_132 ( input DI1, 
    DI0, D1, C1, C0, B0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40030 
    \icy40_fart/c_fart_receiver/c_rx_fsm/c_rx_baudtick/i1_2_lut_adj_130 ( 
    .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40031 
    \icy40_fart/c_fart_receiver/c_rx_fsm/c_rx_baudtick/i1_2_lut_adj_132 ( 
    .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 
    \icy40_fart/c_fart_receiver/c_rx_fsm/c_rx_baudtick/rx_clk_counter_7__I_49 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \icy40_fart/c_fart_receiver/c_rx_fsm/c_rx_baudtick/rx_clk_counter_7__I_50 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module icy40_fart_c_fart_receiver_c_rx_fsm_c_rx_baudtick_SLICE_134 ( input DI1, 
    DI0, D1, C1, D0, C0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40030 
    \icy40_fart/c_fart_receiver/c_rx_fsm/c_rx_baudtick/i1_2_lut_adj_128 ( 
    .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40032 
    \icy40_fart/c_fart_receiver/c_rx_fsm/c_rx_baudtick/i1_2_lut_adj_129 ( 
    .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \icy40_fart/c_fart_receiver/c_rx_fsm/c_rx_baudtick/rx_clk_counter_7__I_47 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \icy40_fart/c_fart_receiver/c_rx_fsm/c_rx_baudtick/rx_clk_counter_7__I_48 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module icy40_fart_c_fart_receiver_c_rx_fsm_c_rx_baudtick_SLICE_136 ( input DI1, 
    DI0, D1, C1, D0, C0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40030 
    \icy40_fart/c_fart_receiver/c_rx_fsm/c_rx_baudtick/i1_2_lut_adj_126 ( 
    .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40032 
    \icy40_fart/c_fart_receiver/c_rx_fsm/c_rx_baudtick/i1_2_lut_adj_127 ( 
    .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \icy40_fart/c_fart_receiver/c_rx_fsm/c_rx_baudtick/rx_clk_counter_7__I_45 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \icy40_fart/c_fart_receiver/c_rx_fsm/c_rx_baudtick/rx_clk_counter_7__I_46 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module icy40_fart_c_fart_receiver_c_rx_fsm_c_rx_baudtick_SLICE_138 ( input DI1, 
    DI0, D1, B1, D0, C0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40033 \icy40_fart/c_fart_receiver/c_rx_fsm/c_rx_baudtick/i1_2_lut ( 
    .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40032 
    \icy40_fart/c_fart_receiver/c_rx_fsm/c_rx_baudtick/i1_2_lut_adj_125 ( 
    .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \icy40_fart/c_fart_receiver/c_rx_fsm/c_rx_baudtick/rx_clk_counter_7__I_0 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \icy40_fart/c_fart_receiver/c_rx_fsm/c_rx_baudtick/rx_clk_counter_7__I_44 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_144 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40034 \up/n11466_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40035 \up/n11460_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20006 \up/dout_1__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20006 \up/dout_0__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0xD9C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0xB9A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_146 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 i2051_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40036 i2095_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20006 \up/opcc_0__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20006 \up/opcc_1__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_147 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40037 i2089_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 i2094_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20006 \up/opcc_3__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20006 \up/opcc_2__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_149 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 i2087_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40036 i2088_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20006 \up/opcc_5__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20006 \up/opcc_4__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_151 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40037 i2085_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40039 i2086_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20006 \up/opcc_7__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20006 \up/opcc_6__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_153 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40040 i2079_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40041 i2084_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20006 \up/opcc_13__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20006 \up/opcc_8__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0xCEC4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xE2F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_154 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40042 \glue/i3988_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40043 i2083_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20006 \up/opcc_10__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20006 \up/opcc_9__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0x4E44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_156 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40042 i2080_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40044 i2081_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20006 \up/opcc_12__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20006 \up/opcc_11__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_161 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40045 \up/n11484_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40046 \up/n11472_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20006 \up/dout_3__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20006 \up/dout_2__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0xE5E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xF2C2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_163 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40047 \up/mux_4_Mux_5_i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40048 \up/n11496_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20006 \up/dout_7__I_2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20006 \up/dout_4__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0xD888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0xE3E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_165 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40049 \up/mux_4_Mux_7_i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40050 \up/mux_4_Mux_6_i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20006 \up/dout_7__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20006 \up/dout_7__I_1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0xB888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xE4A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_167 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40034 \up/n11556_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40051 \up/n11502_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20006 \up/dout_9__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20006 \up/dout_8__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0xD9C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_169 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40052 \up/n11358_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40051 \up/n11568_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20006 \up/dout_11__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20006 \up/dout_10__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0xB9A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_171 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40034 \up/n11508_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40053 \up/n11364_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20006 \up/dout_13__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20006 \up/dout_12__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xCCE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_173 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40054 \up/n11346_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40051 \up/n11340_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20006 \up/dout_15__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20006 \up/dout_14__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0xBA98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_175 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40055 \up/alu/i1145_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \up/status/flags_4__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xB1A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_176 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40056 \up/dout_3__I_0_3 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \up/status/status_in_3__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0x444E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_177 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, A0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40057 \up/dout_1__I_0_3 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40058 \up/dout_2__I_0_3 ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \up/status/status_in_1__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \up/status/status_in_2__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0x44E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_sc_SLICE_180 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40059 \up/sc/i1962_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40060 \up/sc/i48_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20006 \up/sc/state_1_I_53 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20006 \up/sc/state_2_I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xA828") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0x00C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_183 ( input DI1, DI0, D1, C1, B1, A1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40061 i1_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40062 SLICE_183_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20006 \up/intctl/intinh_1_I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20006 \up/sc/reset_I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0x3222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_187 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40037 i2056_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40063 i2057_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20006 \up/intctl/ivselff_3__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20006 \up/intctl/ivselff_2__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0x30AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_189 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 SLICE_189_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_189_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20006 \up/intctl/dout_2__I_0_9 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20006 \up/intctl/dout_3__I_0_9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_191 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 SLICE_191_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_191_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20006 \up/intctl/dout_0__I_0_8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20006 \up/intctl/dout_1__I_0_9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_192 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40064 i2074_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 i2038_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20006 \up/intctl/ivselff_1__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20006 \up/intctl/ivselff_0__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_195 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_195_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_195_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20006 \up/intctl/c_intcoord/gen03[3].gen3.intflag/red0_I_0_2 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20006 \up/intctl/c_intcoord/gen03[3].gen3.intflag/BTN_c_3_I_0 ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module up_intctl_c_intcoord_gen03_2__gen12_intflag_red0_SLICE_200 ( input DI1, 
    DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \up.intctl.c_intcoord.gen03[2].gen12.intflag.red0.SLICE_200_K1 ( 
    .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \up.intctl.c_intcoord.gen03[2].gen12.intflag.red0.SLICE_200_K0 ( 
    .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20006 \up/intctl/c_intcoord/gen03[2].gen12.intflag/BTN_c_2_I_0 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20006 \up/intctl/c_intcoord/gen03[2].gen12.intflag/red0_I_0_2 ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module up_intctl_c_intcoord_gen03_1__gen12_intflag_red0_SLICE_203 ( input DI1, 
    DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \up.intctl.c_intcoord.gen03[1].gen12.intflag.red0.SLICE_203_K1 ( 
    .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \up.intctl.c_intcoord.gen03[1].gen12.intflag.red0.SLICE_203_K0 ( 
    .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20006 \up/intctl/c_intcoord/gen03[1].gen12.intflag/BTN_c_1_I_0 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20006 \up/intctl/c_intcoord/gen03[1].gen12.intflag/red0_I_0_2 ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module up_intctl_c_intcoord_gen03_1__gen12_intflag_SLICE_206 ( input DI0, D0, 
    C0, B0, A0, CLK, output Q0, F0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  lut40065 \up/intctl/c_intcoord/gen03[1].gen12.intflag/i1_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20006 \up/intctl/c_intcoord/gen03[1].gen12.intflag/irip_I_0 ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0x2220") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_207 ( input DI1, DI0, D1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_207_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_207_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20006 \up/intctl/c_intcoord/gen03[0].gen0.intflag/red0_I_0_2 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20006 \up/intctl/c_intcoord/gen03[0].gen0.intflag/BTN_c_0_I_0 ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_213 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_213_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_213_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20006 \sw_disp/dout_1__I_0_5 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre20006 \sw_disp/dout_0__I_0_4 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module sw_disp_SLICE_214 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \sw_disp.SLICE_214_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \sw_disp.SLICE_214_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20006 \sw_disp/sreg8_1__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre20006 \sw_disp/sreg8_0__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_215 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_215_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_215_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20006 \sw_disp/dout_1__I_0_4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre20006 \sw_disp/dout_0__I_0_3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module sw_disp_SLICE_216 ( input DI0, D0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   VCCI, CLK_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40066 \sw_disp/digitval_2__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20006 \sw_disp/digithex_0__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0xB6FD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module inverter ( input I, output Z );

  INV INST1( .A(I), .Z(Z));
endmodule

module sw_disp_SLICE_219 ( input DI1, DI0, D1, C1, D0, C0, B0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40067 \sw_disp/i1022_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40068 \sw_disp/i1539_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20006 \sw_disp/cnt12_1__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20006 \sw_disp/cnt12_2__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0x3FC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sw_disp_SLICE_222 ( input DI0, D0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, CLK_NOTIN, DI0_dly, CLK_dly;

  lut40003 \sw_disp.SLICE_222_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20006 \sw_disp/sreg8_6__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_NOTIN), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sw_disp_SLICE_223 ( input DI1, DI0, C1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly;

  lut40024 \sw_disp.SLICE_223_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \sw_disp.SLICE_223_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20006 \sw_disp/sreg8_4__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_NOTIN), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ffsre20006 \sw_disp/sreg8_5__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_NOTIN), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sw_disp_SLICE_225 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly;

  lut4 \sw_disp.SLICE_225_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \sw_disp.SLICE_225_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20006 \sw_disp/sreg8_2__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_NOTIN), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ffsre20006 \sw_disp/sreg8_3__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_NOTIN), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sw_disp_SLICE_227 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly;

  lut4 \sw_disp.SLICE_227_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \sw_disp.SLICE_227_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20006 \sw_disp/sreg8_0__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_NOTIN), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ffsre20006 \sw_disp/sreg8_1__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_NOTIN), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sw_disp_SLICE_229 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, CLK_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40069 \sw_disp/mux_33_i10_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40070 \sw_disp/mux_33_i11_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20006 \sw_disp/sreg12_10__I_19 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20006 \sw_disp/sreg12_10__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_NOTIN), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0x8B88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0x8D88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sw_disp_SLICE_231 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly;

  lut40071 \sw_disp/i9613_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40072 \sw_disp/mux_33_i9_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20006 \sw_disp/sreg12_7__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_NOTIN), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ffsre20006 \sw_disp/sreg12_10__I_20 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0x888D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sw_disp_SLICE_233 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly;

  lut40064 \sw_disp/mux_33_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 \sw_disp/i9615_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20006 \sw_disp/sreg12_10__I_21 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ffsre20006 \sw_disp/sreg12_6__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_NOTIN), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sw_disp_SLICE_235 ( input DI1, DI0, C1, B1, A1, D0, C0, B0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly;

  lut40074 \sw_disp/i9568_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 \sw_disp/mux_33_i5_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20006 \sw_disp/sreg12_3__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_NOTIN), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ffsre20006 \sw_disp/sreg12_10__I_22 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0xD8D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sw_disp_SLICE_237 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly;

  lut40075 \sw_disp/mux_33_i2_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40076 \sw_disp/mux_33_i3_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20006 \sw_disp/sreg12_10__I_24 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ffsre20006 \sw_disp/sreg12_10__I_23 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sw_disp_SLICE_239 ( input DI0, D0, C0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40077 \sw_disp/i1038_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20006 \sw_disp/cnt4_1__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_240 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_240_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_240_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20006 \sw_disp/dout_14__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre20006 \sw_disp/dout_15__I_0_3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_242 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_242_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_242_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20006 \sw_disp/dout_12__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre20006 \sw_disp/dout_13__I_0_3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_244 ( input DI1, DI0, C1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40024 SLICE_244_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_244_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20006 \sw_disp/dout_10__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre20006 \sw_disp/dout_11__I_0_3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_246 ( input DI1, DI0, C1, C0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40024 SLICE_246_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 SLICE_246_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20006 \sw_disp/dout_8__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre20006 \sw_disp/dout_9__I_0_3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_248 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_248_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_248_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20006 \sw_disp/dout_6__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre20006 \sw_disp/dout_7__I_0_3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_250 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_250_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_250_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20006 \sw_disp/dout_4__I_0_3 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre20006 \sw_disp/dout_5__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_252 ( input DI1, DI0, C1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40024 SLICE_252_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_252_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20006 \sw_disp/dout_2__I_0_4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre20006 \sw_disp/dout_3__I_0_4 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module sw_disp_SLICE_255 ( input DI1, DI0, C1, D0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40024 \sw_disp.SLICE_255_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \sw_disp.SLICE_255_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20006 \sw_disp/sreg8_6__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre20006 \sw_disp/sreg8_7__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module sw_disp_SLICE_257 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \sw_disp.SLICE_257_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \sw_disp.SLICE_257_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20006 \sw_disp/sreg8_4__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre20006 \sw_disp/sreg8_5__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module sw_disp_SLICE_259 ( input DI1, DI0, D1, B0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \sw_disp.SLICE_259_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40078 \sw_disp.SLICE_259_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre20006 \sw_disp/sreg8_2__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre20006 \sw_disp/sreg8_3__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_262 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_262_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 SLICE_262_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20006 \sw_disp/dout_2__I_0_5 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre20006 \sw_disp/dout_3__I_0_5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_265 ( input DI0, D0, C0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40077 i2037_3_lut_3_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20006 \sw_disp/cnt4_0__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module glue_SLICE_266 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40079 \glue/i2054_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40080 \glue/i2093_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20006 \glue/reg_sel_0__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20006 \glue/reg_sel_1__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0xF101") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0x8B88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_268 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40081 i2090_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40082 i2091_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20006 \glue/reg_sel_4__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20006 \glue/reg_sel_3__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0xCE02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_271 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40083 \up/alu/i1080_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40084 \up/i342_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0xF844") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0x2800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_mc_inst_dec_pf_SLICE_273 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40085 \up/mc/inst_dec_ir/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40086 \up/mc/inst_dec_pf/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0x5072") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0x8A0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_275 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40087 \up/n1941_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40038 \up/alu/i1159_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0xBBC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_276 ( input D0, C0, B0, A0, output F0 );

  lut40088 \up/intmem_di_13__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0xF4A4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_277 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40089 \up/mc/inst_dec_ea/i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40038 \up/intmem_14__I_0_2 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_278 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40090 \glue.addr_13__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40091 \up/addr_14__I_0_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0x0A0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0x00AC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_279 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40087 \up/n1941_bdd_4_lut_7 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40038 \up/alu/i1182_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_SLICE_280 ( input D0, C0, B0, A0, output F0 );

  lut40092 \up/intmem_di_2__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0xE5E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_281 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40093 \up/i3_4_lut_adj_99 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40094 \up/i35_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0x30AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_282 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40095 \up/i1_4_lut_adj_116 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40096 \up/i9328_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0x3022") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_283 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40097 \up/n1941_bdd_4_lut_6 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40038 \up/alu/i1150_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0xD8AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_284 ( input D0, C0, B0, A0, output F0 );

  lut40092 \up/intmem_di_15__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_SLICE_285 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40087 \up/n1941_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40098 \up/alu/i1161_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_286 ( input D0, C0, B0, A0, output F0 );

  lut40088 \up/intmem_di_12__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_SLICE_287 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40099 \up/n1941_bdd_4_lut_16 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40038 \up/alu/i1163_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0xDDA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_288 ( input D0, C0, B0, A0, output F0 );

  lut40046 \up/intmem_di_11__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_SLICE_289 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40087 \up/n1941_bdd_4_lut_15 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40038 \up/alu/i1165_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_SLICE_290 ( input D0, C0, B0, A0, output F0 );

  lut40088 \up/intmem_di_10__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_SLICE_291 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40097 \up/n1941_bdd_4_lut_14 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40076 \up/alu/i1167_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_SLICE_292 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40100 \up/mc/inst_dec_ai/ai[0]_bdd_4_lut_13_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40088 \up/intmem_di_9__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0xCA0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_293 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40087 \up/n1941_bdd_4_lut_13 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40038 \up/alu/i1169_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_SLICE_294 ( input D0, C0, B0, A0, output F0 );

  lut40092 \up/intmem_di_8__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_SLICE_295 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40101 \up.i9561_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40102 \up/i129_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0x3050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0x2C20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_297 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40103 \up/mux_26_i14_rep_38_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40104 \up/mux_26_i9_rep_25_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0x0CFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0x3F0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_298 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40030 \up/mc/inst_dec_ia/i4162_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40105 \up/din_8__I_0_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0xF2D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_299 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40106 \up/i1_4_lut_adj_103 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40107 \up/i1_2_lut_3_lut_adj_122 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0xF8FB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0xFAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_300 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40004 \up/opcc_12__I_0 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40108 \up/extmem_12__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0x2230") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_301 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40109 \up/i1_4_lut_adj_106 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40110 \up/i2_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0x0301") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_303 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40111 \up/i9353_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40022 \up/i1_2_lut_adj_101 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0x4454") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module glue_SLICE_304 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40112 \glue/opcc_10__I_0 ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40113 \up.pc.extmem_10__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_305 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40114 \up/i1_4_lut_adj_108 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 \up/i1_2_lut_adj_98 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0x7300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_306 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40116 \up/mc/inst_dec_ia/i1_3_lut_4_lut_adj_86 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40117 \up.i4096_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_307 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40118 \up/i1_4_lut_adj_114 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40119 \up.i1_2_lut_adj_111 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0xE400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_309 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40087 \up/n1941_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40120 \up/alu/i1157_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_310 ( input D0, C0, B0, A0, output F0 );

  lut40092 \up/intmem_di_0__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_SLICE_311 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40121 \up/intmem_ai_5__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40122 \up/n1964_bdd_4_lut_2 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0xCFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_313 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40123 \up/mc/inst_dec_pf/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40124 \up/i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_314 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40125 \up/din_15__I_0_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40126 \up/intctl/c_intcoord/gen03[0].gen0.intflag/i8647_2_lut ( .A(GNDI), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0xAEA2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_315 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40121 \up/intmem_ai_6__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40122 \up/n1964_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_SLICE_317 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40004 \up/opcc_11__I_0 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40127 \up.extmem_11__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_stackpointer_SLICE_318 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40128 \up.i9566_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40129 \up/stackpointer/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0x00C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_319 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40130 \up/n1941_bdd_4_lut_12 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40038 \up/alu/i1171_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0xEA62") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_320 ( input D0, C0, B0, A0, output F0 );

  lut40088 \up/intmem_di_7__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_SLICE_321 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40087 \up/n1941_bdd_4_lut_11 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40038 \up/alu/i1173_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_SLICE_322 ( input D0, C0, B0, A0, output F0 );

  lut40092 \up/intmem_di_6__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_SLICE_323 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40087 \up/n1941_bdd_4_lut_10 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40098 \up/alu/i1175_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_SLICE_324 ( input D0, C0, B0, A0, output F0 );

  lut40092 \up/intmem_di_5__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_SLICE_325 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40131 \up/i36_4_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40132 \up/din_13__I_0_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0x0C20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0xAEA2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_mc_inst_dec_spf_SLICE_326 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40133 \up/mc/inst_dec_er/i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40134 \up.mc.inst_dec_spf.equal_7_i12_2_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0xF333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0xACFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_327 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40121 \up/intmem_ai_7__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40122 \up/n1964_bdd_4_lut_8 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_SLICE_329 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40087 \up/n1941_bdd_4_lut_9 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40073 \up/alu/i1178_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_SLICE_330 ( input D0, C0, B0, A0, output F0 );

  lut40092 \up/intmem_di_4__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_SLICE_331 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40087 \up/n1941_bdd_4_lut_5 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40038 \up/alu/i1185_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_SLICE_332 ( input D0, C0, B0, A0, output F0 );

  lut40092 \up/intmem_di_1__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_SLICE_333 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40099 \up/n1941_bdd_4_lut_4 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40076 \up/alu/i1152_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_SLICE_334 ( input D0, C0, B0, A0, output F0 );

  lut40046 \up/intmem_di_14__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_SLICE_335 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40135 \up/intmem_ai_4__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40122 \up/n1964_bdd_4_lut_7 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_337 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40121 \up/intmem_ai_3__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40122 \up/n1964_bdd_4_lut_6 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_SLICE_339 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40136 \icy40_fart/i4264_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40137 \up/equal_6_i4_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0xFD5D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_341 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40135 \up/intmem_ai_2__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40122 \up/n1964_bdd_4_lut_5 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_SLICE_343 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40112 \up/opcc_14__I_0 ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40127 \up.extmem_14__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_SLICE_344 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40138 \up/i9509_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40139 \up.i4093_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0x0B08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_345 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40135 \up/intmem_ai_1__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40122 \up/n1964_bdd_4_lut_4 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_SLICE_347 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40087 \up/n1941_bdd_4_lut_8 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40038 \up/alu/i1180_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_SLICE_348 ( input D0, C0, B0, A0, output F0 );

  lut40088 \up/intmem_di_3__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_SLICE_349 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40135 \up/intmem_ai_0__I_0_2 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40122 \up/n1964_bdd_4_lut_3 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_SLICE_351 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40140 \up/opcc_9__I_0_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40141 \glue/din_9__I_0_2 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0x7340") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0x3210") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_status_SLICE_353 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40142 \up/status/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40143 \up/status/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0x3337") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_mc_inst_dec_ia_SLICE_354 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40144 \up/intctl/equal_491_i14_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40145 \up.mc.inst_dec_ia.equal_491_i15_2_lut_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_status_SLICE_356 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40146 \up.alu.i2_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40147 \up/status/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0x2030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_status_SLICE_357 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40148 \up/status/i9598_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40149 \up/i1979_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0xCCE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40149 ( input A, B, C, D, output Z );

  LUT4 #("0x9959") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_alu_SLICE_358 ( input C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40150 \up/status/i9783_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40151 \up/alu/c_shift_keep_I_0 ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40150 ( input A, B, C, D, output Z );

  LUT4 #("0x5F5F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40151 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_stackpointer_SLICE_359 ( input D0, C0, B0, A0, output F0 );

  lut40152 \up/stackpointer/i9796_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40152 ( input A, B, C, D, output Z );

  LUT4 #("0xBFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_alu_SLICE_360 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40153 \up/alu/i1_3_lut_4_lut_adj_70 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40154 \up/mc/inst_dec_spf/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40153 ( input A, B, C, D, output Z );

  LUT4 #("0xE0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40154 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_sc_SLICE_361 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40155 \up/sc/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40156 \up/sc/i7715_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40155 ( input A, B, C, D, output Z );

  LUT4 #("0xF9F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40156 ( input A, B, C, D, output Z );

  LUT4 #("0x0021") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_pc_SLICE_363 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40157 \up/intctl/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40158 \up/pc/i1_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40157 ( input A, B, C, D, output Z );

  LUT4 #("0xF0B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40158 ( input A, B, C, D, output Z );

  LUT4 #("0xFF3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_pc_SLICE_365 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40159 \up/pc/i9004_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40160 \up/pc/i1_4_lut_adj_95 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40159 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40160 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_mc_inst_dec_iw_SLICE_367 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40161 \up/mc/inst_dec_iw/iw_I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40162 \up/mc/inst_dec_iw/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40161 ( input A, B, C, D, output Z );

  LUT4 #("0x7FFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40162 ( input A, B, C, D, output Z );

  LUT4 #("0xF0D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_alu_SLICE_368 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40163 \up/alu/i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40164 \up/mc/inst_dec_spf/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40163 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40164 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_mc_inst_dec_ae_SLICE_369 ( input D1, C1, B1, A1, D0, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40165 \up/mc/inst_dec_ae/i85_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40166 \up/mc/inst_dec_ae/i9428_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40165 ( input A, B, C, D, output Z );

  LUT4 #("0x10BA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40166 ( input A, B, C, D, output Z );

  LUT4 #("0x0A00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_intctl_SLICE_371 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40167 \up/intctl/itaken_I_55 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40168 \up/intctl/i1_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40167 ( input A, B, C, D, output Z );

  LUT4 #("0xA080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40168 ( input A, B, C, D, output Z );

  LUT4 #("0xF7FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_intctl_c_intcoord_gen03_2__gen12_intflag_SLICE_372 ( input D1, C1, 
    B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40169 \up/intctl/c_intcoord/gen03[2].gen12.intflag/i12_2_lut_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40170 \up/intctl/c_intcoord/gen03[2].gen12.intflag/i1_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40169 ( input A, B, C, D, output Z );

  LUT4 #("0x3000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40170 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_intctl_SLICE_373 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40171 \up/intctl/c_intcoord/gen03[3].gen3.intflag/i1_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40172 \up/intctl/i1_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40171 ( input A, B, C, D, output Z );

  LUT4 #("0x000C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40172 ( input A, B, C, D, output Z );

  LUT4 #("0x00C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_intctl_c_intcoord_gen03_2__gen12_intflag_SLICE_374 ( input D1, C1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40030 \up/intctl/c_intcoord/gen03[1].gen12.intflag/i12_2_lut ( .A(GNDI), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40173 \up/intctl/c_intcoord/gen03[2].gen12.intflag/ivsel_1__I_0_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40173 ( input A, B, C, D, output Z );

  LUT4 #("0x080C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_alu_SLICE_375 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40174 \up/alu/c_arith_I_0_2 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40060 \up/sc/i1_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40174 ( input A, B, C, D, output Z );

  LUT4 #("0xABA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_alu_SLICE_376 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40175 \up/alu/i1_3_lut_4_lut_adj_71 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40176 \up/alu/i9606_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40175 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40176 ( input A, B, C, D, output Z );

  LUT4 #("0x0559") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sw_disp_SLICE_377 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40121 \sw_disp/digitval_2__I_0_2 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40177 \sw_disp/cnt4[0]_bdd_4_lut_3 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40177 ( input A, B, C, D, output Z );

  LUT4 #("0xAFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sw_disp_SLICE_379 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40135 \sw_disp/digitval_1__I_0_2 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40177 \sw_disp/cnt4[0]_bdd_4_lut_2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sw_disp_SLICE_381 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40121 \sw_disp/n11538_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40177 \sw_disp/cnt4[0]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sw_disp_SLICE_383 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40121 \sw_disp/digitval_0__I_0_2 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40122 \sw_disp/cnt4[0]_bdd_4_lut_5 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sw_disp_SLICE_385 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40135 \sw_disp/digitval_3__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40122 \sw_disp/cnt4[0]_bdd_4_lut_4 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module glue_SLICE_387 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40178 \glue/i3979_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40179 \glue/i9540_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40178 ( input A, B, C, D, output Z );

  LUT4 #("0xB1A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40179 ( input A, B, C, D, output Z );

  LUT4 #("0x0500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module glue_SLICE_389 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40180 \glue/mux_11_Mux_11_i31_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40181 \glue/i9491_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40180 ( input A, B, C, D, output Z );

  LUT4 #("0xA0E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40181 ( input A, B, C, D, output Z );

  LUT4 #("0x0404") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module glue_SLICE_391 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40182 \glue/mux_11_Mux_14_i31_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40183 \glue/i9458_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40182 ( input A, B, C, D, output Z );

  LUT4 #("0xD1C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40183 ( input A, B, C, D, output Z );

  LUT4 #("0x000C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_394 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40184 \icy40_fart/i2031_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40185 \up/intmem_13__I_0_2 ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40184 ( input A, B, C, D, output Z );

  LUT4 #("0x5000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40185 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_396 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40186 \sw_disp/i7_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40039 \up/intmem_0__I_0_2 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40186 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module icy40_fart_c_fart_transmitter_c_tx_rfifo_fifo_stage_1__ffsl_SLICE_397
   ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40187 
    \icy40_fart/c_fart_transmitter/c_tx_rfifo/fifo_stage[1].ffsl/i1_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40187 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_mc_inst_dec_ew_SLICE_398 ( input D1, C1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40188 \glue/br_wr_I_0_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40189 \up.mc.inst_dec_ew.we_I_0_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40188 ( input A, B, C, D, output Z );

  LUT4 #("0x0050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40189 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module icy40_fart_c_fart_transmitter_c_tx_fsm_c_tx_baudtick_SLICE_399 ( input 
    D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40190 \icy40_fart/c_fart_transmitter/c_tx_fsm/c_tx_baudtick/i9818_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40191 \icy40_fart/c_fart_transmitter/c_tx_fsm/c_tx_baudtick/i8626_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40190 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40191 ( input A, B, C, D, output Z );

  LUT4 #("0x0FFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module icy40_fart_c_fart_receiver_c_rx_fsm_SLICE_401 ( input DI1, D1, C1, D0, 
    C0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40192 \icy40_fart.c_fart_receiver.c_rx_fsm.SLICE_401_K1 ( .A(GNDI), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40115 \icy40_fart/c_fart_receiver/c_rx_fsm/i6_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  ffsre20001 \icy40_fart/c_fart_receiver/c_rx_fsm/rx_sr_trans_I_0_2 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40192 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module icy40_fart_c_fart_receiver_c_rx_fsm_SLICE_402 ( input D1, C1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40030 \icy40_fart/c_fart_receiver/c_rx_fsm/i18_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40193 \icy40_fart/c_fart_receiver/c_rx_fsm/i1_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40193 ( input A, B, C, D, output Z );

  LUT4 #("0xFFDF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module icy40_fart_c_fart_receiver_c_rx_fsm_c_rx_baudtick_SLICE_403 ( input D1, 
    C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40194 
    \icy40_fart/c_fart_receiver/c_rx_fsm/c_rx_baudtick/i1_4_lut_adj_131 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40195 \icy40_fart/c_fart_receiver/c_rx_fsm/c_rx_baudtick/i8630_2_lut ( 
    .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40194 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40195 ( input A, B, C, D, output Z );

  LUT4 #("0x0FFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_405 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40196 \up/mux_26_i16_rep_33_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40197 \up/mc/inst_dec_oe/i1_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40196 ( input A, B, C, D, output Z );

  LUT4 #("0x0AFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40197 ( input A, B, C, D, output Z );

  LUT4 #("0xA828") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_407 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40198 \up/dout_1__I_0_6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40032 \up/i329_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40198 ( input A, B, C, D, output Z );

  LUT4 #("0x0EEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_408 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40199 \up/dout_7__I_0_4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40200 \up/i1_3_lut_4_lut_adj_118 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40199 ( input A, B, C, D, output Z );

  LUT4 #("0x32FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40200 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_409 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40201 \up/sc/i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40202 \up/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40201 ( input A, B, C, D, output Z );

  LUT4 #("0x0084") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40202 ( input A, B, C, D, output Z );

  LUT4 #("0x4010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_sc_SLICE_410 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40203 \up/sc/i1_4_lut_adj_96 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40204 \up.intctl.opc15_8_6__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40203 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40204 ( input A, B, C, D, output Z );

  LUT4 #("0xE020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_411 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40205 \up/i1_4_lut_adj_102 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40206 \up/i4_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40205 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40206 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_mc_inst_dec_er_SLICE_412 ( input D0, C0, B0, A0, output F0 );

  lut40207 \up/mc/inst_dec_er/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40207 ( input A, B, C, D, output Z );

  LUT4 #("0xE0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_413 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40208 \up/extmem_1__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40209 \glue/i9332_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40208 ( input A, B, C, D, output Z );

  LUT4 #("0x5044") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40209 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module glue_SLICE_414 ( input D0, C0, B0, A0, output F0 );

  lut40210 \glue/i9627_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40210 ( input A, B, C, D, output Z );

  LUT4 #("0x44F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_416 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40211 \up/i9364_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40212 \up.i148_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40211 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40212 ( input A, B, C, D, output Z );

  LUT4 #("0x5A30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_417 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40213 \up/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40214 \up.sc.i14_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40213 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40214 ( input A, B, C, D, output Z );

  LUT4 #("0x0E02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_420 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40215 \up/i1044_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40216 \up.sc.i18_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40215 ( input A, B, C, D, output Z );

  LUT4 #("0xEC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40216 ( input A, B, C, D, output Z );

  LUT4 #("0x10D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_421 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40217 \up/extmem_3__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40218 \up/i9504_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40217 ( input A, B, C, D, output Z );

  LUT4 #("0xEEF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40218 ( input A, B, C, D, output Z );

  LUT4 #("0x3022") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module glue_SLICE_422 ( input D0, C0, B0, A0, output F0 );

  lut40219 \glue/i9621_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40219 ( input A, B, C, D, output Z );

  LUT4 #("0x22F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_423 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40220 \up/intctl/i4146_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40022 \up/i9334_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40220 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_425 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40221 \up/i9635_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40219 \up/i9634_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40221 ( input A, B, C, D, output Z );

  LUT4 #("0x44F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module glue_SLICE_426 ( input DI1, D1, C1, B1, A1, D0, C0, A0, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40079 \glue/i2092_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40222 \glue/i8670_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20006 \glue/reg_sel_2__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40222 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module glue_SLICE_428 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40223 \glue/i9468_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40224 \glue.i8674_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40223 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40224 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_429 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40225 \up/pc/i6808_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40210 \up/extmem_4__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40225 ( input A, B, C, D, output Z );

  LUT4 #("0xE400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_431 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40226 \up/i4055_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40226 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_433 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40227 \up/i128_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40228 \up.stackpointer.i1_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40227 ( input A, B, C, D, output Z );

  LUT4 #("0xCCA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40228 ( input A, B, C, D, output Z );

  LUT4 #("0xCA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_434 ( input DI1, D1, D0, C0, B0, A0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut4 \up.SLICE_434_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40229 \up.i1_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20006 \up/intctl/is0_I_51 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40229 ( input A, B, C, D, output Z );

  LUT4 #("0x4440") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_435 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40230 \up/i9444_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40231 \up/i1_4_lut_adj_104 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40230 ( input A, B, C, D, output Z );

  LUT4 #("0xDDEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40231 ( input A, B, C, D, output Z );

  LUT4 #("0xE0D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_436 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40232 \up/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40233 \up/i1_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40232 ( input A, B, C, D, output Z );

  LUT4 #("0x00FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40233 ( input A, B, C, D, output Z );

  LUT4 #("0xA0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_437 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40234 \up/i1_4_lut_adj_105 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40235 \up/stackpointer/i8628_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40234 ( input A, B, C, D, output Z );

  LUT4 #("0xC0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40235 ( input A, B, C, D, output Z );

  LUT4 #("0x0003") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_439 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40030 \up/i1064_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40236 \up/i1_4_lut_adj_107 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40236 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_mc_inst_dec_ia_SLICE_440 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40237 \up/mc/inst_dec_ia/i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40238 \up/intctl/equal_474_i14_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40237 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40238 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_441 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40239 \up/i97_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40240 \up.i1_2_lut_adj_121 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40239 ( input A, B, C, D, output Z );

  LUT4 #("0xAAFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40240 ( input A, B, C, D, output Z );

  LUT4 #("0xA8AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_443 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40208 \up/i9372_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40241 \up/i9370_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40241 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_444 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40242 \up/i1_3_lut_4_lut_adj_119 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40166 \up/i1_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40242 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_446 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40243 \up/i9484_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40244 \up/i106_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40243 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40244 ( input A, B, C, D, output Z );

  LUT4 #("0x33CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_447 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40245 \up/i1_3_lut_adj_109 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40245 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_mc_inst_dec_pf_SLICE_448 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40246 \up/mc/inst_dec_pf/i1_4_lut_adj_92 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40247 \up/i1_3_lut_4_lut_adj_120 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40246 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40247 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_449 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40248 \up/i1_4_lut_adj_110 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40249 \up/i9351_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40248 ( input A, B, C, D, output Z );

  LUT4 #("0xFCEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40249 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_451 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40250 \up/i9327_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40251 \up/i7713_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40250 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40251 ( input A, B, C, D, output Z );

  LUT4 #("0x000F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_454 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40252 \up/i9425_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40253 \up/i2_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40252 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40253 ( input A, B, C, D, output Z );

  LUT4 #("0x00A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_455 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40254 \up/i1_4_lut_adj_117 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40255 \up/i1_4_lut_adj_115 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40254 ( input A, B, C, D, output Z );

  LUT4 #("0xFECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40255 ( input A, B, C, D, output Z );

  LUT4 #("0xFAEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_459 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40221 \up/i9633_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40219 \up/i9632_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module glue_SLICE_460 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40256 \glue/mux_11_Mux_5_i7_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40183 \glue/i9442_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40256 ( input A, B, C, D, output Z );

  LUT4 #("0xF088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_461 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40257 \up.i8640_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40258 \up/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40257 ( input A, B, C, D, output Z );

  LUT4 #("0x010D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40258 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_464 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40225 \up/pc/i6811_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40219 \up/extmem_5__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_SLICE_467 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40259 \up/i6817_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40260 \up/i4048_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40259 ( input A, B, C, D, output Z );

  LUT4 #("0xCA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40260 ( input A, B, C, D, output Z );

  LUT4 #("0x5140") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_mc_inst_dec_pi_SLICE_468 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40261 \up/mc/inst_dec_pi/opc15_8_4__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40262 \up/mc/inst_dec_pi/i9403_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40261 ( input A, B, C, D, output Z );

  LUT4 #("0x3120") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40262 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_469 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40208 \up/extmem_6__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 \glue/i9443_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module glue_SLICE_470 ( input D0, C0, B0, A0, output F0 );

  lut40210 \glue/i9575_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_pc_SLICE_472 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40263 \up/pc/i6802_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40264 \up/pc/i6801_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40263 ( input A, B, C, D, output Z );

  LUT4 #("0xA0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40264 ( input A, B, C, D, output Z );

  LUT4 #("0xFF33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_473 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40265 \up/dout_10__I_0_4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40266 \up.i1_2_lut_adj_100 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40265 ( input A, B, C, D, output Z );

  LUT4 #("0x0EEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40266 ( input A, B, C, D, output Z );

  LUT4 #("0x10D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_475 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40267 \up/pci_8__I_0 ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40268 \up/mux_26_i9_rep_24_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40267 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40268 ( input A, B, C, D, output Z );

  LUT4 #("0x0FCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_477 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40265 \up/dout_12__I_0_4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40269 \up/dout_9__I_0_4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40269 ( input A, B, C, D, output Z );

  LUT4 #("0x0EEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_479 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40004 \up/intmem_9__I_0_3 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40187 \up/din_9__I_0_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_pc_SLICE_480 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40058 \up/pc/i6669_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_SLICE_481 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40270 \up/pc/i6663_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40039 \up/intmem_12__I_0_3 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40270 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_483 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40270 \up/pc/i6665_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40039 \up/intmem_11__I_0_3 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_SLICE_485 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40075 \up/pc/i6659_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40185 \up/intmem_14__I_0_3 ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_SLICE_487 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40271 \up/pci_13__I_0 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40272 \up/mux_26_i14_rep_37_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40271 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40272 ( input A, B, C, D, output Z );

  LUT4 #("0x0FAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_489 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40273 \up/extmem_7__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40274 \glue/i9446_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40273 ( input A, B, C, D, output Z );

  LUT4 #("0x3022") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40274 ( input A, B, C, D, output Z );

  LUT4 #("0x00CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module glue_SLICE_490 ( input D0, C0, B0, A0, output F0 );

  lut40275 \glue/i9577_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40275 ( input A, B, C, D, output Z );

  LUT4 #("0x30B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_491 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40276 \up/pci_15__I_0 ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40277 \up/mux_26_i16_rep_31_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40276 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40277 ( input A, B, C, D, output Z );

  LUT4 #("0x5F50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_stackpointer_SLICE_494 ( input D1, C1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40192 \up/stackpointer/i6821_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40076 \up/stackpointer/i6640_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_SLICE_495 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40278 \glue/i5_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40279 \up/equal_3_i4_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40278 ( input A, B, C, D, output Z );

  LUT4 #("0x0A00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40279 ( input A, B, C, D, output Z );

  LUT4 #("0xFDF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_497 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40280 \up/extmem_2__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40209 \glue/i9423_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40280 ( input A, B, C, D, output Z );

  LUT4 #("0x5140") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module glue_SLICE_498 ( input D0, C0, B0, A0, output F0 );

  lut40210 \glue/i9629_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_SLICE_501 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40281 \up/stackpointer/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40282 \up/i9482_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40281 ( input A, B, C, D, output Z );

  LUT4 #("0x88A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40282 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_503 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40273 \up/extmem_0__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 \glue/i9340_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module glue_SLICE_504 ( input D0, C0, B0, A0, output F0 );

  lut40210 \glue/i9619_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_SLICE_505 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40283 \up/i1_2_lut_3_lut_adj_123 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40284 \up/i2_3_lut_4_lut_adj_124 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40283 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40284 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_507 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40285 \up/din_13__I_0_3_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40286 \glue/din_13__I_0_2 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40285 ( input A, B, C, D, output Z );

  LUT4 #("0x5550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40286 ( input A, B, C, D, output Z );

  LUT4 #("0x0E04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_509 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40287 \up/intmem_2__I_0_2 ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40288 \up/intmem_1__I_0_2 ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40287 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40288 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_513 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40289 \up/mc/inst_dec_ai/ai[0]_bdd_4_lut_11_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40290 \up/din_8__I_0_3_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40289 ( input A, B, C, D, output Z );

  LUT4 #("0xE455") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40290 ( input A, B, C, D, output Z );

  LUT4 #("0x5550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module glue_SLICE_514 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40291 \glue/din_8__I_0_2 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40292 \glue/i9555_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40291 ( input A, B, C, D, output Z );

  LUT4 #("0x5410") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40292 ( input A, B, C, D, output Z );

  LUT4 #("0x00C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_515 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40293 \up/din_15__I_0_3_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40294 \glue/din_15__I_0_2 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40293 ( input A, B, C, D, output Z );

  LUT4 #("0x00FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40294 ( input A, B, C, D, output Z );

  LUT4 #("0x00E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_mc_inst_dec_iee_SLICE_518 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40295 \up/mc/inst_dec_iee/i2_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40296 \up/mc/inst_dec_ea/equal_3_i12_2_lut_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40295 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40296 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_status_SLICE_519 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40297 \up/status/i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40298 \up/intctl/i4217_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40297 ( input A, B, C, D, output Z );

  LUT4 #("0x3F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40298 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_sc_SLICE_521 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40299 \up/mc/inst_dec_pf/o6_I_0_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40245 \up/sc/branch_I_0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40299 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_mc_inst_dec_oe_SLICE_522 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40300 \up/stackpointer/i8673_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40301 \up/mc/inst_dec_oe/i30_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40300 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40301 ( input A, B, C, D, output Z );

  LUT4 #("0x3A1A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_pc_SLICE_523 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40192 \up/pc/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40302 \up/pc/i1_4_lut_adj_94 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40302 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_pc_SLICE_525 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40075 \up/pc/i21_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40185 \up/pc/i22_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_pc_SLICE_527 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40303 \up/pc/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40304 \up/mc/inst_dec_pf/i1_3_lut_4_lut_adj_88 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40303 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40304 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_mc_inst_dec_pf_SLICE_528 ( input D1, C1, B1, A1, D0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40305 \up/mc/inst_dec_pf/i1_4_lut_adj_90 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40306 \up/mc/inst_dec_pf/i1_2_lut_adj_91 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40305 ( input A, B, C, D, output Z );

  LUT4 #("0x3020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40306 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_pc_SLICE_529 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40307 \up/pc/i1_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40185 \up/pc/i45_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40307 ( input A, B, C, D, output Z );

  LUT4 #("0xFF5F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_mc_inst_dec_pf_SLICE_530 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40308 \up/mc/inst_dec_pf/i1_4_lut_adj_87 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40309 \up.sc.i1_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40308 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40309 ( input A, B, C, D, output Z );

  LUT4 #("0x0A22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_pc_SLICE_531 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40310 \up/pc/i9790_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40311 \up/mc/inst_dec_pf/i16_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40310 ( input A, B, C, D, output Z );

  LUT4 #("0x5501") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40311 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_intctl_SLICE_532 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40312 \up/mc/inst_dec_er/i1_4_lut_adj_85 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40226 \up/intctl/itaken_I_0_2 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40312 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_pc_SLICE_533 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40313 \up/pc/i3_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40314 \up.mc.inst_dec_ew.equal_3_i13_2_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40313 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40314 ( input A, B, C, D, output Z );

  LUT4 #("0xFEF4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_pc_SLICE_534 ( input DI1, D1, C1, B1, D0, C0, B0, A0, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40042 i2077_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40315 \up.pc.i2_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20006 \up/opcc_14__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40315 ( input A, B, C, D, output Z );

  LUT4 #("0xF5DD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_mc_inst_dec_er_SLICE_536 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40316 \up/mc/inst_dec_pf/i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40317 \up.mc.inst_dec_er.i1217_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40316 ( input A, B, C, D, output Z );

  LUT4 #("0x3233") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40317 ( input A, B, C, D, output Z );

  LUT4 #("0x3733") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_mc_inst_dec_spf_SLICE_537 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40318 \up/mc/inst_dec_spf/i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40319 \up/intctl/i1_4_lut_adj_79 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40318 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40319 ( input A, B, C, D, output Z );

  LUT4 #("0xFFDF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_mc_inst_dec_spf_SLICE_538 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40320 \up/mc/inst_dec_ia/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40321 \up.mc.inst_dec_spf.equal_4_i11_2_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40320 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40321 ( input A, B, C, D, output Z );

  LUT4 #("0xFFE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_mc_inst_dec_se_SLICE_539 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40322 \up/mc/inst_dec_se/se_I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40323 \up/mc/inst_dec_ea/equal_4_i7_2_lut_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40322 ( input A, B, C, D, output Z );

  LUT4 #("0x7F77") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40323 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_mc_inst_dec_rti_SLICE_541 ( input D1, C1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40123 \up/intctl/c_intcoord/gen03[0].gen0.intflag/i4123_2_lut ( .A(GNDI), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40324 \up/mc/inst_dec_rti/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40324 ( input A, B, C, D, output Z );

  LUT4 #("0xEFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_mc_inst_dec_pf_SLICE_543 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40325 \up/mc/inst_dec_pf/i1_4_lut_adj_93 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40326 \up/mc/inst_dec_pf/i3_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40325 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40326 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_mc_inst_dec_pf_SLICE_545 ( input D1, C1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40220 \up/mc/inst_dec_pf/i26_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40327 \up/mc/inst_dec_pf/i1_3_lut_4_lut_adj_89 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40327 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_mc_inst_dec_iw_SLICE_549 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40328 \up/mc/inst_dec_iw/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40329 \up/intctl/equal_483_i15_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40328 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40329 ( input A, B, C, D, output Z );

  LUT4 #("0xCFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_mc_inst_dec_ir_SLICE_553 ( input D1, C1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40330 \up/mc/inst_dec_ea/i4156_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40331 \up/mc/inst_dec_ir/state_1_I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40330 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40331 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_mc_inst_dec_ia_SLICE_554 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40332 \up.mc.inst_dec_ia.i8664_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40333 \up/mc/inst_dec_ea/equal_3_i14_2_lut_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40332 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40333 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_mc_inst_dec_ia_SLICE_555 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40334 \up/mc/inst_dec_ia/i11_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40126 \up/alu/i2003_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40334 ( input A, B, C, D, output Z );

  LUT4 #("0xFF01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_alu_SLICE_556 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40335 \up/alu/i532_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40336 \up.alu.equal_297_i6_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40335 ( input A, B, C, D, output Z );

  LUT4 #("0xFF01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40336 ( input A, B, C, D, output Z );

  LUT4 #("0xFB3B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_mc_inst_dec_ia_SLICE_557 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40337 \up/mc/inst_dec_ia/i4399_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40338 \up/mc/inst_dec_ai/i4070_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40337 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40338 ( input A, B, C, D, output Z );

  LUT4 #("0xF0B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_mc_inst_dec_ew_SLICE_561 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40339 \up/mc/inst_dec_ew/equal_482_i17_2_lut_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40340 \up/mc/inst_dec_ew/equal_3_i10_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40339 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40340 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_mc_inst_dec_ai_SLICE_562 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40341 \up/mc/inst_dec_ai/ai[0]_bdd_4_lut_8_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40342 \up/mc/inst_dec_ai/ai_1__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40341 ( input A, B, C, D, output Z );

  LUT4 #("0xA0CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40342 ( input A, B, C, D, output Z );

  LUT4 #("0x1FFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_mc_inst_dec_ew_SLICE_564 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40343 \up/mc/inst_dec_ai/i2_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40344 \up.mc.inst_dec_ew.equal_3_i11_2_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40343 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40344 ( input A, B, C, D, output Z );

  LUT4 #("0xD8FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module glue_SLICE_568 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40345 \sw_disp/i12_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40346 \glue/br_rd_I_0_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40345 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40346 ( input A, B, C, D, output Z );

  LUT4 #("0x0101") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_mc_inst_dec_ce_SLICE_573 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40347 \up/dout_0__I_0_5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40348 \up/mc/inst_dec_ce/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40347 ( input A, B, C, D, output Z );

  LUT4 #("0xAEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40348 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_mc_inst_dec_ae_SLICE_575 ( input D1, C1, B1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40349 \up/mc/inst_dec_ae/i1964_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40350 \up/mc/inst_dec_ae/i79_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40349 ( input A, B, C, D, output Z );

  LUT4 #("0x03CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40350 ( input A, B, C, D, output Z );

  LUT4 #("0xF606") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_mc_inst_dec_ae_SLICE_577 ( input D1, C1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40351 \up/stackpointer/i9366_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40352 \up/mc/inst_dec_ae/i3_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40351 ( input A, B, C, D, output Z );

  LUT4 #("0x0500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40352 ( input A, B, C, D, output Z );

  LUT4 #("0x000A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_mc_inst_dec_ae_SLICE_578 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40353 \up/mc/inst_dec_ae/i9605_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40354 \up/mc/inst_dec_ae/i9604_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40353 ( input A, B, C, D, output Z );

  LUT4 #("0x88F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40354 ( input A, B, C, D, output Z );

  LUT4 #("0xA0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_intctl_SLICE_579 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40355 \up/intctl/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40356 \up/intctl/i1_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40355 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40356 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_intctl_SLICE_581 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40192 \up/intctl/i1731_rep_11_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40357 \up/intctl/c_intcoord/gen03[0].gen0.intflag/i1_4_lut_adj_74 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40357 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_intctl_SLICE_583 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40358 \up/intctl/i3_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40359 \up/intctl/i1_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40358 ( input A, B, C, D, output Z );

  LUT4 #("0x00A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40359 ( input A, B, C, D, output Z );

  LUT4 #("0xF3FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_intctl_SLICE_585 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40223 \up/intctl/c_intcoord/gen03[1].gen12.intflag/red0_I_0 ( .A(GNDI), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40115 \up/intctl/ivsel_2__I_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_intctl_SLICE_587 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40360 \up/intctl/i1_4_lut_adj_83 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40361 \up/intctl/i1_4_lut_adj_81 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40360 ( input A, B, C, D, output Z );

  LUT4 #("0xFF54") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40361 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_intctl_SLICE_589 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut40362 \up/intctl/c_intcoord/gen03[3].gen3.intflag/i1_4_lut_adj_78 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40363 \up/intctl/i1_4_lut_adj_84 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20006 \up/intctl/c_intcoord/gen03[3].gen3.intflag/irr_I_0 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40362 ( input A, B, C, D, output Z );

  LUT4 #("0x000E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40363 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_intctl_c_intcoord_gen03_3__gen3_intflag_SLICE_591 ( input D1, C1, D0, 
    C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40030 \up/intctl/c_intcoord/gen03[3].gen3.intflag/i12_2_lut ( .A(GNDI), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40364 \up/intctl/c_intcoord/gen03[3].gen3.intflag/ivsel_0__I_0 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40364 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_intctl_c_intcoord_gen03_0__gen0_intflag_SLICE_593 ( input D0, C0, 
    output F0 );
  wire   GNDI;

  lut40365 \up/intctl/c_intcoord/gen03[0].gen0.intflag/i12_2_lut ( .A(GNDI), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40365 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_intctl_c_intcoord_gen03_0__gen0_intflag_SLICE_594 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40366 \up/intctl/c_intcoord/gen03[0].gen0.intflag/ivsel_0__I_33 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40367 \up/intctl/c_intcoord/gen03[0].gen0.intflag/i1_4_lut_adj_73 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40366 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40367 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_alu_SLICE_595 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40368 \up/alu/i1_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40369 \up/alu/intmem_8__I_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40368 ( input A, B, C, D, output Z );

  LUT4 #("0x0105") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40369 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_alu_SLICE_597 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40370 \up/alu/dout_15__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40371 \up.alu.equal_301_i6_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40370 ( input A, B, C, D, output Z );

  LUT4 #("0xFE04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40371 ( input A, B, C, D, output Z );

  LUT4 #("0xF1FD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_alu_SLICE_599 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40372 \up/alu/shift_0__I_0_2 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40274 \up/alu/i4324_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40372 ( input A, B, C, D, output Z );

  LUT4 #("0x2230") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_alu_SLICE_600 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40112 \up/alu/i1156_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40373 \up/alu/dout_0__I_0_6 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40373 ( input A, B, C, D, output Z );

  LUT4 #("0x6E83") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_alu_SLICE_601 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40374 \up/alu/dout_2__I_0_8 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40375 \up/alu/dout_0__I_0_7 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40374 ( input A, B, C, D, output Z );

  LUT4 #("0x0A0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40375 ( input A, B, C, D, output Z );

  LUT4 #("0x00AC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_alu_SLICE_602 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40376 \up/alu/i1184_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40373 \up/alu/dout_1__I_0_7 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40376 ( input A, B, C, D, output Z );

  LUT4 #("0xE4E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_alu_SLICE_603 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40377 \up/alu/i9611_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40378 \up/alu/i41_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40377 ( input A, B, C, D, output Z );

  LUT4 #("0x30AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40378 ( input A, B, C, D, output Z );

  LUT4 #("0x0C30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_alu_SLICE_605 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40379 \up/alu/i9610_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40380 \up/alu/dout_1__I_0_8 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40379 ( input A, B, C, D, output Z );

  LUT4 #("0x1824") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40380 ( input A, B, C, D, output Z );

  LUT4 #("0x4540") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_alu_SLICE_606 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40270 \up/alu/i1181_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40381 \up/alu/dout_2__I_0_7 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40381 ( input A, B, C, D, output Z );

  LUT4 #("0x68E3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_alu_SLICE_607 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40382 \up/alu/i1_4_lut_adj_67 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40383 \up/alu/i1_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40382 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40383 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_alu_SLICE_609 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40382 \up/alu/i1_4_lut_adj_68 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40384 \up/alu/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40384 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_alu_SLICE_615 ( input D0, C0, B0, A0, output F0 );

  lut40385 \up/alu/i1_4_lut_adj_69 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40385 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_alu_SLICE_618 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40004 \up/alu/i1179_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40386 \up/alu/dout_3__I_0_7 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40386 ( input A, B, C, D, output Z );

  LUT4 #("0x68B9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_alu_SLICE_619 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40004 \up/alu/i1162_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40387 \up/alu/logic_11__I_0_2_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40387 ( input A, B, C, D, output Z );

  LUT4 #("0x68CB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_alu_SLICE_621 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40374 \up/alu/dout_5__I_0_5 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40375 \up/alu/dout_3__I_0_8 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_alu_SLICE_622 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40004 \up/alu/i1177_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40388 \up/alu/dout_4__I_0_5 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40388 ( input A, B, C, D, output Z );

  LUT4 #("0x68E5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_alu_SLICE_623 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40004 \up/alu/i1164_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40389 \up/alu/logic_10__I_0_2_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40389 ( input A, B, C, D, output Z );

  LUT4 #("0x68E3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_alu_SLICE_625 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40374 \up/alu/dout_6__I_0_4 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40375 \up/alu/dout_4__I_0_6 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_alu_SLICE_626 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40004 \up/alu/i1174_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40381 \up/alu/dout_5__I_0_4 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_alu_SLICE_628 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40004 \up/alu/i1172_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40390 \up/alu/logic_6__I_0_2_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40390 ( input A, B, C, D, output Z );

  LUT4 #("0x6CD1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_alu_SLICE_630 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40270 \up/alu/i1170_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40391 \up/alu/logic_7__I_0_2_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40391 ( input A, B, C, D, output Z );

  LUT4 #("0x68E5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_alu_SLICE_631 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40374 \up/alu/dout_9__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40375 \up/alu/dout_7__I_0_5 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_alu_SLICE_632 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40004 \up/alu/i1168_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40392 \up/alu/dout_8__I_0_5 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40392 ( input A, B, C, D, output Z );

  LUT4 #("0x78C5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_alu_SLICE_633 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40374 \up/alu/dout_10__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40375 \up/alu/dout_8__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_alu_SLICE_634 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40004 \up/alu/i1166_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40381 \up/alu/dout_9__I_0_5 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_alu_SLICE_635 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40374 \up/alu/dout_13__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40375 \up/alu/dout_11__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_alu_SLICE_636 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40004 \up/alu/i1160_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40393 \up/alu/logic_12__I_0_2_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40393 ( input A, B, C, D, output Z );

  LUT4 #("0x68E5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_alu_SLICE_637 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40394 \up/alu/dout_14__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40395 \up/alu/dout_12__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40394 ( input A, B, C, D, output Z );

  LUT4 #("0x0C0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40395 ( input A, B, C, D, output Z );

  LUT4 #("0x00CA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_alu_SLICE_638 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40004 \up/alu/i1158_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40389 \up/alu/logic_13__I_0_2_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_alu_SLICE_640 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40004 \up/alu/i1151_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40393 \up/alu/logic_14__I_0_2_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_alu_SLICE_643 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40270 \up/alu/i1149_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40389 \up/alu/logic_15__I_0_2_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sw_disp_SLICE_645 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40396 \sw_disp/i1_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40282 \sw_disp/i9780_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40396 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sw_disp_SLICE_647 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40397 \sw_disp/dig_1hot_3__I_0_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40398 \sw_disp/i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40397 ( input A, B, C, D, output Z );

  LUT4 #("0x535F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40398 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module glue_SLICE_649 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40399 \glue/i9626_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40400 \glue/mux_11_Mux_1_i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40399 ( input A, B, C, D, output Z );

  LUT4 #("0x22F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40400 ( input A, B, C, D, output Z );

  LUT4 #("0x0AC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module glue_SLICE_650 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40030 \glue/i9522_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40401 \glue/i1509_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40401 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module glue_SLICE_651 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40399 \glue/i9620_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40400 \glue/mux_11_Mux_3_i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module glue_SLICE_653 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40402 \glue/mux_11_Mux_4_i7_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40403 \glue/i9438_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40402 ( input A, B, C, D, output Z );

  LUT4 #("0xF088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40403 ( input A, B, C, D, output Z );

  LUT4 #("0x0030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module glue_SLICE_655 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40404 \glue/i9628_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40405 \glue/mux_11_Mux_2_i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40404 ( input A, B, C, D, output Z );

  LUT4 #("0x50D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40405 ( input A, B, C, D, output Z );

  LUT4 #("0x0CA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module glue_SLICE_657 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40399 \glue/i9618_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40400 \glue/mux_11_Mux_0_i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module glue_SLICE_659 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40406 \glue/i9454_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40226 \glue/i8659_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40406 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module glue_SLICE_661 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40256 \glue/mux_11_Mux_6_i7_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40183 \glue/i9445_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module glue_SLICE_663 ( input D1, C1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40407 \glue/i9528_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40209 \glue/i1475_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40407 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module glue_SLICE_664 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40256 \glue/mux_11_Mux_7_i7_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40403 \glue/i9448_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sw_disp_SLICE_669 ( input DI1, D1, C1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40408 \sw_disp/i1133_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40409 \sw_disp/i9799_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20006 \sw_disp/cnt12_3__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40408 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40409 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_670 ( input DI1, D1, D0, C0, B0, A0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40410 \sw_disp/i782_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40411 i2102_3_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20006 \sw_disp/cnt12_0__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40410 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40411 ( input A, B, C, D, output Z );

  LUT4 #("0xC8C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sw_disp_SLICE_671 ( input D0, C0, B0, A0, output F0 );

  lut40412 \sw_disp/digitval_1__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40412 ( input A, B, C, D, output Z );

  LUT4 #("0x671F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sw_disp_SLICE_672 ( input D0, C0, B0, A0, output F0 );

  lut40413 \sw_disp/i9614_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40413 ( input A, B, C, D, output Z );

  LUT4 #("0xFD6E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sw_disp_SLICE_673 ( input D0, C0, B0, A0, output F0 );

  lut40414 \sw_disp/digitval_2__I_0_3 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40414 ( input A, B, C, D, output Z );

  LUT4 #("0x7F3D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sw_disp_SLICE_674 ( input D0, C0, B0, A0, output F0 );

  lut40415 \sw_disp/digitval_0__I_0_3 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40415 ( input A, B, C, D, output Z );

  LUT4 #("0xC6EF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sw_disp_SLICE_675 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40416 \sw_disp/digitval_0__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40417 \sw_disp/i9830_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40416 ( input A, B, C, D, output Z );

  LUT4 #("0xA8FB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40417 ( input A, B, C, D, output Z );

  LUT4 #("0x7B6D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module icy40_fart_c_fart_transmitter_c_tx_fsm_SLICE_683 ( input DI1, D1, D0, 
    C0, A0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut4 \icy40_fart.c_fart_transmitter.c_tx_fsm.SLICE_683_K1 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40418 \icy40_fart/c_fart_transmitter/c_tx_fsm/i1_2_lut_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \icy40_fart/c_fart_transmitter/pesynff2_I_0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40418 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module icy40_fart_c_fart_transmitter_c_tx_fsm_SLICE_684 ( input DI1, D1, C1, 
    B1, D0, C0, B0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40419 \icy40_fart/c_fart_transmitter/c_tx_fsm/i4051_2_lut_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40420 \icy40_fart/c_fart_transmitter/c_tx_fsm/i10_2_lut_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20012 \icy40_fart/c_fart_transmitter/c_tx_fsm/FTDI_RXD_c_I_0 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40419 ( input A, B, C, D, output Z );

  LUT4 #("0xCC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40420 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module icy40_fart_c_fart_receiver_c_rx_fsm_c_rx_baudtick_SLICE_685 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40421 \icy40_fart/c_fart_receiver/c_rx_fsm/c_rx_baudtick/i5_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40422 \icy40_fart/c_fart_receiver/c_rx_fsm/c_rx_baudtick/i1_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40421 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40422 ( input A, B, C, D, output Z );

  LUT4 #("0xFFDF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_687 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40423 \up/i1_4_lut_adj_113 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40424 \up/i1_4_lut_adj_112 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40423 ( input A, B, C, D, output Z );

  LUT4 #("0xC8CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40424 ( input A, B, C, D, output Z );

  LUT4 #("0xFF53") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_694 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40198 \up/dout_11__I_0_4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40425 \up/dout_8__I_0_4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40425 ( input A, B, C, D, output Z );

  LUT4 #("0x0EEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_696 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40198 \up/dout_14__I_0_4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40425 \up/dout_5__I_0_3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_SLICE_698 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40265 \up/dout_13__I_0_4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40269 \up/dout_6__I_0_3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_SLICE_700 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40265 \up/dout_15__I_0_4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40269 \up/dout_3__I_0_6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_SLICE_702 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40198 \up/dout_2__I_0_6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40425 \up/dout_4__I_0_4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_mc_inst_dec_ae_SLICE_706 ( input D1, C1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40426 \up/mc/inst_dec_ia/equal_491_i9_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40427 \up/mc/inst_dec_ae/i8669_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40426 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40427 ( input A, B, C, D, output Z );

  LUT4 #("0x1001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_710 ( input D0, C0, B0, A0, output F0 );

  lut40428 \up/i1066_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40428 ( input A, B, C, D, output Z );

  LUT4 #("0x7500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_intctl_SLICE_711 ( input D1, C1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40030 \up/intctl/i2_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40429 \up/intctl/i1_3_lut_adj_80 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40429 ( input A, B, C, D, output Z );

  LUT4 #("0x0C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_intctl_c_intcoord_gen03_0__gen0_intflag_SLICE_713 ( input D0, C0, 
    output F0 );
  wire   GNDI;

  lut40209 \up/intctl/c_intcoord/gen03[0].gen0.intflag/red0_I_0 ( .A(GNDI), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_intctl_c_intcoord_gen03_0__gen0_intflag_SLICE_714 ( input DI1, D1, 
    C1, B1, A1, D0, C0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40430 \up/intctl/c_intcoord/gen03[0].gen0.intflag/i1_4_lut_adj_72 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40032 \up/intctl/c_intcoord/gen03[0].gen0.intflag/i1_2_lut ( .A(GNDI), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20006 \up/intctl/c_intcoord/gen03[0].gen0.intflag/irr_I_0 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40430 ( input A, B, C, D, output Z );

  LUT4 #("0x0302") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_intctl_c_intcoord_gen03_2__gen12_intflag_SLICE_717 ( input DI1, D1, 
    C1, B1, A1, D0, B0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40431 \up/intctl/c_intcoord/gen03[2].gen12.intflag/i1_4_lut_adj_77 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40274 \up/intctl/c_intcoord/gen03[2].gen12.intflag/red0_I_0 ( .A(GNDI), 
    .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20006 \up/intctl/c_intcoord/gen03[2].gen12.intflag/irr_I_0 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40431 ( input A, B, C, D, output Z );

  LUT4 #("0x0032") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_intctl_c_intcoord_gen03_2__gen12_intflag_SLICE_718 ( input DI1, D1, 
    C1, B1, A1, D0, C0, B0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40432 \up/intctl/c_intcoord/gen03[2].gen12.intflag/i1_4_lut_adj_76 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40433 \up/intctl/c_intcoord/gen03[2].gen12.intflag/i1_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20006 \up/intctl/c_intcoord/gen03[2].gen12.intflag/irip_I_0 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40432 ( input A, B, C, D, output Z );

  LUT4 #("0x4440") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40433 ( input A, B, C, D, output Z );

  LUT4 #("0x3000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_721 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40253 i1_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_722 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40020 i1_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_pc_SLICE_723 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40434 \up/pc/i6657_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40434 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_pc_SLICE_725 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40435 \up/pc/i6661_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40435 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_pc_SLICE_727 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40435 \up/pc/i6671_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module icy40_fart_c_fart_transmitter_SLICE_741 ( input D0, B0, output F0 );
  wire   GNDI;

  lut40023 \icy40_fart/c_fart_transmitter/peprev_state_ff_I_56 ( .A(GNDI), 
    .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module icy40_fart_c_fart_transmitter_c_tx_fsm_c_tx_baudtick_SLICE_742 ( input 
    DI1, D1, C1, B1, A1, D0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40436 i9836_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40062 \icy40_fart/c_fart_transmitter/c_tx_fsm/c_tx_baudtick/i4_1_lut ( 
    .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \icy40_fart/c_fart_transmitter/c_tx_fsm/tx_active_I_0_2 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40436 ( input A, B, C, D, output Z );

  LUT4 #("0xDCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_743 ( output F0 );
  wire   GNDI;

  lut40002 i2( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module reset_generator_SLICE_744 ( input D0, output F0 );
  wire   GNDI;

  lut40062 \reset_generator/res_3__keep_I_0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module icy40_fart_c_fart_transmitter_c_tx_rfifo_fifo_stage_2__ffsl_SLICE_745
   ( input D1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40410 
    \icy40_fart/c_fart_transmitter/c_tx_rfifo/fifo_stage[1].ffsl/i4_1_lut ( 
    .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40115 
    \icy40_fart/c_fart_transmitter/c_tx_rfifo/fifo_stage[2].ffsl/i6_2_lut_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module icy40_fart_c_fart_transmitter_c_tx_fsm_c_tx_baudtick_SLICE_747 ( input 
    DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut40437 \icy40_fart.c_fart_transmitter.c_tx_fsm.c_tx_baudtick.SLICE_747_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40438 \icy40_fart/c_fart_transmitter/c_tx_fsm/c_tx_baudtick/i9817_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20006 
    \icy40_fart/c_fart_transmitter/c_tx_fsm/c_tx_baudtick/tx_tick_I_0 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40437 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40438 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module icy40_fart_c_fart_receiver_SLICE_748 ( input DI1, D1, C1, B1, A1, D0, 
    C0, B0, A0, LSR, CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40439 \icy40_fart/c_fart_receiver/i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40440 \icy40_fart/c_fart_receiver/i12_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre20001 \icy40_fart/c_fart_receiver/c_rx_fsm/rx_active_I_0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40439 ( input A, B, C, D, output Z );

  LUT4 #("0x22F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40440 ( input A, B, C, D, output Z );

  LUT4 #("0xFF02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module icy40_fart_c_fart_receiver_c_rx_rfifo_fifo_stage_2__ffsl_SLICE_749 ( 
    input D0, C0, output F0 );
  wire   GNDI;

  lut40115 \icy40_fart/c_fart_receiver/c_rx_rfifo/fifo_stage[2].ffsl/i6_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module icy40_fart_c_fart_receiver_c_rx_rfifo_fifo_stage_1__ffsl_SLICE_750 ( 
    input DI1, D1, D0, C0, B0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut4 \icy40_fart.c_fart_receiver.c_rx_rfifo.fifo_stage[1].ffsl.SLICE_750_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40441 \icy40_fart/c_fart_receiver/c_rx_rfifo/fifo_stage[1].ffsl/i1_3_lut 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20006 \icy40_fart/c_fart_receiver/pesynff2_I_0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40441 ( input A, B, C, D, output Z );

  LUT4 #("0x0030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module icy40_fart_c_fart_receiver_c_rx_fsm_c_rx_baudtick_SLICE_752 ( input D0, 
    output F0 );
  wire   GNDI;

  lut40062 \icy40_fart/c_fart_receiver/c_rx_fsm/c_rx_baudtick/i10_1_lut ( 
    .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module icy40_fart_c_fart_receiver_c_rx_fsm_c_rx_baudtick_SLICE_753 ( input DI1, 
    D1, C1, B1, A1, D0, B0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40299 \icy40_fart/c_fart_receiver/c_rx_fsm/c_rx_baudtick/i7_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40306 \icy40_fart/c_fart_receiver/c_rx_fsm/c_rx_baudtick/i4_2_lut ( 
    .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20006 \icy40_fart/c_fart_receiver/c_rx_fsm/c_rx_baudtick/rx_tick_I_0 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module up_SLICE_754 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40442 \up/mux_26_i9_rep_26_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40104 \up/mux_26_i14_rep_39_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40442 ( input A, B, C, D, output Z );

  LUT4 #("0x50FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_SLICE_756 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40115 \up/i1042_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_SLICE_761 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40040 i2075_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40268 \up/mux_26_i16_rep_32_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20006 \up/opcc_15__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module up_SLICE_764 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40287 \up/intmem_4__I_0_2 ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40076 \up/intmem_3__I_0_2 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_SLICE_766 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40071 \up/intmem_6__I_0_2 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40076 \up/intmem_5__I_0_2 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_SLICE_768 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40071 \up/intmem_8__I_0_2 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40288 \up/intmem_7__I_0_2 ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_SLICE_770 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40071 \up/intmem_10__I_0_2 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40076 \up/intmem_9__I_0_2 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_SLICE_772 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40287 \up/intmem_12__I_0_2 ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40076 \up/intmem_11__I_0_2 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_stackpointer_SLICE_775 ( input D1, C1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40192 \up/stackpointer/i6825_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40443 \up/stackpointer/i6822_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40443 ( input A, B, C, D, output Z );

  LUT4 #("0xAFAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_stackpointer_SLICE_777 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40064 \up/stackpointer/i6652_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40098 \up/stackpointer/i6650_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_stackpointer_SLICE_778 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40192 \up/stackpointer/i6820_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40115 \up/stackpointer/i6823_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_stackpointer_SLICE_781 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40287 \up/stackpointer/i6648_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40076 \up/stackpointer/i6646_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_stackpointer_SLICE_782 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40192 \up/stackpointer/i6788_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40115 \up/stackpointer/i6789_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_stackpointer_SLICE_785 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40075 \up/stackpointer/i6644_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40044 \up/stackpointer/i6642_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_stackpointer_SLICE_786 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40192 \up/stackpointer/i6796_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40115 \up/stackpointer/i6824_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_sc_SLICE_791 ( input DI1, D1, C1, B1, A1, D0, C0, A0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40444 \up/sc/i9807_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40445 \up/sc/i8136_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20006 \up/sc/state_0_I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40444 ( input A, B, C, D, output Z );

  LUT4 #("0x8FFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40445 ( input A, B, C, D, output Z );

  LUT4 #("0xF5FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_pc_SLICE_792 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40192 \up/pc/i6800_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40115 \up/pc/i6791_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_pc_SLICE_793 ( input D0, C0, B0, A0, output F0 );

  lut40446 \up/pc/i6793_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40446 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_pc_SLICE_796 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40192 \up/pc/i6806_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40115 \up/pc/i6795_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_pc_SLICE_797 ( input D0, C0, B0, A0, output F0 );

  lut40447 \up/pc/i6798_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40447 ( input A, B, C, D, output Z );

  LUT4 #("0xE400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_pc_SLICE_800 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40192 \up/pc/i6812_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40115 \up/pc/i6803_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_pc_SLICE_801 ( input D0, C0, B0, A0, output F0 );

  lut40448 \up/pc/i6805_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40448 ( input A, B, C, D, output Z );

  LUT4 #("0xE200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_pc_SLICE_803 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40449 \up/mc/inst_dec_ai/mux_4_Mux_6_i2_3_lut_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40448 \up/pc/i6814_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40449 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_pc_SLICE_804 ( input D1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40450 \up/pc/i6819_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40451 \up/pc/i6809_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40450 ( input A, B, C, D, output Z );

  LUT4 #("0x00CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40451 ( input A, B, C, D, output Z );

  LUT4 #("0x0A0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_pc_SLICE_807 ( input D1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40450 \up/pc/i6827_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40115 \up/pc/i6815_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_pc_SLICE_809 ( input D1, C1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40192 \up/pc/i6790_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40451 \up/pc/i6826_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_pc_SLICE_811 ( input D1, C1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40192 \up/pc/i6799_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40451 \up/pc/i6786_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_pc_SLICE_813 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40192 \up/pc/i6818_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40115 \up/pc/i6794_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_mc_inst_dec_ai_SLICE_820 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40452 \up/mc/inst_dec_ai/ai[0]_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40453 \up/mc/inst_dec_ai/ai[0]_bdd_4_lut_2_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40452 ( input A, B, C, D, output Z );

  LUT4 #("0xCB0B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40453 ( input A, B, C, D, output Z );

  LUT4 #("0xAD0D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_mc_inst_dec_ai_SLICE_821 ( input D1, C1, B1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40454 \up/mc/inst_dec_ai/mux_4_Mux_7_i2_3_lut_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40455 \up/mc/inst_dec_ai/mux_4_Mux_5_i2_3_lut_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40454 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40455 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_mc_inst_dec_ai_SLICE_825 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40456 \up/mc/inst_dec_ai/ai[0]_bdd_4_lut_10_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40457 \up/mc/inst_dec_ai/ai[0]_bdd_4_lut_12_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40456 ( input A, B, C, D, output Z );

  LUT4 #("0xAC0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40457 ( input A, B, C, D, output Z );

  LUT4 #("0xE323") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_mc_inst_dec_ai_SLICE_828 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40458 \up/mc/inst_dec_ai/ai[0]_bdd_4_lut_7_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40459 \up/mc/inst_dec_ai/ai[0]_bdd_4_lut_9_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40458 ( input A, B, C, D, output Z );

  LUT4 #("0xC0AF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40459 ( input A, B, C, D, output Z );

  LUT4 #("0xCA0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_mc_inst_dec_ai_SLICE_831 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40460 \up/mc/inst_dec_ai/ai[0]_bdd_4_lut_5_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40461 \up/mc/inst_dec_ai/ai[0]_bdd_4_lut_6_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40460 ( input A, B, C, D, output Z );

  LUT4 #("0xE323") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40461 ( input A, B, C, D, output Z );

  LUT4 #("0xD591") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_mc_inst_dec_ai_SLICE_833 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40462 \up/mc/inst_dec_ai/ai[0]_bdd_4_lut_3_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40463 \up/mc/inst_dec_ai/ai[0]_bdd_4_lut_4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40462 ( input A, B, C, D, output Z );

  LUT4 #("0xAD0D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40463 ( input A, B, C, D, output Z );

  LUT4 #("0xB833") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_intinj_SLICE_836 ( input DI1, D1, C0, A0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut4 \up.intinj.SLICE_836_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40464 \up/intinj/i2_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20006 \up/intctl/vs_I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40464 ( input A, B, C, D, output Z );

  LUT4 #("0xAFAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_intctl_SLICE_837 ( input DI1, D1, C1, B1, A1, D0, C0, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40465 \up.intctl.SLICE_837_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40209 \up/intctl/i2_2_lut_adj_82 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20006 \up/intctl/itaken_I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40465 ( input A, B, C, D, output Z );

  LUT4 #("0xA080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_intctl_c_intcoord_gen03_3__gen3_intflag_SLICE_839 ( input D0, C0, 
    output F0 );
  wire   GNDI;

  lut40209 \up/intctl/c_intcoord/gen03[3].gen3.intflag/red0_I_0 ( .A(GNDI), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_intctl_c_intcoord_gen03_1__gen12_intflag_SLICE_840 ( input DI1, D1, 
    C1, B1, A1, D0, C0, B0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40432 \up/intctl/c_intcoord/gen03[0].gen0.intflag/i1_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40245 \up/intctl/c_intcoord/gen03[1].gen12.intflag/i4125_2_lut_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20006 \up/intctl/c_intcoord/gen03[0].gen0.intflag/irip_I_0 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module up_intctl_c_intcoord_gen03_1__gen12_intflag_SLICE_841 ( input DI1, D1, 
    C1, B1, A1, D0, C0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40362 \up/intctl/c_intcoord/gen03[1].gen12.intflag/i1_4_lut_adj_75 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40365 \up/intctl/c_intcoord/gen03[1].gen12.intflag/i1_2_lut ( .A(GNDI), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20006 \up/intctl/c_intcoord/gen03[1].gen12.intflag/irr_I_0 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module up_alu_SLICE_843 ( input DI1, D1, C1, B1, A1, D0, C0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40466 \up/status/i9599_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40467 \up/alu/equal_304_i5_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \up/status/flags_0__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40466 ( input A, B, C, D, output Z );

  LUT4 #("0xCD01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40467 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_alu_SLICE_844 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40077 \up/alu/intmem_7__I_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_alu_SLICE_845 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40067 \up/alu/intmem_2__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40077 \up/alu/intmem_0__I_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_alu_SLICE_849 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40067 \up/alu/intmem_4__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40077 \up/alu/intmem_1__I_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_alu_SLICE_860 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40067 \up/alu/intmem_6__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40077 \up/alu/intmem_3__I_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_alu_SLICE_864 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40067 \up/alu/intmem_10__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40077 \up/alu/intmem_5__I_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_alu_SLICE_870 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40067 \up/alu/intmem_12__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40077 \up/alu/intmem_9__I_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module up_alu_SLICE_872 ( input D1, C1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40067 \up/alu/intmem_14__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40468 \up/alu/intmem_11__I_0 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40468 ( input A, B, C, D, output Z );

  LUT4 #("0x5A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module up_alu_SLICE_874 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40067 \up/alu/intmem_15__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40077 \up/alu/intmem_13__I_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sw_disp_SLICE_876 ( input DI1, D1, C1, B1, A1, D0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly;

  lut40469 \sw_disp.equal_32_i8_1_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40062 \sw_disp/DISP_STB_c_I_0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20006 \sw_disp/DISP_STB_c_I_0_2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40469 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module glue_SLICE_878 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40407 \glue/i9551_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40470 \glue/i9539_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40470 ( input A, B, C, D, output Z );

  LUT4 #("0x3000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module glue_SLICE_886 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40330 \glue/i9451_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40365 \glue/i9489_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module glue_SLICE_887 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40115 \glue/i9368_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module glue_SLICE_889 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40471 \glue/i9420_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40472 \glue/i9415_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40471 ( input A, B, C, D, output Z );

  LUT4 #("0x00C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40472 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module glue_SLICE_893 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40471 \glue/i9470_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40473 \glue/i9465_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40473 ( input A, B, C, D, output Z );

  LUT4 #("0x000C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module glue_SLICE_897 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40474 \glue/i9379_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40474 ( input A, B, C, D, output Z );

  LUT4 #("0x000C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_900 ( input DI1, D1, C1, B1, A1, D0, C0, A0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40475 \up/intctl/c_intcoord/gen03[3].gen3.intflag/i1_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40476 i4149_2_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20006 \up/intctl/c_intcoord/gen03[3].gen3.intflag/irip_I_0 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40475 ( input A, B, C, D, output Z );

  LUT4 #("0x5040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40476 ( input A, B, C, D, output Z );

  LUT4 #("0xFAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module led_port_dout_2__I_0 ( input DO0, CE, OUTCLK, output PADDO );
  wire   GNDI, DO0_dly, OUTCLK_dly, CE_dly;

  IOL_B_B \led_port/dout_2__I_0 ( .PADDI(GNDI), .DO1(GNDI), .DO0(DO0_dly), 
    .CE(CE_dly), .IOLTO(GNDI), .HOLD(GNDI), .INCLK(GNDI), .OUTCLK(OUTCLK_dly), 
    .PADDO(PADDO), .PADDT(), .DI1(), .DI0());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (OUTCLK => PADDO) = (0:0:0,0:0:0);
    $setuphold (posedge OUTCLK, DO0, 0:0:0, 0:0:0,,,, OUTCLK_dly, DO0_dly);
    $setuphold (posedge OUTCLK, CE, 0:0:0, 0:0:0,,,, OUTCLK_dly, CE_dly);
  endspecify

endmodule

module IOL_B_B ( input PADDI, DO1, DO0, CE, IOLTO, HOLD, INCLK, OUTCLK, 
    output PADDO, PADDT, DI1, DI0 );

  IOL_B INST10( .PADDI(PADDI), .DO1(DO1), .DO0(DO0), .CE(CE), .IOLTO(IOLTO), 
    .HOLD(HOLD), .INCLK(INCLK), .OUTCLK(OUTCLK), .PADDO(PADDO), .PADDT(PADDT), 
    .DI1(DI1), .DI0(DI0));
  defparam INST10.LATCHIN = "LATCH_REG";
  defparam INST10.DDROUT = "NO";
endmodule

module led_port_dout_1__I_0 ( input DO0, CE, OUTCLK, output PADDO );
  wire   GNDI, DO0_dly, OUTCLK_dly, CE_dly;

  IOL_B_B \led_port/dout_1__I_0 ( .PADDI(GNDI), .DO1(GNDI), .DO0(DO0_dly), 
    .CE(CE_dly), .IOLTO(GNDI), .HOLD(GNDI), .INCLK(GNDI), .OUTCLK(OUTCLK_dly), 
    .PADDO(PADDO), .PADDT(), .DI1(), .DI0());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (OUTCLK => PADDO) = (0:0:0,0:0:0);
    $setuphold (posedge OUTCLK, DO0, 0:0:0, 0:0:0,,,, OUTCLK_dly, DO0_dly);
    $setuphold (posedge OUTCLK, CE, 0:0:0, 0:0:0,,,, OUTCLK_dly, CE_dly);
  endspecify

endmodule

module led_port_dout_0__I_0 ( input DO0, CE, OUTCLK, output PADDO );
  wire   GNDI, DO0_dly, OUTCLK_dly, CE_dly;

  IOL_B_B \led_port/dout_0__I_0 ( .PADDI(GNDI), .DO1(GNDI), .DO0(DO0_dly), 
    .CE(CE_dly), .IOLTO(GNDI), .HOLD(GNDI), .INCLK(GNDI), .OUTCLK(OUTCLK_dly), 
    .PADDO(PADDO), .PADDT(), .DI1(), .DI0());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (OUTCLK => PADDO) = (0:0:0,0:0:0);
    $setuphold (posedge OUTCLK, DO0, 0:0:0, 0:0:0,,,, OUTCLK_dly, DO0_dly);
    $setuphold (posedge OUTCLK, CE, 0:0:0, 0:0:0,,,, OUTCLK_dly, CE_dly);
  endspecify

endmodule

module led_port_dout_4__I_0 ( input DO0, CE, OUTCLK, output PADDO );
  wire   GNDI, DO0_dly, OUTCLK_dly, CE_dly;

  IOL_B_B \led_port/dout_4__I_0 ( .PADDI(GNDI), .DO1(GNDI), .DO0(DO0_dly), 
    .CE(CE_dly), .IOLTO(GNDI), .HOLD(GNDI), .INCLK(GNDI), .OUTCLK(OUTCLK_dly), 
    .PADDO(PADDO), .PADDT(), .DI1(), .DI0());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (OUTCLK => PADDO) = (0:0:0,0:0:0);
    $setuphold (posedge OUTCLK, DO0, 0:0:0, 0:0:0,,,, OUTCLK_dly, DO0_dly);
    $setuphold (posedge OUTCLK, CE, 0:0:0, 0:0:0,,,, OUTCLK_dly, CE_dly);
  endspecify

endmodule

module led_port_dout_3__I_0 ( input DO0, CE, OUTCLK, output PADDO );
  wire   GNDI, DO0_dly, OUTCLK_dly, CE_dly;

  IOL_B_B \led_port/dout_3__I_0 ( .PADDI(GNDI), .DO1(GNDI), .DO0(DO0_dly), 
    .CE(CE_dly), .IOLTO(GNDI), .HOLD(GNDI), .INCLK(GNDI), .OUTCLK(OUTCLK_dly), 
    .PADDO(PADDO), .PADDT(), .DI1(), .DI0());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (OUTCLK => PADDO) = (0:0:0,0:0:0);
    $setuphold (posedge OUTCLK, DO0, 0:0:0, 0:0:0,,,, OUTCLK_dly, DO0_dly);
    $setuphold (posedge OUTCLK, CE, 0:0:0, 0:0:0,,,, OUTCLK_dly, CE_dly);
  endspecify

endmodule

module pll20_lscc_pll_inst_u_PLL_B ( input REFERENCECLK, FEEDBACK, RESET_N, 
    output INTFBOUT, OUTGLOBAL );
  wire   GNDI;

  PLL_B_B \pll20/lscc_pll_inst/u_PLL_B ( .REFERENCECLK(REFERENCECLK), 
    .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), .DYNAMICDELAY6(GNDI), 
    .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), .DYNAMICDELAY3(GNDI), 
    .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), .DYNAMICDELAY0(GNDI), 
    .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), .SDI(GNDI), .LATCH(GNDI), 
    .INTFBOUT(INTFBOUT), .OUTCORE(), .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), 
    .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.DIVR = "1";
  defparam INST10.DIVF = "50";
  defparam INST10.DIVQ = "5";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "25.000000";
endmodule

module up_intmemory_intmem_ai_0__I_0 ( input RADDR7, RADDR6, RADDR5, RADDR4, 
    RADDR3, RADDR2, RADDR1, RADDR0, WADDR7, WADDR6, WADDR5, WADDR4, WADDR3, 
    WADDR2, WADDR1, WADDR0, WDATA15, WDATA14, WDATA13, WDATA12, WDATA11, 
    WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, WDATA4, WDATA3, WDATA2, 
    WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, output RDATA15, RDATA14, 
    RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, RDATA8, RDATA7, RDATA6, RDATA5, 
    RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );
  wire   GNDI, RADDR7_dly, RCLK_dly, RADDR6_dly, RADDR5_dly, RADDR4_dly, 
         RADDR3_dly, RADDR2_dly, RADDR1_dly, RADDR0_dly, WADDR7_dly, WCLK_dly, 
         WADDR6_dly, WADDR5_dly, WADDR4_dly, WADDR3_dly, WADDR2_dly, 
         WADDR1_dly, WADDR0_dly, WDATA15_dly, WDATA14_dly, WDATA13_dly, 
         WDATA12_dly, WDATA11_dly, WDATA10_dly, WDATA9_dly, WDATA8_dly, 
         WDATA7_dly, WDATA6_dly, WDATA5_dly, WDATA4_dly, WDATA3_dly, 
         WDATA2_dly, WDATA1_dly, WDATA0_dly, RCLKE_dly, RE_dly, WCLKE_dly, 
         WE_dly;

  EBR_B_B \up/intmemory/intmem_ai_0__I_0 ( .RADDR10(GNDI), .RADDR9(GNDI), 
    .RADDR8(GNDI), .RADDR7(RADDR7_dly), .RADDR6(RADDR6_dly), 
    .RADDR5(RADDR5_dly), .RADDR4(RADDR4_dly), .RADDR3(RADDR3_dly), 
    .RADDR2(RADDR2_dly), .RADDR1(RADDR1_dly), .RADDR0(RADDR0_dly), 
    .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), .WADDR7(WADDR7_dly), 
    .WADDR6(WADDR6_dly), .WADDR5(WADDR5_dly), .WADDR4(WADDR4_dly), 
    .WADDR3(WADDR3_dly), .WADDR2(WADDR2_dly), .WADDR1(WADDR1_dly), 
    .WADDR0(WADDR0_dly), .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), 
    .MASK_N12(GNDI), .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), 
    .MASK_N8(GNDI), .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), 
    .MASK_N4(GNDI), .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), 
    .MASK_N0(GNDI), .WDATA15(WDATA15_dly), .WDATA14(WDATA14_dly), 
    .WDATA13(WDATA13_dly), .WDATA12(WDATA12_dly), .WDATA11(WDATA11_dly), 
    .WDATA10(WDATA10_dly), .WDATA9(WDATA9_dly), .WDATA8(WDATA8_dly), 
    .WDATA7(WDATA7_dly), .WDATA6(WDATA6_dly), .WDATA5(WDATA5_dly), 
    .WDATA4(WDATA4_dly), .WDATA3(WDATA3_dly), .WDATA2(WDATA2_dly), 
    .WDATA1(WDATA1_dly), .WDATA0(WDATA0_dly), .RCLKE(RCLKE_dly), 
    .RCLK(RCLK_dly), .RE(RE_dly), .WCLKE(WCLKE_dly), .WCLK(WCLK_dly), 
    .WE(WE_dly), .RDATA15(RDATA15), .RDATA14(RDATA14), .RDATA13(RDATA13), 
    .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), .RDATA9(RDATA9), 
    .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), .RDATA5(RDATA5), 
    .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), .RDATA1(RDATA1), 
    .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (RCLK => RDATA15) = (0:0:0,0:0:0);
    (RCLK => RDATA14) = (0:0:0,0:0:0);
    (RCLK => RDATA13) = (0:0:0,0:0:0);
    (RCLK => RDATA12) = (0:0:0,0:0:0);
    (RCLK => RDATA11) = (0:0:0,0:0:0);
    (RCLK => RDATA10) = (0:0:0,0:0:0);
    (RCLK => RDATA9) = (0:0:0,0:0:0);
    (RCLK => RDATA8) = (0:0:0,0:0:0);
    (RCLK => RDATA7) = (0:0:0,0:0:0);
    (RCLK => RDATA6) = (0:0:0,0:0:0);
    (RCLK => RDATA5) = (0:0:0,0:0:0);
    (RCLK => RDATA4) = (0:0:0,0:0:0);
    (RCLK => RDATA3) = (0:0:0,0:0:0);
    (RCLK => RDATA2) = (0:0:0,0:0:0);
    (RCLK => RDATA1) = (0:0:0,0:0:0);
    (RCLK => RDATA0) = (0:0:0,0:0:0);
    $setuphold (posedge RCLK, RADDR7, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR7_dly);
    $setuphold (posedge RCLK, RADDR6, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR6_dly);
    $setuphold (posedge RCLK, RADDR5, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR5_dly);
    $setuphold (posedge RCLK, RADDR4, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR4_dly);
    $setuphold (posedge RCLK, RADDR3, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR3_dly);
    $setuphold (posedge RCLK, RADDR2, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR2_dly);
    $setuphold (posedge RCLK, RADDR1, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR1_dly);
    $setuphold (posedge RCLK, RADDR0, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR0_dly);
    $setuphold (posedge WCLK, WADDR7, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR7_dly);
    $setuphold (posedge WCLK, WADDR6, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR6_dly);
    $setuphold (posedge WCLK, WADDR5, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR5_dly);
    $setuphold (posedge WCLK, WADDR4, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR4_dly);
    $setuphold (posedge WCLK, WADDR3, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR3_dly);
    $setuphold (posedge WCLK, WADDR2, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR2_dly);
    $setuphold (posedge WCLK, WADDR1, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR1_dly);
    $setuphold (posedge WCLK, WADDR0, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR0_dly);
    $setuphold 
      (posedge WCLK, WDATA15, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA15_dly);
    $setuphold 
      (posedge WCLK, WDATA14, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA14_dly);
    $setuphold 
      (posedge WCLK, WDATA13, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA13_dly);
    $setuphold 
      (posedge WCLK, WDATA12, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA12_dly);
    $setuphold 
      (posedge WCLK, WDATA11, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA11_dly);
    $setuphold 
      (posedge WCLK, WDATA10, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA10_dly);
    $setuphold (posedge WCLK, WDATA9, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA9_dly);
    $setuphold (posedge WCLK, WDATA8, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA8_dly);
    $setuphold (posedge WCLK, WDATA7, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA7_dly);
    $setuphold (posedge WCLK, WDATA6, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA6_dly);
    $setuphold (posedge WCLK, WDATA5, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA5_dly);
    $setuphold (posedge WCLK, WDATA4, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA4_dly);
    $setuphold (posedge WCLK, WDATA3, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA3_dly);
    $setuphold (posedge WCLK, WDATA2, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA2_dly);
    $setuphold (posedge WCLK, WDATA1, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA1_dly);
    $setuphold (posedge WCLK, WDATA0, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA0_dly);
    $setuphold (posedge RCLK, RCLKE, 0:0:0, 0:0:0,,,, RCLK_dly, RCLKE_dly);
    $setuphold (posedge RCLK, RE, 0:0:0, 0:0:0,,,, RCLK_dly, RE_dly);
    $setuphold (posedge WCLK, WCLKE, 0:0:0, 0:0:0,,,, WCLK_dly, WCLKE_dly);
    $setuphold (posedge WCLK, WE, 0:0:0, 0:0:0,,,, WCLK_dly, WE_dly);
    $width (posedge RCLK, 0:0:0);
    $width (negedge RCLK, 0:0:0);
    $width (posedge WCLK, 0:0:0);
    $width (negedge WCLK, 0:0:0);
  endspecify

endmodule

module EBR_B_B ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, 
    RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, WADDR6, 
    WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "16";
  defparam INST10.DATA_WIDTH_R = "16";

    defparam INST10.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module sw_disp_SW_DATA_c_I_0 ( input PADDI, INCLK, output DI0 );
  wire   GNDI, VCCI, INCLK_NOTIN, PADDI_dly, INCLK_dly;

  IOL_B0477 \sw_disp/SW_DATA_c_I_0 ( .PADDI(PADDI_dly), .DO1(GNDI), .DO0(GNDI), 
    .CE(VCCI), .IOLTO(GNDI), .HOLD(GNDI), .INCLK(INCLK_NOTIN), .OUTCLK(GNDI), 
    .PADDO(), .PADDT(), .DI1(), .DI0(DI0));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter INCLK_INVERTERIN( .I(INCLK_dly), .Z(INCLK_NOTIN));

  specify
    (INCLK => DI0) = (0:0:0,0:0:0);
    $setuphold (negedge INCLK, PADDI, 0:0:0, 0:0:0,,,, INCLK_dly, PADDI_dly);
  endspecify

endmodule

module IOL_B0477 ( input PADDI, DO1, DO0, CE, IOLTO, HOLD, INCLK, OUTCLK, 
    output PADDO, PADDT, DI1, DI0 );

  IOL_B INST10( .PADDI(PADDI), .DO1(DO1), .DO0(DO0), .CE(CE), .IOLTO(IOLTO), 
    .HOLD(HOLD), .INCLK(INCLK), .OUTCLK(OUTCLK), .PADDO(PADDO), .PADDT(PADDT), 
    .DI1(DI1), .DI0(DI0));
  defparam INST10.LATCHIN = "NONE_REG";
  defparam INST10.DDROUT = "NO";
endmodule

module sw_disp_sreg12_11__I_0 ( input DO0, OUTCLK, output PADDO );
  wire   GNDI, VCCI, OUTCLK_NOTIN, DO0_dly, OUTCLK_dly;

  IOL_B_B \sw_disp/sreg12_11__I_0 ( .PADDI(GNDI), .DO1(GNDI), .DO0(DO0_dly), 
    .CE(VCCI), .IOLTO(GNDI), .HOLD(GNDI), .INCLK(GNDI), .OUTCLK(OUTCLK_NOTIN), 
    .PADDO(PADDO), .PADDT(), .DI1(), .DI0());
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter OUTCLK_INVERTERIN( .I(OUTCLK_dly), .Z(OUTCLK_NOTIN));

  specify
    (OUTCLK => PADDO) = (0:0:0,0:0:0);
    $setuphold (negedge OUTCLK, DO0, 0:0:0, 0:0:0,,,, OUTCLK_dly, DO0_dly);
  endspecify

endmodule

module bootram_addr_0__I_0 ( input RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, 
    RADDR3, RADDR2, RADDR1, RADDR0, WADDR8, WADDR7, WADDR6, WADDR5, WADDR4, 
    WADDR3, WADDR2, WADDR1, WADDR0, WDATA14, WDATA12, WDATA10, WDATA8, WDATA6, 
    WDATA4, WDATA2, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, output RDATA14, 
    RDATA12, RDATA10, RDATA8, RDATA6, RDATA4, RDATA2, RDATA0 );
  wire   GNDI, RADDR8_dly, RCLK_dly, RADDR7_dly, RADDR6_dly, RADDR5_dly, 
         RADDR4_dly, RADDR3_dly, RADDR2_dly, RADDR1_dly, RADDR0_dly, 
         WADDR8_dly, WCLK_dly, WADDR7_dly, WADDR6_dly, WADDR5_dly, WADDR4_dly, 
         WADDR3_dly, WADDR2_dly, WADDR1_dly, WADDR0_dly, WDATA14_dly, 
         WDATA12_dly, WDATA10_dly, WDATA8_dly, WDATA6_dly, WDATA4_dly, 
         WDATA2_dly, WDATA0_dly, RCLKE_dly, RE_dly, WCLKE_dly, WE_dly;

  EBR_B0478 \bootram/addr_0__I_0 ( .RADDR10(GNDI), .RADDR9(GNDI), 
    .RADDR8(RADDR8_dly), .RADDR7(RADDR7_dly), .RADDR6(RADDR6_dly), 
    .RADDR5(RADDR5_dly), .RADDR4(RADDR4_dly), .RADDR3(RADDR3_dly), 
    .RADDR2(RADDR2_dly), .RADDR1(RADDR1_dly), .RADDR0(RADDR0_dly), 
    .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(WADDR8_dly), .WADDR7(WADDR7_dly), 
    .WADDR6(WADDR6_dly), .WADDR5(WADDR5_dly), .WADDR4(WADDR4_dly), 
    .WADDR3(WADDR3_dly), .WADDR2(WADDR2_dly), .WADDR1(WADDR1_dly), 
    .WADDR0(WADDR0_dly), .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), 
    .MASK_N12(GNDI), .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), 
    .MASK_N8(GNDI), .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), 
    .MASK_N4(GNDI), .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), 
    .MASK_N0(GNDI), .WDATA15(GNDI), .WDATA14(WDATA14_dly), .WDATA13(GNDI), 
    .WDATA12(WDATA12_dly), .WDATA11(GNDI), .WDATA10(WDATA10_dly), 
    .WDATA9(GNDI), .WDATA8(WDATA8_dly), .WDATA7(GNDI), .WDATA6(WDATA6_dly), 
    .WDATA5(GNDI), .WDATA4(WDATA4_dly), .WDATA3(GNDI), .WDATA2(WDATA2_dly), 
    .WDATA1(GNDI), .WDATA0(WDATA0_dly), .RCLKE(RCLKE_dly), .RCLK(RCLK_dly), 
    .RE(RE_dly), .WCLKE(WCLKE_dly), .WCLK(WCLK_dly), .WE(WE_dly), .RDATA15(), 
    .RDATA14(RDATA14), .RDATA13(), .RDATA12(RDATA12), .RDATA11(), 
    .RDATA10(RDATA10), .RDATA9(), .RDATA8(RDATA8), .RDATA7(), .RDATA6(RDATA6), 
    .RDATA5(), .RDATA4(RDATA4), .RDATA3(), .RDATA2(RDATA2), .RDATA1(), 
    .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (RCLK => RDATA14) = (0:0:0,0:0:0);
    (RCLK => RDATA12) = (0:0:0,0:0:0);
    (RCLK => RDATA10) = (0:0:0,0:0:0);
    (RCLK => RDATA8) = (0:0:0,0:0:0);
    (RCLK => RDATA6) = (0:0:0,0:0:0);
    (RCLK => RDATA4) = (0:0:0,0:0:0);
    (RCLK => RDATA2) = (0:0:0,0:0:0);
    (RCLK => RDATA0) = (0:0:0,0:0:0);
    $setuphold (posedge RCLK, RADDR8, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR8_dly);
    $setuphold (posedge RCLK, RADDR7, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR7_dly);
    $setuphold (posedge RCLK, RADDR6, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR6_dly);
    $setuphold (posedge RCLK, RADDR5, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR5_dly);
    $setuphold (posedge RCLK, RADDR4, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR4_dly);
    $setuphold (posedge RCLK, RADDR3, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR3_dly);
    $setuphold (posedge RCLK, RADDR2, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR2_dly);
    $setuphold (posedge RCLK, RADDR1, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR1_dly);
    $setuphold (posedge RCLK, RADDR0, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR0_dly);
    $setuphold (posedge WCLK, WADDR8, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR8_dly);
    $setuphold (posedge WCLK, WADDR7, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR7_dly);
    $setuphold (posedge WCLK, WADDR6, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR6_dly);
    $setuphold (posedge WCLK, WADDR5, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR5_dly);
    $setuphold (posedge WCLK, WADDR4, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR4_dly);
    $setuphold (posedge WCLK, WADDR3, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR3_dly);
    $setuphold (posedge WCLK, WADDR2, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR2_dly);
    $setuphold (posedge WCLK, WADDR1, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR1_dly);
    $setuphold (posedge WCLK, WADDR0, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR0_dly);
    $setuphold 
      (posedge WCLK, WDATA14, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA14_dly);
    $setuphold 
      (posedge WCLK, WDATA12, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA12_dly);
    $setuphold 
      (posedge WCLK, WDATA10, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA10_dly);
    $setuphold (posedge WCLK, WDATA8, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA8_dly);
    $setuphold (posedge WCLK, WDATA6, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA6_dly);
    $setuphold (posedge WCLK, WDATA4, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA4_dly);
    $setuphold (posedge WCLK, WDATA2, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA2_dly);
    $setuphold (posedge WCLK, WDATA0, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA0_dly);
    $setuphold (posedge RCLK, RCLKE, 0:0:0, 0:0:0,,,, RCLK_dly, RCLKE_dly);
    $setuphold (posedge RCLK, RE, 0:0:0, 0:0:0,,,, RCLK_dly, RE_dly);
    $setuphold (posedge WCLK, WCLKE, 0:0:0, 0:0:0,,,, WCLK_dly, WCLKE_dly);
    $setuphold (posedge WCLK, WE, 0:0:0, 0:0:0,,,, WCLK_dly, WE_dly);
    $width (posedge RCLK, 0:0:0);
    $width (negedge RCLK, 0:0:0);
    $width (posedge WCLK, 0:0:0);
    $width (negedge WCLK, 0:0:0);
  endspecify

endmodule

module EBR_B0478 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "8";
  defparam INST10.DATA_WIDTH_R = "8";

    defparam INST10.INIT_0 = "0x0000000A00208A0800000000008A00000080002A0020002A00000000AEC80028";

    defparam INST10.INIT_1 = "0x0A0A008A00000020000000200000AA8000800020888800002888000000828A28";

    defparam INST10.INIT_2 = "0x000055550A820FD3019C008A82880FD100000A82008800200A22008A08200000";

    defparam INST10.INIT_3 = "0x205A0541104882881551022A744F05441571000050C8054400890550AA220545";

    defparam INST10.INIT_4 = "0x4102000A225A05411FD30A82455687E40550008A631F00005FC2000000080743";

    defparam INST10.INIT_5 = "0x0000016500001A56000044F6000005C9551405E100500A000041000000400A82";

    defparam INST10.INIT_6 = "0x410080A2054188020000001C000000510000008805410000000000580541003C";

    defparam INST10.INIT_7 = "0x000288220544105C0008C03F000085E30541511700AA05438D4A00000008802A";

    defparam INST10.INIT_8 = "0x00000F4500005551802A055080A6000000021559802A401580A20544000200AB";

    defparam INST10.INIT_9 = "0x000000000000054182B1001086E41005000000000D6F5551000A05500A890000";

    defparam INST10.INIT_A = "0xCBCC0A88803A000009401005000015110000055100008D2700008C7600000550";

    defparam INST10.INIT_B = "0x148C00A2055100800C1500802EF60000A5220A882AA20000A5490A992AB20000";

    defparam INST10.INIT_C = "0x601F08000E790A02650E2022008900A3000108500A890541158D00A215040AA8";

    defparam INST10.INIT_D = "0x084135DA0A27221176621A050A202563200A2082481528A839FE080077722201";

    defparam INST10.INIT_E = "0x0815223F289A0A390B52004114CC00A72A9971D125E208000F415E5808002144";

    defparam INST10.INIT_F = "0x0045000000402068203C203C200808A20A150A150A150A80081464B62002221D";
endmodule

module bootram_addr_0__I_0_2 ( input RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, 
    RADDR3, RADDR2, RADDR1, RADDR0, WADDR8, WADDR7, WADDR6, WADDR5, WADDR4, 
    WADDR3, WADDR2, WADDR1, WADDR0, WDATA14, WDATA12, WDATA10, WDATA8, WDATA6, 
    WDATA4, WDATA2, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, output RDATA14, 
    RDATA12, RDATA10, RDATA8, RDATA6, RDATA4, RDATA2, RDATA0 );
  wire   GNDI, RADDR8_dly, RCLK_dly, RADDR7_dly, RADDR6_dly, RADDR5_dly, 
         RADDR4_dly, RADDR3_dly, RADDR2_dly, RADDR1_dly, RADDR0_dly, 
         WADDR8_dly, WCLK_dly, WADDR7_dly, WADDR6_dly, WADDR5_dly, WADDR4_dly, 
         WADDR3_dly, WADDR2_dly, WADDR1_dly, WADDR0_dly, WDATA14_dly, 
         WDATA12_dly, WDATA10_dly, WDATA8_dly, WDATA6_dly, WDATA4_dly, 
         WDATA2_dly, WDATA0_dly, RCLKE_dly, RE_dly, WCLKE_dly, WE_dly;

  EBR_B0479 \bootram/addr_0__I_0_2 ( .RADDR10(GNDI), .RADDR9(GNDI), 
    .RADDR8(RADDR8_dly), .RADDR7(RADDR7_dly), .RADDR6(RADDR6_dly), 
    .RADDR5(RADDR5_dly), .RADDR4(RADDR4_dly), .RADDR3(RADDR3_dly), 
    .RADDR2(RADDR2_dly), .RADDR1(RADDR1_dly), .RADDR0(RADDR0_dly), 
    .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(WADDR8_dly), .WADDR7(WADDR7_dly), 
    .WADDR6(WADDR6_dly), .WADDR5(WADDR5_dly), .WADDR4(WADDR4_dly), 
    .WADDR3(WADDR3_dly), .WADDR2(WADDR2_dly), .WADDR1(WADDR1_dly), 
    .WADDR0(WADDR0_dly), .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), 
    .MASK_N12(GNDI), .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), 
    .MASK_N8(GNDI), .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), 
    .MASK_N4(GNDI), .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), 
    .MASK_N0(GNDI), .WDATA15(GNDI), .WDATA14(WDATA14_dly), .WDATA13(GNDI), 
    .WDATA12(WDATA12_dly), .WDATA11(GNDI), .WDATA10(WDATA10_dly), 
    .WDATA9(GNDI), .WDATA8(WDATA8_dly), .WDATA7(GNDI), .WDATA6(WDATA6_dly), 
    .WDATA5(GNDI), .WDATA4(WDATA4_dly), .WDATA3(GNDI), .WDATA2(WDATA2_dly), 
    .WDATA1(GNDI), .WDATA0(WDATA0_dly), .RCLKE(RCLKE_dly), .RCLK(RCLK_dly), 
    .RE(RE_dly), .WCLKE(WCLKE_dly), .WCLK(WCLK_dly), .WE(WE_dly), .RDATA15(), 
    .RDATA14(RDATA14), .RDATA13(), .RDATA12(RDATA12), .RDATA11(), 
    .RDATA10(RDATA10), .RDATA9(), .RDATA8(RDATA8), .RDATA7(), .RDATA6(RDATA6), 
    .RDATA5(), .RDATA4(RDATA4), .RDATA3(), .RDATA2(RDATA2), .RDATA1(), 
    .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (RCLK => RDATA14) = (0:0:0,0:0:0);
    (RCLK => RDATA12) = (0:0:0,0:0:0);
    (RCLK => RDATA10) = (0:0:0,0:0:0);
    (RCLK => RDATA8) = (0:0:0,0:0:0);
    (RCLK => RDATA6) = (0:0:0,0:0:0);
    (RCLK => RDATA4) = (0:0:0,0:0:0);
    (RCLK => RDATA2) = (0:0:0,0:0:0);
    (RCLK => RDATA0) = (0:0:0,0:0:0);
    $setuphold (posedge RCLK, RADDR8, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR8_dly);
    $setuphold (posedge RCLK, RADDR7, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR7_dly);
    $setuphold (posedge RCLK, RADDR6, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR6_dly);
    $setuphold (posedge RCLK, RADDR5, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR5_dly);
    $setuphold (posedge RCLK, RADDR4, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR4_dly);
    $setuphold (posedge RCLK, RADDR3, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR3_dly);
    $setuphold (posedge RCLK, RADDR2, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR2_dly);
    $setuphold (posedge RCLK, RADDR1, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR1_dly);
    $setuphold (posedge RCLK, RADDR0, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR0_dly);
    $setuphold (posedge WCLK, WADDR8, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR8_dly);
    $setuphold (posedge WCLK, WADDR7, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR7_dly);
    $setuphold (posedge WCLK, WADDR6, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR6_dly);
    $setuphold (posedge WCLK, WADDR5, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR5_dly);
    $setuphold (posedge WCLK, WADDR4, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR4_dly);
    $setuphold (posedge WCLK, WADDR3, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR3_dly);
    $setuphold (posedge WCLK, WADDR2, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR2_dly);
    $setuphold (posedge WCLK, WADDR1, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR1_dly);
    $setuphold (posedge WCLK, WADDR0, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR0_dly);
    $setuphold 
      (posedge WCLK, WDATA14, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA14_dly);
    $setuphold 
      (posedge WCLK, WDATA12, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA12_dly);
    $setuphold 
      (posedge WCLK, WDATA10, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA10_dly);
    $setuphold (posedge WCLK, WDATA8, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA8_dly);
    $setuphold (posedge WCLK, WDATA6, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA6_dly);
    $setuphold (posedge WCLK, WDATA4, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA4_dly);
    $setuphold (posedge WCLK, WDATA2, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA2_dly);
    $setuphold (posedge WCLK, WDATA0, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA0_dly);
    $setuphold (posedge RCLK, RCLKE, 0:0:0, 0:0:0,,,, RCLK_dly, RCLKE_dly);
    $setuphold (posedge RCLK, RE, 0:0:0, 0:0:0,,,, RCLK_dly, RE_dly);
    $setuphold (posedge WCLK, WCLKE, 0:0:0, 0:0:0,,,, WCLK_dly, WCLKE_dly);
    $setuphold (posedge WCLK, WE, 0:0:0, 0:0:0,,,, WCLK_dly, WE_dly);
    $width (posedge RCLK, 0:0:0);
    $width (negedge RCLK, 0:0:0);
    $width (posedge WCLK, 0:0:0);
    $width (negedge WCLK, 0:0:0);
  endspecify

endmodule

module EBR_B0479 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "8";
  defparam INST10.DATA_WIDTH_R = "8";

    defparam INST10.INIT_0 = "0x8802880A22000002880280200002C81302282200A02A202000002800A00A6428";

    defparam INST10.INIT_1 = "0x000228028020800A802080008020E01B2028202A0002880200028802880A4013";

    defparam INST10.INIT_2 = "0x01052802342AC004747A9C0AB02014038802202A02282200000228020002C811";

    defparam INST10.INIT_3 = "0x00029C03022844038802E42100039C038808C4218009942136089421B40A3421";

    defparam INST10.INIT_4 = "0x200AE42100029C038000642B022914038802E4200002CC03D0158475245FE020";

    defparam INST10.INIT_5 = "0x3812A028340900006C02A029642110147817B03820081400780790300200342B";

    defparam INST10.INIT_6 = "0x88024403990600029C02522D90300200340B4010390680201602A02834215005";

    defparam INST10.INIT_7 = "0x2C570457C807022866000000CC031017990670B51101381200029C0223114010";

    defparam INST10.INIT_8 = "0x601A40043903D0351050C80700029C0321B12200440088024403981760B05005";

    defparam INST10.INIT_9 = "0x189808881C8948880116891650128803C421601A40057817B078602500003C03";

    defparam INST10.INIT_A = "0x00036C031100891450102801C421589F189A088A1C8B5017981200029C03D035";

    defparam INST10.INIT_B = "0x50151010000014015015101000009C015017381200009C014002291601149805";

    defparam INST10.INIT_C = "0x0000440100001400000144011015011410040000140111005015101000001401";

    defparam INST10.INIT_D = "0x1401000114010114501000014401101540100101000044010000140050051014";

    defparam INST10.INIT_E = "0x1015011410041100000114010001140101145010000144011015000044000001";

    defparam INST10.INIT_F = "0x0001440100001401501510100000140001141050000014000114000144011100";
endmodule

module spram_spram1 ( input ADDRESS13, ADDRESS12, ADDRESS11, ADDRESS10, 
    ADDRESS9, ADDRESS8, ADDRESS7, ADDRESS6, ADDRESS5, ADDRESS4, ADDRESS3, 
    ADDRESS2, ADDRESS1, ADDRESS0, DATAIN15, DATAIN14, DATAIN13, DATAIN12, 
    DATAIN11, DATAIN10, DATAIN9, DATAIN8, DATAIN7, DATAIN6, DATAIN5, DATAIN4, 
    DATAIN3, DATAIN2, DATAIN1, DATAIN0, MASKWREN3, MASKWREN2, MASKWREN1, 
    MASKWREN0, WREN, CHIPSELECT, CLOCK, POWEROFF_N, output DATAOUT15, 
    DATAOUT14, DATAOUT13, DATAOUT12, DATAOUT11, DATAOUT10, DATAOUT9, DATAOUT8, 
    DATAOUT7, DATAOUT6, DATAOUT5, DATAOUT4, DATAOUT3, DATAOUT2, DATAOUT1, 
    DATAOUT0 );
  wire   GNDI, ADDRESS13_dly, CLOCK_dly, ADDRESS12_dly, ADDRESS11_dly, 
         ADDRESS10_dly, ADDRESS9_dly, ADDRESS8_dly, ADDRESS7_dly, ADDRESS6_dly, 
         ADDRESS5_dly, ADDRESS4_dly, ADDRESS3_dly, ADDRESS2_dly, ADDRESS1_dly, 
         ADDRESS0_dly, DATAIN15_dly, DATAIN14_dly, DATAIN13_dly, DATAIN12_dly, 
         DATAIN11_dly, DATAIN10_dly, DATAIN9_dly, DATAIN8_dly, DATAIN7_dly, 
         DATAIN6_dly, DATAIN5_dly, DATAIN4_dly, DATAIN3_dly, DATAIN2_dly, 
         DATAIN1_dly, DATAIN0_dly, MASKWREN3_dly, MASKWREN2_dly, MASKWREN1_dly, 
         MASKWREN0_dly, WREN_dly, CHIPSELECT_dly, POWEROFF_N_dly;

  VFB_B_B \spram/spram1 ( .ADDRESS13(ADDRESS13_dly), .ADDRESS12(ADDRESS12_dly), 
    .ADDRESS11(ADDRESS11_dly), .ADDRESS10(ADDRESS10_dly), 
    .ADDRESS9(ADDRESS9_dly), .ADDRESS8(ADDRESS8_dly), .ADDRESS7(ADDRESS7_dly), 
    .ADDRESS6(ADDRESS6_dly), .ADDRESS5(ADDRESS5_dly), .ADDRESS4(ADDRESS4_dly), 
    .ADDRESS3(ADDRESS3_dly), .ADDRESS2(ADDRESS2_dly), .ADDRESS1(ADDRESS1_dly), 
    .ADDRESS0(ADDRESS0_dly), .DATAIN15(DATAIN15_dly), .DATAIN14(DATAIN14_dly), 
    .DATAIN13(DATAIN13_dly), .DATAIN12(DATAIN12_dly), .DATAIN11(DATAIN11_dly), 
    .DATAIN10(DATAIN10_dly), .DATAIN9(DATAIN9_dly), .DATAIN8(DATAIN8_dly), 
    .DATAIN7(DATAIN7_dly), .DATAIN6(DATAIN6_dly), .DATAIN5(DATAIN5_dly), 
    .DATAIN4(DATAIN4_dly), .DATAIN3(DATAIN3_dly), .DATAIN2(DATAIN2_dly), 
    .DATAIN1(DATAIN1_dly), .DATAIN0(DATAIN0_dly), .MASKWREN3(MASKWREN3_dly), 
    .MASKWREN2(MASKWREN2_dly), .MASKWREN1(MASKWREN1_dly), 
    .MASKWREN0(MASKWREN0_dly), .WREN(WREN_dly), .CHIPSELECT(CHIPSELECT_dly), 
    .CLOCK(CLOCK_dly), .RDMARGINEN(GNDI), .RDMARGIN3(GNDI), .RDMARGIN2(GNDI), 
    .RDMARGIN1(GNDI), .RDMARGIN0(GNDI), .STANDBY(GNDI), .SLEEP(GNDI), 
    .POWEROFF_N(POWEROFF_N_dly), .TEST(GNDI), .DATAOUT15(DATAOUT15), 
    .DATAOUT14(DATAOUT14), .DATAOUT13(DATAOUT13), .DATAOUT12(DATAOUT12), 
    .DATAOUT11(DATAOUT11), .DATAOUT10(DATAOUT10), .DATAOUT9(DATAOUT9), 
    .DATAOUT8(DATAOUT8), .DATAOUT7(DATAOUT7), .DATAOUT6(DATAOUT6), 
    .DATAOUT5(DATAOUT5), .DATAOUT4(DATAOUT4), .DATAOUT3(DATAOUT3), 
    .DATAOUT2(DATAOUT2), .DATAOUT1(DATAOUT1), .DATAOUT0(DATAOUT0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLOCK => DATAOUT15) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT14) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT13) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT12) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT11) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT10) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT9) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT8) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT7) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT6) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT5) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT4) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT3) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT2) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT1) = (0:0:0,0:0:0);
    (CLOCK => DATAOUT0) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT15) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT14) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT13) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT12) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT11) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT10) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT9) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT8) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT7) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT6) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT5) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT4) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT3) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT2) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT1) = (0:0:0,0:0:0);
    (POWEROFF_N => DATAOUT0) = (0:0:0,0:0:0);
    $setuphold 
      (posedge CLOCK, ADDRESS13, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS13_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS12, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS12_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS11, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS11_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS10, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS10_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS9, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS9_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS8, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS8_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS7, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS7_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS6, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS6_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS5, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS5_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS4, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS4_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS3, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS3_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS2, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS2_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS1, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS1_dly);
    $setuphold 
      (posedge CLOCK, ADDRESS0, 0:0:0, 0:0:0,,,, CLOCK_dly, ADDRESS0_dly);
    $setuphold 
      (posedge CLOCK, DATAIN15, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN15_dly);
    $setuphold 
      (posedge CLOCK, DATAIN14, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN14_dly);
    $setuphold 
      (posedge CLOCK, DATAIN13, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN13_dly);
    $setuphold 
      (posedge CLOCK, DATAIN12, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN12_dly);
    $setuphold 
      (posedge CLOCK, DATAIN11, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN11_dly);
    $setuphold 
      (posedge CLOCK, DATAIN10, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN10_dly);
    $setuphold 
      (posedge CLOCK, DATAIN9, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN9_dly);
    $setuphold 
      (posedge CLOCK, DATAIN8, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN8_dly);
    $setuphold 
      (posedge CLOCK, DATAIN7, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN7_dly);
    $setuphold 
      (posedge CLOCK, DATAIN6, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN6_dly);
    $setuphold 
      (posedge CLOCK, DATAIN5, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN5_dly);
    $setuphold 
      (posedge CLOCK, DATAIN4, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN4_dly);
    $setuphold 
      (posedge CLOCK, DATAIN3, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN3_dly);
    $setuphold 
      (posedge CLOCK, DATAIN2, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN2_dly);
    $setuphold 
      (posedge CLOCK, DATAIN1, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN1_dly);
    $setuphold 
      (posedge CLOCK, DATAIN0, 0:0:0, 0:0:0,,,, CLOCK_dly, DATAIN0_dly);
    $setuphold 
      (posedge CLOCK, MASKWREN3, 0:0:0, 0:0:0,,,, CLOCK_dly, MASKWREN3_dly);
    $setuphold 
      (posedge CLOCK, MASKWREN2, 0:0:0, 0:0:0,,,, CLOCK_dly, MASKWREN2_dly);
    $setuphold 
      (posedge CLOCK, MASKWREN1, 0:0:0, 0:0:0,,,, CLOCK_dly, MASKWREN1_dly);
    $setuphold 
      (posedge CLOCK, MASKWREN0, 0:0:0, 0:0:0,,,, CLOCK_dly, MASKWREN0_dly);
    $setuphold (posedge CLOCK, WREN, 0:0:0, 0:0:0,,,, CLOCK_dly, WREN_dly);
    $setuphold 
      (posedge CLOCK, CHIPSELECT, 0:0:0, 0:0:0,,,, CLOCK_dly, CHIPSELECT_dly);
    $setuphold 
      (posedge CLOCK, POWEROFF_N, 0:0:0, 0:0:0,,,, CLOCK_dly, POWEROFF_N_dly);
    $width (posedge CLOCK, 0:0:0);
    $width (negedge CLOCK, 0:0:0);
  endspecify

endmodule

module VFB_B_B ( input ADDRESS13, ADDRESS12, ADDRESS11, ADDRESS10, ADDRESS9, 
    ADDRESS8, ADDRESS7, ADDRESS6, ADDRESS5, ADDRESS4, ADDRESS3, ADDRESS2, 
    ADDRESS1, ADDRESS0, DATAIN15, DATAIN14, DATAIN13, DATAIN12, DATAIN11, 
    DATAIN10, DATAIN9, DATAIN8, DATAIN7, DATAIN6, DATAIN5, DATAIN4, DATAIN3, 
    DATAIN2, DATAIN1, DATAIN0, MASKWREN3, MASKWREN2, MASKWREN1, MASKWREN0, 
    WREN, CHIPSELECT, CLOCK, RDMARGINEN, RDMARGIN3, RDMARGIN2, RDMARGIN1, 
    RDMARGIN0, STANDBY, SLEEP, POWEROFF_N, TEST, output DATAOUT15, DATAOUT14, 
    DATAOUT13, DATAOUT12, DATAOUT11, DATAOUT10, DATAOUT9, DATAOUT8, DATAOUT7, 
    DATAOUT6, DATAOUT5, DATAOUT4, DATAOUT3, DATAOUT2, DATAOUT1, DATAOUT0 );

  VFB_B INST10( .ADDRESS13(ADDRESS13), .ADDRESS12(ADDRESS12), 
    .ADDRESS11(ADDRESS11), .ADDRESS10(ADDRESS10), .ADDRESS9(ADDRESS9), 
    .ADDRESS8(ADDRESS8), .ADDRESS7(ADDRESS7), .ADDRESS6(ADDRESS6), 
    .ADDRESS5(ADDRESS5), .ADDRESS4(ADDRESS4), .ADDRESS3(ADDRESS3), 
    .ADDRESS2(ADDRESS2), .ADDRESS1(ADDRESS1), .ADDRESS0(ADDRESS0), 
    .DATAIN15(DATAIN15), .DATAIN14(DATAIN14), .DATAIN13(DATAIN13), 
    .DATAIN12(DATAIN12), .DATAIN11(DATAIN11), .DATAIN10(DATAIN10), 
    .DATAIN9(DATAIN9), .DATAIN8(DATAIN8), .DATAIN7(DATAIN7), .DATAIN6(DATAIN6), 
    .DATAIN5(DATAIN5), .DATAIN4(DATAIN4), .DATAIN3(DATAIN3), .DATAIN2(DATAIN2), 
    .DATAIN1(DATAIN1), .DATAIN0(DATAIN0), .MASKWREN3(MASKWREN3), 
    .MASKWREN2(MASKWREN2), .MASKWREN1(MASKWREN1), .MASKWREN0(MASKWREN0), 
    .WREN(WREN), .CHIPSELECT(CHIPSELECT), .CLOCK(CLOCK), 
    .RDMARGINEN(RDMARGINEN), .RDMARGIN3(RDMARGIN3), .RDMARGIN2(RDMARGIN2), 
    .RDMARGIN1(RDMARGIN1), .RDMARGIN0(RDMARGIN0), .STANDBY(STANDBY), 
    .SLEEP(SLEEP), .POWEROFF_N(POWEROFF_N), .TEST(TEST), .DATAOUT15(DATAOUT15), 
    .DATAOUT14(DATAOUT14), .DATAOUT13(DATAOUT13), .DATAOUT12(DATAOUT12), 
    .DATAOUT11(DATAOUT11), .DATAOUT10(DATAOUT10), .DATAOUT9(DATAOUT9), 
    .DATAOUT8(DATAOUT8), .DATAOUT7(DATAOUT7), .DATAOUT6(DATAOUT6), 
    .DATAOUT5(DATAOUT5), .DATAOUT4(DATAOUT4), .DATAOUT3(DATAOUT3), 
    .DATAOUT2(DATAOUT2), .DATAOUT1(DATAOUT1), .DATAOUT0(DATAOUT0));
endmodule

module ls_clk_lclk ( input CLKLFPU, CLKLFEN, output CLKLF );
  wire   GNDI;

  LSOSC_CORE_B \ls_clk/lclk ( .CLKLFPU(CLKLFPU), .CLKLFEN(CLKLFEN), 
    .TRIM9(GNDI), .TRIM8(GNDI), .TRIM7(GNDI), .TRIM6(GNDI), .TRIM5(GNDI), 
    .TRIM4(GNDI), .TRIM3(GNDI), .TRIM2(GNDI), .TRIM1(GNDI), .TRIM0(GNDI), 
    .CLKLF(CLKLF));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module LSOSC_CORE_B ( input CLKLFPU, CLKLFEN, TRIM9, TRIM8, TRIM7, TRIM6, 
    TRIM5, TRIM4, TRIM3, TRIM2, TRIM1, TRIM0, output CLKLF );

  LSOSC_CORE INST10( .CLKLFPU(CLKLFPU), .CLKLFEN(CLKLFEN), .TRIM9(TRIM9), 
    .TRIM8(TRIM8), .TRIM7(TRIM7), .TRIM6(TRIM6), .TRIM5(TRIM5), .TRIM4(TRIM4), 
    .TRIM3(TRIM3), .TRIM2(TRIM2), .TRIM1(TRIM1), .TRIM0(TRIM0), .CLKLF(CLKLF));
  defparam INST10.FABRIC_TRIME = "DISABLE";
endmodule

module FTDI_TXD ( output PADDI, input FTDI_TXD );
  wire   GNDI;

  BB_B_B \FTDI_TXD_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(FTDI_TXD));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (FTDI_TXD => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module SW_DATA ( output PADDI, input SW_DATA );
  wire   GNDI;

  BB_B_B \SW_DATA_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(SW_DATA));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (SW_DATA => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module BTN_0_ ( output PADDI, input BTN0 );
  wire   GNDI;

  BB_B_B \BTN_pad[0].bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(BTN0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (BTN0 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module BTN_1_ ( output PADDI, input BTN1 );
  wire   GNDI;

  BB_B_B \BTN_pad[1].bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(BTN1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (BTN1 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module BTN_2_ ( output PADDI, input BTN2 );
  wire   GNDI;

  BB_B_B \BTN_pad[2].bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(BTN2));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (BTN2 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module BTN_3_ ( output PADDI, input BTN3 );
  wire   GNDI;

  BB_B_B \BTN_pad[3].bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(BTN3));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (BTN3 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module BTN_4_ ( output PADDI, input BTN4 );
  wire   GNDI;

  BB_B_B \BTN_pad[4].bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(BTN4));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (BTN4 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module CLK_IN ( output PADDI, input CLK_IN );
  wire   GNDI;

  BB_B_B \CLK_IN_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(CLK_IN));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLK_IN => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module FTDI_RXD ( input PADDO, output FTDI_RXD );
  wire   VCCI;

  BB_B_B \FTDI_RXD_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(FTDI_RXD));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => FTDI_RXD) = (0:0:0,0:0:0);
  endspecify

endmodule

module SW_STB_N ( input PADDO, output SW_STB_N );
  wire   VCCI;

  BB_B_B \SW_STB_N_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(SW_STB_N));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => SW_STB_N) = (0:0:0,0:0:0);
  endspecify

endmodule

module DISP_STB ( input PADDO, output DISP_STB );
  wire   VCCI;

  BB_B_B \DISP_STB_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(DISP_STB));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => DISP_STB) = (0:0:0,0:0:0);
  endspecify

endmodule

module DISP_DATA ( input PADDO, output DISP_DATA );
  wire   VCCI;

  BB_B_B \DISP_DATA_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(DISP_DATA));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => DISP_DATA) = (0:0:0,0:0:0);
  endspecify

endmodule

module SW_DISP_CLK ( input PADDO, output SW_DISP_CLK );
  wire   VCCI;

  BB_B_B \SW_DISP_CLK_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(SW_DISP_CLK));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => SW_DISP_CLK) = (0:0:0,0:0:0);
  endspecify

endmodule

module LED_0_ ( input PADDO, output LED0 );
  wire   VCCI;

  BB_B_B \LED_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(LED0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => LED0) = (0:0:0,0:0:0);
  endspecify

endmodule

module LED_1_ ( input PADDO, output LED1 );
  wire   VCCI;

  BB_B_B \LED_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(LED1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => LED1) = (0:0:0,0:0:0);
  endspecify

endmodule

module LED_2_ ( input PADDO, output LED2 );
  wire   VCCI;

  BB_B_B \LED_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(LED2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => LED2) = (0:0:0,0:0:0);
  endspecify

endmodule

module LED_3_ ( input PADDO, output LED3 );
  wire   VCCI;

  BB_B_B \LED_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(LED3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => LED3) = (0:0:0,0:0:0);
  endspecify

endmodule

module LED_4_ ( input PADDO, output LED4 );
  wire   VCCI;

  BB_B_B \LED_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(LED4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => LED4) = (0:0:0,0:0:0);
  endspecify

endmodule
