#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1c6a580 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1c6a710 .scope module, "tb" "tb" 3 49;
 .timescale -12 -12;
L_0x1c61360 .functor NOT 1, L_0x1ca9d10, C4<0>, C4<0>, C4<0>;
L_0x1ca9aa0 .functor XOR 1, L_0x1ca98d0, L_0x1ca9a00, C4<0>, C4<0>;
L_0x1ca9c00 .functor XOR 1, L_0x1ca9aa0, L_0x1ca9b60, C4<0>, C4<0>;
v0x1c97560_0 .net *"_ivl_10", 0 0, L_0x1ca9b60;  1 drivers
v0x1c97660_0 .net *"_ivl_12", 0 0, L_0x1ca9c00;  1 drivers
v0x1c97740_0 .net *"_ivl_2", 0 0, L_0x1ca9830;  1 drivers
v0x1c97800_0 .net *"_ivl_4", 0 0, L_0x1ca98d0;  1 drivers
v0x1c978e0_0 .net *"_ivl_6", 0 0, L_0x1ca9a00;  1 drivers
v0x1c97a10_0 .net *"_ivl_8", 0 0, L_0x1ca9aa0;  1 drivers
v0x1c97af0_0 .var "clk", 0 0;
v0x1c97b90_0 .net "reset", 0 0, v0x1c96410_0;  1 drivers
v0x1c97c30_0 .net "shift_ena_dut", 0 0, L_0x1ca96d0;  1 drivers
v0x1c97d60_0 .net "shift_ena_ref", 0 0, L_0x1ca8e90;  1 drivers
v0x1c97e00_0 .var/2u "stats1", 159 0;
v0x1c97ea0_0 .var/2u "strobe", 0 0;
v0x1c97f60_0 .net "tb_match", 0 0, L_0x1ca9d10;  1 drivers
v0x1c98020_0 .net "tb_mismatch", 0 0, L_0x1c61360;  1 drivers
L_0x1ca9830 .concat [ 1 0 0 0], L_0x1ca8e90;
L_0x1ca98d0 .concat [ 1 0 0 0], L_0x1ca8e90;
L_0x1ca9a00 .concat [ 1 0 0 0], L_0x1ca96d0;
L_0x1ca9b60 .concat [ 1 0 0 0], L_0x1ca8e90;
L_0x1ca9d10 .cmp/eeq 1, L_0x1ca9830, L_0x1ca9c00;
S_0x1c6a8a0 .scope module, "good1" "reference_module" 3 88, 3 4 0, S_0x1c6a710;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "shift_ena";
P_0x1c51b00 .param/l "B0" 0 3 9, +C4<00000000000000000000000000000000>;
P_0x1c51b40 .param/l "B1" 0 3 9, +C4<00000000000000000000000000000001>;
P_0x1c51b80 .param/l "B2" 0 3 9, +C4<00000000000000000000000000000010>;
P_0x1c51bc0 .param/l "B3" 0 3 9, +C4<00000000000000000000000000000011>;
P_0x1c51c00 .param/l "Done" 0 3 9, +C4<00000000000000000000000000000100>;
L_0x1ca86f0 .functor OR 1, L_0x1ca82a0, L_0x1ca8550, C4<0>, C4<0>;
L_0x1ca8ac0 .functor OR 1, L_0x1ca86f0, L_0x1ca8940, C4<0>, C4<0>;
L_0x1ca8e90 .functor OR 1, L_0x1ca8ac0, L_0x1ca8d00, C4<0>, C4<0>;
v0x1c614e0_0 .net *"_ivl_0", 31 0, L_0x1c98130;  1 drivers
L_0x7f65b12980a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1c61580_0 .net *"_ivl_11", 28 0, L_0x7f65b12980a8;  1 drivers
L_0x7f65b12980f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1c94f10_0 .net/2u *"_ivl_12", 31 0, L_0x7f65b12980f0;  1 drivers
v0x1c95000_0 .net *"_ivl_14", 0 0, L_0x1ca8550;  1 drivers
v0x1c950c0_0 .net *"_ivl_17", 0 0, L_0x1ca86f0;  1 drivers
v0x1c951d0_0 .net *"_ivl_18", 31 0, L_0x1ca8800;  1 drivers
L_0x7f65b1298138 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1c952b0_0 .net *"_ivl_21", 28 0, L_0x7f65b1298138;  1 drivers
L_0x7f65b1298180 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1c95390_0 .net/2u *"_ivl_22", 31 0, L_0x7f65b1298180;  1 drivers
v0x1c95470_0 .net *"_ivl_24", 0 0, L_0x1ca8940;  1 drivers
v0x1c95530_0 .net *"_ivl_27", 0 0, L_0x1ca8ac0;  1 drivers
v0x1c955f0_0 .net *"_ivl_28", 31 0, L_0x1ca8bd0;  1 drivers
L_0x7f65b1298018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1c956d0_0 .net *"_ivl_3", 28 0, L_0x7f65b1298018;  1 drivers
L_0x7f65b12981c8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1c957b0_0 .net *"_ivl_31", 28 0, L_0x7f65b12981c8;  1 drivers
L_0x7f65b1298210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1c95890_0 .net/2u *"_ivl_32", 31 0, L_0x7f65b1298210;  1 drivers
v0x1c95970_0 .net *"_ivl_34", 0 0, L_0x1ca8d00;  1 drivers
L_0x7f65b1298060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1c95a30_0 .net/2u *"_ivl_4", 31 0, L_0x7f65b1298060;  1 drivers
v0x1c95b10_0 .net *"_ivl_6", 0 0, L_0x1ca82a0;  1 drivers
v0x1c95bd0_0 .net *"_ivl_8", 31 0, L_0x1ca8410;  1 drivers
v0x1c95cb0_0 .net "clk", 0 0, v0x1c97af0_0;  1 drivers
v0x1c95d70_0 .var "next", 2 0;
v0x1c95e50_0 .net "reset", 0 0, v0x1c96410_0;  alias, 1 drivers
v0x1c95f10_0 .net "shift_ena", 0 0, L_0x1ca8e90;  alias, 1 drivers
v0x1c95fd0_0 .var "state", 2 0;
E_0x1c65b30 .event posedge, v0x1c95cb0_0;
E_0x1c65d80 .event anyedge, v0x1c95fd0_0;
L_0x1c98130 .concat [ 3 29 0 0], v0x1c95fd0_0, L_0x7f65b1298018;
L_0x1ca82a0 .cmp/eq 32, L_0x1c98130, L_0x7f65b1298060;
L_0x1ca8410 .concat [ 3 29 0 0], v0x1c95fd0_0, L_0x7f65b12980a8;
L_0x1ca8550 .cmp/eq 32, L_0x1ca8410, L_0x7f65b12980f0;
L_0x1ca8800 .concat [ 3 29 0 0], v0x1c95fd0_0, L_0x7f65b1298138;
L_0x1ca8940 .cmp/eq 32, L_0x1ca8800, L_0x7f65b1298180;
L_0x1ca8bd0 .concat [ 3 29 0 0], v0x1c95fd0_0, L_0x7f65b12981c8;
L_0x1ca8d00 .cmp/eq 32, L_0x1ca8bd0, L_0x7f65b1298210;
S_0x1c96130 .scope module, "stim1" "stimulus_gen" 3 84, 3 33 0, S_0x1c6a710;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
v0x1c96350_0 .net "clk", 0 0, v0x1c97af0_0;  alias, 1 drivers
v0x1c96410_0 .var "reset", 0 0;
E_0x1c66890/0 .event negedge, v0x1c95cb0_0;
E_0x1c66890/1 .event posedge, v0x1c95cb0_0;
E_0x1c66890 .event/or E_0x1c66890/0, E_0x1c66890/1;
S_0x1c96500 .scope module, "top_module1" "top_module" 3 93, 4 1 0, S_0x1c6a710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "shift_ena";
L_0x1ca9260 .functor OR 1, L_0x1ca9080, L_0x1ca9120, C4<0>, C4<0>;
L_0x1ca9460 .functor OR 1, L_0x1ca9260, L_0x1ca9370, C4<0>, C4<0>;
L_0x1ca96d0 .functor OR 1, L_0x1ca9460, L_0x1ca9570, C4<0>, C4<0>;
L_0x7f65b1298258 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1c96730_0 .net/2u *"_ivl_0", 2 0, L_0x7f65b1298258;  1 drivers
L_0x7f65b12982e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x1c96830_0 .net/2u *"_ivl_10", 2 0, L_0x7f65b12982e8;  1 drivers
v0x1c96910_0 .net *"_ivl_12", 0 0, L_0x1ca9370;  1 drivers
v0x1c969e0_0 .net *"_ivl_15", 0 0, L_0x1ca9460;  1 drivers
L_0x7f65b1298330 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x1c96aa0_0 .net/2u *"_ivl_16", 2 0, L_0x7f65b1298330;  1 drivers
v0x1c96bd0_0 .net *"_ivl_18", 0 0, L_0x1ca9570;  1 drivers
v0x1c96c90_0 .net *"_ivl_2", 0 0, L_0x1ca9080;  1 drivers
L_0x7f65b12982a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x1c96d50_0 .net/2u *"_ivl_4", 2 0, L_0x7f65b12982a0;  1 drivers
v0x1c96e30_0 .net *"_ivl_6", 0 0, L_0x1ca9120;  1 drivers
v0x1c96ef0_0 .net *"_ivl_9", 0 0, L_0x1ca9260;  1 drivers
v0x1c96fb0_0 .net "clk", 0 0, v0x1c97af0_0;  alias, 1 drivers
v0x1c97050_0 .net "reset", 0 0, v0x1c96410_0;  alias, 1 drivers
v0x1c97140_0 .net "shift_ena", 0 0, L_0x1ca96d0;  alias, 1 drivers
v0x1c97200_0 .var "state", 2 0;
E_0x1c4e9f0 .event posedge, v0x1c95e50_0, v0x1c95cb0_0;
L_0x1ca9080 .cmp/eq 3, v0x1c97200_0, L_0x7f65b1298258;
L_0x1ca9120 .cmp/eq 3, v0x1c97200_0, L_0x7f65b12982a0;
L_0x1ca9370 .cmp/eq 3, v0x1c97200_0, L_0x7f65b12982e8;
L_0x1ca9570 .cmp/eq 3, v0x1c97200_0, L_0x7f65b1298330;
S_0x1c97360 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 100, 3 100 0, S_0x1c6a710;
 .timescale -12 -12;
E_0x1c76330 .event anyedge, v0x1c97ea0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c97ea0_0;
    %nor/r;
    %assign/vec4 v0x1c97ea0_0, 0;
    %wait E_0x1c76330;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c96130;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c66890;
    %vpi_func 3 41 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x1c96410_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 44 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1c6a8a0;
T_2 ;
Ewait_0 .event/or E_0x1c65d80, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x1c95fd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1c95d70_0, 0, 3;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1c95d70_0, 0, 3;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1c95d70_0, 0, 3;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1c95d70_0, 0, 3;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1c95d70_0, 0, 3;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1c6a8a0;
T_3 ;
    %wait E_0x1c65b30;
    %load/vec4 v0x1c95e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1c95fd0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x1c95d70_0;
    %assign/vec4 v0x1c95fd0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1c96500;
T_4 ;
    %wait E_0x1c4e9f0;
    %load/vec4 v0x1c97050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1c97200_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1c97200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x1c97200_0, 0;
    %jmp T_4.7;
T_4.2 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x1c97200_0, 0;
    %jmp T_4.7;
T_4.3 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1c97200_0, 0;
    %jmp T_4.7;
T_4.4 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1c97200_0, 0;
    %jmp T_4.7;
T_4.5 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x1c97200_0, 0;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1c6a710;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c97af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c97ea0_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x1c6a710;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c97af0_0;
    %inv;
    %store/vec4 v0x1c97af0_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x1c6a710;
T_7 ;
    %vpi_call/w 3 76 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 77 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c96350_0, v0x1c98020_0, v0x1c97af0_0, v0x1c97b90_0, v0x1c97d60_0, v0x1c97c30_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x1c6a710;
T_8 ;
    %load/vec4 v0x1c97e00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x1c97e00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c97e00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_8.1 ;
    %load/vec4 v0x1c97e00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c97e00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c97e00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c97e00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x1c6a710;
T_9 ;
    %wait E_0x1c66890;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c97e00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c97e00_0, 4, 32;
    %load/vec4 v0x1c97f60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1c97e00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c97e00_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c97e00_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c97e00_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x1c97d60_0;
    %load/vec4 v0x1c97d60_0;
    %load/vec4 v0x1c97c30_0;
    %xor;
    %load/vec4 v0x1c97d60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x1c97e00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c97e00_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x1c97e00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c97e00_0, 4, 32;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/review2015_fsmshift/review2015_fsmshift_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/machine/review2015_fsmshift/iter0/response5/top_module.sv";
