#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* ADC_DelSig_1_Ext_CP_Clk */
#define ADC_DelSig_1_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define ADC_DelSig_1_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define ADC_DelSig_1_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK 0x04u
#define ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK 0x04u

/* ADC_DelSig_1_theACLK */
#define ADC_DelSig_1_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_DelSig_1_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_DelSig_1_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_1_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_DelSig_1_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_DelSig_1_theACLK__PM_ACT_MSK 0x01u
#define ADC_DelSig_1_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_DelSig_1_theACLK__PM_STBY_MSK 0x01u

/* LCD_Char_1_LCDPort */
#define LCD_Char_1_LCDPort__0__MASK 0x01u
#define LCD_Char_1_LCDPort__0__PC CYREG_PRT2_PC0
#define LCD_Char_1_LCDPort__0__PORT 2
#define LCD_Char_1_LCDPort__0__SHIFT 0
#define LCD_Char_1_LCDPort__1__MASK 0x02u
#define LCD_Char_1_LCDPort__1__PC CYREG_PRT2_PC1
#define LCD_Char_1_LCDPort__1__PORT 2
#define LCD_Char_1_LCDPort__1__SHIFT 1
#define LCD_Char_1_LCDPort__2__MASK 0x04u
#define LCD_Char_1_LCDPort__2__PC CYREG_PRT2_PC2
#define LCD_Char_1_LCDPort__2__PORT 2
#define LCD_Char_1_LCDPort__2__SHIFT 2
#define LCD_Char_1_LCDPort__3__MASK 0x08u
#define LCD_Char_1_LCDPort__3__PC CYREG_PRT2_PC3
#define LCD_Char_1_LCDPort__3__PORT 2
#define LCD_Char_1_LCDPort__3__SHIFT 3
#define LCD_Char_1_LCDPort__4__MASK 0x10u
#define LCD_Char_1_LCDPort__4__PC CYREG_PRT2_PC4
#define LCD_Char_1_LCDPort__4__PORT 2
#define LCD_Char_1_LCDPort__4__SHIFT 4
#define LCD_Char_1_LCDPort__5__MASK 0x20u
#define LCD_Char_1_LCDPort__5__PC CYREG_PRT2_PC5
#define LCD_Char_1_LCDPort__5__PORT 2
#define LCD_Char_1_LCDPort__5__SHIFT 5
#define LCD_Char_1_LCDPort__6__MASK 0x40u
#define LCD_Char_1_LCDPort__6__PC CYREG_PRT2_PC6
#define LCD_Char_1_LCDPort__6__PORT 2
#define LCD_Char_1_LCDPort__6__SHIFT 6
#define LCD_Char_1_LCDPort__AG CYREG_PRT2_AG
#define LCD_Char_1_LCDPort__AMUX CYREG_PRT2_AMUX
#define LCD_Char_1_LCDPort__BIE CYREG_PRT2_BIE
#define LCD_Char_1_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_Char_1_LCDPort__BYP CYREG_PRT2_BYP
#define LCD_Char_1_LCDPort__CTL CYREG_PRT2_CTL
#define LCD_Char_1_LCDPort__DM0 CYREG_PRT2_DM0
#define LCD_Char_1_LCDPort__DM1 CYREG_PRT2_DM1
#define LCD_Char_1_LCDPort__DM2 CYREG_PRT2_DM2
#define LCD_Char_1_LCDPort__DR CYREG_PRT2_DR
#define LCD_Char_1_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_Char_1_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_Char_1_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_Char_1_LCDPort__MASK 0x7Fu
#define LCD_Char_1_LCDPort__PORT 2
#define LCD_Char_1_LCDPort__PRT CYREG_PRT2_PRT
#define LCD_Char_1_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_Char_1_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_Char_1_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_Char_1_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_Char_1_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_Char_1_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_Char_1_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_Char_1_LCDPort__PS CYREG_PRT2_PS
#define LCD_Char_1_LCDPort__SHIFT 0
#define LCD_Char_1_LCDPort__SLW CYREG_PRT2_SLW

/* ADC_DelSig_1_DSM2 */
#define ADC_DelSig_1_DSM2__BUF0 CYREG_DSM0_BUF0
#define ADC_DelSig_1_DSM2__BUF1 CYREG_DSM0_BUF1
#define ADC_DelSig_1_DSM2__BUF2 CYREG_DSM0_BUF2
#define ADC_DelSig_1_DSM2__BUF3 CYREG_DSM0_BUF3
#define ADC_DelSig_1_DSM2__CLK CYREG_DSM0_CLK
#define ADC_DelSig_1_DSM2__CR0 CYREG_DSM0_CR0
#define ADC_DelSig_1_DSM2__CR1 CYREG_DSM0_CR1
#define ADC_DelSig_1_DSM2__CR10 CYREG_DSM0_CR10
#define ADC_DelSig_1_DSM2__CR11 CYREG_DSM0_CR11
#define ADC_DelSig_1_DSM2__CR12 CYREG_DSM0_CR12
#define ADC_DelSig_1_DSM2__CR13 CYREG_DSM0_CR13
#define ADC_DelSig_1_DSM2__CR14 CYREG_DSM0_CR14
#define ADC_DelSig_1_DSM2__CR15 CYREG_DSM0_CR15
#define ADC_DelSig_1_DSM2__CR16 CYREG_DSM0_CR16
#define ADC_DelSig_1_DSM2__CR17 CYREG_DSM0_CR17
#define ADC_DelSig_1_DSM2__CR2 CYREG_DSM0_CR2
#define ADC_DelSig_1_DSM2__CR3 CYREG_DSM0_CR3
#define ADC_DelSig_1_DSM2__CR4 CYREG_DSM0_CR4
#define ADC_DelSig_1_DSM2__CR5 CYREG_DSM0_CR5
#define ADC_DelSig_1_DSM2__CR6 CYREG_DSM0_CR6
#define ADC_DelSig_1_DSM2__CR7 CYREG_DSM0_CR7
#define ADC_DelSig_1_DSM2__CR8 CYREG_DSM0_CR8
#define ADC_DelSig_1_DSM2__CR9 CYREG_DSM0_CR9
#define ADC_DelSig_1_DSM2__DEM0 CYREG_DSM0_DEM0
#define ADC_DelSig_1_DSM2__DEM1 CYREG_DSM0_DEM1
#define ADC_DelSig_1_DSM2__MISC CYREG_DSM0_MISC
#define ADC_DelSig_1_DSM2__OUT0 CYREG_DSM0_OUT0
#define ADC_DelSig_1_DSM2__OUT1 CYREG_DSM0_OUT1
#define ADC_DelSig_1_DSM2__REF0 CYREG_DSM0_REF0
#define ADC_DelSig_1_DSM2__REF1 CYREG_DSM0_REF1
#define ADC_DelSig_1_DSM2__REF2 CYREG_DSM0_REF2
#define ADC_DelSig_1_DSM2__REF3 CYREG_DSM0_REF3
#define ADC_DelSig_1_DSM2__RSVD1 CYREG_DSM0_RSVD1
#define ADC_DelSig_1_DSM2__SW0 CYREG_DSM0_SW0
#define ADC_DelSig_1_DSM2__SW2 CYREG_DSM0_SW2
#define ADC_DelSig_1_DSM2__SW3 CYREG_DSM0_SW3
#define ADC_DelSig_1_DSM2__SW4 CYREG_DSM0_SW4
#define ADC_DelSig_1_DSM2__SW6 CYREG_DSM0_SW6
#define ADC_DelSig_1_DSM2__TR0 CYREG_NPUMP_DSM_TR0
#define ADC_DelSig_1_DSM2__TST0 CYREG_DSM0_TST0
#define ADC_DelSig_1_DSM2__TST1 CYREG_DSM0_TST1

/* ADC_DelSig_1_DEC */
#define ADC_DelSig_1_DEC__COHER CYREG_DEC_COHER
#define ADC_DelSig_1_DEC__CR CYREG_DEC_CR
#define ADC_DelSig_1_DEC__DR1 CYREG_DEC_DR1
#define ADC_DelSig_1_DEC__DR2 CYREG_DEC_DR2
#define ADC_DelSig_1_DEC__DR2H CYREG_DEC_DR2H
#define ADC_DelSig_1_DEC__GCOR CYREG_DEC_GCOR
#define ADC_DelSig_1_DEC__GCORH CYREG_DEC_GCORH
#define ADC_DelSig_1_DEC__GVAL CYREG_DEC_GVAL
#define ADC_DelSig_1_DEC__OCOR CYREG_DEC_OCOR
#define ADC_DelSig_1_DEC__OCORH CYREG_DEC_OCORH
#define ADC_DelSig_1_DEC__OCORM CYREG_DEC_OCORM
#define ADC_DelSig_1_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ADC_DelSig_1_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ADC_DelSig_1_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ADC_DelSig_1_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ADC_DelSig_1_DEC__PM_ACT_MSK 0x01u
#define ADC_DelSig_1_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ADC_DelSig_1_DEC__PM_STBY_MSK 0x01u
#define ADC_DelSig_1_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ADC_DelSig_1_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ADC_DelSig_1_DEC__SR CYREG_DEC_SR
#define ADC_DelSig_1_DEC__TRIM__16H CYREG_FLSHID_CUST_TABLES_DEC_16H
#define ADC_DelSig_1_DEC__TRIM__16L CYREG_FLSHID_CUST_TABLES_DEC_16L
#define ADC_DelSig_1_DEC__TRIM__1H CYREG_FLSHID_CUST_TABLES_DEC_1H
#define ADC_DelSig_1_DEC__TRIM__1L CYREG_FLSHID_CUST_TABLES_DEC_1L
#define ADC_DelSig_1_DEC__TRIM__4H CYREG_FLSHID_CUST_TABLES_DEC_4H
#define ADC_DelSig_1_DEC__TRIM__4L CYREG_FLSHID_CUST_TABLES_DEC_4L
#define ADC_DelSig_1_DEC__TRIM__P25H CYREG_FLSHID_CUST_TABLES_DEC_P25H
#define ADC_DelSig_1_DEC__TRIM__P25L CYREG_FLSHID_CUST_TABLES_DEC_P25L

/* ADC_DelSig_1_IRQ */
#define ADC_DelSig_1_IRQ__ES2_PATCH 0
#define ADC_DelSig_1_IRQ__INTC_CLR_EN_REG CYREG_INTC_CLR_EN3
#define ADC_DelSig_1_IRQ__INTC_CLR_PD_REG CYREG_INTC_CLR_PD3
#define ADC_DelSig_1_IRQ__INTC_MASK 0x20u
#define ADC_DelSig_1_IRQ__INTC_NUMBER 29
#define ADC_DelSig_1_IRQ__INTC_PRIOR_NUM 7
#define ADC_DelSig_1_IRQ__INTC_PRIOR_REG CYREG_INTC_PRIOR29
#define ADC_DelSig_1_IRQ__INTC_SET_EN_REG CYREG_INTC_SET_EN3
#define ADC_DelSig_1_IRQ__INTC_SET_PD_REG CYREG_INTC_SET_PD3
#define ADC_DelSig_1_IRQ__INTC_VECT (CYREG_INTC_VECT_MBASE+0x3Au)

/* PWM_1_PWMUDB */
#define PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK 0x80u
#define PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS 7
#define PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB10_CTL
#define PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB10_CTL
#define PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK 0x80u
#define PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB10_MSK
#define PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB10_A0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB10_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB10_D0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB10_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB10_F0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB10_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB11_A0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB11_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB11_D0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB11_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB11_F0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB11_F1
#define PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK 0x01u
#define PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS 0
#define PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK 0x04u
#define PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS 2
#define PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK 0x08u
#define PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS 3
#define PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK 0x20u
#define PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS 5
#define PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__MASK 0x2Du
#define PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG CYREG_B0_UDB11_MSK
#define PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG CYREG_B0_UDB11_ST

/* PWM_2_PWMUDB */
#define PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK 0x80u
#define PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS 7
#define PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB07_CTL
#define PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB07_CTL
#define PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK 0x80u
#define PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB07_MSK
#define PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define PWM_2_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define PWM_2_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B1_UDB06_A0
#define PWM_2_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B1_UDB06_A1
#define PWM_2_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define PWM_2_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B1_UDB06_D0
#define PWM_2_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B1_UDB06_D1
#define PWM_2_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define PWM_2_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define PWM_2_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B1_UDB06_F0
#define PWM_2_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B1_UDB06_F1
#define PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define PWM_2_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define PWM_2_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B1_UDB07_A0
#define PWM_2_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B1_UDB07_A1
#define PWM_2_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define PWM_2_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B1_UDB07_D0
#define PWM_2_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B1_UDB07_D1
#define PWM_2_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define PWM_2_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define PWM_2_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B1_UDB07_F0
#define PWM_2_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B1_UDB07_F1
#define PWM_2_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define PWM_2_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define PWM_2_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK 0x01u
#define PWM_2_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS 0
#define PWM_2_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define PWM_2_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define PWM_2_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK 0x04u
#define PWM_2_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS 2
#define PWM_2_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK 0x08u
#define PWM_2_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS 3
#define PWM_2_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK 0x20u
#define PWM_2_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS 5
#define PWM_2_PWMUDB_sSTSReg_nrstSts_stsreg__MASK 0x2Du
#define PWM_2_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define PWM_2_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define PWM_2_PWMUDB_sSTSReg_nrstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define PWM_2_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define PWM_2_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CNT_REG CYREG_B1_UDB07_ST_CTL
#define PWM_2_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB07_ST_CTL
#define PWM_2_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG CYREG_B1_UDB07_ST

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x02u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x02u

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x01u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x01u

/* DTMFHI */
#define DTMFHI__0__MASK 0x80u
#define DTMFHI__0__PC CYREG_PRT1_PC7
#define DTMFHI__0__PORT 1
#define DTMFHI__0__SHIFT 7
#define DTMFHI__AG CYREG_PRT1_AG
#define DTMFHI__AMUX CYREG_PRT1_AMUX
#define DTMFHI__BIE CYREG_PRT1_BIE
#define DTMFHI__BIT_MASK CYREG_PRT1_BIT_MASK
#define DTMFHI__BYP CYREG_PRT1_BYP
#define DTMFHI__CTL CYREG_PRT1_CTL
#define DTMFHI__DM0 CYREG_PRT1_DM0
#define DTMFHI__DM1 CYREG_PRT1_DM1
#define DTMFHI__DM2 CYREG_PRT1_DM2
#define DTMFHI__DR CYREG_PRT1_DR
#define DTMFHI__INP_DIS CYREG_PRT1_INP_DIS
#define DTMFHI__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define DTMFHI__LCD_EN CYREG_PRT1_LCD_EN
#define DTMFHI__MASK 0x80u
#define DTMFHI__PORT 1
#define DTMFHI__PRT CYREG_PRT1_PRT
#define DTMFHI__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define DTMFHI__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define DTMFHI__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define DTMFHI__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define DTMFHI__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define DTMFHI__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define DTMFHI__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define DTMFHI__PS CYREG_PRT1_PS
#define DTMFHI__SHIFT 7
#define DTMFHI__SLW CYREG_PRT1_SLW

/* DTMFLO */
#define DTMFLO__0__MASK 0x80u
#define DTMFLO__0__PC CYREG_PRT2_PC7
#define DTMFLO__0__PORT 2
#define DTMFLO__0__SHIFT 7
#define DTMFLO__AG CYREG_PRT2_AG
#define DTMFLO__AMUX CYREG_PRT2_AMUX
#define DTMFLO__BIE CYREG_PRT2_BIE
#define DTMFLO__BIT_MASK CYREG_PRT2_BIT_MASK
#define DTMFLO__BYP CYREG_PRT2_BYP
#define DTMFLO__CTL CYREG_PRT2_CTL
#define DTMFLO__DM0 CYREG_PRT2_DM0
#define DTMFLO__DM1 CYREG_PRT2_DM1
#define DTMFLO__DM2 CYREG_PRT2_DM2
#define DTMFLO__DR CYREG_PRT2_DR
#define DTMFLO__INP_DIS CYREG_PRT2_INP_DIS
#define DTMFLO__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define DTMFLO__LCD_EN CYREG_PRT2_LCD_EN
#define DTMFLO__MASK 0x80u
#define DTMFLO__PORT 2
#define DTMFLO__PRT CYREG_PRT2_PRT
#define DTMFLO__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define DTMFLO__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define DTMFLO__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define DTMFLO__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define DTMFLO__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define DTMFLO__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define DTMFLO__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define DTMFLO__PS CYREG_PRT2_PS
#define DTMFLO__SHIFT 7
#define DTMFLO__SLW CYREG_PRT2_SLW

/* Audio */
#define Audio__0__MASK 0x10u
#define Audio__0__PC CYREG_PRT4_PC4
#define Audio__0__PORT 4
#define Audio__0__SHIFT 4
#define Audio__AG CYREG_PRT4_AG
#define Audio__AMUX CYREG_PRT4_AMUX
#define Audio__BIE CYREG_PRT4_BIE
#define Audio__BIT_MASK CYREG_PRT4_BIT_MASK
#define Audio__BYP CYREG_PRT4_BYP
#define Audio__CTL CYREG_PRT4_CTL
#define Audio__DM0 CYREG_PRT4_DM0
#define Audio__DM1 CYREG_PRT4_DM1
#define Audio__DM2 CYREG_PRT4_DM2
#define Audio__DR CYREG_PRT4_DR
#define Audio__INP_DIS CYREG_PRT4_INP_DIS
#define Audio__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Audio__LCD_EN CYREG_PRT4_LCD_EN
#define Audio__PORT 4
#define Audio__PRT CYREG_PRT4_PRT
#define Audio__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Audio__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Audio__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Audio__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Audio__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Audio__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Audio__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Audio__PS CYREG_PRT4_PS
#define Audio__SLW CYREG_PRT4_SLW

/* LED1 */
#define LED1__0__MASK 0x40u
#define LED1__0__PC CYREG_PRT1_PC6
#define LED1__0__PORT 1
#define LED1__0__SHIFT 6
#define LED1__AG CYREG_PRT1_AG
#define LED1__AMUX CYREG_PRT1_AMUX
#define LED1__BIE CYREG_PRT1_BIE
#define LED1__BIT_MASK CYREG_PRT1_BIT_MASK
#define LED1__BYP CYREG_PRT1_BYP
#define LED1__CTL CYREG_PRT1_CTL
#define LED1__DM0 CYREG_PRT1_DM0
#define LED1__DM1 CYREG_PRT1_DM1
#define LED1__DM2 CYREG_PRT1_DM2
#define LED1__DR CYREG_PRT1_DR
#define LED1__INP_DIS CYREG_PRT1_INP_DIS
#define LED1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define LED1__LCD_EN CYREG_PRT1_LCD_EN
#define LED1__MASK 0x40u
#define LED1__PORT 1
#define LED1__PRT CYREG_PRT1_PRT
#define LED1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define LED1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define LED1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define LED1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define LED1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define LED1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define LED1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define LED1__PS CYREG_PRT1_PS
#define LED1__SHIFT 6
#define LED1__SLW CYREG_PRT1_SLW

/* LED2 */
#define LED2__0__MASK 0x01u
#define LED2__0__PC CYREG_PRT0_PC0
#define LED2__0__PORT 0
#define LED2__0__SHIFT 0
#define LED2__AG CYREG_PRT0_AG
#define LED2__AMUX CYREG_PRT0_AMUX
#define LED2__BIE CYREG_PRT0_BIE
#define LED2__BIT_MASK CYREG_PRT0_BIT_MASK
#define LED2__BYP CYREG_PRT0_BYP
#define LED2__CTL CYREG_PRT0_CTL
#define LED2__DM0 CYREG_PRT0_DM0
#define LED2__DM1 CYREG_PRT0_DM1
#define LED2__DM2 CYREG_PRT0_DM2
#define LED2__DR CYREG_PRT0_DR
#define LED2__INP_DIS CYREG_PRT0_INP_DIS
#define LED2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LED2__LCD_EN CYREG_PRT0_LCD_EN
#define LED2__MASK 0x01u
#define LED2__PORT 0
#define LED2__PRT CYREG_PRT0_PRT
#define LED2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LED2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LED2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LED2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LED2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LED2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LED2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LED2__PS CYREG_PRT0_PS
#define LED2__SHIFT 0
#define LED2__SLW CYREG_PRT0_SLW

/* LED3 */
#define LED3__0__MASK 0x02u
#define LED3__0__PC CYREG_PRT0_PC1
#define LED3__0__PORT 0
#define LED3__0__SHIFT 1
#define LED3__AG CYREG_PRT0_AG
#define LED3__AMUX CYREG_PRT0_AMUX
#define LED3__BIE CYREG_PRT0_BIE
#define LED3__BIT_MASK CYREG_PRT0_BIT_MASK
#define LED3__BYP CYREG_PRT0_BYP
#define LED3__CTL CYREG_PRT0_CTL
#define LED3__DM0 CYREG_PRT0_DM0
#define LED3__DM1 CYREG_PRT0_DM1
#define LED3__DM2 CYREG_PRT0_DM2
#define LED3__DR CYREG_PRT0_DR
#define LED3__INP_DIS CYREG_PRT0_INP_DIS
#define LED3__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LED3__LCD_EN CYREG_PRT0_LCD_EN
#define LED3__MASK 0x02u
#define LED3__PORT 0
#define LED3__PRT CYREG_PRT0_PRT
#define LED3__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LED3__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LED3__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LED3__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LED3__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LED3__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LED3__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LED3__PS CYREG_PRT0_PS
#define LED3__SHIFT 1
#define LED3__SLW CYREG_PRT0_SLW

/* Miscellaneous */
/* -- WARNING: define names containting LEOPARD or PANTHER are deprecated and will be removed in a future release */
#define CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CHIP_REV_LEOPARD_ES2 1
#define CYDEV_CHIP_REVISION_3A_ES2 1
#define CYDEV_CHIP_MEMBER_3A 1
#define CYDEV_CHIP_FAMILY_PSOC3 1
#define CYDEV_CHIP_DIE_LEOPARD 1
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_DIE_LEOPARD
#define CYDEV_BOOTLOADER_CHECKSUM_BASIC 0
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CYDEV_APPLICATION_ID 0x0000
#define CYDEV_APPLICATION_VERSION 0x0000
#define CYDEV_BOOTLOADER_CHECKSUM CYDEV_BOOTLOADER_CHECKSUM_BASIC
#define CYDEV_BOOTLOADER_CHECKSUM_CRC 1
#define CYDEV_BOOTLOADER_FAST_VERIFY 0
#define CYDEV_BOOTLOADER_VERSION 0x0000
#define CYDEV_BOOTLOADER_WAIT_COMMAND 1
#define CYDEV_BOOTLOADER_WAIT_TIME 200
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_DIE_PANTHER 2
#define CYDEV_CHIP_DIE_UNKNOWN 0
#define CYDEV_CHIP_FAMILY_PSOC4 2
#define CYDEV_CHIP_FAMILY_PSOC5 3
#define CYDEV_CHIP_FAMILY_UNKNOWN 0
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC3
#define CYDEV_CHIP_JTAG_ID 0x0E028069
#define CYDEV_CHIP_MEMBER_5A 2
#define CYDEV_CHIP_MEMBER_UNKNOWN 0
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_3A
#define CYDEV_CHIP_REVISION_3A_ES1 0
#define CYDEV_CHIP_REVISION_3A_ES3 3
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3
#define CYDEV_CHIP_REVISION_5A_ES0 0
#define CYDEV_CHIP_REVISION_5A_ES1 1
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_3A_ES2
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REV_LEOPARD_ES2
#define CYDEV_CHIP_REV_LEOPARD_ES1 0
#define CYDEV_CHIP_REV_LEOPARD_ES3 3
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3
#define CYDEV_CHIP_REV_PANTHER_ES0 0
#define CYDEV_CHIP_REV_PANTHER_ES1 1
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1
#define CYDEV_CONFIGURATION_CLEAR_SRAM 1
#define CYDEV_CONFIGURATION_COMPRESSED 0
#define CYDEV_CONFIGURATION_DMA 1
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_DMA
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_CONFIG_FORCE_ROUTE 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CUSTOM_ID 0x00000000
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_REQXRES 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DEBUG_ENABLE_MASK 0x01
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DBG_EN_DBG_EN
#define CYDEV_DMA_CHANNELS_AVAILABLE 24
#define CYDEV_ECC_ENABLE 0
#define CYDEV_INSTRUCT_CACHE_ENABLED 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5
#define CYDEV_VIO3_MV 5000
#define CyBtldr_Custom_Interface CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
