
ubuntu-preinstalled/apt-cdrom:     file format elf32-littlearm


Disassembly of section .init:

0000166c <.init>:
    166c:	push	{r3, lr}
    1670:	bl	1a88 <_ZN13Configuration3SetEPKcRKi@plt+0x154>
    1674:	pop	{r3, pc}

Disassembly of section .plt:

00001678 <_ZNSo3putEc@plt-0x14>:
    1678:	push	{lr}		; (str lr, [sp, #-4]!)
    167c:	ldr	lr, [pc, #4]	; 1688 <_ZNSo3putEc@plt-0x4>
    1680:	add	lr, pc, lr
    1684:	ldr	pc, [lr, #8]!
    1688:	andeq	r2, r1, r4, asr #16

0000168c <_ZNSo3putEc@plt>:
    168c:	add	ip, pc, #0, 12
    1690:	add	ip, ip, #73728	; 0x12000
    1694:	ldr	pc, [ip, #2116]!	; 0x844

00001698 <_ZN19pkgUdevCdromDevicesD1Ev@plt>:
    1698:	add	ip, pc, #0, 12
    169c:	add	ip, ip, #73728	; 0x12000
    16a0:	ldr	pc, [ip, #2108]!	; 0x83c

000016a4 <_Znwj@plt>:
    16a4:	add	ip, pc, #0, 12
    16a8:	add	ip, ip, #73728	; 0x12000
    16ac:	ldr	pc, [ip, #2100]!	; 0x834

000016b0 <__aeabi_atexit@plt>:
    16b0:			; <UNDEFINED> instruction: 0xe7fd4778
    16b4:	add	ip, pc, #0, 12
    16b8:	add	ip, ip, #73728	; 0x12000
    16bc:	ldr	pc, [ip, #2088]!	; 0x828

000016c0 <_ZN11GlobalError11PushToStackEv@plt>:
    16c0:	add	ip, pc, #0, 12
    16c4:	add	ip, ip, #73728	; 0x12000
    16c8:	ldr	pc, [ip, #2080]!	; 0x820

000016cc <_ZN14pkgCdromStatusC2Ev@plt>:
    16cc:	add	ip, pc, #0, 12
    16d0:	add	ip, ip, #73728	; 0x12000
    16d4:	ldr	pc, [ip, #2072]!	; 0x818

000016d8 <_Z10InitOutputPSt15basic_streambufIcSt11char_traitsIcEE@plt>:
    16d8:	add	ip, pc, #0, 12
    16dc:	add	ip, ip, #73728	; 0x12000
    16e0:	ldr	pc, [ip, #2064]!	; 0x810

000016e4 <_ZN11GlobalError5ErrnoEPKcS1_z@plt>:
    16e4:	add	ip, pc, #0, 12
    16e8:	add	ip, ip, #73728	; 0x12000
    16ec:	ldr	pc, [ip, #2056]!	; 0x808

000016f0 <_ZN8pkgCdromC1Ev@plt>:
    16f0:	add	ip, pc, #0, 12
    16f4:	add	ip, ip, #73728	; 0x12000
    16f8:	ldr	pc, [ip, #2048]!	; 0x800

000016fc <_ZNK13Configuration5FindBEPKcRKb@plt>:
    16fc:	add	ip, pc, #0, 12
    1700:	add	ip, ip, #73728	; 0x12000
    1704:	ldr	pc, [ip, #2040]!	; 0x7f8

00001708 <_ZN8pkgCdrom3AddEP14pkgCdromStatus@plt>:
    1708:	add	ip, pc, #0, 12
    170c:	add	ip, ip, #73728	; 0x12000
    1710:	ldr	pc, [ip, #2032]!	; 0x7f0

00001714 <_ZNK13Configuration4FindB5cxx11EPKcS1_@plt>:
    1714:	add	ip, pc, #0, 12
    1718:	add	ip, ip, #73728	; 0x12000
    171c:	ldr	pc, [ip, #2024]!	; 0x7e8

00001720 <_ZN11CommandLineD1Ev@plt>:
    1720:	add	ip, pc, #0, 12
    1724:	add	ip, ip, #73728	; 0x12000
    1728:	ldr	pc, [ip, #2016]!	; 0x7e0

0000172c <_ZN19pkgUdevCdromDevicesC1Ev@plt>:
    172c:	add	ip, pc, #0, 12
    1730:	add	ip, ip, #73728	; 0x12000
    1734:	ldr	pc, [ip, #2008]!	; 0x7d8

00001738 <_ZNSo5flushEv@plt>:
    1738:			; <UNDEFINED> instruction: 0xe7fd4778
    173c:	add	ip, pc, #0, 12
    1740:	add	ip, ip, #73728	; 0x12000
    1744:	ldr	pc, [ip, #1996]!	; 0x7cc

00001748 <_ZdlPvj@plt>:
    1748:	add	ip, pc, #0, 12
    174c:	add	ip, ip, #73728	; 0x12000
    1750:	ldr	pc, [ip, #1988]!	; 0x7c4

00001754 <_ZSt19__throw_logic_errorPKc@plt>:
    1754:	add	ip, pc, #0, 12
    1758:	add	ip, ip, #73728	; 0x12000
    175c:	ldr	pc, [ip, #1980]!	; 0x7bc

00001760 <_Z12_GetErrorObjv@plt>:
    1760:	add	ip, pc, #0, 12
    1764:	add	ip, ip, #73728	; 0x12000
    1768:	ldr	pc, [ip, #1972]!	; 0x7b4

0000176c <read@plt>:
    176c:	add	ip, pc, #0, 12
    1770:	add	ip, ip, #73728	; 0x12000
    1774:	ldr	pc, [ip, #1964]!	; 0x7ac

00001778 <_ZN14pkgCdromStatusD2Ev@plt>:
    1778:	add	ip, pc, #0, 12
    177c:	add	ip, ip, #73728	; 0x12000
    1780:	ldr	pc, [ip, #1956]!	; 0x7a4

00001784 <abort@plt>:
    1784:	add	ip, pc, #0, 12
    1788:	add	ip, ip, #73728	; 0x12000
    178c:	ldr	pc, [ip, #1948]!	; 0x79c

00001790 <_Z12UnmountCdromNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE@plt>:
    1790:	add	ip, pc, #0, 12
    1794:	add	ip, ip, #73728	; 0x12000
    1798:	ldr	pc, [ip, #1940]!	; 0x794

0000179c <_ZN11GlobalError5ErrorEPKcz@plt>:
    179c:	add	ip, pc, #0, 12
    17a0:	add	ip, ip, #73728	; 0x12000
    17a4:	ldr	pc, [ip, #1932]!	; 0x78c

000017a8 <_ZN8pkgCdrom5IdentERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEP14pkgCdromStatus@plt>:
    17a8:	add	ip, pc, #0, 12
    17ac:	add	ip, ip, #73728	; 0x12000
    17b0:	ldr	pc, [ip, #1924]!	; 0x784

000017b4 <_ZdlPv@plt>:
    17b4:	add	ip, pc, #0, 12
    17b8:	add	ip, ip, #73728	; 0x12000
    17bc:	ldr	pc, [ip, #1916]!	; 0x77c

000017c0 <_ZN8pkgCdromD1Ev@plt>:
    17c0:	add	ip, pc, #0, 12
    17c4:	add	ip, ip, #73728	; 0x12000
    17c8:	ldr	pc, [ip, #1908]!	; 0x774

000017cc <_ZN11GlobalError14MergeWithStackEv@plt>:
    17cc:	add	ip, pc, #0, 12
    17d0:	add	ip, ip, #73728	; 0x12000
    17d4:	ldr	pc, [ip, #1900]!	; 0x76c

000017d8 <_ZN11CommandLineC1Ev@plt>:
    17d8:	add	ip, pc, #0, 12
    17dc:	add	ip, ip, #73728	; 0x12000
    17e0:	ldr	pc, [ip, #1892]!	; 0x764

000017e4 <__stack_chk_fail@plt>:
    17e4:	add	ip, pc, #0, 12
    17e8:	add	ip, ip, #73728	; 0x12000
    17ec:	ldr	pc, [ip, #1884]!	; 0x75c

000017f0 <_ZN19pkgUdevCdromDevices4ScanEv@plt>:
    17f0:	add	ip, pc, #0, 12
    17f4:	add	ip, ip, #73728	; 0x12000
    17f8:	ldr	pc, [ip, #1876]!	; 0x754

000017fc <__cxa_end_cleanup@plt>:
    17fc:	add	ip, pc, #0, 12
    1800:	add	ip, ip, #73728	; 0x12000
    1804:	ldr	pc, [ip, #1868]!	; 0x74c

00001808 <_ZNKSt5ctypeIcE13_M_widen_initEv@plt>:
    1808:	add	ip, pc, #0, 12
    180c:	add	ip, ip, #73728	; 0x12000
    1810:	ldr	pc, [ip, #1860]!	; 0x744

00001814 <mkdir@plt>:
    1814:	add	ip, pc, #0, 12
    1818:	add	ip, ip, #73728	; 0x12000
    181c:	ldr	pc, [ip, #1852]!	; 0x73c

00001820 <_ZSt16__throw_bad_castv@plt>:
    1820:	add	ip, pc, #0, 12
    1824:	add	ip, ip, #73728	; 0x12000
    1828:	ldr	pc, [ip, #1844]!	; 0x734

0000182c <_ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_i@plt>:
    182c:	add	ip, pc, #0, 12
    1830:	add	ip, ip, #73728	; 0x12000
    1834:	ldr	pc, [ip, #1836]!	; 0x72c

00001838 <_Z19DispatchCommandLineR11CommandLineRKSt6vectorINS_8DispatchESaIS2_EE@plt>:
    1838:	add	ip, pc, #0, 12
    183c:	add	ip, ip, #73728	; 0x12000
    1840:	ldr	pc, [ip, #1828]!	; 0x724

00001844 <_ZN13Configuration3SetEPKcRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE@plt>:
    1844:	add	ip, pc, #0, 12
    1848:	add	ip, ip, #73728	; 0x12000
    184c:	ldr	pc, [ip, #1820]!	; 0x71c

00001850 <_Z10MountCdromNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES4_@plt>:
    1850:	add	ip, pc, #0, 12
    1854:	add	ip, ip, #73728	; 0x12000
    1858:	ldr	pc, [ip, #1812]!	; 0x714

0000185c <memcpy@plt>:
    185c:	add	ip, pc, #0, 12
    1860:	add	ip, ip, #73728	; 0x12000
    1864:	ldr	pc, [ip, #1804]!	; 0x70c

00001868 <_Z16ParseCommandLineR11CommandLine7APT_CMDPKP13ConfigurationPP9pkgSystemiPPKcPFbS0_EPFSt6vectorI19aptDispatchWithHelpSaISF_EEvE@plt>:
    1868:	add	ip, pc, #0, 12
    186c:	add	ip, ip, #73728	; 0x12000
    1870:	ldr	pc, [ip, #1796]!	; 0x704

00001874 <strlen@plt>:
    1874:	add	ip, pc, #0, 12
    1878:	add	ip, ip, #73728	; 0x12000
    187c:	ldr	pc, [ip, #1788]!	; 0x6fc

00001880 <_ZNSt8ios_base4InitC1Ev@plt>:
    1880:	add	ip, pc, #0, 12
    1884:	add	ip, ip, #73728	; 0x12000
    1888:	ldr	pc, [ip, #1780]!	; 0x6f4

0000188c <_ZNSo9_M_insertIbEERSoT_@plt>:
    188c:	add	ip, pc, #0, 12
    1890:	add	ip, ip, #73728	; 0x12000
    1894:	ldr	pc, [ip, #1772]!	; 0x6ec

00001898 <__gxx_personality_v0@plt>:
    1898:	add	ip, pc, #0, 12
    189c:	add	ip, ip, #73728	; 0x12000
    18a0:	ldr	pc, [ip, #1764]!	; 0x6e4

000018a4 <_ZN10OpProgressC2Ev@plt>:
    18a4:	add	ip, pc, #0, 12
    18a8:	add	ip, ip, #73728	; 0x12000
    18ac:	ldr	pc, [ip, #1756]!	; 0x6dc

000018b0 <_ZNSt9basic_iosIcSt11char_traitsIcEE5clearESt12_Ios_Iostate@plt>:
    18b0:	add	ip, pc, #0, 12
    18b4:	add	ip, ip, #73728	; 0x12000
    18b8:	ldr	pc, [ip, #1748]!	; 0x6d4

000018bc <_ZN11GlobalError7WarningEPKcz@plt>:
    18bc:	add	ip, pc, #0, 12
    18c0:	add	ip, ip, #73728	; 0x12000
    18c4:	ldr	pc, [ip, #1740]!	; 0x6cc

000018c8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj@plt>:
    18c8:	add	ip, pc, #0, 12
    18cc:	add	ip, ip, #73728	; 0x12000
    18d0:	ldr	pc, [ip, #1732]!	; 0x6c4

000018d4 <_ZNK13Configuration7FindDirB5cxx11EPKcS1_@plt>:
    18d4:	add	ip, pc, #0, 12
    18d8:	add	ip, ip, #73728	; 0x12000
    18dc:	ldr	pc, [ip, #1724]!	; 0x6bc

000018e0 <_Z10FileExistsNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE@plt>:
    18e0:	add	ip, pc, #0, 12
    18e4:	add	ip, ip, #73728	; 0x12000
    18e8:	ldr	pc, [ip, #1716]!	; 0x6b4

000018ec <_ZN14OpTextProgress4DoneEv@plt>:
    18ec:	add	ip, pc, #0, 12
    18f0:	add	ip, ip, #73728	; 0x12000
    18f4:	ldr	pc, [ip, #1708]!	; 0x6ac

000018f8 <_ZSt7getlineIcSt11char_traitsIcESaIcEERSt13basic_istreamIT_T0_ES7_RNSt7__cxx1112basic_stringIS4_S5_T1_EES4_@plt>:
    18f8:	add	ip, pc, #0, 12
    18fc:	add	ip, ip, #73728	; 0x12000
    1900:	ldr	pc, [ip, #1700]!	; 0x6a4

00001904 <__libc_start_main@plt>:
    1904:	add	ip, pc, #0, 12
    1908:	add	ip, ip, #73728	; 0x12000
    190c:	ldr	pc, [ip, #1692]!	; 0x69c

00001910 <__gmon_start__@plt>:
    1910:	add	ip, pc, #0, 12
    1914:	add	ip, ip, #73728	; 0x12000
    1918:	ldr	pc, [ip, #1684]!	; 0x694

0000191c <dgettext@plt>:
    191c:	add	ip, pc, #0, 12
    1920:	add	ip, ip, #73728	; 0x12000
    1924:	ldr	pc, [ip, #1676]!	; 0x68c

00001928 <__cxa_finalize@plt>:
    1928:	add	ip, pc, #0, 12
    192c:	add	ip, ip, #73728	; 0x12000
    1930:	ldr	pc, [ip, #1668]!	; 0x684

00001934 <_ZN13Configuration3SetEPKcRKi@plt>:
    1934:	add	ip, pc, #0, 12
    1938:	add	ip, ip, #73728	; 0x12000
    193c:	ldr	pc, [ip, #1660]!	; 0x67c

Disassembly of section .text:

00001940 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag@@Base-0x106c>:
    1940:	blmi	a941ec <_ZTI10OpProgress@@Base+0xa8045c>
    1944:	mvnsmi	lr, #737280	; 0xb4000
    1948:	addlt	r4, pc, sl, ror r4	; <UNPREDICTABLE>
    194c:	stcge	6, cr4, [r7], {128}	; 0x80
    1950:	stcmi	8, cr5, [r7, #-844]!	; 0xfffffcb4
    1954:	strtmi	r4, [r0], -r9, lsl #13
    1958:	movwls	r6, #55323	; 0xd81b
    195c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1960:	svc	0x003af7ff
    1964:	blmi	9141f8 <_ZTI10OpProgress@@Base+0x900468>
    1968:			; <UNDEFINED> instruction: 0xf8df447d
    196c:	svcge	0x000ac090
    1970:	strtmi	r4, [r1], -r3, lsr #28
    1974:	ldrbtmi	r5, [ip], #2283	; 0x8eb
    1978:	stmib	sp, {r1, r2, r3, r4, r5, r6, sl, lr}^
    197c:	stmib	sp, {r0, r8, fp, pc}^
    1980:	ldrtmi	r6, [r8], -r3, lsl #24
    1984:	andcs	r5, r3, #11403264	; 0xae0000
    1988:			; <UNDEFINED> instruction: 0xf7ff9600
    198c:	blmi	77d74c <_ZTI10OpProgress@@Base+0x7699bc>
    1990:	svcvs	0x00d858eb
    1994:	mcr	7, 5, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    1998:			; <UNDEFINED> instruction: 0x46204639
    199c:	svc	0x004cf7ff
    19a0:	strmi	r9, [r5], -sl, lsl #22
    19a4:			; <UNDEFINED> instruction: 0x4618b113
    19a8:	svc	0x0004f7ff
    19ac:			; <UNDEFINED> instruction: 0xf7ff4620
    19b0:	bmi	57d498 <_ZTI10OpProgress@@Base+0x569708>
    19b4:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    19b8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    19bc:	subsmi	r9, sl, sp, lsl #22
    19c0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    19c4:	strtmi	sp, [r8], -r3, lsl #2
    19c8:	pop	{r0, r1, r2, r3, ip, sp, pc}
    19cc:			; <UNDEFINED> instruction: 0xf7ff83f0
    19d0:	stmdals	sl, {r1, r3, r8, r9, sl, fp, sp, lr, pc}
    19d4:			; <UNDEFINED> instruction: 0xf7ffb108
    19d8:	strtmi	lr, [r0], -lr, ror #29
    19dc:	mcr	7, 5, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    19e0:	svc	0x000cf7ff
    19e4:	svclt	0x0000e7f9
    19e8:	andeq	r2, r1, r0, lsl #11
    19ec:	strdeq	r0, [r0], -r4
    19f0:	andeq	r2, r1, r0, ror #10
    19f4:	andeq	r0, r0, r4, lsl #2
    19f8:	andeq	r0, r0, r0, lsl r1
    19fc:	andeq	r0, r0, r3, lsl #4
    1a00:	andeq	r0, r0, sp, lsr #5
    1a04:	andeq	r0, r0, r8, lsl #2
    1a08:	andeq	r2, r1, r2, lsl r5
    1a0c:	cfstr32mi	mvfx11, [r8], {56}	; 0x38
    1a10:	ldrbtmi	r4, [ip], #-3336	; 0xfffff2f8
    1a14:			; <UNDEFINED> instruction: 0x4620447d
    1a18:	svc	0x0032f7ff
    1a1c:	bmi	1d463c <_ZTI10OpProgress@@Base+0x1c08ac>
    1a20:	stmiapl	r9!, {r5, r9, sl, lr}^
    1a24:	pop	{r1, r3, r4, r5, r6, sl, lr}
    1a28:			; <UNDEFINED> instruction: 0xf7ff4038
    1a2c:	svclt	0x0000be41
    1a30:	andeq	r2, r1, sl, lsl r6
    1a34:			; <UNDEFINED> instruction: 0x000124b4
    1a38:	andeq	r0, r0, r0, lsr r1
    1a3c:	ldrdeq	r2, [r1], -ip
    1a40:	bleq	3db84 <_ZTI10OpProgress@@Base+0x29df4>
    1a44:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1a48:	strbtmi	fp, [sl], -r2, lsl #24
    1a4c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1a50:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1a54:	ldrmi	sl, [sl], #776	; 0x308
    1a58:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1a5c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1a60:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1a64:			; <UNDEFINED> instruction: 0xf85a4b06
    1a68:	stmdami	r6, {r0, r1, ip, sp}
    1a6c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1a70:	svc	0x0048f7ff
    1a74:	mcr	7, 4, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    1a78:	andeq	r2, r1, r4, asr r4
    1a7c:	andeq	r0, r0, ip, lsl r1
    1a80:	andeq	r0, r0, ip, lsl #2
    1a84:	strdeq	r0, [r0], -r8
    1a88:	ldr	r3, [pc, #20]	; 1aa4 <_ZN13Configuration3SetEPKcRKi@plt+0x170>
    1a8c:	ldr	r2, [pc, #20]	; 1aa8 <_ZN13Configuration3SetEPKcRKi@plt+0x174>
    1a90:	add	r3, pc, r3
    1a94:	ldr	r2, [r3, r2]
    1a98:	cmp	r2, #0
    1a9c:	bxeq	lr
    1aa0:	b	1910 <__gmon_start__@plt>
    1aa4:	andeq	r2, r1, r4, lsr r4
    1aa8:	andeq	r0, r0, r4, lsr #2
    1aac:	blmi	1d3acc <_ZTI10OpProgress@@Base+0x1bfd3c>
    1ab0:	bmi	1d2c98 <_ZTI10OpProgress@@Base+0x1bef08>
    1ab4:	addmi	r4, r3, #2063597568	; 0x7b000000
    1ab8:	andle	r4, r3, sl, ror r4
    1abc:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1ac0:	ldrmi	fp, [r8, -r3, lsl #2]
    1ac4:	svclt	0x00004770
    1ac8:	andeq	r2, r1, r8, ror r5
    1acc:	andeq	r2, r1, r4, ror r5
    1ad0:	andeq	r2, r1, r0, lsl r4
    1ad4:	andeq	r0, r0, r8, lsl r1
    1ad8:	stmdbmi	r9, {r3, fp, lr}
    1adc:	bmi	252cc4 <_ZTI10OpProgress@@Base+0x23ef34>
    1ae0:	bne	252ccc <_ZTI10OpProgress@@Base+0x23ef3c>
    1ae4:	svceq	0x00cb447a
    1ae8:			; <UNDEFINED> instruction: 0x01a1eb03
    1aec:	andle	r1, r3, r9, asr #32
    1af0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1af4:	ldrmi	fp, [r8, -r3, lsl #2]
    1af8:	svclt	0x00004770
    1afc:	andeq	r2, r1, ip, asr #10
    1b00:	andeq	r2, r1, r8, asr #10
    1b04:	andeq	r2, r1, r4, ror #7
    1b08:	andeq	r0, r0, r8, lsr #2
    1b0c:	blmi	2aef34 <_ZTI10OpProgress@@Base+0x29b1a4>
    1b10:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1b14:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1b18:	blmi	2700cc <_ZTI10OpProgress@@Base+0x25c33c>
    1b1c:	ldrdlt	r5, [r3, -r3]!
    1b20:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1b24:			; <UNDEFINED> instruction: 0xf7ff6818
    1b28:			; <UNDEFINED> instruction: 0xf7ffef00
    1b2c:	blmi	1c1a30 <_ZTI10OpProgress@@Base+0x1adca0>
    1b30:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1b34:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1b38:	andeq	r2, r1, r6, lsl r5
    1b3c:			; <UNDEFINED> instruction: 0x000123b4
    1b40:	andeq	r0, r0, ip, lsr #2
    1b44:	ldrdeq	r2, [r1], -lr
    1b48:	strdeq	r2, [r1], -r6
    1b4c:	svclt	0x0000e7c4
    1b50:			; <UNDEFINED> instruction: 0x47703010
    1b54:	strlt	r6, [r8, #-2122]	; 0xfffff7b6
    1b58:	ldrbtmi	r4, [fp], #-2822	; 0xfffff4fa
    1b5c:	vstrlt.16	s22, [r8, #-4]	; <UNPREDICTABLE>
    1b60:	stmdavs	r9, {r0, r2, fp, lr}
    1b64:			; <UNDEFINED> instruction: 0xf7ff5818
    1b68:	pop	{r1, r5, r6, r9, sl, fp, sp, lr, pc}
    1b6c:			; <UNDEFINED> instruction: 0xf7ff4008
    1b70:	svclt	0x0000bde3
    1b74:	andeq	r2, r1, lr, ror #6
    1b78:	andeq	r0, r0, r8, lsl #2
    1b7c:			; <UNDEFINED> instruction: 0xf04f4a26
    1b80:	blmi	984b88 <_ZTI10OpProgress@@Base+0x970df8>
    1b84:	ldrbtmi	fp, [sl], #-1520	; 0xfffffa10
    1b88:	addlt	r4, sp, r5, lsr #26
    1b8c:			; <UNDEFINED> instruction: 0x460658d3
    1b90:	svcge	0x0002447d
    1b94:	movwls	r6, #47131	; 0xb81b
    1b98:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1b9c:			; <UNDEFINED> instruction: 0xcc00e9c6
    1ba0:	ldrtmi	ip, [ip], -pc, lsl #26
    1ba4:	andgt	pc, r8, r6, asr #17
    1ba8:	cfstrsgt	mvf12, [pc, #-60]	; 1b74 <_ZN13Configuration3SetEPKcRKi@plt+0x240>
    1bac:	strgt	r6, [pc], #-2093	; 1bb4 <_ZN13Configuration3SetEPKcRKi@plt+0x280>
    1bb0:	eorvs	r2, r5, r4, lsr #32
    1bb4:	ldcl	7, cr15, [r6, #-1020]!	; 0xfffffc04
    1bb8:	abseqe	f7, #5.0
    1bbc:	strmi	r4, [r4], -r5, lsl #12
    1bc0:	strtcc	r9, [r4], #-1
    1bc4:	adcsvs	r6, r4, r0, lsr r0
    1bc8:	ldrcc	r4, [r0, #-1724]	; 0xfffff944
    1bcc:			; <UNDEFINED> instruction: 0x000fe8bc
    1bd0:	ldrbmi	r3, [r4, #1808]!	; 0x710
    1bd4:	ldceq	8, cr15, [r0], {69}	; 0x45
    1bd8:	stcne	8, cr15, [ip], {69}	; 0x45
    1bdc:	stccs	8, cr15, [r8], {69}	; 0x45
    1be0:	stccc	8, cr15, [r4], {69}	; 0x45
    1be4:	bmi	3f63ac <_ZTI10OpProgress@@Base+0x3e261c>
    1be8:	blmi	31bcd0 <_ZTI10OpProgress@@Base+0x307f40>
    1bec:	rsbsvs	r4, r4, sl, ror r4
    1bf0:	ldmpl	r3, {r3, r5, sp, lr}^
    1bf4:	blls	2dbc64 <_ZTI10OpProgress@@Base+0x2c7ed4>
    1bf8:			; <UNDEFINED> instruction: 0xf04f405a
    1bfc:	mrsle	r0, LR_svc
    1c00:	andlt	r4, sp, r0, lsr r6
    1c04:			; <UNDEFINED> instruction: 0xf7ffbdf0
    1c08:	ldmdavs	r0!, {r1, r2, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    1c0c:			; <UNDEFINED> instruction: 0xf7ffb108
    1c10:			; <UNDEFINED> instruction: 0xf7ffedd2
    1c14:	svclt	0x0000edf4
    1c18:	andeq	r2, r1, r2, asr #6
    1c1c:	strdeq	r0, [r0], -r4
    1c20:	andeq	r2, r1, r4, ror r4
    1c24:	ldrdeq	r2, [r1], -ip
    1c28:	ldmdami	r1, {r4, r8, fp, lr}
    1c2c:	ldrbtmi	fp, [r9], #-1336	; 0xfffffac8
    1c30:	cfldrsmi	mvf4, [r0, #-480]	; 0xfffffe20
    1c34:	mrc	7, 3, APSR_nzcv, cr2, cr15, {7}
    1c38:	cmplt	r0, sp, ror r4
    1c3c:			; <UNDEFINED> instruction: 0xf7ff4604
    1c40:	blmi	37d4b0 <_ZTI10OpProgress@@Base+0x369720>
    1c44:	strmi	r4, [r2], -r1, lsr #12
    1c48:			; <UNDEFINED> instruction: 0xf7ff58e8
    1c4c:	strdcs	lr, [r1], -r0
    1c50:	blmi	271138 <_ZTI10OpProgress@@Base+0x25d3a8>
    1c54:	ldmdavs	sl, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    1c58:	stceq	8, cr15, [ip], {82}	; 0x52
    1c5c:	stmdbvs	r1, {r3, r4, sl, lr}^
    1c60:	tsteq	r1, r1, asr #32	; <UNPREDICTABLE>
    1c64:	mcr	7, 1, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    1c68:	ldclt	0, cr2, [r8, #-4]!
    1c6c:	muleq	r0, lr, lr
    1c70:	andeq	r0, r0, r8, lsl #31
    1c74:	muleq	r1, r0, r2
    1c78:	andeq	r0, r0, r8, lsl #2
    1c7c:	blmi	ed456c <_ZTI10OpProgress@@Base+0xec07dc>
    1c80:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    1c84:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    1c88:	ldmdavs	fp, {r0, r3, r4, r5, r8, sl, fp, lr}
    1c8c:			; <UNDEFINED> instruction: 0xf04f9303
    1c90:	ldrbtmi	r0, [sp], #-768	; 0xfffffd00
    1c94:	eorsle	r2, sp, r0, lsl #18
    1c98:	strmi	r4, [ip], -r8, lsl #12
    1c9c:	stcl	7, cr15, [sl, #1020]!	; 0x3fc
    1ca0:			; <UNDEFINED> instruction: 0x46214b34
    1ca4:	strmi	r5, [r2], -ip, ror #17
    1ca8:			; <UNDEFINED> instruction: 0xf7ff4620
    1cac:			; <UNDEFINED> instruction: 0xf10dedc0
    1cb0:	andcs	r0, r1, #-1073741822	; 0xc0000002
    1cb4:			; <UNDEFINED> instruction: 0x23204620
    1cb8:			; <UNDEFINED> instruction: 0xf88d9101
    1cbc:			; <UNDEFINED> instruction: 0xf7ff300b
    1cc0:			; <UNDEFINED> instruction: 0xf7ffedb6
    1cc4:	stmdbls	r1, {r2, r3, r4, r5, r8, sl, fp, sp, lr, pc}
    1cc8:	andcs	r2, r0, r1, lsl #4
    1ccc:	stcl	7, cr15, [lr, #-1020]	; 0xfffffc04
    1cd0:	blle	ecbcd8 <_ZTI10OpProgress@@Base+0xeb7f48>
    1cd4:	mulcc	fp, sp, r8
    1cd8:	tstle	fp, sl, lsl #22
    1cdc:	blmi	8d457c <_ZTI10OpProgress@@Base+0x8c07ec>
    1ce0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1ce4:	blls	dbd54 <_ZTI10OpProgress@@Base+0xc7fc4>
    1ce8:			; <UNDEFINED> instruction: 0xf04f405a
    1cec:	teqle	r6, r0, lsl #6
    1cf0:	ldcllt	0, cr11, [r0, #-16]!
    1cf4:			; <UNDEFINED> instruction: 0xf8536823
    1cf8:	strtmi	r3, [r3], #-3084	; 0xfffff3f4
    1cfc:	orrlt	r6, r6, #888	; 0x378
    1d00:	orrslt	r7, fp, r3, lsr pc
    1d04:	mlane	r7, r6, r8, pc	; <UNPREDICTABLE>
    1d08:			; <UNDEFINED> instruction: 0xf7ff4620
    1d0c:			; <UNDEFINED> instruction: 0xf7ffecc0
    1d10:			; <UNDEFINED> instruction: 0xe7e3ed16
    1d14:	stmiapl	ip!, {r0, r1, r2, r4, r8, r9, fp, lr}^
    1d18:			; <UNDEFINED> instruction: 0xf8536823
    1d1c:	strtmi	r0, [r0], #-3084	; 0xfffff3f4
    1d20:			; <UNDEFINED> instruction: 0xf0416941
    1d24:			; <UNDEFINED> instruction: 0xf7ff0101
    1d28:	strb	lr, [r0, r4, asr #27]
    1d2c:			; <UNDEFINED> instruction: 0xf7ff4630
    1d30:	ldmdavs	r2!, {r2, r3, r5, r6, r8, sl, fp, sp, lr, pc}
    1d34:	ldmibvs	r2, {r0, r4, r8, r9, fp, lr}
    1d38:	addsmi	r5, sl, #15400960	; 0xeb0000
    1d3c:	tstcs	sl, r8, lsl #30
    1d40:	smlattcs	sl, r2, r0, sp
    1d44:			; <UNDEFINED> instruction: 0x47904630
    1d48:	ldrb	r4, [sp, r1, lsl #12]
    1d4c:	stc	7, cr15, [r8, #-1020]	; 0xfffffc04
    1d50:	stmdbmi	ip, {r0, r1, r3, r9, fp, lr}
    1d54:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    1d58:	stcl	7, cr15, [r4], {255}	; 0xff
    1d5c:			; <UNDEFINED> instruction: 0xf7ffe7ba
    1d60:			; <UNDEFINED> instruction: 0xf7ffed42
    1d64:	svclt	0x0000ed5e
    1d68:	andeq	r2, r1, r8, asr #4
    1d6c:	strdeq	r0, [r0], -r4
    1d70:	andeq	r2, r1, r6, lsr r2
    1d74:	andeq	r0, r0, r8, lsl #2
    1d78:	andeq	r2, r1, r8, ror #3
    1d7c:	andeq	r0, r0, r0, lsl #2
    1d80:	andeq	r0, r0, r8, ror #28
    1d84:	muleq	r0, lr, lr
    1d88:			; <UNDEFINED> instruction: 0x4604b510
    1d8c:	stmdami	r6, {r0, r2, r8, fp, lr}
    1d90:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    1d94:	stcl	7, cr15, [r2, #1020]	; 0x3fc
    1d98:	strtmi	r4, [r0], -r1, lsl #12
    1d9c:			; <UNDEFINED> instruction: 0xff6ef7ff
    1da0:	ldclt	0, cr2, [r0, #-4]
    1da4:	andeq	r0, r0, r0, lsl #29
    1da8:	andeq	r0, r0, r6, lsr #28
    1dac:	blmi	12942d8 <_ZTI10OpProgress@@Base+0x1280548>
    1db0:	push	{r0, r3, r4, r5, r6, sl, lr}
    1db4:	strdlt	r4, [r2], r0
    1db8:	strmi	r5, [r4], -fp, asr #17
    1dbc:	ldmdavs	fp, {r0, r1, r2, r6, r9, sl, fp, lr}
    1dc0:			; <UNDEFINED> instruction: 0xf04f9301
    1dc4:	ldrbtmi	r0, [lr], #-768	; 0xfffffd00
    1dc8:	rsble	r2, sl, r0, lsl #20
    1dcc:			; <UNDEFINED> instruction: 0x46154610
    1dd0:	ldcl	7, cr15, [r0, #-1020]	; 0xfffffc04
    1dd4:	strtmi	r4, [r9], -r2, asr #22
    1dd8:			; <UNDEFINED> instruction: 0x460258f5
    1ddc:			; <UNDEFINED> instruction: 0xf7ff4628
    1de0:	strtmi	lr, [r8], -r6, lsr #26
    1de4:	tsteq	r3, sp, lsl #2	; <UNPREDICTABLE>
    1de8:	teqcs	sl, #268435456	; 0x10000000
    1dec:	andcc	pc, r3, sp, lsl #17
    1df0:	ldc	7, cr15, [ip, #-1020]	; 0xfffffc04
    1df4:	strmi	r6, [r5], -r3, lsl #16
    1df8:	stccc	8, cr15, [ip], {83}	; 0x53
    1dfc:	svcvs	0x00df4403
    1e00:	subsle	r2, lr, r0, lsl #30
    1e04:	cmnlt	r3, #59, 30	; 0xec
    1e08:	mlane	r7, r7, r8, pc	; <UNPREDICTABLE>
    1e0c:			; <UNDEFINED> instruction: 0xf1044628
    1e10:			; <UNDEFINED> instruction: 0xf7ff0808
    1e14:			; <UNDEFINED> instruction: 0xf7ffec3c
    1e18:	blmi	cbd068 <_ZTI10OpProgress@@Base+0xca92d8>
    1e1c:			; <UNDEFINED> instruction: 0xf8c42200
    1e20:	eorvc	r8, r2, #0
    1e24:	ldmpl	r7!, {r1, r5, r6, sp, lr}^
    1e28:			; <UNDEFINED> instruction: 0xf853683b
    1e2c:	ldrtmi	r3, [fp], #-3084	; 0xfffff3f4
    1e30:	stccs	15, cr6, [r0, #-884]	; 0xfffffc8c
    1e34:	svcvc	0x002bd043
    1e38:			; <UNDEFINED> instruction: 0xf895b31b
    1e3c:	ldrtmi	r2, [r8], -r7, lsr #32
    1e40:			; <UNDEFINED> instruction: 0xf7ff4621
    1e44:	bmi	a3d3b4 <_ZTI10OpProgress@@Base+0xa29624>
    1e48:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
    1e4c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1e50:	subsmi	r9, sl, r1, lsl #22
    1e54:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1e58:	strtmi	sp, [r0], -pc, lsr #2
    1e5c:	pop	{r1, ip, sp, pc}
    1e60:			; <UNDEFINED> instruction: 0x463881f0
    1e64:	ldcl	7, cr15, [r0], {255}	; 0xff
    1e68:	blmi	81bf58 <_ZTI10OpProgress@@Base+0x8081c8>
    1e6c:	ldmpl	r3!, {r1, r4, r7, r8, fp, sp, lr}^
    1e70:	svclt	0x0008429a
    1e74:	sbcle	r2, r9, sl, lsl #2
    1e78:	ldrtmi	r2, [r8], -sl, lsl #2
    1e7c:			; <UNDEFINED> instruction: 0x46014790
    1e80:	strtmi	lr, [r8], -r4, asr #15
    1e84:	stcl	7, cr15, [r0], {255}	; 0xff
    1e88:	blmi	61bf38 <_ZTI10OpProgress@@Base+0x6081a8>
    1e8c:	ldmpl	r3!, {r1, r4, r7, r8, fp, sp, lr}^
    1e90:	svclt	0x0008429a
    1e94:	sbcsle	r2, r2, sl, lsl #4
    1e98:	tstcs	sl, r8, lsr #12
    1e9c:			; <UNDEFINED> instruction: 0x46024790
    1ea0:	blmi	3fbddc <_ZTI10OpProgress@@Base+0x3e804c>
    1ea4:	stmdavs	fp!, {r0, r2, r4, r5, r6, r7, fp, ip, lr}
    1ea8:	stceq	8, cr15, [ip], {83}	; 0x53
    1eac:	stmdbvs	r1, {r3, r5, sl, lr}^
    1eb0:	tsteq	r1, r1, asr #32	; <UNPREDICTABLE>
    1eb4:	ldcl	7, cr15, [ip], #1020	; 0x3fc
    1eb8:			; <UNDEFINED> instruction: 0xf7ffe793
    1ebc:			; <UNDEFINED> instruction: 0xf7ffec94
    1ec0:			; <UNDEFINED> instruction: 0xf7ffecb0
    1ec4:	stmdavs	r0!, {r1, r2, r3, r5, r7, sl, fp, sp, lr, pc}
    1ec8:	andle	r4, r1, r0, lsl #11
    1ecc:	ldcl	7, cr15, [r2], #-1020	; 0xfffffc04
    1ed0:	ldc	7, cr15, [r4], {255}	; 0xff
    1ed4:	andeq	r2, r1, r8, lsl r1
    1ed8:	strdeq	r0, [r0], -r4
    1edc:	andeq	r2, r1, r2, lsl #2
    1ee0:	andeq	r0, r0, r8, lsl #2
    1ee4:	andeq	r0, r0, r0, lsr #2
    1ee8:	andeq	r2, r1, lr, ror r0
    1eec:	andeq	r0, r0, r0, lsl #2
    1ef0:	blmi	f147e4 <_ZTI10OpProgress@@Base+0xf00a54>
    1ef4:	ldrblt	r4, [r0, #1146]!	; 0x47a
    1ef8:	strmi	r4, [ip], -r6, lsl #12
    1efc:	ldmdbmi	fp!, {r1, r3, r4, r5, fp, lr}
    1f00:	ldmpl	r3, {r0, r3, r7, ip, sp, pc}^
    1f04:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    1f08:	ldmdavs	fp, {r0, r3, r4, r5, r8, r9, sl, fp, lr}
    1f0c:			; <UNDEFINED> instruction: 0xf04f9307
    1f10:			; <UNDEFINED> instruction: 0xf7ff0300
    1f14:	ldrbtmi	lr, [pc], #-3332	; 1f1c <_ZN13Configuration3SetEPKcRKi@plt+0x5e8>
    1f18:	suble	r2, sp, r0, lsl #16
    1f1c:			; <UNDEFINED> instruction: 0xf7ff4605
    1f20:	blmi	d3d1d0 <_ZTI10OpProgress@@Base+0xd29440>
    1f24:	ldmpl	sp!, {r0, r3, r5, r9, sl, lr}^
    1f28:	strtmi	r4, [r8], -r2, lsl #12
    1f2c:	ldcl	7, cr15, [lr], #-1020	; 0xfffffc04
    1f30:	stcge	6, cr4, [r3, #-160]	; 0xffffff60
    1f34:	stc	7, cr15, [r2], {255}	; 0xff
    1f38:	stmdage	r1, {r0, r1, r2, r3, r5, r9, fp, lr}
    1f3c:	ldrbtmi	r4, [sl], #-1585	; 0xfffff9cf
    1f40:			; <UNDEFINED> instruction: 0xff34f7ff
    1f44:	stmdavs	r0!, {r0, r9, fp, ip, pc}
    1f48:	eorle	r4, r7, sl, lsr #5
    1f4c:	ldrdvs	lr, [r2, -sp]
    1f50:	movweq	pc, #33028	; 0x8104	; <UNPREDICTABLE>
    1f54:	stmib	r4, {r3, r4, r7, r9, lr}^
    1f58:	svclt	0x00082600
    1f5c:	andsle	r6, r9, r1, lsr #1
    1f60:	adcvs	r6, r1, r3, lsr #17
    1f64:			; <UNDEFINED> instruction: 0x9001b1b0
    1f68:	movwcs	r9, #771	; 0x303
    1f6c:	andvc	r9, r3, r2, lsl #6
    1f70:	adcmi	r9, r8, #65536	; 0x10000
    1f74:			; <UNDEFINED> instruction: 0xf7ffd001
    1f78:	bmi	83cff8 <_ZTI10OpProgress@@Base+0x829268>
    1f7c:	ldrbtmi	r4, [sl], #-2841	; 0xfffff4e7
    1f80:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1f84:	subsmi	r9, sl, r7, lsl #22
    1f88:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1f8c:	andcs	sp, r1, r6, lsr #2
    1f90:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    1f94:	cfstr32ge	mvfx9, [r3, #-4]
    1f98:	strb	r4, [r6, r8, lsr #12]!
    1f9c:	teqlt	r2, r2, lsl #20
    1fa0:	andsle	r2, r5, r1, lsl #20
    1fa4:			; <UNDEFINED> instruction: 0xf7ff4629
    1fa8:	bls	bd118 <_ZTI10OpProgress@@Base+0xa9388>
    1fac:	movwcs	r6, #2080	; 0x820
    1fb0:	strpl	r6, [r3], #98	; 0x62
    1fb4:	ldrb	r9, [r8, r1, lsl #16]
    1fb8:	ldmpl	sp!, {r1, r2, r3, r8, r9, fp, lr}^
    1fbc:			; <UNDEFINED> instruction: 0xf853682b
    1fc0:	strtmi	r0, [r8], #-3084	; 0xfffff3f4
    1fc4:			; <UNDEFINED> instruction: 0xf0416941
    1fc8:			; <UNDEFINED> instruction: 0xf7ff0101
    1fcc:			; <UNDEFINED> instruction: 0xe7afec72
    1fd0:	mulcc	ip, sp, r8
    1fd4:	bls	9dfe8 <_ZTI10OpProgress@@Base+0x8a258>
    1fd8:	strb	r6, [r8, r0, lsr #16]!
    1fdc:	stc	7, cr15, [r2], {255}	; 0xff
    1fe0:	ldrdeq	r1, [r1], -r4
    1fe4:	strdeq	r0, [r0], -r4
    1fe8:			; <UNDEFINED> instruction: 0x00000cb4
    1fec:	andeq	r0, r0, lr, lsr sp
    1ff0:			; <UNDEFINED> instruction: 0x00011fb2
    1ff4:	andeq	r0, r0, r8, lsl #2
    1ff8:	andeq	r0, r0, r2, lsr #28
    1ffc:	andeq	r1, r1, sl, asr #30
    2000:	svcmi	0x00f0e92d
    2004:	blhi	1bd4c0 <_ZTI10OpProgress@@Base+0x1a9730>
    2008:			; <UNDEFINED> instruction: 0x171cf8df
    200c:			; <UNDEFINED> instruction: 0xa71cf8df
    2010:	ldrbtmi	fp, [sl], #227	; 0xe3
    2014:			; <UNDEFINED> instruction: 0xf10dab0d
    2018:			; <UNDEFINED> instruction: 0x461a0bb0
    201c:	bcc	43d844 <_ZTI10OpProgress@@Base+0x429ab4>
    2020:			; <UNDEFINED> instruction: 0xf8df4603
    2024:	ldrbtmi	r0, [r8], #-1804	; 0xfffff8f4
    2028:	ldrmi	r5, [r0], -r1, asr #16
    202c:	cmnls	r1, r9, lsl #16
    2030:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    2034:			; <UNDEFINED> instruction: 0xf7ff9300
    2038:			; <UNDEFINED> instruction: 0x4658eb7a
    203c:	bl	11c0040 <_ZTI10OpProgress@@Base+0x11ac2b0>
    2040:	vmov.16	d8[0], sl
    2044:			; <UNDEFINED> instruction: 0x46183a90
    2048:	usatcc	pc, #8, pc, asr #17	; <UNPREDICTABLE>
    204c:	movwcc	r4, #33915	; 0x847b
    2050:			; <UNDEFINED> instruction: 0xf7ff932c
    2054:			; <UNDEFINED> instruction: 0xf8dfec28
    2058:	ldmdbge	r9, {r5, r6, r7, r9, sl, sp}^
    205c:	ldmdbeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
    2060:	movwcs	r9, #266	; 0x10a
    2064:	andcs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    2068:	cmpls	r7, r8, asr #12
    206c:	andls	r9, r9, #88, 6	; 0x60000001
    2070:			; <UNDEFINED> instruction: 0xf88d3208
    2074:	eorsls	r3, r0, #100, 2
    2078:	cmncc	r4, sp, lsr #17	; <UNPREDICTABLE>
    207c:			; <UNDEFINED> instruction: 0xf7ff935e
    2080:			; <UNDEFINED> instruction: 0xf8dfeb38
    2084:	mrcge	6, 0, r3, cr1, cr8, {5}
    2088:	ssatne	pc, #21, pc, asr #17	; <UNPREDICTABLE>
    208c:	ldrtmi	r2, [r2], -r1
    2090:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2094:	eorsvc	r4, r0, r9, ror r4
    2098:	movwls	r6, #10264	; 0x2818
    209c:	bl	bc00a0 <_ZTI10OpProgress@@Base+0xbac310>
    20a0:			; <UNDEFINED> instruction: 0xf0002800
    20a4:	stflsd	f0, [r2, #-92]	; 0xffffffa4
    20a8:			; <UNDEFINED> instruction: 0xf8df4632
    20ac:	movwcs	r1, #1688	; 0x698
    20b0:	stmdavs	r8!, {r0, r1, r4, r5, ip, sp, lr}
    20b4:			; <UNDEFINED> instruction: 0xf7ff4479
    20b8:	blge	53cd48 <_ZTI10OpProgress@@Base+0x528fb8>
    20bc:	pkhtbcs	pc, r8, pc, asr #17	; <UNPREDICTABLE>
    20c0:	movwls	r4, #46596	; 0xb604
    20c4:	stmdavs	r9!, {r3, r4, r9, sl, lr}
    20c8:	movwcs	r4, #1146	; 0x47a
    20cc:			; <UNDEFINED> instruction: 0xf7ff9404
    20d0:			; <UNDEFINED> instruction: 0xf8dfeb22
    20d4:			; <UNDEFINED> instruction: 0x46321678
    20d8:	movwcs	r6, #2088	; 0x828
    20dc:	eorsvc	r4, r3, r9, ror r4
    20e0:	bl	3400e4 <_ZTI10OpProgress@@Base+0x32c354>
    20e4:	stmdacs	r0, {r0, r2, ip, pc}
    20e8:	msrhi	SPSR_fxc, r0
    20ec:	bne	43d954 <_ZTI10OpProgress@@Base+0x429bc4>
    20f0:			; <UNDEFINED> instruction: 0xf7ff4630
    20f4:	ldmib	r6, {r1, r2, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}^
    20f8:	addsmi	r5, sp, #0, 6
    20fc:	eorhi	pc, r7, #0
    2100:			; <UNDEFINED> instruction: 0x364cf8df
    2104:	mcr	4, 0, r4, cr9, cr11, {3}
    2108:			; <UNDEFINED> instruction: 0xf8df3a10
    210c:	ldrbtmi	r3, [fp], #-1608	; 0xfffff9b8
    2110:	bcc	fe43d93c <_ZTI10OpProgress@@Base+0xfe429bac>
    2114:	movwls	r2, #33536	; 0x8300
    2118:			; <UNDEFINED> instruction: 0x363cf8df
    211c:	mcr	4, 0, r4, cr10, cr11, {3}
    2120:	blls	110968 <_ZTI10OpProgress@@Base+0xfcbd8>
    2124:			; <UNDEFINED> instruction: 0xf0402b00
    2128:	ldfged	f0, [sl], {85}	; 0x55
    212c:	movwcs	sl, #2588	; 0xa1c
    2130:	ldrmi	r9, [r1], -r3, lsl #4
    2134:	cdpvc	2, 2, cr7, cr10, cr3, {1}
    2138:	eorvs	r6, r1, r3, rrx
    213c:			; <UNDEFINED> instruction: 0xf0402a00
    2140:	blls	1627a4 <_ZTI10OpProgress@@Base+0x14ea14>
    2144:			; <UNDEFINED> instruction: 0xf0402b00
    2148:	stmdbls	r2, {r0, r3, r7, pc}
    214c:	ldmeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    2150:			; <UNDEFINED> instruction: 0x2608f8df
    2154:	stmdavs	r9, {r6, r9, sl, lr}
    2158:			; <UNDEFINED> instruction: 0xf7ff447a
    215c:	blls	9bd054 <_ZTI10OpProgress@@Base+0x9a92c4>
    2160:	stmdavs	r0!, {r3, r5, r8, fp, sp, pc}
    2164:	bls	9d2b98 <_ZTI10OpProgress@@Base+0x9bee08>
    2168:			; <UNDEFINED> instruction: 0xf0009101
    216c:	svcls	0x000381fa
    2170:	adcsmi	r9, r8, #40, 18	; 0xa0000
    2174:	andcc	lr, r0, #196, 18	; 0x310000
    2178:	adcvs	fp, r1, r8, lsl #30
    217c:	eorhi	pc, r2, #0
    2180:	adcvs	r6, r1, r3, lsr #17
    2184:			; <UNDEFINED> instruction: 0xf0002800
    2188:	eorls	r8, r6, sp, lsl r2
    218c:	movwcs	r9, #808	; 0x328
    2190:	andvc	r9, r3, r7, lsr #6
    2194:	blls	68234 <_ZTI10OpProgress@@Base+0x544a4>
    2198:	mulle	r1, r8, r2
    219c:	bl	2c01a0 <_ZTI10OpProgress@@Base+0x2ac410>
    21a0:			; <UNDEFINED> instruction: 0xf04f6821
    21a4:	stmdavs	r2!, {r8, r9}^
    21a8:	svcls	0x00014640
    21ac:	strls	r4, [r6, -sl, lsl #8]!
    21b0:	blx	fff3e1ba <_ZTI10OpProgress@@Base+0xfff2a42a>
    21b4:			; <UNDEFINED> instruction: 0xf7ff4640
    21b8:	blls	9bd010 <_ZTI10OpProgress@@Base+0x9a9280>
    21bc:	adcsmi	r4, fp, #2097152	; 0x200000
    21c0:	andls	sp, r6, r4
    21c4:			; <UNDEFINED> instruction: 0xf7ff4618
    21c8:	bls	1bcda8 <_ZTI10OpProgress@@Base+0x1a9018>
    21cc:	bcs	1c258 <_ZTI10OpProgress@@Base+0x84c8>
    21d0:	bichi	pc, r0, r0
    21d4:	svcge	0x0022ab20
    21d8:	ldrmi	r6, [r8], -r2, ror #16
    21dc:	streq	lr, [r6, -sp, asr #19]
    21e0:	strmi	r9, [sl], #-3847	; 0xfffff0f9
    21e4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    21e8:			; <UNDEFINED> instruction: 0xf0006007
    21ec:	svcls	0x0001fbdf
    21f0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    21f4:	strbmi	r6, [r0], -sl, ror #16
    21f8:	stmdavs	r9!, {r1, r2, r5, r8, r9, sl, ip, pc}
    21fc:			; <UNDEFINED> instruction: 0xf000440a
    2200:	stmdals	r6, {r0, r2, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    2204:			; <UNDEFINED> instruction: 0xf7ff4641
    2208:	blls	9bcea0 <_ZTI10OpProgress@@Base+0x9a9110>
    220c:	adcsmi	r4, fp, #128, 12	; 0x8000000
    2210:	ldrmi	sp, [r8], -r2
    2214:	b	ff3c0218 <_ZTI10OpProgress@@Base+0xff3ac488>
    2218:	ldmdavs	r8, {r1, r2, r8, r9, fp, ip, pc}
    221c:	addsmi	r9, r8, #7168	; 0x1c00
    2220:			; <UNDEFINED> instruction: 0xf7ffd001
    2224:			; <UNDEFINED> instruction: 0xf1b8eac8
    2228:			; <UNDEFINED> instruction: 0xf0400f00
    222c:			; <UNDEFINED> instruction: 0xf7ff8167
    2230:			; <UNDEFINED> instruction: 0x4607ea98
    2234:	strne	pc, [r8, #-2271]!	; 0xfffff721
    2238:	streq	pc, [r8, #-2271]!	; 0xfffff721
    223c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    2240:	bl	1b40244 <_ZTI10OpProgress@@Base+0x1b2c4b4>
    2244:	stmdavs	sl!, {r0, r1, r5, fp, sp, lr}
    2248:	ldrtmi	r4, [r8], -r1, lsl #12
    224c:	bl	dc0250 <_ZTI10OpProgress@@Base+0xdac4c0>
    2250:	blls	dc2d8 <_ZTI10OpProgress@@Base+0xc8548>
    2254:	mulle	r1, r8, r2
    2258:	b	feb4025c <_ZTI10OpProgress@@Base+0xfeb2c4cc>
    225c:	ldrcc	r6, [r4, #-2163]!	; 0xfffff78d
    2260:			; <UNDEFINED> instruction: 0xf47f42ab
    2264:	stcls	15, cr10, [r2], {94}	; 0x5e
    2268:	stmdavs	r0!, {r0, r2, r8, r9, fp, ip, pc}
    226c:			; <UNDEFINED> instruction: 0xf8dfb93b
    2270:	bge	307658 <_ZTI10OpProgress@@Base+0x2f38c8>
    2274:	ldrbtmi	r6, [r9], #-19	; 0xffffffed
    2278:	bl	174027c <_ZTI10OpProgress@@Base+0x172c4ec>
    227c:			; <UNDEFINED> instruction: 0xf8df6820
    2280:	bls	2c7638 <_ZTI10OpProgress@@Base+0x2b38a8>
    2284:			; <UNDEFINED> instruction: 0xf7ff4479
    2288:	ldmib	r6, {r1, r2, r3, r4, r6, r7, r9, fp, sp, lr, pc}^
    228c:	adcmi	r5, r5, #0, 8
    2290:			; <UNDEFINED> instruction: 0xf105d013
    2294:	stmibvs	r8!, {r2, r5, r8, r9, sl}^
    2298:	andle	r4, r1, r7, lsl #5
    229c:	b	fe2c02a0 <_ZTI10OpProgress@@Base+0xfe2ac510>
    22a0:	stceq	8, cr15, [r4], #-348	; 0xfffffea4
    22a4:	movweq	pc, #33029	; 0x8105	; <UNPREDICTABLE>
    22a8:	mulle	r1, r8, r2
    22ac:	b	fe0c02b0 <_ZTI10OpProgress@@Base+0xfe0ac520>
    22b0:			; <UNDEFINED> instruction: 0x37343534
    22b4:	mvnle	r4, ip, lsr #5
    22b8:	tstlt	r4, r4, lsr r8
    22bc:			; <UNDEFINED> instruction: 0xf7ff4620
    22c0:	blls	2fccb0 <_ZTI10OpProgress@@Base+0x2e8f20>
    22c4:	blge	59c32c <_ZTI10OpProgress@@Base+0x58859c>
    22c8:	mulle	r1, r8, r2
    22cc:	b	1cc02d0 <_ZTI10OpProgress@@Base+0x1cac540>
    22d0:	ldmiblt	r3, {r3, r8, r9, fp, ip, pc}
    22d4:	b	11402d8 <_ZTI10OpProgress@@Base+0x112c548>
    22d8:	ldmib	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    22dc:	blcs	28ee4 <_ZTI10OpProgress@@Base+0x15154>
    22e0:			; <UNDEFINED> instruction: 0x4659d05b
    22e4:			; <UNDEFINED> instruction: 0xf7ff4648
    22e8:			; <UNDEFINED> instruction: 0x4604ea10
    22ec:	b	e402f0 <_ZTI10OpProgress@@Base+0xe2c560>
    22f0:	b	1b402f4 <_ZTI10OpProgress@@Base+0x1b2c564>
    22f4:			; <UNDEFINED> instruction: 0xf0002c00
    22f8:	blls	22768 <_ZTI10OpProgress@@Base+0xe9d8>
    22fc:			; <UNDEFINED> instruction: 0xf0402b00
    2300:	strcs	r8, [r1], #-317	; 0xfffffec3
    2304:			; <UNDEFINED> instruction: 0xf7ff4648
    2308:			; <UNDEFINED> instruction: 0xf8dfea5c
    230c:	bls	24f4a4 <_ZTI10OpProgress@@Base+0x23b714>
    2310:	beq	fe43db78 <_ZTI10OpProgress@@Base+0xfe429de8>
    2314:	movwcc	r4, #33915	; 0x847b
    2318:			; <UNDEFINED> instruction: 0x932c3208
    231c:			; <UNDEFINED> instruction: 0xf7ff9230
    2320:	ldmdals	r7, {r1, r2, r5, r6, r7, r9, fp, sp, lr, pc}^
    2324:	addsmi	r9, r8, #10240	; 0x2800
    2328:			; <UNDEFINED> instruction: 0xf7ffd001
    232c:			; <UNDEFINED> instruction: 0xf8dfea44
    2330:	stmdals	pc, {r2, r6, sl, ip, sp}^	; <UNPREDICTABLE>
    2334:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2338:	teqls	r0, #8, 6	; 0x20000000
    233c:	addsmi	sl, r8, #82944	; 0x14400
    2340:			; <UNDEFINED> instruction: 0xf7ffd001
    2344:	stmdals	r9, {r3, r4, r5, r9, fp, sp, lr, pc}^
    2348:	addsmi	sl, r8, #76800	; 0x12c00
    234c:			; <UNDEFINED> instruction: 0xf7ffd001
    2350:	stmdals	r3, {r1, r4, r5, r9, fp, sp, lr, pc}^
    2354:	addsmi	sl, r8, #70656	; 0x11400
    2358:			; <UNDEFINED> instruction: 0xf7ffd001
    235c:	ldmdals	sp!, {r2, r3, r5, r9, fp, sp, lr, pc}
    2360:	addsmi	sl, r8, #64512	; 0xfc00
    2364:			; <UNDEFINED> instruction: 0xf7ffd001
    2368:	ldrbmi	lr, [r8], -r6, lsr #20
    236c:	b	140370 <_ZTI10OpProgress@@Base+0x12c5e0>
    2370:	beq	43dbd8 <_ZTI10OpProgress@@Base+0x429e48>
    2374:	ldmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2378:	blmi	ffad4f7c <_ZTI10OpProgress@@Base+0xffac11ec>
    237c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2380:	blls	185c3f0 <_ZTI10OpProgress@@Base+0x1848660>
    2384:			; <UNDEFINED> instruction: 0xf04f405a
    2388:			; <UNDEFINED> instruction: 0xf0400300
    238c:	strtmi	r8, [r0], -r7, asr #2
    2390:	ldc	0, cr11, [sp], #396	; 0x18c
    2394:	pop	{r1, r2, r8, r9, fp, pc}
    2398:	blls	26360 <_ZTI10OpProgress@@Base+0x125d0>
    239c:	ldrbmi	sl, [sl], -r6, lsr #18
    23a0:	stcge	6, cr4, [r8, #-288]!	; 0xfffffee0
    23a4:			; <UNDEFINED> instruction: 0x93279501
    23a8:	adccc	pc, r0, sp, lsl #17
    23ac:			; <UNDEFINED> instruction: 0xf7ff9526
    23b0:	blls	9bcba8 <_ZTI10OpProgress@@Base+0x9a8e18>
    23b4:	adcmi	r4, fp, #4, 12	; 0x400000
    23b8:			; <UNDEFINED> instruction: 0x4618d098
    23bc:	ldmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    23c0:	stmibmi	lr!, {r2, r4, r7, r8, r9, sl, sp, lr, pc}^
    23c4:	stmdavs	r8!, {r1, r4, r5, r9, sl, lr}
    23c8:	ldrbtmi	r2, [r9], #-769	; 0xfffffcff
    23cc:			; <UNDEFINED> instruction: 0xf7ff6033
    23d0:			; <UNDEFINED> instruction: 0xe68beab2
    23d4:	andscs	r4, r2, #239616	; 0x3a800
    23d8:	bne	43dc44 <_ZTI10OpProgress@@Base+0x429eb4>
    23dc:	andmi	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    23e0:			; <UNDEFINED> instruction: 0xf7ff4620
    23e4:	vnmls.f32	s28, s18, s9
    23e8:	andcs	r1, lr, #144, 20	; 0x90000
    23ec:			; <UNDEFINED> instruction: 0xf7ff4620
    23f0:	ldmib	r5, {r1, r2, r3, r4, r9, fp, sp, lr, pc}^
    23f4:	strtmi	r1, [r0], -r0, lsl #4
    23f8:	b	6403fc <_ZTI10OpProgress@@Base+0x62c66c>
    23fc:	bne	43dc6c <_ZTI10OpProgress@@Base+0x429edc>
    2400:	strmi	r2, [r4], -r1, lsl #4
    2404:	b	4c0408 <_ZTI10OpProgress@@Base+0x4ac678>
    2408:	andcs	r4, sp, #3637248	; 0x378000
    240c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    2410:	b	340414 <_ZTI10OpProgress@@Base+0x32c684>
    2414:	strtmi	r7, [r0], -r9, lsr #28
    2418:	b	e4041c <_ZTI10OpProgress@@Base+0xe2c68c>
    241c:	andcs	r4, r1, #3571712	; 0x368000
    2420:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
    2424:	b	c0428 <_ZTI10OpProgress@@Base+0xac698>
    2428:	andcs	r4, lr, #216, 18	; 0x360000
    242c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    2430:	ldmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2434:	andne	lr, r7, #3489792	; 0x354000
    2438:			; <UNDEFINED> instruction: 0xf7ff4620
    243c:	ldmibmi	r4, {r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}^
    2440:	strmi	r2, [r4], -r1, lsl #4
    2444:			; <UNDEFINED> instruction: 0xf7ff4479
    2448:	stmdavs	r3!, {r1, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    244c:	stccc	8, cr15, [ip], {83}	; 0x53
    2450:	svcvs	0x00df4423
    2454:			; <UNDEFINED> instruction: 0xf0002f00
    2458:	svcvc	0x003b80df
    245c:	subsle	r2, r5, r0, lsl #22
    2460:	mlane	r7, r7, r8, pc	; <UNPREDICTABLE>
    2464:			; <UNDEFINED> instruction: 0xf7ff4620
    2468:			; <UNDEFINED> instruction: 0xf7ffe912
    246c:	ldrb	lr, [ip], -r8, ror #18
    2470:			; <UNDEFINED> instruction: 0xf1059b02
    2474:	stmibmi	r7, {r2, r3, r4, r9}^
    2478:	ldrbtmi	r6, [r9], #-2072	; 0xfffff7e8
    247c:	stmib	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2480:	stmdb	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2484:	ldmdb	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2488:	tstlt	fp, #0, 22
    248c:			; <UNDEFINED> instruction: 0x46484659
    2490:	ldmdb	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2494:			; <UNDEFINED> instruction: 0xf7ff9008
    2498:			; <UNDEFINED> instruction: 0xf7ffe964
    249c:	ldmib	r4, {r3, r4, r7, r8, fp, sp, lr, pc}^
    24a0:	bcs	2ca8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag@@Base+0x2fc>
    24a4:	mrcge	4, 6, APSR_nzcv, cr5, cr15, {1}
    24a8:	ldmeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    24ac:	strmi	r4, [r1], -r2, lsl #8
    24b0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    24b4:	svcge	0x00284640
    24b8:	strls	r9, [r6, -r1, lsl #14]!
    24bc:	blx	1dbe4c4 <_ZTI10OpProgress@@Base+0x1daa734>
    24c0:			; <UNDEFINED> instruction: 0xf7ff4640
    24c4:	stmdals	r6!, {r1, r2, r5, r6, r8, fp, sp, lr, pc}
    24c8:			; <UNDEFINED> instruction: 0xf43f42b8
    24cc:			; <UNDEFINED> instruction: 0xf7ffaec1
    24d0:			; <UNDEFINED> instruction: 0xe6bde972
    24d4:	stmdbge	r6!, {r8, r9, fp, ip, pc}
    24d8:			; <UNDEFINED> instruction: 0x4648465a
    24dc:	strls	sl, [r1, -r8, lsr #30]
    24e0:			; <UNDEFINED> instruction: 0xf88d9327
    24e4:	strls	r3, [r6, -r0, lsr #1]!
    24e8:	ldmdb	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    24ec:	andls	r9, r8, r6, lsr #22
    24f0:	ldrhle	r4, [r0], #43	; 0x2b
    24f4:			; <UNDEFINED> instruction: 0xf7ff4618
    24f8:			; <UNDEFINED> instruction: 0xe7cce95e
    24fc:	strtmi	r9, [r2], -r2, lsl #22
    2500:	ldmdavs	r8, {r0, r2, r5, r7, r8, fp, lr}
    2504:			; <UNDEFINED> instruction: 0xf7ff4479
    2508:			; <UNDEFINED> instruction: 0xe7b9e99e
    250c:			; <UNDEFINED> instruction: 0xf7ff4638
    2510:	ldmdavs	sl!, {r2, r3, r4, r5, r6, r8, fp, sp, lr, pc}
    2514:	ldmibvs	r2, {r0, r5, r7, r8, r9, fp, lr}
    2518:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    251c:	svclt	0x0008429a
    2520:	addsle	r2, pc, sl, lsl #2
    2524:	tstcs	sl, r8, lsr r6
    2528:			; <UNDEFINED> instruction: 0x46014790
    252c:			; <UNDEFINED> instruction: 0xf7ffe79a
    2530:			; <UNDEFINED> instruction: 0x4605e918
    2534:	ldmmi	fp, {r1, r3, r4, r7, r8, fp, lr}
    2538:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    253c:	stmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2540:	ldrbtmi	r4, [r9], #-2457	; 0xfffff667
    2544:	strtmi	r4, [r8], -r2, lsl #12
    2548:	stmdb	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    254c:	movwcs	lr, #1754	; 0x6da
    2550:	str	r9, [r8], r8, lsl #6
    2554:	vst1.8	{d20-d22}, [pc], r8
    2558:			; <UNDEFINED> instruction: 0xf7ff71f4
    255c:	stmdavs	r1!, {r2, r3, r4, r6, r8, fp, sp, lr, pc}
    2560:	teqlt	r2, r8, lsr r6
    2564:	subsle	r2, r1, r1, lsl #20
    2568:			; <UNDEFINED> instruction: 0xf7ff9901
    256c:	bls	9fcb54 <_ZTI10OpProgress@@Base+0x9e8dc4>
    2570:	movwcs	r6, #2080	; 0x820
    2574:	strpl	r6, [r3], #98	; 0x62
    2578:	str	r9, [r8], -r6, lsr #16
    257c:	stmmi	ip, {r0, r1, r3, r7, r8, fp, lr}
    2580:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    2584:	stmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2588:	stmdacs	r0, {r2, r9, sl, lr}
    258c:			; <UNDEFINED> instruction: 0xf7ffd031
    2590:	blmi	fe23cb60 <_ZTI10OpProgress@@Base+0xfe228dd0>
    2594:			; <UNDEFINED> instruction: 0xf85a4621
    2598:	strmi	r4, [r2], -r3
    259c:			; <UNDEFINED> instruction: 0xf7ff4620
    25a0:	stmdavs	r3!, {r1, r2, r6, r8, fp, sp, lr, pc}
    25a4:	stccc	8, cr15, [ip], {83}	; 0x53
    25a8:	svcvs	0x00dd4423
    25ac:	eorsle	r2, r7, r0, lsl #26
    25b0:	cmnlt	fp, fp, lsr #30
    25b4:	mlane	r7, r5, r8, pc	; <UNPREDICTABLE>
    25b8:			; <UNDEFINED> instruction: 0xf7ff4620
    25bc:			; <UNDEFINED> instruction: 0xf7ffe868
    25c0:			; <UNDEFINED> instruction: 0xe69ee8be
    25c4:			; <UNDEFINED> instruction: 0x93269b01
    25c8:	movwls	sl, #6952	; 0x1b28
    25cc:	ldrb	r4, [lr, #1560]	; 0x618
    25d0:			; <UNDEFINED> instruction: 0xf7ff4628
    25d4:	stmdavs	sl!, {r1, r3, r4, r8, fp, sp, lr, pc}
    25d8:	ldmibvs	r2, {r4, r5, r6, r8, r9, fp, lr}
    25dc:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    25e0:	svclt	0x0008429a
    25e4:	rscle	r2, r7, sl, lsl #2
    25e8:	tstcs	sl, r8, lsr #12
    25ec:			; <UNDEFINED> instruction: 0x46014790
    25f0:	blmi	1c3c580 <_ZTI10OpProgress@@Base+0x1c287f0>
    25f4:	andmi	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    25f8:			; <UNDEFINED> instruction: 0xf8536823
    25fc:	strtmi	r0, [r0], #-3084	; 0xfffff3f4
    2600:			; <UNDEFINED> instruction: 0xf0416941
    2604:			; <UNDEFINED> instruction: 0xf7ff0101
    2608:			; <UNDEFINED> instruction: 0xe7cae954
    260c:	umlalcc	pc, r0, sp, r8	; <UNPREDICTABLE>
    2610:	bls	9de624 <_ZTI10OpProgress@@Base+0x9ca894>
    2614:	str	r6, [ip, r0, lsr #16]!
    2618:	stmdb	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    261c:	stmia	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2620:	ldm	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2624:	blls	686c4 <_ZTI10OpProgress@@Base+0x54934>
    2628:	mulle	r1, r8, r2
    262c:	stmia	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2630:	blls	dc6b8 <_ZTI10OpProgress@@Base+0xc8928>
    2634:	mulle	r1, r8, r2
    2638:	ldm	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    263c:	strpl	lr, [r0], #-2518	; 0xfffff62a
    2640:	cmnle	r1, ip, lsr #5
    2644:	tstlt	r8, r0, lsr r8
    2648:	ldm	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    264c:	ldmdavs	r8, {r0, r1, r3, r8, r9, fp, ip, pc}
    2650:	addsmi	sl, r8, #22528	; 0x5800
    2654:	strbmi	sp, [r8], -r0, asr #2
    2658:	ldm	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    265c:	blls	254fbc <_ZTI10OpProgress@@Base+0x24122c>
    2660:	mrc	4, 0, r4, cr8, cr10, {3}
    2664:	movwcc	r0, #35472	; 0x8a90
    2668:			; <UNDEFINED> instruction: 0x46139330
    266c:			; <UNDEFINED> instruction: 0x932c3308
    2670:	ldmdb	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2674:	blls	2a87d8 <_ZTI10OpProgress@@Base+0x294a48>
    2678:	mulle	r1, r8, r2
    267c:	ldm	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2680:	stmdals	pc, {r2, r3, r4, r5, r8, r9, fp, lr}^	; <UNPREDICTABLE>
    2684:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2688:	teqls	r0, #8, 6	; 0x20000000
    268c:	addsmi	sl, r8, #82944	; 0x14400
    2690:			; <UNDEFINED> instruction: 0xf7ffd001
    2694:	stmdals	r9, {r4, r7, fp, sp, lr, pc}^
    2698:	addsmi	sl, r8, #76800	; 0x12c00
    269c:			; <UNDEFINED> instruction: 0xf7ffd001
    26a0:	stmdals	r3, {r1, r3, r7, fp, sp, lr, pc}^
    26a4:	addsmi	sl, r8, #70656	; 0x11400
    26a8:			; <UNDEFINED> instruction: 0xf7ffd001
    26ac:	ldmdals	sp!, {r2, r7, fp, sp, lr, pc}
    26b0:	addsmi	sl, r8, #64512	; 0xfc00
    26b4:			; <UNDEFINED> instruction: 0x4658d113
    26b8:	ldmda	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    26bc:	beq	43df24 <_ZTI10OpProgress@@Base+0x42a194>
    26c0:	svc	0x00eaf7fe
    26c4:	ldm	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    26c8:			; <UNDEFINED> instruction: 0xe7bfe7b2
    26cc:			; <UNDEFINED> instruction: 0xe7c2e7f6
    26d0:	blls	68770 <_ZTI10OpProgress@@Base+0x549e0>
    26d4:	umlalsle	r4, lr, r8, r2
    26d8:	stmda	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    26dc:			; <UNDEFINED> instruction: 0xf7ffe7bb
    26e0:	strb	lr, [r8, sl, ror #16]!
    26e4:			; <UNDEFINED> instruction: 0xe79de7ba
    26e8:	blls	1bc590 <_ZTI10OpProgress@@Base+0x1a8800>
    26ec:	blls	1dc754 <_ZTI10OpProgress@@Base+0x1c89c4>
    26f0:			; <UNDEFINED> instruction: 0xd19b4298
    26f4:	stmdals	r6!, {r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    26f8:	addsmi	r9, r8, #1024	; 0x400
    26fc:			; <UNDEFINED> instruction: 0xf7ffd0f5
    2700:	ubfx	lr, sl, #16, #19
    2704:			; <UNDEFINED> instruction: 0xe78de7d7
    2708:			; <UNDEFINED> instruction: 0xf10569e8
    270c:	addsmi	r0, r8, #36, 6	; 0x90000000
    2710:			; <UNDEFINED> instruction: 0xf7ffd001
    2714:			; <UNDEFINED> instruction: 0x462be850
    2718:	bleq	24086c <_ZTI10OpProgress@@Base+0x22cadc>
    271c:	mulle	r1, r8, r2
    2720:	stmda	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2724:			; <UNDEFINED> instruction: 0xe78b3534
    2728:	strdeq	r0, [r0], -r4
    272c:			; <UNDEFINED> instruction: 0x00011eb6
    2730:	andeq	r1, r1, r2, lsr #29
    2734:	andeq	r1, r1, ip, lsl sp
    2738:	andeq	r0, r0, r4, lsl r1
    273c:	andeq	r0, r0, r0, lsl r1
    2740:	strdeq	r0, [r0], -r4
    2744:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2748:	strdeq	r0, [r0], -r4
    274c:	strdeq	r0, [r0], -r8
    2750:	andeq	r0, r0, r4, ror #23
    2754:	andeq	r0, r0, lr, ror #23
    2758:	strdeq	r0, [r0], -ip
    275c:	ldrdeq	r0, [r0], -r4
    2760:	andeq	r0, r0, r8, lsl #22
    2764:	andeq	r0, r0, sl, ror r9
    2768:	andeq	r0, r0, lr, asr sl
    276c:	andeq	r0, r0, r8, lsr sl
    2770:	andeq	r1, r1, r4, asr sl
    2774:	strdeq	r0, [r0], -ip
    2778:	andeq	r1, r1, ip, asr #22
    277c:	andeq	r0, r0, sl, lsl #18
    2780:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2784:	strdeq	r0, [r0], -lr
    2788:	strdeq	r0, [r0], -r6
    278c:	andeq	r0, r0, lr, ror #17
    2790:	ldrdeq	r0, [r0], -r4
    2794:	andeq	r0, r0, r2, asr #16
    2798:			; <UNDEFINED> instruction: 0x000007b8
    279c:	andeq	r0, r0, r0, lsl #2
    27a0:	andeq	r0, r0, ip, lsr #16
    27a4:	andeq	r0, r0, lr, ror r6
    27a8:	andeq	r0, r0, r6, lsl #18
    27ac:	andeq	r0, r0, ip, asr #17
    27b0:	andeq	r0, r0, r6, lsr r6
    27b4:	andeq	r0, r0, r8, lsl #2
    27b8:	andeq	r1, r1, r8, lsl #14
    27bc:	ldr	r2, [pc], #-0	; 27c4 <_ZN13Configuration3SetEPKcRKi@plt+0xe90>
    27c0:	ldr	r2, [sp], #-1
    27c4:	ldrbmi	r6, [r0, -r1, lsl #1]!
    27c8:	ldrbmi	r4, [r0, -r8, lsl #12]!
    27cc:	svclt	0x00004770
    27d0:	svclt	0x00004770
    27d4:	bmi	515428 <_ZTI10OpProgress@@Base+0x501698>
    27d8:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
    27dc:	svcvs	0x00c04604
    27e0:	orreq	pc, r4, r4, lsl #2
    27e4:	addmi	r5, r8, #10158080	; 0x9b0000
    27e8:	movweq	pc, #33027	; 0x8103	; <UNPREDICTABLE>
    27ec:	andle	r6, r1, r3, lsr #32
    27f0:	svc	0x00e0f7fe
    27f4:			; <UNDEFINED> instruction: 0xf1046e60
    27f8:	addsmi	r0, r8, #108, 6	; 0xb0000001
    27fc:			; <UNDEFINED> instruction: 0xf7fed001
    2800:	stclvs	15, cr14, [r0], #872	; 0x368
    2804:	cmpeq	r4, #4, 2	; <UNPREDICTABLE>
    2808:	mulle	r1, r8, r2
    280c:	svc	0x00d2f7fe
    2810:			; <UNDEFINED> instruction: 0xf1046b60
    2814:	addsmi	r0, r8, #60, 6	; 0xf0000000
    2818:			; <UNDEFINED> instruction: 0xf7fed001
    281c:	strtmi	lr, [r0], -ip, asr #31
    2820:	svclt	0x0000bd10
    2824:	andeq	r1, r1, lr, ror #13
    2828:	strdeq	r0, [r0], -ip
    282c:	bmi	595488 <_ZTI10OpProgress@@Base+0x5816f8>
    2830:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
    2834:	svcvs	0x00c04604
    2838:	orreq	pc, r4, r4, lsl #2
    283c:	addmi	r5, r8, #10158080	; 0x9b0000
    2840:	movweq	pc, #33027	; 0x8103	; <UNPREDICTABLE>
    2844:	andle	r6, r1, r3, lsr #32
    2848:	svc	0x00b4f7fe
    284c:			; <UNDEFINED> instruction: 0xf1046e60
    2850:	addsmi	r0, r8, #108, 6	; 0xb0000001
    2854:			; <UNDEFINED> instruction: 0xf7fed001
    2858:	stclvs	15, cr14, [r0], #696	; 0x2b8
    285c:	cmpeq	r4, #4, 2	; <UNPREDICTABLE>
    2860:	mulle	r1, r8, r2
    2864:	svc	0x00a6f7fe
    2868:			; <UNDEFINED> instruction: 0xf1046b60
    286c:	addsmi	r0, r8, #60, 6	; 0xf0000000
    2870:			; <UNDEFINED> instruction: 0xf7fed001
    2874:	strtmi	lr, [r0], -r0, lsr #31
    2878:			; <UNDEFINED> instruction: 0xf7fe21a0
    287c:	strtmi	lr, [r0], -r6, ror #30
    2880:	svclt	0x0000bd10
    2884:	muleq	r1, r6, r6
    2888:	strdeq	r0, [r0], -ip
    288c:			; <UNDEFINED> instruction: 0x4604b538
    2890:	bmi	795d0c <_ZTI10OpProgress@@Base+0x781f7c>
    2894:	ldrbtmi	r4, [sp], #-2846	; 0xfffff4e2
    2898:	movwcc	r4, #33915	; 0x847b
    289c:	stmiapl	fp!, {r0, r1, sp, lr}
    28a0:			; <UNDEFINED> instruction: 0xf8403308
    28a4:			; <UNDEFINED> instruction: 0xf7ff3f10
    28a8:			; <UNDEFINED> instruction: 0xf8d4e822
    28ac:			; <UNDEFINED> instruction: 0xf10400ac
    28b0:	addsmi	r0, r8, #180, 6	; 0xd0000002
    28b4:			; <UNDEFINED> instruction: 0xf7fed001
    28b8:	bmi	5be6b8 <_ZTI10OpProgress@@Base+0x5aa928>
    28bc:	orrseq	pc, r4, #4, 2
    28c0:	ldrdeq	pc, [ip], r4
    28c4:	addsmi	r5, r8, #11141120	; 0xaa0000
    28c8:	andeq	pc, r8, #-2147483648	; 0x80000000
    28cc:	andle	r6, r1, r2, lsr #2
    28d0:	svc	0x0070f7fe
    28d4:			; <UNDEFINED> instruction: 0xf1046f60
    28d8:	addsmi	r0, r8, #124, 6	; 0xf0000001
    28dc:			; <UNDEFINED> instruction: 0xf7fed001
    28e0:	stclvs	15, cr14, [r0, #424]!	; 0x1a8
    28e4:	msreq	SPSR_s, #4, 2
    28e8:	mulle	r1, r8, r2
    28ec:	svc	0x0062f7fe
    28f0:			; <UNDEFINED> instruction: 0xf1046c60
    28f4:	addsmi	r0, r8, #76, 6	; 0x30000001
    28f8:			; <UNDEFINED> instruction: 0xf7fed001
    28fc:	qsaxmi	lr, r0, ip
    2900:	svc	0x003af7fe
    2904:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    2908:	andeq	r1, r1, r2, lsr r6
    290c:	andeq	r0, r0, r4, lsl r1
    2910:	ldrdeq	r1, [r1], -r0
    2914:	strdeq	r0, [r0], -ip
    2918:			; <UNDEFINED> instruction: 0x4604b538
    291c:	bmi	815da0 <_ZTI10OpProgress@@Base+0x802010>
    2920:	ldrbtmi	r4, [sp], #-2848	; 0xfffff4e0
    2924:	movwcc	r4, #33915	; 0x847b
    2928:	stmiapl	fp!, {r0, r1, sp, lr}
    292c:			; <UNDEFINED> instruction: 0xf8403308
    2930:			; <UNDEFINED> instruction: 0xf7fe3f10
    2934:			; <UNDEFINED> instruction: 0xf8d4efdc
    2938:			; <UNDEFINED> instruction: 0xf10400ac
    293c:	addsmi	r0, r8, #180, 6	; 0xd0000002
    2940:			; <UNDEFINED> instruction: 0xf7fed001
    2944:	bmi	63e62c <_ZTI10OpProgress@@Base+0x62a89c>
    2948:	orrseq	pc, r4, #4, 2
    294c:	ldrdeq	pc, [ip], r4
    2950:	addsmi	r5, r8, #11141120	; 0xaa0000
    2954:	andeq	pc, r8, #-2147483648	; 0x80000000
    2958:	andle	r6, r1, r2, lsr #2
    295c:	svc	0x002af7fe
    2960:			; <UNDEFINED> instruction: 0xf1046f60
    2964:	addsmi	r0, r8, #124, 6	; 0xf0000001
    2968:			; <UNDEFINED> instruction: 0xf7fed001
    296c:	stclvs	15, cr14, [r0, #144]!	; 0x90
    2970:	msreq	SPSR_s, #4, 2
    2974:	mulle	r1, r8, r2
    2978:	svc	0x001cf7fe
    297c:			; <UNDEFINED> instruction: 0xf1046c60
    2980:	addsmi	r0, r8, #76, 6	; 0x30000001
    2984:			; <UNDEFINED> instruction: 0xf7fed001
    2988:	qadd16mi	lr, r0, r6
    298c:	mrc	7, 7, APSR_nzcv, cr4, cr14, {7}
    2990:	bicscs	r4, r0, r0, lsr #12
    2994:	mrc	7, 6, APSR_nzcv, cr8, cr14, {7}
    2998:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    299c:	andeq	r1, r1, r6, lsr #11
    29a0:	andeq	r0, r0, r4, lsl r1
    29a4:	andeq	r1, r1, r4, asr #8
    29a8:	strdeq	r0, [r0], -ip

000029ac <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag@@Base>:
    29ac:	push	{r4, r5, r6, lr}
    29ae:	clz	r3, r1
    29b2:	ldr	r5, [pc, #132]	; (2a38 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag@@Base+0x8c>)
    29b4:	sub	sp, #8
    29b6:	ldr	r4, [pc, #132]	; (2a3c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag@@Base+0x90>)
    29b8:	lsrs	r3, r3, #5
    29ba:	add	r5, pc
    29bc:	cmp	r2, #0
    29be:	it	eq
    29c0:	moveq	r3, #0
    29c2:	ldr	r4, [r5, r4]
    29c4:	ldr	r4, [r4, #0]
    29c6:	str	r4, [sp, #4]
    29c8:	mov.w	r4, #0
    29cc:	cmp	r3, #0
    29ce:	bne.n	2a2e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag@@Base+0x82>
    29d0:	subs	r4, r2, r1
    29d2:	mov	r6, r1
    29d4:	cmp	r4, #15
    29d6:	mov	r5, r0
    29d8:	str	r4, [sp, #0]
    29da:	bhi.n	2a0e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag@@Base+0x62>
    29dc:	cmp	r4, #1
    29de:	ldr	r0, [r0, #0]
    29e0:	bne.n	2a08 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag@@Base+0x5c>
    29e2:	ldrb	r3, [r1, #0]
    29e4:	strb	r3, [r0, #0]
    29e6:	ldr	r4, [sp, #0]
    29e8:	ldr	r0, [r5, #0]
    29ea:	ldr	r2, [pc, #84]	; (2a40 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag@@Base+0x94>)
    29ec:	movs	r3, #0
    29ee:	str	r4, [r5, #4]
    29f0:	strb	r3, [r0, r4]
    29f2:	add	r2, pc
    29f4:	ldr	r3, [pc, #68]	; (2a3c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag@@Base+0x90>)
    29f6:	ldr	r3, [r2, r3]
    29f8:	ldr	r2, [r3, #0]
    29fa:	ldr	r3, [sp, #4]
    29fc:	eors	r2, r3
    29fe:	mov.w	r3, #0
    2a02:	bne.n	2a2a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag@@Base+0x7e>
    2a04:	add	sp, #8
    2a06:	pop	{r4, r5, r6, pc}
    2a08:	cmp	r4, #0
    2a0a:	beq.n	29ea <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag@@Base+0x3e>
    2a0c:	b.n	2a1c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag@@Base+0x70>
    2a0e:	mov	r2, r3
    2a10:	mov	r1, sp
    2a12:	blx	18c8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj@plt>
    2a16:	ldr	r3, [sp, #0]
    2a18:	str	r3, [r5, #8]
    2a1a:	str	r0, [r5, #0]
    2a1c:	mov	r2, r4
    2a1e:	mov	r1, r6
    2a20:	blx	185c <memcpy@plt>
    2a24:	ldr	r4, [sp, #0]
    2a26:	ldr	r0, [r5, #0]
    2a28:	b.n	29ea <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag@@Base+0x3e>
    2a2a:	blx	17e4 <__stack_chk_fail@plt>
    2a2e:	ldr	r0, [pc, #20]	; (2a44 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag@@Base+0x98>)
    2a30:	add	r0, pc
    2a32:	blx	1754 <_ZSt19__throw_logic_errorPKc@plt>
    2a36:	nop
    2a38:	asrs	r6, r1, #20
    2a3a:	movs	r1, r0
    2a3c:	lsls	r4, r6, #3
    2a3e:	movs	r0, r0
    2a40:	asrs	r6, r2, #19
    2a42:	movs	r1, r0
    2a44:	lsls	r0, r3, #17
    2a46:	movs	r0, r0
    2a48:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    2a4c:	mov	r7, r0
    2a4e:	ldr	r6, [pc, #48]	; (2a80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag@@Base+0xd4>)
    2a50:	mov	r8, r1
    2a52:	ldr	r5, [pc, #48]	; (2a84 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag@@Base+0xd8>)
    2a54:	mov	r9, r2
    2a56:	add	r6, pc
    2a58:	blx	166c <_ZNSo3putEc@plt-0x20>
    2a5c:	add	r5, pc
    2a5e:	subs	r6, r6, r5
    2a60:	asrs	r6, r6, #2
    2a62:	beq.n	2a7a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag@@Base+0xce>
    2a64:	subs	r5, #4
    2a66:	movs	r4, #0
    2a68:	ldr.w	r3, [r5, #4]!
    2a6c:	adds	r4, #1
    2a6e:	mov	r2, r9
    2a70:	mov	r1, r8
    2a72:	mov	r0, r7
    2a74:	blx	r3
    2a76:	cmp	r6, r4
    2a78:	bne.n	2a68 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag@@Base+0xbc>
    2a7a:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    2a7e:	nop
    2a80:	asrs	r6, r6, #11
    2a82:	movs	r1, r0
    2a84:	asrs	r0, r5, #11
    2a86:	movs	r1, r0
    2a88:	bx	lr
    2a8a:	nop

Disassembly of section .fini:

00002a8c <.fini>:
    2a8c:	push	{r3, lr}
    2a90:	pop	{r3, pc}
