# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/new/DETECTOR_FLANCO.vhd" \
"../../../../project_1.srcs/sources_1/new/SYNC.vhd" \
"../../../../project_1.srcs/sources_1/new/TOP.vhd" \
"../../../../project_1.srcs/sources_1/new/registro.vhd" \
"../../../../project_1.srcs/sim_1/new/TOP_tb.vhd" \

# Do not sort compile order
nosort
