{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559460221723 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559460221738 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 02 15:23:41 2019 " "Processing started: Sun Jun 02 15:23:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559460221738 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559460221738 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10ARM -c DE10ARM " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10ARM -c DE10ARM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559460221739 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1559460222778 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1559460222779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559460232643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559460232643 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HRDATA hrdata AHB2ROM.v(18) " "Verilog HDL Declaration information at AHB2ROM.v(18): object \"HRDATA\" differs only in case from object \"hrdata\" in the same scope" {  } { { "AHB2ROM.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/AHB2ROM.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559460232659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahb2rom.v 1 1 " "Found 1 design units, including 1 entities, in source file ahb2rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 AHB2ROM " "Found entity 1: AHB2ROM" {  } { { "AHB2ROM.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/AHB2ROM.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559460232660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559460232660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm-soc/top.v 1 1 " "Found 1 design units, including 1 entities, in source file arm-soc/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10ARM " "Found entity 1: DE10ARM" {  } { { "arm-soc/top.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559460232664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559460232664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm-soc/outputstage.v 1 1 " "Found 1 design units, including 1 entities, in source file arm-soc/outputstage.v" { { "Info" "ISGN_ENTITY_NAME" "1 OutputStage " "Found entity 1: OutputStage" {  } { { "arm-soc/OutputStage.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/OutputStage.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559460232681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559460232681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm-soc/inputstage.v 1 1 " "Found 1 design units, including 1 entities, in source file arm-soc/inputstage.v" { { "Info" "ISGN_ENTITY_NAME" "1 InputStage " "Found entity 1: InputStage" {  } { { "arm-soc/InputStage.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/InputStage.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559460232698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559460232698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm-soc/gpio_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file arm-soc/gpio_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpio_ctrl " "Found entity 1: gpio_ctrl" {  } { { "arm-soc/gpio_ctrl.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/gpio_ctrl.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559460232722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559460232722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm-soc/gpio_apbif.v 1 1 " "Found 1 design units, including 1 entities, in source file arm-soc/gpio_apbif.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpio_apbif " "Found entity 1: gpio_apbif" {  } { { "arm-soc/gpio_apbif.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/gpio_apbif.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559460232756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559460232756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm-soc/gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file arm-soc/gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpio " "Found entity 1: gpio" {  } { { "arm-soc/gpio.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/gpio.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559460232784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559460232784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm-soc/cortexm3integrationds.v 1 1 " "Found 1 design units, including 1 entities, in source file arm-soc/cortexm3integrationds.v" { { "Info" "ISGN_ENTITY_NAME" "1 CORTEXM3INTEGRATIONDS " "Found entity 1: CORTEXM3INTEGRATIONDS" {  } { { "arm-soc/CORTEXM3INTEGRATIONDS.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/CORTEXM3INTEGRATIONDS.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559460232814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559460232814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm-soc/cortexm3ds_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file arm-soc/cortexm3ds_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 cortexm3ds_logic " "Found entity 1: cortexm3ds_logic" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559460233180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559460233180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm-soc/cmsdk_apb_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file arm-soc/cmsdk_apb_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_uart " "Found entity 1: cmsdk_apb_uart" {  } { { "arm-soc/cmsdk_apb_uart.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_apb_uart.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559460233208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559460233208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm-soc/cmsdk_apb_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file arm-soc/cmsdk_apb_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_timer " "Found entity 1: cmsdk_apb_timer" {  } { { "arm-soc/cmsdk_apb_timer.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_apb_timer.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559460233236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559460233236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm-soc/cmsdk_apb_subsystem_speed.v 1 1 " "Found 1 design units, including 1 entities, in source file arm-soc/cmsdk_apb_subsystem_speed.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_subsystem_speed " "Found entity 1: cmsdk_apb_subsystem_speed" {  } { { "arm-soc/cmsdk_apb_subsystem_speed.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_apb_subsystem_speed.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559460233261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559460233261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm-soc/cmsdk_apb_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file arm-soc/cmsdk_apb_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_subsystem " "Found entity 1: cmsdk_apb_subsystem" {  } { { "arm-soc/cmsdk_apb_subsystem.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_apb_subsystem.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559460233286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559460233286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm-soc/cmsdk_apb_slave_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file arm-soc/cmsdk_apb_slave_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_slave_mux " "Found entity 1: cmsdk_apb_slave_mux" {  } { { "arm-soc/cmsdk_apb_slave_mux.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_apb_slave_mux.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559460233309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559460233309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm-soc/cmsdk_apb_dualtimers_frc.v 1 1 " "Found 1 design units, including 1 entities, in source file arm-soc/cmsdk_apb_dualtimers_frc.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_dualtimers_frc " "Found entity 1: cmsdk_apb_dualtimers_frc" {  } { { "arm-soc/cmsdk_apb_dualtimers_frc.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_apb_dualtimers_frc.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559460233338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559460233338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm-soc/cmsdk_apb_dualtimers_defs.v 0 0 " "Found 0 design units, including 0 entities, in source file arm-soc/cmsdk_apb_dualtimers_defs.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559460233341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm-soc/cmsdk_apb_dualtimers.v 1 1 " "Found 1 design units, including 1 entities, in source file arm-soc/cmsdk_apb_dualtimers.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_dualtimers " "Found entity 1: cmsdk_apb_dualtimers" {  } { { "arm-soc/cmsdk_apb_dualtimers.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_apb_dualtimers.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559460233357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559460233357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm-soc/cmsdk_ahb_to_apb.v 1 1 " "Found 1 design units, including 1 entities, in source file arm-soc/cmsdk_ahb_to_apb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_to_apb " "Found entity 1: cmsdk_ahb_to_apb" {  } { { "arm-soc/cmsdk_ahb_to_apb.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_to_apb.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559460233367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559460233367 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "TRN_IDLE arm-soc/InputStage.v 118 cmsdk_ahb_bm_output_arb.v(83) " "Verilog HDL macro warning at cmsdk_ahb_bm_output_arb.v(83): overriding existing definition for macro \"TRN_IDLE\", which was defined in \"arm-soc/InputStage.v\", line 118" {  } { { "arm-soc/cmsdk_ahb_bm_output_arb.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_bm_output_arb.v" 83 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1559460233399 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "TRN_BUSY arm-soc/InputStage.v 119 cmsdk_ahb_bm_output_arb.v(84) " "Verilog HDL macro warning at cmsdk_ahb_bm_output_arb.v(84): overriding existing definition for macro \"TRN_BUSY\", which was defined in \"arm-soc/InputStage.v\", line 119" {  } { { "arm-soc/cmsdk_ahb_bm_output_arb.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_bm_output_arb.v" 84 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1559460233399 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "TRN_NONSEQ arm-soc/InputStage.v 120 cmsdk_ahb_bm_output_arb.v(85) " "Verilog HDL macro warning at cmsdk_ahb_bm_output_arb.v(85): overriding existing definition for macro \"TRN_NONSEQ\", which was defined in \"arm-soc/InputStage.v\", line 120" {  } { { "arm-soc/cmsdk_ahb_bm_output_arb.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_bm_output_arb.v" 85 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1559460233399 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "TRN_SEQ arm-soc/InputStage.v 121 cmsdk_ahb_bm_output_arb.v(86) " "Verilog HDL macro warning at cmsdk_ahb_bm_output_arb.v(86): overriding existing definition for macro \"TRN_SEQ\", which was defined in \"arm-soc/InputStage.v\", line 121" {  } { { "arm-soc/cmsdk_ahb_bm_output_arb.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_bm_output_arb.v" 86 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1559460233399 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BUR_SINGLE arm-soc/InputStage.v 124 cmsdk_ahb_bm_output_arb.v(89) " "Verilog HDL macro warning at cmsdk_ahb_bm_output_arb.v(89): overriding existing definition for macro \"BUR_SINGLE\", which was defined in \"arm-soc/InputStage.v\", line 124" {  } { { "arm-soc/cmsdk_ahb_bm_output_arb.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_bm_output_arb.v" 89 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1559460233399 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BUR_INCR arm-soc/InputStage.v 125 cmsdk_ahb_bm_output_arb.v(90) " "Verilog HDL macro warning at cmsdk_ahb_bm_output_arb.v(90): overriding existing definition for macro \"BUR_INCR\", which was defined in \"arm-soc/InputStage.v\", line 125" {  } { { "arm-soc/cmsdk_ahb_bm_output_arb.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_bm_output_arb.v" 90 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1559460233400 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BUR_WRAP4 arm-soc/InputStage.v 126 cmsdk_ahb_bm_output_arb.v(91) " "Verilog HDL macro warning at cmsdk_ahb_bm_output_arb.v(91): overriding existing definition for macro \"BUR_WRAP4\", which was defined in \"arm-soc/InputStage.v\", line 126" {  } { { "arm-soc/cmsdk_ahb_bm_output_arb.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_bm_output_arb.v" 91 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1559460233400 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BUR_INCR4 arm-soc/InputStage.v 127 cmsdk_ahb_bm_output_arb.v(92) " "Verilog HDL macro warning at cmsdk_ahb_bm_output_arb.v(92): overriding existing definition for macro \"BUR_INCR4\", which was defined in \"arm-soc/InputStage.v\", line 127" {  } { { "arm-soc/cmsdk_ahb_bm_output_arb.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_bm_output_arb.v" 92 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1559460233400 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BUR_WRAP8 arm-soc/InputStage.v 128 cmsdk_ahb_bm_output_arb.v(93) " "Verilog HDL macro warning at cmsdk_ahb_bm_output_arb.v(93): overriding existing definition for macro \"BUR_WRAP8\", which was defined in \"arm-soc/InputStage.v\", line 128" {  } { { "arm-soc/cmsdk_ahb_bm_output_arb.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_bm_output_arb.v" 93 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1559460233400 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BUR_INCR8 arm-soc/InputStage.v 129 cmsdk_ahb_bm_output_arb.v(94) " "Verilog HDL macro warning at cmsdk_ahb_bm_output_arb.v(94): overriding existing definition for macro \"BUR_INCR8\", which was defined in \"arm-soc/InputStage.v\", line 129" {  } { { "arm-soc/cmsdk_ahb_bm_output_arb.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_bm_output_arb.v" 94 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1559460233400 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BUR_WRAP16 arm-soc/InputStage.v 130 cmsdk_ahb_bm_output_arb.v(95) " "Verilog HDL macro warning at cmsdk_ahb_bm_output_arb.v(95): overriding existing definition for macro \"BUR_WRAP16\", which was defined in \"arm-soc/InputStage.v\", line 130" {  } { { "arm-soc/cmsdk_ahb_bm_output_arb.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_bm_output_arb.v" 95 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1559460233400 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BUR_INCR16 arm-soc/InputStage.v 131 cmsdk_ahb_bm_output_arb.v(96) " "Verilog HDL macro warning at cmsdk_ahb_bm_output_arb.v(96): overriding existing definition for macro \"BUR_INCR16\", which was defined in \"arm-soc/InputStage.v\", line 131" {  } { { "arm-soc/cmsdk_ahb_bm_output_arb.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_bm_output_arb.v" 96 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1559460233400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm-soc/cmsdk_ahb_bm_output_arb.v 1 1 " "Found 1 design units, including 1 entities, in source file arm-soc/cmsdk_ahb_bm_output_arb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_bm_output_arb " "Found entity 1: cmsdk_ahb_bm_output_arb" {  } { { "arm-soc/cmsdk_ahb_bm_output_arb.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_bm_output_arb.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559460233401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559460233401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm-soc/cmsdk_ahb_bm_decodesi2.v 1 1 " "Found 1 design units, including 1 entities, in source file arm-soc/cmsdk_ahb_bm_decodesi2.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_bm_decodeSI2 " "Found entity 1: cmsdk_ahb_bm_decodeSI2" {  } { { "arm-soc/cmsdk_ahb_bm_decodeSI2.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_bm_decodeSI2.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559460233410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559460233410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm-soc/cmsdk_ahb_bm_decodesi1.v 1 1 " "Found 1 design units, including 1 entities, in source file arm-soc/cmsdk_ahb_bm_decodesi1.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_bm_decodeSI1 " "Found entity 1: cmsdk_ahb_bm_decodeSI1" {  } { { "arm-soc/cmsdk_ahb_bm_decodeSI1.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_bm_decodeSI1.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559460233428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559460233428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm-soc/cmsdk_ahb_bm_decodesi0.v 1 1 " "Found 1 design units, including 1 entities, in source file arm-soc/cmsdk_ahb_bm_decodesi0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_bm_decodeSI0 " "Found entity 1: cmsdk_ahb_bm_decodeSI0" {  } { { "arm-soc/cmsdk_ahb_bm_decodeSI0.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_bm_decodeSI0.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559460233448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559460233448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm-soc/busmatrix3x3_lite.v 1 1 " "Found 1 design units, including 1 entities, in source file arm-soc/busmatrix3x3_lite.v" { { "Info" "ISGN_ENTITY_NAME" "1 BusMatrix3x3_lite " "Found entity 1: BusMatrix3x3_lite" {  } { { "arm-soc/BusMatrix3x3_lite.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/BusMatrix3x3_lite.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559460233467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559460233467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm-soc/busmatrix3x3_default_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file arm-soc/busmatrix3x3_default_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 BusMatrix3x3_default_slave " "Found entity 1: BusMatrix3x3_default_slave" {  } { { "arm-soc/BusMatrix3x3_default_slave.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/BusMatrix3x3_default_slave.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559460233487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559460233487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm-soc/busmatrix3x3.v 1 1 " "Found 1 design units, including 1 entities, in source file arm-soc/busmatrix3x3.v" { { "Info" "ISGN_ENTITY_NAME" "1 BusMatrix3x3 " "Found entity 1: BusMatrix3x3" {  } { { "arm-soc/BusMatrix3x3.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/BusMatrix3x3.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559460233509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559460233509 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AHB2MEM.v(54) " "Verilog HDL information at AHB2MEM.v(54): always construct contains both blocking and non-blocking assignments" {  } { { "arm-soc/AHB2MEM.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/AHB2MEM.v" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1559460233530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm-soc/ahb2mem.v 1 1 " "Found 1 design units, including 1 entities, in source file arm-soc/ahb2mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 AHB2MEM " "Found entity 1: AHB2MEM" {  } { { "arm-soc/AHB2MEM.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/AHB2MEM.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559460233531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559460233531 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "scanouthclk top.v(543) " "Verilog HDL Implicit Net warning at top.v(543): created implicit net for \"scanouthclk\"" {  } { { "arm-soc/top.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/top.v" 543 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559460233541 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10ARM " "Elaborating entity \"DE10ARM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1559460234226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CORTEXM3INTEGRATIONDS CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION " "Elaborating entity \"CORTEXM3INTEGRATIONDS\" for hierarchy \"CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\"" {  } { { "arm-soc/top.v" "u_CORTEXM3INTEGRATION" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/top.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559460234306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cortexm3ds_logic CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic " "Elaborating entity \"cortexm3ds_logic\" for hierarchy \"CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\"" {  } { { "arm-soc/CORTEXM3INTEGRATIONDS.v" "u_cortexm3ds_logic" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/CORTEXM3INTEGRATIONDS.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559460234337 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Aka7z6 cortexm3ds_logic.v(6061) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object \"Aka7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6061 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559460234555 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Xka7z6 cortexm3ds_logic.v(6061) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object \"Xka7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6061 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559460234555 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ula7z6 cortexm3ds_logic.v(6061) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object \"Ula7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6061 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559460234555 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rma7z6 cortexm3ds_logic.v(6061) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object \"Rma7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6061 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559460234555 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ona7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Ona7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559460234555 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Loa7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Loa7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559460234555 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ipa7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Ipa7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559460234555 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Fqa7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Fqa7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559460234555 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cra7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Cra7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559460234555 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Zra7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Zra7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559460234555 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Xsa7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Xsa7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559460234555 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Vta7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Vta7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559460234555 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Tua7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Tua7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559460234555 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rva7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Rva7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559460234555 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Pwa7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"Pwa7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559460234555 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Nxa7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"Nxa7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559460234555 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Lya7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"Lya7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559460234555 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Jza7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"Jza7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559460234555 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H0b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"H0b7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559460234555 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "F1b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"F1b7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559460234555 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D2b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"D2b7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559460234556 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B3b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"B3b7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559460234556 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Z3b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"Z3b7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559460234556 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "X4b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"X4b7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559460234556 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "V5b7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"V5b7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559460234556 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T6b7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"T6b7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559460234556 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R7b7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"R7b7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559460234556 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "P8b7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"P8b7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559460234556 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "N9b7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"N9b7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559460234556 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Lab7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"Lab7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559460234556 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Jbb7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"Jbb7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559460234556 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Hcb7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"Hcb7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559460234556 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Fdb7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"Fdb7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559460234556 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Deb7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"Deb7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559460234556 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Bfb7z6 cortexm3ds_logic.v(6065) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object \"Bfb7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6065 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559460234556 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Zfb7z6 cortexm3ds_logic.v(6065) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object \"Zfb7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6065 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559460234556 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Xgb7z6 cortexm3ds_logic.v(6065) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object \"Xgb7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6065 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559460234556 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Vhb7z6 cortexm3ds_logic.v(6065) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object \"Vhb7z6\" assigned a value but never read" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6065 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559460234556 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 5 cortexm3ds_logic.v(12998) " "Verilog HDL assignment warning at cortexm3ds_logic.v(12998): truncated value with size 33 to match size of target (5)" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 12998 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559460234556 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 5 cortexm3ds_logic.v(13001) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13001): truncated value with size 33 to match size of target (5)" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 13001 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559460234556 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13008) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13008): truncated value with size 33 to match size of target (31)" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 13008 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559460234556 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 12 cortexm3ds_logic.v(13043) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13043): truncated value with size 33 to match size of target (12)" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 13043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559460234556 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13067) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13067): truncated value with size 33 to match size of target (32)" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 13067 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559460234556 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 30 cortexm3ds_logic.v(13072) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13072): truncated value with size 33 to match size of target (30)" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 13072 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559460234556 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13110) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13110): truncated value with size 33 to match size of target (31)" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 13110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559460234556 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13119) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13119): truncated value with size 33 to match size of target (31)" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 13119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559460234556 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13128) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13128): truncated value with size 33 to match size of target (32)" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 13128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559460234556 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13134) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13134): truncated value with size 33 to match size of target (32)" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 13134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559460234556 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 10 cortexm3ds_logic.v(13142) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13142): truncated value with size 33 to match size of target (10)" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 13142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559460234556 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 10 cortexm3ds_logic.v(13146) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13146): truncated value with size 33 to match size of target (10)" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 13146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559460234557 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13157) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13157): truncated value with size 33 to match size of target (32)" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 13157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559460234557 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13170) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13170): truncated value with size 33 to match size of target (32)" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 13170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559460234557 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 16 cortexm3ds_logic.v(13185) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13185): truncated value with size 33 to match size of target (16)" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 13185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559460234557 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 16 cortexm3ds_logic.v(13187) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13187): truncated value with size 33 to match size of target (16)" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 13187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559460234557 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 5 cortexm3ds_logic.v(13223) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13223): truncated value with size 33 to match size of target (5)" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 13223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559460234557 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13233) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13233): truncated value with size 33 to match size of target (31)" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 13233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559460234557 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13240) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13240): truncated value with size 33 to match size of target (31)" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 13240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559460234557 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13244) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13244): truncated value with size 33 to match size of target (31)" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 13244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559460234557 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13253) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13253): truncated value with size 33 to match size of target (32)" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 13253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559460234557 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13255) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13255): truncated value with size 33 to match size of target (32)" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 13255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559460234557 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BusMatrix3x3 BusMatrix3x3:u_BusMatrix3x3 " "Elaborating entity \"BusMatrix3x3\" for hierarchy \"BusMatrix3x3:u_BusMatrix3x3\"" {  } { { "arm-soc/top.v" "u_BusMatrix3x3" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/top.v" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559460234575 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SCANOUTHCLK BusMatrix3x3.v(335) " "Output port \"SCANOUTHCLK\" at BusMatrix3x3.v(335) has no driver" {  } { { "arm-soc/BusMatrix3x3.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/BusMatrix3x3.v" 335 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559460234612 "|DE10ARM|BusMatrix3x3:u_BusMatrix3x3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InputStage BusMatrix3x3:u_BusMatrix3x3\|InputStage:u_InputStage_0 " "Elaborating entity \"InputStage\" for hierarchy \"BusMatrix3x3:u_BusMatrix3x3\|InputStage:u_InputStage_0\"" {  } { { "arm-soc/BusMatrix3x3.v" "u_InputStage_0" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/BusMatrix3x3.v" 609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559460234613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_bm_decodeSI0 BusMatrix3x3:u_BusMatrix3x3\|cmsdk_ahb_bm_decodeSI0:u_cmsdk_ahb_bm_decodesi0 " "Elaborating entity \"cmsdk_ahb_bm_decodeSI0\" for hierarchy \"BusMatrix3x3:u_BusMatrix3x3\|cmsdk_ahb_bm_decodeSI0:u_cmsdk_ahb_bm_decodesi0\"" {  } { { "arm-soc/BusMatrix3x3.v" "u_cmsdk_ahb_bm_decodesi0" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/BusMatrix3x3.v" 746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559460234658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BusMatrix3x3_default_slave BusMatrix3x3:u_BusMatrix3x3\|cmsdk_ahb_bm_decodeSI0:u_cmsdk_ahb_bm_decodesi0\|BusMatrix3x3_default_slave:u_BusMatrix3x3_default_slave " "Elaborating entity \"BusMatrix3x3_default_slave\" for hierarchy \"BusMatrix3x3:u_BusMatrix3x3\|cmsdk_ahb_bm_decodeSI0:u_cmsdk_ahb_bm_decodesi0\|BusMatrix3x3_default_slave:u_BusMatrix3x3_default_slave\"" {  } { { "arm-soc/cmsdk_ahb_bm_decodeSI0.v" "u_BusMatrix3x3_default_slave" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_bm_decodeSI0.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559460234678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_bm_decodeSI1 BusMatrix3x3:u_BusMatrix3x3\|cmsdk_ahb_bm_decodeSI1:u_cmsdk_ahb_bm_decodesi1 " "Elaborating entity \"cmsdk_ahb_bm_decodeSI1\" for hierarchy \"BusMatrix3x3:u_BusMatrix3x3\|cmsdk_ahb_bm_decodeSI1:u_cmsdk_ahb_bm_decodesi1\"" {  } { { "arm-soc/BusMatrix3x3.v" "u_cmsdk_ahb_bm_decodesi1" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/BusMatrix3x3.v" 793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559460234706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_bm_decodeSI2 BusMatrix3x3:u_BusMatrix3x3\|cmsdk_ahb_bm_decodeSI2:u_cmsdk_ahb_bm_decodesi2 " "Elaborating entity \"cmsdk_ahb_bm_decodeSI2\" for hierarchy \"BusMatrix3x3:u_BusMatrix3x3\|cmsdk_ahb_bm_decodeSI2:u_cmsdk_ahb_bm_decodesi2\"" {  } { { "arm-soc/BusMatrix3x3.v" "u_cmsdk_ahb_bm_decodesi2" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/BusMatrix3x3.v" 840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559460234736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutputStage BusMatrix3x3:u_BusMatrix3x3\|OutputStage:u_outputstage_0 " "Elaborating entity \"OutputStage\" for hierarchy \"BusMatrix3x3:u_BusMatrix3x3\|OutputStage:u_outputstage_0\"" {  } { { "arm-soc/BusMatrix3x3.v" "u_outputstage_0" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/BusMatrix3x3.v" 917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559460234776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_bm_output_arb BusMatrix3x3:u_BusMatrix3x3\|OutputStage:u_outputstage_0\|cmsdk_ahb_bm_output_arb:u_output_arb " "Elaborating entity \"cmsdk_ahb_bm_output_arb\" for hierarchy \"BusMatrix3x3:u_BusMatrix3x3\|OutputStage:u_outputstage_0\|cmsdk_ahb_bm_output_arb:u_output_arb\"" {  } { { "arm-soc/OutputStage.v" "u_output_arb" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/OutputStage.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559460234801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB2MEM AHB2MEM:u_rom " "Elaborating entity \"AHB2MEM\" for hierarchy \"AHB2MEM:u_rom\"" {  } { { "arm-soc/top.v" "u_rom" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/top.v" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559460234837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_apb_subsystem cmsdk_apb_subsystem:u_apb_subsystem " "Elaborating entity \"cmsdk_apb_subsystem\" for hierarchy \"cmsdk_apb_subsystem:u_apb_subsystem\"" {  } { { "arm-soc/top.v" "u_apb_subsystem" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/top.v" 637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559460234880 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dualtimer2a_int cmsdk_apb_subsystem.v(220) " "Verilog HDL or VHDL warning at cmsdk_apb_subsystem.v(220): object \"dualtimer2a_int\" assigned a value but never read" {  } { { "arm-soc/cmsdk_apb_subsystem.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_apb_subsystem.v" 220 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559460234912 "|DE10ARM|cmsdk_apb_subsystem:u_apb_subsystem"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dualtimer2b_int cmsdk_apb_subsystem.v(221) " "Verilog HDL or VHDL warning at cmsdk_apb_subsystem.v(221): object \"dualtimer2b_int\" assigned a value but never read" {  } { { "arm-soc/cmsdk_apb_subsystem.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_apb_subsystem.v" 221 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559460234912 "|DE10ARM|cmsdk_apb_subsystem:u_apb_subsystem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_to_apb cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_ahb_to_apb:u_ahb_to_apb " "Elaborating entity \"cmsdk_ahb_to_apb\" for hierarchy \"cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_ahb_to_apb:u_ahb_to_apb\"" {  } { { "arm-soc/cmsdk_apb_subsystem.v" "u_ahb_to_apb" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_apb_subsystem.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559460234913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_apb_slave_mux cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_apb_slave_mux:u_apb_slave_mux " "Elaborating entity \"cmsdk_apb_slave_mux\" for hierarchy \"cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_apb_slave_mux:u_apb_slave_mux\"" {  } { { "arm-soc/cmsdk_apb_subsystem.v" "u_apb_slave_mux" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_apb_subsystem.v" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559460234939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio cmsdk_apb_subsystem:u_apb_subsystem\|gpio:gen_apb_gpio_0.u_gpio_0 " "Elaborating entity \"gpio\" for hierarchy \"cmsdk_apb_subsystem:u_apb_subsystem\|gpio:gen_apb_gpio_0.u_gpio_0\"" {  } { { "arm-soc/cmsdk_apb_subsystem.v" "gen_apb_gpio_0.u_gpio_0" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_apb_subsystem.v" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559460234965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio_apbif cmsdk_apb_subsystem:u_apb_subsystem\|gpio:gen_apb_gpio_0.u_gpio_0\|gpio_apbif:x_gpio_apbif " "Elaborating entity \"gpio_apbif\" for hierarchy \"cmsdk_apb_subsystem:u_apb_subsystem\|gpio:gen_apb_gpio_0.u_gpio_0\|gpio_apbif:x_gpio_apbif\"" {  } { { "arm-soc/gpio.v" "x_gpio_apbif" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/gpio.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559460235007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio_ctrl cmsdk_apb_subsystem:u_apb_subsystem\|gpio:gen_apb_gpio_0.u_gpio_0\|gpio_ctrl:x_gpio_ctrl " "Elaborating entity \"gpio_ctrl\" for hierarchy \"cmsdk_apb_subsystem:u_apb_subsystem\|gpio:gen_apb_gpio_0.u_gpio_0\|gpio_ctrl:x_gpio_ctrl\"" {  } { { "arm-soc/gpio.v" "x_gpio_ctrl" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/gpio.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559460235027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_apb_uart cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0 " "Elaborating entity \"cmsdk_apb_uart\" for hierarchy \"cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0\"" {  } { { "arm-soc/cmsdk_apb_subsystem.v" "gen_apb_uart_0.u_apb_uart_0" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_apb_subsystem.v" 624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559460235055 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "AHB2MEM:u_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"AHB2MEM:u_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559460284601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559460284601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559460284601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559460284601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559460284601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559460284601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559460284601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559460284601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559460284601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559460284601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559460284601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559460284601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559460284601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559460284601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559460284601 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1559460284601 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "AHB2MEM:u_sram\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"AHB2MEM:u_sram\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559460284601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559460284601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559460284601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559460284601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559460284601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559460284601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559460284601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559460284601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559460284601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559460284601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559460284601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559460284601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559460284601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559460284601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1559460284601 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1559460284601 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1559460284601 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|Mult0\"" {  } { { "arm-soc/cortexm3ds_logic.v" "Mult0" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 13205 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559460284606 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|Add25 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|Add25\"" {  } { { "arm-soc/cortexm3ds_logic.v" "Add25" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 13168 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559460284606 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1559460284606 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AHB2MEM:u_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"AHB2MEM:u_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559460285005 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AHB2MEM:u_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"AHB2MEM:u_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559460285018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559460285018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559460285018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16384 " "Parameter \"NUMWORDS_A\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559460285018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559460285018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559460285018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16384 " "Parameter \"NUMWORDS_B\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559460285018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559460285018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559460285018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559460285018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559460285018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559460285018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559460285018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559460285018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559460285018 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559460285018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6kg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6kg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6kg1 " "Found entity 1: altsyncram_6kg1" {  } { { "db/altsyncram_6kg1.tdf" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/db/altsyncram_6kg1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559460285252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559460285252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_97a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_97a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_97a " "Found entity 1: decode_97a" {  } { { "db/decode_97a.tdf" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/db/decode_97a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559460285336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559460285336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_63b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_63b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_63b " "Found entity 1: mux_63b" {  } { { "db/mux_63b.tdf" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/db/mux_63b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559460285412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559460285412 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|lpm_mult:Mult0\"" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 13205 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559460285577 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|lpm_mult:Mult0 " "Instantiated megafunction \"CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559460285577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559460285577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559460285577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559460285577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559460285577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559460285577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559460285577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559460285577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559460285577 ""}  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 13205 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559460285577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tns.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tns.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tns " "Found entity 1: mult_tns" {  } { { "db/mult_tns.tdf" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/db/mult_tns.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559460285650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559460285650 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|lpm_add_sub:Add25 " "Elaborated megafunction instantiation \"CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|lpm_add_sub:Add25\"" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 13168 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559460285772 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|lpm_add_sub:Add25 " "Instantiated megafunction \"CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|lpm_add_sub:Add25\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559460285772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559460285772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559460285772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559460285772 ""}  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 13168 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559460285772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fai " "Found entity 1: add_sub_fai" {  } { { "db/add_sub_fai.tdf" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/db/add_sub_fai.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559460285853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559460285853 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|lpm_mult:Mult0\|mult_tns:auto_generated\|mac_mult7 " "Synthesized away node \"CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|lpm_mult:Mult0\|mult_tns:auto_generated\|mac_mult7\"" {  } { { "db/mult_tns.tdf" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/db/mult_tns.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "d:/coding/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 13205 -1 0 } } { "arm-soc/CORTEXM3INTEGRATIONDS.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/CORTEXM3INTEGRATIONDS.v" 350 0 0 } } { "arm-soc/top.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/top.v" 395 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559460286602 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0|mult_tns:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|lpm_mult:Mult0\|mult_tns:auto_generated\|mac_out8 " "Synthesized away node \"CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|lpm_mult:Mult0\|mult_tns:auto_generated\|mac_out8\"" {  } { { "db/mult_tns.tdf" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/db/mult_tns.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "d:/coding/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 13205 -1 0 } } { "arm-soc/CORTEXM3INTEGRATIONDS.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/CORTEXM3INTEGRATIONDS.v" 350 0 0 } } { "arm-soc/top.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/top.v" 395 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559460286602 "|DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0|mult_tns:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1559460286602 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1559460286602 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1559460288889 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1559460289121 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1559460289121 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "arm-soc/cmsdk_apb_uart.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_apb_uart.v" 475 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6588 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 84611 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6970 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6852 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 84791 -1 0 } } { "arm-soc/BusMatrix3x3_default_slave.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/BusMatrix3x3_default_slave.v" 124 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6732 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6611 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6655 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6592 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6564 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6943 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6631 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6759 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 85711 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6578 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6788 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 79345 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 79351 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 79357 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6721 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6853 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6720 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 79327 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 79363 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6840 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6575 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 7053 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 7054 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 7055 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 84200 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6838 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6758 -1 0 } } { "arm-soc/cmsdk_ahb_bm_output_arb.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_bm_output_arb.v" 370 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 78235 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 78241 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6969 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6966 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6565 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6589 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6553 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6719 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 93639 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6556 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6573 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 7027 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 74273 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6637 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6653 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6973 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 84266 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6842 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 79387 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 79339 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 91049 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 91055 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 91061 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 91043 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 91067 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 74230 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6972 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 76431 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6619 -1 0 } } { "arm-soc/cmsdk_apb_uart.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_apb_uart.v" 511 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 7021 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 79996 -1 0 } } { "arm-soc/cmsdk_apb_uart.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_apb_uart.v" 497 -1 0 } } { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6743 -1 0 } } { "arm-soc/cmsdk_apb_uart.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_apb_uart.v" 168 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1559460289743 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1559460289744 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1559460325748 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "65 " "65 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559460356171 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Project/FPGA/ICC3rd/DE10ARM/output_files/DE10ARM.map.smsg " "Generated suppressed messages file D:/Project/FPGA/ICC3rd/DE10ARM/output_files/DE10ARM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559460357233 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1559460358768 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559460358768 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "timer1_extin " "No output dependent on input pin \"timer1_extin\"" {  } { { "arm-soc/top.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/top.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559460360868 "|DE10ARM|timer1_extin"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1559460360868 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25987 " "Implemented 25987 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1559460360869 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1559460360869 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "9 " "Implemented 9 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1559460360869 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25826 " "Implemented 25826 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1559460360869 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1559460360869 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1559460360869 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1559460360869 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 84 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5040 " "Peak virtual memory: 5040 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559460360943 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 02 15:26:00 2019 " "Processing ended: Sun Jun 02 15:26:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559460360943 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:19 " "Elapsed time: 00:02:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559460360943 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:27 " "Total CPU time (on all processors): 00:02:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559460360943 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1559460360943 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1559460364503 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559460364512 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 02 15:26:02 2019 " "Processing started: Sun Jun 02 15:26:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559460364512 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1559460364512 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE10ARM -c DE10ARM " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE10ARM -c DE10ARM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1559460364512 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1559460365668 ""}
{ "Info" "0" "" "Project  = DE10ARM" {  } {  } 0 0 "Project  = DE10ARM" 0 0 "Fitter" 0 0 1559460365680 ""}
{ "Info" "0" "" "Revision = DE10ARM" {  } {  } 0 0 "Revision = DE10ARM" 0 0 "Fitter" 0 0 1559460365688 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1559460366076 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1559460366077 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE10ARM 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"DE10ARM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1559460366309 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559460366439 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559460366439 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1559460367283 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559460368546 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559460368546 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559460368546 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559460368546 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559460368546 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559460368546 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559460368546 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559460368546 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559460368546 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1559460368546 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1559460368546 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "d:/coding/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/coding/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/Project/FPGA/ICC3rd/DE10ARM/" { { 0 { 0 ""} 0 42686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559460368672 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "d:/coding/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/coding/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/Project/FPGA/ICC3rd/DE10ARM/" { { 0 { 0 ""} 0 42688 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559460368672 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "d:/coding/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/coding/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/Project/FPGA/ICC3rd/DE10ARM/" { { 0 { 0 ""} 0 42690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559460368672 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "d:/coding/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/coding/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/Project/FPGA/ICC3rd/DE10ARM/" { { 0 { 0 ""} 0 42692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559460368672 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "d:/coding/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/coding/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/Project/FPGA/ICC3rd/DE10ARM/" { { 0 { 0 ""} 0 42694 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559460368672 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "d:/coding/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/coding/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/Project/FPGA/ICC3rd/DE10ARM/" { { 0 { 0 ""} 0 42696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559460368672 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "d:/coding/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/coding/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/Project/FPGA/ICC3rd/DE10ARM/" { { 0 { 0 ""} 0 42698 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559460368672 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "d:/coding/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/coding/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/Project/FPGA/ICC3rd/DE10ARM/" { { 0 { 0 ""} 0 42700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1559460368672 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1559460368672 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1559460368675 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1559460368675 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1559460368675 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1559460368675 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1559460368717 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1559460370745 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE10ARM.sdc " "Synopsys Design Constraints File file not found: 'DE10ARM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1559460375619 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1559460375619 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1559460375934 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1559460375953 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1559460375956 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div  " "Automatically promoted node clk_div " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559460378422 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div~0 " "Destination node clk_div~0" {  } { { "arm-soc/top.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/top.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Project/FPGA/ICC3rd/DE10ARM/" { { 0 { 0 ""} 0 38752 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559460378422 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1559460378422 ""}  } { { "arm-soc/top.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/top.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Project/FPGA/ICC3rd/DE10ARM/" { { 0 { 0 ""} 0 15605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559460378422 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|H8bdt6~0  " "Automatically promoted node CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|H8bdt6~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559460378422 ""}  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 174 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Project/FPGA/ICC3rd/DE10ARM/" { { 0 { 0 ""} 0 19101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559460378422 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|Ik2nz6  " "Automatically promoted node CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|Ik2nz6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559460378422 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|H8bdt6~0 " "Destination node CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|H8bdt6~0" {  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 174 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Project/FPGA/ICC3rd/DE10ARM/" { { 0 { 0 ""} 0 19101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559460378422 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1559460378422 ""}  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6524 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Project/FPGA/ICC3rd/DE10ARM/" { { 0 { 0 ""} 0 10425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559460378422 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reg_sys_rst_n  " "Automatically promoted node reg_sys_rst_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559460378422 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AHB2MEM:u_rom\|hwdata_mask\[0\] " "Destination node AHB2MEM:u_rom\|hwdata_mask\[0\]" {  } { { "arm-soc/AHB2MEM.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/AHB2MEM.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Project/FPGA/ICC3rd/DE10ARM/" { { 0 { 0 ""} 0 452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559460378422 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AHB2MEM:u_sram\|hwdata_mask\[0\] " "Destination node AHB2MEM:u_sram\|hwdata_mask\[0\]" {  } { { "arm-soc/AHB2MEM.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/AHB2MEM.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Project/FPGA/ICC3rd/DE10ARM/" { { 0 { 0 ""} 0 16004 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559460378422 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AHB2MEM:u_rom\|hwdata_mask\[8\] " "Destination node AHB2MEM:u_rom\|hwdata_mask\[8\]" {  } { { "arm-soc/AHB2MEM.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/AHB2MEM.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Project/FPGA/ICC3rd/DE10ARM/" { { 0 { 0 ""} 0 451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559460378422 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AHB2MEM:u_sram\|hwdata_mask\[8\] " "Destination node AHB2MEM:u_sram\|hwdata_mask\[8\]" {  } { { "arm-soc/AHB2MEM.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/AHB2MEM.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Project/FPGA/ICC3rd/DE10ARM/" { { 0 { 0 ""} 0 16002 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559460378422 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AHB2MEM:u_rom\|hwdata_mask\[16\] " "Destination node AHB2MEM:u_rom\|hwdata_mask\[16\]" {  } { { "arm-soc/AHB2MEM.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/AHB2MEM.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Project/FPGA/ICC3rd/DE10ARM/" { { 0 { 0 ""} 0 450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559460378422 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AHB2MEM:u_sram\|hwdata_mask\[16\] " "Destination node AHB2MEM:u_sram\|hwdata_mask\[16\]" {  } { { "arm-soc/AHB2MEM.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/AHB2MEM.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Project/FPGA/ICC3rd/DE10ARM/" { { 0 { 0 ""} 0 16001 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559460378422 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AHB2MEM:u_rom\|hwdata_mask\[24\] " "Destination node AHB2MEM:u_rom\|hwdata_mask\[24\]" {  } { { "arm-soc/AHB2MEM.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/AHB2MEM.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Project/FPGA/ICC3rd/DE10ARM/" { { 0 { 0 ""} 0 449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559460378422 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AHB2MEM:u_sram\|hwdata_mask\[24\] " "Destination node AHB2MEM:u_sram\|hwdata_mask\[24\]" {  } { { "arm-soc/AHB2MEM.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/AHB2MEM.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Project/FPGA/ICC3rd/DE10ARM/" { { 0 { 0 ""} 0 16000 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559460378422 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Treg_sys_rst_n~output " "Destination node Treg_sys_rst_n~output" {  } { { "arm-soc/top.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/Project/FPGA/ICC3rd/DE10ARM/" { { 0 { 0 ""} 0 42658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1559460378422 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1559460378422 ""}  } { { "arm-soc/top.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/top.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Project/FPGA/ICC3rd/DE10ARM/" { { 0 { 0 ""} 0 15608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559460378422 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|Ym2nz6  " "Automatically promoted node CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|Ym2nz6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1559460378423 ""}  } { { "arm-soc/cortexm3ds_logic.v" "" { Text "D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v" 6524 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Project/FPGA/ICC3rd/DE10ARM/" { { 0 { 0 ""} 0 10429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559460378423 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1559460380886 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559460380920 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559460380923 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559460380954 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559460380984 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1559460381020 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1559460382320 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1559460382338 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1559460382338 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:16 " "Fitter preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559460384341 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1559460384478 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1559460388021 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:07 " "Fitter placement preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559460395174 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1559460395463 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1559460460773 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:06 " "Fitter placement operations ending: elapsed time is 00:01:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559460460773 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1559460464642 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "21 " "Router estimated average interconnect usage is 21% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "60 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 60% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "D:/Project/FPGA/ICC3rd/DE10ARM/" { { 1 { 0 "Router estimated peak interconnect usage is 60% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1559460490526 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1559460490526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1559460564183 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1559460564183 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:37 " "Fitter routing operations ending: elapsed time is 00:01:37" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559460564191 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 44.93 " "Total time spent on timing analysis during the Fitter is 44.93 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1559460565026 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559460565184 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559460576159 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559460576170 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559460588136 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:27 " "Fitter post-fit operations ending: elapsed time is 00:00:27" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559460592192 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Project/FPGA/ICC3rd/DE10ARM/output_files/DE10ARM.fit.smsg " "Generated suppressed messages file D:/Project/FPGA/ICC3rd/DE10ARM/output_files/DE10ARM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1559460596234 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5992 " "Peak virtual memory: 5992 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559460600790 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 02 15:30:00 2019 " "Processing ended: Sun Jun 02 15:30:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559460600790 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:58 " "Elapsed time: 00:03:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559460600790 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:01 " "Total CPU time (on all processors): 00:08:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559460600790 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1559460600790 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1559460603213 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559460603223 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 02 15:30:03 2019 " "Processing started: Sun Jun 02 15:30:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559460603223 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1559460603223 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE10ARM -c DE10ARM " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE10ARM -c DE10ARM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1559460603223 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1559460604052 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1559460607066 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1559460607268 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559460608887 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 02 15:30:08 2019 " "Processing ended: Sun Jun 02 15:30:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559460608887 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559460608887 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559460608887 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1559460608887 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1559460609856 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1559460610751 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559460610760 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 02 15:30:10 2019 " "Processing started: Sun Jun 02 15:30:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559460610760 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559460610760 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE10ARM -c DE10ARM " "Command: quartus_sta DE10ARM -c DE10ARM" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559460610760 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1559460610942 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1559460611693 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559460611693 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559460611740 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559460611740 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE10ARM.sdc " "Synopsys Design Constraints File file not found: 'DE10ARM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1559460613285 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559460613285 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TCK TCK " "create_clock -period 1.000 -name TCK TCK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1559460613356 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div clk_div " "create_clock -period 1.000 -name clk_div clk_div" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1559460613356 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1559460613356 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559460613356 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559460613546 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559460613546 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1559460613550 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1559460613591 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1559460613846 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559460613980 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -23.448 " "Worst-case setup slack is -23.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460613985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460613985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.448          -80976.229 clk_div  " "  -23.448          -80976.229 clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460613985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.680            -967.676 TCK  " "   -4.680            -967.676 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460613985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.946              -0.946 CLK  " "   -0.946              -0.946 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460613985 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559460613985 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.033 " "Worst-case hold slack is -0.033" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460614118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460614118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.033              -0.033 TCK  " "   -0.033              -0.033 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460614118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 clk_div  " "    0.321               0.000 clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460614118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.818               0.000 CLK  " "    0.818               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460614118 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559460614118 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.094 " "Worst-case recovery slack is -4.094" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460614152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460614152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.094            -927.781 TCK  " "   -4.094            -927.781 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460614152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.436           -7994.059 clk_div  " "   -3.436           -7994.059 clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460614152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559460614152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.321 " "Worst-case removal slack is 2.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460614186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460614186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.321               0.000 clk_div  " "    2.321               0.000 clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460614186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.054               0.000 TCK  " "    3.054               0.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460614186 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559460614186 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460614205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460614205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -461.781 TCK  " "   -3.000            -461.781 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460614205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 CLK  " "   -3.000              -4.403 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460614205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.422           -8861.160 clk_div  " "   -2.422           -8861.160 clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460614205 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559460614205 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 11 synchronizer chains. " "Report Metastability: Found 11 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559460614297 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559460614297 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1559460614305 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559460614395 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559460627103 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559460628346 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559460628713 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.519 " "Worst-case setup slack is -21.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460628718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460628718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.519          -74236.388 clk_div  " "  -21.519          -74236.388 clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460628718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.265            -871.256 TCK  " "   -4.265            -871.256 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460628718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.821              -0.821 CLK  " "   -0.821              -0.821 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460628718 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559460628718 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.143 " "Worst-case hold slack is -0.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460628854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460628854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.143              -0.143 TCK  " "   -0.143              -0.143 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460628854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287               0.000 clk_div  " "    0.287               0.000 clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460628854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.726               0.000 CLK  " "    0.726               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460628854 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559460628854 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.696 " "Worst-case recovery slack is -3.696" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460628884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460628884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.696            -831.953 TCK  " "   -3.696            -831.953 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460628884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.044           -7013.620 clk_div  " "   -3.044           -7013.620 clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460628884 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559460628884 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.072 " "Worst-case removal slack is 2.072" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460628915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460628915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.072               0.000 clk_div  " "    2.072               0.000 clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460628915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.779               0.000 TCK  " "    2.779               0.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460628915 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559460628915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460628924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460628924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -461.781 TCK  " "   -3.000            -461.781 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460628924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 CLK  " "   -3.000              -4.403 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460628924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.333           -8815.592 clk_div  " "   -2.333           -8815.592 clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460628924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559460628924 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 11 synchronizer chains. " "Report Metastability: Found 11 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559460628997 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559460628997 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1559460629005 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559460629757 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559460629887 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.597 " "Worst-case setup slack is -9.597" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460629893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460629893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.597          -32737.747 clk_div  " "   -9.597          -32737.747 clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460629893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.457            -240.521 TCK  " "   -1.457            -240.521 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460629893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.078              -0.078 CLK  " "   -0.078              -0.078 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460629893 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559460629893 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.025 " "Worst-case hold slack is 0.025" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460630022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460630022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.025               0.000 TCK  " "    0.025               0.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460630022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 clk_div  " "    0.139               0.000 clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460630022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 CLK  " "    0.289               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460630022 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559460630022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.512 " "Worst-case recovery slack is -1.512" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460630061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460630061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.512            -321.740 TCK  " "   -1.512            -321.740 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460630061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.126           -2328.622 clk_div  " "   -1.126           -2328.622 clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460630061 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559460630061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.003 " "Worst-case removal slack is 1.003" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460630097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460630097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.003               0.000 clk_div  " "    1.003               0.000 clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460630097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.520               0.000 TCK  " "    1.520               0.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460630097 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559460630097 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460630106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460630106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -376.933 TCK  " "   -3.000            -376.933 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460630106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.008 CLK  " "   -3.000              -4.008 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460630106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000           -5944.000 clk_div  " "   -1.000           -5944.000 clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559460630106 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559460630106 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 11 synchronizer chains. " "Report Metastability: Found 11 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1559460630179 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559460630179 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559460631073 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559460631074 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5097 " "Peak virtual memory: 5097 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559460631288 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 02 15:30:31 2019 " "Processing ended: Sun Jun 02 15:30:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559460631288 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559460631288 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559460631288 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559460631288 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 93 s " "Quartus Prime Full Compilation was successful. 0 errors, 93 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1559460632136 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559462676909 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559462676919 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 02 16:04:36 2019 " "Processing started: Sun Jun 02 16:04:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559462676919 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1559462676919 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp DE10ARM -c DE10ARM --netlist_type=sgate " "Command: quartus_npp DE10ARM -c DE10ARM --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1559462676919 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1559462677280 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4593 " "Peak virtual memory: 4593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559462682273 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 02 16:04:42 2019 " "Processing ended: Sun Jun 02 16:04:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559462682273 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559462682273 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559462682273 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1559462682273 ""}
