C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\bin64\m_generic.exe  -mp  4  -prjfile  C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\scratchproject.prs  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug   -part MPF300T  -package FCG1152  -grade -1    -async_globalthreshold 800 -continue_on_error -infer_seqShift -seqshift_to_uram 1 -automatic_compile_point -rom_map_logic 1 -polarfire_ram_init 1 -gclkint_threshold 1000 -rgclkint_threshold 100 -clkint_rgclkint_limit 1 -low_power_gated_clock 0 -gclk_resource_count 24 -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -overilog "Top.vm" -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -RWCheckOnRam 0 -local_tmr_rename -summaryfile C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\synlog\report\Top_premap.xml -merge_inferred_clocks 0  -top_level_module  Top  -implementation  identify_debug  -ovm  C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\Top.vm  -conchk_prepass  C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\Top_cck.rpt   -freq 100.000   -idc  C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\identify.idc  -tcl  C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\designer\Top\synthesis.fdc  -tcl  C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\instr_sources\syn_dics.sdc  C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\synwork\Top_mult.srs  -tcl  C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\Top_fsm.sdc  -flow prepass  -gcc_prepass  -osrd  C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\synwork\Top_prem.srd  -srs_instrumentation  -identify_install_path  C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro  -qsap  C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\Top.sap  -devicelib  C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v  -ologparam  C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\syntmp\Top.plg  -osyn  C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\synwork\Top_prem.srd  -prjdir  C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\  -prjname  Top_syn  -log  C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\synlog\Top_premap.srr  -sn  2021.09  -jobname  "premap" 
relcom:..\..\..\..\..\..\..\Microsemi\Libero_SoC_v2022.1\SynplifyPro\bin64\m_generic.exe -mp 4 -prjfile ..\scratchproject.prs -prodtype synplify_pro -encrypt -pro -rundir ..\..\identify_debug -part MPF300T -package FCG1152 -grade -1 -async_globalthreshold 800 -continue_on_error -infer_seqShift -seqshift_to_uram 1 -automatic_compile_point -rom_map_logic 1 -polarfire_ram_init 1 -gclkint_threshold 1000 -rgclkint_threshold 100 -clkint_rgclkint_limit 1 -low_power_gated_clock 0 -gclk_resource_count 24 -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -overilog "Top.vm" -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -RWCheckOnRam 0 -local_tmr_rename -summaryfile ..\synlog\report\Top_premap.xml -merge_inferred_clocks 0 -top_level_module Top -implementation identify_debug -ovm ..\Top.vm -conchk_prepass ..\Top_cck.rpt -freq 100.000 -idc ..\identify.idc -tcl ..\..\..\designer\Top\synthesis.fdc -tcl ..\instr_sources\syn_dics.sdc ..\synwork\Top_mult.srs -tcl ..\Top_fsm.sdc -flow prepass -gcc_prepass -osrd ..\synwork\Top_prem.srd -srs_instrumentation -identify_install_path ..\..\..\..\..\..\..\Microsemi\Libero_SoC_v2022.1\SynplifyPro -qsap ..\Top.sap -devicelib ..\..\..\..\..\..\..\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v -ologparam Top.plg -osyn ..\synwork\Top_prem.srd -prjdir ..\..\ -prjname Top_syn -log ..\synlog\Top_premap.srr -sn 2021.09 -jobname "premap"
rc:1 success:1 runtime:20
file:..\scratchproject.prs|io:o|time:1692801179|size:24128|exec:0|csum:
file:..\Top.vm|io:o|time:1692817901|size:6612687|exec:0|csum:
file:..\Top_cck.rpt|io:o|time:1692819071|size:35263|exec:0|csum:
file:..\identify.idc|io:i|time:1692799468|size:1840|exec:0|csum:6EBAE88995EDCBC9E7DC68446EC9B0C0
file:..\..\..\designer\Top\synthesis.fdc|io:i|time:1692818982|size:1926|exec:0|csum:D07A53C68AAB5B95FC6EB5CD8ECE2BD9
file:..\instr_sources\syn_dics.sdc|io:i|time:1692819000|size:0|exec:0|csum:D41D8CD98F00B204E9800998ECF8427E
file:..\synwork\Top_mult.srs|io:i|time:1692819051|size:14536|exec:0|csum:CB1861C281B1BA29FBACFB96965EA1E0
file:..\Top_fsm.sdc|io:i|time:1692799623|size:0|exec:0|csum:D41D8CD98F00B204E9800998ECF8427E
file:..\synwork\Top_prem.srd|io:o|time:1692819069|size:1501012|exec:0|csum:
file:..\Top.sap|io:o|time:1692819071|size:56086|exec:0|csum:
file:..\..\..\..\..\..\..\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v|io:i|time:1646899196|size:43686|exec:0|csum:C5B8CD150154D193C7B0D4301122DDFB
file:Top.plg|io:o|time:1692819052|size:0|exec:0|csum:
file:..\synwork\Top_prem.srd|io:o|time:1692819069|size:1501012|exec:0|csum:
file:..\synlog\Top_premap.srr|io:o|time:1692819071|size:92265|exec:0|csum:
file:..\..\..\..\..\..\..\Microsemi\Libero_SoC_v2022.1\SynplifyPro\bin64\m_generic.exe|io:i|time:1646899182|size:46277120|exec:1|csum:4EC465D06308D4C940EF85B1C3478226
