CAPI=1
[main]
description = Xilinx Coregen/MIG generated DDR2 interface for Nexys4-DDR board

simulators =
 icarus modelsim isim xsim

[verilog]
src_files =
 nexys4ddr_ddr2/user_design/rtl/nexys4ddr_ddr2.v
 nexys4ddr_ddr2/user_design/rtl/clocking/mig_7series_v1_9_clk_ibuf.v
 nexys4ddr_ddr2/user_design/rtl/clocking/mig_7series_v1_9_infrastructure.v
 nexys4ddr_ddr2/user_design/rtl/clocking/mig_7series_v1_9_iodelay_ctrl.v
 nexys4ddr_ddr2/user_design/rtl/clocking/mig_7series_v1_9_tempmon.v
 nexys4ddr_ddr2/user_design/rtl/controller/mig_7series_v1_9_arb_mux.v
 nexys4ddr_ddr2/user_design/rtl/controller/mig_7series_v1_9_arb_row_col.v
 nexys4ddr_ddr2/user_design/rtl/controller/mig_7series_v1_9_arb_select.v
 nexys4ddr_ddr2/user_design/rtl/controller/mig_7series_v1_9_bank_cntrl.v
 nexys4ddr_ddr2/user_design/rtl/controller/mig_7series_v1_9_bank_common.v
 nexys4ddr_ddr2/user_design/rtl/controller/mig_7series_v1_9_bank_compare.v
 nexys4ddr_ddr2/user_design/rtl/controller/mig_7series_v1_9_bank_mach.v
 nexys4ddr_ddr2/user_design/rtl/controller/mig_7series_v1_9_bank_queue.v
 nexys4ddr_ddr2/user_design/rtl/controller/mig_7series_v1_9_bank_state.v
 nexys4ddr_ddr2/user_design/rtl/controller/mig_7series_v1_9_col_mach.v
 nexys4ddr_ddr2/user_design/rtl/controller/mig_7series_v1_9_mc.v
 nexys4ddr_ddr2/user_design/rtl/controller/mig_7series_v1_9_rank_cntrl.v
 nexys4ddr_ddr2/user_design/rtl/controller/mig_7series_v1_9_rank_common.v
 nexys4ddr_ddr2/user_design/rtl/controller/mig_7series_v1_9_rank_mach.v
 nexys4ddr_ddr2/user_design/rtl/controller/mig_7series_v1_9_round_robin_arb.v
 nexys4ddr_ddr2/user_design/rtl/ecc/mig_7series_v1_9_ecc_buf.v
 nexys4ddr_ddr2/user_design/rtl/ecc/mig_7series_v1_9_ecc_dec_fix.v
 nexys4ddr_ddr2/user_design/rtl/ecc/mig_7series_v1_9_ecc_gen.v
 nexys4ddr_ddr2/user_design/rtl/ecc/mig_7series_v1_9_ecc_merge_enc.v
 nexys4ddr_ddr2/user_design/rtl/ip_top/mig_7series_v1_9_memc_ui_top_std.v
 nexys4ddr_ddr2/user_design/rtl/ip_top/mig_7series_v1_9_mem_intfc.v
 nexys4ddr_ddr2/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v
 nexys4ddr_ddr2/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_lane.v
 nexys4ddr_ddr2/user_design/rtl/phy/mig_7series_v1_9_ddr_calib_top.v
 nexys4ddr_ddr2/user_design/rtl/phy/mig_7series_v1_9_ddr_if_post_fifo.v
 nexys4ddr_ddr2/user_design/rtl/phy/mig_7series_v1_9_ddr_mc_phy.v
 nexys4ddr_ddr2/user_design/rtl/phy/mig_7series_v1_9_ddr_mc_phy_wrapper.v
 nexys4ddr_ddr2/user_design/rtl/phy/mig_7series_v1_9_ddr_of_pre_fifo.v
 nexys4ddr_ddr2/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_4lanes.v
 nexys4ddr_ddr2/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_dqs_found_cal_hr.v
 nexys4ddr_ddr2/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_dqs_found_cal.v
 nexys4ddr_ddr2/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_init.v
 nexys4ddr_ddr2/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_oclkdelay_cal.v
 nexys4ddr_ddr2/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_prbs_rdlvl.v
 nexys4ddr_ddr2/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_rdlvl.v
 nexys4ddr_ddr2/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_tempmon.v
 nexys4ddr_ddr2/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_top.v
 nexys4ddr_ddr2/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_wrcal.v
 nexys4ddr_ddr2/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_wrlvl_off_delay.v
 nexys4ddr_ddr2/user_design/rtl/phy/mig_7series_v1_9_ddr_prbs_gen.v
 nexys4ddr_ddr2/user_design/rtl/ui/mig_7series_v1_9_ui_cmd.v
 nexys4ddr_ddr2/user_design/rtl/ui/mig_7series_v1_9_ui_rd_data.v
 nexys4ddr_ddr2/user_design/rtl/ui/mig_7series_v1_9_ui_top.v
 nexys4ddr_ddr2/user_design/rtl/ui/mig_7series_v1_9_ui_wr_data.v

tb_private_src_files =
 nexys4ddr_ddr2/example_design/sim/sim_tb_top.v
 nexys4ddr_ddr2/example_design/sim/wiredly.v
 nexys4ddr_ddr2/example_design/rtl/example_top.v
 nexys4ddr_ddr2/example_design/rtl/traffic_gen/mig_7series_v1_9_afifo.v
 nexys4ddr_ddr2/example_design/rtl/traffic_gen/mig_7series_v1_9_cmd_gen.v
 nexys4ddr_ddr2/example_design/rtl/traffic_gen/mig_7series_v1_9_cmd_prbs_gen.v
 nexys4ddr_ddr2/example_design/rtl/traffic_gen/mig_7series_v1_9_data_prbs_gen.v
 nexys4ddr_ddr2/example_design/rtl/traffic_gen/mig_7series_v1_9_init_mem_pattern_ctr.v
 nexys4ddr_ddr2/example_design/rtl/traffic_gen/mig_7series_v1_9_memc_flow_vcontrol.v
 nexys4ddr_ddr2/example_design/rtl/traffic_gen/mig_7series_v1_9_memc_traffic_gen.v
 nexys4ddr_ddr2/example_design/rtl/traffic_gen/mig_7series_v1_9_rd_data_gen.v
 nexys4ddr_ddr2/example_design/rtl/traffic_gen/mig_7series_v1_9_read_data_path.v
 nexys4ddr_ddr2/example_design/rtl/traffic_gen/mig_7series_v1_9_read_posted_fifo.v
 nexys4ddr_ddr2/example_design/rtl/traffic_gen/mig_7series_v1_9_s7ven_data_gen.v
 nexys4ddr_ddr2/example_design/rtl/traffic_gen/mig_7series_v1_9_tg_prbs_gen.v
 nexys4ddr_ddr2/example_design/rtl/traffic_gen/mig_7series_v1_9_tg_status.v
 nexys4ddr_ddr2/example_design/rtl/traffic_gen/mig_7series_v1_9_traffic_gen_top.v
 nexys4ddr_ddr2/example_design/rtl/traffic_gen/mig_7series_v1_9_vio_init_pattern_bram.v
 nexys4ddr_ddr2/example_design/rtl/traffic_gen/mig_7series_v1_9_wr_data_gen.v
 nexys4ddr_ddr2/example_design/rtl/traffic_gen/mig_7series_v1_9_write_data_path.v
 /opt/Xilinx/14.7/ISE_DS/ISE/verilog/src/glbl.v

[provider]
name = coregen
script_file = nexys4ddr_ddr2.xco
project_file = nexys4ddr_ddr2.cgp

[simulator]
toplevel = sim_tb_top

[icarus]
iverilog_options = -DICARUS_SIM -DSIM -y /opt/Xilinx/14.7/ISE_DS/ISE/verilog/src -y /opt/Xilinx/14.7/ISE_DS/ISE/verilog/src/unisims
depend = wiredelay mt47h64m16hr-25

[modelsim]
depend = wiredelay mt47h64m16hr-25

[isim]
isim_options = work.glbl -d ISIM_SIM -d SIM -L unisims_ver -L secureip
depend = wiredelay mt47h64m16hr-25

[xsim]
xsim_options = work.glbl -d XSIM_SIM -d SIM -L unisims_ver -L secureip
depend = wiredelay mt47h64m16hr-25
