Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Nov 20 14:33:39 2024
| Host         : DESKTOP-A86H2ER running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file servoClock_timing_summary_routed.rpt -pb servoClock_timing_summary_routed.pb -rpx servoClock_timing_summary_routed.rpx -warn_on_violation
| Design       : servoClock
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (33)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (66)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (33)
-------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (66)
-------------------------------------------------
 There are 66 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   67          inf        0.000                      0                   67           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aux_clk_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.615ns  (logic 3.075ns (66.618%)  route 1.541ns (33.382%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE                         0.000     0.000 r  aux_clk_reg/C
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  aux_clk_reg/Q
                         net (fo=2, routed)           1.541     1.997    clk_out_OBUF
    W6                   OBUF (Prop_obuf_I_O)         2.619     4.615 r  clk_out_OBUF_inst/O
                         net (fo=0)                   0.000     4.615    clk_out
    W6                                                                r  clk_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.076ns  (logic 0.828ns (20.312%)  route 3.248ns (79.688%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDCE                         0.000     0.000 r  counter_reg[23]/C
    SLICE_X3Y6           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  counter_reg[23]/Q
                         net (fo=2, routed)           0.670     1.126    counter_reg_n_0_[23]
    SLICE_X3Y6           LUT4 (Prop_lut4_I0_O)        0.124     1.250 r  counter[31]_i_8/O
                         net (fo=1, routed)           0.797     2.047    counter[31]_i_8_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I0_O)        0.124     2.171 r  counter[31]_i_4/O
                         net (fo=33, routed)          1.781     3.952    counter[31]_i_4_n_0
    SLICE_X3Y1           LUT5 (Prop_lut5_I3_O)        0.124     4.076 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000     4.076    counter[2]
    SLICE_X3Y1           FDCE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.075ns  (logic 0.828ns (20.317%)  route 3.247ns (79.683%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDCE                         0.000     0.000 r  counter_reg[23]/C
    SLICE_X3Y6           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  counter_reg[23]/Q
                         net (fo=2, routed)           0.670     1.126    counter_reg_n_0_[23]
    SLICE_X3Y6           LUT4 (Prop_lut4_I0_O)        0.124     1.250 r  counter[31]_i_8/O
                         net (fo=1, routed)           0.797     2.047    counter[31]_i_8_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I0_O)        0.124     2.171 r  counter[31]_i_4/O
                         net (fo=33, routed)          1.780     3.951    counter[31]_i_4_n_0
    SLICE_X3Y1           LUT5 (Prop_lut5_I3_O)        0.124     4.075 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.000     4.075    counter[3]
    SLICE_X3Y1           FDCE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.951ns  (logic 2.330ns (58.979%)  route 1.621ns (41.021%))
  Logic Levels:           9  (CARRY4=7 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.419     0.419 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.819     1.238    counter_reg_n_0_[1]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     2.050 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.050    counter_reg[4]_i_2_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.167 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.167    counter_reg[8]_i_2_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.284 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.284    counter_reg[12]_i_2_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.401 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.401    counter_reg[16]_i_2_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.518 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.518    counter_reg[20]_i_2_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.635 r  counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.635    counter_reg[24]_i_2_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.854 r  counter_reg[28]_i_2/O[0]
                         net (fo=1, routed)           0.802     3.656    data0[25]
    SLICE_X1Y7           LUT5 (Prop_lut5_I4_O)        0.295     3.951 r  counter[25]_i_1/O
                         net (fo=1, routed)           0.000     3.951    counter[25]
    SLICE_X1Y7           FDCE                                         r  counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.920ns  (logic 2.356ns (60.096%)  route 1.564ns (39.904%))
  Logic Levels:           9  (CARRY4=7 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.419     0.419 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.819     1.238    counter_reg_n_0_[1]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     2.050 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.050    counter_reg[4]_i_2_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.167 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.167    counter_reg[8]_i_2_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.284 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.284    counter_reg[12]_i_2_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.401 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.401    counter_reg[16]_i_2_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.518 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.518    counter_reg[20]_i_2_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.635 r  counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.635    counter_reg[24]_i_2_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.874 r  counter_reg[28]_i_2/O[2]
                         net (fo=1, routed)           0.745     3.619    data0[27]
    SLICE_X3Y8           LUT5 (Prop_lut5_I4_O)        0.301     3.920 r  counter[27]_i_1/O
                         net (fo=1, routed)           0.000     3.920    counter[27]
    SLICE_X3Y8           FDCE                                         r  counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.915ns  (logic 2.438ns (62.266%)  route 1.477ns (37.734%))
  Logic Levels:           9  (CARRY4=7 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.419     0.419 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.819     1.238    counter_reg_n_0_[1]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     2.050 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.050    counter_reg[4]_i_2_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.167 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.167    counter_reg[8]_i_2_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.284 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.284    counter_reg[12]_i_2_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.401 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.401    counter_reg[16]_i_2_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.518 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.518    counter_reg[20]_i_2_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.635 r  counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.635    counter_reg[24]_i_2_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.950 r  counter_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.658     3.608    data0[28]
    SLICE_X3Y7           LUT5 (Prop_lut5_I4_O)        0.307     3.915 r  counter[28]_i_1/O
                         net (fo=1, routed)           0.000     3.915    counter[28]
    SLICE_X3Y7           FDCE                                         r  counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.899ns  (logic 0.828ns (21.235%)  route 3.071ns (78.765%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDCE                         0.000     0.000 r  counter_reg[23]/C
    SLICE_X3Y6           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  counter_reg[23]/Q
                         net (fo=2, routed)           0.670     1.126    counter_reg_n_0_[23]
    SLICE_X3Y6           LUT4 (Prop_lut4_I0_O)        0.124     1.250 r  counter[31]_i_8/O
                         net (fo=1, routed)           0.797     2.047    counter[31]_i_8_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I0_O)        0.124     2.171 r  counter[31]_i_4/O
                         net (fo=33, routed)          1.604     3.775    counter[31]_i_4_n_0
    SLICE_X3Y2           LUT5 (Prop_lut5_I3_O)        0.124     3.899 r  counter[6]_i_1/O
                         net (fo=1, routed)           0.000     3.899    counter[6]
    SLICE_X3Y2           FDCE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.889ns  (logic 2.447ns (62.914%)  route 1.442ns (37.086%))
  Logic Levels:           10  (CARRY4=8 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.419     0.419 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.819     1.238    counter_reg_n_0_[1]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     2.050 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.050    counter_reg[4]_i_2_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.167 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.167    counter_reg[8]_i_2_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.284 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.284    counter_reg[12]_i_2_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.401 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.401    counter_reg[16]_i_2_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.518 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.518    counter_reg[20]_i_2_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.635 r  counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.635    counter_reg[24]_i_2_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.752 r  counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.752    counter_reg[28]_i_2_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.971 r  counter_reg[31]_i_5/O[0]
                         net (fo=1, routed)           0.623     3.594    data0[29]
    SLICE_X3Y8           LUT5 (Prop_lut5_I4_O)        0.295     3.889 r  counter[29]_i_1/O
                         net (fo=1, routed)           0.000     3.889    counter[29]
    SLICE_X3Y8           FDCE                                         r  counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.885ns  (logic 2.562ns (65.950%)  route 1.323ns (34.050%))
  Logic Levels:           10  (CARRY4=8 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.419     0.419 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.819     1.238    counter_reg_n_0_[1]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     2.050 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.050    counter_reg[4]_i_2_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.167 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.167    counter_reg[8]_i_2_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.284 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.284    counter_reg[12]_i_2_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.401 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.401    counter_reg[16]_i_2_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.518 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.518    counter_reg[20]_i_2_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.635 r  counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.635    counter_reg[24]_i_2_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.752 r  counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.752    counter_reg[28]_i_2_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.075 r  counter_reg[31]_i_5/O[1]
                         net (fo=1, routed)           0.504     3.579    data0[30]
    SLICE_X3Y8           LUT5 (Prop_lut5_I4_O)        0.306     3.885 r  counter[30]_i_1/O
                         net (fo=1, routed)           0.000     3.885    counter[30]
    SLICE_X3Y8           FDCE                                         r  counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.850ns  (logic 0.828ns (21.505%)  route 3.022ns (78.495%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDCE                         0.000     0.000 r  counter_reg[23]/C
    SLICE_X3Y6           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  counter_reg[23]/Q
                         net (fo=2, routed)           0.670     1.126    counter_reg_n_0_[23]
    SLICE_X3Y6           LUT4 (Prop_lut4_I0_O)        0.124     1.250 r  counter[31]_i_8/O
                         net (fo=1, routed)           0.797     2.047    counter[31]_i_8_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I0_O)        0.124     2.171 r  counter[31]_i_4/O
                         net (fo=33, routed)          1.555     3.726    counter[31]_i_4_n_0
    SLICE_X3Y1           LUT5 (Prop_lut5_I3_O)        0.124     3.850 r  counter[4]_i_1/O
                         net (fo=1, routed)           0.000     3.850    counter[4]
    SLICE_X3Y1           FDCE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aux_clk_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            aux_clk_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE                         0.000     0.000 r  aux_clk_reg/C
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  aux_clk_reg/Q
                         net (fo=2, routed)           0.168     0.309    clk_out_OBUF
    SLICE_X1Y5           LUT5 (Prop_lut5_I4_O)        0.045     0.354 r  aux_clk_i_1/O
                         net (fo=1, routed)           0.000     0.354    aux_clk_i_1_n_0
    SLICE_X1Y5           FDCE                                         r  aux_clk_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.283%)  route 0.170ns (47.717%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[0]/Q
                         net (fo=34, routed)          0.170     0.311    counter_reg_n_0_[0]
    SLICE_X3Y3           LUT5 (Prop_lut5_I0_O)        0.045     0.356 r  counter[11]_i_1/O
                         net (fo=1, routed)           0.000     0.356    counter[11]
    SLICE_X3Y3           FDCE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.183ns (47.208%)  route 0.205ns (52.792%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[0]/Q
                         net (fo=34, routed)          0.205     0.346    counter_reg_n_0_[0]
    SLICE_X3Y3           LUT5 (Prop_lut5_I0_O)        0.042     0.388 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.388    counter[1]
    SLICE_X3Y3           FDCE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.186ns (47.614%)  route 0.205ns (52.386%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.141     0.141 f  counter_reg[0]/Q
                         net (fo=34, routed)          0.205     0.346    counter_reg_n_0_[0]
    SLICE_X3Y3           LUT4 (Prop_lut4_I3_O)        0.045     0.391 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.391    counter[0]
    SLICE_X3Y3           FDCE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.186ns (46.660%)  route 0.213ns (53.340%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[0]/Q
                         net (fo=34, routed)          0.213     0.354    counter_reg_n_0_[0]
    SLICE_X3Y2           LUT5 (Prop_lut5_I0_O)        0.045     0.399 r  counter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.399    counter[7]
    SLICE_X3Y2           FDCE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.186ns (45.310%)  route 0.225ns (54.690%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[0]/Q
                         net (fo=34, routed)          0.225     0.366    counter_reg_n_0_[0]
    SLICE_X3Y4           LUT5 (Prop_lut5_I0_O)        0.045     0.411 r  counter[15]_i_1/O
                         net (fo=1, routed)           0.000     0.411    counter[15]
    SLICE_X3Y4           FDCE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.186ns (42.105%)  route 0.256ns (57.895%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[0]/Q
                         net (fo=34, routed)          0.256     0.397    counter_reg_n_0_[0]
    SLICE_X3Y3           LUT5 (Prop_lut5_I0_O)        0.045     0.442 r  counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.442    counter[5]
    SLICE_X3Y3           FDCE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.443ns  (logic 0.186ns (42.010%)  route 0.257ns (57.990%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[0]/Q
                         net (fo=34, routed)          0.257     0.398    counter_reg_n_0_[0]
    SLICE_X3Y3           LUT5 (Prop_lut5_I0_O)        0.045     0.443 r  counter[9]_i_1/O
                         net (fo=1, routed)           0.000     0.443    counter[9]
    SLICE_X3Y3           FDCE                                         r  counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.472ns  (logic 0.186ns (39.438%)  route 0.286ns (60.562%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[0]/Q
                         net (fo=34, routed)          0.286     0.427    counter_reg_n_0_[0]
    SLICE_X3Y2           LUT5 (Prop_lut5_I0_O)        0.045     0.472 r  counter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.472    counter[6]
    SLICE_X3Y2           FDCE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.479ns  (logic 0.186ns (38.862%)  route 0.293ns (61.138%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[0]/Q
                         net (fo=34, routed)          0.293     0.434    counter_reg_n_0_[0]
    SLICE_X3Y1           LUT5 (Prop_lut5_I0_O)        0.045     0.479 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.479    counter[3]
    SLICE_X3Y1           FDCE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------





