#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Jan 18 14:49:48 2019
# Process ID: 18702
# Current directory: /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.runs/impl_1
# Command line: vivado -log Arty_Z7_20_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Arty_Z7_20_wrapper.tcl -notrace
# Log file: /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.runs/impl_1/Arty_Z7_20_wrapper.vdi
# Journal file: /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source Arty_Z7_20_wrapper.tcl -notrace
source /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/scripts/_full_init_pre.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/timothyduke/workspace/SeniorDesign/Debug/_sds/iprepo/repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/timothyduke/Documents/SDx/2018.2/data/ip/xilinx'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/timothyduke/Documents/SDx/2018.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/.local/dsa/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/timothyduke/Documents/SDx/2018.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/timothyduke/Documents/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1384.895 ; gain = 178.023 ; free physical = 558 ; free virtual = 5731
Command: link_design -top Arty_Z7_20_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_axi_gpio_0_0/Arty_Z7_20_axi_gpio_0_0.dcp' for cell 'Arty_Z7_20_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_axi_gpio_1_0/Arty_Z7_20_axi_gpio_1_0.dcp' for cell 'Arty_Z7_20_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_axi_gpio_2_0/Arty_Z7_20_axi_gpio_2_0.dcp' for cell 'Arty_Z7_20_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint '/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_axi_gpio_3_0/Arty_Z7_20_axi_gpio_3_0.dcp' for cell 'Arty_Z7_20_i/axi_gpio_3'
INFO: [Project 1-454] Reading design checkpoint '/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_axi_iic_0_0/Arty_Z7_20_axi_iic_0_0.dcp' for cell 'Arty_Z7_20_i/axi_iic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_clk_wiz_0_0/Arty_Z7_20_clk_wiz_0_0.dcp' for cell 'Arty_Z7_20_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_proc_sys_reset_0_0/Arty_Z7_20_proc_sys_reset_0_0.dcp' for cell 'Arty_Z7_20_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_proc_sys_reset_1_0/Arty_Z7_20_proc_sys_reset_1_0.dcp' for cell 'Arty_Z7_20_i/proc_sys_reset_1'
INFO: [Project 1-454] Reading design checkpoint '/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_proc_sys_reset_2_0/Arty_Z7_20_proc_sys_reset_2_0.dcp' for cell 'Arty_Z7_20_i/proc_sys_reset_2'
INFO: [Project 1-454] Reading design checkpoint '/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0.dcp' for cell 'Arty_Z7_20_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_rst_ps7_0_100M_0/Arty_Z7_20_rst_ps7_0_100M_0.dcp' for cell 'Arty_Z7_20_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_xlconcat_0_0/Arty_Z7_20_xlconcat_0_0.dcp' for cell 'Arty_Z7_20_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint '/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_xbar_0/Arty_Z7_20_xbar_0.dcp' for cell 'Arty_Z7_20_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_auto_pc_0/Arty_Z7_20_auto_pc_0.dcp' for cell 'Arty_Z7_20_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 89 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_axi_gpio_0_0/Arty_Z7_20_axi_gpio_0_0_board.xdc] for cell 'Arty_Z7_20_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_axi_gpio_0_0/Arty_Z7_20_axi_gpio_0_0_board.xdc] for cell 'Arty_Z7_20_i/axi_gpio_0/U0'
Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_axi_gpio_0_0/Arty_Z7_20_axi_gpio_0_0.xdc] for cell 'Arty_Z7_20_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_axi_gpio_0_0/Arty_Z7_20_axi_gpio_0_0.xdc] for cell 'Arty_Z7_20_i/axi_gpio_0/U0'
Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_axi_gpio_1_0/Arty_Z7_20_axi_gpio_1_0_board.xdc] for cell 'Arty_Z7_20_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_axi_gpio_1_0/Arty_Z7_20_axi_gpio_1_0_board.xdc] for cell 'Arty_Z7_20_i/axi_gpio_1/U0'
Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_axi_gpio_1_0/Arty_Z7_20_axi_gpio_1_0.xdc] for cell 'Arty_Z7_20_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_axi_gpio_1_0/Arty_Z7_20_axi_gpio_1_0.xdc] for cell 'Arty_Z7_20_i/axi_gpio_1/U0'
Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_axi_gpio_2_0/Arty_Z7_20_axi_gpio_2_0_board.xdc] for cell 'Arty_Z7_20_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_axi_gpio_2_0/Arty_Z7_20_axi_gpio_2_0_board.xdc] for cell 'Arty_Z7_20_i/axi_gpio_2/U0'
Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_axi_gpio_2_0/Arty_Z7_20_axi_gpio_2_0.xdc] for cell 'Arty_Z7_20_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_axi_gpio_2_0/Arty_Z7_20_axi_gpio_2_0.xdc] for cell 'Arty_Z7_20_i/axi_gpio_2/U0'
Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_axi_gpio_3_0/Arty_Z7_20_axi_gpio_3_0_board.xdc] for cell 'Arty_Z7_20_i/axi_gpio_3/U0'
Finished Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_axi_gpio_3_0/Arty_Z7_20_axi_gpio_3_0_board.xdc] for cell 'Arty_Z7_20_i/axi_gpio_3/U0'
Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_axi_gpio_3_0/Arty_Z7_20_axi_gpio_3_0.xdc] for cell 'Arty_Z7_20_i/axi_gpio_3/U0'
Finished Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_axi_gpio_3_0/Arty_Z7_20_axi_gpio_3_0.xdc] for cell 'Arty_Z7_20_i/axi_gpio_3/U0'
Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_axi_iic_0_0/Arty_Z7_20_axi_iic_0_0_board.xdc] for cell 'Arty_Z7_20_i/axi_iic_0/U0'
Finished Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_axi_iic_0_0/Arty_Z7_20_axi_iic_0_0_board.xdc] for cell 'Arty_Z7_20_i/axi_iic_0/U0'
Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_clk_wiz_0_0/Arty_Z7_20_clk_wiz_0_0_board.xdc] for cell 'Arty_Z7_20_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_clk_wiz_0_0/Arty_Z7_20_clk_wiz_0_0_board.xdc] for cell 'Arty_Z7_20_i/clk_wiz_0/inst'
Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_clk_wiz_0_0/Arty_Z7_20_clk_wiz_0_0.xdc] for cell 'Arty_Z7_20_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_clk_wiz_0_0/Arty_Z7_20_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_clk_wiz_0_0/Arty_Z7_20_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:18 ; elapsed = 00:00:38 . Memory (MB): peak = 2212.469 ; gain = 531.594 ; free physical = 136 ; free virtual = 5131
Finished Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_clk_wiz_0_0/Arty_Z7_20_clk_wiz_0_0.xdc] for cell 'Arty_Z7_20_i/clk_wiz_0/inst'
Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_proc_sys_reset_0_0/Arty_Z7_20_proc_sys_reset_0_0_board.xdc] for cell 'Arty_Z7_20_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_proc_sys_reset_0_0/Arty_Z7_20_proc_sys_reset_0_0_board.xdc] for cell 'Arty_Z7_20_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_proc_sys_reset_0_0/Arty_Z7_20_proc_sys_reset_0_0.xdc] for cell 'Arty_Z7_20_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_proc_sys_reset_0_0/Arty_Z7_20_proc_sys_reset_0_0.xdc] for cell 'Arty_Z7_20_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_proc_sys_reset_1_0/Arty_Z7_20_proc_sys_reset_1_0_board.xdc] for cell 'Arty_Z7_20_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_proc_sys_reset_1_0/Arty_Z7_20_proc_sys_reset_1_0_board.xdc] for cell 'Arty_Z7_20_i/proc_sys_reset_1/U0'
Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_proc_sys_reset_1_0/Arty_Z7_20_proc_sys_reset_1_0.xdc] for cell 'Arty_Z7_20_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_proc_sys_reset_1_0/Arty_Z7_20_proc_sys_reset_1_0.xdc] for cell 'Arty_Z7_20_i/proc_sys_reset_1/U0'
Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_proc_sys_reset_2_0/Arty_Z7_20_proc_sys_reset_2_0_board.xdc] for cell 'Arty_Z7_20_i/proc_sys_reset_2/U0'
Finished Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_proc_sys_reset_2_0/Arty_Z7_20_proc_sys_reset_2_0_board.xdc] for cell 'Arty_Z7_20_i/proc_sys_reset_2/U0'
Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_proc_sys_reset_2_0/Arty_Z7_20_proc_sys_reset_2_0.xdc] for cell 'Arty_Z7_20_i/proc_sys_reset_2/U0'
Finished Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_proc_sys_reset_2_0/Arty_Z7_20_proc_sys_reset_2_0.xdc] for cell 'Arty_Z7_20_i/proc_sys_reset_2/U0'
Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0.xdc] for cell 'Arty_Z7_20_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.393720 which will be rounded to 0.394 to ensure it is an integer multiple of 1 picosecond [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0.xdc:24]
WARNING: [Vivado 12-2489] -input_jitter contains time 0.206250 which will be rounded to 0.206 to ensure it is an integer multiple of 1 picosecond [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0.xdc:27]
Finished Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/Arty_Z7_20_processing_system7_0_0.xdc] for cell 'Arty_Z7_20_i/processing_system7_0/inst'
Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_rst_ps7_0_100M_0/Arty_Z7_20_rst_ps7_0_100M_0_board.xdc] for cell 'Arty_Z7_20_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_rst_ps7_0_100M_0/Arty_Z7_20_rst_ps7_0_100M_0_board.xdc] for cell 'Arty_Z7_20_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_rst_ps7_0_100M_0/Arty_Z7_20_rst_ps7_0_100M_0.xdc] for cell 'Arty_Z7_20_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_rst_ps7_0_100M_0/Arty_Z7_20_rst_ps7_0_100M_0.xdc] for cell 'Arty_Z7_20_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 36 instances

29 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:40 ; elapsed = 00:01:23 . Memory (MB): peak = 2388.555 ; gain = 1003.660 ; free physical = 183 ; free virtual = 5137
source /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/scripts/_full_init_post.tcl
Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/output/_user_impl_clk.xdc]
Finished Parsing XDC File [/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/output/_user_impl_clk.xdc]
source /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/scripts/_full_opt_pre.tcl
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 167 ; free virtual = 5121

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15eba6411

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 170 ; free virtual = 5125

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a7743bd7

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 173 ; free virtual = 5127
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 15e9b6cc4

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 173 ; free virtual = 5127
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 2 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1f371d477

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 173 ; free virtual = 5127
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 313 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1f371d477

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 164 ; free virtual = 5119
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1652a433a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 164 ; free virtual = 5119
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1652a433a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 164 ; free virtual = 5119
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 164 ; free virtual = 5119
Ending Logic Optimization Task | Checksum: 1652a433a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 164 ; free virtual = 5119

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1652a433a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 164 ; free virtual = 5119

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1652a433a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 164 ; free virtual = 5119
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
source /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/scripts/_full_opt_post.tcl
INFO: [runtcl-4] Executing : report_drc -file Arty_Z7_20_wrapper_drc_opted.rpt -pb Arty_Z7_20_wrapper_drc_opted.pb -rpx Arty_Z7_20_wrapper_drc_opted.rpx
Command: report_drc -file Arty_Z7_20_wrapper_drc_opted.rpt -pb Arty_Z7_20_wrapper_drc_opted.pb -rpx Arty_Z7_20_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.runs/impl_1/Arty_Z7_20_wrapper_drc_opted.rpt.
report_drc completed successfully
source /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/scripts/_full_place_pre.tcl
CRITICAL WARNING: [Vivado 12-4430] You are lowering the severity from an ERROR. This can potentially lead to board damage or other functionality issues on hardware. If this is not desired, please run 'reset_property SEVERITY [get_drc_checks HDPR-5]' to undo this change.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 145 ; free virtual = 5106
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9469a184

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 145 ; free virtual = 5106
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 145 ; free virtual = 5106

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6f823e4a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 138 ; free virtual = 5102

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16ae68e84

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 131 ; free virtual = 5097

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16ae68e84

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 131 ; free virtual = 5097
Phase 1 Placer Initialization | Checksum: 16ae68e84

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 131 ; free virtual = 5097

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: a45f9f8f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 124 ; free virtual = 5090

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 130 ; free virtual = 5077

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: d4e7a786

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 130 ; free virtual = 5077
Phase 2 Global Placement | Checksum: 13662569b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 132 ; free virtual = 5079

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13662569b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 132 ; free virtual = 5079

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 94152c18

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 132 ; free virtual = 5079

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14fdedeb4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 132 ; free virtual = 5079

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14fdedeb4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 132 ; free virtual = 5079

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1a2dd6205

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 129 ; free virtual = 5077

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 148af2df0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 129 ; free virtual = 5077

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 148af2df0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 129 ; free virtual = 5077
Phase 3 Detail Placement | Checksum: 148af2df0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 129 ; free virtual = 5077

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 17a609fc1

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 17a609fc1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 129 ; free virtual = 5078
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.814. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 9e07fec4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 130 ; free virtual = 5078
Phase 4.1 Post Commit Optimization | Checksum: 9e07fec4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 130 ; free virtual = 5078

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 9e07fec4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 131 ; free virtual = 5079

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 9e07fec4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 132 ; free virtual = 5080

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 8f20ab4c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 131 ; free virtual = 5079
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 8f20ab4c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 131 ; free virtual = 5079
Ending Placer Task | Checksum: 6c4eeed4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 146 ; free virtual = 5095
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 146 ; free virtual = 5095
source /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/scripts/_full_place_post.tcl
INFO: [runtcl-4] Executing : report_io -file Arty_Z7_20_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 135 ; free virtual = 5083
INFO: [runtcl-4] Executing : report_utilization -file Arty_Z7_20_wrapper_utilization_placed.rpt -pb Arty_Z7_20_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 145 ; free virtual = 5094
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Arty_Z7_20_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2388.555 ; gain = 0.000 ; free physical = 145 ; free virtual = 5093
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 3772a468 ConstDB: 0 ShapeSum: 34dc4a6c RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 959d9ea1

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 2428.199 ; gain = 39.645 ; free physical = 139 ; free virtual = 4970
Post Restoration Checksum: NetGraph: 1041e237 NumContArr: 855bbc6a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 959d9ea1

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 2428.199 ; gain = 39.645 ; free physical = 139 ; free virtual = 4969

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 959d9ea1

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 2428.199 ; gain = 39.645 ; free physical = 126 ; free virtual = 4939

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 959d9ea1

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 2428.199 ; gain = 39.645 ; free physical = 126 ; free virtual = 4939
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a754ba85

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 2441.242 ; gain = 52.688 ; free physical = 146 ; free virtual = 4932
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.833  | TNS=0.000  | WHS=-0.171 | THS=-45.282|

Phase 2 Router Initialization | Checksum: 132783b74

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 2441.242 ; gain = 52.688 ; free physical = 146 ; free virtual = 4932

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 193de1059

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 2441.242 ; gain = 52.688 ; free physical = 146 ; free virtual = 4931

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 285
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.528  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 13f306d14

Time (s): cpu = 00:00:44 ; elapsed = 00:00:28 . Memory (MB): peak = 2441.242 ; gain = 52.688 ; free physical = 142 ; free virtual = 4927

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.528  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 107455708

Time (s): cpu = 00:00:44 ; elapsed = 00:00:28 . Memory (MB): peak = 2441.242 ; gain = 52.688 ; free physical = 142 ; free virtual = 4928
Phase 4 Rip-up And Reroute | Checksum: 107455708

Time (s): cpu = 00:00:44 ; elapsed = 00:00:28 . Memory (MB): peak = 2441.242 ; gain = 52.688 ; free physical = 142 ; free virtual = 4928

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 12500dbc2

Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 2441.242 ; gain = 52.688 ; free physical = 142 ; free virtual = 4928
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.623  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 12500dbc2

Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 2441.242 ; gain = 52.688 ; free physical = 142 ; free virtual = 4928

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 12500dbc2

Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 2441.242 ; gain = 52.688 ; free physical = 142 ; free virtual = 4928
Phase 5 Delay and Skew Optimization | Checksum: 12500dbc2

Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 2441.242 ; gain = 52.688 ; free physical = 142 ; free virtual = 4928

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 127ecbedd

Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 2441.242 ; gain = 52.688 ; free physical = 142 ; free virtual = 4928
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.623  | TNS=0.000  | WHS=0.036  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: e435ce0a

Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 2441.242 ; gain = 52.688 ; free physical = 142 ; free virtual = 4928
Phase 6 Post Hold Fix | Checksum: e435ce0a

Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 2441.242 ; gain = 52.688 ; free physical = 142 ; free virtual = 4928

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.596717 %
  Global Horizontal Routing Utilization  = 0.824375 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: d9396e2f

Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 2441.242 ; gain = 52.688 ; free physical = 142 ; free virtual = 4928

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: d9396e2f

Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 2441.242 ; gain = 52.688 ; free physical = 142 ; free virtual = 4928

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 131626a65

Time (s): cpu = 00:00:46 ; elapsed = 00:00:29 . Memory (MB): peak = 2441.242 ; gain = 52.688 ; free physical = 142 ; free virtual = 4928

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.623  | TNS=0.000  | WHS=0.036  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 131626a65

Time (s): cpu = 00:00:46 ; elapsed = 00:00:29 . Memory (MB): peak = 2441.242 ; gain = 52.688 ; free physical = 142 ; free virtual = 4928
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:46 ; elapsed = 00:00:29 . Memory (MB): peak = 2441.242 ; gain = 52.688 ; free physical = 176 ; free virtual = 4962

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:32 . Memory (MB): peak = 2441.242 ; gain = 52.688 ; free physical = 176 ; free virtual = 4962
source /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/scripts/_full_route_post.tcl
--- DEBUG: clock frequency scaling is disabled for this flow, perform the normal timing check instead
--- DEBUG: get_timing_paths -quiet -slack_lesser_than 0
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2441.242 ; gain = 0.000 ; free physical = 166 ; free virtual = 4959
INFO: [Common 17-1381] The checkpoint '/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.runs/impl_1/Arty_Z7_20_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Arty_Z7_20_wrapper_drc_routed.rpt -pb Arty_Z7_20_wrapper_drc_routed.pb -rpx Arty_Z7_20_wrapper_drc_routed.rpx
Command: report_drc -file Arty_Z7_20_wrapper_drc_routed.rpt -pb Arty_Z7_20_wrapper_drc_routed.pb -rpx Arty_Z7_20_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.runs/impl_1/Arty_Z7_20_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Arty_Z7_20_wrapper_methodology_drc_routed.rpt -pb Arty_Z7_20_wrapper_methodology_drc_routed.pb -rpx Arty_Z7_20_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Arty_Z7_20_wrapper_methodology_drc_routed.rpt -pb Arty_Z7_20_wrapper_methodology_drc_routed.pb -rpx Arty_Z7_20_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.runs/impl_1/Arty_Z7_20_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Arty_Z7_20_wrapper_power_routed.rpt -pb Arty_Z7_20_wrapper_power_summary_routed.pb -rpx Arty_Z7_20_wrapper_power_routed.rpx
Command: report_power -file Arty_Z7_20_wrapper_power_routed.rpt -pb Arty_Z7_20_wrapper_power_summary_routed.pb -rpx Arty_Z7_20_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
93 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Arty_Z7_20_wrapper_route_status.rpt -pb Arty_Z7_20_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Arty_Z7_20_wrapper_timing_summary_routed.rpt -pb Arty_Z7_20_wrapper_timing_summary_routed.pb -rpx Arty_Z7_20_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [runtcl-4] Executing : report_incremental_reuse -file Arty_Z7_20_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file Arty_Z7_20_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Arty_Z7_20_wrapper_bus_skew_routed.rpt -pb Arty_Z7_20_wrapper_bus_skew_routed.pb -rpx Arty_Z7_20_wrapper_bus_skew_routed.rpx
Command: write_bitstream -force Arty_Z7_20_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Arty_Z7_20_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/timothyduke/workspace/SeniorDesign/Debug/_sds/p0/vivado/prj/prj.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Jan 18 14:52:56 2019. For additional details about this file, please refer to the WebTalk help file at /home/timothyduke/Documents/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2798.594 ; gain = 229.254 ; free physical = 445 ; free virtual = 4925
INFO: [Common 17-206] Exiting Vivado at Fri Jan 18 14:52:56 2019...
