{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615311991443 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615311991446 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar  9 12:46:31 2021 " "Processing started: Tue Mar  9 12:46:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615311991446 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615311991446 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ROBOCOL_FINAL -c ROBOCOL_FINAL " "Command: quartus_map --read_settings_files=on --write_settings_files=off ROBOCOL_FINAL -c ROBOCOL_FINAL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615311991447 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615311992005 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615311992005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_v/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file source_v/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "source_v/uart.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/uart.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615312006431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615312006431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_v/transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file source_v/transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmitter " "Found entity 1: transmitter" {  } { { "source_v/transmitter.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/transmitter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615312006432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615312006432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_v/TimerEspera.v 1 1 " "Found 1 design units, including 1 entities, in source file source_v/TimerEspera.v" { { "Info" "ISGN_ENTITY_NAME" "1 TimerEspera " "Found entity 1: TimerEspera" {  } { { "source_v/TimerEspera.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/TimerEspera.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615312006433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615312006433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_v/StateMachineTx.v 1 1 " "Found 1 design units, including 1 entities, in source file source_v/StateMachineTx.v" { { "Info" "ISGN_ENTITY_NAME" "1 StateMachineTX " "Found entity 1: StateMachineTX" {  } { { "source_v/StateMachineTx.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/StateMachineTx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615312006434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615312006434 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "SH_REG Shift Register.v(15) " "Verilog Module Declaration warning at Shift Register.v(15): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"SH_REG\"" {  } { { "source_v/Shift Register.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/Shift Register.v" 15 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615312006434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_v/Shift Register.v 1 1 " "Found 1 design units, including 1 entities, in source file source_v/Shift Register.v" { { "Info" "ISGN_ENTITY_NAME" "1 SH_REG " "Found entity 1: SH_REG" {  } { { "source_v/Shift Register.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/Shift Register.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615312006435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615312006435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_v/RPM.v 1 1 " "Found 1 design units, including 1 entities, in source file source_v/RPM.v" { { "Info" "ISGN_ENTITY_NAME" "1 RPM " "Found entity 1: RPM" {  } { { "source_v/RPM.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/RPM.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615312006435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615312006435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_v/ROBOCOL_FINAL.v 1 1 " "Found 1 design units, including 1 entities, in source file source_v/ROBOCOL_FINAL.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROBOCOL_FINAL " "Found entity 1: ROBOCOL_FINAL" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615312006436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615312006436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_v/receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file source_v/receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Found entity 1: receiver" {  } { { "source_v/receiver.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/receiver.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615312006437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615312006437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_v/Prescaller.v 1 1 " "Found 1 design units, including 1 entities, in source file source_v/Prescaller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Prescaller " "Found entity 1: Prescaller" {  } { { "source_v/Prescaller.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/Prescaller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615312006438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615312006438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_v/PID_control.v 1 1 " "Found 1 design units, including 1 entities, in source file source_v/PID_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 PID_control " "Found entity 1: PID_control" {  } { { "source_v/PID_control.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/PID_control.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615312006439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615312006439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_v/mux1a2.v 1 1 " "Found 1 design units, including 1 entities, in source file source_v/mux1a2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1a2 " "Found entity 1: mux1a2" {  } { { "source_v/mux1a2.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/mux1a2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615312006439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615312006439 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux source_v/mux.v " "Entity \"mux\" obtained from \"source_v/mux.v\" instead of from Quartus Prime megafunction library" {  } { { "source_v/mux.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/mux.v" 2 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1615312006440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_v/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file source_v/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "source_v/mux.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/mux.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615312006440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615312006440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_v/moduloPWM.v 1 1 " "Found 1 design units, including 1 entities, in source file source_v/moduloPWM.v" { { "Info" "ISGN_ENTITY_NAME" "1 moduloPWM " "Found entity 1: moduloPWM" {  } { { "source_v/moduloPWM.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/moduloPWM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615312006441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615312006441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_v/moduloEnableMotores.v 1 1 " "Found 1 design units, including 1 entities, in source file source_v/moduloEnableMotores.v" { { "Info" "ISGN_ENTITY_NAME" "1 moduloEnableMotores " "Found entity 1: moduloEnableMotores" {  } { { "source_v/moduloEnableMotores.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/moduloEnableMotores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615312006441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615312006441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_v/Encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file source_v/Encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Encoder " "Found entity 1: Encoder" {  } { { "source_v/Encoder.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/Encoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615312006442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615312006442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_v/Detector_Mensajes_10.v 1 1 " "Found 1 design units, including 1 entities, in source file source_v/Detector_Mensajes_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 Detector_Mensajes_10 " "Found entity 1: Detector_Mensajes_10" {  } { { "source_v/Detector_Mensajes_10.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/Detector_Mensajes_10.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615312006443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615312006443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_v/Detector_Mensajes_01.v 1 1 " "Found 1 design units, including 1 entities, in source file source_v/Detector_Mensajes_01.v" { { "Info" "ISGN_ENTITY_NAME" "1 Detector_Mensajes_01 " "Found entity 1: Detector_Mensajes_01" {  } { { "source_v/Detector_Mensajes_01.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/Detector_Mensajes_01.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615312006444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615312006444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_v/Detector_Mensajes.v 1 1 " "Found 1 design units, including 1 entities, in source file source_v/Detector_Mensajes.v" { { "Info" "ISGN_ENTITY_NAME" "1 Detector_Mensajes " "Found entity 1: Detector_Mensajes" {  } { { "source_v/Detector_Mensajes.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/Detector_Mensajes.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615312006444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615312006444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_v/DeBounce1.v 1 1 " "Found 1 design units, including 1 entities, in source file source_v/DeBounce1.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce1 " "Found entity 1: DeBounce1" {  } { { "source_v/DeBounce1.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/DeBounce1.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615312006445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615312006445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_v/CreadorMensajeCompleto.v 1 1 " "Found 1 design units, including 1 entities, in source file source_v/CreadorMensajeCompleto.v" { { "Info" "ISGN_ENTITY_NAME" "1 CreadorMensajeCompleto " "Found entity 1: CreadorMensajeCompleto" {  } { { "source_v/CreadorMensajeCompleto.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/CreadorMensajeCompleto.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615312006446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615312006446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_v/creacion_mensaje.v 1 1 " "Found 1 design units, including 1 entities, in source file source_v/creacion_mensaje.v" { { "Info" "ISGN_ENTITY_NAME" "1 creacion_mensaje " "Found entity 1: creacion_mensaje" {  } { { "source_v/creacion_mensaje.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/creacion_mensaje.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615312006447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615312006447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_v/ConvBCD.v 0 0 " "Found 0 design units, including 0 entities, in source file source_v/ConvBCD.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615312006447 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ControlSDI.v(78) " "Verilog HDL information at ControlSDI.v(78): always construct contains both blocking and non-blocking assignments" {  } { { "source_v/ControlSDI.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ControlSDI.v" 78 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1615312006448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_v/ControlSDI.v 1 1 " "Found 1 design units, including 1 entities, in source file source_v/ControlSDI.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlSDI " "Found entity 1: ControlSDI" {  } { { "source_v/ControlSDI.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ControlSDI.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615312006448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615312006448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_v/contador.v 1 1 " "Found 1 design units, including 1 entities, in source file source_v/contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "source_v/contador.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/contador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615312006449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615312006449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_v/CompMensaje.v 1 1 " "Found 1 design units, including 1 entities, in source file source_v/CompMensaje.v" { { "Info" "ISGN_ENTITY_NAME" "1 Composicion_Mensaje " "Found entity 1: Composicion_Mensaje" {  } { { "source_v/CompMensaje.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/CompMensaje.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615312006450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615312006450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_v/BinBCD.v 1 1 " "Found 1 design units, including 1 entities, in source file source_v/BinBCD.v" { { "Info" "ISGN_ENTITY_NAME" "1 Binary_to_BCD " "Found entity 1: Binary_to_BCD" {  } { { "source_v/BinBCD.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/BinBCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615312006450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615312006450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_v/baud_rate_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file source_v/baud_rate_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud_rate_gen " "Found entity 1: baud_rate_gen" {  } { { "source_v/baud_rate_gen.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/baud_rate_gen.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615312006451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615312006451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_v/ADC_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file source_v/ADC_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_interface " "Found entity 1: ADC_interface" {  } { { "source_v/ADC_interface.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ADC_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615312006452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615312006452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_v/A2Bin.v 1 1 " "Found 1 design units, including 1 entities, in source file source_v/A2Bin.v" { { "Info" "ISGN_ENTITY_NAME" "1 A2Bin " "Found entity 1: A2Bin" {  } { { "source_v/A2Bin.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/A2Bin.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615312006453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615312006453 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ROBOCOL_FINAL " "Elaborating entity \"ROBOCOL_FINAL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1615312006524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:mux1 " "Elaborating entity \"mux\" for hierarchy \"mux:mux1\"" {  } { { "source_v/ROBOCOL_FINAL.v" "mux1" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615312006587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CreadorMensajeCompleto CreadorMensajeCompleto:MensajeCompleto1 " "Elaborating entity \"CreadorMensajeCompleto\" for hierarchy \"CreadorMensajeCompleto:MensajeCompleto1\"" {  } { { "source_v/ROBOCOL_FINAL.v" "MensajeCompleto1" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615312006589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "creacion_mensaje CreadorMensajeCompleto:MensajeCompleto1\|creacion_mensaje:mensaje_corriente1 " "Elaborating entity \"creacion_mensaje\" for hierarchy \"CreadorMensajeCompleto:MensajeCompleto1\|creacion_mensaje:mensaje_corriente1\"" {  } { { "source_v/CreadorMensajeCompleto.v" "mensaje_corriente1" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/CreadorMensajeCompleto.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615312006593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Binary_to_BCD CreadorMensajeCompleto:MensajeCompleto1\|creacion_mensaje:mensaje_corriente1\|Binary_to_BCD:Bin_BCD " "Elaborating entity \"Binary_to_BCD\" for hierarchy \"CreadorMensajeCompleto:MensajeCompleto1\|creacion_mensaje:mensaje_corriente1\|Binary_to_BCD:Bin_BCD\"" {  } { { "source_v/creacion_mensaje.v" "Bin_BCD" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/creacion_mensaje.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615312006595 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 BinBCD.v(81) " "Verilog HDL assignment warning at BinBCD.v(81): truncated value with size 32 to match size of target (8)" {  } { { "source_v/BinBCD.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/BinBCD.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615312006597 "|ROBOCOL_FINAL|CreadorMensajeCompleto:MensajeCompleto1|creacion_mensaje:mensaje_corriente1|Binary_to_BCD:Bin_BCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BinBCD.v(94) " "Verilog HDL assignment warning at BinBCD.v(94): truncated value with size 32 to match size of target (4)" {  } { { "source_v/BinBCD.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/BinBCD.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615312006597 "|ROBOCOL_FINAL|CreadorMensajeCompleto:MensajeCompleto1|creacion_mensaje:mensaje_corriente1|Binary_to_BCD:Bin_BCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BinBCD.v(111) " "Verilog HDL assignment warning at BinBCD.v(111): truncated value with size 32 to match size of target (4)" {  } { { "source_v/BinBCD.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/BinBCD.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615312006597 "|ROBOCOL_FINAL|CreadorMensajeCompleto:MensajeCompleto1|creacion_mensaje:mensaje_corriente1|Binary_to_BCD:Bin_BCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Composicion_Mensaje CreadorMensajeCompleto:MensajeCompleto1\|creacion_mensaje:mensaje_corriente1\|Composicion_Mensaje:Comp_Mensaje " "Elaborating entity \"Composicion_Mensaje\" for hierarchy \"CreadorMensajeCompleto:MensajeCompleto1\|creacion_mensaje:mensaje_corriente1\|Composicion_Mensaje:Comp_Mensaje\"" {  } { { "source_v/creacion_mensaje.v" "Comp_Mensaje" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/creacion_mensaje.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615312006598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A2Bin CreadorMensajeCompleto:MensajeCompleto1\|A2Bin:A2Bin_rpm1 " "Elaborating entity \"A2Bin\" for hierarchy \"CreadorMensajeCompleto:MensajeCompleto1\|A2Bin:A2Bin_rpm1\"" {  } { { "source_v/CreadorMensajeCompleto.v" "A2Bin_rpm1" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/CreadorMensajeCompleto.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615312006626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateMachineTX StateMachineTX:StateMach1 " "Elaborating entity \"StateMachineTX\" for hierarchy \"StateMachineTX:StateMach1\"" {  } { { "source_v/ROBOCOL_FINAL.v" "StateMach1" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615312006629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimerEspera TimerEspera:Timer1 " "Elaborating entity \"TimerEspera\" for hierarchy \"TimerEspera:Timer1\"" {  } { { "source_v/ROBOCOL_FINAL.v" "Timer1" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615312006631 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 TimerEspera.v(28) " "Verilog HDL assignment warning at TimerEspera.v(28): truncated value with size 32 to match size of target (31)" {  } { { "source_v/TimerEspera.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/TimerEspera.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615312006633 "|ROBOCOL_FINAL|TimerEspera:Timer1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SH_REG SH_REG:SH_REG1 " "Elaborating entity \"SH_REG\" for hierarchy \"SH_REG:SH_REG1\"" {  } { { "source_v/ROBOCOL_FINAL.v" "SH_REG1" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615312006635 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Shift Register.v(66) " "Verilog HDL assignment warning at Shift Register.v(66): truncated value with size 32 to match size of target (8)" {  } { { "source_v/Shift Register.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/Shift Register.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615312006645 "|ROBOCOL_FINAL|SH_REG:SH_REG1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:uartModule " "Elaborating entity \"uart\" for hierarchy \"uart:uartModule\"" {  } { { "source_v/ROBOCOL_FINAL.v" "uartModule" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615312006645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_rate_gen uart:uartModule\|baud_rate_gen:uart_baud " "Elaborating entity \"baud_rate_gen\" for hierarchy \"uart:uartModule\|baud_rate_gen:uart_baud\"" {  } { { "source_v/uart.v" "uart_baud" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/uart.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615312006647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmitter uart:uartModule\|transmitter:uart_tx " "Elaborating entity \"transmitter\" for hierarchy \"uart:uartModule\|transmitter:uart_tx\"" {  } { { "source_v/uart.v" "uart_tx" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/uart.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615312006648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receiver uart:uartModule\|receiver:uart_rx " "Elaborating entity \"receiver\" for hierarchy \"uart:uartModule\|receiver:uart_rx\"" {  } { { "source_v/uart.v" "uart_rx" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/uart.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615312006649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Detector_Mensajes Detector_Mensajes:detectorIzquierda " "Elaborating entity \"Detector_Mensajes\" for hierarchy \"Detector_Mensajes:detectorIzquierda\"" {  } { { "source_v/ROBOCOL_FINAL.v" "detectorIzquierda" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615312006651 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Detector_Mensajes.v(64) " "Verilog HDL assignment warning at Detector_Mensajes.v(64): truncated value with size 32 to match size of target (8)" {  } { { "source_v/Detector_Mensajes.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/Detector_Mensajes.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615312006652 "|ROBOCOL_FINAL|Detector_Mensajes:detectorIzquierda"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Detector_Mensajes.v(74) " "Verilog HDL assignment warning at Detector_Mensajes.v(74): truncated value with size 32 to match size of target (2)" {  } { { "source_v/Detector_Mensajes.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/Detector_Mensajes.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615312006652 "|ROBOCOL_FINAL|Detector_Mensajes:detectorIzquierda"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeBounce1 DeBounce1:DB1_MA " "Elaborating entity \"DeBounce1\" for hierarchy \"DeBounce1:DB1_MA\"" {  } { { "source_v/ROBOCOL_FINAL.v" "DB1_MA" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615312006653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Encoder Encoder:Encoder1 " "Elaborating entity \"Encoder\" for hierarchy \"Encoder:Encoder1\"" {  } { { "source_v/ROBOCOL_FINAL.v" "Encoder1" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615312006657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Prescaller Prescaller:Prescaller5ms " "Elaborating entity \"Prescaller\" for hierarchy \"Prescaller:Prescaller5ms\"" {  } { { "source_v/ROBOCOL_FINAL.v" "Prescaller5ms" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615312006662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador Prescaller:Prescaller5ms\|contador:pos_edge_counter " "Elaborating entity \"contador\" for hierarchy \"Prescaller:Prescaller5ms\|contador:pos_edge_counter\"" {  } { { "source_v/Prescaller.v" "pos_edge_counter" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/Prescaller.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615312006663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RPM RPM:RPM1 " "Elaborating entity \"RPM\" for hierarchy \"RPM:RPM1\"" {  } { { "source_v/ROBOCOL_FINAL.v" "RPM1" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615312006664 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 16 RPM.v(17) " "Verilog HDL assignment warning at RPM.v(17): truncated value with size 36 to match size of target (16)" {  } { { "source_v/RPM.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/RPM.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615312006666 "|ROBOCOL_FINAL|RPM:RPM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PID_control PID_control:PID_control1 " "Elaborating entity \"PID_control\" for hierarchy \"PID_control:PID_control1\"" {  } { { "source_v/ROBOCOL_FINAL.v" "PID_control1" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615312006669 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 8 PID_control.v(40) " "Verilog HDL assignment warning at PID_control.v(40): truncated value with size 36 to match size of target (8)" {  } { { "source_v/PID_control.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/PID_control.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615312006670 "|ROBOCOL_FINAL|PID_control:PID_control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 8 PID_control.v(42) " "Verilog HDL assignment warning at PID_control.v(42): truncated value with size 36 to match size of target (8)" {  } { { "source_v/PID_control.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/PID_control.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615312006671 "|ROBOCOL_FINAL|PID_control:PID_control1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloPWM moduloPWM:PWM1 " "Elaborating entity \"moduloPWM\" for hierarchy \"moduloPWM:PWM1\"" {  } { { "source_v/ROBOCOL_FINAL.v" "PWM1" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615312006676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Detector_Mensajes_01 Detector_Mensajes_01:detectorEnable " "Elaborating entity \"Detector_Mensajes_01\" for hierarchy \"Detector_Mensajes_01:detectorEnable\"" {  } { { "source_v/ROBOCOL_FINAL.v" "detectorEnable" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615312006685 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Detector_Mensajes_01.v(64) " "Verilog HDL assignment warning at Detector_Mensajes_01.v(64): truncated value with size 32 to match size of target (8)" {  } { { "source_v/Detector_Mensajes_01.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/Detector_Mensajes_01.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615312006686 "|ROBOCOL_FINAL|Detector_Mensajes_01:detectorEnable"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloEnableMotores moduloEnableMotores:enMot1 " "Elaborating entity \"moduloEnableMotores\" for hierarchy \"moduloEnableMotores:enMot1\"" {  } { { "source_v/ROBOCOL_FINAL.v" "enMot1" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615312006687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_interface ADC_interface:ADC_MODULE " "Elaborating entity \"ADC_interface\" for hierarchy \"ADC_interface:ADC_MODULE\"" {  } { { "source_v/ROBOCOL_FINAL.v" "ADC_MODULE" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615312006689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlSDI ADC_interface:ADC_MODULE\|ControlSDI:ctSDI1 " "Elaborating entity \"ControlSDI\" for hierarchy \"ADC_interface:ADC_MODULE\|ControlSDI:ctSDI1\"" {  } { { "source_v/ADC_interface.v" "ctSDI1" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ADC_interface.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615312006693 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 contadorBajada 32 28 " "Port \"ordered port 2\" on the entity instantiation of \"contadorBajada\" is connected to a signal of width 32. The formal width of the signal in the module is 28.  The extra bits will be ignored." {  } { { "source_v/moduloPWM.v" "contadorBajada" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/moduloPWM.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1615312007110 "|ROBOCOL_FINAL|moduloPWM:PWM1|contador:contadorBajada"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 contadorSubida 32 28 " "Port \"ordered port 2\" on the entity instantiation of \"contadorSubida\" is connected to a signal of width 32. The formal width of the signal in the module is 28.  The extra bits will be ignored." {  } { { "source_v/moduloPWM.v" "contadorSubida" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/moduloPWM.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1615312007110 "|ROBOCOL_FINAL|moduloPWM:PWM1|contador:contadorSubida"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 contadorBajada 32 28 " "Port \"ordered port 2\" on the entity instantiation of \"contadorBajada\" is connected to a signal of width 32. The formal width of the signal in the module is 28.  The extra bits will be ignored." {  } { { "source_v/moduloPWM.v" "contadorBajada" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/moduloPWM.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1615312007111 "|ROBOCOL_FINAL|moduloPWM:PWM1|contador:contadorBajada"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 contadorSubida 32 28 " "Port \"ordered port 2\" on the entity instantiation of \"contadorSubida\" is connected to a signal of width 32. The formal width of the signal in the module is 28.  The extra bits will be ignored." {  } { { "source_v/moduloPWM.v" "contadorSubida" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/moduloPWM.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1615312007111 "|ROBOCOL_FINAL|moduloPWM:PWM1|contador:contadorSubida"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 contadorBajada 32 28 " "Port \"ordered port 2\" on the entity instantiation of \"contadorBajada\" is connected to a signal of width 32. The formal width of the signal in the module is 28.  The extra bits will be ignored." {  } { { "source_v/moduloPWM.v" "contadorBajada" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/moduloPWM.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1615312007111 "|ROBOCOL_FINAL|moduloPWM:PWM1|contador:contadorBajada"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 contadorSubida 32 28 " "Port \"ordered port 2\" on the entity instantiation of \"contadorSubida\" is connected to a signal of width 32. The formal width of the signal in the module is 28.  The extra bits will be ignored." {  } { { "source_v/moduloPWM.v" "contadorSubida" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/moduloPWM.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1615312007111 "|ROBOCOL_FINAL|moduloPWM:PWM1|contador:contadorSubida"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 contadorBajada 32 28 " "Port \"ordered port 2\" on the entity instantiation of \"contadorBajada\" is connected to a signal of width 32. The formal width of the signal in the module is 28.  The extra bits will be ignored." {  } { { "source_v/moduloPWM.v" "contadorBajada" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/moduloPWM.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1615312007112 "|ROBOCOL_FINAL|moduloPWM:PWM1|contador:contadorBajada"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 contadorSubida 32 28 " "Port \"ordered port 2\" on the entity instantiation of \"contadorSubida\" is connected to a signal of width 32. The formal width of the signal in the module is 28.  The extra bits will be ignored." {  } { { "source_v/moduloPWM.v" "contadorSubida" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/moduloPWM.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1615312007112 "|ROBOCOL_FINAL|moduloPWM:PWM1|contador:contadorSubida"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 contadorBajada 32 28 " "Port \"ordered port 2\" on the entity instantiation of \"contadorBajada\" is connected to a signal of width 32. The formal width of the signal in the module is 28.  The extra bits will be ignored." {  } { { "source_v/moduloPWM.v" "contadorBajada" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/moduloPWM.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1615312007112 "|ROBOCOL_FINAL|moduloPWM:PWM1|contador:contadorBajada"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 contadorSubida 32 28 " "Port \"ordered port 2\" on the entity instantiation of \"contadorSubida\" is connected to a signal of width 32. The formal width of the signal in the module is 28.  The extra bits will be ignored." {  } { { "source_v/moduloPWM.v" "contadorSubida" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/moduloPWM.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1615312007113 "|ROBOCOL_FINAL|moduloPWM:PWM1|contador:contadorSubida"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "18 " "Inferred 18 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "PID_control:PID_control1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"PID_control:PID_control1\|Div0\"" {  } { { "source_v/PID_control.v" "Div0" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/PID_control.v" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615312011052 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "PID_control:PID_control1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"PID_control:PID_control1\|Div1\"" {  } { { "source_v/PID_control.v" "Div1" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/PID_control.v" 42 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615312011052 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "PID_control:PID_control2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"PID_control:PID_control2\|Div0\"" {  } { { "source_v/PID_control.v" "Div0" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/PID_control.v" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615312011052 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "PID_control:PID_control2\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"PID_control:PID_control2\|Div1\"" {  } { { "source_v/PID_control.v" "Div1" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/PID_control.v" 42 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615312011052 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "PID_control:PID_control3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"PID_control:PID_control3\|Div0\"" {  } { { "source_v/PID_control.v" "Div0" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/PID_control.v" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615312011052 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "PID_control:PID_control3\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"PID_control:PID_control3\|Div1\"" {  } { { "source_v/PID_control.v" "Div1" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/PID_control.v" 42 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615312011052 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "PID_control:PID_control4\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"PID_control:PID_control4\|Div0\"" {  } { { "source_v/PID_control.v" "Div0" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/PID_control.v" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615312011052 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "PID_control:PID_control4\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"PID_control:PID_control4\|Div1\"" {  } { { "source_v/PID_control.v" "Div1" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/PID_control.v" 42 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615312011052 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "PID_control:PID_control5\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"PID_control:PID_control5\|Div0\"" {  } { { "source_v/PID_control.v" "Div0" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/PID_control.v" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615312011052 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "PID_control:PID_control5\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"PID_control:PID_control5\|Div1\"" {  } { { "source_v/PID_control.v" "Div1" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/PID_control.v" 42 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615312011052 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "PID_control:PID_control6\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"PID_control:PID_control6\|Div0\"" {  } { { "source_v/PID_control.v" "Div0" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/PID_control.v" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615312011052 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "PID_control:PID_control6\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"PID_control:PID_control6\|Div1\"" {  } { { "source_v/PID_control.v" "Div1" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/PID_control.v" 42 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615312011052 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RPM:RPM1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RPM:RPM1\|Div0\"" {  } { { "source_v/RPM.v" "Div0" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/RPM.v" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615312011052 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RPM:RPM2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RPM:RPM2\|Div0\"" {  } { { "source_v/RPM.v" "Div0" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/RPM.v" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615312011052 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RPM:RPM3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RPM:RPM3\|Div0\"" {  } { { "source_v/RPM.v" "Div0" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/RPM.v" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615312011052 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RPM:RPM4\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RPM:RPM4\|Div0\"" {  } { { "source_v/RPM.v" "Div0" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/RPM.v" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615312011052 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RPM:RPM5\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RPM:RPM5\|Div0\"" {  } { { "source_v/RPM.v" "Div0" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/RPM.v" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615312011052 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RPM:RPM6\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RPM:RPM6\|Div0\"" {  } { { "source_v/RPM.v" "Div0" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/RPM.v" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615312011052 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1615312011052 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PID_control:PID_control1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"PID_control:PID_control1\|lpm_divide:Div0\"" {  } { { "source_v/PID_control.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/PID_control.v" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615312011134 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PID_control:PID_control1\|lpm_divide:Div0 " "Instantiated megafunction \"PID_control:PID_control1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 36 " "Parameter \"LPM_WIDTHN\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615312011134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615312011134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615312011134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615312011134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615312011134 ""}  } { { "source_v/PID_control.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/PID_control.v" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615312011134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ipo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ipo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ipo " "Found entity 1: lpm_divide_ipo" {  } { { "db/lpm_divide_ipo.tdf" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/db/lpm_divide_ipo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615312011193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615312011193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_rbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_rbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_rbg " "Found entity 1: abs_divider_rbg" {  } { { "db/abs_divider_rbg.tdf" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/db/abs_divider_rbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615312011200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615312011200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_60f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_60f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_60f " "Found entity 1: alt_u_div_60f" {  } { { "db/alt_u_div_60f.tdf" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/db/alt_u_div_60f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615312011251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615312011251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_nn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_nn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_nn9 " "Found entity 1: lpm_abs_nn9" {  } { { "db/lpm_abs_nn9.tdf" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/db/lpm_abs_nn9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615312011272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615312011272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_8p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_8p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_8p9 " "Found entity 1: lpm_abs_8p9" {  } { { "db/lpm_abs_8p9.tdf" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/db/lpm_abs_8p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615312011278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615312011278 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PID_control:PID_control1\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"PID_control:PID_control1\|lpm_divide:Div1\"" {  } { { "source_v/PID_control.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/PID_control.v" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615312011286 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PID_control:PID_control1\|lpm_divide:Div1 " "Instantiated megafunction \"PID_control:PID_control1\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 36 " "Parameter \"LPM_WIDTHN\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615312011286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615312011286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615312011286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615312011286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615312011286 ""}  } { { "source_v/PID_control.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/PID_control.v" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615312011286 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RPM:RPM1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"RPM:RPM1\|lpm_divide:Div0\"" {  } { { "source_v/RPM.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/RPM.v" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615312011441 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RPM:RPM1\|lpm_divide:Div0 " "Instantiated megafunction \"RPM:RPM1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 36 " "Parameter \"LPM_WIDTHN\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615312011441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 15 " "Parameter \"LPM_WIDTHD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615312011441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615312011441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615312011441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615312011441 ""}  } { { "source_v/RPM.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/RPM.v" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615312011441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0ro.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0ro.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0ro " "Found entity 1: lpm_divide_0ro" {  } { { "db/lpm_divide_0ro.tdf" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/db/lpm_divide_0ro.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615312011496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615312011496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_9dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_9dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_9dg " "Found entity 1: abs_divider_9dg" {  } { { "db/abs_divider_9dg.tdf" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/db/abs_divider_9dg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615312011504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615312011504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_23f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_23f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_23f " "Found entity 1: alt_u_div_23f" {  } { { "db/alt_u_div_23f.tdf" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/db/alt_u_div_23f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615312011585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615312011585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_5p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_5p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_5p9 " "Found entity 1: lpm_abs_5p9" {  } { { "db/lpm_abs_5p9.tdf" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/db/lpm_abs_5p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615312011615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615312011615 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1615312014869 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0GPIO\[12\] " "Inserted always-enabled tri-state buffer between \"GPIO_0GPIO\[12\]\" and its non-tri-state driver." {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1615312015267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0GPIO\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO_0GPIO\[13\]\" and its non-tri-state driver." {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1615312015267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0GPIO\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO_0GPIO\[14\]\" and its non-tri-state driver." {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1615312015267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0GPIO\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO_0GPIO\[15\]\" and its non-tri-state driver." {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1615312015267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0GPIO\[16\] " "Inserted always-enabled tri-state buffer between \"GPIO_0GPIO\[16\]\" and its non-tri-state driver." {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1615312015267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0GPIO\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO_0GPIO\[17\]\" and its non-tri-state driver." {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1615312015267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0GPIO\[18\] " "Inserted always-enabled tri-state buffer between \"GPIO_0GPIO\[18\]\" and its non-tri-state driver." {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1615312015267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0GPIO\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO_0GPIO\[19\]\" and its non-tri-state driver." {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1615312015267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0GPIO\[20\] " "Inserted always-enabled tri-state buffer between \"GPIO_0GPIO\[20\]\" and its non-tri-state driver." {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1615312015267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0GPIO\[21\] " "Inserted always-enabled tri-state buffer between \"GPIO_0GPIO\[21\]\" and its non-tri-state driver." {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1615312015267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0GPIO\[22\] " "Inserted always-enabled tri-state buffer between \"GPIO_0GPIO\[22\]\" and its non-tri-state driver." {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1615312015267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0GPIO\[23\] " "Inserted always-enabled tri-state buffer between \"GPIO_0GPIO\[23\]\" and its non-tri-state driver." {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1615312015267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0GPIO\[24\] " "Inserted always-enabled tri-state buffer between \"GPIO_0GPIO\[24\]\" and its non-tri-state driver." {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1615312015267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0GPIO\[25\] " "Inserted always-enabled tri-state buffer between \"GPIO_0GPIO\[25\]\" and its non-tri-state driver." {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1615312015267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0GPIO\[26\] " "Inserted always-enabled tri-state buffer between \"GPIO_0GPIO\[26\]\" and its non-tri-state driver." {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1615312015267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0GPIO\[27\] " "Inserted always-enabled tri-state buffer between \"GPIO_0GPIO\[27\]\" and its non-tri-state driver." {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1615312015267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0GPIO\[28\] " "Inserted always-enabled tri-state buffer between \"GPIO_0GPIO\[28\]\" and its non-tri-state driver." {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1615312015267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0GPIO\[29\] " "Inserted always-enabled tri-state buffer between \"GPIO_0GPIO\[29\]\" and its non-tri-state driver." {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1615312015267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0GPIO\[30\] " "Inserted always-enabled tri-state buffer between \"GPIO_0GPIO\[30\]\" and its non-tri-state driver." {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1615312015267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0GPIO\[31\] " "Inserted always-enabled tri-state buffer between \"GPIO_0GPIO\[31\]\" and its non-tri-state driver." {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1615312015267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0GPIO\[32\] " "Inserted always-enabled tri-state buffer between \"GPIO_0GPIO\[32\]\" and its non-tri-state driver." {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1615312015267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0GPIO\[33\] " "Inserted always-enabled tri-state buffer between \"GPIO_0GPIO\[33\]\" and its non-tri-state driver." {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1615312015267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0GPIO\[34\] " "Inserted always-enabled tri-state buffer between \"GPIO_0GPIO\[34\]\" and its non-tri-state driver." {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1615312015267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0GPIO\[35\] " "Inserted always-enabled tri-state buffer between \"GPIO_0GPIO\[35\]\" and its non-tri-state driver." {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1615312015267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1GPIO\[30\] " "Inserted always-enabled tri-state buffer between \"GPIO_1GPIO\[30\]\" and its non-tri-state driver." {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1615312015267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1GPIO\[31\] " "Inserted always-enabled tri-state buffer between \"GPIO_1GPIO\[31\]\" and its non-tri-state driver." {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1615312015267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1GPIO\[32\] " "Inserted always-enabled tri-state buffer between \"GPIO_1GPIO\[32\]\" and its non-tri-state driver." {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1615312015267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1GPIO\[33\] " "Inserted always-enabled tri-state buffer between \"GPIO_1GPIO\[33\]\" and its non-tri-state driver." {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1615312015267 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1615312015267 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0GPIO\[0\] " "bidirectional pin \"GPIO_0GPIO\[0\]\" has no driver" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1615312015268 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0GPIO\[1\] " "bidirectional pin \"GPIO_0GPIO\[1\]\" has no driver" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1615312015268 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0GPIO\[2\] " "bidirectional pin \"GPIO_0GPIO\[2\]\" has no driver" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1615312015268 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0GPIO\[3\] " "bidirectional pin \"GPIO_0GPIO\[3\]\" has no driver" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1615312015268 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0GPIO\[4\] " "bidirectional pin \"GPIO_0GPIO\[4\]\" has no driver" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1615312015268 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0GPIO\[5\] " "bidirectional pin \"GPIO_0GPIO\[5\]\" has no driver" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1615312015268 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0GPIO\[6\] " "bidirectional pin \"GPIO_0GPIO\[6\]\" has no driver" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1615312015268 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0GPIO\[7\] " "bidirectional pin \"GPIO_0GPIO\[7\]\" has no driver" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1615312015268 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0GPIO\[8\] " "bidirectional pin \"GPIO_0GPIO\[8\]\" has no driver" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1615312015268 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0GPIO\[9\] " "bidirectional pin \"GPIO_0GPIO\[9\]\" has no driver" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1615312015268 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0GPIO\[10\] " "bidirectional pin \"GPIO_0GPIO\[10\]\" has no driver" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1615312015268 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0GPIO\[11\] " "bidirectional pin \"GPIO_0GPIO\[11\]\" has no driver" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1615312015268 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1GPIO\[0\] " "bidirectional pin \"GPIO_1GPIO\[0\]\" has no driver" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1615312015268 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1GPIO\[1\] " "bidirectional pin \"GPIO_1GPIO\[1\]\" has no driver" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1615312015268 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1GPIO\[2\] " "bidirectional pin \"GPIO_1GPIO\[2\]\" has no driver" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1615312015268 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1615312015268 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1615312015268 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1615312015268 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1615312015268 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1615312015268 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1615312015268 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1615312015268 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1615312015268 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1615312015268 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1615312015268 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1615312015268 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1615312015268 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1615312015268 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1615312015268 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1615312015268 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1615312015268 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1615312015268 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1GPIO\[9\] " "bidirectional pin \"GPIO_1GPIO\[9\]\" has no driver" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1615312015268 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1GPIO\[10\] " "bidirectional pin \"GPIO_1GPIO\[10\]\" has no driver" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1615312015268 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1GPIO\[11\] " "bidirectional pin \"GPIO_1GPIO\[11\]\" has no driver" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1615312015268 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1GPIO\[12\] " "bidirectional pin \"GPIO_1GPIO\[12\]\" has no driver" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1615312015268 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1GPIO\[13\] " "bidirectional pin \"GPIO_1GPIO\[13\]\" has no driver" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1615312015268 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1GPIO\[14\] " "bidirectional pin \"GPIO_1GPIO\[14\]\" has no driver" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1615312015268 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1GPIO\[15\] " "bidirectional pin \"GPIO_1GPIO\[15\]\" has no driver" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1615312015268 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1GPIO\[34\] " "bidirectional pin \"GPIO_1GPIO\[34\]\" has no driver" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1615312015268 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1GPIO\[35\] " "bidirectional pin \"GPIO_1GPIO\[35\]\" has no driver" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1615312015268 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1615312015268 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1GPIO\[3\] GND pin " "The pin \"GPIO_1GPIO\[3\]\" is fed by GND" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 25 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1615312015269 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1GPIO\[4\] GND pin " "The pin \"GPIO_1GPIO\[4\]\" is fed by GND" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 25 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1615312015269 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1GPIO\[5\] GND pin " "The pin \"GPIO_1GPIO\[5\]\" is fed by GND" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 25 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1615312015269 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1GPIO\[6\] GND pin " "The pin \"GPIO_1GPIO\[6\]\" is fed by GND" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 25 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1615312015269 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1GPIO\[7\] GND pin " "The pin \"GPIO_1GPIO\[7\]\" is fed by GND" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 25 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1615312015269 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1GPIO\[8\] GND pin " "The pin \"GPIO_1GPIO\[8\]\" is fed by GND" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 25 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1615312015269 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1GPIO\[16\] GND pin " "The pin \"GPIO_1GPIO\[16\]\" is fed by GND" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 25 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1615312015269 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1GPIO\[17\] GND pin " "The pin \"GPIO_1GPIO\[17\]\" is fed by GND" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 25 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1615312015269 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1GPIO\[18\] GND pin " "The pin \"GPIO_1GPIO\[18\]\" is fed by GND" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 25 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1615312015269 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1GPIO\[19\] GND pin " "The pin \"GPIO_1GPIO\[19\]\" is fed by GND" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 25 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1615312015269 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1GPIO\[20\] GND pin " "The pin \"GPIO_1GPIO\[20\]\" is fed by GND" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 25 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1615312015269 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1GPIO\[21\] GND pin " "The pin \"GPIO_1GPIO\[21\]\" is fed by GND" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 25 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1615312015269 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1GPIO\[22\] GND pin " "The pin \"GPIO_1GPIO\[22\]\" is fed by GND" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 25 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1615312015269 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1GPIO\[23\] GND pin " "The pin \"GPIO_1GPIO\[23\]\" is fed by GND" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 25 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1615312015269 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1GPIO\[24\] GND pin " "The pin \"GPIO_1GPIO\[24\]\" is fed by GND" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 25 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1615312015269 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1GPIO\[25\] GND pin " "The pin \"GPIO_1GPIO\[25\]\" is fed by GND" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 25 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1615312015269 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1GPIO\[26\] GND pin " "The pin \"GPIO_1GPIO\[26\]\" is fed by GND" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 25 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1615312015269 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1GPIO\[27\] GND pin " "The pin \"GPIO_1GPIO\[27\]\" is fed by GND" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 25 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1615312015269 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1GPIO\[28\] GND pin " "The pin \"GPIO_1GPIO\[28\]\" is fed by GND" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 25 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1615312015269 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1GPIO\[29\] GND pin " "The pin \"GPIO_1GPIO\[29\]\" is fed by GND" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 25 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1615312015269 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1615312015269 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0GPIO\[12\]~synth " "Node \"GPIO_0GPIO\[12\]~synth\"" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615312026516 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0GPIO\[13\]~synth " "Node \"GPIO_0GPIO\[13\]~synth\"" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615312026516 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0GPIO\[14\]~synth " "Node \"GPIO_0GPIO\[14\]~synth\"" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615312026516 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0GPIO\[15\]~synth " "Node \"GPIO_0GPIO\[15\]~synth\"" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615312026516 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0GPIO\[16\]~synth " "Node \"GPIO_0GPIO\[16\]~synth\"" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615312026516 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0GPIO\[17\]~synth " "Node \"GPIO_0GPIO\[17\]~synth\"" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615312026516 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0GPIO\[18\]~synth " "Node \"GPIO_0GPIO\[18\]~synth\"" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615312026516 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0GPIO\[19\]~synth " "Node \"GPIO_0GPIO\[19\]~synth\"" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615312026516 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0GPIO\[20\]~synth " "Node \"GPIO_0GPIO\[20\]~synth\"" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615312026516 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0GPIO\[21\]~synth " "Node \"GPIO_0GPIO\[21\]~synth\"" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615312026516 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0GPIO\[22\]~synth " "Node \"GPIO_0GPIO\[22\]~synth\"" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615312026516 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0GPIO\[23\]~synth " "Node \"GPIO_0GPIO\[23\]~synth\"" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615312026516 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0GPIO\[24\]~synth " "Node \"GPIO_0GPIO\[24\]~synth\"" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615312026516 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0GPIO\[25\]~synth " "Node \"GPIO_0GPIO\[25\]~synth\"" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615312026516 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0GPIO\[26\]~synth " "Node \"GPIO_0GPIO\[26\]~synth\"" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615312026516 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0GPIO\[27\]~synth " "Node \"GPIO_0GPIO\[27\]~synth\"" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615312026516 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0GPIO\[28\]~synth " "Node \"GPIO_0GPIO\[28\]~synth\"" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615312026516 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0GPIO\[29\]~synth " "Node \"GPIO_0GPIO\[29\]~synth\"" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615312026516 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0GPIO\[30\]~synth " "Node \"GPIO_0GPIO\[30\]~synth\"" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615312026516 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0GPIO\[31\]~synth " "Node \"GPIO_0GPIO\[31\]~synth\"" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615312026516 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0GPIO\[32\]~synth " "Node \"GPIO_0GPIO\[32\]~synth\"" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615312026516 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0GPIO\[33\]~synth " "Node \"GPIO_0GPIO\[33\]~synth\"" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615312026516 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0GPIO\[34\]~synth " "Node \"GPIO_0GPIO\[34\]~synth\"" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615312026516 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0GPIO\[35\]~synth " "Node \"GPIO_0GPIO\[35\]~synth\"" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615312026516 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1GPIO\[30\]~synth " "Node \"GPIO_1GPIO\[30\]~synth\"" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615312026516 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1GPIO\[31\]~synth " "Node \"GPIO_1GPIO\[31\]~synth\"" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615312026516 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1GPIO\[32\]~synth " "Node \"GPIO_1GPIO\[32\]~synth\"" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615312026516 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1GPIO\[33\]~synth " "Node \"GPIO_1GPIO\[33\]~synth\"" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615312026516 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1615312026516 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615312026517 "|ROBOCOL_FINAL|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615312026517 "|ROBOCOL_FINAL|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1615312026517 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1615312027443 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "76 " "76 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1615312033962 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/franz/Documents/TESIS/Robocol_HW_SW/ROBOCOL_FINAL.map.smsg " "Generated suppressed messages file /home/franz/Documents/TESIS/Robocol_HW_SW/ROBOCOL_FINAL.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615312034506 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1615312036019 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615312036019 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK2_50 " "No output dependent on input pin \"FPGA_CLK2_50\"" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615312037285 "|ROBOCOL_FINAL|FPGA_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK3_50 " "No output dependent on input pin \"FPGA_CLK3_50\"" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615312037285 "|ROBOCOL_FINAL|FPGA_CLK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615312037285 "|ROBOCOL_FINAL|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615312037285 "|ROBOCOL_FINAL|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615312037285 "|ROBOCOL_FINAL|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615312037285 "|ROBOCOL_FINAL|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "source_v/ROBOCOL_FINAL.v" "" { Text "/home/franz/Documents/TESIS/Robocol_HW_SW/source_v/ROBOCOL_FINAL.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615312037285 "|ROBOCOL_FINAL|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1615312037285 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19012 " "Implemented 19012 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1615312037345 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1615312037345 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "89 " "Implemented 89 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1615312037345 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18884 " "Implemented 18884 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1615312037345 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "18 " "Implemented 18 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1615312037345 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1615312037345 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 157 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 157 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1157 " "Peak virtual memory: 1157 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615312037410 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar  9 12:47:17 2021 " "Processing ended: Tue Mar  9 12:47:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615312037410 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615312037410 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615312037410 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615312037410 ""}
