$comment
	File created using the following command:
		vcd file FourBitcarryLookaheadAdder.msim.vcd -direction
$end
$date
	Wed Oct 16 20:50:41 2013
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module FourBitcarryLookaheadAdder_vlg_vec_tst $end
$var reg 4 ! A [3:0] $end
$var reg 4 " B [3:0] $end
$var reg 1 # C_IN $end
$var wire 1 $ C_OUT $end
$var wire 1 % S [3] $end
$var wire 1 & S [2] $end
$var wire 1 ' S [1] $end
$var wire 1 ( S [0] $end
$var wire 1 ) sampler $end
$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 C_OUT~output_o $end
$var wire 1 1 S[3]~output_o $end
$var wire 1 2 S[2]~output_o $end
$var wire 1 3 S[1]~output_o $end
$var wire 1 4 S[0]~output_o $end
$var wire 1 5 B[3]~input_o $end
$var wire 1 6 A[3]~input_o $end
$var wire 1 7 B[2]~input_o $end
$var wire 1 8 A[2]~input_o $end
$var wire 1 9 A[1]~input_o $end
$var wire 1 : A[0]~input_o $end
$var wire 1 ; C_IN~input_o $end
$var wire 1 < B[0]~input_o $end
$var wire 1 = inst33~0_combout $end
$var wire 1 > inst42~0_combout $end
$var wire 1 ? inst44|inst1~combout $end
$var wire 1 @ inst3|inst1~combout $end
$var wire 1 A B[1]~input_o $end
$var wire 1 B inst2|inst1~combout $end
$var wire 1 C inst|inst1~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000 !
b1000 "
0#
1$
0(
0'
0&
0%
x)
0*
1+
x,
1-
1.
1/
10
01
02
03
04
15
16
07
08
09
0:
0;
0<
0=
1>
0?
0@
0A
0B
0C
$end
#1000000
