$date
	Fri Dec  2 02:04:40 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module psShiftReg_testbench $end
$var wire 1 ! serialOut $end
$var reg 1 " clk $end
$var reg 1 # load $end
$var reg 10 $ parallelIn [9:0] $end
$var reg 1 % rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # load $end
$var wire 10 & parallelIn [9:0] $end
$var wire 1 % rst $end
$var wire 1 ! serialOut $end
$var reg 10 ' data [9:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
bx &
1%
bx $
x#
0"
0!
$end
#5
b1110010100 $
b1110010100 &
1#
0%
1"
#10
0"
#15
0#
b1110010100 '
1"
#20
0"
#25
b111001010 '
1"
#30
0"
#35
1!
b11100101 '
1"
#40
0"
#45
0!
b1110010 '
1"
#50
0"
#55
1!
b111001 '
1"
#60
0"
#65
0!
b11100 '
1"
#70
0"
#75
b1110 '
1"
#80
0"
#85
1!
b111 '
1"
#90
0"
#95
b11 '
1"
#100
0"
#105
b1 '
1"
#110
0"
#115
0!
b1001011100 $
b1001011100 &
b0 '
1"
#120
0"
#125
1#
1"
#130
0"
#135
b1001011100 '
1"
#140
0"
#145
1"
