{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 26 21:56:21 2015 " "Info: Processing started: Thu Mar 26 21:56:21 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off xulie -c xulie " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off xulie -c xulie" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xulie_top.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file xulie_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xulie_top-behave " "Info: Found design unit 1: xulie_top-behave" {  } { { "xulie_top.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie_top.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 xulie_top " "Info: Found entity 1: xulie_top" {  } { { "xulie_top.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie_top.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg-seg_function " "Info: Found design unit 1: seg-seg_function" {  } { { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 seg " "Info: Found entity 1: seg" {  } { { "seg.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/seg.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_seq.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file m_seq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m_seq-one " "Info: Found design unit 1: m_seq-one" {  } { { "m_seq.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/m_seq.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 m_seq " "Info: Found entity 1: m_seq" {  } { { "m_seq.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/m_seq.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xulie.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file xulie.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xulie-BEHAV " "Info: Found design unit 1: xulie-BEHAV" {  } { { "xulie.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 xulie " "Info: Found entity 1: xulie" {  } { { "xulie.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "xulie_top " "Info: Elaborating entity \"xulie_top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xulie xulie:u1 " "Info: Elaborating entity \"xulie\" for hierarchy \"xulie:u1\"" {  } { { "xulie_top.vhd" "u1" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie_top.vhd" 60 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_seq m_seq:u2 " "Info: Elaborating entity \"m_seq\" for hierarchy \"m_seq:u2\"" {  } { { "xulie_top.vhd" "u2" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie_top.vhd" 70 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp m_seq.vhd(17) " "Warning (10631): VHDL Process Statement warning at m_seq.vhd(17): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "m_seq.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/m_seq.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg seg:u3 " "Info: Elaborating entity \"seg\" for hierarchy \"seg:u3\"" {  } { { "xulie_top.vhd" "u3" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie_top.vhd" 75 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "m_seq.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/m_seq.vhd" 14 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "seg_duan\[7\] VCC " "Warning (13410): Pin \"seg_duan\[7\]\" is stuck at VCC" {  } { { "xulie_top.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie_top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg_wei\[3\] VCC " "Warning (13410): Pin \"seg_wei\[3\]\" is stuck at VCC" {  } { { "xulie_top.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie_top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg_wei\[4\] VCC " "Warning (13410): Pin \"seg_wei\[4\]\" is stuck at VCC" {  } { { "xulie_top.vhd" "" { Text "G:/project/two/基于FPGA的序列检测器/新建文件夹/xulie_top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "129 " "Info: Implemented 129 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Info: Implemented 29 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "89 " "Info: Implemented 89 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 26 21:56:27 2015 " "Info: Processing ended: Thu Mar 26 21:56:27 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
