
*** Running vivado
    with args -log p2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source p2.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source p2.tcl -notrace
Command: synth_design -top p2 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10108 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 309.262 ; gain = 78.344
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'p2' [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/p2.v:23]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/clock_divider.v:3]
	Parameter div bound to: 20000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (1#1) [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/clock_divider.v:3]
INFO: [Synth 8-638] synthesizing module 'counter_ring_4' [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/counter_ring_4.v:3]
INFO: [Synth 8-256] done synthesizing module 'counter_ring_4' (2#1) [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/counter_ring_4.v:3]
INFO: [Synth 8-638] synthesizing module 'pipeline' [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/pipeline.v:23]
INFO: [Synth 8-638] synthesizing module 'PC' [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-256] done synthesizing module 'PC' (3#1) [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-638] synthesizing module 'Instruction_Memory' [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/Instruction_Memory.v:23]
	Parameter size bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Instruction_Memory' (4#1) [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/Instruction_Memory.v:23]
INFO: [Synth 8-638] synthesizing module 'Control' [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-256] done synthesizing module 'Control' (5#1) [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-638] synthesizing module 'register' [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/register.v:24]
INFO: [Synth 8-256] done synthesizing module 'register' (6#1) [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/register.v:24]
INFO: [Synth 8-638] synthesizing module 'sign_extention' [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/sign_extention.v:23]
INFO: [Synth 8-256] done synthesizing module 'sign_extention' (7#1) [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/sign_extention.v:23]
INFO: [Synth 8-638] synthesizing module 'Mux_3_1_32bit' [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/Mux_3_1_32bit.v:3]
	Parameter size bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Mux_3_1_32bit' (8#1) [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/Mux_3_1_32bit.v:3]
INFO: [Synth 8-638] synthesizing module 'IF_ID' [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/IF_ID.v:3]
INFO: [Synth 8-256] done synthesizing module 'IF_ID' (9#1) [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/IF_ID.v:3]
INFO: [Synth 8-638] synthesizing module 'ID_EX' [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/ID_EX.v:23]
INFO: [Synth 8-256] done synthesizing module 'ID_EX' (10#1) [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/ID_EX.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU_control' [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/ALU_control.v:3]
INFO: [Synth 8-226] default block is never used [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/ALU_control.v:10]
INFO: [Synth 8-256] done synthesizing module 'ALU_control' (11#1) [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/ALU_control.v:3]
INFO: [Synth 8-638] synthesizing module 'ALU' [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALU' (12#1) [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-638] synthesizing module 'EX_MEM' [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/EX_MEM.v:3]
INFO: [Synth 8-256] done synthesizing module 'EX_MEM' (13#1) [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/EX_MEM.v:3]
INFO: [Synth 8-638] synthesizing module 'data_memory' [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/data_memory.v:23]
	Parameter nums bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_memory' (14#1) [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-638] synthesizing module 'MEM_WB' [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/MEM_WB.v:3]
INFO: [Synth 8-256] done synthesizing module 'MEM_WB' (15#1) [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/MEM_WB.v:3]
INFO: [Synth 8-638] synthesizing module 'Hazard_Detection' [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/Hazard_Detection.v:3]
INFO: [Synth 8-256] done synthesizing module 'Hazard_Detection' (16#1) [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/Hazard_Detection.v:3]
INFO: [Synth 8-638] synthesizing module 'forwarding_unit' [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/forwarding_unit.v:23]
INFO: [Synth 8-256] done synthesizing module 'forwarding_unit' (17#1) [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/forwarding_unit.v:23]
WARNING: [Synth 8-3848] Net wbmemread in module/entity pipeline does not have driver. [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/pipeline.v:49]
INFO: [Synth 8-256] done synthesizing module 'pipeline' (18#1) [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/pipeline.v:23]
INFO: [Synth 8-638] synthesizing module 'fourbit_ssd_num' [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/fourbit_ssd_num.v:3]
INFO: [Synth 8-226] default block is never used [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/fourbit_ssd_num.v:9]
INFO: [Synth 8-256] done synthesizing module 'fourbit_ssd_num' (19#1) [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/fourbit_ssd_num.v:3]
WARNING: [Synth 8-567] referenced signal 'temp1' should be on the sensitivity list [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/p2.v:51]
WARNING: [Synth 8-567] referenced signal 'temp2' should be on the sensitivity list [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/p2.v:51]
WARNING: [Synth 8-567] referenced signal 'temp3' should be on the sensitivity list [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/p2.v:51]
WARNING: [Synth 8-567] referenced signal 'temp4' should be on the sensitivity list [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/p2.v:51]
INFO: [Synth 8-256] done synthesizing module 'p2' (20#1) [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/p2.v:23]
WARNING: [Synth 8-3331] design forwarding_unit has unconnected port ID_EX_Rd[4]
WARNING: [Synth 8-3331] design forwarding_unit has unconnected port ID_EX_Rd[3]
WARNING: [Synth 8-3331] design forwarding_unit has unconnected port ID_EX_Rd[2]
WARNING: [Synth 8-3331] design forwarding_unit has unconnected port ID_EX_Rd[1]
WARNING: [Synth 8-3331] design forwarding_unit has unconnected port ID_EX_Rd[0]
WARNING: [Synth 8-3331] design forwarding_unit has unconnected port ID_EX_MemWrite
WARNING: [Synth 8-3331] design forwarding_unit has unconnected port ID_EX_RegWrite
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 349.340 ; gain = 118.422
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ForwardingUnit:MEM_WB_MemRead to constant 0 [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/pipeline.v:218]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 349.340 ; gain = 118.422
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/constrs_1/new/p2.xdc]
Finished Parsing XDC File [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/constrs_1/new/p2.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/constrs_1/new/p2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/p2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/p2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 647.293 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 647.293 ; gain = 416.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 647.293 ; gain = 416.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 647.293 ; gain = 416.375
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "clk_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element MemtoReg_reg was removed.  [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/Control.v:50]
INFO: [Synth 8-5587] ROM size for "RegDst" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "Jump" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Beq" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Bne" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemRead" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "ALUSrc" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "RegWrite" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "ALUOp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "control" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/ALU.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'RegDst_reg' [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/Control.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'Jump_reg' [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/Control.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'Beq_reg' [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/Control.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'Bne_reg' [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/Control.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'MemRead_reg' [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/Control.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'MemWrite_reg' [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/Control.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrc_reg' [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/Control.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'RegWrite_reg' [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/Control.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'ALUOp_reg' [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/Control.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'control_reg' [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/ALU_control.v:12]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 647.293 ; gain = 416.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 10    
	               18 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	  65 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 4     
	   7 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module p2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module counter_ring_4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Instruction_Memory 
Detailed RTL Component Info : 
+---Muxes : 
	  65 Input     32 Bit        Muxes := 1     
Module Control 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      2 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 8     
Module Mux_3_1_32bit 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module IF_ID 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ID_EX 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module ALU_control 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
Module EX_MEM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module data_memory 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MEM_WB 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Hazard_Detection 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module forwarding_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
Module pipeline 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'pipeline_register/IDEX/EX_MemtoReg_reg' into 'pipeline_register/IDEX/EX_MemRead_reg' [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/ID_EX.v:73]
INFO: [Synth 8-4471] merging register 'pipeline_register/EXMEM/MEM_MemRead_reg' into 'pipeline_register/EXMEM/MEM_MemtoReg_reg' [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/EX_MEM.v:35]
WARNING: [Synth 8-6014] Unused sequential element pipeline_register/IDEX/EX_MemtoReg_reg was removed.  [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/ID_EX.v:73]
WARNING: [Synth 8-6014] Unused sequential element pipeline_register/EXMEM/MEM_MemRead_reg was removed.  [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/EX_MEM.v:35]
INFO: [Synth 8-5546] ROM "clockDivider/clk_1" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element pipeline_register/pc/pc_out_reg was removed.  [D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/PC.v:34]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_5)
INFO: [Synth 8-3886] merging instance 'pipeline_register/IDEX/EX_SignExImm_reg[11]' (FDE) to 'pipeline_register/IDEX/EX_Rd_reg[0]'
INFO: [Synth 8-3886] merging instance 'pipeline_register/IDEX/EX_SignExImm_reg[12]' (FDE) to 'pipeline_register/IDEX/EX_Rd_reg[1]'
INFO: [Synth 8-3886] merging instance 'pipeline_register/IDEX/EX_SignExImm_reg[13]' (FDE) to 'pipeline_register/IDEX/EX_Rd_reg[2]'
INFO: [Synth 8-3886] merging instance 'pipeline_register/IDEX/EX_SignExImm_reg[14]' (FDE) to 'pipeline_register/IDEX/EX_Rd_reg[3]'
INFO: [Synth 8-3886] merging instance 'pipeline_register/IDEX/EX_SignExImm_reg[15]' (FDE) to 'pipeline_register/IDEX/EX_SignExImm_reg[16]'
INFO: [Synth 8-3886] merging instance 'pipeline_register/IDEX/EX_SignExImm_reg[16]' (FDE) to 'pipeline_register/IDEX/EX_SignExImm_reg[17]'
INFO: [Synth 8-3886] merging instance 'pipeline_register/IDEX/EX_SignExImm_reg[17]' (FDE) to 'pipeline_register/IDEX/EX_SignExImm_reg[18]'
INFO: [Synth 8-3886] merging instance 'pipeline_register/IDEX/EX_SignExImm_reg[18]' (FDE) to 'pipeline_register/IDEX/EX_SignExImm_reg[19]'
INFO: [Synth 8-3886] merging instance 'pipeline_register/IDEX/EX_SignExImm_reg[19]' (FDE) to 'pipeline_register/IDEX/EX_SignExImm_reg[20]'
INFO: [Synth 8-3886] merging instance 'pipeline_register/IDEX/EX_SignExImm_reg[20]' (FDE) to 'pipeline_register/IDEX/EX_SignExImm_reg[21]'
INFO: [Synth 8-3886] merging instance 'pipeline_register/IDEX/EX_SignExImm_reg[21]' (FDE) to 'pipeline_register/IDEX/EX_SignExImm_reg[22]'
INFO: [Synth 8-3886] merging instance 'pipeline_register/IDEX/EX_SignExImm_reg[22]' (FDE) to 'pipeline_register/IDEX/EX_SignExImm_reg[23]'
INFO: [Synth 8-3886] merging instance 'pipeline_register/IDEX/EX_SignExImm_reg[23]' (FDE) to 'pipeline_register/IDEX/EX_SignExImm_reg[24]'
INFO: [Synth 8-3886] merging instance 'pipeline_register/IDEX/EX_SignExImm_reg[24]' (FDE) to 'pipeline_register/IDEX/EX_SignExImm_reg[25]'
INFO: [Synth 8-3886] merging instance 'pipeline_register/IDEX/EX_SignExImm_reg[25]' (FDE) to 'pipeline_register/IDEX/EX_SignExImm_reg[26]'
INFO: [Synth 8-3886] merging instance 'pipeline_register/IDEX/EX_SignExImm_reg[26]' (FDE) to 'pipeline_register/IDEX/EX_SignExImm_reg[27]'
INFO: [Synth 8-3886] merging instance 'pipeline_register/IDEX/EX_SignExImm_reg[27]' (FDE) to 'pipeline_register/IDEX/EX_SignExImm_reg[28]'
INFO: [Synth 8-3886] merging instance 'pipeline_register/IDEX/EX_SignExImm_reg[28]' (FDE) to 'pipeline_register/IDEX/EX_SignExImm_reg[29]'
INFO: [Synth 8-3886] merging instance 'pipeline_register/IDEX/EX_SignExImm_reg[29]' (FDE) to 'pipeline_register/IDEX/EX_SignExImm_reg[30]'
INFO: [Synth 8-3886] merging instance 'pipeline_register/IDEX/EX_SignExImm_reg[30]' (FDE) to 'pipeline_register/IDEX/EX_SignExImm_reg[31]'
INFO: [Synth 8-3886] merging instance 'pipeline_register/IDEX/EX_SignExImm_reg[31]' (FDE) to 'pipeline_register/IDEX/EX_Rd_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline_register/ALUControl/control_reg[3] )
INFO: [Synth 8-3886] merging instance 'pipeline_register/IFID/ID_Instuction_reg[30]' (FDRE) to 'pipeline_register/IFID/ID_Instuction_reg[7]'
INFO: [Synth 8-3886] merging instance 'pipeline_register/IFID/ID_Instuction_reg[31]' (FDRE) to 'pipeline_register/IFID/ID_Instuction_reg[26]'
INFO: [Synth 8-3886] merging instance 'pipeline_register/IFID/ID_Instuction_reg[14]' (FDRE) to 'pipeline_register/IFID/ID_Instuction_reg[7]'
INFO: [Synth 8-3886] merging instance 'pipeline_register/IFID/ID_Instuction_reg[10]' (FDRE) to 'pipeline_register/IFID/ID_Instuction_reg[7]'
INFO: [Synth 8-3886] merging instance 'pipeline_register/IFID/ID_Instuction_reg[13]' (FDRE) to 'pipeline_register/IFID/ID_Instuction_reg[22]'
INFO: [Synth 8-3886] merging instance 'pipeline_register/IFID/ID_Instuction_reg[7]' (FDRE) to 'pipeline_register/IFID/ID_Instuction_reg[8]'
INFO: [Synth 8-3886] merging instance 'pipeline_register/IFID/ID_Instuction_reg[8]' (FDRE) to 'pipeline_register/IFID/ID_Instuction_reg[9]'
INFO: [Synth 8-3886] merging instance 'pipeline_register/IFID/ID_Instuction_reg[9]' (FDRE) to 'pipeline_register/IFID/ID_Instuction_reg[18]'
INFO: [Synth 8-3886] merging instance 'pipeline_register/IDEX/EX_Rd_reg[3]' (FDE) to 'pipeline_register/IDEX/EX_SignExImm_reg[7]'
INFO: [Synth 8-3886] merging instance 'pipeline_register/IDEX/EX_Rd_reg[2]' (FDE) to 'pipeline_register/IDEX/EX_Rs_reg[1]'
INFO: [Synth 8-3886] merging instance 'pipeline_register/IDEX/EX_Rt_reg[2]' (FDE) to 'pipeline_register/IDEX/EX_SignExImm_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline_register/IFID/ID_Instuction_reg[18] )
INFO: [Synth 8-3886] merging instance 'pipeline_register/IDEX/EX_SignExImm_reg[8]' (FDE) to 'pipeline_register/IDEX/EX_SignExImm_reg[7]'
INFO: [Synth 8-3886] merging instance 'pipeline_register/IDEX/EX_SignExImm_reg[9]' (FDE) to 'pipeline_register/IDEX/EX_SignExImm_reg[7]'
INFO: [Synth 8-3886] merging instance 'pipeline_register/IDEX/EX_SignExImm_reg[10]' (FDE) to 'pipeline_register/IDEX/EX_SignExImm_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline_register/IDEX/EX_SignExImm_reg[7] )
WARNING: [Synth 8-3332] Sequential element (pipeline_register/control/RegDst_reg) is unused and will be removed from module p2.
WARNING: [Synth 8-3332] Sequential element (pipeline_register/control/Jump_reg) is unused and will be removed from module p2.
WARNING: [Synth 8-3332] Sequential element (pipeline_register/control/Beq_reg) is unused and will be removed from module p2.
WARNING: [Synth 8-3332] Sequential element (pipeline_register/control/Bne_reg) is unused and will be removed from module p2.
WARNING: [Synth 8-3332] Sequential element (pipeline_register/control/MemRead_reg) is unused and will be removed from module p2.
WARNING: [Synth 8-3332] Sequential element (pipeline_register/control/MemWrite_reg) is unused and will be removed from module p2.
WARNING: [Synth 8-3332] Sequential element (pipeline_register/control/ALUSrc_reg) is unused and will be removed from module p2.
WARNING: [Synth 8-3332] Sequential element (pipeline_register/control/RegWrite_reg) is unused and will be removed from module p2.
WARNING: [Synth 8-3332] Sequential element (pipeline_register/control/ALUOp_reg[1]) is unused and will be removed from module p2.
WARNING: [Synth 8-3332] Sequential element (pipeline_register/control/ALUOp_reg[0]) is unused and will be removed from module p2.
WARNING: [Synth 8-3332] Sequential element (pipeline_register/ALUControl/control_reg[3]) is unused and will be removed from module p2.
WARNING: [Synth 8-3332] Sequential element (pipeline_register/IFID/ID_PC_plus_4_reg[31]) is unused and will be removed from module p2.
WARNING: [Synth 8-3332] Sequential element (pipeline_register/IFID/ID_PC_plus_4_reg[30]) is unused and will be removed from module p2.
WARNING: [Synth 8-3332] Sequential element (pipeline_register/IFID/ID_PC_plus_4_reg[29]) is unused and will be removed from module p2.
WARNING: [Synth 8-3332] Sequential element (pipeline_register/IFID/ID_PC_plus_4_reg[28]) is unused and will be removed from module p2.
WARNING: [Synth 8-3332] Sequential element (pipeline_register/IFID/ID_PC_plus_4_reg[27]) is unused and will be removed from module p2.
WARNING: [Synth 8-3332] Sequential element (pipeline_register/IFID/ID_PC_plus_4_reg[26]) is unused and will be removed from module p2.
WARNING: [Synth 8-3332] Sequential element (pipeline_register/IFID/ID_PC_plus_4_reg[25]) is unused and will be removed from module p2.
WARNING: [Synth 8-3332] Sequential element (pipeline_register/IFID/ID_PC_plus_4_reg[24]) is unused and will be removed from module p2.
WARNING: [Synth 8-3332] Sequential element (pipeline_register/IFID/ID_PC_plus_4_reg[23]) is unused and will be removed from module p2.
WARNING: [Synth 8-3332] Sequential element (pipeline_register/IFID/ID_PC_plus_4_reg[22]) is unused and will be removed from module p2.
WARNING: [Synth 8-3332] Sequential element (pipeline_register/IFID/ID_PC_plus_4_reg[21]) is unused and will be removed from module p2.
WARNING: [Synth 8-3332] Sequential element (pipeline_register/IFID/ID_PC_plus_4_reg[20]) is unused and will be removed from module p2.
WARNING: [Synth 8-3332] Sequential element (pipeline_register/IFID/ID_PC_plus_4_reg[19]) is unused and will be removed from module p2.
WARNING: [Synth 8-3332] Sequential element (pipeline_register/IFID/ID_PC_plus_4_reg[18]) is unused and will be removed from module p2.
WARNING: [Synth 8-3332] Sequential element (pipeline_register/IFID/ID_PC_plus_4_reg[17]) is unused and will be removed from module p2.
WARNING: [Synth 8-3332] Sequential element (pipeline_register/IFID/ID_PC_plus_4_reg[16]) is unused and will be removed from module p2.
WARNING: [Synth 8-3332] Sequential element (pipeline_register/IFID/ID_Instuction_reg[18]) is unused and will be removed from module p2.
WARNING: [Synth 8-3332] Sequential element (pipeline_register/pc/pc_out_reg[16]) is unused and will be removed from module p2.
WARNING: [Synth 8-3332] Sequential element (pipeline_register/pc/pc_out_reg[17]) is unused and will be removed from module p2.
WARNING: [Synth 8-3332] Sequential element (pipeline_register/pc/pc_out_reg[18]) is unused and will be removed from module p2.
WARNING: [Synth 8-3332] Sequential element (pipeline_register/pc/pc_out_reg[19]) is unused and will be removed from module p2.
WARNING: [Synth 8-3332] Sequential element (pipeline_register/pc/pc_out_reg[20]) is unused and will be removed from module p2.
WARNING: [Synth 8-3332] Sequential element (pipeline_register/pc/pc_out_reg[21]) is unused and will be removed from module p2.
WARNING: [Synth 8-3332] Sequential element (pipeline_register/pc/pc_out_reg[22]) is unused and will be removed from module p2.
WARNING: [Synth 8-3332] Sequential element (pipeline_register/pc/pc_out_reg[23]) is unused and will be removed from module p2.
WARNING: [Synth 8-3332] Sequential element (pipeline_register/pc/pc_out_reg[24]) is unused and will be removed from module p2.
WARNING: [Synth 8-3332] Sequential element (pipeline_register/pc/pc_out_reg[25]) is unused and will be removed from module p2.
WARNING: [Synth 8-3332] Sequential element (pipeline_register/pc/pc_out_reg[26]) is unused and will be removed from module p2.
WARNING: [Synth 8-3332] Sequential element (pipeline_register/pc/pc_out_reg[27]) is unused and will be removed from module p2.
WARNING: [Synth 8-3332] Sequential element (pipeline_register/pc/pc_out_reg[28]) is unused and will be removed from module p2.
WARNING: [Synth 8-3332] Sequential element (pipeline_register/pc/pc_out_reg[29]) is unused and will be removed from module p2.
WARNING: [Synth 8-3332] Sequential element (pipeline_register/pc/pc_out_reg[30]) is unused and will be removed from module p2.
WARNING: [Synth 8-3332] Sequential element (pipeline_register/pc/pc_out_reg[31]) is unused and will be removed from module p2.
WARNING: [Synth 8-3332] Sequential element (i_5) is unused and will be removed from module p2.
WARNING: [Synth 8-3332] Sequential element (pipeline_register/IDEX/EX_SignExImm_reg[7]) is unused and will be removed from module p2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 647.293 ; gain = 416.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+--------------------------------------------------+-----------+----------------------+-----------------+
|Module Name | RTL Object                                       | Inference | Size (Depth x Width) | Primitives      | 
+------------+--------------------------------------------------+-----------+----------------------+-----------------+
|p2          | pipeline_register/registerFile/register_file_reg | Implied   | 32 x 32              | RAM32M x 18     | 
|p2          | pipeline_register/DataMemory/memory_reg          | Implied   | 32 x 32              | RAM32X1S x 32   | 
+------------+--------------------------------------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 647.293 ; gain = 416.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 647.293 ; gain = 416.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (pipeline_register/IFID/ID_PC_plus_4_reg[0]) is unused and will be removed from module p2.
WARNING: [Synth 8-3332] Sequential element (pipeline_register/pc/pc_out_reg[0]) is unused and will be removed from module p2.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 670.609 ; gain = 439.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 670.609 ; gain = 439.691
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 670.609 ; gain = 439.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 670.609 ; gain = 439.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 670.609 ; gain = 439.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 670.609 ; gain = 439.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 670.609 ; gain = 439.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |    32|
|3     |LUT1     |    41|
|4     |LUT2     |    47|
|5     |LUT3     |   150|
|6     |LUT4     |    50|
|7     |LUT5     |   113|
|8     |LUT6     |   180|
|9     |MUXF7    |     8|
|10    |RAM32M   |    15|
|11    |RAM32X1S |    32|
|12    |FDRE     |   318|
|13    |LD       |     3|
|14    |IBUF     |     8|
|15    |OBUF     |    11|
+------+---------+------+

Report Instance Areas: 
+------+--------------------+---------------+------+
|      |Instance            |Module         |Cells |
+------+--------------------+---------------+------+
|1     |top                 |               |  1010|
|2     |  clockDivider      |clock_divider  |    46|
|3     |  pipeline_register |pipeline       |   921|
|4     |    ALUControl      |ALU_control    |    68|
|5     |    DataMemory      |data_memory    |    32|
|6     |    EXMEM           |EX_MEM         |   175|
|7     |    IDEX            |ID_EX          |   207|
|8     |    IFID            |IF_ID          |    89|
|9     |    MEMWB           |MEM_WB         |   176|
|10    |    alu             |ALU            |    12|
|11    |    pc              |PC             |   103|
|12    |    registerFile    |register       |    48|
|13    |  ringCounter       |counter_ring_4 |    12|
+------+--------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 670.609 ; gain = 439.691
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 62 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 670.609 ; gain = 141.738
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 670.609 ; gain = 439.691
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 90 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 47 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 50 instances were transformed.
  LD => LDCE: 3 instances
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 15 instances
  RAM32X1S => RAM32X1S (inverted pins: WCLK) (RAMS32): 32 instances

108 Infos, 75 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 670.609 ; gain = 447.457
INFO: [Common 17-1381] The checkpoint 'D:/ji/20 Fall/ve370/project_2_pipeline/project_2_pipeline.runs/synth_1/p2.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 670.609 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Nov  7 13:59:38 2020...
