/*
Copyright by Henry Ko and Nicola Nicolici
Developed for the Digital Systems Design course (COE3DQ4)
Department of Electrical and Computer Engineering
McMaster University
Ontario, Canada
*/

`timescale 1ns/100ps
`default_nettype none

`include "define_state.h"

// This is the top module
// It connects the UART, SRAM and VGA together.
// It gives access to the SRAM for UART and VGA
module project (
		/////// board clocks                      ////////////
		input logic CLOCK_50_I,                   // 50 MHz clock

		/////// pushbuttons/switches              ////////////
		input logic[3:0] PUSH_BUTTON_I,           // pushbuttons
		input logic[17:0] SWITCH_I,               // toggle switches

		/////// 7 segment displays/LEDs           ////////////
		output logic[6:0] SEVEN_SEGMENT_N_O[7:0], // 8 seven segment displays
		output logic[8:0] LED_GREEN_O,            // 9 green LEDs

		/////// VGA interface                     ////////////
		output logic VGA_CLOCK_O,                 // VGA clock
		output logic VGA_HSYNC_O,                 // VGA H_SYNC
		output logic VGA_VSYNC_O,                 // VGA V_SYNC
		output logic VGA_BLANK_O,                 // VGA BLANK
		output logic VGA_SYNC_O,                  // VGA SYNC
		output logic[9:0] VGA_RED_O,              // VGA red
		output logic[9:0] VGA_GREEN_O,            // VGA green
		output logic[9:0] VGA_BLUE_O,             // VGA blue
		
		/////// SRAM Interface                    ////////////
		inout wire[15:0] SRAM_DATA_IO,            // SRAM data bus 16 bits
		output logic[17:0] SRAM_ADDRESS_O,        // SRAM address bus 18 bits
		output logic SRAM_UB_N_O,                 // SRAM high-byte data mask 
		output logic SRAM_LB_N_O,                 // SRAM low-byte data mask 
		output logic SRAM_WE_N_O,                 // SRAM write enable
		output logic SRAM_CE_N_O,                 // SRAM chip enable
		output logic SRAM_OE_N_O,                 // SRAM output logic enable
		
		/////// UART                              ////////////
		input logic UART_RX_I,                    // UART receive signal
		output logic UART_TX_O                    // UART transmit signal
		
		// Inputs from milestone one
		
		
		
);
	
logic resetn;

top_state_type top_state;

// For Milestone One
logic M1_finish,M1_start;

// For Milestone TWO
logic M2_finish,M2_start;

// For Push button
logic [3:0] PB_pushed;

// For VGA SRAM interface
logic VGA_enable;
logic [17:0] VGA_base_address;
logic [17:0] VGA_SRAM_address;

// For SRAM
logic [17:0] SRAM_address;
logic [15:0] SRAM_write_data;
logic SRAM_we_n;
logic [15:0] SRAM_read_data;
logic SRAM_ready;

// For UART SRAM interface
logic UART_rx_enable;
logic UART_rx_initialize;
logic [17:0] UART_SRAM_address;
logic [15:0] UART_SRAM_write_data;
logic UART_SRAM_we_n;
logic [25:0] UART_timer;

logic [6:0] value_7_segment [7:0];

// For MILESTONE ONE interface
logic [17:0] milestone_one_SRAM_address;
logic [15:0] milestone_one_SRAM_write_data;
logic milestone_one_SRAM_we_n;

// For MILESTONE TWO interface
logic [17:0] milestone_2_SRAM_address;
logic [15:0] milestone_2_SRAM_write_data;
logic milestone_2_SRAM_we_n;

logic signed [31:0] mil1_op1,mil1_op2,mil1_op3,mil1_op4,mil1_op5,mil1_op6,mil1_op7,mil1_op8;
logic signed [31:0] mil2_op1,mil2_op2,mil2_op3,mil2_op4,mil2_op5,mil2_op6,mil2_op7,mil2_op8;

// For Multiplers
logic signed [63:0] Multipler_A_Result;
logic signed [63:0] Multipler_B_Result;
logic signed [63:0] Multipler_C_Result;
logic signed [63:0] Multipler_D_Result;

logic signed [31:0] Multipler_A_1st_Op;
logic signed [31:0] Multipler_A_2nd_Op;

logic signed [31:0] Multipler_B_1st_Op;
logic signed [31:0] Multipler_B_2nd_Op;

logic signed [31:0] Multipler_C_1st_Op;
logic signed [31:0] Multipler_C_2nd_Op;

logic signed [31:0] Multipler_D_1st_Op;
logic signed [31:0] Multipler_D_2nd_Op;

// For error detection in UART
logic [3:0] Frame_error;

// For disabling UART transmit
assign UART_TX_O = 1'b1;

assign resetn = ~SWITCH_I[17] && SRAM_ready;

// Push Button unit
PB_Controller PB_unit (
	.Clock_50(CLOCK_50_I),
	.Resetn(resetn),
	.PB_signal(PUSH_BUTTON_I),	
	.PB_pushed(PB_pushed)
);

// VGA SRAM interface
VGA_SRAM_interface VGA_unit (
	.Clock(CLOCK_50_I),
	.Resetn(resetn),
	.VGA_enable(VGA_enable),
   
	// For accessing SRAM
	.SRAM_base_address(VGA_base_address),
	.SRAM_address(VGA_SRAM_address),
	.SRAM_read_data(SRAM_read_data),
   
	// To VGA pins
	.VGA_CLOCK_O(VGA_CLOCK_O),
	.VGA_HSYNC_O(VGA_HSYNC_O),
	.VGA_VSYNC_O(VGA_VSYNC_O),
	.VGA_BLANK_O(VGA_BLANK_O),
	.VGA_SYNC_O(VGA_SYNC_O),
	.VGA_RED_O(VGA_RED_O),
	.VGA_GREEN_O(VGA_GREEN_O),
	.VGA_BLUE_O(VGA_BLUE_O)
);

// UART SRAM interface
UART_SRAM_interface UART_unit(
	.Clock(CLOCK_50_I),
	.Resetn(resetn), 
   
	.UART_RX_I(UART_RX_I),
	.Initialize(UART_rx_initialize),
	.Enable(UART_rx_enable),
   
	// For accessing SRAM
	.SRAM_address(UART_SRAM_address),
	.SRAM_write_data(UART_SRAM_write_data),
	.SRAM_we_n(UART_SRAM_we_n),
	.Frame_error(Frame_error)
);

// SRAM unit
SRAM_Controller SRAM_unit (
	.Clock_50(CLOCK_50_I),
	.Resetn(~SWITCH_I[17]),
	.SRAM_address(SRAM_address),
	.SRAM_write_data(SRAM_write_data),
	.SRAM_we_n(SRAM_we_n),
	.SRAM_read_data(SRAM_read_data),		
	.SRAM_ready(SRAM_ready),
		
	// To the SRAM pins
	.SRAM_DATA_IO(SRAM_DATA_IO),
	.SRAM_ADDRESS_O(SRAM_ADDRESS_O),
	.SRAM_UB_N_O(SRAM_UB_N_O),
	.SRAM_LB_N_O(SRAM_LB_N_O),
	.SRAM_WE_N_O(SRAM_WE_N_O),
	.SRAM_CE_N_O(SRAM_CE_N_O),
	.SRAM_OE_N_O(SRAM_OE_N_O)
);

// MILSTONE ONE unit
mil1_FSM mil1_unit (
	//.SRAM_DATA_IO(SRAM_DATA_IO),
	.CLOCK_50_I(CLOCK_50_I),	//input
	.Resetn(resetn),				//input
	.start(M1_start),				//input
	.finish(M1_finish),			//output
	
	.PB_pushed(PB_pushed),		//input
	
	// For accessing SRAM
	.SRAM_address(milestone_one_SRAM_address),			//output from unit
	.SRAM_write_data(milestone_one_SRAM_write_data),	//output from unit
	.SRAM_we_n(milestone_one_SRAM_we_n),					//output from unit
	.SRAM_read_data(SRAM_read_data),                  	//input to unit
	
	// For accessing the 4 Multipliers
			//multipliers
	.a(Multipler_A_Result),
	.b(Multipler_B_Result),
	.c(Multipler_C_Result),
	.d(Multipler_D_Result),

	.op1(mil1_op1),
	.op2(mil1_op2),
	.op3(mil1_op3),
	.op4(mil1_op4),		
		
	.op5(mil1_op5),
	.op6(mil1_op6),
	.op7(mil1_op7),
	.op8(mil1_op8)

);

// FOR MILESTONE TWO...
mil2_FSM mil2_unit (
	//.SRAM_DATA_IO(SRAM_DATA_IO),
	.CLOCK_50_I(CLOCK_50_I),	//input
	.Resetn(resetn),				//input
	.start(M2_start),				//input
	.finish(M2_finish),			//output
	
	.PB_pushed(PB_pushed),		//input
	
	// For accessing SRAM
	.SRAM_address(milestone_2_SRAM_address),			//output from unit
	.SRAM_write_data(milestone_2_SRAM_write_data),	//output from unit
	.SRAM_we_n(milestone_2_SRAM_we_n),					//output from unit
	.SRAM_read_data(SRAM_read_data),                  	//input to unit
	
	// For accessing the 4 Multipliers
			//multipliers
	.a(Multipler_A_Result),
	.b(Multipler_B_Result),
	.c(Multipler_C_Result),
	.d(Multipler_D_Result),

	.op1(mil2_op1),
	.op2(mil2_op2),
	.op3(mil2_op3),
	.op4(mil2_op4),		
		
	.op5(mil2_op5),
	.op6(mil2_op6),
	.op7(mil2_op7),
	.op8(mil2_op8)

);

always @(posedge CLOCK_50_I or negedge resetn) begin
	if (~resetn) begin
		top_state <= S_IDLE;
		
		UART_rx_initialize <= 1'b0;
		UART_rx_enable <= 1'b0;
		UART_timer <= 26'd0;
		
		VGA_enable <= 1'b1;
	end else begin
		UART_rx_initialize <= 1'b0; 
		UART_rx_enable <= 1'b0; 
		
		// Timer for timeout on UART
		// This counter reset itself every time a new data is received on UART
		if (UART_rx_initialize | ~UART_SRAM_we_n) UART_timer <= 26'd0;
		else UART_timer <= UART_timer + 26'd1;

		case (top_state)
		S_IDLE: begin
			VGA_enable <= 1'b1;   
			if (~UART_RX_I | PB_pushed[0]) begin
				// UART detected a signal, or PB0 is pressed
				UART_rx_initialize <= 1'b1;
				
				VGA_enable <= 1'b0;
								
				top_state <= S_ENABLE_UART_RX;
			end
		end
		S_ENABLE_UART_RX: begin
			// Enable the UART receiver
			UART_rx_enable <= 1'b1;
			top_state <= S_WAIT_UART_RX;
		end
		S_WAIT_UART_RX: begin
      
			//if ((UART_timer == 26'd49999999) && (UART_SRAM_address != 18'h00000)) begin
	$write("IN IDLE OF THE PROJECT.V FILE!!!!!!!!!!!!!!!!1\n");
				// Timeout for 1 sec on UART for detecting if file transmission is finished
				UART_rx_initialize <= 1'b1;
				 				
				//VGA_enable <= 1'b1;
				//if(PB_pushed[1])begin
				  top_state <= S_M2;
				  //top_state <= S_M1;
				  $write("starting m1\n");
				//end
		end
		
		S_M2:begin
			M2_start <= 1'b1;
			if(M2_finish)begin
				M2_start <= 1'b0;
				top_state<=S_M1;
			end
		end
		
		S_M1:begin
			M1_start <= 1'b1;
			if(M1_finish)begin
				//try this on FPGA board...
				M1_start <= 1'b0;
				VGA_enable <= 1'b1;
				top_state <= S_IDLE;
			end
		end
		
		default: top_state <= S_IDLE;
		endcase
	end
end

// MULTIPLIER multiplex between milestones
/*
always_comb begin
	//default values
	Multipler_A_1st_Op = 0;
	Multipler_A_2nd_Op = 0;
		
	Multipler_B_1st_Op = 0;
	Multipler_B_2nd_Op = 0;
		
	Multipler_C_1st_Op = 0;
	Multipler_C_2nd_Op = 0;
		
	Multipler_D_1st_Op = 0;
	Multipler_D_2nd_Op = 0;
	if(top_state == S_M1)begin
	//op1-op8 are local signals to Milestone 1
		Multipler_A_1st_Op = op1;
		Multipler_A_2nd_Op = op2;
		
		Multipler_B_1st_Op = op3;
		Multipler_B_2nd_Op = op4;
		
		Multipler_C_1st_Op = op5;
		Multipler_C_2nd_Op = op6;
		
		Multipler_D_1st_Op = op7;
		Multipler_D_2nd_Op = op8;
	end
end
*/
//MULTIPLIERS
always_comb begin
	Multipler_A_Result = Multipler_A_1st_Op * Multipler_A_2nd_Op;
	Multipler_B_Result = Multipler_B_1st_Op * Multipler_B_2nd_Op;
	Multipler_C_Result = Multipler_C_1st_Op * Multipler_C_2nd_Op;
	Multipler_D_Result = Multipler_D_1st_Op * Multipler_D_2nd_Op;
end

assign VGA_base_address = 18'd146944;
//assign VGA_base_address = 18'd0;

// Give access to SRAM for UART and VGA at appropriate time
always_comb begin
	if ((top_state == S_ENABLE_UART_RX) | (top_state == S_WAIT_UART_RX))begin
	    SRAM_address = UART_SRAM_address;
	end else if(top_state == S_M1) begin
		SRAM_address = milestone_one_SRAM_address;
	end else if(top_state == S_M2) begin
	   SRAM_address = milestone_2_SRAM_address; 	 
	end else begin
	    SRAM_address = VGA_SRAM_address;
	end
end
/*
assign SRAM_address = ((top_state == S_ENABLE_UART_RX) | (top_state == S_WAIT_UART_RX)) 
						? UART_SRAM_address 
						: VGA_SRAM_address;
*/
//assign SRAM_write_data = (top_state == S_M1) ? milestone_one_SRAM_write_data : UART_SRAM_write_data;
always_comb begin
  if(top_state == S_M1)begin
    SRAM_write_data = milestone_one_SRAM_write_data;
  end else if(top_state == S_M2)begin
    SRAM_write_data = milestone_2_SRAM_write_data;
  end else begin
    SRAM_write_data = UART_SRAM_write_data;
  end
end
/*
assign SRAM_we_n = ((top_state == S_ENABLE_UART_RX) | (top_state == S_WAIT_UART_RX)) 
						? UART_SRAM_we_n 
						: 1'b1;*/
always_comb begin
	if ((top_state == S_ENABLE_UART_RX) | (top_state == S_WAIT_UART_RX)) begin
        SRAM_we_n = UART_SRAM_we_n;
	end else if(top_state == S_M1)begin
		SRAM_we_n = milestone_one_SRAM_we_n;
	end else begin
	    SRAM_we_n = 1'b1;
	end
end

//MULTIPLIER SELECT BETWEEN MILESTONES
always_comb begin
	Multipler_A_1st_Op = 0;
	Multipler_A_2nd_Op = 0;
		
	Multipler_B_1st_Op = 0;
	Multipler_B_2nd_Op = 0;
		
	Multipler_C_1st_Op = 0;
	Multipler_C_2nd_Op = 0;
		
	Multipler_D_1st_Op = 0;
	Multipler_D_2nd_Op = 0;
	if(top_state == S_M1)begin
		Multipler_A_1st_Op = mil1_op1;
		Multipler_A_2nd_Op = mil1_op2;
		
		Multipler_B_1st_Op = mil1_op3;
		Multipler_B_2nd_Op = mil1_op4;
		
		Multipler_C_1st_Op = mil1_op5;
		Multipler_C_2nd_Op = mil1_op6;
		
		Multipler_D_1st_Op = mil1_op7;
		Multipler_D_2nd_Op = mil1_op8;
	end else if (top_state == S_M2)begin
		Multipler_A_1st_Op = mil2_op1;
		Multipler_A_2nd_Op = mil2_op2;
		
		Multipler_B_1st_Op = mil2_op3;
		Multipler_B_2nd_Op = mil2_op4;
		
		Multipler_C_1st_Op = mil2_op5;
		Multipler_C_2nd_Op = mil2_op6;
		
		Multipler_D_1st_Op = mil2_op7;
		Multipler_D_2nd_Op = mil2_op8;
	end
end

// 7 segment displays
convert_hex_to_seven_segment unit7 (
	.hex_value(SRAM_read_data[15:12]), 
	.converted_value(value_7_segment[7])
);

convert_hex_to_seven_segment unit6 (
	.hex_value(SRAM_read_data[11:8]), 
	.converted_value(value_7_segment[6])
);

convert_hex_to_seven_segment unit5 (
	.hex_value(SRAM_read_data[7:4]), 
	.converted_value(value_7_segment[5])
);

convert_hex_to_seven_segment unit4 (
	.hex_value(SRAM_read_data[3:0]), 
	.converted_value(value_7_segment[4])
);

convert_hex_to_seven_segment unit3 (
	.hex_value({2'b00, SRAM_address[17:16]}), 
	.converted_value(value_7_segment[3])
);

convert_hex_to_seven_segment unit2 (
	.hex_value(SRAM_address[15:12]), 
	.converted_value(value_7_segment[2])
);

convert_hex_to_seven_segment unit1 (
	.hex_value(SRAM_address[11:8]), 
	.converted_value(value_7_segment[1])
);

convert_hex_to_seven_segment unit0 (
	.hex_value(SRAM_address[7:4]), 
	.converted_value(value_7_segment[0])
);

assign   
   SEVEN_SEGMENT_N_O[0] = value_7_segment[0],
   SEVEN_SEGMENT_N_O[1] = value_7_segment[1],
   SEVEN_SEGMENT_N_O[2] = value_7_segment[2],
   SEVEN_SEGMENT_N_O[3] = value_7_segment[3],
   SEVEN_SEGMENT_N_O[4] = value_7_segment[4],
   SEVEN_SEGMENT_N_O[5] = value_7_segment[5],
   SEVEN_SEGMENT_N_O[6] = value_7_segment[6],
   SEVEN_SEGMENT_N_O[7] = value_7_segment[7];

assign LED_GREEN_O = {resetn, VGA_enable, ~SRAM_we_n, Frame_error, top_state};

endmodule
