$date
	Fri Nov 11 11:16:23 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux_tb $end
$var wire 32 ! out [31:0] $end
$var reg 32 " in1 [31:0] $end
$var reg 32 # in2 [31:0] $end
$var reg 32 $ in3 [31:0] $end
$var reg 32 % in4 [31:0] $end
$var reg 2 & sel [1:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b100 %
b11 $
b10 #
b1 "
b1 !
$end
#2000
b10 !
b1 &
#4000
b11 !
b10 &
#6000
b100 !
b11 &
#8000
