AArch64 A023
(* test the presence of an address dependency from memory read to TLBI *)
{
 [z]=y;
 pteval_t 0:X0=(oa:PA(x), valid:0); 0:X1=PTE(x); 0:X3=y;
 1:X3=y; 1:X5=x;
}
 P0          | P1                ;
 STR X0,[X1] | LDR W2,[X3]       ;
 DMB ST      | EOR W6,W2,W2      ;
 MOV W2,#1   | ADD X7,X5,W6,SXTW ;
 STR W2,[X3] | LSR X9,X7,#12     ;
             | TLBI VAAE1IS,X9   ;
             | DSB ISH           ;
             | ISB               ;
             | LDR X4,[X5]       ;

~exists (1:X2=1 /\ not (fault(P1,x,MMU:Translation)))
