{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 02 00:32:23 2017 " "Info: Processing started: Fri Jun 02 00:32:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Uart -c Uart " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Uart -c Uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file baud.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baud-behave " "Info: Found design unit 1: baud-behave" {  } { { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 baud " "Info: Found entity 1: baud" {  } { { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transfer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file transfer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 transfer-behave " "Info: Found design unit 1: transfer-behave" {  } { { "transfer.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/transfer.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 transfer " "Info: Found entity 1: transfer" {  } { { "transfer.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/transfer.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reciever.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reciever.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reciever-behave " "Info: Found design unit 1: reciever-behave" {  } { { "reciever.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/reciever.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reciever " "Info: Found entity 1: reciever" {  } { { "reciever.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/reciever.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file uart.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Uart " "Info: Found entity 1: Uart" {  } { { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Uart " "Info: Elaborating entity \"Uart\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reciever reciever:inst1 " "Info: Elaborating entity \"reciever\" for hierarchy \"reciever:inst1\"" {  } { { "Uart.bdf" "inst1" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 328 352 480 424 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud baud:inst " "Info: Elaborating entity \"baud\" for hierarchy \"baud:inst\"" {  } { { "Uart.bdf" "inst" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { -8 152 248 88 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transfer transfer:inst2 " "Info: Elaborating entity \"transfer\" for hierarchy \"transfer:inst2\"" {  } { { "Uart.bdf" "inst2" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 128 352 512 256 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "buf transfer.vhd(25) " "Warning (10542): VHDL Variable Declaration warning at transfer.vhd(25): used initial value expression for variable \"buf\" because variable was never assigned a value" {  } { { "transfer.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/transfer.vhd" 25 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "transfer.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/transfer.vhd" 27 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "baud:inst\|cnt\[31\] Low " "Critical Warning (18010): Register baud:inst\|cnt\[31\] will power up to Low" {  } { { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 19 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "baud:inst\|cnt\[0\] Low " "Critical Warning (18010): Register baud:inst\|cnt\[0\] will power up to Low" {  } { { "baud.vhd" "" { Text "C:/Users/cslab/Desktop/Uart/baud.vhd" 19 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Warning: Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "txdbuf_in\[7\] " "Warning (15610): No output dependent on input pin \"txdbuf_in\[7\]\"" {  } { { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 200 -144 24 216 "txdbuf_in\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "txdbuf_in\[6\] " "Warning (15610): No output dependent on input pin \"txdbuf_in\[6\]\"" {  } { { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 200 -144 24 216 "txdbuf_in\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "txdbuf_in\[5\] " "Warning (15610): No output dependent on input pin \"txdbuf_in\[5\]\"" {  } { { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 200 -144 24 216 "txdbuf_in\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "txdbuf_in\[4\] " "Warning (15610): No output dependent on input pin \"txdbuf_in\[4\]\"" {  } { { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 200 -144 24 216 "txdbuf_in\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "txdbuf_in\[3\] " "Warning (15610): No output dependent on input pin \"txdbuf_in\[3\]\"" {  } { { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 200 -144 24 216 "txdbuf_in\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "txdbuf_in\[2\] " "Warning (15610): No output dependent on input pin \"txdbuf_in\[2\]\"" {  } { { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 200 -144 24 216 "txdbuf_in\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "txdbuf_in\[1\] " "Warning (15610): No output dependent on input pin \"txdbuf_in\[1\]\"" {  } { { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 200 -144 24 216 "txdbuf_in\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "txdbuf_in\[0\] " "Warning (15610): No output dependent on input pin \"txdbuf_in\[0\]\"" {  } { { "Uart.bdf" "" { Schematic "C:/Users/cslab/Desktop/Uart/Uart.bdf" { { 200 -144 24 216 "txdbuf_in\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "253 " "Info: Implemented 253 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "230 " "Info: Implemented 230 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "220 " "Info: Peak virtual memory: 220 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 02 00:32:25 2017 " "Info: Processing ended: Fri Jun 02 00:32:25 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
