Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May 14 11:46:05 2021
| Host         : DESKTOP-A1R0C29 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Segment_Display_timing_summary_routed.rpt -pb Segment_Display_timing_summary_routed.pb -rpx Segment_Display_timing_summary_routed.rpx -warn_on_violation
| Design       : Segment_Display
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (381)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (63)
5. checking no_input_delay (3)
6. checking no_output_delay (12)
7. checking multiple_clock (41)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (381)
--------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: switch_in[0] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: switch_in[1] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: switch_in[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: switch_in[3] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: C4/temp_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: C6/count1_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: C6/count1_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: C6/count1_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: C6/count1_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: C6/count1_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: C6/count1_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: C6/count1_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: C6/count1_reg[9]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: C6/count2_reg[10]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: C6/count2_reg[11]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: C6/count2_reg[12]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: C6/count2_reg[13]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: C6/count2_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: C6/count2_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: C6/count2_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: C6/count2_reg[6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: C6/count2_reg[7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: C6/count2_reg[8]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: C6/count2_reg[9]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: C6/count3_reg[10]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: C6/count3_reg[11]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: C6/count3_reg[12]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: C6/count3_reg[13]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: C6/count3_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: C6/count3_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: C6/count3_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: C6/count3_reg[6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: C6/count3_reg[7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: C6/count3_reg[8]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: C6/count3_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (63)
-------------------------------------------------
 There are 63 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (41)
-------------------------------
 There are 41 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     96.004        0.000                      0                   42        0.098        0.000                      0                   42        3.000        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0    {0.000 10.000}       20.000          50.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         96.004        0.000                      0                   42        0.248        0.000                      0                   42       49.500        0.000                       0                    43  
  clkfbout_clk_wiz_0                                                                                                                                                     17.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       96.014        0.000                      0                   42        0.248        0.000                      0                   42       49.500        0.000                       0                    43  
  clkfbout_clk_wiz_0_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         96.004        0.000                      0                   42        0.098        0.000                      0                   42  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       96.004        0.000                      0                   42        0.098        0.000                      0                   42  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CO/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  CO/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CO/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CO/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CO/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CO/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       96.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.004ns  (required time - arrival time)
  Source:                 C1/switch_mem_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C1/seg_mem_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.901ns  (logic 0.840ns (21.533%)  route 3.061ns (78.467%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.624    -0.888    C1/CLK
    SLICE_X62Y21         FDRE                                         r  C1/switch_mem_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  C1/switch_mem_reg[4]/Q
                         net (fo=13, routed)          1.159     0.691    C1/switch_mem[4]
    SLICE_X64Y19         LUT6 (Prop_lut6_I3_O)        0.297     0.988 r  C1/seg_mem[1]_i_2/O
                         net (fo=1, routed)           1.902     2.890    C1/p_0_out[1]
    SLICE_X64Y19         LUT6 (Prop_lut6_I0_O)        0.124     3.014 r  C1/seg_mem[1]_i_1/O
                         net (fo=1, routed)           0.000     3.014    C1/p_0_in[1]
    SLICE_X64Y19         FDRE                                         r  C1/seg_mem_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.508    98.513    C1/CLK
    SLICE_X64Y19         FDRE                                         r  C1/seg_mem_reg[1]/C
                         clock pessimism              0.578    99.090    
                         clock uncertainty           -0.149    98.941    
    SLICE_X64Y19         FDRE (Setup_fdre_C_D)        0.077    99.018    C1/seg_mem_reg[1]
  -------------------------------------------------------------------
                         required time                         99.018    
                         arrival time                          -3.014    
  -------------------------------------------------------------------
                         slack                                 96.004    

Slack (MET) :             96.312ns  (required time - arrival time)
  Source:                 C1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C1/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 1.687ns (47.185%)  route 1.888ns (52.815%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 98.512 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.626    -0.886    C1/CLK
    SLICE_X63Y19         FDRE                                         r  C1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  C1/count_reg[7]/Q
                         net (fo=3, routed)           0.805     0.376    C1/count_reg[7]
    SLICE_X62Y18         LUT4 (Prop_lut4_I2_O)        0.124     0.500 f  C1/count[0]_i_8/O
                         net (fo=14, routed)          1.083     1.583    C1/count[0]_i_8_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.707 r  C1/count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.707    C1/count[0]_i_6_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.239 r  C1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.239    C1/count_reg[0]_i_1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.353 r  C1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.353    C1/count_reg[4]_i_1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.467 r  C1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.467    C1/count_reg[8]_i_1_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.690 r  C1/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.690    C1/count_reg[12]_i_1_n_7
    SLICE_X63Y21         FDRE                                         r  C1/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.507    98.512    C1/CLK
    SLICE_X63Y21         FDRE                                         r  C1/count_reg[12]/C
                         clock pessimism              0.578    99.089    
                         clock uncertainty           -0.149    98.940    
    SLICE_X63Y21         FDRE (Setup_fdre_C_D)        0.062    99.002    C1/count_reg[12]
  -------------------------------------------------------------------
                         required time                         99.002    
                         arrival time                          -2.690    
  -------------------------------------------------------------------
                         slack                                 96.312    

Slack (MET) :             96.316ns  (required time - arrival time)
  Source:                 C1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C1/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 1.684ns (47.141%)  route 1.888ns (52.859%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.626    -0.886    C1/CLK
    SLICE_X63Y19         FDRE                                         r  C1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  C1/count_reg[7]/Q
                         net (fo=3, routed)           0.805     0.376    C1/count_reg[7]
    SLICE_X62Y18         LUT4 (Prop_lut4_I2_O)        0.124     0.500 f  C1/count[0]_i_8/O
                         net (fo=14, routed)          1.083     1.583    C1/count[0]_i_8_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.707 r  C1/count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.707    C1/count[0]_i_6_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.239 r  C1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.239    C1/count_reg[0]_i_1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.353 r  C1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.353    C1/count_reg[4]_i_1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.687 r  C1/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.687    C1/count_reg[8]_i_1_n_6
    SLICE_X63Y20         FDRE                                         r  C1/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.508    98.513    C1/CLK
    SLICE_X63Y20         FDRE                                         r  C1/count_reg[9]/C
                         clock pessimism              0.578    99.090    
                         clock uncertainty           -0.149    98.941    
    SLICE_X63Y20         FDRE (Setup_fdre_C_D)        0.062    99.003    C1/count_reg[9]
  -------------------------------------------------------------------
                         required time                         99.003    
                         arrival time                          -2.687    
  -------------------------------------------------------------------
                         slack                                 96.316    

Slack (MET) :             96.337ns  (required time - arrival time)
  Source:                 C1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C1/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 1.663ns (46.828%)  route 1.888ns (53.172%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.626    -0.886    C1/CLK
    SLICE_X63Y19         FDRE                                         r  C1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  C1/count_reg[7]/Q
                         net (fo=3, routed)           0.805     0.376    C1/count_reg[7]
    SLICE_X62Y18         LUT4 (Prop_lut4_I2_O)        0.124     0.500 f  C1/count[0]_i_8/O
                         net (fo=14, routed)          1.083     1.583    C1/count[0]_i_8_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.707 r  C1/count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.707    C1/count[0]_i_6_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.239 r  C1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.239    C1/count_reg[0]_i_1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.353 r  C1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.353    C1/count_reg[4]_i_1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.666 r  C1/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.666    C1/count_reg[8]_i_1_n_4
    SLICE_X63Y20         FDRE                                         r  C1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.508    98.513    C1/CLK
    SLICE_X63Y20         FDRE                                         r  C1/count_reg[11]/C
                         clock pessimism              0.578    99.090    
                         clock uncertainty           -0.149    98.941    
    SLICE_X63Y20         FDRE (Setup_fdre_C_D)        0.062    99.003    C1/count_reg[11]
  -------------------------------------------------------------------
                         required time                         99.003    
                         arrival time                          -2.666    
  -------------------------------------------------------------------
                         slack                                 96.337    

Slack (MET) :             96.387ns  (required time - arrival time)
  Source:                 C6/count1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 0.704ns (23.198%)  route 2.331ns (76.802%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 98.512 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.624    -0.888    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  C6/count1_reg[5]/Q
                         net (fo=6, routed)           1.185     0.754    C6/count1_reg[5]
    SLICE_X58Y19         LUT5 (Prop_lut5_I1_O)        0.124     0.878 f  C6/count1[9]_i_3/O
                         net (fo=1, routed)           0.655     1.533    C6/count1[9]_i_3_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.124     1.657 r  C6/count1[9]_i_1/O
                         net (fo=10, routed)          0.491     2.147    C6/clear
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.507    98.512    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[0]/C
                         clock pessimism              0.601    99.112    
                         clock uncertainty           -0.149    98.963    
    SLICE_X58Y20         FDRE (Setup_fdre_C_R)       -0.429    98.534    C6/count1_reg[0]
  -------------------------------------------------------------------
                         required time                         98.534    
                         arrival time                          -2.147    
  -------------------------------------------------------------------
                         slack                                 96.387    

Slack (MET) :             96.387ns  (required time - arrival time)
  Source:                 C6/count1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 0.704ns (23.198%)  route 2.331ns (76.802%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 98.512 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.624    -0.888    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  C6/count1_reg[5]/Q
                         net (fo=6, routed)           1.185     0.754    C6/count1_reg[5]
    SLICE_X58Y19         LUT5 (Prop_lut5_I1_O)        0.124     0.878 f  C6/count1[9]_i_3/O
                         net (fo=1, routed)           0.655     1.533    C6/count1[9]_i_3_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.124     1.657 r  C6/count1[9]_i_1/O
                         net (fo=10, routed)          0.491     2.147    C6/clear
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.507    98.512    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[1]/C
                         clock pessimism              0.601    99.112    
                         clock uncertainty           -0.149    98.963    
    SLICE_X58Y20         FDRE (Setup_fdre_C_R)       -0.429    98.534    C6/count1_reg[1]
  -------------------------------------------------------------------
                         required time                         98.534    
                         arrival time                          -2.147    
  -------------------------------------------------------------------
                         slack                                 96.387    

Slack (MET) :             96.387ns  (required time - arrival time)
  Source:                 C6/count1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 0.704ns (23.198%)  route 2.331ns (76.802%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 98.512 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.624    -0.888    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  C6/count1_reg[5]/Q
                         net (fo=6, routed)           1.185     0.754    C6/count1_reg[5]
    SLICE_X58Y19         LUT5 (Prop_lut5_I1_O)        0.124     0.878 f  C6/count1[9]_i_3/O
                         net (fo=1, routed)           0.655     1.533    C6/count1[9]_i_3_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.124     1.657 r  C6/count1[9]_i_1/O
                         net (fo=10, routed)          0.491     2.147    C6/clear
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.507    98.512    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[2]/C
                         clock pessimism              0.601    99.112    
                         clock uncertainty           -0.149    98.963    
    SLICE_X58Y20         FDRE (Setup_fdre_C_R)       -0.429    98.534    C6/count1_reg[2]
  -------------------------------------------------------------------
                         required time                         98.534    
                         arrival time                          -2.147    
  -------------------------------------------------------------------
                         slack                                 96.387    

Slack (MET) :             96.387ns  (required time - arrival time)
  Source:                 C6/count1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 0.704ns (23.198%)  route 2.331ns (76.802%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 98.512 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.624    -0.888    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  C6/count1_reg[5]/Q
                         net (fo=6, routed)           1.185     0.754    C6/count1_reg[5]
    SLICE_X58Y19         LUT5 (Prop_lut5_I1_O)        0.124     0.878 f  C6/count1[9]_i_3/O
                         net (fo=1, routed)           0.655     1.533    C6/count1[9]_i_3_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.124     1.657 r  C6/count1[9]_i_1/O
                         net (fo=10, routed)          0.491     2.147    C6/clear
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.507    98.512    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[3]/C
                         clock pessimism              0.601    99.112    
                         clock uncertainty           -0.149    98.963    
    SLICE_X58Y20         FDRE (Setup_fdre_C_R)       -0.429    98.534    C6/count1_reg[3]
  -------------------------------------------------------------------
                         required time                         98.534    
                         arrival time                          -2.147    
  -------------------------------------------------------------------
                         slack                                 96.387    

Slack (MET) :             96.387ns  (required time - arrival time)
  Source:                 C6/count1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 0.704ns (23.198%)  route 2.331ns (76.802%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 98.512 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.624    -0.888    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  C6/count1_reg[5]/Q
                         net (fo=6, routed)           1.185     0.754    C6/count1_reg[5]
    SLICE_X58Y19         LUT5 (Prop_lut5_I1_O)        0.124     0.878 f  C6/count1[9]_i_3/O
                         net (fo=1, routed)           0.655     1.533    C6/count1[9]_i_3_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.124     1.657 r  C6/count1[9]_i_1/O
                         net (fo=10, routed)          0.491     2.147    C6/clear
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.507    98.512    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[4]/C
                         clock pessimism              0.601    99.112    
                         clock uncertainty           -0.149    98.963    
    SLICE_X58Y20         FDRE (Setup_fdre_C_R)       -0.429    98.534    C6/count1_reg[4]
  -------------------------------------------------------------------
                         required time                         98.534    
                         arrival time                          -2.147    
  -------------------------------------------------------------------
                         slack                                 96.387    

Slack (MET) :             96.387ns  (required time - arrival time)
  Source:                 C6/count1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 0.704ns (23.198%)  route 2.331ns (76.802%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 98.512 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.624    -0.888    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  C6/count1_reg[5]/Q
                         net (fo=6, routed)           1.185     0.754    C6/count1_reg[5]
    SLICE_X58Y19         LUT5 (Prop_lut5_I1_O)        0.124     0.878 f  C6/count1[9]_i_3/O
                         net (fo=1, routed)           0.655     1.533    C6/count1[9]_i_3_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.124     1.657 r  C6/count1[9]_i_1/O
                         net (fo=10, routed)          0.491     2.147    C6/clear
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.507    98.512    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[5]/C
                         clock pessimism              0.601    99.112    
                         clock uncertainty           -0.149    98.963    
    SLICE_X58Y20         FDRE (Setup_fdre_C_R)       -0.429    98.534    C6/count1_reg[5]
  -------------------------------------------------------------------
                         required time                         98.534    
                         arrival time                          -2.147    
  -------------------------------------------------------------------
                         slack                                 96.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 C1/switch_mem_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C1/seg_mem_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.594%)  route 0.197ns (51.406%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.585    -0.596    C1/CLK
    SLICE_X62Y21         FDRE                                         r  C1/switch_mem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  C1/switch_mem_reg[1]/Q
                         net (fo=12, routed)          0.197    -0.259    C1/switch_mem[1]
    SLICE_X64Y20         LUT6 (Prop_lut6_I4_O)        0.045    -0.214 r  C1/seg_mem[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    C1/p_0_in[6]
    SLICE_X64Y20         FDRE                                         r  C1/seg_mem_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.855    -0.835    C1/CLK
    SLICE_X64Y20         FDRE                                         r  C1/seg_mem_reg[6]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X64Y20         FDRE (Hold_fdre_C_D)         0.120    -0.461    C1/seg_mem_reg[6]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 C6/count1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.901%)  route 0.172ns (48.099%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.585    -0.596    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  C6/count1_reg[3]/Q
                         net (fo=8, routed)           0.172    -0.283    C6/count1_reg[3]
    SLICE_X58Y19         LUT5 (Prop_lut5_I2_O)        0.045    -0.238 r  C6/count1[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    C6/plusOp[6]
    SLICE_X58Y19         FDRE                                         r  C6/count1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.854    -0.836    C6/CLK
    SLICE_X58Y19         FDRE                                         r  C6/count1_reg[6]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X58Y19         FDRE (Hold_fdre_C_D)         0.092    -0.489    C6/count1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 C6/count1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.586    -0.595    C6/CLK
    SLICE_X59Y19         FDRE                                         r  C6/count1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  C6/count1_reg[8]/Q
                         net (fo=4, routed)           0.178    -0.276    C6/count1_reg[8]
    SLICE_X59Y19         LUT5 (Prop_lut5_I3_O)        0.042    -0.234 r  C6/count1[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.234    C6/plusOp[9]
    SLICE_X59Y19         FDRE                                         r  C6/count1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.854    -0.836    C6/CLK
    SLICE_X59Y19         FDRE                                         r  C6/count1_reg[9]/C
                         clock pessimism              0.240    -0.595    
    SLICE_X59Y19         FDRE (Hold_fdre_C_D)         0.107    -0.488    C6/count1_reg[9]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 C6/count1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.275%)  route 0.170ns (47.725%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.585    -0.596    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  C6/count1_reg[1]/Q
                         net (fo=8, routed)           0.170    -0.286    C6/count1_reg[1]
    SLICE_X58Y20         LUT6 (Prop_lut6_I2_O)        0.045    -0.241 r  C6/count1[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    C6/plusOp[5]
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.853    -0.837    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[5]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X58Y20         FDRE (Hold_fdre_C_D)         0.092    -0.504    C6/count1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 C6/count1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.084%)  route 0.178ns (48.916%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.586    -0.595    C6/CLK
    SLICE_X59Y19         FDRE                                         r  C6/count1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  C6/count1_reg[8]/Q
                         net (fo=4, routed)           0.178    -0.276    C6/count1_reg[8]
    SLICE_X59Y19         LUT4 (Prop_lut4_I3_O)        0.045    -0.231 r  C6/count1[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    C6/plusOp[8]
    SLICE_X59Y19         FDRE                                         r  C6/count1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.854    -0.836    C6/CLK
    SLICE_X59Y19         FDRE                                         r  C6/count1_reg[8]/C
                         clock pessimism              0.240    -0.595    
    SLICE_X59Y19         FDRE (Hold_fdre_C_D)         0.091    -0.504    C6/count1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 C6/count1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.184ns (46.945%)  route 0.208ns (53.055%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.585    -0.596    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  C6/count1_reg[1]/Q
                         net (fo=8, routed)           0.208    -0.247    C6/count1_reg[1]
    SLICE_X58Y20         LUT5 (Prop_lut5_I1_O)        0.043    -0.204 r  C6/count1[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    C6/plusOp[4]
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.853    -0.837    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[4]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X58Y20         FDRE (Hold_fdre_C_D)         0.107    -0.489    C6/count1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 C6/count1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.586    -0.595    C6/CLK
    SLICE_X58Y19         FDRE                                         r  C6/count1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  C6/count1_reg[7]/Q
                         net (fo=5, routed)           0.196    -0.259    C6/count1_reg[7]
    SLICE_X58Y19         LUT6 (Prop_lut6_I5_O)        0.045    -0.214 r  C6/count1[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    C6/plusOp[7]
    SLICE_X58Y19         FDRE                                         r  C6/count1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.854    -0.836    C6/CLK
    SLICE_X58Y19         FDRE                                         r  C6/count1_reg[7]/C
                         clock pessimism              0.240    -0.595    
    SLICE_X58Y19         FDRE (Hold_fdre_C_D)         0.091    -0.504    C6/count1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 C6/count1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.183ns (45.537%)  route 0.219ns (54.463%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.585    -0.596    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  C6/count1_reg[1]/Q
                         net (fo=8, routed)           0.219    -0.237    C6/count1_reg[1]
    SLICE_X58Y20         LUT3 (Prop_lut3_I0_O)        0.042    -0.195 r  C6/count1[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    C6/count1[2]_i_1_n_0
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.853    -0.837    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[2]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X58Y20         FDRE (Hold_fdre_C_D)         0.107    -0.489    C6/count1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 C6/count1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.214%)  route 0.208ns (52.786%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.585    -0.596    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  C6/count1_reg[1]/Q
                         net (fo=8, routed)           0.208    -0.247    C6/count1_reg[1]
    SLICE_X58Y20         LUT4 (Prop_lut4_I1_O)        0.045    -0.202 r  C6/count1[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    C6/plusOp[3]
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.853    -0.837    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[3]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X58Y20         FDRE (Hold_fdre_C_D)         0.092    -0.504    C6/count1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 C1/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C1/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.249ns (58.128%)  route 0.179ns (41.872%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.586    -0.595    C1/CLK
    SLICE_X63Y20         FDRE                                         r  C1/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  C1/count_reg[9]/Q
                         net (fo=15, routed)          0.179    -0.275    C1/count_reg[9]
    SLICE_X63Y19         LUT6 (Prop_lut6_I2_O)        0.045    -0.230 r  C1/count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.230    C1/count[4]_i_2_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.167 r  C1/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.167    C1/count_reg[4]_i_1_n_4
    SLICE_X63Y19         FDRE                                         r  C1/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.856    -0.834    C1/CLK
    SLICE_X63Y19         FDRE                                         r  C1/count_reg[7]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105    -0.475    C1/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.308    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CO/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    CO/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  CO/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X63Y20     C1/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X63Y20     C1/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X63Y21     C1/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X63Y18     C1/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X63Y18     C1/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X63Y18     C1/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X63Y19     C1/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X63Y19     C1/count_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  CO/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y21     C1/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y19     C1/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y19     C1/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y19     C1/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y19     C1/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y19     C1/seg_mem_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y19     C1/seg_mem_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y21     C1/seg_mem_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y21     C1/seg_mem_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y21     C1/seg_mem_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y18     C1/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y18     C1/count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y18     C1/count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y24     C1/seg_sel_mem_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y25     C1/seg_sel_mem_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y18     C1/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y20     C1/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y20     C1/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y20     C1/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y20     C1/count_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CO/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    CO/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  CO/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  CO/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  CO/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  CO/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CO/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  CO/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CO/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CO/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CO/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CO/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       96.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.014ns  (required time - arrival time)
  Source:                 C1/switch_mem_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C1/seg_mem_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.901ns  (logic 0.840ns (21.533%)  route 3.061ns (78.467%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.624    -0.888    C1/CLK
    SLICE_X62Y21         FDRE                                         r  C1/switch_mem_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  C1/switch_mem_reg[4]/Q
                         net (fo=13, routed)          1.159     0.691    C1/switch_mem[4]
    SLICE_X64Y19         LUT6 (Prop_lut6_I3_O)        0.297     0.988 r  C1/seg_mem[1]_i_2/O
                         net (fo=1, routed)           1.902     2.890    C1/p_0_out[1]
    SLICE_X64Y19         LUT6 (Prop_lut6_I0_O)        0.124     3.014 r  C1/seg_mem[1]_i_1/O
                         net (fo=1, routed)           0.000     3.014    C1/p_0_in[1]
    SLICE_X64Y19         FDRE                                         r  C1/seg_mem_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.508    98.513    C1/CLK
    SLICE_X64Y19         FDRE                                         r  C1/seg_mem_reg[1]/C
                         clock pessimism              0.578    99.090    
                         clock uncertainty           -0.140    98.951    
    SLICE_X64Y19         FDRE (Setup_fdre_C_D)        0.077    99.028    C1/seg_mem_reg[1]
  -------------------------------------------------------------------
                         required time                         99.028    
                         arrival time                          -3.014    
  -------------------------------------------------------------------
                         slack                                 96.014    

Slack (MET) :             96.322ns  (required time - arrival time)
  Source:                 C1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C1/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 1.687ns (47.185%)  route 1.888ns (52.815%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 98.512 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.626    -0.886    C1/CLK
    SLICE_X63Y19         FDRE                                         r  C1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  C1/count_reg[7]/Q
                         net (fo=3, routed)           0.805     0.376    C1/count_reg[7]
    SLICE_X62Y18         LUT4 (Prop_lut4_I2_O)        0.124     0.500 f  C1/count[0]_i_8/O
                         net (fo=14, routed)          1.083     1.583    C1/count[0]_i_8_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.707 r  C1/count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.707    C1/count[0]_i_6_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.239 r  C1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.239    C1/count_reg[0]_i_1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.353 r  C1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.353    C1/count_reg[4]_i_1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.467 r  C1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.467    C1/count_reg[8]_i_1_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.690 r  C1/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.690    C1/count_reg[12]_i_1_n_7
    SLICE_X63Y21         FDRE                                         r  C1/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.507    98.512    C1/CLK
    SLICE_X63Y21         FDRE                                         r  C1/count_reg[12]/C
                         clock pessimism              0.578    99.089    
                         clock uncertainty           -0.140    98.950    
    SLICE_X63Y21         FDRE (Setup_fdre_C_D)        0.062    99.012    C1/count_reg[12]
  -------------------------------------------------------------------
                         required time                         99.012    
                         arrival time                          -2.690    
  -------------------------------------------------------------------
                         slack                                 96.322    

Slack (MET) :             96.326ns  (required time - arrival time)
  Source:                 C1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C1/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 1.684ns (47.141%)  route 1.888ns (52.859%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.626    -0.886    C1/CLK
    SLICE_X63Y19         FDRE                                         r  C1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  C1/count_reg[7]/Q
                         net (fo=3, routed)           0.805     0.376    C1/count_reg[7]
    SLICE_X62Y18         LUT4 (Prop_lut4_I2_O)        0.124     0.500 f  C1/count[0]_i_8/O
                         net (fo=14, routed)          1.083     1.583    C1/count[0]_i_8_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.707 r  C1/count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.707    C1/count[0]_i_6_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.239 r  C1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.239    C1/count_reg[0]_i_1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.353 r  C1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.353    C1/count_reg[4]_i_1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.687 r  C1/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.687    C1/count_reg[8]_i_1_n_6
    SLICE_X63Y20         FDRE                                         r  C1/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.508    98.513    C1/CLK
    SLICE_X63Y20         FDRE                                         r  C1/count_reg[9]/C
                         clock pessimism              0.578    99.090    
                         clock uncertainty           -0.140    98.951    
    SLICE_X63Y20         FDRE (Setup_fdre_C_D)        0.062    99.013    C1/count_reg[9]
  -------------------------------------------------------------------
                         required time                         99.013    
                         arrival time                          -2.687    
  -------------------------------------------------------------------
                         slack                                 96.326    

Slack (MET) :             96.347ns  (required time - arrival time)
  Source:                 C1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C1/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 1.663ns (46.828%)  route 1.888ns (53.172%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.626    -0.886    C1/CLK
    SLICE_X63Y19         FDRE                                         r  C1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  C1/count_reg[7]/Q
                         net (fo=3, routed)           0.805     0.376    C1/count_reg[7]
    SLICE_X62Y18         LUT4 (Prop_lut4_I2_O)        0.124     0.500 f  C1/count[0]_i_8/O
                         net (fo=14, routed)          1.083     1.583    C1/count[0]_i_8_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.707 r  C1/count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.707    C1/count[0]_i_6_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.239 r  C1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.239    C1/count_reg[0]_i_1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.353 r  C1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.353    C1/count_reg[4]_i_1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.666 r  C1/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.666    C1/count_reg[8]_i_1_n_4
    SLICE_X63Y20         FDRE                                         r  C1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.508    98.513    C1/CLK
    SLICE_X63Y20         FDRE                                         r  C1/count_reg[11]/C
                         clock pessimism              0.578    99.090    
                         clock uncertainty           -0.140    98.951    
    SLICE_X63Y20         FDRE (Setup_fdre_C_D)        0.062    99.013    C1/count_reg[11]
  -------------------------------------------------------------------
                         required time                         99.013    
                         arrival time                          -2.666    
  -------------------------------------------------------------------
                         slack                                 96.347    

Slack (MET) :             96.396ns  (required time - arrival time)
  Source:                 C6/count1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 0.704ns (23.198%)  route 2.331ns (76.802%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 98.512 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.624    -0.888    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  C6/count1_reg[5]/Q
                         net (fo=6, routed)           1.185     0.754    C6/count1_reg[5]
    SLICE_X58Y19         LUT5 (Prop_lut5_I1_O)        0.124     0.878 f  C6/count1[9]_i_3/O
                         net (fo=1, routed)           0.655     1.533    C6/count1[9]_i_3_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.124     1.657 r  C6/count1[9]_i_1/O
                         net (fo=10, routed)          0.491     2.147    C6/clear
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.507    98.512    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[0]/C
                         clock pessimism              0.601    99.112    
                         clock uncertainty           -0.140    98.973    
    SLICE_X58Y20         FDRE (Setup_fdre_C_R)       -0.429    98.544    C6/count1_reg[0]
  -------------------------------------------------------------------
                         required time                         98.544    
                         arrival time                          -2.147    
  -------------------------------------------------------------------
                         slack                                 96.396    

Slack (MET) :             96.396ns  (required time - arrival time)
  Source:                 C6/count1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 0.704ns (23.198%)  route 2.331ns (76.802%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 98.512 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.624    -0.888    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  C6/count1_reg[5]/Q
                         net (fo=6, routed)           1.185     0.754    C6/count1_reg[5]
    SLICE_X58Y19         LUT5 (Prop_lut5_I1_O)        0.124     0.878 f  C6/count1[9]_i_3/O
                         net (fo=1, routed)           0.655     1.533    C6/count1[9]_i_3_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.124     1.657 r  C6/count1[9]_i_1/O
                         net (fo=10, routed)          0.491     2.147    C6/clear
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.507    98.512    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[1]/C
                         clock pessimism              0.601    99.112    
                         clock uncertainty           -0.140    98.973    
    SLICE_X58Y20         FDRE (Setup_fdre_C_R)       -0.429    98.544    C6/count1_reg[1]
  -------------------------------------------------------------------
                         required time                         98.544    
                         arrival time                          -2.147    
  -------------------------------------------------------------------
                         slack                                 96.396    

Slack (MET) :             96.396ns  (required time - arrival time)
  Source:                 C6/count1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 0.704ns (23.198%)  route 2.331ns (76.802%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 98.512 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.624    -0.888    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  C6/count1_reg[5]/Q
                         net (fo=6, routed)           1.185     0.754    C6/count1_reg[5]
    SLICE_X58Y19         LUT5 (Prop_lut5_I1_O)        0.124     0.878 f  C6/count1[9]_i_3/O
                         net (fo=1, routed)           0.655     1.533    C6/count1[9]_i_3_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.124     1.657 r  C6/count1[9]_i_1/O
                         net (fo=10, routed)          0.491     2.147    C6/clear
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.507    98.512    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[2]/C
                         clock pessimism              0.601    99.112    
                         clock uncertainty           -0.140    98.973    
    SLICE_X58Y20         FDRE (Setup_fdre_C_R)       -0.429    98.544    C6/count1_reg[2]
  -------------------------------------------------------------------
                         required time                         98.544    
                         arrival time                          -2.147    
  -------------------------------------------------------------------
                         slack                                 96.396    

Slack (MET) :             96.396ns  (required time - arrival time)
  Source:                 C6/count1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 0.704ns (23.198%)  route 2.331ns (76.802%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 98.512 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.624    -0.888    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  C6/count1_reg[5]/Q
                         net (fo=6, routed)           1.185     0.754    C6/count1_reg[5]
    SLICE_X58Y19         LUT5 (Prop_lut5_I1_O)        0.124     0.878 f  C6/count1[9]_i_3/O
                         net (fo=1, routed)           0.655     1.533    C6/count1[9]_i_3_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.124     1.657 r  C6/count1[9]_i_1/O
                         net (fo=10, routed)          0.491     2.147    C6/clear
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.507    98.512    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[3]/C
                         clock pessimism              0.601    99.112    
                         clock uncertainty           -0.140    98.973    
    SLICE_X58Y20         FDRE (Setup_fdre_C_R)       -0.429    98.544    C6/count1_reg[3]
  -------------------------------------------------------------------
                         required time                         98.544    
                         arrival time                          -2.147    
  -------------------------------------------------------------------
                         slack                                 96.396    

Slack (MET) :             96.396ns  (required time - arrival time)
  Source:                 C6/count1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 0.704ns (23.198%)  route 2.331ns (76.802%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 98.512 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.624    -0.888    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  C6/count1_reg[5]/Q
                         net (fo=6, routed)           1.185     0.754    C6/count1_reg[5]
    SLICE_X58Y19         LUT5 (Prop_lut5_I1_O)        0.124     0.878 f  C6/count1[9]_i_3/O
                         net (fo=1, routed)           0.655     1.533    C6/count1[9]_i_3_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.124     1.657 r  C6/count1[9]_i_1/O
                         net (fo=10, routed)          0.491     2.147    C6/clear
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.507    98.512    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[4]/C
                         clock pessimism              0.601    99.112    
                         clock uncertainty           -0.140    98.973    
    SLICE_X58Y20         FDRE (Setup_fdre_C_R)       -0.429    98.544    C6/count1_reg[4]
  -------------------------------------------------------------------
                         required time                         98.544    
                         arrival time                          -2.147    
  -------------------------------------------------------------------
                         slack                                 96.396    

Slack (MET) :             96.396ns  (required time - arrival time)
  Source:                 C6/count1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 0.704ns (23.198%)  route 2.331ns (76.802%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 98.512 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.624    -0.888    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  C6/count1_reg[5]/Q
                         net (fo=6, routed)           1.185     0.754    C6/count1_reg[5]
    SLICE_X58Y19         LUT5 (Prop_lut5_I1_O)        0.124     0.878 f  C6/count1[9]_i_3/O
                         net (fo=1, routed)           0.655     1.533    C6/count1[9]_i_3_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.124     1.657 r  C6/count1[9]_i_1/O
                         net (fo=10, routed)          0.491     2.147    C6/clear
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.507    98.512    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[5]/C
                         clock pessimism              0.601    99.112    
                         clock uncertainty           -0.140    98.973    
    SLICE_X58Y20         FDRE (Setup_fdre_C_R)       -0.429    98.544    C6/count1_reg[5]
  -------------------------------------------------------------------
                         required time                         98.544    
                         arrival time                          -2.147    
  -------------------------------------------------------------------
                         slack                                 96.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 C1/switch_mem_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C1/seg_mem_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.594%)  route 0.197ns (51.406%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.585    -0.596    C1/CLK
    SLICE_X62Y21         FDRE                                         r  C1/switch_mem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  C1/switch_mem_reg[1]/Q
                         net (fo=12, routed)          0.197    -0.259    C1/switch_mem[1]
    SLICE_X64Y20         LUT6 (Prop_lut6_I4_O)        0.045    -0.214 r  C1/seg_mem[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    C1/p_0_in[6]
    SLICE_X64Y20         FDRE                                         r  C1/seg_mem_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.855    -0.835    C1/CLK
    SLICE_X64Y20         FDRE                                         r  C1/seg_mem_reg[6]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X64Y20         FDRE (Hold_fdre_C_D)         0.120    -0.461    C1/seg_mem_reg[6]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 C6/count1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.901%)  route 0.172ns (48.099%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.585    -0.596    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  C6/count1_reg[3]/Q
                         net (fo=8, routed)           0.172    -0.283    C6/count1_reg[3]
    SLICE_X58Y19         LUT5 (Prop_lut5_I2_O)        0.045    -0.238 r  C6/count1[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    C6/plusOp[6]
    SLICE_X58Y19         FDRE                                         r  C6/count1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.854    -0.836    C6/CLK
    SLICE_X58Y19         FDRE                                         r  C6/count1_reg[6]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X58Y19         FDRE (Hold_fdre_C_D)         0.092    -0.489    C6/count1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 C6/count1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.586    -0.595    C6/CLK
    SLICE_X59Y19         FDRE                                         r  C6/count1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  C6/count1_reg[8]/Q
                         net (fo=4, routed)           0.178    -0.276    C6/count1_reg[8]
    SLICE_X59Y19         LUT5 (Prop_lut5_I3_O)        0.042    -0.234 r  C6/count1[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.234    C6/plusOp[9]
    SLICE_X59Y19         FDRE                                         r  C6/count1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.854    -0.836    C6/CLK
    SLICE_X59Y19         FDRE                                         r  C6/count1_reg[9]/C
                         clock pessimism              0.240    -0.595    
    SLICE_X59Y19         FDRE (Hold_fdre_C_D)         0.107    -0.488    C6/count1_reg[9]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 C6/count1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.275%)  route 0.170ns (47.725%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.585    -0.596    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  C6/count1_reg[1]/Q
                         net (fo=8, routed)           0.170    -0.286    C6/count1_reg[1]
    SLICE_X58Y20         LUT6 (Prop_lut6_I2_O)        0.045    -0.241 r  C6/count1[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    C6/plusOp[5]
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.853    -0.837    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[5]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X58Y20         FDRE (Hold_fdre_C_D)         0.092    -0.504    C6/count1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 C6/count1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.084%)  route 0.178ns (48.916%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.586    -0.595    C6/CLK
    SLICE_X59Y19         FDRE                                         r  C6/count1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  C6/count1_reg[8]/Q
                         net (fo=4, routed)           0.178    -0.276    C6/count1_reg[8]
    SLICE_X59Y19         LUT4 (Prop_lut4_I3_O)        0.045    -0.231 r  C6/count1[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    C6/plusOp[8]
    SLICE_X59Y19         FDRE                                         r  C6/count1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.854    -0.836    C6/CLK
    SLICE_X59Y19         FDRE                                         r  C6/count1_reg[8]/C
                         clock pessimism              0.240    -0.595    
    SLICE_X59Y19         FDRE (Hold_fdre_C_D)         0.091    -0.504    C6/count1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 C6/count1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.184ns (46.945%)  route 0.208ns (53.055%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.585    -0.596    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  C6/count1_reg[1]/Q
                         net (fo=8, routed)           0.208    -0.247    C6/count1_reg[1]
    SLICE_X58Y20         LUT5 (Prop_lut5_I1_O)        0.043    -0.204 r  C6/count1[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    C6/plusOp[4]
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.853    -0.837    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[4]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X58Y20         FDRE (Hold_fdre_C_D)         0.107    -0.489    C6/count1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 C6/count1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.586    -0.595    C6/CLK
    SLICE_X58Y19         FDRE                                         r  C6/count1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  C6/count1_reg[7]/Q
                         net (fo=5, routed)           0.196    -0.259    C6/count1_reg[7]
    SLICE_X58Y19         LUT6 (Prop_lut6_I5_O)        0.045    -0.214 r  C6/count1[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    C6/plusOp[7]
    SLICE_X58Y19         FDRE                                         r  C6/count1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.854    -0.836    C6/CLK
    SLICE_X58Y19         FDRE                                         r  C6/count1_reg[7]/C
                         clock pessimism              0.240    -0.595    
    SLICE_X58Y19         FDRE (Hold_fdre_C_D)         0.091    -0.504    C6/count1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 C6/count1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.183ns (45.537%)  route 0.219ns (54.463%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.585    -0.596    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  C6/count1_reg[1]/Q
                         net (fo=8, routed)           0.219    -0.237    C6/count1_reg[1]
    SLICE_X58Y20         LUT3 (Prop_lut3_I0_O)        0.042    -0.195 r  C6/count1[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    C6/count1[2]_i_1_n_0
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.853    -0.837    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[2]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X58Y20         FDRE (Hold_fdre_C_D)         0.107    -0.489    C6/count1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 C6/count1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.214%)  route 0.208ns (52.786%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.585    -0.596    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  C6/count1_reg[1]/Q
                         net (fo=8, routed)           0.208    -0.247    C6/count1_reg[1]
    SLICE_X58Y20         LUT4 (Prop_lut4_I1_O)        0.045    -0.202 r  C6/count1[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    C6/plusOp[3]
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.853    -0.837    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[3]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X58Y20         FDRE (Hold_fdre_C_D)         0.092    -0.504    C6/count1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 C1/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C1/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.249ns (58.128%)  route 0.179ns (41.872%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.586    -0.595    C1/CLK
    SLICE_X63Y20         FDRE                                         r  C1/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  C1/count_reg[9]/Q
                         net (fo=15, routed)          0.179    -0.275    C1/count_reg[9]
    SLICE_X63Y19         LUT6 (Prop_lut6_I2_O)        0.045    -0.230 r  C1/count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.230    C1/count[4]_i_2_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.167 r  C1/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.167    C1/count_reg[4]_i_1_n_4
    SLICE_X63Y19         FDRE                                         r  C1/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.856    -0.834    C1/CLK
    SLICE_X63Y19         FDRE                                         r  C1/count_reg[7]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105    -0.475    C1/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.308    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CO/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    CO/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  CO/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X63Y20     C1/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X63Y20     C1/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X63Y21     C1/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X63Y18     C1/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X63Y18     C1/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X63Y18     C1/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X63Y19     C1/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X63Y19     C1/count_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  CO/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y21     C1/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y19     C1/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y19     C1/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y19     C1/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y19     C1/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y19     C1/seg_mem_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y19     C1/seg_mem_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y21     C1/seg_mem_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y21     C1/seg_mem_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y21     C1/seg_mem_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y18     C1/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y18     C1/count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y18     C1/count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y24     C1/seg_sel_mem_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y25     C1/seg_sel_mem_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y18     C1/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y20     C1/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y20     C1/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y20     C1/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y20     C1/count_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CO/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    CO/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  CO/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  CO/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  CO/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  CO/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       96.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.004ns  (required time - arrival time)
  Source:                 C1/switch_mem_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C1/seg_mem_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.901ns  (logic 0.840ns (21.533%)  route 3.061ns (78.467%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.624    -0.888    C1/CLK
    SLICE_X62Y21         FDRE                                         r  C1/switch_mem_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  C1/switch_mem_reg[4]/Q
                         net (fo=13, routed)          1.159     0.691    C1/switch_mem[4]
    SLICE_X64Y19         LUT6 (Prop_lut6_I3_O)        0.297     0.988 r  C1/seg_mem[1]_i_2/O
                         net (fo=1, routed)           1.902     2.890    C1/p_0_out[1]
    SLICE_X64Y19         LUT6 (Prop_lut6_I0_O)        0.124     3.014 r  C1/seg_mem[1]_i_1/O
                         net (fo=1, routed)           0.000     3.014    C1/p_0_in[1]
    SLICE_X64Y19         FDRE                                         r  C1/seg_mem_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.508    98.513    C1/CLK
    SLICE_X64Y19         FDRE                                         r  C1/seg_mem_reg[1]/C
                         clock pessimism              0.578    99.090    
                         clock uncertainty           -0.149    98.941    
    SLICE_X64Y19         FDRE (Setup_fdre_C_D)        0.077    99.018    C1/seg_mem_reg[1]
  -------------------------------------------------------------------
                         required time                         99.018    
                         arrival time                          -3.014    
  -------------------------------------------------------------------
                         slack                                 96.004    

Slack (MET) :             96.312ns  (required time - arrival time)
  Source:                 C1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C1/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 1.687ns (47.185%)  route 1.888ns (52.815%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 98.512 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.626    -0.886    C1/CLK
    SLICE_X63Y19         FDRE                                         r  C1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  C1/count_reg[7]/Q
                         net (fo=3, routed)           0.805     0.376    C1/count_reg[7]
    SLICE_X62Y18         LUT4 (Prop_lut4_I2_O)        0.124     0.500 f  C1/count[0]_i_8/O
                         net (fo=14, routed)          1.083     1.583    C1/count[0]_i_8_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.707 r  C1/count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.707    C1/count[0]_i_6_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.239 r  C1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.239    C1/count_reg[0]_i_1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.353 r  C1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.353    C1/count_reg[4]_i_1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.467 r  C1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.467    C1/count_reg[8]_i_1_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.690 r  C1/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.690    C1/count_reg[12]_i_1_n_7
    SLICE_X63Y21         FDRE                                         r  C1/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.507    98.512    C1/CLK
    SLICE_X63Y21         FDRE                                         r  C1/count_reg[12]/C
                         clock pessimism              0.578    99.089    
                         clock uncertainty           -0.149    98.940    
    SLICE_X63Y21         FDRE (Setup_fdre_C_D)        0.062    99.002    C1/count_reg[12]
  -------------------------------------------------------------------
                         required time                         99.002    
                         arrival time                          -2.690    
  -------------------------------------------------------------------
                         slack                                 96.312    

Slack (MET) :             96.316ns  (required time - arrival time)
  Source:                 C1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C1/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 1.684ns (47.141%)  route 1.888ns (52.859%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.626    -0.886    C1/CLK
    SLICE_X63Y19         FDRE                                         r  C1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  C1/count_reg[7]/Q
                         net (fo=3, routed)           0.805     0.376    C1/count_reg[7]
    SLICE_X62Y18         LUT4 (Prop_lut4_I2_O)        0.124     0.500 f  C1/count[0]_i_8/O
                         net (fo=14, routed)          1.083     1.583    C1/count[0]_i_8_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.707 r  C1/count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.707    C1/count[0]_i_6_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.239 r  C1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.239    C1/count_reg[0]_i_1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.353 r  C1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.353    C1/count_reg[4]_i_1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.687 r  C1/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.687    C1/count_reg[8]_i_1_n_6
    SLICE_X63Y20         FDRE                                         r  C1/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.508    98.513    C1/CLK
    SLICE_X63Y20         FDRE                                         r  C1/count_reg[9]/C
                         clock pessimism              0.578    99.090    
                         clock uncertainty           -0.149    98.941    
    SLICE_X63Y20         FDRE (Setup_fdre_C_D)        0.062    99.003    C1/count_reg[9]
  -------------------------------------------------------------------
                         required time                         99.003    
                         arrival time                          -2.687    
  -------------------------------------------------------------------
                         slack                                 96.316    

Slack (MET) :             96.337ns  (required time - arrival time)
  Source:                 C1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C1/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 1.663ns (46.828%)  route 1.888ns (53.172%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.626    -0.886    C1/CLK
    SLICE_X63Y19         FDRE                                         r  C1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  C1/count_reg[7]/Q
                         net (fo=3, routed)           0.805     0.376    C1/count_reg[7]
    SLICE_X62Y18         LUT4 (Prop_lut4_I2_O)        0.124     0.500 f  C1/count[0]_i_8/O
                         net (fo=14, routed)          1.083     1.583    C1/count[0]_i_8_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.707 r  C1/count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.707    C1/count[0]_i_6_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.239 r  C1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.239    C1/count_reg[0]_i_1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.353 r  C1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.353    C1/count_reg[4]_i_1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.666 r  C1/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.666    C1/count_reg[8]_i_1_n_4
    SLICE_X63Y20         FDRE                                         r  C1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.508    98.513    C1/CLK
    SLICE_X63Y20         FDRE                                         r  C1/count_reg[11]/C
                         clock pessimism              0.578    99.090    
                         clock uncertainty           -0.149    98.941    
    SLICE_X63Y20         FDRE (Setup_fdre_C_D)        0.062    99.003    C1/count_reg[11]
  -------------------------------------------------------------------
                         required time                         99.003    
                         arrival time                          -2.666    
  -------------------------------------------------------------------
                         slack                                 96.337    

Slack (MET) :             96.387ns  (required time - arrival time)
  Source:                 C6/count1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 0.704ns (23.198%)  route 2.331ns (76.802%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 98.512 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.624    -0.888    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  C6/count1_reg[5]/Q
                         net (fo=6, routed)           1.185     0.754    C6/count1_reg[5]
    SLICE_X58Y19         LUT5 (Prop_lut5_I1_O)        0.124     0.878 f  C6/count1[9]_i_3/O
                         net (fo=1, routed)           0.655     1.533    C6/count1[9]_i_3_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.124     1.657 r  C6/count1[9]_i_1/O
                         net (fo=10, routed)          0.491     2.147    C6/clear
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.507    98.512    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[0]/C
                         clock pessimism              0.601    99.112    
                         clock uncertainty           -0.149    98.963    
    SLICE_X58Y20         FDRE (Setup_fdre_C_R)       -0.429    98.534    C6/count1_reg[0]
  -------------------------------------------------------------------
                         required time                         98.534    
                         arrival time                          -2.147    
  -------------------------------------------------------------------
                         slack                                 96.387    

Slack (MET) :             96.387ns  (required time - arrival time)
  Source:                 C6/count1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 0.704ns (23.198%)  route 2.331ns (76.802%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 98.512 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.624    -0.888    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  C6/count1_reg[5]/Q
                         net (fo=6, routed)           1.185     0.754    C6/count1_reg[5]
    SLICE_X58Y19         LUT5 (Prop_lut5_I1_O)        0.124     0.878 f  C6/count1[9]_i_3/O
                         net (fo=1, routed)           0.655     1.533    C6/count1[9]_i_3_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.124     1.657 r  C6/count1[9]_i_1/O
                         net (fo=10, routed)          0.491     2.147    C6/clear
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.507    98.512    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[1]/C
                         clock pessimism              0.601    99.112    
                         clock uncertainty           -0.149    98.963    
    SLICE_X58Y20         FDRE (Setup_fdre_C_R)       -0.429    98.534    C6/count1_reg[1]
  -------------------------------------------------------------------
                         required time                         98.534    
                         arrival time                          -2.147    
  -------------------------------------------------------------------
                         slack                                 96.387    

Slack (MET) :             96.387ns  (required time - arrival time)
  Source:                 C6/count1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 0.704ns (23.198%)  route 2.331ns (76.802%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 98.512 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.624    -0.888    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  C6/count1_reg[5]/Q
                         net (fo=6, routed)           1.185     0.754    C6/count1_reg[5]
    SLICE_X58Y19         LUT5 (Prop_lut5_I1_O)        0.124     0.878 f  C6/count1[9]_i_3/O
                         net (fo=1, routed)           0.655     1.533    C6/count1[9]_i_3_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.124     1.657 r  C6/count1[9]_i_1/O
                         net (fo=10, routed)          0.491     2.147    C6/clear
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.507    98.512    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[2]/C
                         clock pessimism              0.601    99.112    
                         clock uncertainty           -0.149    98.963    
    SLICE_X58Y20         FDRE (Setup_fdre_C_R)       -0.429    98.534    C6/count1_reg[2]
  -------------------------------------------------------------------
                         required time                         98.534    
                         arrival time                          -2.147    
  -------------------------------------------------------------------
                         slack                                 96.387    

Slack (MET) :             96.387ns  (required time - arrival time)
  Source:                 C6/count1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 0.704ns (23.198%)  route 2.331ns (76.802%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 98.512 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.624    -0.888    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  C6/count1_reg[5]/Q
                         net (fo=6, routed)           1.185     0.754    C6/count1_reg[5]
    SLICE_X58Y19         LUT5 (Prop_lut5_I1_O)        0.124     0.878 f  C6/count1[9]_i_3/O
                         net (fo=1, routed)           0.655     1.533    C6/count1[9]_i_3_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.124     1.657 r  C6/count1[9]_i_1/O
                         net (fo=10, routed)          0.491     2.147    C6/clear
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.507    98.512    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[3]/C
                         clock pessimism              0.601    99.112    
                         clock uncertainty           -0.149    98.963    
    SLICE_X58Y20         FDRE (Setup_fdre_C_R)       -0.429    98.534    C6/count1_reg[3]
  -------------------------------------------------------------------
                         required time                         98.534    
                         arrival time                          -2.147    
  -------------------------------------------------------------------
                         slack                                 96.387    

Slack (MET) :             96.387ns  (required time - arrival time)
  Source:                 C6/count1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 0.704ns (23.198%)  route 2.331ns (76.802%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 98.512 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.624    -0.888    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  C6/count1_reg[5]/Q
                         net (fo=6, routed)           1.185     0.754    C6/count1_reg[5]
    SLICE_X58Y19         LUT5 (Prop_lut5_I1_O)        0.124     0.878 f  C6/count1[9]_i_3/O
                         net (fo=1, routed)           0.655     1.533    C6/count1[9]_i_3_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.124     1.657 r  C6/count1[9]_i_1/O
                         net (fo=10, routed)          0.491     2.147    C6/clear
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.507    98.512    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[4]/C
                         clock pessimism              0.601    99.112    
                         clock uncertainty           -0.149    98.963    
    SLICE_X58Y20         FDRE (Setup_fdre_C_R)       -0.429    98.534    C6/count1_reg[4]
  -------------------------------------------------------------------
                         required time                         98.534    
                         arrival time                          -2.147    
  -------------------------------------------------------------------
                         slack                                 96.387    

Slack (MET) :             96.387ns  (required time - arrival time)
  Source:                 C6/count1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 0.704ns (23.198%)  route 2.331ns (76.802%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 98.512 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.624    -0.888    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  C6/count1_reg[5]/Q
                         net (fo=6, routed)           1.185     0.754    C6/count1_reg[5]
    SLICE_X58Y19         LUT5 (Prop_lut5_I1_O)        0.124     0.878 f  C6/count1[9]_i_3/O
                         net (fo=1, routed)           0.655     1.533    C6/count1[9]_i_3_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.124     1.657 r  C6/count1[9]_i_1/O
                         net (fo=10, routed)          0.491     2.147    C6/clear
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.507    98.512    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[5]/C
                         clock pessimism              0.601    99.112    
                         clock uncertainty           -0.149    98.963    
    SLICE_X58Y20         FDRE (Setup_fdre_C_R)       -0.429    98.534    C6/count1_reg[5]
  -------------------------------------------------------------------
                         required time                         98.534    
                         arrival time                          -2.147    
  -------------------------------------------------------------------
                         slack                                 96.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 C1/switch_mem_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C1/seg_mem_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.594%)  route 0.197ns (51.406%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.585    -0.596    C1/CLK
    SLICE_X62Y21         FDRE                                         r  C1/switch_mem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  C1/switch_mem_reg[1]/Q
                         net (fo=12, routed)          0.197    -0.259    C1/switch_mem[1]
    SLICE_X64Y20         LUT6 (Prop_lut6_I4_O)        0.045    -0.214 r  C1/seg_mem[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    C1/p_0_in[6]
    SLICE_X64Y20         FDRE                                         r  C1/seg_mem_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.855    -0.835    C1/CLK
    SLICE_X64Y20         FDRE                                         r  C1/seg_mem_reg[6]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.149    -0.432    
    SLICE_X64Y20         FDRE (Hold_fdre_C_D)         0.120    -0.312    C1/seg_mem_reg[6]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 C6/count1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.901%)  route 0.172ns (48.099%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.585    -0.596    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  C6/count1_reg[3]/Q
                         net (fo=8, routed)           0.172    -0.283    C6/count1_reg[3]
    SLICE_X58Y19         LUT5 (Prop_lut5_I2_O)        0.045    -0.238 r  C6/count1[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    C6/plusOp[6]
    SLICE_X58Y19         FDRE                                         r  C6/count1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.854    -0.836    C6/CLK
    SLICE_X58Y19         FDRE                                         r  C6/count1_reg[6]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.149    -0.432    
    SLICE_X58Y19         FDRE (Hold_fdre_C_D)         0.092    -0.340    C6/count1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 C6/count1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.586    -0.595    C6/CLK
    SLICE_X59Y19         FDRE                                         r  C6/count1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  C6/count1_reg[8]/Q
                         net (fo=4, routed)           0.178    -0.276    C6/count1_reg[8]
    SLICE_X59Y19         LUT5 (Prop_lut5_I3_O)        0.042    -0.234 r  C6/count1[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.234    C6/plusOp[9]
    SLICE_X59Y19         FDRE                                         r  C6/count1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.854    -0.836    C6/CLK
    SLICE_X59Y19         FDRE                                         r  C6/count1_reg[9]/C
                         clock pessimism              0.240    -0.595    
                         clock uncertainty            0.149    -0.446    
    SLICE_X59Y19         FDRE (Hold_fdre_C_D)         0.107    -0.339    C6/count1_reg[9]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 C6/count1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.275%)  route 0.170ns (47.725%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.585    -0.596    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  C6/count1_reg[1]/Q
                         net (fo=8, routed)           0.170    -0.286    C6/count1_reg[1]
    SLICE_X58Y20         LUT6 (Prop_lut6_I2_O)        0.045    -0.241 r  C6/count1[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    C6/plusOp[5]
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.853    -0.837    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[5]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.149    -0.447    
    SLICE_X58Y20         FDRE (Hold_fdre_C_D)         0.092    -0.355    C6/count1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 C6/count1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.084%)  route 0.178ns (48.916%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.586    -0.595    C6/CLK
    SLICE_X59Y19         FDRE                                         r  C6/count1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  C6/count1_reg[8]/Q
                         net (fo=4, routed)           0.178    -0.276    C6/count1_reg[8]
    SLICE_X59Y19         LUT4 (Prop_lut4_I3_O)        0.045    -0.231 r  C6/count1[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    C6/plusOp[8]
    SLICE_X59Y19         FDRE                                         r  C6/count1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.854    -0.836    C6/CLK
    SLICE_X59Y19         FDRE                                         r  C6/count1_reg[8]/C
                         clock pessimism              0.240    -0.595    
                         clock uncertainty            0.149    -0.446    
    SLICE_X59Y19         FDRE (Hold_fdre_C_D)         0.091    -0.355    C6/count1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 C6/count1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.184ns (46.945%)  route 0.208ns (53.055%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.585    -0.596    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  C6/count1_reg[1]/Q
                         net (fo=8, routed)           0.208    -0.247    C6/count1_reg[1]
    SLICE_X58Y20         LUT5 (Prop_lut5_I1_O)        0.043    -0.204 r  C6/count1[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    C6/plusOp[4]
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.853    -0.837    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[4]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.149    -0.447    
    SLICE_X58Y20         FDRE (Hold_fdre_C_D)         0.107    -0.340    C6/count1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 C6/count1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.586    -0.595    C6/CLK
    SLICE_X58Y19         FDRE                                         r  C6/count1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  C6/count1_reg[7]/Q
                         net (fo=5, routed)           0.196    -0.259    C6/count1_reg[7]
    SLICE_X58Y19         LUT6 (Prop_lut6_I5_O)        0.045    -0.214 r  C6/count1[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    C6/plusOp[7]
    SLICE_X58Y19         FDRE                                         r  C6/count1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.854    -0.836    C6/CLK
    SLICE_X58Y19         FDRE                                         r  C6/count1_reg[7]/C
                         clock pessimism              0.240    -0.595    
                         clock uncertainty            0.149    -0.446    
    SLICE_X58Y19         FDRE (Hold_fdre_C_D)         0.091    -0.355    C6/count1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 C6/count1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.183ns (45.537%)  route 0.219ns (54.463%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.585    -0.596    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  C6/count1_reg[1]/Q
                         net (fo=8, routed)           0.219    -0.237    C6/count1_reg[1]
    SLICE_X58Y20         LUT3 (Prop_lut3_I0_O)        0.042    -0.195 r  C6/count1[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    C6/count1[2]_i_1_n_0
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.853    -0.837    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[2]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.149    -0.447    
    SLICE_X58Y20         FDRE (Hold_fdre_C_D)         0.107    -0.340    C6/count1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 C6/count1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.214%)  route 0.208ns (52.786%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.585    -0.596    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  C6/count1_reg[1]/Q
                         net (fo=8, routed)           0.208    -0.247    C6/count1_reg[1]
    SLICE_X58Y20         LUT4 (Prop_lut4_I1_O)        0.045    -0.202 r  C6/count1[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    C6/plusOp[3]
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.853    -0.837    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[3]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.149    -0.447    
    SLICE_X58Y20         FDRE (Hold_fdre_C_D)         0.092    -0.355    C6/count1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 C1/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C1/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.249ns (58.128%)  route 0.179ns (41.872%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.586    -0.595    C1/CLK
    SLICE_X63Y20         FDRE                                         r  C1/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  C1/count_reg[9]/Q
                         net (fo=15, routed)          0.179    -0.275    C1/count_reg[9]
    SLICE_X63Y19         LUT6 (Prop_lut6_I2_O)        0.045    -0.230 r  C1/count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.230    C1/count[4]_i_2_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.167 r  C1/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.167    C1/count_reg[4]_i_1_n_4
    SLICE_X63Y19         FDRE                                         r  C1/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.856    -0.834    C1/CLK
    SLICE_X63Y19         FDRE                                         r  C1/count_reg[7]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.149    -0.431    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105    -0.326    C1/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.159    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       96.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.004ns  (required time - arrival time)
  Source:                 C1/switch_mem_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C1/seg_mem_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.901ns  (logic 0.840ns (21.533%)  route 3.061ns (78.467%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.624    -0.888    C1/CLK
    SLICE_X62Y21         FDRE                                         r  C1/switch_mem_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  C1/switch_mem_reg[4]/Q
                         net (fo=13, routed)          1.159     0.691    C1/switch_mem[4]
    SLICE_X64Y19         LUT6 (Prop_lut6_I3_O)        0.297     0.988 r  C1/seg_mem[1]_i_2/O
                         net (fo=1, routed)           1.902     2.890    C1/p_0_out[1]
    SLICE_X64Y19         LUT6 (Prop_lut6_I0_O)        0.124     3.014 r  C1/seg_mem[1]_i_1/O
                         net (fo=1, routed)           0.000     3.014    C1/p_0_in[1]
    SLICE_X64Y19         FDRE                                         r  C1/seg_mem_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.508    98.513    C1/CLK
    SLICE_X64Y19         FDRE                                         r  C1/seg_mem_reg[1]/C
                         clock pessimism              0.578    99.090    
                         clock uncertainty           -0.149    98.941    
    SLICE_X64Y19         FDRE (Setup_fdre_C_D)        0.077    99.018    C1/seg_mem_reg[1]
  -------------------------------------------------------------------
                         required time                         99.018    
                         arrival time                          -3.014    
  -------------------------------------------------------------------
                         slack                                 96.004    

Slack (MET) :             96.312ns  (required time - arrival time)
  Source:                 C1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C1/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 1.687ns (47.185%)  route 1.888ns (52.815%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 98.512 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.626    -0.886    C1/CLK
    SLICE_X63Y19         FDRE                                         r  C1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  C1/count_reg[7]/Q
                         net (fo=3, routed)           0.805     0.376    C1/count_reg[7]
    SLICE_X62Y18         LUT4 (Prop_lut4_I2_O)        0.124     0.500 f  C1/count[0]_i_8/O
                         net (fo=14, routed)          1.083     1.583    C1/count[0]_i_8_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.707 r  C1/count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.707    C1/count[0]_i_6_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.239 r  C1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.239    C1/count_reg[0]_i_1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.353 r  C1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.353    C1/count_reg[4]_i_1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.467 r  C1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.467    C1/count_reg[8]_i_1_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.690 r  C1/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.690    C1/count_reg[12]_i_1_n_7
    SLICE_X63Y21         FDRE                                         r  C1/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.507    98.512    C1/CLK
    SLICE_X63Y21         FDRE                                         r  C1/count_reg[12]/C
                         clock pessimism              0.578    99.089    
                         clock uncertainty           -0.149    98.940    
    SLICE_X63Y21         FDRE (Setup_fdre_C_D)        0.062    99.002    C1/count_reg[12]
  -------------------------------------------------------------------
                         required time                         99.002    
                         arrival time                          -2.690    
  -------------------------------------------------------------------
                         slack                                 96.312    

Slack (MET) :             96.316ns  (required time - arrival time)
  Source:                 C1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C1/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 1.684ns (47.141%)  route 1.888ns (52.859%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.626    -0.886    C1/CLK
    SLICE_X63Y19         FDRE                                         r  C1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  C1/count_reg[7]/Q
                         net (fo=3, routed)           0.805     0.376    C1/count_reg[7]
    SLICE_X62Y18         LUT4 (Prop_lut4_I2_O)        0.124     0.500 f  C1/count[0]_i_8/O
                         net (fo=14, routed)          1.083     1.583    C1/count[0]_i_8_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.707 r  C1/count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.707    C1/count[0]_i_6_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.239 r  C1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.239    C1/count_reg[0]_i_1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.353 r  C1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.353    C1/count_reg[4]_i_1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.687 r  C1/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.687    C1/count_reg[8]_i_1_n_6
    SLICE_X63Y20         FDRE                                         r  C1/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.508    98.513    C1/CLK
    SLICE_X63Y20         FDRE                                         r  C1/count_reg[9]/C
                         clock pessimism              0.578    99.090    
                         clock uncertainty           -0.149    98.941    
    SLICE_X63Y20         FDRE (Setup_fdre_C_D)        0.062    99.003    C1/count_reg[9]
  -------------------------------------------------------------------
                         required time                         99.003    
                         arrival time                          -2.687    
  -------------------------------------------------------------------
                         slack                                 96.316    

Slack (MET) :             96.337ns  (required time - arrival time)
  Source:                 C1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C1/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 1.663ns (46.828%)  route 1.888ns (53.172%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.626    -0.886    C1/CLK
    SLICE_X63Y19         FDRE                                         r  C1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  C1/count_reg[7]/Q
                         net (fo=3, routed)           0.805     0.376    C1/count_reg[7]
    SLICE_X62Y18         LUT4 (Prop_lut4_I2_O)        0.124     0.500 f  C1/count[0]_i_8/O
                         net (fo=14, routed)          1.083     1.583    C1/count[0]_i_8_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.707 r  C1/count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.707    C1/count[0]_i_6_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.239 r  C1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.239    C1/count_reg[0]_i_1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.353 r  C1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.353    C1/count_reg[4]_i_1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.666 r  C1/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.666    C1/count_reg[8]_i_1_n_4
    SLICE_X63Y20         FDRE                                         r  C1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.508    98.513    C1/CLK
    SLICE_X63Y20         FDRE                                         r  C1/count_reg[11]/C
                         clock pessimism              0.578    99.090    
                         clock uncertainty           -0.149    98.941    
    SLICE_X63Y20         FDRE (Setup_fdre_C_D)        0.062    99.003    C1/count_reg[11]
  -------------------------------------------------------------------
                         required time                         99.003    
                         arrival time                          -2.666    
  -------------------------------------------------------------------
                         slack                                 96.337    

Slack (MET) :             96.387ns  (required time - arrival time)
  Source:                 C6/count1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 0.704ns (23.198%)  route 2.331ns (76.802%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 98.512 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.624    -0.888    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  C6/count1_reg[5]/Q
                         net (fo=6, routed)           1.185     0.754    C6/count1_reg[5]
    SLICE_X58Y19         LUT5 (Prop_lut5_I1_O)        0.124     0.878 f  C6/count1[9]_i_3/O
                         net (fo=1, routed)           0.655     1.533    C6/count1[9]_i_3_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.124     1.657 r  C6/count1[9]_i_1/O
                         net (fo=10, routed)          0.491     2.147    C6/clear
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.507    98.512    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[0]/C
                         clock pessimism              0.601    99.112    
                         clock uncertainty           -0.149    98.963    
    SLICE_X58Y20         FDRE (Setup_fdre_C_R)       -0.429    98.534    C6/count1_reg[0]
  -------------------------------------------------------------------
                         required time                         98.534    
                         arrival time                          -2.147    
  -------------------------------------------------------------------
                         slack                                 96.387    

Slack (MET) :             96.387ns  (required time - arrival time)
  Source:                 C6/count1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 0.704ns (23.198%)  route 2.331ns (76.802%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 98.512 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.624    -0.888    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  C6/count1_reg[5]/Q
                         net (fo=6, routed)           1.185     0.754    C6/count1_reg[5]
    SLICE_X58Y19         LUT5 (Prop_lut5_I1_O)        0.124     0.878 f  C6/count1[9]_i_3/O
                         net (fo=1, routed)           0.655     1.533    C6/count1[9]_i_3_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.124     1.657 r  C6/count1[9]_i_1/O
                         net (fo=10, routed)          0.491     2.147    C6/clear
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.507    98.512    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[1]/C
                         clock pessimism              0.601    99.112    
                         clock uncertainty           -0.149    98.963    
    SLICE_X58Y20         FDRE (Setup_fdre_C_R)       -0.429    98.534    C6/count1_reg[1]
  -------------------------------------------------------------------
                         required time                         98.534    
                         arrival time                          -2.147    
  -------------------------------------------------------------------
                         slack                                 96.387    

Slack (MET) :             96.387ns  (required time - arrival time)
  Source:                 C6/count1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 0.704ns (23.198%)  route 2.331ns (76.802%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 98.512 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.624    -0.888    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  C6/count1_reg[5]/Q
                         net (fo=6, routed)           1.185     0.754    C6/count1_reg[5]
    SLICE_X58Y19         LUT5 (Prop_lut5_I1_O)        0.124     0.878 f  C6/count1[9]_i_3/O
                         net (fo=1, routed)           0.655     1.533    C6/count1[9]_i_3_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.124     1.657 r  C6/count1[9]_i_1/O
                         net (fo=10, routed)          0.491     2.147    C6/clear
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.507    98.512    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[2]/C
                         clock pessimism              0.601    99.112    
                         clock uncertainty           -0.149    98.963    
    SLICE_X58Y20         FDRE (Setup_fdre_C_R)       -0.429    98.534    C6/count1_reg[2]
  -------------------------------------------------------------------
                         required time                         98.534    
                         arrival time                          -2.147    
  -------------------------------------------------------------------
                         slack                                 96.387    

Slack (MET) :             96.387ns  (required time - arrival time)
  Source:                 C6/count1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 0.704ns (23.198%)  route 2.331ns (76.802%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 98.512 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.624    -0.888    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  C6/count1_reg[5]/Q
                         net (fo=6, routed)           1.185     0.754    C6/count1_reg[5]
    SLICE_X58Y19         LUT5 (Prop_lut5_I1_O)        0.124     0.878 f  C6/count1[9]_i_3/O
                         net (fo=1, routed)           0.655     1.533    C6/count1[9]_i_3_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.124     1.657 r  C6/count1[9]_i_1/O
                         net (fo=10, routed)          0.491     2.147    C6/clear
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.507    98.512    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[3]/C
                         clock pessimism              0.601    99.112    
                         clock uncertainty           -0.149    98.963    
    SLICE_X58Y20         FDRE (Setup_fdre_C_R)       -0.429    98.534    C6/count1_reg[3]
  -------------------------------------------------------------------
                         required time                         98.534    
                         arrival time                          -2.147    
  -------------------------------------------------------------------
                         slack                                 96.387    

Slack (MET) :             96.387ns  (required time - arrival time)
  Source:                 C6/count1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 0.704ns (23.198%)  route 2.331ns (76.802%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 98.512 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.624    -0.888    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  C6/count1_reg[5]/Q
                         net (fo=6, routed)           1.185     0.754    C6/count1_reg[5]
    SLICE_X58Y19         LUT5 (Prop_lut5_I1_O)        0.124     0.878 f  C6/count1[9]_i_3/O
                         net (fo=1, routed)           0.655     1.533    C6/count1[9]_i_3_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.124     1.657 r  C6/count1[9]_i_1/O
                         net (fo=10, routed)          0.491     2.147    C6/clear
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.507    98.512    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[4]/C
                         clock pessimism              0.601    99.112    
                         clock uncertainty           -0.149    98.963    
    SLICE_X58Y20         FDRE (Setup_fdre_C_R)       -0.429    98.534    C6/count1_reg[4]
  -------------------------------------------------------------------
                         required time                         98.534    
                         arrival time                          -2.147    
  -------------------------------------------------------------------
                         slack                                 96.387    

Slack (MET) :             96.387ns  (required time - arrival time)
  Source:                 C6/count1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 0.704ns (23.198%)  route 2.331ns (76.802%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 98.512 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.624    -0.888    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  C6/count1_reg[5]/Q
                         net (fo=6, routed)           1.185     0.754    C6/count1_reg[5]
    SLICE_X58Y19         LUT5 (Prop_lut5_I1_O)        0.124     0.878 f  C6/count1[9]_i_3/O
                         net (fo=1, routed)           0.655     1.533    C6/count1[9]_i_3_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.124     1.657 r  C6/count1[9]_i_1/O
                         net (fo=10, routed)          0.491     2.147    C6/clear
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          1.507    98.512    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[5]/C
                         clock pessimism              0.601    99.112    
                         clock uncertainty           -0.149    98.963    
    SLICE_X58Y20         FDRE (Setup_fdre_C_R)       -0.429    98.534    C6/count1_reg[5]
  -------------------------------------------------------------------
                         required time                         98.534    
                         arrival time                          -2.147    
  -------------------------------------------------------------------
                         slack                                 96.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 C1/switch_mem_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C1/seg_mem_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.594%)  route 0.197ns (51.406%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.585    -0.596    C1/CLK
    SLICE_X62Y21         FDRE                                         r  C1/switch_mem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  C1/switch_mem_reg[1]/Q
                         net (fo=12, routed)          0.197    -0.259    C1/switch_mem[1]
    SLICE_X64Y20         LUT6 (Prop_lut6_I4_O)        0.045    -0.214 r  C1/seg_mem[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    C1/p_0_in[6]
    SLICE_X64Y20         FDRE                                         r  C1/seg_mem_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.855    -0.835    C1/CLK
    SLICE_X64Y20         FDRE                                         r  C1/seg_mem_reg[6]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.149    -0.432    
    SLICE_X64Y20         FDRE (Hold_fdre_C_D)         0.120    -0.312    C1/seg_mem_reg[6]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 C6/count1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.901%)  route 0.172ns (48.099%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.585    -0.596    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  C6/count1_reg[3]/Q
                         net (fo=8, routed)           0.172    -0.283    C6/count1_reg[3]
    SLICE_X58Y19         LUT5 (Prop_lut5_I2_O)        0.045    -0.238 r  C6/count1[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    C6/plusOp[6]
    SLICE_X58Y19         FDRE                                         r  C6/count1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.854    -0.836    C6/CLK
    SLICE_X58Y19         FDRE                                         r  C6/count1_reg[6]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.149    -0.432    
    SLICE_X58Y19         FDRE (Hold_fdre_C_D)         0.092    -0.340    C6/count1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 C6/count1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.586    -0.595    C6/CLK
    SLICE_X59Y19         FDRE                                         r  C6/count1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  C6/count1_reg[8]/Q
                         net (fo=4, routed)           0.178    -0.276    C6/count1_reg[8]
    SLICE_X59Y19         LUT5 (Prop_lut5_I3_O)        0.042    -0.234 r  C6/count1[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.234    C6/plusOp[9]
    SLICE_X59Y19         FDRE                                         r  C6/count1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.854    -0.836    C6/CLK
    SLICE_X59Y19         FDRE                                         r  C6/count1_reg[9]/C
                         clock pessimism              0.240    -0.595    
                         clock uncertainty            0.149    -0.446    
    SLICE_X59Y19         FDRE (Hold_fdre_C_D)         0.107    -0.339    C6/count1_reg[9]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 C6/count1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.275%)  route 0.170ns (47.725%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.585    -0.596    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  C6/count1_reg[1]/Q
                         net (fo=8, routed)           0.170    -0.286    C6/count1_reg[1]
    SLICE_X58Y20         LUT6 (Prop_lut6_I2_O)        0.045    -0.241 r  C6/count1[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    C6/plusOp[5]
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.853    -0.837    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[5]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.149    -0.447    
    SLICE_X58Y20         FDRE (Hold_fdre_C_D)         0.092    -0.355    C6/count1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 C6/count1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.084%)  route 0.178ns (48.916%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.586    -0.595    C6/CLK
    SLICE_X59Y19         FDRE                                         r  C6/count1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  C6/count1_reg[8]/Q
                         net (fo=4, routed)           0.178    -0.276    C6/count1_reg[8]
    SLICE_X59Y19         LUT4 (Prop_lut4_I3_O)        0.045    -0.231 r  C6/count1[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    C6/plusOp[8]
    SLICE_X59Y19         FDRE                                         r  C6/count1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.854    -0.836    C6/CLK
    SLICE_X59Y19         FDRE                                         r  C6/count1_reg[8]/C
                         clock pessimism              0.240    -0.595    
                         clock uncertainty            0.149    -0.446    
    SLICE_X59Y19         FDRE (Hold_fdre_C_D)         0.091    -0.355    C6/count1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 C6/count1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.184ns (46.945%)  route 0.208ns (53.055%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.585    -0.596    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  C6/count1_reg[1]/Q
                         net (fo=8, routed)           0.208    -0.247    C6/count1_reg[1]
    SLICE_X58Y20         LUT5 (Prop_lut5_I1_O)        0.043    -0.204 r  C6/count1[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    C6/plusOp[4]
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.853    -0.837    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[4]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.149    -0.447    
    SLICE_X58Y20         FDRE (Hold_fdre_C_D)         0.107    -0.340    C6/count1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 C6/count1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.586    -0.595    C6/CLK
    SLICE_X58Y19         FDRE                                         r  C6/count1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  C6/count1_reg[7]/Q
                         net (fo=5, routed)           0.196    -0.259    C6/count1_reg[7]
    SLICE_X58Y19         LUT6 (Prop_lut6_I5_O)        0.045    -0.214 r  C6/count1[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    C6/plusOp[7]
    SLICE_X58Y19         FDRE                                         r  C6/count1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.854    -0.836    C6/CLK
    SLICE_X58Y19         FDRE                                         r  C6/count1_reg[7]/C
                         clock pessimism              0.240    -0.595    
                         clock uncertainty            0.149    -0.446    
    SLICE_X58Y19         FDRE (Hold_fdre_C_D)         0.091    -0.355    C6/count1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 C6/count1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.183ns (45.537%)  route 0.219ns (54.463%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.585    -0.596    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  C6/count1_reg[1]/Q
                         net (fo=8, routed)           0.219    -0.237    C6/count1_reg[1]
    SLICE_X58Y20         LUT3 (Prop_lut3_I0_O)        0.042    -0.195 r  C6/count1[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    C6/count1[2]_i_1_n_0
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.853    -0.837    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[2]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.149    -0.447    
    SLICE_X58Y20         FDRE (Hold_fdre_C_D)         0.107    -0.340    C6/count1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 C6/count1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C6/count1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.214%)  route 0.208ns (52.786%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.585    -0.596    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  C6/count1_reg[1]/Q
                         net (fo=8, routed)           0.208    -0.247    C6/count1_reg[1]
    SLICE_X58Y20         LUT4 (Prop_lut4_I1_O)        0.045    -0.202 r  C6/count1[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    C6/plusOp[3]
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.853    -0.837    C6/CLK
    SLICE_X58Y20         FDRE                                         r  C6/count1_reg[3]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.149    -0.447    
    SLICE_X58Y20         FDRE (Hold_fdre_C_D)         0.092    -0.355    C6/count1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 C1/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C1/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.249ns (58.128%)  route 0.179ns (41.872%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.586    -0.595    C1/CLK
    SLICE_X63Y20         FDRE                                         r  C1/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  C1/count_reg[9]/Q
                         net (fo=15, routed)          0.179    -0.275    C1/count_reg[9]
    SLICE_X63Y19         LUT6 (Prop_lut6_I2_O)        0.045    -0.230 r  C1/count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.230    C1/count[4]_i_2_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.167 r  C1/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.167    C1/count_reg[4]_i_1_n_4
    SLICE_X63Y19         FDRE                                         r  C1/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CO/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CO/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CO/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CO/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CO/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CO/inst/clkout1_buf/O
                         net (fo=41, routed)          0.856    -0.834    C1/CLK
    SLICE_X63Y19         FDRE                                         r  C1/count_reg[7]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.149    -0.431    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105    -0.326    C1/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.159    





