{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 09 03:02:45 2017 " "Info: Processing started: Mon Oct 09 03:02:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HC11_moc -c HC11_moc " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off HC11_moc -c HC11_moc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_rom1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_rom1-SYN " "Info: Found design unit 1: lpm_rom1-SYN" {  } { { "lpm_rom1.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_rom1.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom1 " "Info: Found entity 1: lpm_rom1" {  } { { "lpm_rom1.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_rom1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_add_sub3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub3-SYN " "Info: Found design unit 1: lpm_add_sub3-SYN" {  } { { "lpm_add_sub3.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_add_sub3.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub3 " "Info: Found entity 1: lpm_add_sub3" {  } { { "lpm_add_sub3.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_add_sub3.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_add_sub4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub4-SYN " "Info: Found design unit 1: lpm_add_sub4-SYN" {  } { { "lpm_add_sub4.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_add_sub4.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub4 " "Info: Found entity 1: lpm_add_sub4" {  } { { "lpm_add_sub4.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_add_sub4.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ff3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_ff3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ff3-SYN " "Info: Found design unit 1: lpm_ff3-SYN" {  } { { "lpm_ff3.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff3.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ff3 " "Info: Found entity 1: lpm_ff3" {  } { { "lpm_ff3.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff3.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regs.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file regs.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 regs " "Info: Found entity 1: regs" {  } { { "regs.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/regs.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ff4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_ff4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ff4-SYN " "Info: Found design unit 1: lpm_ff4-SYN" {  } { { "lpm_ff4.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff4.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ff4 " "Info: Found entity 1: lpm_ff4" {  } { { "lpm_ff4.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff4.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file PC.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info: Found entity 1: PC" {  } { { "PC.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/PC.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/ALU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mux0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Info: Found design unit 1: lpm_mux0-SYN" {  } { { "lpm_mux0.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_mux0.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Info: Found entity 1: lpm_mux0" {  } { { "lpm_mux0.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_mux0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ff5.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_ff5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ff5-SYN " "Info: Found design unit 1: lpm_ff5-SYN" {  } { { "lpm_ff5.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff5.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ff5 " "Info: Found entity 1: lpm_ff5" {  } { { "lpm_ff5.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff5.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ff6.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_ff6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ff6-SYN " "Info: Found design unit 1: lpm_ff6-SYN" {  } { { "lpm_ff6.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff6.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ff6 " "Info: Found entity 1: lpm_ff6" {  } { { "lpm_ff6.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff6.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ff7.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_ff7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ff7-SYN " "Info: Found design unit 1: lpm_ff7-SYN" {  } { { "lpm_ff7.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff7.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ff7 " "Info: Found entity 1: lpm_ff7" {  } { { "lpm_ff7.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff7.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux4-SYN " "Info: Found design unit 1: lpm_mux4-SYN" {  } { { "lpm_mux4.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_mux4.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux4 " "Info: Found entity 1: lpm_mux4" {  } { { "lpm_mux4.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_mux4.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux5.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mux5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux5-SYN " "Info: Found design unit 1: lpm_mux5-SYN" {  } { { "lpm_mux5.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_mux5.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux5 " "Info: Found entity 1: lpm_mux5" {  } { { "lpm_mux5.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_mux5.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux6.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mux6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux6-SYN " "Info: Found design unit 1: lpm_mux6-SYN" {  } { { "lpm_mux6.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_mux6.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux6 " "Info: Found entity 1: lpm_mux6" {  } { { "lpm_mux6.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_mux6.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub5.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_add_sub5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub5-SYN " "Info: Found design unit 1: lpm_add_sub5-SYN" {  } { { "lpm_add_sub5.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_add_sub5.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub5 " "Info: Found entity 1: lpm_add_sub5" {  } { { "lpm_add_sub5.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_add_sub5.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ff8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_ff8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ff8-SYN " "Info: Found design unit 1: lpm_ff8-SYN" {  } { { "lpm_ff8.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff8.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ff8 " "Info: Found entity 1: lpm_ff8" {  } { { "lpm_ff8.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff8.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LSL.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file LSL.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LSL " "Info: Found entity 1: LSL" {  } { { "LSL.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/LSL.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_and1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_and1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_and1-SYN " "Info: Found design unit 1: lpm_and1-SYN" {  } { { "lpm_and1.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_and1.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_and1 " "Info: Found entity 1: lpm_and1" {  } { { "lpm_and1.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_and1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LSR.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file LSR.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LSR " "Info: Found entity 1: LSR" {  } { { "LSR.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/LSR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "HC11_moc.bdf 1 1 " "Warning: Using design file HC11_moc.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 HC11_moc " "Info: Found entity 1: HC11_moc" {  } { { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "HC11_moc " "Info: Elaborating entity \"HC11_moc\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "Warning: No superset bus at connection" {  } { { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 688 1968 2024 688 "" "" } { 688 1968 1968 832 "" "" } { 880 1696 1696 1200 "" "" } { 872 768 768 1200 "" "" } { 1200 768 1696 1200 "" "" } { 640 1896 1896 800 "" "" } { 800 1824 1824 832 "" "" } { 816 1824 1968 832 "q\[10..8\]" "" } { 784 1824 1896 800 "q\[14\]" "" } { 656 560 600 672 "q\[16..0\]" "" } { 656 600 688 672 "q\[16..0\]" "" } { 856 600 768 872 "q\[16..8\]" "" } { 888 1824 2000 904 "q\[13..11\]" "" } { 880 1824 1824 904 "" "" } { 880 1696 1824 880 "" "" } { 832 1824 2024 848 "q\[15\]" "" } { 880 2000 2000 904 "" "" } { 880 2000 2024 880 "" "" } { 848 1824 2024 864 "q\[16\]" "" } { 832 1824 1824 848 "" "" } { 848 1824 1824 864 "" "" } { 864 1824 1824 880 "" "" } { 672 600 600 808 "" "" } { 808 600 600 872 "" "" } { 616 880 880 808 "" "" } { 616 880 1824 616 "" "" } { 784 600 880 808 "q\[7..0\]" "" } { 808 880 904 808 "" "" } } } }  } 0 0 "No superset bus at connection" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst6 " "Info: Elaborating entity \"PC\" for hierarchy \"PC:inst6\"" {  } { { "HC11_moc.bdf" "inst6" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 768 1360 1528 896 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 PC:inst6\|lpm_mux0:inst " "Info: Elaborating entity \"lpm_mux0\" for hierarchy \"PC:inst6\|lpm_mux0:inst\"" {  } { { "PC.bdf" "inst" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/PC.bdf" { { 320 720 856 400 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX PC:inst6\|lpm_mux0:inst\|LPM_MUX:lpm_mux_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"PC:inst6\|lpm_mux0:inst\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux0.vhd" "lpm_mux_component" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_mux0.vhd" 87 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PC:inst6\|lpm_mux0:inst\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"PC:inst6\|lpm_mux0:inst\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux0.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_mux0.vhd" 87 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PC:inst6\|lpm_mux0:inst\|LPM_MUX:lpm_mux_component " "Info: Instantiated megafunction \"PC:inst6\|lpm_mux0:inst\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux0.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_mux0.vhd" 87 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_73e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_73e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_73e " "Info: Found entity 1: mux_73e" {  } { { "db/mux_73e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_73e.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_73e PC:inst6\|lpm_mux0:inst\|LPM_MUX:lpm_mux_component\|mux_73e:auto_generated " "Info: Elaborating entity \"mux_73e\" for hierarchy \"PC:inst6\|lpm_mux0:inst\|LPM_MUX:lpm_mux_component\|mux_73e:auto_generated\"" {  } { { "LPM_MUX.tdf" "auto_generated" { Text "c:/quartus iii/quartus/libraries/megafunctions/LPM_MUX.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff6 PC:inst6\|lpm_ff6:inst2 " "Info: Elaborating entity \"lpm_ff6\" for hierarchy \"PC:inst6\|lpm_ff6:inst2\"" {  } { { "PC.bdf" "inst2" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/PC.bdf" { { 520 728 872 616 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_ff6.vhd" "lpm_ff_component" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff6.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_ff6.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff6.vhd" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_ff6.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff6.vhd" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub5 PC:inst6\|lpm_add_sub5:inst1 " "Info: Elaborating entity \"lpm_add_sub5\" for hierarchy \"PC:inst6\|lpm_add_sub5:inst1\"" {  } { { "PC.bdf" "inst1" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/PC.bdf" { { 496 928 1088 592 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub PC:inst6\|lpm_add_sub5:inst1\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"PC:inst6\|lpm_add_sub5:inst1\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub5.vhd" "lpm_add_sub_component" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_add_sub5.vhd" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PC:inst6\|lpm_add_sub5:inst1\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"PC:inst6\|lpm_add_sub5:inst1\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub5.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_add_sub5.vhd" 79 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PC:inst6\|lpm_add_sub5:inst1\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"PC:inst6\|lpm_add_sub5:inst1\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Info: Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Info: Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_add_sub5.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_add_sub5.vhd" 79 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0oh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_0oh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0oh " "Info: Found entity 1: add_sub_0oh" {  } { { "db/add_sub_0oh.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/add_sub_0oh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_0oh PC:inst6\|lpm_add_sub5:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_0oh:auto_generated " "Info: Elaborating entity \"add_sub_0oh\" for hierarchy \"PC:inst6\|lpm_add_sub5:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_0oh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom1 lpm_rom1:OP_code " "Info: Elaborating entity \"lpm_rom1\" for hierarchy \"lpm_rom1:OP_code\"" {  } { { "HC11_moc.bdf" "OP_code" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 632 400 560 712 "OP_code" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lpm_rom1:OP_code\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"lpm_rom1:OP_code\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom1.vhd" "altsyncram_component" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_rom1.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_rom1:OP_code\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"lpm_rom1:OP_code\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom1.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_rom1.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_rom1:OP_code\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"lpm_rom1:OP_code\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file op_code.mif " "Info: Parameter \"init_file\" = \"op_code.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 17 " "Info: Parameter \"width_a\" = \"17\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_rom1.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_rom1.vhd" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v771.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_v771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v771 " "Info: Found entity 1: altsyncram_v771" {  } { { "db/altsyncram_v771.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/altsyncram_v771.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v771 lpm_rom1:OP_code\|altsyncram:altsyncram_component\|altsyncram_v771:auto_generated " "Info: Elaborating entity \"altsyncram_v771\" for hierarchy \"lpm_rom1:OP_code\|altsyncram:altsyncram_component\|altsyncram_v771:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/quartus iii/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "2 256 0 2 2 " "Warning: 2 out of 256 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 2 warnings found, and 2 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "40 " "Warning: Memory Initialization File Address 40 is not initialized" {  } { { "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/op_code.mif" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/op_code.mif" 1 -1 0 } }  } 0 0 "Memory Initialization File Address %1!u! is not initialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "60 " "Warning: Memory Initialization File Address 60 is not initialized" {  } { { "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/op_code.mif" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/op_code.mif" 1 -1 0 } }  } 0 0 "Memory Initialization File Address %1!u! is not initialized" 0 0 "" 0 -1}  } { { "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/op_code.mif" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/op_code.mif" 1 -1 0 } }  } 0 0 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "2 256 2 2 " "Warning: 2 out of 256 addresses are reinitialized. The latest initialized data will replace the existing data. There are 2 warnings found, and 2 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "49 " "Warning: Memory Initialization File address 49 is reinitialized" {  } { { "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/op_code.mif" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/op_code.mif" 155 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "61 " "Warning: Memory Initialization File address 61 is reinitialized" {  } { { "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/op_code.mif" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/op_code.mif" 190 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1}  } { { "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/op_code.mif" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/op_code.mif" 1 -1 0 } }  } 0 0 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:inst\"" {  } { { "HC11_moc.bdf" "inst" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 784 2024 2216 976 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux2.vhd 2 1 " "Warning: Using design file lpm_mux2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux2-SYN " "Info: Found design unit 1: lpm_mux2-SYN" {  } { { "lpm_mux2.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_mux2.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux2 " "Info: Found entity 1: lpm_mux2" {  } { { "lpm_mux2.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_mux2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux2 ALU:inst\|lpm_mux2:inst9 " "Info: Elaborating entity \"lpm_mux2\" for hierarchy \"ALU:inst\|lpm_mux2:inst9\"" {  } { { "ALU.bdf" "inst9" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/ALU.bdf" { { 1016 1984 2144 1152 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX ALU:inst\|lpm_mux2:inst9\|LPM_MUX:lpm_mux_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"ALU:inst\|lpm_mux2:inst9\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux2.vhd" "lpm_mux_component" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_mux2.vhd" 138 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|lpm_mux2:inst9\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"ALU:inst\|lpm_mux2:inst9\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux2.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_mux2.vhd" 138 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst\|lpm_mux2:inst9\|LPM_MUX:lpm_mux_component " "Info: Instantiated megafunction \"ALU:inst\|lpm_mux2:inst9\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 7 " "Info: Parameter \"LPM_SIZE\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux2.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_mux2.vhd" 138 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_e3e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_e3e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_e3e " "Info: Found entity 1: mux_e3e" {  } { { "db/mux_e3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_e3e.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_e3e ALU:inst\|lpm_mux2:inst9\|LPM_MUX:lpm_mux_component\|mux_e3e:auto_generated " "Info: Elaborating entity \"mux_e3e\" for hierarchy \"ALU:inst\|lpm_mux2:inst9\|LPM_MUX:lpm_mux_component\|mux_e3e:auto_generated\"" {  } { { "LPM_MUX.tdf" "auto_generated" { Text "c:/quartus iii/quartus/libraries/megafunctions/LPM_MUX.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub3 ALU:inst\|lpm_add_sub3:inst24 " "Info: Elaborating entity \"lpm_add_sub3\" for hierarchy \"ALU:inst\|lpm_add_sub3:inst24\"" {  } { { "ALU.bdf" "inst24" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/ALU.bdf" { { 736 1672 1800 896 "inst24" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub3.vhd" "lpm_add_sub_component" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_add_sub3.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub3.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_add_sub3.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Info: Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Info: Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_add_sub3.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_add_sub3.vhd" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rvi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_rvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rvi " "Info: Found entity 1: add_sub_rvi" {  } { { "db/add_sub_rvi.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/add_sub_rvi.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_rvi ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated " "Info: Elaborating entity \"add_sub_rvi\" for hierarchy \"ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_ff2.vhd 2 1 " "Warning: Using design file lpm_ff2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ff2-SYN " "Info: Found design unit 1: lpm_ff2-SYN" {  } { { "lpm_ff2.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff2.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ff2 " "Info: Found entity 1: lpm_ff2" {  } { { "lpm_ff2.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff2 ALU:inst\|lpm_ff2:inst3 " "Info: Elaborating entity \"lpm_ff2\" for hierarchy \"ALU:inst\|lpm_ff2:inst3\"" {  } { { "ALU.bdf" "inst3" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/ALU.bdf" { { 464 1664 1760 608 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff ALU:inst\|lpm_ff2:inst3\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"ALU:inst\|lpm_ff2:inst3\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_ff2.vhd" "lpm_ff_component" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff2.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|lpm_ff2:inst3\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"ALU:inst\|lpm_ff2:inst3\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_ff2.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff2.vhd" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst\|lpm_ff2:inst3\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"ALU:inst\|lpm_ff2:inst3\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_ff2.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff2.vhd" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff8 ALU:inst\|lpm_ff8:inst " "Info: Elaborating entity \"lpm_ff8\" for hierarchy \"ALU:inst\|lpm_ff8:inst\"" {  } { { "ALU.bdf" "inst" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/ALU.bdf" { { 488 1528 1624 632 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub4 ALU:inst\|lpm_add_sub4:inst25 " "Info: Elaborating entity \"lpm_add_sub4\" for hierarchy \"ALU:inst\|lpm_add_sub4:inst25\"" {  } { { "ALU.bdf" "inst25" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/ALU.bdf" { { 736 1832 1960 896 "inst25" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub4.vhd" "lpm_add_sub_component" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_add_sub4.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub4.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_add_sub4.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Info: Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Info: Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_add_sub4.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_add_sub4.vhd" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_s0j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_s0j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_s0j " "Info: Found entity 1: add_sub_s0j" {  } { { "db/add_sub_s0j.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/add_sub_s0j.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_s0j ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated " "Info: Elaborating entity \"add_sub_s0j\" for hierarchy \"ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_and0.vhd 2 1 " "Warning: Using design file lpm_and0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_and0-SYN " "Info: Found design unit 1: lpm_and0-SYN" {  } { { "lpm_and0.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_and0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_and0 " "Info: Found entity 1: lpm_and0" {  } { { "lpm_and0.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_and0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_and0 ALU:inst\|lpm_and0:inst6 " "Info: Elaborating entity \"lpm_and0\" for hierarchy \"ALU:inst\|lpm_and0:inst6\"" {  } { { "ALU.bdf" "inst6" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/ALU.bdf" { { 736 2008 2072 800 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_AND ALU:inst\|lpm_and0:inst6\|LPM_AND:lpm_and_component " "Info: Elaborating entity \"LPM_AND\" for hierarchy \"ALU:inst\|lpm_and0:inst6\|LPM_AND:lpm_and_component\"" {  } { { "lpm_and0.vhd" "lpm_and_component" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_and0.vhd" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|lpm_and0:inst6\|LPM_AND:lpm_and_component " "Info: Elaborated megafunction instantiation \"ALU:inst\|lpm_and0:inst6\|LPM_AND:lpm_and_component\"" {  } { { "lpm_and0.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_and0.vhd" 82 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst\|lpm_and0:inst6\|LPM_AND:lpm_and_component " "Info: Instantiated megafunction \"ALU:inst\|lpm_and0:inst6\|LPM_AND:lpm_and_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_AND " "Info: Parameter \"LPM_TYPE\" = \"LPM_AND\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_and0.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_and0.vhd" 82 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_or0.vhd 2 1 " "Warning: Using design file lpm_or0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_or0-SYN " "Info: Found design unit 1: lpm_or0-SYN" {  } { { "lpm_or0.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_or0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_or0 " "Info: Found entity 1: lpm_or0" {  } { { "lpm_or0.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_or0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_or0 ALU:inst\|lpm_or0:inst7 " "Info: Elaborating entity \"lpm_or0\" for hierarchy \"ALU:inst\|lpm_or0:inst7\"" {  } { { "ALU.bdf" "inst7" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/ALU.bdf" { { 736 2128 2192 800 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_OR ALU:inst\|lpm_or0:inst7\|LPM_OR:lpm_or_component " "Info: Elaborating entity \"LPM_OR\" for hierarchy \"ALU:inst\|lpm_or0:inst7\|LPM_OR:lpm_or_component\"" {  } { { "lpm_or0.vhd" "lpm_or_component" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_or0.vhd" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|lpm_or0:inst7\|LPM_OR:lpm_or_component " "Info: Elaborated megafunction instantiation \"ALU:inst\|lpm_or0:inst7\|LPM_OR:lpm_or_component\"" {  } { { "lpm_or0.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_or0.vhd" 82 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst\|lpm_or0:inst7\|LPM_OR:lpm_or_component " "Info: Instantiated megafunction \"ALU:inst\|lpm_or0:inst7\|LPM_OR:lpm_or_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_OR " "Info: Parameter \"LPM_TYPE\" = \"LPM_OR\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_or0.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_or0.vhd" 82 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_xor0.vhd 2 1 " "Warning: Using design file lpm_xor0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_xor0-SYN " "Info: Found design unit 1: lpm_xor0-SYN" {  } { { "lpm_xor0.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_xor0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_xor0 " "Info: Found entity 1: lpm_xor0" {  } { { "lpm_xor0.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_xor0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_xor0 ALU:inst\|lpm_xor0:inst8 " "Info: Elaborating entity \"lpm_xor0\" for hierarchy \"ALU:inst\|lpm_xor0:inst8\"" {  } { { "ALU.bdf" "inst8" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/ALU.bdf" { { 736 2248 2312 800 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_XOR ALU:inst\|lpm_xor0:inst8\|LPM_XOR:lpm_xor_component " "Info: Elaborating entity \"LPM_XOR\" for hierarchy \"ALU:inst\|lpm_xor0:inst8\|LPM_XOR:lpm_xor_component\"" {  } { { "lpm_xor0.vhd" "lpm_xor_component" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_xor0.vhd" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|lpm_xor0:inst8\|LPM_XOR:lpm_xor_component " "Info: Elaborated megafunction instantiation \"ALU:inst\|lpm_xor0:inst8\|LPM_XOR:lpm_xor_component\"" {  } { { "lpm_xor0.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_xor0.vhd" 82 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst\|lpm_xor0:inst8\|LPM_XOR:lpm_xor_component " "Info: Instantiated megafunction \"ALU:inst\|lpm_xor0:inst8\|LPM_XOR:lpm_xor_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_XOR " "Info: Parameter \"LPM_TYPE\" = \"LPM_XOR\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_xor0.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_xor0.vhd" 82 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LSR ALU:inst\|LSR:inst4 " "Info: Elaborating entity \"LSR\" for hierarchy \"ALU:inst\|LSR:inst4\"" {  } { { "ALU.bdf" "inst4" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/ALU.bdf" { { 568 2144 2288 664 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst13 " "Warning: Block or symbol \"NOT\" of instance \"inst13\" overlaps another block or symbol" {  } { { "LSR.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/LSR.bdf" { { 320 800 848 352 "inst13" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LSL ALU:inst\|LSL:inst1 " "Info: Elaborating entity \"LSL\" for hierarchy \"ALU:inst\|LSL:inst1\"" {  } { { "ALU.bdf" "inst1" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/ALU.bdf" { { 464 2144 2288 560 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst13 " "Warning: Block or symbol \"NOT\" of instance \"inst13\" overlaps another block or symbol" {  } { { "LSL.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/LSL.bdf" { { 280 504 552 312 "inst13" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_decode1.vhd 2 1 " "Warning: Using design file lpm_decode1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decode1-SYN " "Info: Found design unit 1: lpm_decode1-SYN" {  } { { "lpm_decode1.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_decode1.vhd" 57 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode1 " "Info: Found entity 1: lpm_decode1" {  } { { "lpm_decode1.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_decode1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode1 ALU:inst\|lpm_decode1:inst2 " "Info: Elaborating entity \"lpm_decode1\" for hierarchy \"ALU:inst\|lpm_decode1:inst2\"" {  } { { "ALU.bdf" "inst2" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/ALU.bdf" { { 1464 1816 1944 1624 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode ALU:inst\|lpm_decode1:inst2\|lpm_decode:lpm_decode_component " "Info: Elaborating entity \"lpm_decode\" for hierarchy \"ALU:inst\|lpm_decode1:inst2\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode1.vhd" "lpm_decode_component" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_decode1.vhd" 98 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|lpm_decode1:inst2\|lpm_decode:lpm_decode_component " "Info: Elaborated megafunction instantiation \"ALU:inst\|lpm_decode1:inst2\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode1.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_decode1.vhd" 98 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst\|lpm_decode1:inst2\|lpm_decode:lpm_decode_component " "Info: Instantiated megafunction \"ALU:inst\|lpm_decode1:inst2\|lpm_decode:lpm_decode_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 8 " "Info: Parameter \"lpm_decodes\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Info: Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Info: Parameter \"lpm_width\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_decode1.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_decode1.vhd" 98 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_s6f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_s6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_s6f " "Info: Found entity 1: decode_s6f" {  } { { "db/decode_s6f.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/decode_s6f.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_s6f ALU:inst\|lpm_decode1:inst2\|lpm_decode:lpm_decode_component\|decode_s6f:auto_generated " "Info: Elaborating entity \"decode_s6f\" for hierarchy \"ALU:inst\|lpm_decode1:inst2\|lpm_decode:lpm_decode_component\|decode_s6f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regs regs:inst17 " "Info: Elaborating entity \"regs\" for hierarchy \"regs:inst17\"" {  } { { "HC11_moc.bdf" "inst17" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 624 2024 2240 720 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux4 regs:inst17\|lpm_mux4:inst9 " "Info: Elaborating entity \"lpm_mux4\" for hierarchy \"regs:inst17\|lpm_mux4:inst9\"" {  } { { "regs.bdf" "inst9" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/regs.bdf" { { 328 1104 1240 456 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX regs:inst17\|lpm_mux4:inst9\|LPM_MUX:lpm_mux_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"regs:inst17\|lpm_mux4:inst9\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux4.vhd" "lpm_mux_component" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_mux4.vhd" 116 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "regs:inst17\|lpm_mux4:inst9\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"regs:inst17\|lpm_mux4:inst9\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux4.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_mux4.vhd" 116 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "regs:inst17\|lpm_mux4:inst9\|LPM_MUX:lpm_mux_component " "Info: Instantiated megafunction \"regs:inst17\|lpm_mux4:inst9\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 5 " "Info: Parameter \"LPM_SIZE\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux4.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_mux4.vhd" 116 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_c3e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_c3e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_c3e " "Info: Found entity 1: mux_c3e" {  } { { "db/mux_c3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_c3e.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_c3e regs:inst17\|lpm_mux4:inst9\|LPM_MUX:lpm_mux_component\|mux_c3e:auto_generated " "Info: Elaborating entity \"mux_c3e\" for hierarchy \"regs:inst17\|lpm_mux4:inst9\|LPM_MUX:lpm_mux_component\|mux_c3e:auto_generated\"" {  } { { "LPM_MUX.tdf" "auto_generated" { Text "c:/quartus iii/quartus/libraries/megafunctions/LPM_MUX.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff7 regs:inst17\|lpm_ff7:REG_SP " "Info: Elaborating entity \"lpm_ff7\" for hierarchy \"regs:inst17\|lpm_ff7:REG_SP\"" {  } { { "regs.bdf" "REG_SP" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/regs.bdf" { { 568 808 952 664 "REG_SP" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_decode0.vhd 2 1 " "Warning: Using design file lpm_decode0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decode0-SYN " "Info: Found design unit 1: lpm_decode0-SYN" {  } { { "lpm_decode0.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_decode0.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode0 " "Info: Found entity 1: lpm_decode0" {  } { { "lpm_decode0.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_decode0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode0 regs:inst17\|lpm_decode0:inst4 " "Info: Elaborating entity \"lpm_decode0\" for hierarchy \"regs:inst17\|lpm_decode0:inst4\"" {  } { { "regs.bdf" "inst4" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/regs.bdf" { { 360 504 632 504 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode regs:inst17\|lpm_decode0:inst4\|lpm_decode:lpm_decode_component " "Info: Elaborating entity \"lpm_decode\" for hierarchy \"regs:inst17\|lpm_decode0:inst4\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode0.vhd" "lpm_decode_component" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_decode0.vhd" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "regs:inst17\|lpm_decode0:inst4\|lpm_decode:lpm_decode_component " "Info: Elaborated megafunction instantiation \"regs:inst17\|lpm_decode0:inst4\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode0.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_decode0.vhd" 94 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "regs:inst17\|lpm_decode0:inst4\|lpm_decode:lpm_decode_component " "Info: Instantiated megafunction \"regs:inst17\|lpm_decode0:inst4\|lpm_decode:lpm_decode_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 8 " "Info: Parameter \"lpm_decodes\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Info: Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Info: Parameter \"lpm_width\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_decode0.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_decode0.vhd" 94 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux6 lpm_mux6:inst2 " "Info: Elaborating entity \"lpm_mux6\" for hierarchy \"lpm_mux6:inst2\"" {  } { { "HC11_moc.bdf" "inst2" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 560 1824 1960 640 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "lsl\[7\] GND " "Warning (13410): Pin \"lsl\[7\]\" is stuck at GND" {  } { { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 896 2496 2672 912 "lsl\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "lsr\[0\] GND " "Warning (13410): Pin \"lsr\[0\]\" is stuck at GND" {  } { { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 880 2496 2672 896 "lsr\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "282 " "Info: Implemented 282 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "77 " "Info: Implemented 77 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "177 " "Info: Implemented 177 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "17 " "Info: Implemented 17 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "253 " "Info: Peak virtual memory: 253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 09 03:02:48 2017 " "Info: Processing ended: Mon Oct 09 03:02:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 09 03:02:49 2017 " "Info: Processing started: Mon Oct 09 03:02:49 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off HC11_moc -c HC11_moc " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off HC11_moc -c HC11_moc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "HC11_moc EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"HC11_moc\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "88 88 " "Warning: No exact pin location assignment(s) for 88 pins of 88 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[7\] " "Info: Pin address\[7\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { address[7] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 552 1544 1720 568 "address\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[6\] " "Info: Pin address\[6\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { address[6] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 552 1544 1720 568 "address\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[5\] " "Info: Pin address\[5\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { address[5] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 552 1544 1720 568 "address\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[4\] " "Info: Pin address\[4\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { address[4] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 552 1544 1720 568 "address\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[3\] " "Info: Pin address\[3\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { address[3] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 552 1544 1720 568 "address\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[2\] " "Info: Pin address\[2\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { address[2] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 552 1544 1720 568 "address\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[1\] " "Info: Pin address\[1\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { address[1] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 552 1544 1720 568 "address\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[0\] " "Info: Pin address\[0\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { address[0] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 552 1544 1720 568 "address\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[7\] " "Info: Pin data_in\[7\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { data_in[7] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 800 904 1080 816 "data_in\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[6\] " "Info: Pin data_in\[6\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { data_in[6] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 800 904 1080 816 "data_in\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[5\] " "Info: Pin data_in\[5\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { data_in[5] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 800 904 1080 816 "data_in\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[4\] " "Info: Pin data_in\[4\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { data_in[4] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 800 904 1080 816 "data_in\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[3\] " "Info: Pin data_in\[3\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { data_in[3] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 800 904 1080 816 "data_in\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[2\] " "Info: Pin data_in\[2\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { data_in[2] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 800 904 1080 816 "data_in\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[1\] " "Info: Pin data_in\[1\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { data_in[1] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 800 904 1080 816 "data_in\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[0\] " "Info: Pin data_in\[0\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { data_in[0] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 800 904 1080 816 "data_in\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[16\] " "Info: Pin q\[16\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { q[16] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 664 688 864 680 "q\[16..0\]" "" } { 816 1824 1968 832 "q\[10..8\]" "" } { 784 1824 1896 800 "q\[14\]" "" } { 656 560 600 672 "q\[16..0\]" "" } { 656 600 688 672 "q\[16..0\]" "" } { 856 600 768 872 "q\[16..8\]" "" } { 888 1824 2000 904 "q\[13..11\]" "" } { 832 1824 2024 848 "q\[15\]" "" } { 848 1824 2024 864 "q\[16\]" "" } { 784 600 880 808 "q\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[15\] " "Info: Pin q\[15\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { q[15] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 664 688 864 680 "q\[16..0\]" "" } { 816 1824 1968 832 "q\[10..8\]" "" } { 784 1824 1896 800 "q\[14\]" "" } { 656 560 600 672 "q\[16..0\]" "" } { 656 600 688 672 "q\[16..0\]" "" } { 856 600 768 872 "q\[16..8\]" "" } { 888 1824 2000 904 "q\[13..11\]" "" } { 832 1824 2024 848 "q\[15\]" "" } { 848 1824 2024 864 "q\[16\]" "" } { 784 600 880 808 "q\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[14\] " "Info: Pin q\[14\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { q[14] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 664 688 864 680 "q\[16..0\]" "" } { 816 1824 1968 832 "q\[10..8\]" "" } { 784 1824 1896 800 "q\[14\]" "" } { 656 560 600 672 "q\[16..0\]" "" } { 656 600 688 672 "q\[16..0\]" "" } { 856 600 768 872 "q\[16..8\]" "" } { 888 1824 2000 904 "q\[13..11\]" "" } { 832 1824 2024 848 "q\[15\]" "" } { 848 1824 2024 864 "q\[16\]" "" } { 784 600 880 808 "q\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[13\] " "Info: Pin q\[13\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { q[13] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 664 688 864 680 "q\[16..0\]" "" } { 816 1824 1968 832 "q\[10..8\]" "" } { 784 1824 1896 800 "q\[14\]" "" } { 656 560 600 672 "q\[16..0\]" "" } { 656 600 688 672 "q\[16..0\]" "" } { 856 600 768 872 "q\[16..8\]" "" } { 888 1824 2000 904 "q\[13..11\]" "" } { 832 1824 2024 848 "q\[15\]" "" } { 848 1824 2024 864 "q\[16\]" "" } { 784 600 880 808 "q\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[12\] " "Info: Pin q\[12\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { q[12] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 664 688 864 680 "q\[16..0\]" "" } { 816 1824 1968 832 "q\[10..8\]" "" } { 784 1824 1896 800 "q\[14\]" "" } { 656 560 600 672 "q\[16..0\]" "" } { 656 600 688 672 "q\[16..0\]" "" } { 856 600 768 872 "q\[16..8\]" "" } { 888 1824 2000 904 "q\[13..11\]" "" } { 832 1824 2024 848 "q\[15\]" "" } { 848 1824 2024 864 "q\[16\]" "" } { 784 600 880 808 "q\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[11\] " "Info: Pin q\[11\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { q[11] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 664 688 864 680 "q\[16..0\]" "" } { 816 1824 1968 832 "q\[10..8\]" "" } { 784 1824 1896 800 "q\[14\]" "" } { 656 560 600 672 "q\[16..0\]" "" } { 656 600 688 672 "q\[16..0\]" "" } { 856 600 768 872 "q\[16..8\]" "" } { 888 1824 2000 904 "q\[13..11\]" "" } { 832 1824 2024 848 "q\[15\]" "" } { 848 1824 2024 864 "q\[16\]" "" } { 784 600 880 808 "q\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[10\] " "Info: Pin q\[10\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { q[10] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 664 688 864 680 "q\[16..0\]" "" } { 816 1824 1968 832 "q\[10..8\]" "" } { 784 1824 1896 800 "q\[14\]" "" } { 656 560 600 672 "q\[16..0\]" "" } { 656 600 688 672 "q\[16..0\]" "" } { 856 600 768 872 "q\[16..8\]" "" } { 888 1824 2000 904 "q\[13..11\]" "" } { 832 1824 2024 848 "q\[15\]" "" } { 848 1824 2024 864 "q\[16\]" "" } { 784 600 880 808 "q\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[9\] " "Info: Pin q\[9\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { q[9] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 664 688 864 680 "q\[16..0\]" "" } { 816 1824 1968 832 "q\[10..8\]" "" } { 784 1824 1896 800 "q\[14\]" "" } { 656 560 600 672 "q\[16..0\]" "" } { 656 600 688 672 "q\[16..0\]" "" } { 856 600 768 872 "q\[16..8\]" "" } { 888 1824 2000 904 "q\[13..11\]" "" } { 832 1824 2024 848 "q\[15\]" "" } { 848 1824 2024 864 "q\[16\]" "" } { 784 600 880 808 "q\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[8\] " "Info: Pin q\[8\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { q[8] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 664 688 864 680 "q\[16..0\]" "" } { 816 1824 1968 832 "q\[10..8\]" "" } { 784 1824 1896 800 "q\[14\]" "" } { 656 560 600 672 "q\[16..0\]" "" } { 656 600 688 672 "q\[16..0\]" "" } { 856 600 768 872 "q\[16..8\]" "" } { 888 1824 2000 904 "q\[13..11\]" "" } { 832 1824 2024 848 "q\[15\]" "" } { 848 1824 2024 864 "q\[16\]" "" } { 784 600 880 808 "q\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[7\] " "Info: Pin q\[7\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { q[7] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 664 688 864 680 "q\[16..0\]" "" } { 816 1824 1968 832 "q\[10..8\]" "" } { 784 1824 1896 800 "q\[14\]" "" } { 656 560 600 672 "q\[16..0\]" "" } { 656 600 688 672 "q\[16..0\]" "" } { 856 600 768 872 "q\[16..8\]" "" } { 888 1824 2000 904 "q\[13..11\]" "" } { 832 1824 2024 848 "q\[15\]" "" } { 848 1824 2024 864 "q\[16\]" "" } { 784 600 880 808 "q\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[6\] " "Info: Pin q\[6\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { q[6] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 664 688 864 680 "q\[16..0\]" "" } { 816 1824 1968 832 "q\[10..8\]" "" } { 784 1824 1896 800 "q\[14\]" "" } { 656 560 600 672 "q\[16..0\]" "" } { 656 600 688 672 "q\[16..0\]" "" } { 856 600 768 872 "q\[16..8\]" "" } { 888 1824 2000 904 "q\[13..11\]" "" } { 832 1824 2024 848 "q\[15\]" "" } { 848 1824 2024 864 "q\[16\]" "" } { 784 600 880 808 "q\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[5\] " "Info: Pin q\[5\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { q[5] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 664 688 864 680 "q\[16..0\]" "" } { 816 1824 1968 832 "q\[10..8\]" "" } { 784 1824 1896 800 "q\[14\]" "" } { 656 560 600 672 "q\[16..0\]" "" } { 656 600 688 672 "q\[16..0\]" "" } { 856 600 768 872 "q\[16..8\]" "" } { 888 1824 2000 904 "q\[13..11\]" "" } { 832 1824 2024 848 "q\[15\]" "" } { 848 1824 2024 864 "q\[16\]" "" } { 784 600 880 808 "q\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[4\] " "Info: Pin q\[4\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { q[4] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 664 688 864 680 "q\[16..0\]" "" } { 816 1824 1968 832 "q\[10..8\]" "" } { 784 1824 1896 800 "q\[14\]" "" } { 656 560 600 672 "q\[16..0\]" "" } { 656 600 688 672 "q\[16..0\]" "" } { 856 600 768 872 "q\[16..8\]" "" } { 888 1824 2000 904 "q\[13..11\]" "" } { 832 1824 2024 848 "q\[15\]" "" } { 848 1824 2024 864 "q\[16\]" "" } { 784 600 880 808 "q\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[3\] " "Info: Pin q\[3\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { q[3] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 664 688 864 680 "q\[16..0\]" "" } { 816 1824 1968 832 "q\[10..8\]" "" } { 784 1824 1896 800 "q\[14\]" "" } { 656 560 600 672 "q\[16..0\]" "" } { 656 600 688 672 "q\[16..0\]" "" } { 856 600 768 872 "q\[16..8\]" "" } { 888 1824 2000 904 "q\[13..11\]" "" } { 832 1824 2024 848 "q\[15\]" "" } { 848 1824 2024 864 "q\[16\]" "" } { 784 600 880 808 "q\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[2\] " "Info: Pin q\[2\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { q[2] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 664 688 864 680 "q\[16..0\]" "" } { 816 1824 1968 832 "q\[10..8\]" "" } { 784 1824 1896 800 "q\[14\]" "" } { 656 560 600 672 "q\[16..0\]" "" } { 656 600 688 672 "q\[16..0\]" "" } { 856 600 768 872 "q\[16..8\]" "" } { 888 1824 2000 904 "q\[13..11\]" "" } { 832 1824 2024 848 "q\[15\]" "" } { 848 1824 2024 864 "q\[16\]" "" } { 784 600 880 808 "q\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[1\] " "Info: Pin q\[1\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { q[1] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 664 688 864 680 "q\[16..0\]" "" } { 816 1824 1968 832 "q\[10..8\]" "" } { 784 1824 1896 800 "q\[14\]" "" } { 656 560 600 672 "q\[16..0\]" "" } { 656 600 688 672 "q\[16..0\]" "" } { 856 600 768 872 "q\[16..8\]" "" } { 888 1824 2000 904 "q\[13..11\]" "" } { 832 1824 2024 848 "q\[15\]" "" } { 848 1824 2024 864 "q\[16\]" "" } { 784 600 880 808 "q\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[0\] " "Info: Pin q\[0\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { q[0] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 664 688 864 680 "q\[16..0\]" "" } { 816 1824 1968 832 "q\[10..8\]" "" } { 784 1824 1896 800 "q\[14\]" "" } { 656 560 600 672 "q\[16..0\]" "" } { 656 600 688 672 "q\[16..0\]" "" } { 856 600 768 872 "q\[16..8\]" "" } { 888 1824 2000 904 "q\[13..11\]" "" } { 832 1824 2024 848 "q\[15\]" "" } { 848 1824 2024 864 "q\[16\]" "" } { 784 600 880 808 "q\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Flags\[3\] " "Info: Pin Flags\[3\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { Flags[3] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 944 2496 2672 960 "Flags\[3..0\]" "" } { 864 2216 2344 880 "Flags\[0\]" "" } { 880 2216 2344 896 "Flags\[1\]" "" } { 896 2216 2344 912 "Flags\[2\]" "" } { 912 2216 2344 928 "Flags\[3\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Flags[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Flags\[2\] " "Info: Pin Flags\[2\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { Flags[2] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 944 2496 2672 960 "Flags\[3..0\]" "" } { 864 2216 2344 880 "Flags\[0\]" "" } { 880 2216 2344 896 "Flags\[1\]" "" } { 896 2216 2344 912 "Flags\[2\]" "" } { 912 2216 2344 928 "Flags\[3\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Flags[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Flags\[1\] " "Info: Pin Flags\[1\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { Flags[1] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 944 2496 2672 960 "Flags\[3..0\]" "" } { 864 2216 2344 880 "Flags\[0\]" "" } { 880 2216 2344 896 "Flags\[1\]" "" } { 896 2216 2344 912 "Flags\[2\]" "" } { 912 2216 2344 928 "Flags\[3\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Flags[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Flags\[0\] " "Info: Pin Flags\[0\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { Flags[0] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 944 2496 2672 960 "Flags\[3..0\]" "" } { 864 2216 2344 880 "Flags\[0\]" "" } { 880 2216 2344 896 "Flags\[1\]" "" } { 896 2216 2344 912 "Flags\[2\]" "" } { 912 2216 2344 928 "Flags\[3\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Flags[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lsl\[7\] " "Info: Pin lsl\[7\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { lsl[7] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 896 2496 2672 912 "lsl\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { lsl[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lsl\[6\] " "Info: Pin lsl\[6\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { lsl[6] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 896 2496 2672 912 "lsl\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { lsl[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lsl\[5\] " "Info: Pin lsl\[5\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { lsl[5] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 896 2496 2672 912 "lsl\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { lsl[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lsl\[4\] " "Info: Pin lsl\[4\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { lsl[4] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 896 2496 2672 912 "lsl\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { lsl[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lsl\[3\] " "Info: Pin lsl\[3\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { lsl[3] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 896 2496 2672 912 "lsl\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { lsl[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lsl\[2\] " "Info: Pin lsl\[2\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { lsl[2] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 896 2496 2672 912 "lsl\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { lsl[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lsl\[1\] " "Info: Pin lsl\[1\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { lsl[1] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 896 2496 2672 912 "lsl\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { lsl[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lsl\[0\] " "Info: Pin lsl\[0\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { lsl[0] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 896 2496 2672 912 "lsl\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { lsl[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lsr\[7\] " "Info: Pin lsr\[7\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { lsr[7] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 880 2496 2672 896 "lsr\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { lsr[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lsr\[6\] " "Info: Pin lsr\[6\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { lsr[6] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 880 2496 2672 896 "lsr\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { lsr[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lsr\[5\] " "Info: Pin lsr\[5\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { lsr[5] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 880 2496 2672 896 "lsr\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { lsr[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lsr\[4\] " "Info: Pin lsr\[4\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { lsr[4] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 880 2496 2672 896 "lsr\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { lsr[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lsr\[3\] " "Info: Pin lsr\[3\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { lsr[3] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 880 2496 2672 896 "lsr\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { lsr[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lsr\[2\] " "Info: Pin lsr\[2\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { lsr[2] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 880 2496 2672 896 "lsr\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { lsr[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lsr\[1\] " "Info: Pin lsr\[1\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { lsr[1] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 880 2496 2672 896 "lsr\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { lsr[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lsr\[0\] " "Info: Pin lsr\[0\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { lsr[0] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 880 2496 2672 896 "lsr\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { lsr[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[7\] " "Info: Pin result\[7\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { result[7] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 960 2496 2672 976 "result\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[6\] " "Info: Pin result\[6\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { result[6] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 960 2496 2672 976 "result\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[5\] " "Info: Pin result\[5\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { result[5] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 960 2496 2672 976 "result\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[4\] " "Info: Pin result\[4\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { result[4] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 960 2496 2672 976 "result\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[3\] " "Info: Pin result\[3\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { result[3] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 960 2496 2672 976 "result\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[2\] " "Info: Pin result\[2\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { result[2] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 960 2496 2672 976 "result\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[1\] " "Info: Pin result\[1\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { result[1] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 960 2496 2672 976 "result\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[0\] " "Info: Pin result\[0\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { result[0] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 960 2496 2672 976 "result\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_1\[7\] " "Info: Pin t_1\[7\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { t_1[7] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 912 2496 2672 928 "t_1\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { t_1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_1\[6\] " "Info: Pin t_1\[6\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { t_1[6] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 912 2496 2672 928 "t_1\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { t_1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_1\[5\] " "Info: Pin t_1\[5\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { t_1[5] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 912 2496 2672 928 "t_1\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { t_1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_1\[4\] " "Info: Pin t_1\[4\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { t_1[4] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 912 2496 2672 928 "t_1\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { t_1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_1\[3\] " "Info: Pin t_1\[3\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { t_1[3] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 912 2496 2672 928 "t_1\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { t_1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_1\[2\] " "Info: Pin t_1\[2\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { t_1[2] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 912 2496 2672 928 "t_1\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { t_1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_1\[1\] " "Info: Pin t_1\[1\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { t_1[1] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 912 2496 2672 928 "t_1\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { t_1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_1\[0\] " "Info: Pin t_1\[0\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { t_1[0] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 912 2496 2672 928 "t_1\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { t_1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_2\[7\] " "Info: Pin t_2\[7\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { t_2[7] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 928 2496 2672 944 "t_2\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { t_2[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_2\[6\] " "Info: Pin t_2\[6\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { t_2[6] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 928 2496 2672 944 "t_2\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { t_2[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_2\[5\] " "Info: Pin t_2\[5\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { t_2[5] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 928 2496 2672 944 "t_2\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { t_2[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_2\[4\] " "Info: Pin t_2\[4\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { t_2[4] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 928 2496 2672 944 "t_2\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { t_2[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_2\[3\] " "Info: Pin t_2\[3\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { t_2[3] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 928 2496 2672 944 "t_2\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { t_2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_2\[2\] " "Info: Pin t_2\[2\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { t_2[2] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 928 2496 2672 944 "t_2\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { t_2[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_2\[1\] " "Info: Pin t_2\[1\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { t_2[1] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 928 2496 2672 944 "t_2\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { t_2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_2\[0\] " "Info: Pin t_2\[0\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { t_2[0] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 928 2496 2672 944 "t_2\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { t_2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SP\[7\] " "Info: Pin SP\[7\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { SP[7] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1120 1136 1144 "SP\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SP[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ld/cnt " "Info: Pin ld/cnt not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { ld/cnt } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1136 1152 1144 "ld/cnt" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ld/cnt } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SP\[6\] " "Info: Pin SP\[6\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { SP[6] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1120 1136 1144 "SP\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SP[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SP\[5\] " "Info: Pin SP\[5\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { SP[5] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1120 1136 1144 "SP\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SP[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SP\[4\] " "Info: Pin SP\[4\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { SP[4] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1120 1136 1144 "SP\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SP[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SP\[3\] " "Info: Pin SP\[3\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { SP[3] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1120 1136 1144 "SP\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SP[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SP\[2\] " "Info: Pin SP\[2\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { SP[2] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1120 1136 1144 "SP\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SP[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SP\[1\] " "Info: Pin SP\[1\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { SP[1] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1120 1136 1144 "SP\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SP[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SP\[0\] " "Info: Pin SP\[0\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { SP[0] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1120 1136 1144 "SP\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SP[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { clk } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_rst " "Info: Pin pc_rst not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { pc_rst } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1168 1184 1144 "pc_rst" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_rst } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { clk } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pc_rst (placed in PIN M2 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node pc_rst (placed in PIN M2 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { pc_rst } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1168 1184 1144 "pc_rst" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_rst } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "86 unused 3.3V 9 77 0 " "Info: Number of I/O pins in group: 86 (unused VREF, 3.3V VCCIO, 9 input, 77 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register ALU:inst\|lpm_ff2:inst3\|lpm_ff:lpm_ff_component\|dffs\[1\] register regs:inst17\|lpm_ff7:REG_A\|lpm_ff:lpm_ff_component\|dffs\[7\] -6.118 ns " "Info: Slack time is -6.118 ns between source register \"ALU:inst\|lpm_ff2:inst3\|lpm_ff:lpm_ff_component\|dffs\[1\]\" and destination register \"regs:inst17\|lpm_ff7:REG_A\|lpm_ff:lpm_ff_component\|dffs\[7\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.761 ns + Largest register register " "Info: + Largest register to register requirement is 0.761 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.608 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 2.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.783 ns) 0.783 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.000 ns) 1.018 ns clk~clkctrl 2 COMB Unassigned 217 " "Info: 2: + IC(0.235 ns) + CELL(0.000 ns) = 1.018 ns; Loc. = Unassigned; Fanout = 217; COMB Node = 'clk~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.235 ns" { clk clk~clkctrl } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.608 ns regs:inst17\|lpm_ff7:REG_A\|lpm_ff:lpm_ff_component\|dffs\[7\] 3 REG Unassigned 1 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.608 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'regs:inst17\|lpm_ff7:REG_A\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clk~clkctrl regs:inst17|lpm_ff7:REG_A|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.385 ns ( 53.11 % ) " "Info: Total cell delay = 1.385 ns ( 53.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 46.89 % ) " "Info: Total interconnect delay = 1.223 ns ( 46.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.608 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 2.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.783 ns) 0.783 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.000 ns) 1.018 ns clk~clkctrl 2 COMB Unassigned 217 " "Info: 2: + IC(0.235 ns) + CELL(0.000 ns) = 1.018 ns; Loc. = Unassigned; Fanout = 217; COMB Node = 'clk~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.235 ns" { clk clk~clkctrl } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.608 ns regs:inst17\|lpm_ff7:REG_A\|lpm_ff:lpm_ff_component\|dffs\[7\] 3 REG Unassigned 1 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.608 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'regs:inst17\|lpm_ff7:REG_A\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clk~clkctrl regs:inst17|lpm_ff7:REG_A|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.385 ns ( 53.11 % ) " "Info: Total cell delay = 1.385 ns ( 53.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 46.89 % ) " "Info: Total interconnect delay = 1.223 ns ( 46.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.608 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 2.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.783 ns) 0.783 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.000 ns) 1.018 ns clk~clkctrl 2 COMB Unassigned 217 " "Info: 2: + IC(0.235 ns) + CELL(0.000 ns) = 1.018 ns; Loc. = Unassigned; Fanout = 217; COMB Node = 'clk~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.235 ns" { clk clk~clkctrl } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.608 ns ALU:inst\|lpm_ff2:inst3\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG Unassigned 9 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.608 ns; Loc. = Unassigned; Fanout = 9; REG Node = 'ALU:inst\|lpm_ff2:inst3\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clk~clkctrl ALU:inst|lpm_ff2:inst3|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.385 ns ( 53.11 % ) " "Info: Total cell delay = 1.385 ns ( 53.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 46.89 % ) " "Info: Total interconnect delay = 1.223 ns ( 46.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.608 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 2.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.783 ns) 0.783 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.000 ns) 1.018 ns clk~clkctrl 2 COMB Unassigned 217 " "Info: 2: + IC(0.235 ns) + CELL(0.000 ns) = 1.018 ns; Loc. = Unassigned; Fanout = 217; COMB Node = 'clk~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.235 ns" { clk clk~clkctrl } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.608 ns ALU:inst\|lpm_ff2:inst3\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG Unassigned 9 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.608 ns; Loc. = Unassigned; Fanout = 9; REG Node = 'ALU:inst\|lpm_ff2:inst3\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clk~clkctrl ALU:inst|lpm_ff2:inst3|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.385 ns ( 53.11 % ) " "Info: Total cell delay = 1.385 ns ( 53.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 46.89 % ) " "Info: Total interconnect delay = 1.223 ns ( 46.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns   " "Info:   Micro clock to output delay of source is 0.277 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns   " "Info:   Micro setup delay of destination is -0.038 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.879 ns - Longest register register " "Info: - Longest register to register delay is 6.879 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALU:inst\|lpm_ff2:inst3\|lpm_ff:lpm_ff_component\|dffs\[1\] 1 REG Unassigned 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 9; REG Node = 'ALU:inst\|lpm_ff2:inst3\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst|lpm_ff2:inst3|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.135 ns) + CELL(0.495 ns) 1.630 ns ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[1\]~3 2 COMB Unassigned 2 " "Info: 2: + IC(1.135 ns) + CELL(0.495 ns) = 1.630 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[1\]~3'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.630 ns" { ALU:inst|lpm_ff2:inst3|lpm_ff:lpm_ff_component|dffs[1] ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[1]~3 } "NODE_NAME" } } { "db/add_sub_rvi.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/add_sub_rvi.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.710 ns ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[2\]~5 3 COMB Unassigned 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.710 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[2\]~5'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[1]~3 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[2]~5 } "NODE_NAME" } } { "db/add_sub_rvi.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/add_sub_rvi.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.790 ns ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[3\]~7 4 COMB Unassigned 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.790 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[3\]~7'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[2]~5 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[3]~7 } "NODE_NAME" } } { "db/add_sub_rvi.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/add_sub_rvi.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.870 ns ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[4\]~9 5 COMB Unassigned 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.870 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[4\]~9'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[3]~7 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[4]~9 } "NODE_NAME" } } { "db/add_sub_rvi.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/add_sub_rvi.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.950 ns ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[5\]~11 6 COMB Unassigned 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.950 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[5\]~11'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[4]~9 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[5]~11 } "NODE_NAME" } } { "db/add_sub_rvi.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/add_sub_rvi.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.030 ns ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[6\]~13 7 COMB Unassigned 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 2.030 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[6\]~13'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[5]~11 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[6]~13 } "NODE_NAME" } } { "db/add_sub_rvi.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/add_sub_rvi.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 2.488 ns ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[7\]~14 8 COMB Unassigned 1 " "Info: 8: + IC(0.000 ns) + CELL(0.458 ns) = 2.488 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[7\]~14'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[6]~13 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[7]~14 } "NODE_NAME" } } { "db/add_sub_rvi.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/add_sub_rvi.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.521 ns) 3.397 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_e3e:auto_generated\|result_node\[7\]~20 9 COMB Unassigned 1 " "Info: 9: + IC(0.388 ns) + CELL(0.521 ns) = 3.397 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_e3e:auto_generated\|result_node\[7\]~20'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[7]~14 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[7]~20 } "NODE_NAME" } } { "db/mux_e3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_e3e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 4.072 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_e3e:auto_generated\|result_node\[7\]~23 10 COMB Unassigned 4 " "Info: 10: + IC(0.154 ns) + CELL(0.521 ns) = 4.072 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_e3e:auto_generated\|result_node\[7\]~23'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[7]~20 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[7]~23 } "NODE_NAME" } } { "db/mux_e3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_e3e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.544 ns) 5.631 ns lpm_mux6:inst2\|lpm_mux:lpm_mux_component\|mux_73e:auto_generated\|result_node\[7\]~16 11 COMB Unassigned 5 " "Info: 11: + IC(1.015 ns) + CELL(0.544 ns) = 5.631 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'lpm_mux6:inst2\|lpm_mux:lpm_mux_component\|mux_73e:auto_generated\|result_node\[7\]~16'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[7]~23 lpm_mux6:inst2|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[7]~16 } "NODE_NAME" } } { "db/mux_73e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_73e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.152 ns) + CELL(0.096 ns) 6.879 ns regs:inst17\|lpm_ff7:REG_A\|lpm_ff:lpm_ff_component\|dffs\[7\] 12 REG Unassigned 1 " "Info: 12: + IC(1.152 ns) + CELL(0.096 ns) = 6.879 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'regs:inst17\|lpm_ff7:REG_A\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.248 ns" { lpm_mux6:inst2|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[7]~16 regs:inst17|lpm_ff7:REG_A|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.035 ns ( 44.12 % ) " "Info: Total cell delay = 3.035 ns ( 44.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.844 ns ( 55.88 % ) " "Info: Total interconnect delay = 3.844 ns ( 55.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "6.879 ns" { ALU:inst|lpm_ff2:inst3|lpm_ff:lpm_ff_component|dffs[1] ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[1]~3 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[2]~5 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[3]~7 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[4]~9 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[5]~11 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[6]~13 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[7]~14 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[7]~20 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[7]~23 lpm_mux6:inst2|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[7]~16 regs:inst17|lpm_ff7:REG_A|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "6.879 ns" { ALU:inst|lpm_ff2:inst3|lpm_ff:lpm_ff_component|dffs[1] ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[1]~3 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[2]~5 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[3]~7 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[4]~9 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[5]~11 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[6]~13 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[7]~14 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[7]~20 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[7]~23 lpm_mux6:inst2|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[7]~16 regs:inst17|lpm_ff7:REG_A|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "6.879 ns register register " "Info: Estimated most critical path is register to register delay of 6.879 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALU:inst\|lpm_ff2:inst3\|lpm_ff:lpm_ff_component\|dffs\[1\] 1 REG LAB_X34_Y23 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X34_Y23; Fanout = 9; REG Node = 'ALU:inst\|lpm_ff2:inst3\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst|lpm_ff2:inst3|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.135 ns) + CELL(0.495 ns) 1.630 ns ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[1\]~3 2 COMB LAB_X34_Y22 2 " "Info: 2: + IC(1.135 ns) + CELL(0.495 ns) = 1.630 ns; Loc. = LAB_X34_Y22; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[1\]~3'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.630 ns" { ALU:inst|lpm_ff2:inst3|lpm_ff:lpm_ff_component|dffs[1] ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[1]~3 } "NODE_NAME" } } { "db/add_sub_rvi.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/add_sub_rvi.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.710 ns ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[2\]~5 3 COMB LAB_X34_Y22 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.710 ns; Loc. = LAB_X34_Y22; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[2\]~5'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[1]~3 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[2]~5 } "NODE_NAME" } } { "db/add_sub_rvi.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/add_sub_rvi.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.790 ns ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[3\]~7 4 COMB LAB_X34_Y22 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.790 ns; Loc. = LAB_X34_Y22; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[3\]~7'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[2]~5 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[3]~7 } "NODE_NAME" } } { "db/add_sub_rvi.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/add_sub_rvi.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.870 ns ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[4\]~9 5 COMB LAB_X34_Y22 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.870 ns; Loc. = LAB_X34_Y22; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[4\]~9'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[3]~7 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[4]~9 } "NODE_NAME" } } { "db/add_sub_rvi.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/add_sub_rvi.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.950 ns ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[5\]~11 6 COMB LAB_X34_Y22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.950 ns; Loc. = LAB_X34_Y22; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[5\]~11'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[4]~9 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[5]~11 } "NODE_NAME" } } { "db/add_sub_rvi.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/add_sub_rvi.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.030 ns ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[6\]~13 7 COMB LAB_X34_Y22 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 2.030 ns; Loc. = LAB_X34_Y22; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[6\]~13'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[5]~11 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[6]~13 } "NODE_NAME" } } { "db/add_sub_rvi.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/add_sub_rvi.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 2.488 ns ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[7\]~14 8 COMB LAB_X34_Y22 1 " "Info: 8: + IC(0.000 ns) + CELL(0.458 ns) = 2.488 ns; Loc. = LAB_X34_Y22; Fanout = 1; COMB Node = 'ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[7\]~14'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[6]~13 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[7]~14 } "NODE_NAME" } } { "db/add_sub_rvi.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/add_sub_rvi.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.521 ns) 3.397 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_e3e:auto_generated\|result_node\[7\]~20 9 COMB LAB_X33_Y22 1 " "Info: 9: + IC(0.388 ns) + CELL(0.521 ns) = 3.397 ns; Loc. = LAB_X33_Y22; Fanout = 1; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_e3e:auto_generated\|result_node\[7\]~20'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[7]~14 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[7]~20 } "NODE_NAME" } } { "db/mux_e3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_e3e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 4.072 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_e3e:auto_generated\|result_node\[7\]~23 10 COMB LAB_X33_Y22 4 " "Info: 10: + IC(0.154 ns) + CELL(0.521 ns) = 4.072 ns; Loc. = LAB_X33_Y22; Fanout = 4; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_e3e:auto_generated\|result_node\[7\]~23'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[7]~20 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[7]~23 } "NODE_NAME" } } { "db/mux_e3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_e3e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.544 ns) 5.631 ns lpm_mux6:inst2\|lpm_mux:lpm_mux_component\|mux_73e:auto_generated\|result_node\[7\]~16 11 COMB LAB_X36_Y23 5 " "Info: 11: + IC(1.015 ns) + CELL(0.544 ns) = 5.631 ns; Loc. = LAB_X36_Y23; Fanout = 5; COMB Node = 'lpm_mux6:inst2\|lpm_mux:lpm_mux_component\|mux_73e:auto_generated\|result_node\[7\]~16'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[7]~23 lpm_mux6:inst2|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[7]~16 } "NODE_NAME" } } { "db/mux_73e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_73e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.152 ns) + CELL(0.096 ns) 6.879 ns regs:inst17\|lpm_ff7:REG_A\|lpm_ff:lpm_ff_component\|dffs\[7\] 12 REG LAB_X33_Y23 1 " "Info: 12: + IC(1.152 ns) + CELL(0.096 ns) = 6.879 ns; Loc. = LAB_X33_Y23; Fanout = 1; REG Node = 'regs:inst17\|lpm_ff7:REG_A\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.248 ns" { lpm_mux6:inst2|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[7]~16 regs:inst17|lpm_ff7:REG_A|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.035 ns ( 44.12 % ) " "Info: Total cell delay = 3.035 ns ( 44.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.844 ns ( 55.88 % ) " "Info: Total interconnect delay = 3.844 ns ( 55.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "6.879 ns" { ALU:inst|lpm_ff2:inst3|lpm_ff:lpm_ff_component|dffs[1] ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[1]~3 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[2]~5 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[3]~7 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[4]~9 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[5]~11 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[6]~13 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[7]~14 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[7]~20 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[7]~23 lpm_mux6:inst2|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[7]~16 regs:inst17|lpm_ff7:REG_A|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X25_Y14 X37_Y27 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "77 " "Warning: Found 77 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[7\] 0 " "Info: Pin \"address\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[6\] 0 " "Info: Pin \"address\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[5\] 0 " "Info: Pin \"address\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[4\] 0 " "Info: Pin \"address\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[3\] 0 " "Info: Pin \"address\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[2\] 0 " "Info: Pin \"address\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[1\] 0 " "Info: Pin \"address\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[0\] 0 " "Info: Pin \"address\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_in\[7\] 0 " "Info: Pin \"data_in\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_in\[6\] 0 " "Info: Pin \"data_in\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_in\[5\] 0 " "Info: Pin \"data_in\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_in\[4\] 0 " "Info: Pin \"data_in\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_in\[3\] 0 " "Info: Pin \"data_in\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_in\[2\] 0 " "Info: Pin \"data_in\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_in\[1\] 0 " "Info: Pin \"data_in\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_in\[0\] 0 " "Info: Pin \"data_in\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[16\] 0 " "Info: Pin \"q\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[15\] 0 " "Info: Pin \"q\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[14\] 0 " "Info: Pin \"q\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[13\] 0 " "Info: Pin \"q\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[12\] 0 " "Info: Pin \"q\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[11\] 0 " "Info: Pin \"q\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[10\] 0 " "Info: Pin \"q\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[9\] 0 " "Info: Pin \"q\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[8\] 0 " "Info: Pin \"q\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[7\] 0 " "Info: Pin \"q\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[6\] 0 " "Info: Pin \"q\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[5\] 0 " "Info: Pin \"q\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[4\] 0 " "Info: Pin \"q\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[3\] 0 " "Info: Pin \"q\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[2\] 0 " "Info: Pin \"q\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[1\] 0 " "Info: Pin \"q\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[0\] 0 " "Info: Pin \"q\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Flags\[3\] 0 " "Info: Pin \"Flags\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Flags\[2\] 0 " "Info: Pin \"Flags\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Flags\[1\] 0 " "Info: Pin \"Flags\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Flags\[0\] 0 " "Info: Pin \"Flags\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsl\[7\] 0 " "Info: Pin \"lsl\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsl\[6\] 0 " "Info: Pin \"lsl\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsl\[5\] 0 " "Info: Pin \"lsl\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsl\[4\] 0 " "Info: Pin \"lsl\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsl\[3\] 0 " "Info: Pin \"lsl\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsl\[2\] 0 " "Info: Pin \"lsl\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsl\[1\] 0 " "Info: Pin \"lsl\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsl\[0\] 0 " "Info: Pin \"lsl\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsr\[7\] 0 " "Info: Pin \"lsr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsr\[6\] 0 " "Info: Pin \"lsr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsr\[5\] 0 " "Info: Pin \"lsr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsr\[4\] 0 " "Info: Pin \"lsr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsr\[3\] 0 " "Info: Pin \"lsr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsr\[2\] 0 " "Info: Pin \"lsr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsr\[1\] 0 " "Info: Pin \"lsr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsr\[0\] 0 " "Info: Pin \"lsr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[7\] 0 " "Info: Pin \"result\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[6\] 0 " "Info: Pin \"result\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[5\] 0 " "Info: Pin \"result\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[4\] 0 " "Info: Pin \"result\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[3\] 0 " "Info: Pin \"result\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[2\] 0 " "Info: Pin \"result\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[1\] 0 " "Info: Pin \"result\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[0\] 0 " "Info: Pin \"result\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_1\[7\] 0 " "Info: Pin \"t_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_1\[6\] 0 " "Info: Pin \"t_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_1\[5\] 0 " "Info: Pin \"t_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_1\[4\] 0 " "Info: Pin \"t_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_1\[3\] 0 " "Info: Pin \"t_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_1\[2\] 0 " "Info: Pin \"t_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_1\[1\] 0 " "Info: Pin \"t_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_1\[0\] 0 " "Info: Pin \"t_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_2\[7\] 0 " "Info: Pin \"t_2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_2\[6\] 0 " "Info: Pin \"t_2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_2\[5\] 0 " "Info: Pin \"t_2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_2\[4\] 0 " "Info: Pin \"t_2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_2\[3\] 0 " "Info: Pin \"t_2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_2\[2\] 0 " "Info: Pin \"t_2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_2\[1\] 0 " "Info: Pin \"t_2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_2\[0\] 0 " "Info: Pin \"t_2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "2 " "Warning: Following 2 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "lsl\[7\] GND " "Info: Pin lsl\[7\] has GND driving its datain port" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { lsl[7] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 896 2496 2672 912 "lsl\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { lsl[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "lsr\[0\] GND " "Info: Pin lsr\[0\] has GND driving its datain port" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { lsr[0] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 880 2496 2672 896 "lsr\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { lsr[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "266 " "Info: Peak virtual memory: 266 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 09 03:02:52 2017 " "Info: Processing ended: Mon Oct 09 03:02:52 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 09 03:02:53 2017 " "Info: Processing started: Mon Oct 09 03:02:53 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off HC11_moc -c HC11_moc " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off HC11_moc -c HC11_moc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IPGMIO_CONDONE_ERROR_CHECKS_DISABLED" "" "Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled" {  } {  } 0 0 "The Active Serial/Parallel mode CONF_DONE pin error check is disabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "239 " "Info: Peak virtual memory: 239 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 09 03:02:54 2017 " "Info: Processing ended: Mon Oct 09 03:02:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 09 03:02:54 2017 " "Info: Processing started: Mon Oct 09 03:02:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off HC11_moc -c HC11_moc --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HC11_moc -c HC11_moc --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } } { "c:/quartus iii/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus iii/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk memory lpm_rom1:OP_code\|altsyncram:altsyncram_component\|altsyncram_v771:auto_generated\|q_a\[13\] register regs:inst17\|lpm_ff7:REG_A\|lpm_ff:lpm_ff_component\|dffs\[3\] 149.61 MHz 6.684 ns Internal " "Info: Clock \"clk\" has Internal fmax of 149.61 MHz between source memory \"lpm_rom1:OP_code\|altsyncram:altsyncram_component\|altsyncram_v771:auto_generated\|q_a\[13\]\" and destination register \"regs:inst17\|lpm_ff7:REG_A\|lpm_ff:lpm_ff_component\|dffs\[3\]\" (period= 6.684 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.430 ns + Longest memory register " "Info: + Longest memory to register delay is 6.430 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.098 ns) 0.098 ns lpm_rom1:OP_code\|altsyncram:altsyncram_component\|altsyncram_v771:auto_generated\|q_a\[13\] 1 MEM M4K_X41_Y23 11 " "Info: 1: + IC(0.000 ns) + CELL(0.098 ns) = 0.098 ns; Loc. = M4K_X41_Y23; Fanout = 11; MEM Node = 'lpm_rom1:OP_code\|altsyncram:altsyncram_component\|altsyncram_v771:auto_generated\|q_a\[13\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom1:OP_code|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|q_a[13] } "NODE_NAME" } } { "db/altsyncram_v771.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/altsyncram_v771.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.432 ns) + CELL(0.461 ns) 1.991 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_e3e:auto_generated\|result_node\[7\]~19 2 COMB LCCOMB_X33_Y23_N6 10 " "Info: 2: + IC(1.432 ns) + CELL(0.461 ns) = 1.991 ns; Loc. = LCCOMB_X33_Y23_N6; Fanout = 10; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_e3e:auto_generated\|result_node\[7\]~19'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.893 ns" { lpm_rom1:OP_code|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|q_a[13] ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[7]~19 } "NODE_NAME" } } { "db/mux_e3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_e3e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.322 ns) 3.241 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_e3e:auto_generated\|result_node\[3\]~53 3 COMB LCCOMB_X33_Y22_N22 1 " "Info: 3: + IC(0.928 ns) + CELL(0.322 ns) = 3.241 ns; Loc. = LCCOMB_X33_Y22_N22; Fanout = 1; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_e3e:auto_generated\|result_node\[3\]~53'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.250 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[7]~19 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[3]~53 } "NODE_NAME" } } { "db/mux_e3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_e3e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.143 ns) + CELL(0.178 ns) 4.562 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_e3e:auto_generated\|result_node\[3\]~55 4 COMB LCCOMB_X35_Y23_N0 3 " "Info: 4: + IC(1.143 ns) + CELL(0.178 ns) = 4.562 ns; Loc. = LCCOMB_X35_Y23_N0; Fanout = 3; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_e3e:auto_generated\|result_node\[3\]~55'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.321 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[3]~53 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[3]~55 } "NODE_NAME" } } { "db/mux_e3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_e3e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.178 ns) 5.051 ns lpm_mux6:inst2\|lpm_mux:lpm_mux_component\|mux_73e:auto_generated\|result_node\[3\]~20 5 COMB LCCOMB_X35_Y23_N14 5 " "Info: 5: + IC(0.311 ns) + CELL(0.178 ns) = 5.051 ns; Loc. = LCCOMB_X35_Y23_N14; Fanout = 5; COMB Node = 'lpm_mux6:inst2\|lpm_mux:lpm_mux_component\|mux_73e:auto_generated\|result_node\[3\]~20'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.489 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[3]~55 lpm_mux6:inst2|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[3]~20 } "NODE_NAME" } } { "db/mux_73e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_73e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.178 ns) 6.334 ns regs:inst17\|lpm_ff7:REG_A\|lpm_ff:lpm_ff_component\|dffs\[3\]~feeder 6 COMB LCCOMB_X32_Y23_N18 1 " "Info: 6: + IC(1.105 ns) + CELL(0.178 ns) = 6.334 ns; Loc. = LCCOMB_X32_Y23_N18; Fanout = 1; COMB Node = 'regs:inst17\|lpm_ff7:REG_A\|lpm_ff:lpm_ff_component\|dffs\[3\]~feeder'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { lpm_mux6:inst2|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[3]~20 regs:inst17|lpm_ff7:REG_A|lpm_ff:lpm_ff_component|dffs[3]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.430 ns regs:inst17\|lpm_ff7:REG_A\|lpm_ff:lpm_ff_component\|dffs\[3\] 7 REG LCFF_X32_Y23_N19 1 " "Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 6.430 ns; Loc. = LCFF_X32_Y23_N19; Fanout = 1; REG Node = 'regs:inst17\|lpm_ff7:REG_A\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { regs:inst17|lpm_ff7:REG_A|lpm_ff:lpm_ff_component|dffs[3]~feeder regs:inst17|lpm_ff7:REG_A|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.511 ns ( 23.50 % ) " "Info: Total cell delay = 1.511 ns ( 23.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.919 ns ( 76.50 % ) " "Info: Total interconnect delay = 4.919 ns ( 76.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "6.430 ns" { lpm_rom1:OP_code|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|q_a[13] ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[7]~19 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[3]~53 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[3]~55 lpm_mux6:inst2|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[3]~20 regs:inst17|lpm_ff7:REG_A|lpm_ff:lpm_ff_component|dffs[3]~feeder regs:inst17|lpm_ff7:REG_A|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "6.430 ns" { lpm_rom1:OP_code|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|q_a[13] {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[7]~19 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[3]~53 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[3]~55 {} lpm_mux6:inst2|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[3]~20 {} regs:inst17|lpm_ff7:REG_A|lpm_ff:lpm_ff_component|dffs[3]~feeder {} regs:inst17|lpm_ff7:REG_A|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 1.432ns 0.928ns 1.143ns 0.311ns 1.105ns 0.000ns } { 0.098ns 0.461ns 0.322ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.058 ns - Smallest " "Info: - Smallest clock skew is -0.058 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.857 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 89 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 89; COMB Node = 'clk~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 2.857 ns regs:inst17\|lpm_ff7:REG_A\|lpm_ff:lpm_ff_component\|dffs\[3\] 3 REG LCFF_X32_Y23_N19 1 " "Info: 3: + IC(0.991 ns) + CELL(0.602 ns) = 2.857 ns; Loc. = LCFF_X32_Y23_N19; Fanout = 1; REG Node = 'regs:inst17\|lpm_ff7:REG_A\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { clk~clkctrl regs:inst17|lpm_ff7:REG_A|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.98 % ) " "Info: Total cell delay = 1.628 ns ( 56.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.229 ns ( 43.02 % ) " "Info: Total interconnect delay = 1.229 ns ( 43.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clk clk~clkctrl regs:inst17|lpm_ff7:REG_A|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clk {} clk~combout {} clk~clkctrl {} regs:inst17|lpm_ff7:REG_A|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.915 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 2.915 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 89 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 89; COMB Node = 'clk~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.724 ns) 2.915 ns lpm_rom1:OP_code\|altsyncram:altsyncram_component\|altsyncram_v771:auto_generated\|q_a\[13\] 3 MEM M4K_X41_Y23 11 " "Info: 3: + IC(0.927 ns) + CELL(0.724 ns) = 2.915 ns; Loc. = M4K_X41_Y23; Fanout = 11; MEM Node = 'lpm_rom1:OP_code\|altsyncram:altsyncram_component\|altsyncram_v771:auto_generated\|q_a\[13\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.651 ns" { clk~clkctrl lpm_rom1:OP_code|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|q_a[13] } "NODE_NAME" } } { "db/altsyncram_v771.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/altsyncram_v771.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.750 ns ( 60.03 % ) " "Info: Total cell delay = 1.750 ns ( 60.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.165 ns ( 39.97 % ) " "Info: Total interconnect delay = 1.165 ns ( 39.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.915 ns" { clk clk~clkctrl lpm_rom1:OP_code|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|q_a[13] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.915 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom1:OP_code|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|q_a[13] {} } { 0.000ns 0.000ns 0.238ns 0.927ns } { 0.000ns 1.026ns 0.000ns 0.724ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clk clk~clkctrl regs:inst17|lpm_ff7:REG_A|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clk {} clk~combout {} clk~clkctrl {} regs:inst17|lpm_ff7:REG_A|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.915 ns" { clk clk~clkctrl lpm_rom1:OP_code|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|q_a[13] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.915 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom1:OP_code|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|q_a[13] {} } { 0.000ns 0.000ns 0.238ns 0.927ns } { 0.000ns 1.026ns 0.000ns 0.724ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_v771.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/altsyncram_v771.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "6.430 ns" { lpm_rom1:OP_code|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|q_a[13] ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[7]~19 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[3]~53 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[3]~55 lpm_mux6:inst2|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[3]~20 regs:inst17|lpm_ff7:REG_A|lpm_ff:lpm_ff_component|dffs[3]~feeder regs:inst17|lpm_ff7:REG_A|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "6.430 ns" { lpm_rom1:OP_code|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|q_a[13] {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[7]~19 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[3]~53 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[3]~55 {} lpm_mux6:inst2|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[3]~20 {} regs:inst17|lpm_ff7:REG_A|lpm_ff:lpm_ff_component|dffs[3]~feeder {} regs:inst17|lpm_ff7:REG_A|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 1.432ns 0.928ns 1.143ns 0.311ns 1.105ns 0.000ns } { 0.098ns 0.461ns 0.322ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clk clk~clkctrl regs:inst17|lpm_ff7:REG_A|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clk {} clk~combout {} clk~clkctrl {} regs:inst17|lpm_ff7:REG_A|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.915 ns" { clk clk~clkctrl lpm_rom1:OP_code|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|q_a[13] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.915 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom1:OP_code|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|q_a[13] {} } { 0.000ns 0.000ns 0.238ns 0.927ns } { 0.000ns 1.026ns 0.000ns 0.724ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_rom1:OP_code\|altsyncram:altsyncram_component\|altsyncram_v771:auto_generated\|ram_block1a0~porta_address_reg1 SP\[1\] clk 6.805 ns memory " "Info: tsu for memory \"lpm_rom1:OP_code\|altsyncram:altsyncram_component\|altsyncram_v771:auto_generated\|ram_block1a0~porta_address_reg1\" (data pin = \"SP\[1\]\", clock pin = \"clk\") is 6.805 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.703 ns + Longest pin memory " "Info: + Longest pin to memory delay is 9.703 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns SP\[1\] 1 PIN PIN_C1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_C1; Fanout = 1; PIN Node = 'SP\[1\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SP[1] } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1120 1136 1144 "SP\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.911 ns) + CELL(0.521 ns) 7.316 ns PC:inst6\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_73e:auto_generated\|result_node\[1\]~22 2 COMB LCCOMB_X26_Y23_N28 4 " "Info: 2: + IC(5.911 ns) + CELL(0.521 ns) = 7.316 ns; Loc. = LCCOMB_X26_Y23_N28; Fanout = 4; COMB Node = 'PC:inst6\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_73e:auto_generated\|result_node\[1\]~22'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "6.432 ns" { SP[1] PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[1]~22 } "NODE_NAME" } } { "db/mux_73e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_73e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.228 ns) + CELL(0.159 ns) 9.703 ns lpm_rom1:OP_code\|altsyncram:altsyncram_component\|altsyncram_v771:auto_generated\|ram_block1a0~porta_address_reg1 3 MEM M4K_X41_Y23 17 " "Info: 3: + IC(2.228 ns) + CELL(0.159 ns) = 9.703 ns; Loc. = M4K_X41_Y23; Fanout = 17; MEM Node = 'lpm_rom1:OP_code\|altsyncram:altsyncram_component\|altsyncram_v771:auto_generated\|ram_block1a0~porta_address_reg1'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.387 ns" { PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[1]~22 lpm_rom1:OP_code|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "db/altsyncram_v771.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/altsyncram_v771.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.564 ns ( 16.12 % ) " "Info: Total cell delay = 1.564 ns ( 16.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.139 ns ( 83.88 % ) " "Info: Total interconnect delay = 8.139 ns ( 83.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "9.703 ns" { SP[1] PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[1]~22 lpm_rom1:OP_code|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "9.703 ns" { SP[1] {} SP[1]~combout {} PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[1]~22 {} lpm_rom1:OP_code|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 5.911ns 2.228ns } { 0.000ns 0.884ns 0.521ns 0.159ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.040 ns + " "Info: + Micro setup delay of destination is 0.040 ns" {  } { { "db/altsyncram_v771.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/altsyncram_v771.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.938 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to destination memory is 2.938 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 89 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 89; COMB Node = 'clk~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.747 ns) 2.938 ns lpm_rom1:OP_code\|altsyncram:altsyncram_component\|altsyncram_v771:auto_generated\|ram_block1a0~porta_address_reg1 3 MEM M4K_X41_Y23 17 " "Info: 3: + IC(0.927 ns) + CELL(0.747 ns) = 2.938 ns; Loc. = M4K_X41_Y23; Fanout = 17; MEM Node = 'lpm_rom1:OP_code\|altsyncram:altsyncram_component\|altsyncram_v771:auto_generated\|ram_block1a0~porta_address_reg1'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.674 ns" { clk~clkctrl lpm_rom1:OP_code|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "db/altsyncram_v771.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/altsyncram_v771.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 60.35 % ) " "Info: Total cell delay = 1.773 ns ( 60.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.165 ns ( 39.65 % ) " "Info: Total interconnect delay = 1.165 ns ( 39.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.938 ns" { clk clk~clkctrl lpm_rom1:OP_code|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.938 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom1:OP_code|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 0.238ns 0.927ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "9.703 ns" { SP[1] PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[1]~22 lpm_rom1:OP_code|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "9.703 ns" { SP[1] {} SP[1]~combout {} PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[1]~22 {} lpm_rom1:OP_code|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 5.911ns 2.228ns } { 0.000ns 0.884ns 0.521ns 0.159ns } "" } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.938 ns" { clk clk~clkctrl lpm_rom1:OP_code|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.938 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom1:OP_code|altsyncram:altsyncram_component|altsyncram_v771:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 0.238ns 0.927ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk Flags\[2\] ALU:inst\|lpm_ff8:inst\|lpm_ff:lpm_ff_component\|dffs\[0\] 13.599 ns register " "Info: tco from clock \"clk\" to destination pin \"Flags\[2\]\" through register \"ALU:inst\|lpm_ff8:inst\|lpm_ff:lpm_ff_component\|dffs\[0\]\" is 13.599 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.853 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 89 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 89; COMB Node = 'clk~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.602 ns) 2.853 ns ALU:inst\|lpm_ff8:inst\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X33_Y22_N21 6 " "Info: 3: + IC(0.987 ns) + CELL(0.602 ns) = 2.853 ns; Loc. = LCFF_X33_Y22_N21; Fanout = 6; REG Node = 'ALU:inst\|lpm_ff8:inst\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { clk~clkctrl ALU:inst|lpm_ff8:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.06 % ) " "Info: Total cell delay = 1.628 ns ( 57.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.225 ns ( 42.94 % ) " "Info: Total interconnect delay = 1.225 ns ( 42.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { clk clk~clkctrl ALU:inst|lpm_ff8:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { clk {} clk~combout {} clk~clkctrl {} ALU:inst|lpm_ff8:inst|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.238ns 0.987ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.469 ns + Longest register pin " "Info: + Longest register to pin delay is 10.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALU:inst\|lpm_ff8:inst\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X33_Y22_N21 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y22_N21; Fanout = 6; REG Node = 'ALU:inst\|lpm_ff8:inst\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst|lpm_ff8:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.874 ns) + CELL(0.495 ns) 1.369 ns ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[0\]~1 2 COMB LCCOMB_X34_Y22_N0 2 " "Info: 2: + IC(0.874 ns) + CELL(0.495 ns) = 1.369 ns; Loc. = LCCOMB_X34_Y22_N0; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[0\]~1'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.369 ns" { ALU:inst|lpm_ff8:inst|lpm_ff:lpm_ff_component|dffs[0] ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[0]~1 } "NODE_NAME" } } { "db/add_sub_rvi.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/add_sub_rvi.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.449 ns ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[1\]~3 3 COMB LCCOMB_X34_Y22_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.449 ns; Loc. = LCCOMB_X34_Y22_N2; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[1\]~3'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[0]~1 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[1]~3 } "NODE_NAME" } } { "db/add_sub_rvi.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/add_sub_rvi.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.529 ns ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[2\]~5 4 COMB LCCOMB_X34_Y22_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.529 ns; Loc. = LCCOMB_X34_Y22_N4; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[2\]~5'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[1]~3 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[2]~5 } "NODE_NAME" } } { "db/add_sub_rvi.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/add_sub_rvi.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.609 ns ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[3\]~7 5 COMB LCCOMB_X34_Y22_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.609 ns; Loc. = LCCOMB_X34_Y22_N6; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[3\]~7'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[2]~5 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[3]~7 } "NODE_NAME" } } { "db/add_sub_rvi.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/add_sub_rvi.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 2.067 ns ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[4\]~8 6 COMB LCCOMB_X34_Y22_N8 1 " "Info: 6: + IC(0.000 ns) + CELL(0.458 ns) = 2.067 ns; Loc. = LCCOMB_X34_Y22_N8; Fanout = 1; COMB Node = 'ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[4\]~8'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[3]~7 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[4]~8 } "NODE_NAME" } } { "db/add_sub_rvi.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/add_sub_rvi.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.551 ns) + CELL(0.544 ns) 3.162 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_e3e:auto_generated\|result_node\[4\]~40 7 COMB LCCOMB_X34_Y22_N18 1 " "Info: 7: + IC(0.551 ns) + CELL(0.544 ns) = 3.162 ns; Loc. = LCCOMB_X34_Y22_N18; Fanout = 1; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_e3e:auto_generated\|result_node\[4\]~40'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.095 ns" { ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[4]~8 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[4]~40 } "NODE_NAME" } } { "db/mux_e3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_e3e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.178 ns) 4.477 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_e3e:auto_generated\|result_node\[4\]~41 8 COMB LCCOMB_X36_Y23_N6 3 " "Info: 8: + IC(1.137 ns) + CELL(0.178 ns) = 4.477 ns; Loc. = LCCOMB_X36_Y23_N6; Fanout = 3; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_e3e:auto_generated\|result_node\[4\]~41'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[4]~40 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[4]~41 } "NODE_NAME" } } { "db/mux_e3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_e3e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.545 ns) 5.859 ns ALU:inst\|inst27~0 9 COMB LCCOMB_X32_Y23_N6 1 " "Info: 9: + IC(0.837 ns) + CELL(0.545 ns) = 5.859 ns; Loc. = LCCOMB_X32_Y23_N6; Fanout = 1; COMB Node = 'ALU:inst\|inst27~0'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.382 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[4]~41 ALU:inst|inst27~0 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/ALU.bdf" { { 1856 2112 2176 2000 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.545 ns) 6.716 ns ALU:inst\|inst27~2 10 COMB LCCOMB_X32_Y23_N0 1 " "Info: 10: + IC(0.312 ns) + CELL(0.545 ns) = 6.716 ns; Loc. = LCCOMB_X32_Y23_N0; Fanout = 1; COMB Node = 'ALU:inst\|inst27~2'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.857 ns" { ALU:inst|inst27~0 ALU:inst|inst27~2 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/ALU.bdf" { { 1856 2112 2176 2000 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(2.986 ns) 10.469 ns Flags\[2\] 11 PIN PIN_H12 0 " "Info: 11: + IC(0.767 ns) + CELL(2.986 ns) = 10.469 ns; Loc. = PIN_H12; Fanout = 0; PIN Node = 'Flags\[2\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "3.753 ns" { ALU:inst|inst27~2 Flags[2] } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 944 2496 2672 960 "Flags\[3..0\]" "" } { 864 2216 2344 880 "Flags\[0\]" "" } { 880 2216 2344 896 "Flags\[1\]" "" } { 896 2216 2344 912 "Flags\[2\]" "" } { 912 2216 2344 928 "Flags\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.991 ns ( 57.23 % ) " "Info: Total cell delay = 5.991 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.478 ns ( 42.77 % ) " "Info: Total interconnect delay = 4.478 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "10.469 ns" { ALU:inst|lpm_ff8:inst|lpm_ff:lpm_ff_component|dffs[0] ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[0]~1 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[1]~3 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[2]~5 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[3]~7 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[4]~8 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[4]~40 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[4]~41 ALU:inst|inst27~0 ALU:inst|inst27~2 Flags[2] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "10.469 ns" { ALU:inst|lpm_ff8:inst|lpm_ff:lpm_ff_component|dffs[0] {} ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[0]~1 {} ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[1]~3 {} ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[2]~5 {} ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[3]~7 {} ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[4]~8 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[4]~40 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[4]~41 {} ALU:inst|inst27~0 {} ALU:inst|inst27~2 {} Flags[2] {} } { 0.000ns 0.874ns 0.000ns 0.000ns 0.000ns 0.000ns 0.551ns 1.137ns 0.837ns 0.312ns 0.767ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.458ns 0.544ns 0.178ns 0.545ns 0.545ns 2.986ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { clk clk~clkctrl ALU:inst|lpm_ff8:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { clk {} clk~combout {} clk~clkctrl {} ALU:inst|lpm_ff8:inst|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.238ns 0.987ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "10.469 ns" { ALU:inst|lpm_ff8:inst|lpm_ff:lpm_ff_component|dffs[0] ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[0]~1 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[1]~3 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[2]~5 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[3]~7 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[4]~8 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[4]~40 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[4]~41 ALU:inst|inst27~0 ALU:inst|inst27~2 Flags[2] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "10.469 ns" { ALU:inst|lpm_ff8:inst|lpm_ff:lpm_ff_component|dffs[0] {} ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[0]~1 {} ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[1]~3 {} ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[2]~5 {} ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[3]~7 {} ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[4]~8 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[4]~40 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_e3e:auto_generated|result_node[4]~41 {} ALU:inst|inst27~0 {} ALU:inst|inst27~2 {} Flags[2] {} } { 0.000ns 0.874ns 0.000ns 0.000ns 0.000ns 0.000ns 0.551ns 1.137ns 0.837ns 0.312ns 0.767ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.458ns 0.544ns 0.178ns 0.545ns 0.545ns 2.986ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SP\[0\] address\[0\] 12.406 ns Longest " "Info: Longest tpd from source pin \"SP\[0\]\" to destination pin \"address\[0\]\" is 12.406 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns SP\[0\] 1 PIN PIN_A10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_A10; Fanout = 1; PIN Node = 'SP\[0\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SP[0] } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1120 1136 1144 "SP\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.802 ns) + CELL(0.521 ns) 7.186 ns PC:inst6\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_73e:auto_generated\|result_node\[0\]~23 2 COMB LCCOMB_X26_Y23_N6 5 " "Info: 2: + IC(5.802 ns) + CELL(0.521 ns) = 7.186 ns; Loc. = LCCOMB_X26_Y23_N6; Fanout = 5; COMB Node = 'PC:inst6\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_73e:auto_generated\|result_node\[0\]~23'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "6.323 ns" { SP[0] PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[0]~23 } "NODE_NAME" } } { "db/mux_73e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_73e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.214 ns) + CELL(3.006 ns) 12.406 ns address\[0\] 3 PIN PIN_H15 0 " "Info: 3: + IC(2.214 ns) + CELL(3.006 ns) = 12.406 ns; Loc. = PIN_H15; Fanout = 0; PIN Node = 'address\[0\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "5.220 ns" { PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[0]~23 address[0] } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 552 1544 1720 568 "address\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.390 ns ( 35.39 % ) " "Info: Total cell delay = 4.390 ns ( 35.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.016 ns ( 64.61 % ) " "Info: Total interconnect delay = 8.016 ns ( 64.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "12.406 ns" { SP[0] PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[0]~23 address[0] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "12.406 ns" { SP[0] {} SP[0]~combout {} PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[0]~23 {} address[0] {} } { 0.000ns 0.000ns 5.802ns 2.214ns } { 0.000ns 0.863ns 0.521ns 3.006ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\] ld/cnt clk -3.807 ns register " "Info: th for register \"PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\]\" (data pin = \"ld/cnt\", clock pin = \"clk\") is -3.807 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.851 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 89 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 89; COMB Node = 'clk~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.602 ns) 2.851 ns PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\] 3 REG LCFF_X26_Y23_N27 1 " "Info: 3: + IC(0.985 ns) + CELL(0.602 ns) = 2.851 ns; Loc. = LCFF_X26_Y23_N27; Fanout = 1; REG Node = 'PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { clk~clkctrl PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.10 % ) " "Info: Total cell delay = 1.628 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.223 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clk clk~clkctrl PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clk {} clk~combout {} clk~clkctrl {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.944 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.944 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns ld/cnt 1 PIN PIN_A13 8 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_A13; Fanout = 8; PIN Node = 'ld/cnt'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ld/cnt } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1136 1152 1144 "ld/cnt" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.329 ns) + CELL(0.178 ns) 6.370 ns PC:inst6\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_73e:auto_generated\|result_node\[7\]~16 2 COMB LCCOMB_X26_Y23_N0 3 " "Info: 2: + IC(5.329 ns) + CELL(0.178 ns) = 6.370 ns; Loc. = LCCOMB_X26_Y23_N0; Fanout = 3; COMB Node = 'PC:inst6\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_73e:auto_generated\|result_node\[7\]~16'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "5.507 ns" { ld/cnt PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[7]~16 } "NODE_NAME" } } { "db/mux_73e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_73e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.178 ns) 6.848 ns PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\]~20 3 COMB LCCOMB_X26_Y23_N26 1 " "Info: 3: + IC(0.300 ns) + CELL(0.178 ns) = 6.848 ns; Loc. = LCCOMB_X26_Y23_N26; Fanout = 1; COMB Node = 'PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\]~20'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.478 ns" { PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[7]~16 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7]~20 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.944 ns PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\] 4 REG LCFF_X26_Y23_N27 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 6.944 ns; Loc. = LCFF_X26_Y23_N27; Fanout = 1; REG Node = 'PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7]~20 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.315 ns ( 18.94 % ) " "Info: Total cell delay = 1.315 ns ( 18.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.629 ns ( 81.06 % ) " "Info: Total interconnect delay = 5.629 ns ( 81.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "6.944 ns" { ld/cnt PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[7]~16 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7]~20 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "6.944 ns" { ld/cnt {} ld/cnt~combout {} PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[7]~16 {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7]~20 {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 5.329ns 0.300ns 0.000ns } { 0.000ns 0.863ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clk clk~clkctrl PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clk {} clk~combout {} clk~clkctrl {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "6.944 ns" { ld/cnt PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[7]~16 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7]~20 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "6.944 ns" { ld/cnt {} ld/cnt~combout {} PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[7]~16 {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7]~20 {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 5.329ns 0.300ns 0.000ns } { 0.000ns 0.863ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 09 03:02:55 2017 " "Info: Processing ended: Mon Oct 09 03:02:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 26 s " "Info: Quartus II Full Compilation was successful. 0 errors, 26 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
