#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Dec 28 19:49:10 2019
# Process ID: 27736
# Current directory: /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line: vivado -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file: /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file: /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/vivado.jou
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top bd_0_hls_inst_0 -part xc7z020clg400-1 -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27789 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1797.859 ; gain = 153.715 ; free physical = 1156 ; free virtual = 7056
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'network' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network.v:12]
	Parameter ap_ST_fsm_state1 bound to: 45'b000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 45'b000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 45'b000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 45'b000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 45'b000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 45'b000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 45'b000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 45'b000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 45'b000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 45'b000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 45'b000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 45'b000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 45'b000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 45'b000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 45'b000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 45'b000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 45'b000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 45'b000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 45'b000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 45'b000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 45'b000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 45'b000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 45'b000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 45'b000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 45'b000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 45'b000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 45'b000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 45'b000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 45'b000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 45'b000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 45'b000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 45'b000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 45'b000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 45'b000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 45'b000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 45'b000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 45'b000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 45'b000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 45'b000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 45'b000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 45'b000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 45'b000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 45'b001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 45'b010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 45'b100000000000000000000000000000000000000000000 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network.v:148]
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_1_b_1' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_1_b_1.v:39]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_1_b_1_rom' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_1_b_1.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_1_b_1.v:18]
INFO: [Synth 8-3876] $readmem data file './network_SeparableConv2D_1_b_1_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_1_b_1.v:21]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_1_b_1_rom' (1#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_1_b_1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_1_b_1' (2#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_1_b_1.v:39]
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_1_w_2' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_1_w_2.v:39]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 48 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_1_w_2_rom' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_1_w_2.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 48 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_1_w_2.v:18]
INFO: [Synth 8-3876] $readmem data file './network_SeparableConv2D_1_w_2_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_1_w_2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_1_w_2_rom' (3#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_1_w_2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_1_w_2' (4#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_1_w_2.v:39]
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_1_w_1' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_1_w_1.v:39]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 48 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_1_w_1_rom' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_1_w_1.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 48 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_1_w_1.v:18]
INFO: [Synth 8-3876] $readmem data file './network_SeparableConv2D_1_w_1_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_1_w_1.v:21]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_1_w_1_rom' (5#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_1_w_1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_1_w_1' (6#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_1_w_1.v:39]
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_1_w_s' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_1_w_s.v:39]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 48 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_1_w_s_rom' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_1_w_s.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 48 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_1_w_s.v:18]
INFO: [Synth 8-3876] $readmem data file './network_SeparableConv2D_1_w_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_1_w_s.v:21]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_1_w_s_rom' (7#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_1_w_s.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_1_w_s' (8#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_1_w_s.v:39]
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_2_b_1' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_2_b_1.v:39]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_2_b_1_rom' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_2_b_1.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_2_b_1.v:18]
INFO: [Synth 8-3876] $readmem data file './network_SeparableConv2D_2_b_1_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_2_b_1.v:21]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_2_b_1_rom' (9#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_2_b_1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_2_b_1' (10#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_2_b_1.v:39]
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_2_w_2' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_2_w_2.v:39]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_2_w_2_rom' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_2_w_2.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_2_w_2.v:18]
INFO: [Synth 8-3876] $readmem data file './network_SeparableConv2D_2_w_2_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_2_w_2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_2_w_2_rom' (11#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_2_w_2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_2_w_2' (12#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_2_w_2.v:39]
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_2_w_1' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_2_w_1.v:39]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_2_w_1_rom' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_2_w_1.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_2_w_1.v:18]
INFO: [Synth 8-3876] $readmem data file './network_SeparableConv2D_2_w_1_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_2_w_1.v:21]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_2_w_1_rom' (13#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_2_w_1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_2_w_1' (14#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_2_w_1.v:39]
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_2_w_s' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_2_w_s.v:39]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_2_w_s_rom' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_2_w_s.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_2_w_s.v:18]
INFO: [Synth 8-3876] $readmem data file './network_SeparableConv2D_2_w_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_2_w_s.v:21]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_2_w_s_rom' (15#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_2_w_s.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_2_w_s' (16#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_2_w_s.v:39]
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_3_w_2' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_3_w_2.v:39]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_3_w_2_rom' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_3_w_2.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_3_w_2.v:18]
INFO: [Synth 8-3876] $readmem data file './network_SeparableConv2D_3_w_2_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_3_w_2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_3_w_2_rom' (17#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_3_w_2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_3_w_2' (18#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_3_w_2.v:39]
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_3_w_1' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_3_w_1.v:39]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_3_w_1_rom' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_3_w_1.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_3_w_1.v:18]
INFO: [Synth 8-3876] $readmem data file './network_SeparableConv2D_3_w_1_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_3_w_1.v:21]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_3_w_1_rom' (19#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_3_w_1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_3_w_1' (20#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_3_w_1.v:39]
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_3_w_s' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_3_w_s.v:39]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_3_w_s_rom' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_3_w_s.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_3_w_s.v:18]
INFO: [Synth 8-3876] $readmem data file './network_SeparableConv2D_3_w_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_3_w_s.v:21]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_3_w_s_rom' (21#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_3_w_s.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_3_w_s' (22#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_3_w_s.v:39]
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_4_w_2' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_4_w_2.v:39]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 48 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_4_w_2_rom' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_4_w_2.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 48 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_4_w_2.v:18]
INFO: [Synth 8-3876] $readmem data file './network_SeparableConv2D_4_w_2_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_4_w_2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_4_w_2_rom' (23#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_4_w_2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_4_w_2' (24#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_4_w_2.v:39]
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_4_w_1' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_4_w_1.v:39]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 48 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_4_w_1_rom' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_4_w_1.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 48 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_4_w_1.v:18]
INFO: [Synth 8-3876] $readmem data file './network_SeparableConv2D_4_w_1_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_4_w_1.v:21]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_4_w_1_rom' (25#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_4_w_1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_4_w_1' (26#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_4_w_1.v:39]
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_4_w_s' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_4_w_s.v:39]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 48 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_4_w_s_rom' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_4_w_s.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 48 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_4_w_s.v:18]
INFO: [Synth 8-3876] $readmem data file './network_SeparableConv2D_4_w_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_4_w_s.v:21]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_4_w_s_rom' (27#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_4_w_s.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_4_w_s' (28#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_SeparableConv2D_4_w_s.v:39]
INFO: [Synth 8-6157] synthesizing module 'network_AXILiteS_s_axi' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_AXILiteS_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 5'b00000 
	Parameter ADDR_GIE bound to: 5'b00100 
	Parameter ADDR_IER bound to: 5'b01000 
	Parameter ADDR_ISR bound to: 5'b01100 
	Parameter ADDR_AP_RETURN_0 bound to: 5'b10000 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_AXILiteS_s_axi.v:189]
INFO: [Synth 8-6155] done synthesizing module 'network_AXILiteS_s_axi' (29#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_AXILiteS_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'network_MemBank_A' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_MemBank_A.v:40]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 14400 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_MemBank_A_ram' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_MemBank_A.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 14400 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_MemBank_A.v:19]
INFO: [Synth 8-6155] done synthesizing module 'network_MemBank_A_ram' (30#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_MemBank_A.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_MemBank_A' (31#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_MemBank_A.v:40]
INFO: [Synth 8-6157] synthesizing module 'network_MemBank_B' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_MemBank_B.v:52]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 14400 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_MemBank_B_ram' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_MemBank_B.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 14400 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_MemBank_B.v:22]
INFO: [Synth 8-6155] done synthesizing module 'network_MemBank_B_ram' (32#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_MemBank_B.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_MemBank_B' (33#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_MemBank_B.v:52]
INFO: [Synth 8-6157] synthesizing module 'network_MemBank_Out' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_MemBank_Out.v:40]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 784 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_MemBank_Out_ram' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_MemBank_Out.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 784 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_MemBank_Out.v:19]
INFO: [Synth 8-6155] done synthesizing module 'network_MemBank_Out_ram' (34#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_MemBank_Out.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_MemBank_Out' (35#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_MemBank_Out.v:40]
INFO: [Synth 8-6157] synthesizing module 'network_sig_buffer_keep_V' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_sig_buffer_keep_V.v:40]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 784 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_sig_buffer_keep_V_ram' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_sig_buffer_keep_V.v:6]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 784 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_sig_buffer_keep_V.v:19]
INFO: [Synth 8-6155] done synthesizing module 'network_sig_buffer_keep_V_ram' (36#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_sig_buffer_keep_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_sig_buffer_keep_V' (37#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_sig_buffer_keep_V.v:40]
INFO: [Synth 8-6157] synthesizing module 'network_sig_buffer_user_V' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_sig_buffer_user_V.v:40]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 784 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_sig_buffer_user_V_ram' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_sig_buffer_user_V.v:6]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 784 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_sig_buffer_user_V.v:19]
INFO: [Synth 8-6155] done synthesizing module 'network_sig_buffer_user_V_ram' (38#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_sig_buffer_user_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_sig_buffer_user_V' (39#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_sig_buffer_user_V.v:40]
INFO: [Synth 8-6157] synthesizing module 'depthwise_conv2d_fix_2' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 7'b0000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 7'b0000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 7'b0001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 7'b0010000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state13 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_2.v:100]
INFO: [Synth 8-6157] synthesizing module 'network_mux_32_16_1_1_x' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mux_32_16_1_1_x.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'network_mux_32_16_1_1_x' (40#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mux_32_16_1_1_x.v:8]
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16s_16s_30_1_1' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mul_mul_16s_16s_30_1_1.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16s_16s_30_1_1_DSP48_0' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mul_mul_16s_16s_30_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16s_16s_30_1_1_DSP48_0' (41#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mul_mul_16s_16s_30_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16s_16s_30_1_1' (42#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mul_mul_16s_16s_30_1_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'network_mac_muladd_6ns_9ns_5ns_14_1_1' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mac_muladd_6ns_9ns_5ns_14_1_1.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_mac_muladd_6ns_9ns_5ns_14_1_1_DSP48_4' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mac_muladd_6ns_9ns_5ns_14_1_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'network_mac_muladd_6ns_9ns_5ns_14_1_1_DSP48_4' (43#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mac_muladd_6ns_9ns_5ns_14_1_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'network_mac_muladd_6ns_9ns_5ns_14_1_1' (44#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mac_muladd_6ns_9ns_5ns_14_1_1.v:30]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_2.v:1227]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_2.v:1235]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_2.v:1237]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_2.v:1239]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_2.v:1241]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_2.v:1243]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_2.v:1245]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_2.v:1247]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_2.v:1249]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_2.v:1251]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_2.v:1271]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_2.v:1297]
INFO: [Synth 8-6155] done synthesizing module 'depthwise_conv2d_fix_2' (45#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'depthwise_conv2d_fix_1' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 7'b0000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 7'b0000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 7'b0001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 7'b0010000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state12 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_1.v:100]
INFO: [Synth 8-6157] synthesizing module 'network_mac_muladd_5ns_7ns_4ns_11_1_1' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mac_muladd_5ns_7ns_4ns_11_1_1.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_mac_muladd_5ns_7ns_4ns_11_1_1_DSP48_6' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mac_muladd_5ns_7ns_4ns_11_1_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'network_mac_muladd_5ns_7ns_4ns_11_1_1_DSP48_6' (46#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mac_muladd_5ns_7ns_4ns_11_1_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'network_mac_muladd_5ns_7ns_4ns_11_1_1' (47#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mac_muladd_5ns_7ns_4ns_11_1_1.v:30]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_1.v:1210]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_1.v:1218]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_1.v:1220]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_1.v:1222]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_1.v:1224]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_1.v:1226]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_1.v:1228]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_1.v:1230]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_1.v:1232]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_1.v:1234]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_1.v:1252]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_1.v:1278]
INFO: [Synth 8-6155] done synthesizing module 'depthwise_conv2d_fix_1' (48#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'depthwise_conv2d_fix' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix.v:10]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 7'b0000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 7'b0000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 7'b0001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 7'b0010000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state12 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix.v:64]
INFO: [Synth 8-6157] synthesizing module 'network_mux_32_16_1_1' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mux_32_16_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'network_mux_32_16_1_1' (49#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mux_32_16_1_1.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix.v:1027]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix.v:1099]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix.v:1101]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix.v:1103]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix.v:1105]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix.v:1107]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix.v:1109]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix.v:1111]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix.v:1113]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix.v:1115]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix.v:1143]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix.v:1149]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix.v:1155]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix.v:1169]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix.v:1185]
INFO: [Synth 8-6155] done synthesizing module 'depthwise_conv2d_fix' (50#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix.v:10]
INFO: [Synth 8-6157] synthesizing module 'padding2d_fix16' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/padding2d_fix16.v:10]
	Parameter ap_ST_fsm_state1 bound to: 12'b000000000001 
	Parameter ap_ST_fsm_state2 bound to: 12'b000000000010 
	Parameter ap_ST_fsm_state3 bound to: 12'b000000000100 
	Parameter ap_ST_fsm_state4 bound to: 12'b000000001000 
	Parameter ap_ST_fsm_state5 bound to: 12'b000000010000 
	Parameter ap_ST_fsm_state6 bound to: 12'b000000100000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 12'b000001000000 
	Parameter ap_ST_fsm_state9 bound to: 12'b000010000000 
	Parameter ap_ST_fsm_state10 bound to: 12'b000100000000 
	Parameter ap_ST_fsm_state11 bound to: 12'b001000000000 
	Parameter ap_ST_fsm_state12 bound to: 12'b010000000000 
	Parameter ap_ST_fsm_state13 bound to: 12'b100000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/padding2d_fix16.v:68]
INFO: [Synth 8-6155] done synthesizing module 'padding2d_fix16' (51#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/padding2d_fix16.v:10]
INFO: [Synth 8-6157] synthesizing module 'max_pooling2d_fix16' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/max_pooling2d_fix16.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 6'b000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 6'b001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 6'b010000 
	Parameter ap_ST_fsm_state17 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/max_pooling2d_fix16.v:73]
INFO: [Synth 8-6157] synthesizing module 'network_mac_muladd_6ns_8ns_4ns_12_1_1' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mac_muladd_6ns_8ns_4ns_12_1_1.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_mac_muladd_6ns_8ns_4ns_12_1_1_DSP48_3' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mac_muladd_6ns_8ns_4ns_12_1_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'network_mac_muladd_6ns_8ns_4ns_12_1_1_DSP48_3' (52#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mac_muladd_6ns_8ns_4ns_12_1_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'network_mac_muladd_6ns_8ns_4ns_12_1_1' (53#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mac_muladd_6ns_8ns_4ns_12_1_1.v:30]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/max_pooling2d_fix16.v:919]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/max_pooling2d_fix16.v:921]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/max_pooling2d_fix16.v:923]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/max_pooling2d_fix16.v:925]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/max_pooling2d_fix16.v:927]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/max_pooling2d_fix16.v:929]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/max_pooling2d_fix16.v:931]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/max_pooling2d_fix16.v:933]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/max_pooling2d_fix16.v:935]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/max_pooling2d_fix16.v:937]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/max_pooling2d_fix16.v:939]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/max_pooling2d_fix16.v:941]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/max_pooling2d_fix16.v:943]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/max_pooling2d_fix16.v:945]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/max_pooling2d_fix16.v:947]
INFO: [Synth 8-6155] done synthesizing module 'max_pooling2d_fix16' (54#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/max_pooling2d_fix16.v:10]
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_4' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_4.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state8 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_4.v:51]
INFO: [Synth 8-6157] synthesizing module 'network_mux_164_16_1_1_x' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mux_164_16_1_1_x.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'network_mux_164_16_1_1_x' (55#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mux_164_16_1_1_x.v:8]
INFO: [Synth 8-6157] synthesizing module 'network_mac_muladd_11ns_5ns_11s_15_1_1' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mac_muladd_11ns_5ns_11s_15_1_1.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_mac_muladd_11ns_5ns_11s_15_1_1_DSP48_12' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mac_muladd_11ns_5ns_11s_15_1_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'network_mac_muladd_11ns_5ns_11s_15_1_1_DSP48_12' (56#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mac_muladd_11ns_5ns_11s_15_1_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'network_mac_muladd_11ns_5ns_11s_15_1_1' (57#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mac_muladd_11ns_5ns_11s_15_1_1.v:30]
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16s_16s_32_1_1' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mul_mul_16s_16s_32_1_1.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16s_16s_32_1_1_DSP48_2' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mul_mul_16s_16s_32_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16s_16s_32_1_1_DSP48_2' (58#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mul_mul_16s_16s_32_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16s_16s_32_1_1' (59#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mul_mul_16s_16s_32_1_1.v:13]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_4.v:696]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_4.v:708]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_4.v:710]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_4.v:712]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_4.v:714]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_4.v:716]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_4.v:718]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_4.v:720]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_4.v:722]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_4.v:724]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_4.v:726]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_4.v:728]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_4.v:730]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_4.v:732]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_4.v:734]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_4.v:736]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_4.v:738]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_4.v:740]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_4' (60#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_1' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 5'b01000 
	Parameter ap_ST_fsm_state9 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_1_SeparableConv2D_1_b_s' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_1_SeparableConv2D_1_b_s.v:39]
	Parameter DataWidth bound to: 13 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_1_SeparableConv2D_1_b_s.v:6]
	Parameter DWIDTH bound to: 13 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_1_SeparableConv2D_1_b_s.v:18]
INFO: [Synth 8-3876] $readmem data file './pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_1_SeparableConv2D_1_b_s.v:21]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom' (61#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_1_SeparableConv2D_1_b_s.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_1_SeparableConv2D_1_b_s' (62#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_1_SeparableConv2D_1_b_s.v:39]
INFO: [Synth 8-6157] synthesizing module 'network_mux_1287_16_1_1' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mux_1287_16_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 16 - type: integer 
	Parameter din33_WIDTH bound to: 16 - type: integer 
	Parameter din34_WIDTH bound to: 16 - type: integer 
	Parameter din35_WIDTH bound to: 16 - type: integer 
	Parameter din36_WIDTH bound to: 16 - type: integer 
	Parameter din37_WIDTH bound to: 16 - type: integer 
	Parameter din38_WIDTH bound to: 16 - type: integer 
	Parameter din39_WIDTH bound to: 16 - type: integer 
	Parameter din40_WIDTH bound to: 16 - type: integer 
	Parameter din41_WIDTH bound to: 16 - type: integer 
	Parameter din42_WIDTH bound to: 16 - type: integer 
	Parameter din43_WIDTH bound to: 16 - type: integer 
	Parameter din44_WIDTH bound to: 16 - type: integer 
	Parameter din45_WIDTH bound to: 16 - type: integer 
	Parameter din46_WIDTH bound to: 16 - type: integer 
	Parameter din47_WIDTH bound to: 16 - type: integer 
	Parameter din48_WIDTH bound to: 16 - type: integer 
	Parameter din49_WIDTH bound to: 16 - type: integer 
	Parameter din50_WIDTH bound to: 16 - type: integer 
	Parameter din51_WIDTH bound to: 16 - type: integer 
	Parameter din52_WIDTH bound to: 16 - type: integer 
	Parameter din53_WIDTH bound to: 16 - type: integer 
	Parameter din54_WIDTH bound to: 16 - type: integer 
	Parameter din55_WIDTH bound to: 16 - type: integer 
	Parameter din56_WIDTH bound to: 16 - type: integer 
	Parameter din57_WIDTH bound to: 16 - type: integer 
	Parameter din58_WIDTH bound to: 16 - type: integer 
	Parameter din59_WIDTH bound to: 16 - type: integer 
	Parameter din60_WIDTH bound to: 16 - type: integer 
	Parameter din61_WIDTH bound to: 16 - type: integer 
	Parameter din62_WIDTH bound to: 16 - type: integer 
	Parameter din63_WIDTH bound to: 16 - type: integer 
	Parameter din64_WIDTH bound to: 16 - type: integer 
	Parameter din65_WIDTH bound to: 16 - type: integer 
	Parameter din66_WIDTH bound to: 16 - type: integer 
	Parameter din67_WIDTH bound to: 16 - type: integer 
	Parameter din68_WIDTH bound to: 16 - type: integer 
	Parameter din69_WIDTH bound to: 16 - type: integer 
	Parameter din70_WIDTH bound to: 16 - type: integer 
	Parameter din71_WIDTH bound to: 16 - type: integer 
	Parameter din72_WIDTH bound to: 16 - type: integer 
	Parameter din73_WIDTH bound to: 16 - type: integer 
	Parameter din74_WIDTH bound to: 16 - type: integer 
	Parameter din75_WIDTH bound to: 16 - type: integer 
	Parameter din76_WIDTH bound to: 16 - type: integer 
	Parameter din77_WIDTH bound to: 16 - type: integer 
	Parameter din78_WIDTH bound to: 16 - type: integer 
	Parameter din79_WIDTH bound to: 16 - type: integer 
	Parameter din80_WIDTH bound to: 16 - type: integer 
	Parameter din81_WIDTH bound to: 16 - type: integer 
	Parameter din82_WIDTH bound to: 16 - type: integer 
	Parameter din83_WIDTH bound to: 16 - type: integer 
	Parameter din84_WIDTH bound to: 16 - type: integer 
	Parameter din85_WIDTH bound to: 16 - type: integer 
	Parameter din86_WIDTH bound to: 16 - type: integer 
	Parameter din87_WIDTH bound to: 16 - type: integer 
	Parameter din88_WIDTH bound to: 16 - type: integer 
	Parameter din89_WIDTH bound to: 16 - type: integer 
	Parameter din90_WIDTH bound to: 16 - type: integer 
	Parameter din91_WIDTH bound to: 16 - type: integer 
	Parameter din92_WIDTH bound to: 16 - type: integer 
	Parameter din93_WIDTH bound to: 16 - type: integer 
	Parameter din94_WIDTH bound to: 16 - type: integer 
	Parameter din95_WIDTH bound to: 16 - type: integer 
	Parameter din96_WIDTH bound to: 16 - type: integer 
	Parameter din97_WIDTH bound to: 16 - type: integer 
	Parameter din98_WIDTH bound to: 16 - type: integer 
	Parameter din99_WIDTH bound to: 16 - type: integer 
	Parameter din100_WIDTH bound to: 16 - type: integer 
	Parameter din101_WIDTH bound to: 16 - type: integer 
	Parameter din102_WIDTH bound to: 16 - type: integer 
	Parameter din103_WIDTH bound to: 16 - type: integer 
	Parameter din104_WIDTH bound to: 16 - type: integer 
	Parameter din105_WIDTH bound to: 16 - type: integer 
	Parameter din106_WIDTH bound to: 16 - type: integer 
	Parameter din107_WIDTH bound to: 16 - type: integer 
	Parameter din108_WIDTH bound to: 16 - type: integer 
	Parameter din109_WIDTH bound to: 16 - type: integer 
	Parameter din110_WIDTH bound to: 16 - type: integer 
	Parameter din111_WIDTH bound to: 16 - type: integer 
	Parameter din112_WIDTH bound to: 16 - type: integer 
	Parameter din113_WIDTH bound to: 16 - type: integer 
	Parameter din114_WIDTH bound to: 16 - type: integer 
	Parameter din115_WIDTH bound to: 16 - type: integer 
	Parameter din116_WIDTH bound to: 16 - type: integer 
	Parameter din117_WIDTH bound to: 16 - type: integer 
	Parameter din118_WIDTH bound to: 16 - type: integer 
	Parameter din119_WIDTH bound to: 16 - type: integer 
	Parameter din120_WIDTH bound to: 16 - type: integer 
	Parameter din121_WIDTH bound to: 16 - type: integer 
	Parameter din122_WIDTH bound to: 16 - type: integer 
	Parameter din123_WIDTH bound to: 16 - type: integer 
	Parameter din124_WIDTH bound to: 16 - type: integer 
	Parameter din125_WIDTH bound to: 16 - type: integer 
	Parameter din126_WIDTH bound to: 16 - type: integer 
	Parameter din127_WIDTH bound to: 16 - type: integer 
	Parameter din128_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'network_mux_1287_16_1_1' (63#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mux_1287_16_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'network_mac_muladd_5ns_9ns_9s_13_1_1' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mac_muladd_5ns_9ns_9s_13_1_1.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_mac_muladd_5ns_9ns_9s_13_1_1_DSP48_5' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mac_muladd_5ns_9ns_9s_13_1_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'network_mac_muladd_5ns_9ns_9s_13_1_1_DSP48_5' (64#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mac_muladd_5ns_9ns_9s_13_1_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'network_mac_muladd_5ns_9ns_9s_13_1_1' (65#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mac_muladd_5ns_9ns_9s_13_1_1.v:30]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_1.v:924]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_1.v:926]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_1.v:928]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_1.v:930]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_1.v:932]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_1.v:934]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_1.v:936]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_1.v:938]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_1.v:940]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_1.v:942]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_1.v:944]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_1' (66#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_3' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_3.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 5'b01000 
	Parameter ap_ST_fsm_state9 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_3.v:53]
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_3_SeparableConv2D_3_b_s' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_3_SeparableConv2D_3_b_s.v:39]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_3_SeparableConv2D_3_b_s.v:6]
	Parameter DWIDTH bound to: 14 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_3_SeparableConv2D_3_b_s.v:18]
INFO: [Synth 8-3876] $readmem data file './pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_3_SeparableConv2D_3_b_s.v:21]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom' (67#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_3_SeparableConv2D_3_b_s.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_3_SeparableConv2D_3_b_s' (68#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_3_SeparableConv2D_3_b_s.v:39]
INFO: [Synth 8-6157] synthesizing module 'network_mux_1287_16_1_1_x' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mux_1287_16_1_1_x.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 16 - type: integer 
	Parameter din33_WIDTH bound to: 16 - type: integer 
	Parameter din34_WIDTH bound to: 16 - type: integer 
	Parameter din35_WIDTH bound to: 16 - type: integer 
	Parameter din36_WIDTH bound to: 16 - type: integer 
	Parameter din37_WIDTH bound to: 16 - type: integer 
	Parameter din38_WIDTH bound to: 16 - type: integer 
	Parameter din39_WIDTH bound to: 16 - type: integer 
	Parameter din40_WIDTH bound to: 16 - type: integer 
	Parameter din41_WIDTH bound to: 16 - type: integer 
	Parameter din42_WIDTH bound to: 16 - type: integer 
	Parameter din43_WIDTH bound to: 16 - type: integer 
	Parameter din44_WIDTH bound to: 16 - type: integer 
	Parameter din45_WIDTH bound to: 16 - type: integer 
	Parameter din46_WIDTH bound to: 16 - type: integer 
	Parameter din47_WIDTH bound to: 16 - type: integer 
	Parameter din48_WIDTH bound to: 16 - type: integer 
	Parameter din49_WIDTH bound to: 16 - type: integer 
	Parameter din50_WIDTH bound to: 16 - type: integer 
	Parameter din51_WIDTH bound to: 16 - type: integer 
	Parameter din52_WIDTH bound to: 16 - type: integer 
	Parameter din53_WIDTH bound to: 16 - type: integer 
	Parameter din54_WIDTH bound to: 16 - type: integer 
	Parameter din55_WIDTH bound to: 16 - type: integer 
	Parameter din56_WIDTH bound to: 16 - type: integer 
	Parameter din57_WIDTH bound to: 16 - type: integer 
	Parameter din58_WIDTH bound to: 16 - type: integer 
	Parameter din59_WIDTH bound to: 16 - type: integer 
	Parameter din60_WIDTH bound to: 16 - type: integer 
	Parameter din61_WIDTH bound to: 16 - type: integer 
	Parameter din62_WIDTH bound to: 16 - type: integer 
	Parameter din63_WIDTH bound to: 16 - type: integer 
	Parameter din64_WIDTH bound to: 16 - type: integer 
	Parameter din65_WIDTH bound to: 16 - type: integer 
	Parameter din66_WIDTH bound to: 16 - type: integer 
	Parameter din67_WIDTH bound to: 16 - type: integer 
	Parameter din68_WIDTH bound to: 16 - type: integer 
	Parameter din69_WIDTH bound to: 16 - type: integer 
	Parameter din70_WIDTH bound to: 16 - type: integer 
	Parameter din71_WIDTH bound to: 16 - type: integer 
	Parameter din72_WIDTH bound to: 16 - type: integer 
	Parameter din73_WIDTH bound to: 16 - type: integer 
	Parameter din74_WIDTH bound to: 16 - type: integer 
	Parameter din75_WIDTH bound to: 16 - type: integer 
	Parameter din76_WIDTH bound to: 16 - type: integer 
	Parameter din77_WIDTH bound to: 16 - type: integer 
	Parameter din78_WIDTH bound to: 16 - type: integer 
	Parameter din79_WIDTH bound to: 16 - type: integer 
	Parameter din80_WIDTH bound to: 16 - type: integer 
	Parameter din81_WIDTH bound to: 16 - type: integer 
	Parameter din82_WIDTH bound to: 16 - type: integer 
	Parameter din83_WIDTH bound to: 16 - type: integer 
	Parameter din84_WIDTH bound to: 16 - type: integer 
	Parameter din85_WIDTH bound to: 16 - type: integer 
	Parameter din86_WIDTH bound to: 16 - type: integer 
	Parameter din87_WIDTH bound to: 16 - type: integer 
	Parameter din88_WIDTH bound to: 16 - type: integer 
	Parameter din89_WIDTH bound to: 16 - type: integer 
	Parameter din90_WIDTH bound to: 16 - type: integer 
	Parameter din91_WIDTH bound to: 16 - type: integer 
	Parameter din92_WIDTH bound to: 16 - type: integer 
	Parameter din93_WIDTH bound to: 16 - type: integer 
	Parameter din94_WIDTH bound to: 16 - type: integer 
	Parameter din95_WIDTH bound to: 16 - type: integer 
	Parameter din96_WIDTH bound to: 16 - type: integer 
	Parameter din97_WIDTH bound to: 16 - type: integer 
	Parameter din98_WIDTH bound to: 16 - type: integer 
	Parameter din99_WIDTH bound to: 16 - type: integer 
	Parameter din100_WIDTH bound to: 16 - type: integer 
	Parameter din101_WIDTH bound to: 16 - type: integer 
	Parameter din102_WIDTH bound to: 16 - type: integer 
	Parameter din103_WIDTH bound to: 16 - type: integer 
	Parameter din104_WIDTH bound to: 16 - type: integer 
	Parameter din105_WIDTH bound to: 16 - type: integer 
	Parameter din106_WIDTH bound to: 16 - type: integer 
	Parameter din107_WIDTH bound to: 16 - type: integer 
	Parameter din108_WIDTH bound to: 16 - type: integer 
	Parameter din109_WIDTH bound to: 16 - type: integer 
	Parameter din110_WIDTH bound to: 16 - type: integer 
	Parameter din111_WIDTH bound to: 16 - type: integer 
	Parameter din112_WIDTH bound to: 16 - type: integer 
	Parameter din113_WIDTH bound to: 16 - type: integer 
	Parameter din114_WIDTH bound to: 16 - type: integer 
	Parameter din115_WIDTH bound to: 16 - type: integer 
	Parameter din116_WIDTH bound to: 16 - type: integer 
	Parameter din117_WIDTH bound to: 16 - type: integer 
	Parameter din118_WIDTH bound to: 16 - type: integer 
	Parameter din119_WIDTH bound to: 16 - type: integer 
	Parameter din120_WIDTH bound to: 16 - type: integer 
	Parameter din121_WIDTH bound to: 16 - type: integer 
	Parameter din122_WIDTH bound to: 16 - type: integer 
	Parameter din123_WIDTH bound to: 16 - type: integer 
	Parameter din124_WIDTH bound to: 16 - type: integer 
	Parameter din125_WIDTH bound to: 16 - type: integer 
	Parameter din126_WIDTH bound to: 16 - type: integer 
	Parameter din127_WIDTH bound to: 16 - type: integer 
	Parameter din128_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'network_mux_1287_16_1_1_x' (69#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mux_1287_16_1_1_x.v:8]
INFO: [Synth 8-6157] synthesizing module 'network_mac_muladd_4ns_9ns_9s_12_1_1' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mac_muladd_4ns_9ns_9s_12_1_1.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_mac_muladd_4ns_9ns_9s_12_1_1_DSP48_11' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mac_muladd_4ns_9ns_9s_12_1_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'network_mac_muladd_4ns_9ns_9s_12_1_1_DSP48_11' (70#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mac_muladd_4ns_9ns_9s_12_1_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'network_mac_muladd_4ns_9ns_9s_12_1_1' (71#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mac_muladd_4ns_9ns_9s_12_1_1.v:30]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_3.v:924]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_3.v:926]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_3.v:928]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_3.v:930]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_3.v:932]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_3.v:934]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_3.v:936]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_3.v:938]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_3.v:940]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_3.v:942]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_3.v:944]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_3' (72#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_2' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 5'b01000 
	Parameter ap_ST_fsm_state9 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_2_SeparableConv2D_2_b_s' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_2_SeparableConv2D_2_b_s.v:39]
	Parameter DataWidth bound to: 13 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_2_SeparableConv2D_2_b_s.v:6]
	Parameter DWIDTH bound to: 13 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_2_SeparableConv2D_2_b_s.v:18]
INFO: [Synth 8-3876] $readmem data file './pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_2_SeparableConv2D_2_b_s.v:21]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom' (73#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_2_SeparableConv2D_2_b_s.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_2_SeparableConv2D_2_b_s' (74#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_2_SeparableConv2D_2_b_s.v:39]
INFO: [Synth 8-6157] synthesizing module 'network_mux_646_16_1_1' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mux_646_16_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 16 - type: integer 
	Parameter din33_WIDTH bound to: 16 - type: integer 
	Parameter din34_WIDTH bound to: 16 - type: integer 
	Parameter din35_WIDTH bound to: 16 - type: integer 
	Parameter din36_WIDTH bound to: 16 - type: integer 
	Parameter din37_WIDTH bound to: 16 - type: integer 
	Parameter din38_WIDTH bound to: 16 - type: integer 
	Parameter din39_WIDTH bound to: 16 - type: integer 
	Parameter din40_WIDTH bound to: 16 - type: integer 
	Parameter din41_WIDTH bound to: 16 - type: integer 
	Parameter din42_WIDTH bound to: 16 - type: integer 
	Parameter din43_WIDTH bound to: 16 - type: integer 
	Parameter din44_WIDTH bound to: 16 - type: integer 
	Parameter din45_WIDTH bound to: 16 - type: integer 
	Parameter din46_WIDTH bound to: 16 - type: integer 
	Parameter din47_WIDTH bound to: 16 - type: integer 
	Parameter din48_WIDTH bound to: 16 - type: integer 
	Parameter din49_WIDTH bound to: 16 - type: integer 
	Parameter din50_WIDTH bound to: 16 - type: integer 
	Parameter din51_WIDTH bound to: 16 - type: integer 
	Parameter din52_WIDTH bound to: 16 - type: integer 
	Parameter din53_WIDTH bound to: 16 - type: integer 
	Parameter din54_WIDTH bound to: 16 - type: integer 
	Parameter din55_WIDTH bound to: 16 - type: integer 
	Parameter din56_WIDTH bound to: 16 - type: integer 
	Parameter din57_WIDTH bound to: 16 - type: integer 
	Parameter din58_WIDTH bound to: 16 - type: integer 
	Parameter din59_WIDTH bound to: 16 - type: integer 
	Parameter din60_WIDTH bound to: 16 - type: integer 
	Parameter din61_WIDTH bound to: 16 - type: integer 
	Parameter din62_WIDTH bound to: 16 - type: integer 
	Parameter din63_WIDTH bound to: 16 - type: integer 
	Parameter din64_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'network_mux_646_16_1_1' (75#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mux_646_16_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'network_mac_muladd_4ns_7ns_7s_10_1_1' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mac_muladd_4ns_7ns_7s_10_1_1.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter din2_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_mac_muladd_4ns_7ns_7s_10_1_1_DSP48_7' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mac_muladd_4ns_7ns_7s_10_1_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'network_mac_muladd_4ns_7ns_7s_10_1_1_DSP48_7' (76#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mac_muladd_4ns_7ns_7s_10_1_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'network_mac_muladd_4ns_7ns_7s_10_1_1' (77#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mac_muladd_4ns_7ns_7s_10_1_1.v:30]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_2.v:794]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_2.v:796]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_2.v:798]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_2.v:800]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_2.v:802]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_2.v:804]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_2' (78#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 5'b01000 
	Parameter ap_ST_fsm_state8 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix.v:53]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix.v:143]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_SeparableConv2D_0_b_s' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_SeparableConv2D_0_b_s.v:39]
	Parameter DataWidth bound to: 13 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_SeparableConv2D_0_b_s.v:6]
	Parameter DWIDTH bound to: 13 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_SeparableConv2D_0_b_s.v:18]
INFO: [Synth 8-3876] $readmem data file './pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_SeparableConv2D_0_b_s.v:21]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom' (79#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_SeparableConv2D_0_b_s.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_SeparableConv2D_0_b_s' (80#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_SeparableConv2D_0_b_s.v:39]
INFO: [Synth 8-6157] synthesizing module 'network_mux_164_16_1_1' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mux_164_16_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'network_mux_164_16_1_1' (81#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mux_164_16_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_11ns_5ns_14_1_1' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mul_mul_11ns_5ns_14_1_1.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_11ns_5ns_14_1_1_DSP48_1' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mul_mul_11ns_5ns_14_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_11ns_5ns_14_1_1_DSP48_1' (82#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mul_mul_11ns_5ns_14_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_11ns_5ns_14_1_1' (83#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mul_mul_11ns_5ns_14_1_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix' (84#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix.v:10]
INFO: [Synth 8-6157] synthesizing module 'up_sampling2d_fix16' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/up_sampling2d_fix16.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/up_sampling2d_fix16.v:62]
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_10ns_5ns_15_1_1' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mul_mul_10ns_5ns_15_1_1.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_10ns_5ns_15_1_1_DSP48_8' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mul_mul_10ns_5ns_15_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_10ns_5ns_15_1_1_DSP48_8' (85#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mul_mul_10ns_5ns_15_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_10ns_5ns_15_1_1' (86#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mul_mul_10ns_5ns_15_1_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'network_mac_muladd_8ns_5ns_4ns_12_1_1' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mac_muladd_8ns_5ns_4ns_12_1_1.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_mac_muladd_8ns_5ns_4ns_12_1_1_DSP48_9' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mac_muladd_8ns_5ns_4ns_12_1_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'network_mac_muladd_8ns_5ns_4ns_12_1_1_DSP48_9' (87#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mac_muladd_8ns_5ns_4ns_12_1_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'network_mac_muladd_8ns_5ns_4ns_12_1_1' (88#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mac_muladd_8ns_5ns_4ns_12_1_1.v:30]
INFO: [Synth 8-6157] synthesizing module 'network_mac_muladd_9ns_6ns_5ns_14_1_1' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mac_muladd_9ns_6ns_5ns_14_1_1.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter din2_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_mac_muladd_9ns_6ns_5ns_14_1_1_DSP48_10' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mac_muladd_9ns_6ns_5ns_14_1_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'network_mac_muladd_9ns_6ns_5ns_14_1_1_DSP48_10' (89#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mac_muladd_9ns_6ns_5ns_14_1_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'network_mac_muladd_9ns_6ns_5ns_14_1_1' (90#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network_mac_muladd_9ns_6ns_5ns_14_1_1.v:30]
INFO: [Synth 8-6155] done synthesizing module 'up_sampling2d_fix16' (91#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/up_sampling2d_fix16.v:10]
INFO: [Synth 8-6155] done synthesizing module 'network' (92#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/network.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (93#1) [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:58]
WARNING: [Synth 8-3331] design up_sampling2d_fix16 has unconnected port output_depth[5]
WARNING: [Synth 8-3331] design pointwise_conv2d_fix_SeparableConv2D_0_b_s has unconnected port reset
WARNING: [Synth 8-3331] design pointwise_conv2d_fix_2_SeparableConv2D_2_b_s has unconnected port reset
WARNING: [Synth 8-3331] design pointwise_conv2d_fix_3_SeparableConv2D_3_b_s has unconnected port reset
WARNING: [Synth 8-3331] design pointwise_conv2d_fix_1_SeparableConv2D_1_b_s has unconnected port reset
WARNING: [Synth 8-3331] design max_pooling2d_fix16 has unconnected port output_depth[5]
WARNING: [Synth 8-3331] design padding2d_fix16 has unconnected port input_depth[6]
WARNING: [Synth 8-3331] design padding2d_fix16 has unconnected port input_depth[5]
WARNING: [Synth 8-3331] design network_sig_buffer_user_V has unconnected port reset
WARNING: [Synth 8-3331] design network_sig_buffer_keep_V has unconnected port reset
WARNING: [Synth 8-3331] design network_MemBank_Out has unconnected port reset
WARNING: [Synth 8-3331] design network_MemBank_B has unconnected port reset
WARNING: [Synth 8-3331] design network_MemBank_A has unconnected port reset
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[29]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[28]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[27]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[26]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[25]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[24]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[23]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[22]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[21]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[20]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[19]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[18]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[17]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[16]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[15]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[14]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[13]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[12]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[11]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[10]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[9]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[8]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[6]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[5]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[4]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[3]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[2]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WSTRB[3]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WSTRB[2]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WSTRB[1]
WARNING: [Synth 8-3331] design network_SeparableConv2D_4_w_s has unconnected port reset
WARNING: [Synth 8-3331] design network_SeparableConv2D_4_w_1 has unconnected port reset
WARNING: [Synth 8-3331] design network_SeparableConv2D_4_w_2 has unconnected port reset
WARNING: [Synth 8-3331] design network_SeparableConv2D_1_b_1 has unconnected port reset
WARNING: [Synth 8-3331] design network_SeparableConv2D_3_w_s has unconnected port reset
WARNING: [Synth 8-3331] design network_SeparableConv2D_3_w_1 has unconnected port reset
WARNING: [Synth 8-3331] design network_SeparableConv2D_3_w_2 has unconnected port reset
WARNING: [Synth 8-3331] design network_SeparableConv2D_2_b_1 has unconnected port reset
WARNING: [Synth 8-3331] design network_SeparableConv2D_2_w_s has unconnected port reset
WARNING: [Synth 8-3331] design network_SeparableConv2D_2_w_1 has unconnected port reset
WARNING: [Synth 8-3331] design network_SeparableConv2D_2_w_2 has unconnected port reset
WARNING: [Synth 8-3331] design network_SeparableConv2D_1_w_s has unconnected port reset
WARNING: [Synth 8-3331] design network_SeparableConv2D_1_w_1 has unconnected port reset
WARNING: [Synth 8-3331] design network_SeparableConv2D_1_w_2 has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1891.547 ; gain = 247.402 ; free physical = 1138 ; free virtual = 7040
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1909.359 ; gain = 265.215 ; free physical = 1147 ; free virtual = 7050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1909.359 ; gain = 265.215 ; free physical = 1147 ; free virtual = 7050
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/network_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/network_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2057.031 ; gain = 0.000 ; free physical = 992 ; free virtual = 6894
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2065.938 ; gain = 8.906 ; free physical = 989 ; free virtual = 6891
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2065.938 ; gain = 421.793 ; free physical = 1124 ; free virtual = 7027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2065.938 ; gain = 421.793 ; free physical = 1124 ; free virtual = 7026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2065.938 ; gain = 421.793 ; free physical = 1126 ; free virtual = 7029
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'network_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'network_AXILiteS_s_axi'
INFO: [Synth 8-4471] merging register 'zext_ln41_1_reg_1063_reg[8:5]' into 'tmp_4_reg_1053_reg[3:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_2.v:1361]
INFO: [Synth 8-4471] merging register 'zext_ln41_1_reg_1063_pp0_iter1_reg_reg[8:5]' into 'tmp_4_reg_1053_reg[3:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_2.v:1207]
INFO: [Synth 8-4471] merging register 'zext_ln35_3_cast_reg_1068_reg[8:5]' into 'tmp_4_reg_1053_reg[3:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_2.v:1363]
INFO: [Synth 8-4471] merging register 'zext_ln35_3_cast_reg_1068_pp0_iter1_reg_reg[8:5]' into 'tmp_4_reg_1053_reg[3:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_2.v:1293]
INFO: [Synth 8-4471] merging register 'zext_ln41_2_reg_1095_reg[8:5]' into 'tmp_4_reg_1053_reg[3:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_2.v:1203]
INFO: [Synth 8-4471] merging register 'zext_ln35_3_cast_mid_reg_1118_reg[8:5]' into 'tmp_4_reg_1053_reg[3:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_2.v:1366]
INFO: [Synth 8-4471] merging register 'zext_ln35_3_cast_mid_reg_1118_pp0_iter1_reg_reg[8:5]' into 'tmp_4_reg_1053_reg[3:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_2.v:1295]
INFO: [Synth 8-4471] merging register 'zext_ln35_1_reg_1180_pp0_iter1_reg_reg[13:5]' into 'zext_ln35_1_reg_1180_reg[13:5]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_2.v:1159]
INFO: [Synth 8-4471] merging register 'zext_ln35_3_reg_1197_reg[13:5]' into 'zext_ln35_1_reg_1180_reg[13:5]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_2.v:1051]
INFO: [Synth 8-4471] merging register 'zext_ln35_5_reg_1232_reg[13:5]' into 'zext_ln35_1_reg_1180_reg[13:5]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_2.v:1041]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_2.v:901]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_2.v:899]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_2.v:897]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_2.v:915]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_2.v:913]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_2.v:911]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln41_2_reg_1061_reg[6:4]' into 'tmp_6_reg_1051_reg[2:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_1.v:1190]
INFO: [Synth 8-4471] merging register 'zext_ln35_3_cast_reg_1066_reg[6:4]' into 'tmp_6_reg_1051_reg[2:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_1.v:1274]
INFO: [Synth 8-4471] merging register 'zext_ln41_4_reg_1093_reg[6:4]' into 'tmp_6_reg_1051_reg[2:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_1.v:1186]
INFO: [Synth 8-4471] merging register 'zext_ln35_3_cast_mid_reg_1116_reg[6:4]' into 'tmp_6_reg_1051_reg[2:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_1.v:1276]
INFO: [Synth 8-4471] merging register 'zext_ln35_13_reg_1145_pp0_iter1_reg_reg[10:4]' into 'zext_ln35_13_reg_1145_reg[10:4]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_1.v:1142]
INFO: [Synth 8-4471] merging register 'zext_ln35_15_reg_1186_reg[10:4]' into 'zext_ln35_13_reg_1145_reg[10:4]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_1.v:1034]
INFO: [Synth 8-4471] merging register 'zext_ln35_17_reg_1237_reg[10:4]' into 'zext_ln35_13_reg_1145_reg[10:4]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_1.v:1036]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'tmp5_1_0_reg_1160_reg[0:0]' into 'tmp5_0_0_reg_1155_reg[0:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix.v:1109]
INFO: [Synth 8-4471] merging register 'tmp5_2_0_reg_1165_reg[0:0]' into 'tmp5_0_0_reg_1155_reg[0:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix.v:1111]
INFO: [Synth 8-4471] merging register 'tmp5_0_0_mid2_reg_1245_reg[0:0]' into 'tmp5_0_0_reg_1155_reg[0:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix.v:905]
INFO: [Synth 8-4471] merging register 'tmp5_1_0_mid2_reg_1250_reg[0:0]' into 'tmp5_0_0_reg_1155_reg[0:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix.v:907]
INFO: [Synth 8-4471] merging register 'tmp5_2_0_mid2_reg_1257_reg[0:0]' into 'tmp5_0_0_reg_1155_reg[0:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix.v:897]
INFO: [Synth 8-4471] merging register 'zext_ln35_14_reg_1280_reg[10:5]' into 'zext_ln35_12_reg_1264_reg[10:5]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix.v:909]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix.v:1169]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'p_cast5_reg_775_reg[15:5]' into 'p_cast9_reg_765_reg[15:5]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/padding2d_fix16.v:687]
INFO: [Synth 8-4471] merging register 'zext_ln13_6_reg_780_reg[13:10]' into 'zext_ln13_5_reg_755_reg[15:12]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/padding2d_fix16.v:677]
INFO: [Synth 8-4471] merging register 'zext_ln13_10_reg_812_reg[13:10]' into 'zext_ln13_5_reg_755_reg[15:12]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/padding2d_fix16.v:653]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'select_ln29_1_reg_743_reg[1:0]' into 'sub_ln29_1_reg_738_reg[1:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_4.v:624]
INFO: [Synth 8-4471] merging register 'select_ln29_1_reg_743_pp0_iter2_reg_reg[1:0]' into 'sub_ln29_1_reg_738_reg[1:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_4.v:795]
INFO: [Synth 8-4471] merging register 'select_ln29_1_reg_743_pp0_iter3_reg_reg[1:0]' into 'sub_ln29_1_reg_738_reg[1:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_4.v:628]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'select_ln29_10_reg_1170_pp0_iter1_reg_reg[0:0]' into 'select_ln29_10_reg_1170_reg[0:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_1.v:1011]
INFO: [Synth 8-4471] merging register 'select_ln29_10_reg_1170_pp0_iter2_reg_reg[0:0]' into 'select_ln29_10_reg_1170_reg[0:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_1.v:946]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'select_ln29_4_reg_1170_pp0_iter1_reg_reg[0:0]' into 'select_ln29_4_reg_1170_reg[0:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_3.v:1011]
INFO: [Synth 8-4471] merging register 'select_ln29_4_reg_1170_pp0_iter2_reg_reg[0:0]' into 'select_ln29_4_reg_1170_reg[0:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix_3.v:946]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'sext_ln29_11_reg_631_reg[1:0]' into 'select_ln29_12_reg_610_reg[1:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix.v:529]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln29_11_reg_631_reg' and it is trimmed from '13' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/pointwise_conv2d_fix.v:387]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'network_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'network_AXILiteS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2065.938 ; gain = 421.793 ; free physical = 1098 ; free virtual = 7002
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/grp_depthwise_conv2d_fix_2_fu_449/network_mul_mul_16s_16s_30_1_1_U49' (network_mul_mul_16s_16s_30_1_1) to 'inst/grp_depthwise_conv2d_fix_2_fu_449/network_mul_mul_16s_16s_30_1_1_U54'
INFO: [Synth 8-223] decloning instance 'inst/grp_depthwise_conv2d_fix_1_fu_479/network_mul_mul_16s_16s_30_1_1_U83' (network_mul_mul_16s_16s_30_1_1) to 'inst/grp_depthwise_conv2d_fix_1_fu_479/network_mul_mul_16s_16s_30_1_1_U88'
INFO: [Synth 8-223] decloning instance 'inst/grp_depthwise_conv2d_fix_fu_509/network_mul_mul_16s_16s_30_1_1_U14' (network_mul_mul_16s_16s_30_1_1) to 'inst/grp_depthwise_conv2d_fix_fu_509/network_mul_mul_16s_16s_30_1_1_U18'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 2     
	   2 Input     22 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 5     
	   3 Input     16 Bit       Adders := 6     
	   5 Input     16 Bit       Adders := 3     
	   2 Input     14 Bit       Adders := 12    
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 14    
	   3 Input     11 Bit       Adders := 9     
	   4 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 12    
	   3 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 13    
	   3 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 9     
	   3 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 34    
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 16    
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 4     
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 19    
+---Registers : 
	               45 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               30 Bit    Registers := 3     
	               23 Bit    Registers := 1     
	               22 Bit    Registers := 2     
	               18 Bit    Registers := 6     
	               16 Bit    Registers := 85    
	               15 Bit    Registers := 8     
	               14 Bit    Registers := 33    
	               13 Bit    Registers := 6     
	               12 Bit    Registers := 8     
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 24    
	                9 Bit    Registers := 21    
	                8 Bit    Registers := 15    
	                7 Bit    Registers := 28    
	                6 Bit    Registers := 17    
	                5 Bit    Registers := 93    
	                4 Bit    Registers := 66    
	                3 Bit    Registers := 12    
	                2 Bit    Registers := 32    
	                1 Bit    Registers := 218   
+---RAMs : 
	             225K Bit         RAMs := 2     
	              12K Bit         RAMs := 1     
	               1K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     45 Bit        Muxes := 1     
	   3 Input     44 Bit        Muxes := 1     
	   3 Input     42 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 4     
	   2 Input     22 Bit        Muxes := 4     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 393   
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 37    
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 19    
	   3 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 11    
	   3 Input     10 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 21    
	   2 Input      8 Bit        Muxes := 9     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 5     
	   8 Input      7 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 11    
	   3 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 34    
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 23    
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 8     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 51    
	   4 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 126   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module network_SeparableConv2D_1_b_1_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module network_SeparableConv2D_1_w_2_rom 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module network_SeparableConv2D_1_w_1_rom 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module network_SeparableConv2D_1_w_s_rom 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module network_SeparableConv2D_2_b_1_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module network_SeparableConv2D_2_w_2_rom 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module network_SeparableConv2D_2_w_1_rom 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module network_SeparableConv2D_2_w_s_rom 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module network_SeparableConv2D_3_w_2_rom 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module network_SeparableConv2D_3_w_1_rom 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module network_SeparableConv2D_3_w_s_rom 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module network_SeparableConv2D_4_w_2_rom 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module network_SeparableConv2D_4_w_1_rom 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module network_SeparableConv2D_4_w_s_rom 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module network_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module network_MemBank_A_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             225K Bit         RAMs := 1     
Module network_MemBank_B_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	             225K Bit         RAMs := 1     
Module network_MemBank_Out_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              12K Bit         RAMs := 1     
Module network_sig_buffer_keep_V_ram 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module network_sig_buffer_user_V_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module network_mux_32_16_1_1_x 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module depthwise_conv2d_fix_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 2     
	   5 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 21    
	               14 Bit    Registers := 3     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 3     
	                7 Bit    Registers := 8     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 22    
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 12    
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 6     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module depthwise_conv2d_fix_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 2     
	   5 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 21    
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 11    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 20    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module network_mux_32_16_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module depthwise_conv2d_fix 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 1     
	   5 Input     16 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 6     
	   4 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 5     
	   3 Input     10 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 9     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               30 Bit    Registers := 1     
	               18 Bit    Registers := 3     
	               16 Bit    Registers := 15    
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 10    
	                9 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 10    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 3     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 6     
	   2 Input     10 Bit        Muxes := 7     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module padding2d_fix16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 6     
	   3 Input     10 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 7     
	   4 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               14 Bit    Registers := 10    
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 3     
	                5 Bit    Registers := 15    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 11    
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module max_pooling2d_fix16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 8     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 7     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 13    
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     14 Bit        Muxes := 8     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module network_mux_164_16_1_1_x 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 15    
Module pointwise_conv2d_fix_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 4     
	                5 Bit    Registers := 9     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 5     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module network_mux_1287_16_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 127   
Module pointwise_conv2d_fix_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 3     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module network_mux_1287_16_1_1_x 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 127   
Module pointwise_conv2d_fix_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 13    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     22 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module network_mux_646_16_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 63    
Module pointwise_conv2d_fix_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 7     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     22 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 4     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module network_mux_164_16_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 15    
Module pointwise_conv2d_fix 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 3     
	   3 Input     11 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module up_sampling2d_fix16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
+---Registers : 
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 11    
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 6     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module network 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               45 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               10 Bit    Registers := 3     
	                2 Bit    Registers := 22    
	                1 Bit    Registers := 63    
+---Muxes : 
	   2 Input     45 Bit        Muxes := 1     
	   3 Input     44 Bit        Muxes := 1     
	   3 Input     42 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 15    
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 40    
	   4 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 41    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "data211" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data211" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'zext_ln35_reg_1019_reg[6:0]' into 'zext_ln35_reg_1019_reg[6:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_2.v:718]
INFO: [Synth 8-4471] merging register 'zext_ln35_reg_1019_reg[6:0]' into 'zext_ln35_reg_1019_reg[6:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_2.v:718]
INFO: [Synth 8-4471] merging register 'zext_ln41_1_reg_1063_reg[4:0]' into 'zext_ln41_1_reg_1063_reg[4:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_2.v:733]
INFO: [Synth 8-4471] merging register 'tmp5_0_0_mid2_v_v_reg_1123_reg[8:0]' into 'tmp5_0_0_mid2_v_v_reg_1123_reg[8:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_2.v:665]
INFO: [Synth 8-4471] merging register 'zext_ln41_reg_1032_reg[5:0]' into 'zext_ln41_reg_1032_reg[5:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_2.v:720]
INFO: [Synth 8-4471] merging register 'zext_ln41_reg_1032_reg[5:0]' into 'zext_ln41_reg_1032_reg[5:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_2.v:720]
INFO: [Synth 8-4471] merging register 'zext_ln41_1_reg_1063_pp0_iter1_reg_reg[4:0]' into 'zext_ln41_1_reg_1063_pp0_iter1_reg_reg[4:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_2.v:734]
INFO: [Synth 8-4471] merging register 'zext_ln35_1_cast14_reg_1025_reg[6:0]' into 'zext_ln35_1_cast14_reg_1025_reg[6:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_2.v:717]
INFO: [Synth 8-4471] merging register 'zext_ln35_1_cast14_reg_1025_reg[6:0]' into 'zext_ln35_1_cast14_reg_1025_reg[6:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_2.v:717]
INFO: [Synth 8-4471] merging register 'zext_ln35_1_cast14_reg_1025_reg[6:0]' into 'zext_ln35_1_cast14_reg_1025_reg[6:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_2.v:717]
INFO: [Synth 8-4471] merging register 'tmp5_2_0_mid2_reg_1173_reg[13:0]' into 'tmp5_2_0_mid2_reg_1173_reg[13:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_2.v:780]
DSP Report: Generating DSP tmp5_0_0_mid2_reg_1135_reg, operation Mode is: (A2*B2)'.
DSP Report: register zext_ln35_1_cast14_reg_1025_reg is absorbed into DSP tmp5_0_0_mid2_reg_1135_reg.
DSP Report: register tmp5_0_0_mid2_v_v_reg_1123_reg is absorbed into DSP tmp5_0_0_mid2_reg_1135_reg.
DSP Report: register tmp5_0_0_mid2_reg_1135_reg is absorbed into DSP tmp5_0_0_mid2_reg_1135_reg.
DSP Report: operator tmp5_0_0_mid2_fu_504_p2 is absorbed into DSP tmp5_0_0_mid2_reg_1135_reg.
DSP Report: Generating DSP tmp5_1_0_mid2_reg_1142_reg, operation Mode is: (A*B2)'.
DSP Report: register zext_ln35_1_cast14_reg_1025_reg is absorbed into DSP tmp5_1_0_mid2_reg_1142_reg.
DSP Report: register tmp5_1_0_mid2_reg_1142_reg is absorbed into DSP tmp5_1_0_mid2_reg_1142_reg.
DSP Report: operator tmp5_1_0_mid2_fu_518_p2 is absorbed into DSP tmp5_1_0_mid2_reg_1142_reg.
DSP Report: Generating DSP tmp5_2_0_mid2_reg_1173_reg, operation Mode is: (A*B2)'.
DSP Report: register zext_ln35_1_cast14_reg_1025_reg is absorbed into DSP tmp5_2_0_mid2_reg_1173_reg.
DSP Report: register tmp5_2_0_mid2_reg_1173_reg is absorbed into DSP tmp5_2_0_mid2_reg_1173_reg.
DSP Report: operator tmp5_2_0_mid2_fu_532_p2 is absorbed into DSP tmp5_2_0_mid2_reg_1173_reg.
DSP Report: Generating DSP add_ln35_10_reg_1339_reg, operation Mode is: (C+(A*B2)')'.
DSP Report: register zext_ln35_1_cast14_reg_1025_reg is absorbed into DSP add_ln35_10_reg_1339_reg.
DSP Report: register add_ln35_10_reg_1339_reg is absorbed into DSP add_ln35_10_reg_1339_reg.
DSP Report: register tmp5_2_0_mid2_reg_1173_reg is absorbed into DSP add_ln35_10_reg_1339_reg.
DSP Report: operator add_ln35_10_fu_784_p2 is absorbed into DSP add_ln35_10_reg_1339_reg.
DSP Report: operator tmp5_2_0_mid2_fu_532_p2 is absorbed into DSP add_ln35_10_reg_1339_reg.
DSP Report: Generating DSP add_ln41_reg_1389_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register add_ln41_reg_1389_reg is absorbed into DSP add_ln41_reg_1389_reg.
DSP Report: register add_ln41_reg_1389_reg is absorbed into DSP add_ln41_reg_1389_reg.
DSP Report: register add_ln41_reg_1389_reg is absorbed into DSP add_ln41_reg_1389_reg.
DSP Report: register add_ln41_reg_1389_reg is absorbed into DSP add_ln41_reg_1389_reg.
DSP Report: operator network_mac_muladd_6ns_9ns_5ns_14_1_1_U53/network_mac_muladd_6ns_9ns_5ns_14_1_1_DSP48_4_U/p is absorbed into DSP add_ln41_reg_1389_reg.
DSP Report: operator network_mac_muladd_6ns_9ns_5ns_14_1_1_U53/network_mac_muladd_6ns_9ns_5ns_14_1_1_DSP48_4_U/m is absorbed into DSP add_ln41_reg_1389_reg.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U45/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A2*B.
DSP Report: register reg_311_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U45/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U45/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U45/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U48/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A2*B2.
DSP Report: register tmp_3_reg_1284_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U48/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register reg_316_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U48/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U48/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U48/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U46/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A2*B.
DSP Report: register reg_316_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U46/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U46/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U46/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U47/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A2*B2.
DSP Report: register tmp_2_reg_1279_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U47/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register reg_311_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U47/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U47/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U47/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U50/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A2*B2.
DSP Report: register sext_ln35_3_reg_1269_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U50/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register reg_316_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U50/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U50/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U50/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U49/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A2*B2.
DSP Report: register sext_ln35_1_reg_1258_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U49/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register reg_311_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U49/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U49/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U49/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U51/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A2*B''.
DSP Report: register tmp_2_reg_1279_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U51/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register sext_ln35_5_reg_1309_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U51/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register reg_311_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U51/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U51/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U51/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U52/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A2*B''.
DSP Report: register tmp_3_reg_1284_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U52/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register sext_ln35_7_reg_1319_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U52/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register reg_316_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U52/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U52/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U52/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
INFO: [Synth 8-4471] merging register 'zext_ln35_reg_1017_reg[5:0]' into 'zext_ln35_reg_1017_reg[5:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_1.v:703]
INFO: [Synth 8-4471] merging register 'zext_ln35_reg_1017_reg[5:0]' into 'zext_ln35_reg_1017_reg[5:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_1.v:703]
INFO: [Synth 8-4471] merging register 'zext_ln35_1_cast14_reg_1023_reg[5:0]' into 'zext_ln35_1_cast14_reg_1023_reg[5:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_1.v:702]
INFO: [Synth 8-4471] merging register 'zext_ln35_1_cast14_reg_1023_reg[5:0]' into 'zext_ln35_1_cast14_reg_1023_reg[5:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_1.v:702]
INFO: [Synth 8-4471] merging register 'zext_ln35_1_cast14_reg_1023_reg[5:0]' into 'zext_ln35_1_cast14_reg_1023_reg[5:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_1.v:702]
INFO: [Synth 8-4471] merging register 'zext_ln35_1_cast14_reg_1023_reg[5:0]' into 'zext_ln35_1_cast14_reg_1023_reg[5:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_1.v:702]
INFO: [Synth 8-4471] merging register 'tmp5_0_0_mid2_v_v_reg_1121_reg[6:0]' into 'tmp5_0_0_mid2_v_v_reg_1121_reg[6:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_1.v:643]
INFO: [Synth 8-4471] merging register 'zext_ln35_1_cast14_reg_1023_reg[5:0]' into 'zext_ln35_1_cast14_reg_1023_reg[5:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_1.v:702]
INFO: [Synth 8-4471] merging register 'zext_ln35_1_cast14_reg_1023_reg[5:0]' into 'zext_ln35_1_cast14_reg_1023_reg[5:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_1.v:702]
INFO: [Synth 8-4471] merging register 'zext_ln35_1_cast14_reg_1023_reg[5:0]' into 'zext_ln35_1_cast14_reg_1023_reg[5:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_1.v:702]
INFO: [Synth 8-4471] merging register 'zext_ln41_2_reg_1061_reg[3:0]' into 'zext_ln41_2_reg_1061_reg[3:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_1.v:714]
INFO: [Synth 8-4471] merging register 'tmp5_0_0_mid2_v_v_reg_1121_reg[6:0]' into 'tmp5_0_0_mid2_v_v_reg_1121_reg[6:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_1.v:643]
INFO: [Synth 8-4471] merging register 'zext_ln35_1_cast14_reg_1023_reg[5:0]' into 'zext_ln35_1_cast14_reg_1023_reg[5:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_1.v:702]
INFO: [Synth 8-4471] merging register 'tmp5_0_0_mid2_v_v_reg_1121_reg[6:0]' into 'tmp5_0_0_mid2_v_v_reg_1121_reg[6:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_1.v:643]
INFO: [Synth 8-4471] merging register 'zext_ln41_reg_1030_reg[4:0]' into 'zext_ln41_reg_1030_reg[4:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_1.v:705]
INFO: [Synth 8-4471] merging register 'zext_ln41_reg_1030_reg[4:0]' into 'zext_ln41_reg_1030_reg[4:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_1.v:705]
INFO: [Synth 8-4471] merging register 'out_w_0_mid2_reg_1109_reg[3:0]' into 'out_w_0_mid2_reg_1109_reg[3:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_1.v:640]
INFO: [Synth 8-4471] merging register 'tmp5_1_0_mid2_reg_1138_reg[10:0]' into 'tmp5_1_0_mid2_reg_1138_reg[10:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_1.v:724]
INFO: [Synth 8-4471] merging register 'tmp5_1_0_mid2_reg_1138_reg[10:0]' into 'tmp5_1_0_mid2_reg_1138_reg[10:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_1.v:724]
INFO: [Synth 8-4471] merging register 'tmp5_2_0_mid2_reg_1230_reg[10:0]' into 'tmp5_2_0_mid2_reg_1230_reg[10:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_1.v:652]
INFO: [Synth 8-4471] merging register 'tmp5_2_0_mid2_reg_1230_reg[10:0]' into 'tmp5_2_0_mid2_reg_1230_reg[10:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/depthwise_conv2d_fix_1.v:652]
DSP Report: Generating DSP add_ln41_reg_1389_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register add_ln41_reg_1389_reg is absorbed into DSP add_ln41_reg_1389_reg.
DSP Report: register add_ln41_reg_1389_reg is absorbed into DSP add_ln41_reg_1389_reg.
DSP Report: register add_ln41_reg_1389_reg is absorbed into DSP add_ln41_reg_1389_reg.
DSP Report: register add_ln41_reg_1389_reg is absorbed into DSP add_ln41_reg_1389_reg.
DSP Report: operator network_mac_muladd_5ns_7ns_4ns_11_1_1_U87/network_mac_muladd_5ns_7ns_4ns_11_1_1_DSP48_6_U/p is absorbed into DSP add_ln41_reg_1389_reg.
DSP Report: operator network_mac_muladd_5ns_7ns_4ns_11_1_1_U87/network_mac_muladd_5ns_7ns_4ns_11_1_1_DSP48_6_U/m is absorbed into DSP add_ln41_reg_1389_reg.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U79/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A2*B.
DSP Report: register reg_311_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U79/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U79/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U79/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U82/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A2*B2.
DSP Report: register tmp_5_reg_1284_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U82/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register reg_316_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U82/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U82/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U82/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U80/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A2*B.
DSP Report: register reg_316_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U80/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U80/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U80/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U81/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A2*B2.
DSP Report: register tmp_4_reg_1279_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U81/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register reg_311_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U81/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U81/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U81/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U84/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A2*B2.
DSP Report: register sext_ln35_15_reg_1269_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U84/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register reg_316_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U84/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U84/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U84/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U83/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A2*B2.
DSP Report: register sext_ln35_13_reg_1258_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U83/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register reg_311_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U83/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U83/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U83/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U85/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A2*B''.
DSP Report: register tmp_4_reg_1279_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U85/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register sext_ln35_17_reg_1304_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U85/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register reg_311_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U85/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U85/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U85/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U86/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A2*B''.
DSP Report: register tmp_5_reg_1284_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U86/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register sext_ln35_19_reg_1314_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U86/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register reg_316_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U86/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U86/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U86/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U17/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A2*B2.
DSP Report: register reg_238_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U17/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register sext_ln35_12_reg_1366_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U17/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U17/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U17/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U14/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A2*B2.
DSP Report: register reg_233_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U14/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register sext_ln35_3_reg_1320_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U14/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U14/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U14/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U16/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A2*B2.
DSP Report: register reg_233_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U16/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register sext_ln35_9_reg_1356_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U16/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U16/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U16/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U15/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A2*B2.
DSP Report: register reg_238_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U15/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register sext_ln35_6_reg_1331_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U15/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U15/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U15/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U12/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A*B2.
DSP Report: register reg_233_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U12/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U12/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U12/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U13/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A*B2.
DSP Report: register reg_238_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U13/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U13/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U13/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U10/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A*B2.
DSP Report: register reg_233_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U10/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U10/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U10/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U11/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A*B2.
DSP Report: register reg_238_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U11/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U11/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U11/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p.
INFO: [Synth 8-5544] ROM "data41" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'zext_ln28_reg_684_reg[6:0]' into 'zext_ln28_reg_684_reg[6:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/max_pooling2d_fix16.v:445]
INFO: [Synth 8-4471] merging register 'zext_ln28_reg_684_reg[6:0]' into 'zext_ln28_reg_684_reg[6:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/max_pooling2d_fix16.v:445]
INFO: [Synth 8-4471] merging register 'select_ln28_1_reg_764_reg[8:0]' into 'select_ln28_1_reg_764_reg[8:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/max_pooling2d_fix16.v:477]
INFO: [Synth 8-4471] merging register 'select_ln28_1_reg_764_reg[8:0]' into 'select_ln28_1_reg_764_reg[8:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/max_pooling2d_fix16.v:477]
INFO: [Synth 8-4471] merging register 'zext_ln34_reg_696_reg[5:0]' into 'zext_ln34_reg_696_reg[5:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/max_pooling2d_fix16.v:447]
INFO: [Synth 8-4471] merging register 'zext_ln34_reg_696_reg[5:0]' into 'zext_ln34_reg_696_reg[5:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/max_pooling2d_fix16.v:447]
INFO: [Synth 8-4471] merging register 'zext_ln28_1_cast4_reg_690_reg[6:0]' into 'zext_ln28_1_cast4_reg_690_reg[6:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/max_pooling2d_fix16.v:444]
INFO: [Synth 8-4471] merging register 'zext_ln28_1_cast4_reg_690_reg[6:0]' into 'zext_ln28_1_cast4_reg_690_reg[6:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/max_pooling2d_fix16.v:444]
INFO: [Synth 8-4471] merging register 'zext_ln28_1_cast4_reg_690_reg[6:0]' into 'zext_ln28_1_cast4_reg_690_reg[6:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/max_pooling2d_fix16.v:444]
INFO: [Synth 8-4471] merging register 'mul_ln28_2_reg_770_reg[13:0]' into 'mul_ln28_2_reg_770_reg[13:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/max_pooling2d_fix16.v:485]
INFO: [Synth 8-4471] merging register 'mul_ln28_3_reg_776_reg[13:0]' into 'mul_ln28_3_reg_776_reg[13:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/max_pooling2d_fix16.v:486]
INFO: [Synth 8-4471] merging register 'out_d_0_reg_187_pp0_iter2_reg_reg[4:0]' into 'out_d_0_reg_187_pp0_iter2_reg_reg[4:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/max_pooling2d_fix16.v:460]
DSP Report: Generating DSP mul_ln9_1_reg_717_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln9_1_reg_717_reg is absorbed into DSP mul_ln9_1_reg_717_reg.
DSP Report: operator mul_ln9_1_fu_301_p2 is absorbed into DSP mul_ln9_1_reg_717_reg.
DSP Report: Generating DSP add_ln28_1_fu_499_p2, operation Mode is: C+(A2*B2)'.
DSP Report: register zext_ln28_1_cast4_reg_690_reg is absorbed into DSP add_ln28_1_fu_499_p2.
DSP Report: register select_ln28_1_reg_764_reg is absorbed into DSP add_ln28_1_fu_499_p2.
DSP Report: register mul_ln28_2_reg_770_reg is absorbed into DSP add_ln28_1_fu_499_p2.
DSP Report: operator add_ln28_1_fu_499_p2 is absorbed into DSP add_ln28_1_fu_499_p2.
DSP Report: operator mul_ln28_2_fu_436_p2 is absorbed into DSP add_ln28_1_fu_499_p2.
DSP Report: Generating DSP add_ln28_fu_479_p2, operation Mode is: C+(A2*B2)'.
DSP Report: register zext_ln28_1_cast4_reg_690_reg is absorbed into DSP add_ln28_fu_479_p2.
DSP Report: register select_ln28_1_reg_764_reg is absorbed into DSP add_ln28_fu_479_p2.
DSP Report: register mul_ln28_2_reg_770_reg is absorbed into DSP add_ln28_fu_479_p2.
DSP Report: operator add_ln28_fu_479_p2 is absorbed into DSP add_ln28_fu_479_p2.
DSP Report: operator mul_ln28_2_fu_436_p2 is absorbed into DSP add_ln28_fu_479_p2.
DSP Report: Generating DSP add_ln28_3_reg_814_reg, operation Mode is: (C+(A*B2)')'.
DSP Report: register zext_ln28_1_cast4_reg_690_reg is absorbed into DSP add_ln28_3_reg_814_reg.
DSP Report: register add_ln28_3_reg_814_reg is absorbed into DSP add_ln28_3_reg_814_reg.
DSP Report: register mul_ln28_3_reg_776_reg is absorbed into DSP add_ln28_3_reg_814_reg.
DSP Report: operator add_ln28_3_fu_514_p2 is absorbed into DSP add_ln28_3_reg_814_reg.
DSP Report: operator mul_ln28_3_fu_450_p2 is absorbed into DSP add_ln28_3_reg_814_reg.
DSP Report: Generating DSP add_ln28_2_reg_808_reg, operation Mode is: (C+(A*B2)')'.
DSP Report: register zext_ln28_1_cast4_reg_690_reg is absorbed into DSP add_ln28_2_reg_808_reg.
DSP Report: register add_ln28_2_reg_808_reg is absorbed into DSP add_ln28_2_reg_808_reg.
DSP Report: register mul_ln28_3_reg_776_reg is absorbed into DSP add_ln28_2_reg_808_reg.
DSP Report: operator add_ln28_2_fu_509_p2 is absorbed into DSP add_ln28_2_reg_808_reg.
DSP Report: operator mul_ln28_3_fu_450_p2 is absorbed into DSP add_ln28_2_reg_808_reg.
DSP Report: Generating DSP add_ln34_reg_882_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register add_ln34_reg_882_reg is absorbed into DSP add_ln34_reg_882_reg.
DSP Report: register add_ln34_reg_882_reg is absorbed into DSP add_ln34_reg_882_reg.
DSP Report: register add_ln34_reg_882_reg is absorbed into DSP add_ln34_reg_882_reg.
DSP Report: register add_ln34_reg_882_reg is absorbed into DSP add_ln34_reg_882_reg.
DSP Report: operator network_mac_muladd_6ns_8ns_4ns_12_1_1_U32/network_mac_muladd_6ns_8ns_4ns_12_1_1_DSP48_3_U/p is absorbed into DSP add_ln34_reg_882_reg.
DSP Report: operator network_mac_muladd_6ns_8ns_4ns_12_1_1_U32/network_mac_muladd_6ns_8ns_4ns_12_1_1_DSP48_3_U/m is absorbed into DSP add_ln34_reg_882_reg.
DSP Report: Generating DSP network_mac_muladd_11ns_5ns_11s_15_1_1_U130/network_mac_muladd_11ns_5ns_11s_15_1_1_DSP48_12_U/p, operation Mode is: C+(A:0x310)*B2.
DSP Report: register network_mac_muladd_11ns_5ns_11s_15_1_1_U130/network_mac_muladd_11ns_5ns_11s_15_1_1_DSP48_12_U/p is absorbed into DSP network_mac_muladd_11ns_5ns_11s_15_1_1_U130/network_mac_muladd_11ns_5ns_11s_15_1_1_DSP48_12_U/p.
DSP Report: operator network_mac_muladd_11ns_5ns_11s_15_1_1_U130/network_mac_muladd_11ns_5ns_11s_15_1_1_DSP48_12_U/p is absorbed into DSP network_mac_muladd_11ns_5ns_11s_15_1_1_U130/network_mac_muladd_11ns_5ns_11s_15_1_1_DSP48_12_U/p.
DSP Report: operator network_mac_muladd_11ns_5ns_11s_15_1_1_U130/network_mac_muladd_11ns_5ns_11s_15_1_1_DSP48_12_U/m is absorbed into DSP network_mac_muladd_11ns_5ns_11s_15_1_1_U130/network_mac_muladd_11ns_5ns_11s_15_1_1_DSP48_12_U/p.
DSP Report: Generating DSP mul_ln29_reg_815_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_4_reg_780_pp0_iter2_reg_reg is absorbed into DSP mul_ln29_reg_815_reg.
DSP Report: register tmp_4_reg_780_pp0_iter3_reg_reg is absorbed into DSP mul_ln29_reg_815_reg.
DSP Report: register input_load_reg_805_reg is absorbed into DSP mul_ln29_reg_815_reg.
DSP Report: register mul_ln29_reg_815_reg is absorbed into DSP mul_ln29_reg_815_reg.
DSP Report: operator network_mul_mul_16s_16s_32_1_1_U131/network_mul_mul_16s_16s_32_1_1_DSP48_2_U/p is absorbed into DSP mul_ln29_reg_815_reg.
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
DSP Report: Generating DSP network_mac_muladd_5ns_9ns_9s_13_1_1_U68/network_mac_muladd_5ns_9ns_9s_13_1_1_DSP48_5_U/p, operation Mode is: C'+(A:0xc4)*B2.
DSP Report: register network_mac_muladd_5ns_9ns_9s_13_1_1_U68/network_mac_muladd_5ns_9ns_9s_13_1_1_DSP48_5_U/p is absorbed into DSP network_mac_muladd_5ns_9ns_9s_13_1_1_U68/network_mac_muladd_5ns_9ns_9s_13_1_1_DSP48_5_U/p.
DSP Report: register select_ln24_11_reg_1197_reg is absorbed into DSP network_mac_muladd_5ns_9ns_9s_13_1_1_U68/network_mac_muladd_5ns_9ns_9s_13_1_1_DSP48_5_U/p.
DSP Report: operator network_mac_muladd_5ns_9ns_9s_13_1_1_U68/network_mac_muladd_5ns_9ns_9s_13_1_1_DSP48_5_U/p is absorbed into DSP network_mac_muladd_5ns_9ns_9s_13_1_1_U68/network_mac_muladd_5ns_9ns_9s_13_1_1_DSP48_5_U/p.
DSP Report: operator network_mac_muladd_5ns_9ns_9s_13_1_1_U68/network_mac_muladd_5ns_9ns_9s_13_1_1_DSP48_5_U/m is absorbed into DSP network_mac_muladd_5ns_9ns_9s_13_1_1_U68/network_mac_muladd_5ns_9ns_9s_13_1_1_DSP48_5_U/p.
DSP Report: Generating DSP mul_ln29_1_reg_1228_reg, operation Mode is: (A2*B2)'.
DSP Report: register input_load_reg_1218_reg is absorbed into DSP mul_ln29_1_reg_1228_reg.
DSP Report: register tmp_2_reg_1223_reg is absorbed into DSP mul_ln29_1_reg_1228_reg.
DSP Report: register mul_ln29_1_reg_1228_reg is absorbed into DSP mul_ln29_1_reg_1228_reg.
DSP Report: operator network_mul_mul_16s_16s_32_1_1_U69/network_mul_mul_16s_16s_32_1_1_DSP48_2_U/p is absorbed into DSP mul_ln29_1_reg_1228_reg.
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
DSP Report: Generating DSP network_mac_muladd_4ns_9ns_9s_12_1_1_U122/network_mac_muladd_4ns_9ns_9s_12_1_1_DSP48_11_U/p, operation Mode is: C'+(A:0xc4)*B2.
DSP Report: register network_mac_muladd_4ns_9ns_9s_12_1_1_U122/network_mac_muladd_4ns_9ns_9s_12_1_1_DSP48_11_U/p is absorbed into DSP network_mac_muladd_4ns_9ns_9s_12_1_1_U122/network_mac_muladd_4ns_9ns_9s_12_1_1_DSP48_11_U/p.
DSP Report: register select_ln24_5_reg_1197_reg is absorbed into DSP network_mac_muladd_4ns_9ns_9s_12_1_1_U122/network_mac_muladd_4ns_9ns_9s_12_1_1_DSP48_11_U/p.
DSP Report: operator network_mac_muladd_4ns_9ns_9s_12_1_1_U122/network_mac_muladd_4ns_9ns_9s_12_1_1_DSP48_11_U/p is absorbed into DSP network_mac_muladd_4ns_9ns_9s_12_1_1_U122/network_mac_muladd_4ns_9ns_9s_12_1_1_DSP48_11_U/p.
DSP Report: operator network_mac_muladd_4ns_9ns_9s_12_1_1_U122/network_mac_muladd_4ns_9ns_9s_12_1_1_DSP48_11_U/m is absorbed into DSP network_mac_muladd_4ns_9ns_9s_12_1_1_U122/network_mac_muladd_4ns_9ns_9s_12_1_1_DSP48_11_U/p.
DSP Report: Generating DSP mul_ln29_reg_1228_reg, operation Mode is: (A2*B2)'.
DSP Report: register input_load_reg_1218_reg is absorbed into DSP mul_ln29_reg_1228_reg.
DSP Report: register tmp_3_reg_1223_reg is absorbed into DSP mul_ln29_reg_1228_reg.
DSP Report: register mul_ln29_reg_1228_reg is absorbed into DSP mul_ln29_reg_1228_reg.
DSP Report: operator network_mul_mul_16s_16s_32_1_1_U123/network_mul_mul_16s_16s_32_1_1_DSP48_2_U/p is absorbed into DSP mul_ln29_reg_1228_reg.
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
DSP Report: Generating DSP network_mac_muladd_4ns_7ns_7s_10_1_1_U101/network_mac_muladd_4ns_7ns_7s_10_1_1_DSP48_7_U/p, operation Mode is: C'+(A:0x31)*B2.
DSP Report: register network_mac_muladd_4ns_7ns_7s_10_1_1_U101/network_mac_muladd_4ns_7ns_7s_10_1_1_DSP48_7_U/p is absorbed into DSP network_mac_muladd_4ns_7ns_7s_10_1_1_U101/network_mac_muladd_4ns_7ns_7s_10_1_1_DSP48_7_U/p.
DSP Report: register select_ln24_8_reg_915_reg is absorbed into DSP network_mac_muladd_4ns_7ns_7s_10_1_1_U101/network_mac_muladd_4ns_7ns_7s_10_1_1_DSP48_7_U/p.
DSP Report: operator network_mac_muladd_4ns_7ns_7s_10_1_1_U101/network_mac_muladd_4ns_7ns_7s_10_1_1_DSP48_7_U/p is absorbed into DSP network_mac_muladd_4ns_7ns_7s_10_1_1_U101/network_mac_muladd_4ns_7ns_7s_10_1_1_DSP48_7_U/p.
DSP Report: operator network_mac_muladd_4ns_7ns_7s_10_1_1_U101/network_mac_muladd_4ns_7ns_7s_10_1_1_DSP48_7_U/m is absorbed into DSP network_mac_muladd_4ns_7ns_7s_10_1_1_U101/network_mac_muladd_4ns_7ns_7s_10_1_1_DSP48_7_U/p.
DSP Report: Generating DSP mul_ln29_2_reg_955_reg, operation Mode is: (A2*B2)'.
DSP Report: register input_load_reg_936_reg is absorbed into DSP mul_ln29_2_reg_955_reg.
DSP Report: register merge_i_reg_941_reg is absorbed into DSP mul_ln29_2_reg_955_reg.
DSP Report: register mul_ln29_2_reg_955_reg is absorbed into DSP mul_ln29_2_reg_955_reg.
DSP Report: operator network_mul_mul_16s_16s_32_1_1_U102/network_mul_mul_16s_16s_32_1_1_DSP48_2_U/p is absorbed into DSP mul_ln29_2_reg_955_reg.
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
DSP Report: Generating DSP mul_ln34_reg_621_reg, operation Mode is: ((A:0x310)*B2)'.
DSP Report: register select_ln34_6_reg_587_reg is absorbed into DSP mul_ln34_reg_621_reg.
DSP Report: register mul_ln34_reg_621_reg is absorbed into DSP mul_ln34_reg_621_reg.
DSP Report: operator network_mul_mul_11ns_5ns_14_1_1_U24/network_mul_mul_11ns_5ns_14_1_1_DSP48_1_U/p is absorbed into DSP mul_ln34_reg_621_reg.
DSP Report: Generating DSP network_mul_mul_16s_16s_32_1_1_U25/network_mul_mul_16s_16s_32_1_1_DSP48_2_U/p, operation Mode is: A*B2.
DSP Report: register input_load_reg_646_reg is absorbed into DSP network_mul_mul_16s_16s_32_1_1_U25/network_mul_mul_16s_16s_32_1_1_DSP48_2_U/p.
DSP Report: operator network_mul_mul_16s_16s_32_1_1_U25/network_mul_mul_16s_16s_32_1_1_DSP48_2_U/p is absorbed into DSP network_mul_mul_16s_16s_32_1_1_U25/network_mul_mul_16s_16s_32_1_1_DSP48_2_U/p.
INFO: [Synth 8-4471] merging register 'zext_ln21_reg_537_reg[4:0]' into 'zext_ln21_reg_537_reg[4:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/up_sampling2d_fix16.v:327]
INFO: [Synth 8-4471] merging register 'zext_ln21_reg_537_reg[4:0]' into 'zext_ln21_reg_537_reg[4:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/up_sampling2d_fix16.v:327]
INFO: [Synth 8-4471] merging register 'out_d_0_reg_126_reg[4:0]' into 'out_d_0_reg_126_reg[4:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/up_sampling2d_fix16.v:292]
INFO: [Synth 8-4471] merging register 'out_d_0_reg_126_reg[4:0]' into 'out_d_0_reg_126_reg[4:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/up_sampling2d_fix16.v:292]
INFO: [Synth 8-4471] merging register 'out_d_0_reg_126_reg[4:0]' into 'out_d_0_reg_126_reg[4:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/up_sampling2d_fix16.v:292]
INFO: [Synth 8-4471] merging register 'out_d_0_reg_126_reg[4:0]' into 'out_d_0_reg_126_reg[4:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/up_sampling2d_fix16.v:292]
INFO: [Synth 8-4471] merging register 'zext_ln21_1_reg_543_reg[5:0]' into 'zext_ln21_1_reg_543_reg[5:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/up_sampling2d_fix16.v:325]
INFO: [Synth 8-4471] merging register 'zext_ln21_1_reg_543_reg[5:0]' into 'zext_ln21_1_reg_543_reg[5:0]' [/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f609/hdl/verilog/up_sampling2d_fix16.v:325]
DSP Report: Generating DSP network_mac_muladd_8ns_5ns_4ns_12_1_1_U109/network_mac_muladd_8ns_5ns_4ns_12_1_1_DSP48_9_U/p, operation Mode is: C'+A2*B2.
DSP Report: register network_mac_muladd_8ns_5ns_4ns_12_1_1_U109/network_mac_muladd_8ns_5ns_4ns_12_1_1_DSP48_9_U/p is absorbed into DSP network_mac_muladd_8ns_5ns_4ns_12_1_1_U109/network_mac_muladd_8ns_5ns_4ns_12_1_1_DSP48_9_U/p.
DSP Report: register network_mac_muladd_8ns_5ns_4ns_12_1_1_U109/network_mac_muladd_8ns_5ns_4ns_12_1_1_DSP48_9_U/p is absorbed into DSP network_mac_muladd_8ns_5ns_4ns_12_1_1_U109/network_mac_muladd_8ns_5ns_4ns_12_1_1_DSP48_9_U/p.
DSP Report: register network_mac_muladd_8ns_5ns_4ns_12_1_1_U109/network_mac_muladd_8ns_5ns_4ns_12_1_1_DSP48_9_U/p is absorbed into DSP network_mac_muladd_8ns_5ns_4ns_12_1_1_U109/network_mac_muladd_8ns_5ns_4ns_12_1_1_DSP48_9_U/p.
DSP Report: operator network_mac_muladd_8ns_5ns_4ns_12_1_1_U109/network_mac_muladd_8ns_5ns_4ns_12_1_1_DSP48_9_U/p is absorbed into DSP network_mac_muladd_8ns_5ns_4ns_12_1_1_U109/network_mac_muladd_8ns_5ns_4ns_12_1_1_DSP48_9_U/p.
DSP Report: operator network_mac_muladd_8ns_5ns_4ns_12_1_1_U109/network_mac_muladd_8ns_5ns_4ns_12_1_1_DSP48_9_U/m is absorbed into DSP network_mac_muladd_8ns_5ns_4ns_12_1_1_U109/network_mac_muladd_8ns_5ns_4ns_12_1_1_DSP48_9_U/p.
DSP Report: Generating DSP mul_ln6_1_reg_559_reg, operation Mode is: (A2*B)'.
DSP Report: register mul_ln6_reg_531_reg is absorbed into DSP mul_ln6_1_reg_559_reg.
DSP Report: register mul_ln6_1_reg_559_reg is absorbed into DSP mul_ln6_1_reg_559_reg.
DSP Report: operator network_mul_mul_10ns_5ns_15_1_1_U108/network_mul_mul_10ns_5ns_15_1_1_DSP48_8_U/p is absorbed into DSP mul_ln6_1_reg_559_reg.
DSP Report: Generating DSP add_ln21_1_reg_623_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register add_ln21_1_reg_623_reg is absorbed into DSP add_ln21_1_reg_623_reg.
DSP Report: register add_ln21_1_reg_623_reg is absorbed into DSP add_ln21_1_reg_623_reg.
DSP Report: register add_ln21_1_reg_623_reg is absorbed into DSP add_ln21_1_reg_623_reg.
DSP Report: register add_ln21_1_reg_623_reg is absorbed into DSP add_ln21_1_reg_623_reg.
DSP Report: operator network_mac_muladd_9ns_6ns_5ns_14_1_1_U110/network_mac_muladd_9ns_6ns_5ns_14_1_1_DSP48_10_U/p is absorbed into DSP add_ln21_1_reg_623_reg.
DSP Report: operator network_mac_muladd_9ns_6ns_5ns_14_1_1_U110/network_mac_muladd_9ns_6ns_5ns_14_1_1_DSP48_10_U/m is absorbed into DSP add_ln21_1_reg_623_reg.
INFO: [Synth 8-5544] ROM "data211" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-3331] design up_sampling2d_fix16 has unconnected port output_depth[5]
WARNING: [Synth 8-3331] design max_pooling2d_fix16 has unconnected port output_depth[5]
WARNING: [Synth 8-3331] design padding2d_fix16 has unconnected port input_depth[6]
WARNING: [Synth 8-3331] design padding2d_fix16 has unconnected port input_depth[5]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[29]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[28]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[27]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[26]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[25]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[24]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[23]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[22]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[21]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[20]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[19]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[18]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[17]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[16]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[15]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[14]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[13]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[12]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[11]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[10]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[9]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[8]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[6]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[5]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[4]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[3]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[2]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WSTRB[3]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WSTRB[2]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WSTRB[1]
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_515/sext_ln5_1_reg_700_reg[6]' (FDE) to 'inst/grp_padding2d_fix16_fu_515/sext_ln5_1_reg_700_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_515/sext_ln5_1_reg_700_reg[0]' (FDE) to 'inst/grp_padding2d_fix16_fu_515/add_ln13_reg_712_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_515/sext_ln5_1_reg_700_reg[1]' (FDE) to 'inst/grp_padding2d_fix16_fu_515/trunc_ln13_reg_705_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_515/sext_ln5_1_reg_700_reg[2]' (FDE) to 'inst/grp_padding2d_fix16_fu_515/trunc_ln13_reg_705_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_padding2d_fix16_fu_515/\sext_ln5_1_reg_700_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_515/sext_ln5_1_reg_700_reg[3]' (FDE) to 'inst/grp_padding2d_fix16_fu_515/trunc_ln13_reg_705_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_515/sext_ln5_1_reg_700_reg[4]' (FDE) to 'inst/grp_padding2d_fix16_fu_515/add_ln13_reg_712_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_2_fu_449/kernel2_load_reg_1165_reg[13]' (FDE) to 'inst/grp_depthwise_conv2d_fix_2_fu_449/kernel2_load_reg_1165_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_2_fu_449/kernel_load_reg_1149_reg[13]' (FDE) to 'inst/grp_depthwise_conv2d_fix_2_fu_449/kernel_load_reg_1149_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_2_fu_449/kernel2_load_reg_1165_reg[14]' (FDE) to 'inst/grp_depthwise_conv2d_fix_2_fu_449/kernel2_load_reg_1165_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_2_fu_449/kernel1_load_reg_1157_reg[14]' (FDE) to 'inst/grp_depthwise_conv2d_fix_2_fu_449/kernel1_load_reg_1157_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_2_fu_449/kernel_load_reg_1149_reg[14]' (FDE) to 'inst/grp_depthwise_conv2d_fix_2_fu_449/kernel_load_reg_1149_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_1_fu_479/kernel_load_reg_1157_reg[13]' (FDE) to 'inst/grp_depthwise_conv2d_fix_1_fu_479/kernel_load_reg_1157_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_1_fu_479/kernel2_load_reg_1173_reg[14]' (FDE) to 'inst/grp_depthwise_conv2d_fix_1_fu_479/kernel2_load_reg_1173_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_1_fu_479/kernel1_load_reg_1165_reg[14]' (FDE) to 'inst/grp_depthwise_conv2d_fix_1_fu_479/kernel1_load_reg_1165_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_1_fu_479/kernel_load_reg_1157_reg[14]' (FDE) to 'inst/grp_depthwise_conv2d_fix_1_fu_479/kernel_load_reg_1157_reg[15]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_padding2d_fix16_fu_515/\zext_ln13_2_reg_745_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_515/zext_ln13_2_reg_745_reg[5]' (FDE) to 'inst/grp_padding2d_fix16_fu_515/zext_ln13_2_reg_745_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_515/zext_ln13_2_reg_745_reg[6]' (FDE) to 'inst/grp_padding2d_fix16_fu_515/empty_26_reg_807_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_515/zext_ln13_2_reg_745_reg[7]' (FD) to 'inst/grp_padding2d_fix16_fu_515/zext_ln13_2_reg_745_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_515/p_cast9_reg_765_reg[14]' (FD) to 'inst/grp_padding2d_fix16_fu_515/zext_ln13_2_reg_745_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_515/p_cast9_reg_765_reg[15]' (FD) to 'inst/grp_padding2d_fix16_fu_515/zext_ln13_2_reg_745_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_515/zext_ln13_2_reg_745_reg[8]' (FD) to 'inst/grp_padding2d_fix16_fu_515/zext_ln13_2_reg_745_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_515/zext_ln13_2_reg_745_reg[9]' (FD) to 'inst/grp_padding2d_fix16_fu_515/zext_ln13_2_reg_745_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_515/zext_ln13_2_reg_745_reg[10]' (FD) to 'inst/grp_padding2d_fix16_fu_515/zext_ln13_2_reg_745_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_515/zext_ln13_2_reg_745_reg[11]' (FD) to 'inst/grp_padding2d_fix16_fu_515/zext_ln13_2_reg_745_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_515/zext_ln13_2_reg_745_reg[12]' (FD) to 'inst/grp_padding2d_fix16_fu_515/zext_ln13_2_reg_745_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_515/zext_ln13_2_reg_745_reg[13]' (FD) to 'inst/grp_padding2d_fix16_fu_515/zext_ln13_reg_738_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_515/empty_reg_722_reg[0]' (FDE) to 'inst/grp_padding2d_fix16_fu_515/mul_ln13_1_reg_717_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_515/empty_reg_722_reg[1]' (FDE) to 'inst/grp_padding2d_fix16_fu_515/mul_ln13_1_reg_717_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_515/empty_reg_722_reg[2]' (FDE) to 'inst/grp_padding2d_fix16_fu_515/mul_ln13_1_reg_717_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_515/empty_reg_722_reg[3]' (FDE) to 'inst/grp_padding2d_fix16_fu_515/mul_ln13_1_reg_717_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_515/empty_reg_722_reg[4]' (FDE) to 'inst/grp_padding2d_fix16_fu_515/mul_ln13_1_reg_717_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_515/empty_reg_722_reg[5]' (FDE) to 'inst/grp_padding2d_fix16_fu_515/mul_ln13_1_reg_717_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_515/empty_reg_722_reg[6]' (FDE) to 'inst/grp_padding2d_fix16_fu_515/mul_ln13_1_reg_717_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_515/empty_reg_722_reg[7]' (FDE) to 'inst/grp_padding2d_fix16_fu_515/mul_ln13_1_reg_717_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_515/empty_reg_722_reg[8]' (FDE) to 'inst/grp_padding2d_fix16_fu_515/mul_ln13_1_reg_717_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_515/empty_reg_722_reg[9]' (FDE) to 'inst/grp_padding2d_fix16_fu_515/mul_ln13_1_reg_717_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_pointwise_conv2d_fix_fu_584/trunc_ln34_reg_593_reg[1]' (FDE) to 'inst/grp_pointwise_conv2d_fix_fu_584/select_ln34_6_reg_587_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_pointwise_conv2d_fix_fu_584/trunc_ln34_reg_593_reg[0]' (FDE) to 'inst/grp_pointwise_conv2d_fix_fu_584/select_ln34_6_reg_587_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_pointwise_conv2d_fix_fu_584/trunc_ln34_reg_593_reg[2]' (FDE) to 'inst/grp_pointwise_conv2d_fix_fu_584/select_ln34_6_reg_587_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_pointwise_conv2d_fix_fu_584/trunc_ln34_reg_593_reg[3]' (FDE) to 'inst/grp_pointwise_conv2d_fix_fu_584/select_ln34_6_reg_587_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_2_fu_449/zext_ln35_3_cast_mid_reg_1118_reg[0]' (FDE) to 'inst/grp_depthwise_conv2d_fix_2_fu_449/out_h_reg_1106_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_2_fu_449/zext_ln35_3_cast_mid_reg_1118_reg[1]' (FDE) to 'inst/grp_depthwise_conv2d_fix_2_fu_449/out_h_reg_1106_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_2_fu_449/zext_ln35_3_cast_mid_reg_1118_reg[2]' (FDE) to 'inst/grp_depthwise_conv2d_fix_2_fu_449/out_h_reg_1106_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_2_fu_449/zext_ln35_3_cast_mid_reg_1118_reg[3]' (FDE) to 'inst/grp_depthwise_conv2d_fix_2_fu_449/out_h_reg_1106_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_2_fu_449/zext_ln35_3_cast_mid_reg_1118_reg[4]' (FDE) to 'inst/grp_depthwise_conv2d_fix_2_fu_449/out_h_reg_1106_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_2_fu_449/zext_ln41_2_reg_1095_reg[3]' (FDE) to 'inst/grp_depthwise_conv2d_fix_2_fu_449/out_d_reg_1077_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_2_fu_449/zext_ln41_2_reg_1095_reg[4]' (FDE) to 'inst/grp_depthwise_conv2d_fix_2_fu_449/out_d_reg_1077_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_2_fu_449/zext_ln41_2_reg_1095_reg[0]' (FDE) to 'inst/grp_depthwise_conv2d_fix_2_fu_449/out_d_reg_1077_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_2_fu_449/zext_ln41_2_reg_1095_reg[1]' (FDE) to 'inst/grp_depthwise_conv2d_fix_2_fu_449/out_d_reg_1077_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_2_fu_449/zext_ln41_2_reg_1095_reg[2]' (FDE) to 'inst/grp_depthwise_conv2d_fix_2_fu_449/out_d_reg_1077_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_fu_509/tmp7_reg_1170_reg[0]' (FD) to 'inst/grp_depthwise_conv2d_fix_fu_509/tmp7_reg_1170_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_fu_509/tmp7_reg_1170_reg[1]' (FD) to 'inst/grp_depthwise_conv2d_fix_fu_509/tmp5_0_0_reg_1155_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_515/mul_ln13_1_reg_717_reg[0]' (FDE) to 'inst/grp_padding2d_fix16_fu_515/trunc_ln13_1_reg_728_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_515/mul_ln13_1_reg_717_reg[1]' (FDE) to 'inst/grp_padding2d_fix16_fu_515/trunc_ln13_1_reg_728_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_515/mul_ln13_1_reg_717_reg[2]' (FDE) to 'inst/grp_padding2d_fix16_fu_515/trunc_ln13_1_reg_728_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_515/mul_ln13_1_reg_717_reg[3]' (FDE) to 'inst/grp_padding2d_fix16_fu_515/trunc_ln13_1_reg_728_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_515/mul_ln13_1_reg_717_reg[4]' (FDE) to 'inst/grp_padding2d_fix16_fu_515/trunc_ln13_1_reg_728_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_515/p_cast5_reg_775_reg[0]' (FDE) to 'inst/grp_padding2d_fix16_fu_515/p_cast9_reg_765_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_515/add_ln13_reg_712_reg[0]' (FDE) to 'inst/grp_padding2d_fix16_fu_515/trunc_ln13_reg_705_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_515/add_ln13_reg_712_reg[1]' (FDE) to 'inst/grp_padding2d_fix16_fu_515/add_ln13_reg_712_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_515/add_ln13_reg_712_reg[2]' (FDE) to 'inst/grp_padding2d_fix16_fu_515/trunc_ln13_reg_705_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_515/zext_ln13_5_reg_755_reg[14]' (FD) to 'inst/grp_padding2d_fix16_fu_515/zext_ln13_reg_738_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_515/zext_ln13_5_reg_755_reg[15]' (FD) to 'inst/grp_padding2d_fix16_fu_515/zext_ln13_reg_738_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/SeparableConv2D_4_b_s_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[0]' (FDE) to 'inst/SeparableConv2D_4_b_s_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/SeparableConv2D_1_b_1_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[0]' (FDE) to 'inst/SeparableConv2D_1_b_1_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/SeparableConv2D_4_b_s_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[1]' (FDE) to 'inst/SeparableConv2D_4_b_s_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/SeparableConv2D_1_b_1_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[1]' (FDE) to 'inst/SeparableConv2D_1_b_1_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/SeparableConv2D_4_b_s_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[2]' (FDE) to 'inst/SeparableConv2D_4_b_s_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/SeparableConv2D_1_b_1_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[2]' (FDE) to 'inst/SeparableConv2D_1_b_1_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/SeparableConv2D_4_b_s_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[3]' (FDE) to 'inst/SeparableConv2D_4_b_s_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/SeparableConv2D_1_b_1_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[3]' (FDE) to 'inst/SeparableConv2D_1_b_1_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/SeparableConv2D_4_b_s_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[4]' (FDE) to 'inst/SeparableConv2D_4_b_s_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/SeparableConv2D_1_b_1_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[4]' (FDE) to 'inst/SeparableConv2D_1_b_1_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/SeparableConv2D_4_b_s_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[5]' (FDE) to 'inst/SeparableConv2D_4_b_s_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/SeparableConv2D_1_b_1_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[5]' (FDE) to 'inst/SeparableConv2D_1_b_1_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/SeparableConv2D_4_b_s_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[6]' (FDE) to 'inst/SeparableConv2D_4_b_s_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/SeparableConv2D_1_b_1_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[6]' (FDE) to 'inst/SeparableConv2D_1_b_1_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/SeparableConv2D_4_b_s_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[7]' (FDE) to 'inst/SeparableConv2D_4_b_s_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/SeparableConv2D_1_b_1_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[7]' (FDE) to 'inst/SeparableConv2D_1_b_1_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/SeparableConv2D_4_b_s_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[8]' (FDE) to 'inst/SeparableConv2D_4_b_s_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/SeparableConv2D_1_b_1_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[8]' (FDE) to 'inst/SeparableConv2D_1_b_1_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/SeparableConv2D_4_b_s_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[9]' (FDE) to 'inst/SeparableConv2D_4_b_s_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/SeparableConv2D_1_b_1_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[9]' (FDE) to 'inst/SeparableConv2D_1_b_1_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/SeparableConv2D_4_b_s_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[10]' (FDE) to 'inst/SeparableConv2D_4_b_s_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/SeparableConv2D_1_b_1_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[10]' (FDE) to 'inst/SeparableConv2D_1_b_1_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/SeparableConv2D_4_b_s_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[11]' (FDE) to 'inst/SeparableConv2D_4_b_s_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/SeparableConv2D_1_b_1_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[11]' (FDE) to 'inst/SeparableConv2D_1_b_1_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/SeparableConv2D_4_b_s_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[12]' (FDE) to 'inst/SeparableConv2D_4_b_s_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/SeparableConv2D_1_b_1_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[12]' (FDE) to 'inst/SeparableConv2D_1_b_1_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/SeparableConv2D_4_b_s_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[13]' (FDE) to 'inst/SeparableConv2D_4_b_s_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/SeparableConv2D_1_b_1_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[13]' (FDE) to 'inst/SeparableConv2D_1_b_1_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/SeparableConv2D_4_b_s_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[14]' (FDE) to 'inst/SeparableConv2D_4_b_s_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/SeparableConv2D_1_b_1_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[14]' (FDE) to 'inst/SeparableConv2D_1_b_1_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\SeparableConv2D_4_b_s_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\SeparableConv2D_1_b_1_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[15] )
INFO: [Synth 8-3886] merging instance 'inst/SeparableConv2D_3_b_1_U/network_SeparableConv2D_2_b_1_rom_U/q0_reg[0]' (FDE) to 'inst/SeparableConv2D_3_b_1_U/network_SeparableConv2D_2_b_1_rom_U/q0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/SeparableConv2D_2_b_1_U/network_SeparableConv2D_2_b_1_rom_U/q0_reg[0]' (FDE) to 'inst/SeparableConv2D_2_b_1_U/network_SeparableConv2D_2_b_1_rom_U/q0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/SeparableConv2D_3_b_1_U/network_SeparableConv2D_2_b_1_rom_U/q0_reg[1]' (FDE) to 'inst/SeparableConv2D_3_b_1_U/network_SeparableConv2D_2_b_1_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/SeparableConv2D_2_b_1_U/network_SeparableConv2D_2_b_1_rom_U/q0_reg[1]' (FDE) to 'inst/SeparableConv2D_2_b_1_U/network_SeparableConv2D_2_b_1_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/SeparableConv2D_3_b_1_U/network_SeparableConv2D_2_b_1_rom_U/q0_reg[2]' (FDE) to 'inst/SeparableConv2D_3_b_1_U/network_SeparableConv2D_2_b_1_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/SeparableConv2D_2_b_1_U/network_SeparableConv2D_2_b_1_rom_U/q0_reg[2]' (FDE) to 'inst/SeparableConv2D_2_b_1_U/network_SeparableConv2D_2_b_1_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/SeparableConv2D_3_b_1_U/network_SeparableConv2D_2_b_1_rom_U/q0_reg[3]' (FDE) to 'inst/SeparableConv2D_3_b_1_U/network_SeparableConv2D_2_b_1_rom_U/q0_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\SeparableConv2D_3_b_1_U/network_SeparableConv2D_2_b_1_rom_U/q0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\SeparableConv2D_2_b_1_U/network_SeparableConv2D_2_b_1_rom_U/q0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_padding2d_fix16_fu_515/\zext_ln13_reg_738_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_pointwise_conv2d_fix_2_fu_576/\shl_ln_reg_869_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_pointwise_conv2d_fix_2_fu_576/\SeparableConv2D_2_b_s_U/pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom_U/q0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_depthwise_conv2d_fix_1_fu_479/\icmp_ln24_reg_1056_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_depthwise_conv2d_fix_1_fu_479/\empty_reg_1041_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_up_sampling2d_fix16_fu_592/\zext_ln21_reg_537_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_up_sampling2d_fix16_fu_592/\zext_ln21_reg_537_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_up_sampling2d_fix16_fu_592/\empty_reg_525_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_up_sampling2d_fix16_fu_592/\mul_ln6_reg_531_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_depthwise_conv2d_fix_2_fu_449/\icmp_ln24_reg_1058_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_depthwise_conv2d_fix_2_fu_449/\empty_reg_1043_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_depthwise_conv2d_fix_2_fu_449/\mul_ln5_reg_1048_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_max_pooling2d_fix16_fu_533/\icmp_ln20_reg_722_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_max_pooling2d_fix16_fu_533/\empty_reg_707_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_max_pooling2d_fix16_fu_533/\mul_ln9_reg_712_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_pointwise_conv2d_fix_4_fu_554/\sub_ln29_1_reg_738_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_pointwise_conv2d_fix_1_fu_560/\select_ln29_10_reg_1170_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_pointwise_conv2d_fix_3_fu_568/\select_ln29_4_reg_1170_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_padding2d_fix16_fu_515/\empty_25_reg_733_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_padding2d_fix16_fu_515/\empty_26_reg_807_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_depthwise_conv2d_fix_1_fu_479/\zext_ln35_1_cast14_reg_1023_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_depthwise_conv2d_fix_1_fu_479/\zext_ln35_13_reg_1145_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_depthwise_conv2d_fix_2_fu_449/\zext_ln35_1_reg_1180_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_depthwise_conv2d_fix_fu_509/\zext_ln35_12_reg_1264_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_pointwise_conv2d_fix_fu_584/\zext_ln24_reg_636_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/network_AXILiteS_s_axi_U/\int_ap_return_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_up_sampling2d_fix16_fu_592/\icmp_ln17_reg_564_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_pointwise_conv2d_fix_2_fu_576/\sext_ln29_reg_862_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/network_AXILiteS_s_axi_U/\rdata_reg[31] )
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module network_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module network_AXILiteS_s_axi.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\SeparableConv2D_4_w_1_U/network_SeparableConv2D_4_w_1_rom_U/q0_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\SeparableConv2D_1_w_s_U/network_SeparableConv2D_1_w_s_rom_U/q0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\SeparableConv2D_4_w_s_U/network_SeparableConv2D_4_w_s_rom_U/q0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\SeparableConv2D_1_w_s_U/network_SeparableConv2D_1_w_s_rom_U/q0_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\SeparableConv2D_4_w_1_U/network_SeparableConv2D_4_w_1_rom_U/q0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\SeparableConv2D_1_w_1_U/network_SeparableConv2D_1_w_1_rom_U/q0_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\SeparableConv2D_4_w_2_U/network_SeparableConv2D_4_w_2_rom_U/q0_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\SeparableConv2D_1_w_2_U/network_SeparableConv2D_1_w_2_rom_U/q0_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\SeparableConv2D_3_w_2_U/network_SeparableConv2D_3_w_2_rom_U/q0_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\SeparableConv2D_2_w_1_U/network_SeparableConv2D_2_w_1_rom_U/q0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\SeparableConv2D_3_w_2_U/network_SeparableConv2D_3_w_2_rom_U/q0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\SeparableConv2D_2_w_2_U/network_SeparableConv2D_2_w_2_rom_U/q0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_depthwise_conv2d_fix_2_fu_449/\mul_ln41_1_reg_1221_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_max_pooling2d_fix16_fu_533/\select_ln28_1_reg_764_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_depthwise_conv2d_fix_1_fu_479/\mul_ln5_reg_1046_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_up_sampling2d_fix16_fu_592/\mul_ln6_reg_531_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_depthwise_conv2d_fix_2_fu_449/\mul_ln5_reg_1048_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_max_pooling2d_fix16_fu_533/\mul_ln9_reg_712_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_depthwise_conv2d_fix_2_fu_449/\kernel2_load_reg_1165_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_depthwise_conv2d_fix_2_fu_449/\kernel_load_reg_1149_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_depthwise_conv2d_fix_1_fu_479/\kernel_load_reg_1157_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_depthwise_conv2d_fix_1_fu_479/\kernel_load_reg_1157_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_pointwise_conv2d_fix_4_fu_554/\select_ln29_1_reg_743_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_pointwise_conv2d_fix_4_fu_554/\sub_ln29_1_reg_738_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_pointwise_conv2d_fix_fu_584/\select_ln29_12_reg_610_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_depthwise_conv2d_fix_fu_509/\tmp5_0_0_reg_1155_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_pointwise_conv2d_fix_4_fu_554/\select_ln29_1_reg_743_pp0_iter2_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_depthwise_conv2d_fix_fu_509/\tmp5_0_0_mid2_reg_1245_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_pointwise_conv2d_fix_fu_584/\sext_ln29_11_reg_631_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_pointwise_conv2d_fix_4_fu_554/\select_ln29_1_reg_743_pp0_iter2_reg_reg[10] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 2065.938 ; gain = 421.793 ; free physical = 1038 ; free virtual = 6956
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------------------------------+------------+---------------+----------------+
|Module Name                                      | RTL Object | Depth x Width | Implemented As | 
+-------------------------------------------------+------------+---------------+----------------+
|network_SeparableConv2D_1_b_1_rom                | p_0_out    | 16x16         | LUT            | 
|network_SeparableConv2D_1_w_2_rom                | p_0_out    | 64x14         | LUT            | 
|network_SeparableConv2D_1_w_1_rom                | p_0_out    | 64x15         | LUT            | 
|network_SeparableConv2D_1_w_s_rom                | p_0_out    | 64x14         | LUT            | 
|network_SeparableConv2D_2_b_1_rom                | p_0_out    | 8x16          | LUT            | 
|network_SeparableConv2D_2_w_2_rom                | p_0_out    | 32x14         | LUT            | 
|network_SeparableConv2D_2_w_1_rom                | p_0_out    | 32x15         | LUT            | 
|network_SeparableConv2D_2_w_s_rom                | p_0_out    | 32x15         | LUT            | 
|network_SeparableConv2D_3_w_2_rom                | p_0_out    | 32x14         | LUT            | 
|network_SeparableConv2D_3_w_1_rom                | p_0_out    | 32x15         | LUT            | 
|network_SeparableConv2D_3_w_s_rom                | p_0_out    | 32x14         | LUT            | 
|network_SeparableConv2D_4_w_2_rom                | p_0_out    | 64x14         | LUT            | 
|network_SeparableConv2D_4_w_1_rom                | p_0_out    | 64x15         | LUT            | 
|network_SeparableConv2D_4_w_s_rom                | p_0_out    | 64x14         | LUT            | 
|pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom | p_0_out    | 8x13          | LUT            | 
|pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom | p_0_out    | 16x14         | LUT            | 
|pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom | p_0_out    | 8x13          | LUT            | 
|pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom   | p_0_out    | 16x13         | LUT            | 
|network                                          | p_0_out    | 64x14         | LUT            | 
|network                                          | p_0_out    | 64x14         | LUT            | 
|network                                          | p_0_out    | 64x15         | LUT            | 
|network                                          | p_0_out    | 64x15         | LUT            | 
|network                                          | p_0_out    | 64x14         | LUT            | 
|network                                          | p_0_out    | 64x14         | LUT            | 
|network                                          | p_0_out    | 32x14         | LUT            | 
|network                                          | p_0_out    | 32x14         | LUT            | 
|network                                          | p_0_out    | 32x15         | LUT            | 
|network                                          | p_0_out    | 32x15         | LUT            | 
|network                                          | p_0_out    | 32x15         | LUT            | 
|network                                          | p_0_out    | 32x14         | LUT            | 
+-------------------------------------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+-------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                    | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|network_MemBank_A_ram:         | ram_reg    | 16 K x 16(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|network_MemBank_B_ram:         | ram_reg    | 16 K x 16(READ_FIRST)  | W | R | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|network_MemBank_Out_ram:       | ram_reg    | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|network_sig_buffer_keep_V_ram: | ram_reg    | 1 K x 2(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|network_sig_buffer_keep_V_ram: | ram_reg    | 1 K x 2(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+-------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-------------------------------------------------------------+----------------+----------------------+-------------------------------+
|Module Name | RTL Object                                                  | Inference      | Size (Depth x Width) | Primitives                    | 
+------------+-------------------------------------------------------------+----------------+----------------------+-------------------------------+
|inst        | sig_buffer_user_V_U/network_sig_buffer_user_V_ram_U/ram_reg | User Attribute | 1 K x 1              | RAM16X1S x 1  RAM256X1S x 3   | 
|inst        | sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg | User Attribute | 1 K x 1              | RAM16X1S x 1  RAM256X1S x 3   | 
|inst        | sig_buffer_id_V_U/network_sig_buffer_user_V_ram_U/ram_reg   | User Attribute | 1 K x 1              | RAM16X1S x 1  RAM256X1S x 3   | 
|inst        | sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg | User Attribute | 1 K x 1              | RAM16X1S x 1  RAM256X1S x 3   | 
+------------+-------------------------------------------------------------+----------------+----------------------+-------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+-----------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name            | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|depthwise_conv2d_fix_2 | (A2*B2)'        | 9      | 7      | -      | -      | 14     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|depthwise_conv2d_fix_2 | (A*B2)'         | 9      | 7      | -      | -      | 14     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|depthwise_conv2d_fix_2 | (A*B2)'         | 9      | 7      | -      | -      | 14     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|depthwise_conv2d_fix_2 | (C+(A*B2)')'    | 9      | 7      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 1    | 1    | 
|depthwise_conv2d_fix_2 | (C'+A2*B2)'     | 10     | 7      | 6      | -      | 14     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|depthwise_conv2d_fix_2 | A2*B            | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_2 | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_2 | A2*B            | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_2 | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_2 | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_2 | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_2 | A2*B''          | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_2 | A2*B''          | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_1 | (C'+A2*B2)'     | 8      | 6      | 5      | -      | 11     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|depthwise_conv2d_fix_1 | A2*B            | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_1 | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_1 | A2*B            | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_1 | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_1 | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_1 | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_1 | A2*B''          | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_1 | A2*B''          | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix   | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix   | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix   | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix   | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix   | A*B2            | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix   | A*B2            | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix   | A*B2            | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix   | A*B2            | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|max_pooling2d_fix16    | (A*B)'          | 8      | 5      | -      | -      | 13     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|max_pooling2d_fix16    | C+(A2*B2)'      | 9      | 7      | 5      | -      | 14     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|max_pooling2d_fix16    | C+(A2*B2)'      | 9      | 7      | 5      | -      | 14     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|max_pooling2d_fix16    | (C+(A*B2)')'    | 9      | 7      | 5      | -      | 14     | 0    | 1    | 0    | -    | -     | 1    | 1    | 
|max_pooling2d_fix16    | (C+(A*B2)')'    | 9      | 7      | 5      | -      | 14     | 0    | 1    | 0    | -    | -     | 1    | 1    | 
|max_pooling2d_fix16    | (C'+A2*B2)'     | 9      | 7      | 5      | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|pointwise_conv2d_fix_4 | C+(A:0x310)*B2  | 6      | 11     | 11     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_4 | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix_1 | C'+(A:0xc4)*B2  | 6      | 9      | 9      | -      | 13     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_1 | (A2*B2)'        | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix_3 | C'+(A:0xc4)*B2  | 5      | 9      | 9      | -      | 12     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_3 | (A2*B2)'        | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix_2 | C'+(A:0x31)*B2  | 5      | 7      | 7      | -      | 10     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_2 | (A2*B2)'        | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix   | ((A:0x310)*B2)' | 5      | 10     | -      | -      | 14     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix   | A*B2            | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|up_sampling2d_fix16    | C'+A2*B2        | 9      | 6      | 5      | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|up_sampling2d_fix16    | (A2*B)'         | 10     | 5      | -      | -      | 15     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|up_sampling2d_fix16    | (C'+A2*B2)'     | 10     | 7      | 6      | -      | 14     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
+-----------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_1/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_1/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_1/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_1/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_1/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_1/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_1/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_1/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_1/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_1/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_1/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_1/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_1/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_1/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_1/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_1/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_2/MemBank_Out_U/network_MemBank_Out_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/sig_buffer_keep_V_U/network_sig_buffer_keep_V_ram_U/i_/sig_buffer_keep_V_U/network_sig_buffer_keep_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/sig_buffer_strb_V_U/network_sig_buffer_keep_V_ram_U/i_/sig_buffer_strb_V_U/network_sig_buffer_keep_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 2098.938 ; gain = 454.793 ; free physical = 790 ; free virtual = 6708
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 2139.969 ; gain = 495.824 ; free physical = 804 ; free virtual = 6721
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                    | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|network_MemBank_A_ram:         | ram_reg    | 16 K x 16(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|network_MemBank_B_ram:         | ram_reg    | 16 K x 16(READ_FIRST)  | W | R | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|network_MemBank_Out_ram:       | ram_reg    | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|network_sig_buffer_keep_V_ram: | ram_reg    | 1 K x 2(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|network_sig_buffer_keep_V_ram: | ram_reg    | 1 K x 2(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+-------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------+-------------------------------------------------------------+----------------+----------------------+-------------------------------+
|Module Name | RTL Object                                                  | Inference      | Size (Depth x Width) | Primitives                    | 
+------------+-------------------------------------------------------------+----------------+----------------------+-------------------------------+
|inst        | sig_buffer_user_V_U/network_sig_buffer_user_V_ram_U/ram_reg | User Attribute | 1 K x 1              | RAM16X1S x 1  RAM256X1S x 3   | 
|inst        | sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg | User Attribute | 1 K x 1              | RAM16X1S x 1  RAM256X1S x 3   | 
|inst        | sig_buffer_id_V_U/network_sig_buffer_user_V_ram_U/ram_reg   | User Attribute | 1 K x 1              | RAM16X1S x 1  RAM256X1S x 3   | 
|inst        | sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg | User Attribute | 1 K x 1              | RAM16X1S x 1  RAM256X1S x 3   | 
+------------+-------------------------------------------------------------+----------------+----------------------+-------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_pointwise_conv2d_fix_2_fu_576/select_ln29_7_reg_888_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_pointwise_conv2d_fix_1_fu_560/select_ln29_10_reg_1170_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_pointwise_conv2d_fix_3_fu_568/select_ln29_4_reg_1170_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_pointwise_conv2d_fix_2_fu_576/select_ln29_7_reg_888_pp0_iter1_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_pointwise_conv2d_fix_1_fu_560/select_ln29_10_reg_1170_pp0_iter1_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_pointwise_conv2d_fix_3_fu_568/select_ln29_4_reg_1170_pp0_iter1_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_pointwise_conv2d_fix_1_fu_560/select_ln29_10_reg_1170_pp0_iter2_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_pointwise_conv2d_fix_3_fu_568/select_ln29_4_reg_1170_pp0_iter2_reg_reg[8] )
INFO: [Synth 8-6837] The timing for the instance inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/MemBank_Out_U/network_MemBank_Out_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/sig_buffer_keep_V_U/network_sig_buffer_keep_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/sig_buffer_strb_V_U/network_sig_buffer_keep_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 2193.469 ; gain = 549.324 ; free physical = 783 ; free virtual = 6700
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net n_5_3730 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:03 ; elapsed = 00:01:07 . Memory (MB): peak = 2193.469 ; gain = 549.324 ; free physical = 781 ; free virtual = 6699
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:03 ; elapsed = 00:01:07 . Memory (MB): peak = 2193.469 ; gain = 549.324 ; free physical = 781 ; free virtual = 6699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 2193.469 ; gain = 549.324 ; free physical = 781 ; free virtual = 6699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 2193.469 ; gain = 549.324 ; free physical = 781 ; free virtual = 6699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 2193.469 ; gain = 549.324 ; free physical = 781 ; free virtual = 6699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 2193.469 ; gain = 549.324 ; free physical = 781 ; free virtual = 6699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|network     | grp_pointwise_conv2d_fix_4_fu_554/or_ln24_1_reg_764_pp0_iter4_reg_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+--------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   434|
|2     |DSP48E1_10 |     2|
|3     |DSP48E1_11 |     1|
|4     |DSP48E1_13 |     3|
|5     |DSP48E1_15 |     4|
|6     |DSP48E1_16 |     2|
|7     |DSP48E1_17 |     1|
|8     |DSP48E1_18 |     1|
|9     |DSP48E1_19 |     2|
|10    |DSP48E1_2  |     1|
|11    |DSP48E1_3  |    12|
|12    |DSP48E1_4  |     4|
|13    |DSP48E1_5  |     4|
|14    |DSP48E1_6  |     4|
|15    |DSP48E1_7  |     6|
|16    |DSP48E1_9  |     2|
|17    |LUT1       |    88|
|18    |LUT2       |   509|
|19    |LUT3       |   895|
|20    |LUT4       |   746|
|21    |LUT5       |   830|
|22    |LUT6       |  1173|
|23    |MUXF7      |    82|
|24    |MUXF8      |    13|
|25    |RAM16X1S   |     4|
|26    |RAM256X1S  |    12|
|27    |RAMB18E1   |     3|
|28    |RAMB36E1   |     8|
|29    |RAMB36E1_1 |     8|
|30    |SRL16E     |     1|
|31    |FDRE       |  2778|
|32    |FDSE       |    32|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------------------------------+-------------------------------------------------+------+
|      |Instance                                                   |Module                                           |Cells |
+------+-----------------------------------------------------------+-------------------------------------------------+------+
|1     |top                                                        |                                                 |  7665|
|2     |  inst                                                     |network                                          |  7665|
|3     |    MemBank_A_U                                            |network_MemBank_A                                |    22|
|4     |      network_MemBank_A_ram_U                              |network_MemBank_A_ram                            |    22|
|5     |    MemBank_B_U                                            |network_MemBank_B                                |   144|
|6     |      network_MemBank_B_ram_U                              |network_MemBank_B_ram                            |   144|
|7     |    MemBank_Out_U                                          |network_MemBank_Out                              |    14|
|8     |      network_MemBank_Out_ram_U                            |network_MemBank_Out_ram                          |    14|
|9     |    grp_depthwise_conv2d_fix_1_fu_479                      |depthwise_conv2d_fix_1                           |   935|
|10    |      network_mux_32_16_1_1_x_U75                          |network_mux_32_16_1_1_x_49                       |     8|
|11    |      network_mux_32_16_1_1_x_U76                          |network_mux_32_16_1_1_x_50                       |     8|
|12    |      network_mux_32_16_1_1_x_U77                          |network_mux_32_16_1_1_x_51                       |    12|
|13    |      network_mux_32_16_1_1_x_U78                          |network_mux_32_16_1_1_x_52                       |    12|
|14    |      network_mul_mul_16s_16s_30_1_1_U79                   |network_mul_mul_16s_16s_30_1_1_41                |     6|
|15    |        network_mul_mul_16s_16s_30_1_1_DSP48_0_U           |network_mul_mul_16s_16s_30_1_1_DSP48_0_60        |     6|
|16    |      network_mul_mul_16s_16s_30_1_1_U80                   |network_mul_mul_16s_16s_30_1_1_42                |     7|
|17    |        network_mul_mul_16s_16s_30_1_1_DSP48_0_U           |network_mul_mul_16s_16s_30_1_1_DSP48_0_59        |     7|
|18    |      network_mul_mul_16s_16s_30_1_1_U81                   |network_mul_mul_16s_16s_30_1_1_43                |     3|
|19    |        network_mul_mul_16s_16s_30_1_1_DSP48_0_U           |network_mul_mul_16s_16s_30_1_1_DSP48_0_58        |     3|
|20    |      network_mul_mul_16s_16s_30_1_1_U82                   |network_mul_mul_16s_16s_30_1_1_44                |     2|
|21    |        network_mul_mul_16s_16s_30_1_1_DSP48_0_U           |network_mul_mul_16s_16s_30_1_1_DSP48_0_57        |     2|
|22    |      network_mul_mul_16s_16s_30_1_1_U83                   |network_mul_mul_16s_16s_30_1_1_45                |     1|
|23    |        network_mul_mul_16s_16s_30_1_1_DSP48_0_U           |network_mul_mul_16s_16s_30_1_1_DSP48_0_56        |     1|
|24    |      network_mul_mul_16s_16s_30_1_1_U84                   |network_mul_mul_16s_16s_30_1_1_46                |     2|
|25    |        network_mul_mul_16s_16s_30_1_1_DSP48_0_U           |network_mul_mul_16s_16s_30_1_1_DSP48_0_55        |     2|
|26    |      network_mul_mul_16s_16s_30_1_1_U85                   |network_mul_mul_16s_16s_30_1_1_47                |     4|
|27    |        network_mul_mul_16s_16s_30_1_1_DSP48_0_U           |network_mul_mul_16s_16s_30_1_1_DSP48_0_54        |     4|
|28    |      network_mul_mul_16s_16s_30_1_1_U86                   |network_mul_mul_16s_16s_30_1_1_48                |     4|
|29    |        network_mul_mul_16s_16s_30_1_1_DSP48_0_U           |network_mul_mul_16s_16s_30_1_1_DSP48_0_53        |     4|
|30    |    grp_depthwise_conv2d_fix_2_fu_449                      |depthwise_conv2d_fix_2                           |   947|
|31    |      network_mul_mul_16s_16s_30_1_1_U45                   |network_mul_mul_16s_16s_30_1_1_22                |     6|
|32    |        network_mul_mul_16s_16s_30_1_1_DSP48_0_U           |network_mul_mul_16s_16s_30_1_1_DSP48_0_40        |     6|
|33    |      network_mul_mul_16s_16s_30_1_1_U46                   |network_mul_mul_16s_16s_30_1_1_23                |     6|
|34    |        network_mul_mul_16s_16s_30_1_1_DSP48_0_U           |network_mul_mul_16s_16s_30_1_1_DSP48_0_39        |     6|
|35    |      network_mul_mul_16s_16s_30_1_1_U47                   |network_mul_mul_16s_16s_30_1_1_24                |     3|
|36    |        network_mul_mul_16s_16s_30_1_1_DSP48_0_U           |network_mul_mul_16s_16s_30_1_1_DSP48_0_38        |     3|
|37    |      network_mul_mul_16s_16s_30_1_1_U48                   |network_mul_mul_16s_16s_30_1_1_25                |     5|
|38    |        network_mul_mul_16s_16s_30_1_1_DSP48_0_U           |network_mul_mul_16s_16s_30_1_1_DSP48_0_37        |     5|
|39    |      network_mul_mul_16s_16s_30_1_1_U49                   |network_mul_mul_16s_16s_30_1_1_26                |     1|
|40    |        network_mul_mul_16s_16s_30_1_1_DSP48_0_U           |network_mul_mul_16s_16s_30_1_1_DSP48_0_36        |     1|
|41    |      network_mul_mul_16s_16s_30_1_1_U50                   |network_mul_mul_16s_16s_30_1_1_27                |     3|
|42    |        network_mul_mul_16s_16s_30_1_1_DSP48_0_U           |network_mul_mul_16s_16s_30_1_1_DSP48_0_35        |     3|
|43    |      network_mul_mul_16s_16s_30_1_1_U51                   |network_mul_mul_16s_16s_30_1_1_28                |    23|
|44    |        network_mul_mul_16s_16s_30_1_1_DSP48_0_U           |network_mul_mul_16s_16s_30_1_1_DSP48_0_34        |    23|
|45    |      network_mul_mul_16s_16s_30_1_1_U52                   |network_mul_mul_16s_16s_30_1_1_29                |    21|
|46    |        network_mul_mul_16s_16s_30_1_1_DSP48_0_U           |network_mul_mul_16s_16s_30_1_1_DSP48_0_33        |    21|
|47    |      network_mux_32_16_1_1_x_U41                          |network_mux_32_16_1_1_x                          |     6|
|48    |      network_mux_32_16_1_1_x_U42                          |network_mux_32_16_1_1_x_30                       |     6|
|49    |      network_mux_32_16_1_1_x_U43                          |network_mux_32_16_1_1_x_31                       |     8|
|50    |      network_mux_32_16_1_1_x_U44                          |network_mux_32_16_1_1_x_32                       |     8|
|51    |    grp_depthwise_conv2d_fix_fu_509                        |depthwise_conv2d_fix                             |   849|
|52    |      network_mul_mul_16s_16s_30_1_1_U10                   |network_mul_mul_16s_16s_30_1_1                   |     5|
|53    |        network_mul_mul_16s_16s_30_1_1_DSP48_0_U           |network_mul_mul_16s_16s_30_1_1_DSP48_0_21        |     5|
|54    |      network_mul_mul_16s_16s_30_1_1_U11                   |network_mul_mul_16s_16s_30_1_1_8                 |     3|
|55    |        network_mul_mul_16s_16s_30_1_1_DSP48_0_U           |network_mul_mul_16s_16s_30_1_1_DSP48_0_20        |     3|
|56    |      network_mul_mul_16s_16s_30_1_1_U12                   |network_mul_mul_16s_16s_30_1_1_9                 |     1|
|57    |        network_mul_mul_16s_16s_30_1_1_DSP48_0_U           |network_mul_mul_16s_16s_30_1_1_DSP48_0_19        |     1|
|58    |      network_mul_mul_16s_16s_30_1_1_U13                   |network_mul_mul_16s_16s_30_1_1_10                |     2|
|59    |        network_mul_mul_16s_16s_30_1_1_DSP48_0_U           |network_mul_mul_16s_16s_30_1_1_DSP48_0_18        |     2|
|60    |      network_mul_mul_16s_16s_30_1_1_U14                   |network_mul_mul_16s_16s_30_1_1_11                |     1|
|61    |        network_mul_mul_16s_16s_30_1_1_DSP48_0_U           |network_mul_mul_16s_16s_30_1_1_DSP48_0_17        |     1|
|62    |      network_mul_mul_16s_16s_30_1_1_U15                   |network_mul_mul_16s_16s_30_1_1_12                |     2|
|63    |        network_mul_mul_16s_16s_30_1_1_DSP48_0_U           |network_mul_mul_16s_16s_30_1_1_DSP48_0_16        |     2|
|64    |      network_mul_mul_16s_16s_30_1_1_U16                   |network_mul_mul_16s_16s_30_1_1_13                |     2|
|65    |        network_mul_mul_16s_16s_30_1_1_DSP48_0_U           |network_mul_mul_16s_16s_30_1_1_DSP48_0_15        |     2|
|66    |      network_mul_mul_16s_16s_30_1_1_U17                   |network_mul_mul_16s_16s_30_1_1_14                |     2|
|67    |        network_mul_mul_16s_16s_30_1_1_DSP48_0_U           |network_mul_mul_16s_16s_30_1_1_DSP48_0           |     2|
|68    |    grp_max_pooling2d_fix16_fu_533                         |max_pooling2d_fix16                              |   658|
|69    |    grp_padding2d_fix16_fu_515                             |padding2d_fix16                                  |   995|
|70    |    grp_pointwise_conv2d_fix_1_fu_560                      |pointwise_conv2d_fix_1                           |   499|
|71    |      SeparableConv2D_1_b_s_U                              |pointwise_conv2d_fix_1_SeparableConv2D_1_b_s     |    46|
|72    |        pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom_U |pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom |    46|
|73    |      network_mac_muladd_5ns_9ns_9s_13_1_1_U68             |network_mac_muladd_5ns_9ns_9s_13_1_1             |    62|
|74    |        network_mac_muladd_5ns_9ns_9s_13_1_1_DSP48_5_U     |network_mac_muladd_5ns_9ns_9s_13_1_1_DSP48_5     |    62|
|75    |    grp_pointwise_conv2d_fix_2_fu_576                      |pointwise_conv2d_fix_2                           |   417|
|76    |      SeparableConv2D_2_b_s_U                              |pointwise_conv2d_fix_2_SeparableConv2D_2_b_s     |    40|
|77    |        pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom_U |pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom |    40|
|78    |      network_mac_muladd_4ns_7ns_7s_10_1_1_U101            |network_mac_muladd_4ns_7ns_7s_10_1_1             |    52|
|79    |        network_mac_muladd_4ns_7ns_7s_10_1_1_DSP48_7_U     |network_mac_muladd_4ns_7ns_7s_10_1_1_DSP48_7     |    52|
|80    |    grp_pointwise_conv2d_fix_3_fu_568                      |pointwise_conv2d_fix_3                           |   535|
|81    |      SeparableConv2D_3_b_s_U                              |pointwise_conv2d_fix_3_SeparableConv2D_3_b_s     |    48|
|82    |        pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom_U |pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom |    48|
|83    |      network_mac_muladd_4ns_9ns_9s_12_1_1_U122            |network_mac_muladd_4ns_9ns_9s_12_1_1             |    55|
|84    |        network_mac_muladd_4ns_9ns_9s_12_1_1_DSP48_11_U    |network_mac_muladd_4ns_9ns_9s_12_1_1_DSP48_11    |    55|
|85    |    grp_pointwise_conv2d_fix_4_fu_554                      |pointwise_conv2d_fix_4                           |   451|
|86    |      network_mac_muladd_11ns_5ns_11s_15_1_1_U130          |network_mac_muladd_11ns_5ns_11s_15_1_1           |    34|
|87    |        network_mac_muladd_11ns_5ns_11s_15_1_1_DSP48_12_U  |network_mac_muladd_11ns_5ns_11s_15_1_1_DSP48_12  |    34|
|88    |    grp_pointwise_conv2d_fix_fu_584                        |pointwise_conv2d_fix                             |   358|
|89    |      SeparableConv2D_0_b_s_U                              |pointwise_conv2d_fix_SeparableConv2D_0_b_s       |    29|
|90    |        pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom_U   |pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom   |    29|
|91    |      network_mul_mul_16s_16s_32_1_1_U25                   |network_mul_mul_16s_16s_32_1_1                   |    37|
|92    |        network_mul_mul_16s_16s_32_1_1_DSP48_2_U           |network_mul_mul_16s_16s_32_1_1_DSP48_2           |    37|
|93    |      network_mux_164_16_1_1_U23                           |network_mux_164_16_1_1                           |    15|
|94    |    grp_up_sampling2d_fix16_fu_592                         |up_sampling2d_fix16                              |   290|
|95    |      network_mac_muladd_8ns_5ns_4ns_12_1_1_U109           |network_mac_muladd_8ns_5ns_4ns_12_1_1            |    49|
|96    |        network_mac_muladd_8ns_5ns_4ns_12_1_1_DSP48_9_U    |network_mac_muladd_8ns_5ns_4ns_12_1_1_DSP48_9    |    49|
|97    |    network_AXILiteS_s_axi_U                               |network_AXILiteS_s_axi                           |    71|
|98    |    sig_buffer_dest_V_U                                    |network_sig_buffer_user_V                        |    21|
|99    |      network_sig_buffer_user_V_ram_U                      |network_sig_buffer_user_V_ram_7                  |    21|
|100   |    sig_buffer_id_V_U                                      |network_sig_buffer_user_V_0                      |    10|
|101   |      network_sig_buffer_user_V_ram_U                      |network_sig_buffer_user_V_ram_6                  |    10|
|102   |    sig_buffer_keep_V_U                                    |network_sig_buffer_keep_V                        |     3|
|103   |      network_sig_buffer_keep_V_ram_U                      |network_sig_buffer_keep_V_ram_5                  |     3|
|104   |    sig_buffer_last_V_U                                    |network_sig_buffer_user_V_1                      |    16|
|105   |      network_sig_buffer_user_V_ram_U                      |network_sig_buffer_user_V_ram_4                  |    16|
|106   |    sig_buffer_strb_V_U                                    |network_sig_buffer_keep_V_2                      |     3|
|107   |      network_sig_buffer_keep_V_ram_U                      |network_sig_buffer_keep_V_ram                    |     3|
|108   |    sig_buffer_user_V_U                                    |network_sig_buffer_user_V_3                      |    10|
|109   |      network_sig_buffer_user_V_ram_U                      |network_sig_buffer_user_V_ram                    |    10|
+------+-----------------------------------------------------------+-------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 2193.469 ; gain = 549.324 ; free physical = 781 ; free virtual = 6699
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 39 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 2193.469 ; gain = 392.746 ; free physical = 852 ; free virtual = 6770
Synthesis Optimization Complete : Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 2193.477 ; gain = 549.324 ; free physical = 852 ; free virtual = 6770
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 613 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2193.477 ; gain = 0.000 ; free physical = 790 ; free virtual = 6708
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 4 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
640 Infos, 199 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:10 ; elapsed = 00:01:13 . Memory (MB): peak = 2193.477 ; gain = 773.836 ; free physical = 979 ; free virtual = 6897
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2193.477 ; gain = 0.000 ; free physical = 985 ; free virtual = 6902
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = da641020d55f3e08
INFO: [Coretcl 2-1174] Renamed 108 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2217.480 ; gain = 0.000 ; free physical = 959 ; free virtual = 6885
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 28 19:50:37 2019...
