# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../W10.srcs/sources_1/imports/Downloads/reg.vhd" \
"../../../../../W10.srcs/sources_1/imports/chapter7_starters/s1r1_tb.vhd" \

# Do not sort compile order
nosort
