// Seed: 742236007
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  inout wire id_26;
  output wire id_25;
  inout wire id_24;
  input wire id_23;
  output wire id_22;
  inout wire id_21;
  input wire id_20;
  input wire id_19;
  input wire id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_27;
endmodule
macromodule module_1 (
    input wand id_0,
    input uwire id_1,
    input wand id_2,
    output uwire id_3,
    input tri id_4,
    output tri1 id_5,
    output wand id_6,
    input supply1 id_7
    , id_11,
    input tri1 id_8,
    input tri0 id_9
);
  assign id_6 = 1'b0;
  wire id_12;
  wire id_13;
  assign id_5 = id_2;
  module_0(
      id_12,
      id_12,
      id_13,
      id_13,
      id_12,
      id_13,
      id_11,
      id_13,
      id_11,
      id_12,
      id_12,
      id_11,
      id_13,
      id_11,
      id_11,
      id_13,
      id_12,
      id_12,
      id_12,
      id_12,
      id_13,
      id_12,
      id_13,
      id_11,
      id_12,
      id_11
  );
endmodule
