TimeQuest Timing Analyzer report for Bootloader
Sat Feb 08 14:24:29 2014
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'PHY_CLK125'
 14. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 16. Slow 1200mV 85C Model Setup: 'PHY_RX_CLOCK_2'
 17. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
 18. Slow 1200mV 85C Model Setup: 'PHY_RX_CLOCK'
 19. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 20. Slow 1200mV 85C Model Hold: 'PHY_RX_CLOCK'
 21. Slow 1200mV 85C Model Hold: 'PHY_RX_CLOCK_2'
 22. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
 23. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 24. Slow 1200mV 85C Model Hold: 'PHY_CLK125'
 25. Slow 1200mV 85C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 26. Slow 1200mV 85C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 27. Slow 1200mV 85C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 28. Slow 1200mV 85C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'PHY_CLK125'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'PHY_RX_CLOCK'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'PHY_RX_CLOCK_2'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Output Enable Times
 40. Minimum Output Enable Times
 41. Output Disable Times
 42. Minimum Output Disable Times
 43. MTBF Summary
 44. Synchronizer Summary
 45. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 46. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 48. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 49. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 50. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 51. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 52. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 53. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 54. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 55. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 56. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 58. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
 59. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
 60. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
 61. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
 62. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
 63. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
 64. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
 65. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
 66. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
 67. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
 68. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
 69. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
 70. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
 71. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
 72. Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
 73. Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
 74. Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
 75. Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
 76. Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
 77. Slow 1200mV 0C Model Fmax Summary
 78. Slow 1200mV 0C Model Setup Summary
 79. Slow 1200mV 0C Model Hold Summary
 80. Slow 1200mV 0C Model Recovery Summary
 81. Slow 1200mV 0C Model Removal Summary
 82. Slow 1200mV 0C Model Minimum Pulse Width Summary
 83. Slow 1200mV 0C Model Setup: 'PHY_CLK125'
 84. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 85. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 86. Slow 1200mV 0C Model Setup: 'PHY_RX_CLOCK_2'
 87. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
 88. Slow 1200mV 0C Model Setup: 'PHY_RX_CLOCK'
 89. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 90. Slow 1200mV 0C Model Hold: 'PHY_RX_CLOCK'
 91. Slow 1200mV 0C Model Hold: 'PHY_RX_CLOCK_2'
 92. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
 93. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 94. Slow 1200mV 0C Model Hold: 'PHY_CLK125'
 95. Slow 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 96. Slow 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 97. Slow 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 98. Slow 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 99. Slow 1200mV 0C Model Minimum Pulse Width: 'PHY_CLK125'
100. Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
101. Slow 1200mV 0C Model Minimum Pulse Width: 'PHY_RX_CLOCK'
102. Slow 1200mV 0C Model Minimum Pulse Width: 'PHY_RX_CLOCK_2'
103. Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
104. Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
105. Setup Times
106. Hold Times
107. Clock to Output Times
108. Minimum Clock to Output Times
109. Output Enable Times
110. Minimum Output Enable Times
111. Output Disable Times
112. Minimum Output Disable Times
113. MTBF Summary
114. Synchronizer Summary
115. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
116. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
117. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
118. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
119. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
120. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
121. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
122. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
123. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
124. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
125. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
126. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
127. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
128. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
129. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
130. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
131. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
132. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
133. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
134. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
135. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
136. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
137. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
138. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
139. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
140. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
141. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
142. Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
143. Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
144. Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
145. Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
146. Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
147. Fast 1200mV 0C Model Setup Summary
148. Fast 1200mV 0C Model Hold Summary
149. Fast 1200mV 0C Model Recovery Summary
150. Fast 1200mV 0C Model Removal Summary
151. Fast 1200mV 0C Model Minimum Pulse Width Summary
152. Fast 1200mV 0C Model Setup: 'PHY_CLK125'
153. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
154. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
155. Fast 1200mV 0C Model Setup: 'PHY_RX_CLOCK_2'
156. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
157. Fast 1200mV 0C Model Setup: 'PHY_RX_CLOCK'
158. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
159. Fast 1200mV 0C Model Hold: 'PHY_RX_CLOCK'
160. Fast 1200mV 0C Model Hold: 'PHY_RX_CLOCK_2'
161. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
162. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
163. Fast 1200mV 0C Model Hold: 'PHY_CLK125'
164. Fast 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
165. Fast 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
166. Fast 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
167. Fast 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
168. Fast 1200mV 0C Model Minimum Pulse Width: 'PHY_CLK125'
169. Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
170. Fast 1200mV 0C Model Minimum Pulse Width: 'PHY_RX_CLOCK'
171. Fast 1200mV 0C Model Minimum Pulse Width: 'PHY_RX_CLOCK_2'
172. Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
173. Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
174. Setup Times
175. Hold Times
176. Clock to Output Times
177. Minimum Clock to Output Times
178. Output Enable Times
179. Minimum Output Enable Times
180. Output Disable Times
181. Minimum Output Disable Times
182. MTBF Summary
183. Synchronizer Summary
184. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
185. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
186. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
187. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
188. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
189. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
190. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
191. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
192. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
193. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
194. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
195. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
196. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
197. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
198. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
199. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
200. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
201. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
202. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
203. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
204. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
205. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
206. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
207. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
208. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
209. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
210. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
211. Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
212. Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
213. Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
214. Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
215. Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
216. Multicorner Timing Analysis Summary
217. Setup Times
218. Hold Times
219. Clock to Output Times
220. Minimum Clock to Output Times
221. Board Trace Model Assignments
222. Input Transition Times
223. Signal Integrity Metrics (Slow 1200mv 0c Model)
224. Signal Integrity Metrics (Slow 1200mv 85c Model)
225. Signal Integrity Metrics (Fast 1200mv 0c Model)
226. Setup Transfers
227. Hold Transfers
228. Recovery Transfers
229. Removal Transfers
230. Report TCCS
231. Report RSKM
232. Unconstrained Paths
233. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; Bootloader                                         ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C8                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------+
; SDC File List                                      ;
+----------------+--------+--------------------------+
; SDC File Path  ; Status ; Read at                  ;
+----------------+--------+--------------------------+
; Bootloader.sdc ; OK     ; Sat Feb 08 14:24:26 2014 ;
+----------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period  ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master     ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+--------------------------------------------------------+----------------------------------------------------------+
; PHY_CLK125                                           ; Base      ; 8.000   ; 125.0 MHz ; 0.000 ; 4.000   ;            ;           ;             ;       ;        ;           ;            ;          ;            ;                                                        ; { PHY_CLK125 }                                           ;
; PHY_RX_CLOCK                                         ; Base      ; 40.000  ; 25.0 MHz  ; 0.000 ; 20.000  ;            ;           ;             ;       ;        ;           ;            ;          ;            ;                                                        ; { PHY_RX_CLOCK }                                         ;
; PHY_RX_CLOCK_2                                       ; Base      ; 80.000  ; 12.5 MHz  ; 0.000 ; 40.000  ;            ;           ;             ;       ;        ;           ;            ;          ;            ;                                                        ; { PHY_RX_CLOCK_2 }                                       ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 40.000  ; 25.0 MHz  ; 0.000 ; 20.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; PHY_CLK125 ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 80.000  ; 12.5 MHz  ; 0.000 ; 40.000  ; 50.00      ; 10        ; 1           ;       ;        ;           ;            ; false    ; PHY_CLK125 ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[2] } ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 400.000 ; 2.5 MHz   ; 0.000 ; 200.000 ; 50.00      ; 50        ; 1           ;       ;        ;           ;            ; false    ; PHY_CLK125 ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[3] } ;
+------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+--------------------------------------------------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                  ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note                                                          ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; 42.51 MHz  ; 40.0 MHz        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin)                ;
; 68.34 MHz  ; 68.34 MHz       ; PHY_RX_CLOCK_2                                       ;                                                               ;
; 74.65 MHz  ; 74.65 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;                                                               ;
; 147.65 MHz ; 147.65 MHz      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;                                                               ;
; 232.56 MHz ; 232.56 MHz      ; PHY_RX_CLOCK                                         ;                                                               ;
; 264.34 MHz ; 250.0 MHz       ; PHY_CLK125                                           ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PHY_CLK125                                           ; 4.217  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.237  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 13.654 ; 0.000         ;
; PHY_RX_CLOCK_2                                       ; 32.684 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 35.183 ; 0.000         ;
; PHY_RX_CLOCK                                         ; 35.700 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.320 ; 0.000         ;
; PHY_RX_CLOCK                                         ; 0.407 ; 0.000         ;
; PHY_RX_CLOCK_2                                       ; 0.430 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.444 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.445 ; 0.000         ;
; PHY_CLK125                                           ; 0.454 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 17.116 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 37.629 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.119  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 41.629 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; PHY_CLK125                                           ; 3.748   ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.634   ; 0.000         ;
; PHY_RX_CLOCK                                         ; 19.739  ; 0.000         ;
; PHY_RX_CLOCK_2                                       ; 39.675  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.677  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 199.675 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PHY_CLK125'                                                                     ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; 4.217 ; HB_counter[0]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.696      ;
; 4.247 ; HB_counter[0]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.666      ;
; 4.363 ; HB_counter[0]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.550      ;
; 4.370 ; HB_counter[2]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.543      ;
; 4.393 ; HB_counter[0]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.520      ;
; 4.465 ; HB_counter[1]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.448      ;
; 4.481 ; HB_counter[1]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.432      ;
; 4.509 ; HB_counter[0]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.404      ;
; 4.512 ; HB_counter[4]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.401      ;
; 4.516 ; HB_counter[2]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.397      ;
; 4.539 ; HB_counter[0]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.374      ;
; 4.546 ; HB_counter[2]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.367      ;
; 4.603 ; HB_counter[3]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.310      ;
; 4.611 ; HB_counter[1]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.302      ;
; 4.627 ; HB_counter[1]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.286      ;
; 4.629 ; HB_counter[3]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.284      ;
; 4.655 ; HB_counter[0]  ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.258      ;
; 4.658 ; HB_counter[6]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.255      ;
; 4.658 ; HB_counter[4]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.255      ;
; 4.662 ; HB_counter[2]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.251      ;
; 4.685 ; HB_counter[0]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.228      ;
; 4.688 ; HB_counter[4]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.225      ;
; 4.692 ; HB_counter[2]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.221      ;
; 4.749 ; HB_counter[3]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.164      ;
; 4.756 ; HB_counter[5]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.157      ;
; 4.757 ; HB_counter[1]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.156      ;
; 4.772 ; HB_counter[5]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.141      ;
; 4.773 ; HB_counter[1]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.140      ;
; 4.775 ; HB_counter[3]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.138      ;
; 4.801 ; HB_counter[0]  ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.112      ;
; 4.804 ; HB_counter[6]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.109      ;
; 4.804 ; HB_counter[4]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.109      ;
; 4.807 ; HB_counter[8]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.106      ;
; 4.808 ; HB_counter[2]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.105      ;
; 4.831 ; HB_counter[0]  ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.082      ;
; 4.834 ; HB_counter[6]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.079      ;
; 4.834 ; HB_counter[4]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.079      ;
; 4.838 ; HB_counter[2]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.075      ;
; 4.895 ; HB_counter[3]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.018      ;
; 4.902 ; HB_counter[7]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.011      ;
; 4.902 ; HB_counter[5]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.011      ;
; 4.903 ; HB_counter[1]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.010      ;
; 4.918 ; HB_counter[7]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.995      ;
; 4.918 ; HB_counter[5]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.995      ;
; 4.919 ; HB_counter[1]  ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.994      ;
; 4.921 ; HB_counter[3]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.992      ;
; 4.947 ; HB_counter[0]  ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.966      ;
; 4.950 ; HB_counter[6]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.963      ;
; 4.950 ; HB_counter[4]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.963      ;
; 4.953 ; HB_counter[8]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.960      ;
; 4.954 ; HB_counter[10] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.959      ;
; 4.954 ; HB_counter[2]  ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.959      ;
; 4.977 ; HB_counter[0]  ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.936      ;
; 4.980 ; HB_counter[6]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.933      ;
; 4.980 ; HB_counter[4]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.933      ;
; 4.983 ; HB_counter[8]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.930      ;
; 4.984 ; HB_counter[2]  ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.929      ;
; 5.041 ; HB_counter[3]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.872      ;
; 5.048 ; HB_counter[9]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.865      ;
; 5.048 ; HB_counter[7]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.865      ;
; 5.048 ; HB_counter[5]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.865      ;
; 5.049 ; HB_counter[1]  ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.864      ;
; 5.064 ; HB_counter[9]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.849      ;
; 5.064 ; HB_counter[7]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.849      ;
; 5.064 ; HB_counter[5]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.849      ;
; 5.065 ; HB_counter[1]  ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.848      ;
; 5.067 ; HB_counter[3]  ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.846      ;
; 5.089 ; HB_counter[0]  ; HB_counter[12] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.092     ; 2.820      ;
; 5.096 ; HB_counter[6]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.817      ;
; 5.096 ; HB_counter[4]  ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.817      ;
; 5.099 ; HB_counter[8]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.814      ;
; 5.100 ; HB_counter[10] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.813      ;
; 5.100 ; HB_counter[2]  ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.813      ;
; 5.101 ; HB_counter[12] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.812      ;
; 5.123 ; HB_counter[0]  ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.790      ;
; 5.126 ; HB_counter[6]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.787      ;
; 5.126 ; HB_counter[4]  ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.787      ;
; 5.129 ; HB_counter[8]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.784      ;
; 5.130 ; HB_counter[10] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.783      ;
; 5.130 ; HB_counter[2]  ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.783      ;
; 5.187 ; HB_counter[3]  ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.726      ;
; 5.194 ; HB_counter[9]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.719      ;
; 5.194 ; HB_counter[7]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.719      ;
; 5.194 ; HB_counter[5]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.719      ;
; 5.195 ; HB_counter[11] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.718      ;
; 5.195 ; HB_counter[1]  ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.718      ;
; 5.210 ; HB_counter[9]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.703      ;
; 5.210 ; HB_counter[7]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.703      ;
; 5.210 ; HB_counter[5]  ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.703      ;
; 5.211 ; HB_counter[11] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.702      ;
; 5.211 ; HB_counter[1]  ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.702      ;
; 5.213 ; HB_counter[3]  ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.700      ;
; 5.235 ; HB_counter[0]  ; HB_counter[10] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.092     ; 2.674      ;
; 5.239 ; HB_counter[14] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.092     ; 2.670      ;
; 5.242 ; HB_counter[6]  ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.671      ;
; 5.242 ; HB_counter[4]  ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.671      ;
; 5.245 ; HB_counter[8]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.668      ;
; 5.246 ; HB_counter[10] ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.667      ;
; 5.246 ; HB_counter[2]  ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.667      ;
; 5.247 ; HB_counter[12] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.666      ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------+-------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                             ; To Node     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------+-------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 8.237 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6] ; address[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.225     ; 11.539     ;
; 8.237 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6] ; address[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.225     ; 11.539     ;
; 8.237 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6] ; address[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.225     ; 11.539     ;
; 8.237 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6] ; address[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.225     ; 11.539     ;
; 8.237 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6] ; address[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.225     ; 11.539     ;
; 8.237 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6] ; address[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.225     ; 11.539     ;
; 8.237 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6] ; address[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.225     ; 11.539     ;
; 8.237 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6] ; address[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.225     ; 11.539     ;
; 8.237 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6] ; address[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.225     ; 11.539     ;
; 8.237 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6] ; address[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.225     ; 11.539     ;
; 8.576 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2] ; address[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 11.209     ;
; 8.576 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2] ; address[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 11.209     ;
; 8.576 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2] ; address[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 11.209     ;
; 8.576 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2] ; address[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 11.209     ;
; 8.576 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2] ; address[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 11.209     ;
; 8.576 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2] ; address[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 11.209     ;
; 8.576 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2] ; address[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 11.209     ;
; 8.576 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2] ; address[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 11.209     ;
; 8.576 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2] ; address[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 11.209     ;
; 8.576 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2] ; address[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 11.209     ;
; 8.596 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1] ; address[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 11.189     ;
; 8.596 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1] ; address[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 11.189     ;
; 8.596 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1] ; address[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 11.189     ;
; 8.596 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1] ; address[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 11.189     ;
; 8.596 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1] ; address[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 11.189     ;
; 8.596 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1] ; address[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 11.189     ;
; 8.596 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1] ; address[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 11.189     ;
; 8.596 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1] ; address[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 11.189     ;
; 8.596 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1] ; address[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 11.189     ;
; 8.596 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1] ; address[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 11.189     ;
; 8.683 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4] ; address[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 11.102     ;
; 8.683 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4] ; address[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 11.102     ;
; 8.683 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4] ; address[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 11.102     ;
; 8.683 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4] ; address[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 11.102     ;
; 8.683 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4] ; address[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 11.102     ;
; 8.683 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4] ; address[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 11.102     ;
; 8.683 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4] ; address[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 11.102     ;
; 8.683 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4] ; address[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 11.102     ;
; 8.683 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4] ; address[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 11.102     ;
; 8.683 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4] ; address[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 11.102     ;
; 8.738 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0] ; address[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 11.047     ;
; 8.738 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0] ; address[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 11.047     ;
; 8.738 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0] ; address[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 11.047     ;
; 8.738 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0] ; address[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 11.047     ;
; 8.738 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0] ; address[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 11.047     ;
; 8.738 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0] ; address[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 11.047     ;
; 8.738 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0] ; address[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 11.047     ;
; 8.738 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0] ; address[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 11.047     ;
; 8.738 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0] ; address[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 11.047     ;
; 8.738 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0] ; address[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 11.047     ;
; 8.751 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; address[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.225     ; 11.025     ;
; 8.751 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; address[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.225     ; 11.025     ;
; 8.751 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; address[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.225     ; 11.025     ;
; 8.751 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; address[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.225     ; 11.025     ;
; 8.751 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; address[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.225     ; 11.025     ;
; 8.751 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; address[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.225     ; 11.025     ;
; 8.751 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; address[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.225     ; 11.025     ;
; 8.751 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; address[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.225     ; 11.025     ;
; 8.751 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; address[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.225     ; 11.025     ;
; 8.751 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; address[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.225     ; 11.025     ;
; 8.762 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3] ; address[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 11.023     ;
; 8.762 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3] ; address[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 11.023     ;
; 8.762 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3] ; address[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 11.023     ;
; 8.762 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3] ; address[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 11.023     ;
; 8.762 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3] ; address[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 11.023     ;
; 8.762 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3] ; address[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 11.023     ;
; 8.762 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3] ; address[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 11.023     ;
; 8.762 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3] ; address[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 11.023     ;
; 8.762 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3] ; address[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 11.023     ;
; 8.762 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3] ; address[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 11.023     ;
; 8.807 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5] ; address[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 10.978     ;
; 8.807 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5] ; address[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 10.978     ;
; 8.807 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5] ; address[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 10.978     ;
; 8.807 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5] ; address[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 10.978     ;
; 8.807 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5] ; address[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 10.978     ;
; 8.807 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5] ; address[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 10.978     ;
; 8.807 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5] ; address[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 10.978     ;
; 8.807 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5] ; address[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 10.978     ;
; 8.807 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5] ; address[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 10.978     ;
; 8.807 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5] ; address[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 10.978     ;
; 8.820 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6] ; address[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 10.965     ;
; 8.820 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6] ; address[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 10.965     ;
; 8.820 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6] ; address[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 10.965     ;
; 8.820 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6] ; address[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 10.965     ;
; 8.820 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6] ; address[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 10.965     ;
; 8.820 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6] ; address[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 10.965     ;
; 8.820 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6] ; address[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 10.965     ;
; 8.820 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6] ; address[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 10.965     ;
; 8.820 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6] ; address[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 10.965     ;
; 8.820 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6] ; address[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 10.965     ;
; 8.987 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2] ; address[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.225     ; 10.789     ;
; 8.987 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2] ; address[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.225     ; 10.789     ;
; 8.987 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2] ; address[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.225     ; 10.789     ;
; 8.987 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2] ; address[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.225     ; 10.789     ;
; 8.987 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2] ; address[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.225     ; 10.789     ;
; 8.987 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2] ; address[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.225     ; 10.789     ;
; 8.987 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2] ; address[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.225     ; 10.789     ;
; 8.987 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2] ; address[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.225     ; 10.789     ;
; 8.987 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2] ; address[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.225     ; 10.789     ;
; 8.987 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2] ; address[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.225     ; 10.789     ;
+-------+-------------------------------------------------------------------------------------------------------+-------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                       ;
+--------+------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 13.654 ; send_more  ; temp_MAC[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 6.148      ;
; 13.654 ; send_more  ; temp_MAC[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 6.148      ;
; 13.654 ; send_more  ; temp_MAC[35] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 6.148      ;
; 13.654 ; send_more  ; temp_MAC[43] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 6.148      ;
; 13.654 ; send_more  ; temp_MAC[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 6.148      ;
; 13.654 ; send_more  ; temp_MAC[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 6.148      ;
; 13.654 ; send_more  ; temp_MAC[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 6.148      ;
; 13.654 ; send_more  ; temp_MAC[36] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 6.148      ;
; 13.936 ; erase_done ; temp_MAC[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.213     ; 5.852      ;
; 13.936 ; erase_done ; temp_MAC[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.213     ; 5.852      ;
; 13.936 ; erase_done ; temp_MAC[35] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.213     ; 5.852      ;
; 13.936 ; erase_done ; temp_MAC[43] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.213     ; 5.852      ;
; 13.936 ; erase_done ; temp_MAC[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.213     ; 5.852      ;
; 13.936 ; erase_done ; temp_MAC[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.213     ; 5.852      ;
; 13.936 ; erase_done ; temp_MAC[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.213     ; 5.852      ;
; 13.936 ; erase_done ; temp_MAC[36] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.213     ; 5.852      ;
; 13.953 ; send_more  ; temp_MAC[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 5.849      ;
; 13.953 ; send_more  ; temp_MAC[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 5.849      ;
; 13.953 ; send_more  ; temp_MAC[32] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 5.849      ;
; 13.953 ; send_more  ; temp_MAC[40] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 5.849      ;
; 13.953 ; send_more  ; temp_MAC[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 5.849      ;
; 13.953 ; send_more  ; temp_MAC[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 5.849      ;
; 13.953 ; send_more  ; temp_MAC[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 5.849      ;
; 13.953 ; send_more  ; temp_MAC[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 5.849      ;
; 13.953 ; send_more  ; temp_MAC[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 5.849      ;
; 13.970 ; send_more  ; temp_MAC[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.212     ; 5.819      ;
; 13.970 ; send_more  ; temp_MAC[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.212     ; 5.819      ;
; 13.970 ; send_more  ; temp_MAC[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.212     ; 5.819      ;
; 13.970 ; send_more  ; temp_MAC[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.212     ; 5.819      ;
; 14.235 ; erase_done ; temp_MAC[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.213     ; 5.553      ;
; 14.235 ; erase_done ; temp_MAC[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.213     ; 5.553      ;
; 14.235 ; erase_done ; temp_MAC[32] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.213     ; 5.553      ;
; 14.235 ; erase_done ; temp_MAC[40] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.213     ; 5.553      ;
; 14.235 ; erase_done ; temp_MAC[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.213     ; 5.553      ;
; 14.235 ; erase_done ; temp_MAC[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.213     ; 5.553      ;
; 14.235 ; erase_done ; temp_MAC[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.213     ; 5.553      ;
; 14.235 ; erase_done ; temp_MAC[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.213     ; 5.553      ;
; 14.235 ; erase_done ; temp_MAC[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.213     ; 5.553      ;
; 14.252 ; erase_done ; temp_MAC[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.226     ; 5.523      ;
; 14.252 ; erase_done ; temp_MAC[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.226     ; 5.523      ;
; 14.252 ; erase_done ; temp_MAC[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.226     ; 5.523      ;
; 14.252 ; erase_done ; temp_MAC[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.226     ; 5.523      ;
; 14.340 ; send_more  ; temp_IP[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.196     ; 5.465      ;
; 14.340 ; send_more  ; temp_IP[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.196     ; 5.465      ;
; 14.340 ; send_more  ; temp_IP[16]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.196     ; 5.465      ;
; 14.340 ; send_more  ; temp_IP[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.196     ; 5.465      ;
; 14.340 ; send_more  ; temp_IP[15]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.196     ; 5.465      ;
; 14.340 ; send_more  ; temp_IP[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.196     ; 5.465      ;
; 14.340 ; send_more  ; temp_IP[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.196     ; 5.465      ;
; 14.340 ; send_more  ; temp_IP[17]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.196     ; 5.465      ;
; 14.359 ; send_more  ; temp_IP[24]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.194     ; 5.448      ;
; 14.359 ; send_more  ; temp_IP[23]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.194     ; 5.448      ;
; 14.359 ; send_more  ; temp_IP[31]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.194     ; 5.448      ;
; 14.359 ; send_more  ; temp_IP[28]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.194     ; 5.448      ;
; 14.359 ; send_more  ; temp_IP[25]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.194     ; 5.448      ;
; 14.361 ; send_more  ; temp_IP[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.195     ; 5.445      ;
; 14.361 ; send_more  ; temp_IP[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.195     ; 5.445      ;
; 14.361 ; send_more  ; temp_IP[18]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.195     ; 5.445      ;
; 14.361 ; send_more  ; temp_IP[26]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.195     ; 5.445      ;
; 14.361 ; send_more  ; temp_IP[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.195     ; 5.445      ;
; 14.361 ; send_more  ; temp_IP[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.195     ; 5.445      ;
; 14.361 ; send_more  ; temp_IP[19]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.195     ; 5.445      ;
; 14.361 ; send_more  ; temp_IP[27]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.195     ; 5.445      ;
; 14.361 ; send_more  ; temp_IP[12]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.195     ; 5.445      ;
; 14.361 ; send_more  ; temp_IP[20]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.195     ; 5.445      ;
; 14.364 ; send_more  ; temp_MAC[42] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.217     ; 5.420      ;
; 14.364 ; send_more  ; temp_MAC[39] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.217     ; 5.420      ;
; 14.364 ; send_more  ; temp_MAC[47] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.217     ; 5.420      ;
; 14.364 ; send_more  ; temp_MAC[44] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.217     ; 5.420      ;
; 14.364 ; send_more  ; temp_MAC[46] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.217     ; 5.420      ;
; 14.372 ; send_more  ; temp_MAC[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.218     ; 5.411      ;
; 14.372 ; send_more  ; temp_MAC[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.218     ; 5.411      ;
; 14.372 ; send_more  ; temp_MAC[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.218     ; 5.411      ;
; 14.372 ; send_more  ; temp_MAC[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.218     ; 5.411      ;
; 14.372 ; send_more  ; temp_MAC[37] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.218     ; 5.411      ;
; 14.372 ; send_more  ; temp_MAC[45] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.218     ; 5.411      ;
; 14.372 ; send_more  ; temp_MAC[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.218     ; 5.411      ;
; 14.372 ; send_more  ; temp_MAC[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.218     ; 5.411      ;
; 14.372 ; send_more  ; temp_MAC[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.218     ; 5.411      ;
; 14.372 ; send_more  ; temp_MAC[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.218     ; 5.411      ;
; 14.372 ; send_more  ; temp_MAC[38] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.218     ; 5.411      ;
; 14.417 ; send_more  ; temp_MAC[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.212     ; 5.372      ;
; 14.417 ; send_more  ; temp_MAC[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.212     ; 5.372      ;
; 14.417 ; send_more  ; temp_MAC[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.212     ; 5.372      ;
; 14.417 ; send_more  ; temp_MAC[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.212     ; 5.372      ;
; 14.417 ; send_more  ; temp_MAC[33] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.212     ; 5.372      ;
; 14.417 ; send_more  ; temp_MAC[41] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.212     ; 5.372      ;
; 14.417 ; send_more  ; temp_MAC[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.212     ; 5.372      ;
; 14.417 ; send_more  ; temp_MAC[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.212     ; 5.372      ;
; 14.417 ; send_more  ; temp_MAC[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.212     ; 5.372      ;
; 14.417 ; send_more  ; temp_MAC[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.212     ; 5.372      ;
; 14.417 ; send_more  ; temp_MAC[34] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.212     ; 5.372      ;
; 14.430 ; send_more  ; temp_IP[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.192     ; 5.379      ;
; 14.430 ; send_more  ; temp_IP[13]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.192     ; 5.379      ;
; 14.430 ; send_more  ; temp_IP[21]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.192     ; 5.379      ;
; 14.430 ; send_more  ; temp_IP[29]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.192     ; 5.379      ;
; 14.430 ; send_more  ; temp_IP[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.192     ; 5.379      ;
; 14.430 ; send_more  ; temp_IP[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.192     ; 5.379      ;
; 14.430 ; send_more  ; temp_IP[14]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.192     ; 5.379      ;
; 14.430 ; send_more  ; temp_IP[22]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.192     ; 5.379      ;
+--------+------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PHY_RX_CLOCK_2'                                                                             ;
+--------+----------------+----------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node              ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+----------------------+----------------+----------------+--------------+------------+------------+
; 32.684 ; PHY_output[59] ; IP_to_write[18]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.148     ; 7.169      ;
; 32.684 ; PHY_output[59] ; IP_to_write[11]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.148     ; 7.169      ;
; 32.684 ; PHY_output[59] ; IP_to_write[9]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.148     ; 7.169      ;
; 32.684 ; PHY_output[59] ; IP_to_write[12]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.148     ; 7.169      ;
; 32.684 ; PHY_output[59] ; IP_to_write[20]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.148     ; 7.169      ;
; 32.715 ; PHY_output[59] ; PHY_Rx_state.ERASE   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.144     ; 7.142      ;
; 32.718 ; PHY_output[59] ; PHY_Rx_state.READMAC ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.144     ; 7.139      ;
; 32.718 ; PHY_output[43] ; IP_to_write[18]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.149     ; 7.134      ;
; 32.718 ; PHY_output[43] ; IP_to_write[11]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.149     ; 7.134      ;
; 32.718 ; PHY_output[43] ; IP_to_write[9]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.149     ; 7.134      ;
; 32.718 ; PHY_output[43] ; IP_to_write[12]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.149     ; 7.134      ;
; 32.718 ; PHY_output[43] ; IP_to_write[20]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.149     ; 7.134      ;
; 32.749 ; PHY_output[43] ; PHY_Rx_state.ERASE   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.145     ; 7.107      ;
; 32.752 ; PHY_output[43] ; PHY_Rx_state.READMAC ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.145     ; 7.104      ;
; 32.850 ; PHY_output[59] ; IP_to_write[4]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.164     ; 6.987      ;
; 32.850 ; PHY_output[59] ; IP_to_write[3]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.164     ; 6.987      ;
; 32.850 ; PHY_output[59] ; IP_to_write[2]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.164     ; 6.987      ;
; 32.850 ; PHY_output[59] ; IP_to_write[1]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.164     ; 6.987      ;
; 32.850 ; PHY_output[59] ; IP_to_write[10]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.164     ; 6.987      ;
; 32.877 ; PHY_output[1]  ; data_match           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.196     ; 6.928      ;
; 32.881 ; PHY_output[2]  ; data_match           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.196     ; 6.924      ;
; 32.884 ; PHY_output[43] ; IP_to_write[4]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.165     ; 6.952      ;
; 32.884 ; PHY_output[43] ; IP_to_write[3]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.165     ; 6.952      ;
; 32.884 ; PHY_output[43] ; IP_to_write[2]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.165     ; 6.952      ;
; 32.884 ; PHY_output[43] ; IP_to_write[1]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.165     ; 6.952      ;
; 32.884 ; PHY_output[43] ; IP_to_write[10]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.165     ; 6.952      ;
; 32.914 ; PHY_output[59] ; IP_to_write[5]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.146     ; 6.941      ;
; 32.914 ; PHY_output[59] ; IP_to_write[6]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.146     ; 6.941      ;
; 32.914 ; PHY_output[59] ; IP_to_write[7]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.146     ; 6.941      ;
; 32.914 ; PHY_output[59] ; IP_to_write[8]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.146     ; 6.941      ;
; 32.917 ; PHY_output[59] ; IP_to_write[16]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.147     ; 6.937      ;
; 32.917 ; PHY_output[59] ; IP_to_write[15]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.147     ; 6.937      ;
; 32.917 ; PHY_output[59] ; IP_to_write[13]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.147     ; 6.937      ;
; 32.945 ; PHY_output[52] ; IP_to_write[18]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.148     ; 6.908      ;
; 32.945 ; PHY_output[52] ; IP_to_write[11]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.148     ; 6.908      ;
; 32.945 ; PHY_output[52] ; IP_to_write[9]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.148     ; 6.908      ;
; 32.945 ; PHY_output[52] ; IP_to_write[12]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.148     ; 6.908      ;
; 32.945 ; PHY_output[52] ; IP_to_write[20]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.148     ; 6.908      ;
; 32.948 ; PHY_output[43] ; IP_to_write[5]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.147     ; 6.906      ;
; 32.948 ; PHY_output[43] ; IP_to_write[6]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.147     ; 6.906      ;
; 32.948 ; PHY_output[43] ; IP_to_write[7]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.147     ; 6.906      ;
; 32.948 ; PHY_output[43] ; IP_to_write[8]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.147     ; 6.906      ;
; 32.951 ; PHY_output[43] ; IP_to_write[16]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.148     ; 6.902      ;
; 32.951 ; PHY_output[43] ; IP_to_write[15]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.148     ; 6.902      ;
; 32.951 ; PHY_output[43] ; IP_to_write[13]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.148     ; 6.902      ;
; 32.961 ; PHY_output[53] ; IP_to_write[18]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.147     ; 6.893      ;
; 32.961 ; PHY_output[53] ; IP_to_write[11]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.147     ; 6.893      ;
; 32.961 ; PHY_output[53] ; IP_to_write[9]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.147     ; 6.893      ;
; 32.961 ; PHY_output[53] ; IP_to_write[12]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.147     ; 6.893      ;
; 32.961 ; PHY_output[53] ; IP_to_write[20]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.147     ; 6.893      ;
; 32.976 ; PHY_output[52] ; PHY_Rx_state.ERASE   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.144     ; 6.881      ;
; 32.979 ; PHY_output[52] ; PHY_Rx_state.READMAC ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.144     ; 6.878      ;
; 32.992 ; PHY_output[53] ; PHY_Rx_state.ERASE   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.143     ; 6.866      ;
; 32.995 ; PHY_output[53] ; PHY_Rx_state.READMAC ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.143     ; 6.863      ;
; 33.034 ; PHY_output[59] ; PHY_Rx_state.WRITEIP ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.144     ; 6.823      ;
; 33.045 ; PHY_output[5]  ; data_match           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.157     ; 6.799      ;
; 33.063 ; PHY_output[6]  ; data_match           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.157     ; 6.781      ;
; 33.068 ; PHY_output[43] ; PHY_Rx_state.WRITEIP ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.145     ; 6.788      ;
; 33.082 ; PHY_output[59] ; PHY_Rx_state.READIP  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.136     ; 6.783      ;
; 33.098 ; PHY_output[45] ; IP_to_write[18]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.149     ; 6.754      ;
; 33.098 ; PHY_output[45] ; IP_to_write[11]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.149     ; 6.754      ;
; 33.098 ; PHY_output[45] ; IP_to_write[9]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.149     ; 6.754      ;
; 33.098 ; PHY_output[45] ; IP_to_write[12]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.149     ; 6.754      ;
; 33.098 ; PHY_output[45] ; IP_to_write[20]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.149     ; 6.754      ;
; 33.111 ; PHY_output[52] ; IP_to_write[4]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.164     ; 6.726      ;
; 33.111 ; PHY_output[52] ; IP_to_write[3]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.164     ; 6.726      ;
; 33.111 ; PHY_output[52] ; IP_to_write[2]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.164     ; 6.726      ;
; 33.111 ; PHY_output[52] ; IP_to_write[1]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.164     ; 6.726      ;
; 33.111 ; PHY_output[52] ; IP_to_write[10]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.164     ; 6.726      ;
; 33.116 ; PHY_output[43] ; PHY_Rx_state.READIP  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.137     ; 6.748      ;
; 33.127 ; PHY_output[53] ; IP_to_write[4]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.163     ; 6.711      ;
; 33.127 ; PHY_output[53] ; IP_to_write[3]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.163     ; 6.711      ;
; 33.127 ; PHY_output[53] ; IP_to_write[2]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.163     ; 6.711      ;
; 33.127 ; PHY_output[53] ; IP_to_write[1]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.163     ; 6.711      ;
; 33.127 ; PHY_output[53] ; IP_to_write[10]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.163     ; 6.711      ;
; 33.129 ; PHY_output[45] ; PHY_Rx_state.ERASE   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.145     ; 6.727      ;
; 33.132 ; PHY_output[45] ; PHY_Rx_state.READMAC ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.145     ; 6.724      ;
; 33.133 ; PHY_output[59] ; read_MAC             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.144     ; 6.724      ;
; 33.138 ; PHY_output[3]  ; data_match           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.196     ; 6.667      ;
; 33.167 ; PHY_output[43] ; read_MAC             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.145     ; 6.689      ;
; 33.175 ; PHY_output[52] ; IP_to_write[5]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.146     ; 6.680      ;
; 33.175 ; PHY_output[52] ; IP_to_write[6]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.146     ; 6.680      ;
; 33.175 ; PHY_output[52] ; IP_to_write[7]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.146     ; 6.680      ;
; 33.175 ; PHY_output[52] ; IP_to_write[8]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.146     ; 6.680      ;
; 33.178 ; PHY_output[52] ; IP_to_write[16]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.147     ; 6.676      ;
; 33.178 ; PHY_output[52] ; IP_to_write[15]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.147     ; 6.676      ;
; 33.178 ; PHY_output[52] ; IP_to_write[13]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.147     ; 6.676      ;
; 33.191 ; PHY_output[53] ; IP_to_write[5]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.145     ; 6.665      ;
; 33.191 ; PHY_output[53] ; IP_to_write[6]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.145     ; 6.665      ;
; 33.191 ; PHY_output[53] ; IP_to_write[7]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.145     ; 6.665      ;
; 33.191 ; PHY_output[53] ; IP_to_write[8]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.145     ; 6.665      ;
; 33.194 ; PHY_output[53] ; IP_to_write[16]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.146     ; 6.661      ;
; 33.194 ; PHY_output[53] ; IP_to_write[15]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.146     ; 6.661      ;
; 33.194 ; PHY_output[53] ; IP_to_write[13]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.146     ; 6.661      ;
; 33.203 ; PHY_output[59] ; IP_to_write[31]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.149     ; 6.649      ;
; 33.203 ; PHY_output[59] ; IP_to_write[19]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.149     ; 6.649      ;
; 33.203 ; PHY_output[59] ; IP_to_write[17]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.149     ; 6.649      ;
; 33.203 ; PHY_output[59] ; IP_to_write[14]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.149     ; 6.649      ;
; 33.203 ; PHY_output[59] ; IP_to_write[29]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.149     ; 6.649      ;
; 33.203 ; PHY_output[59] ; IP_to_write[30]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.149     ; 6.649      ;
+--------+----------------+----------------------+----------------+----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                 ;
+---------+-----------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                         ; To Node                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 35.183  ; read_PHY                          ; MDIO:MDIO_inst|address2[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.276     ; 4.542      ;
; 35.242  ; read_PHY                          ; MDIO:MDIO_inst|address2[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.276     ; 4.483      ;
; 35.479  ; write_PHY                         ; MDIO:MDIO_inst|loop_count[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.271     ; 4.251      ;
; 35.479  ; write_PHY                         ; MDIO:MDIO_inst|loop_count[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.271     ; 4.251      ;
; 35.479  ; write_PHY                         ; MDIO:MDIO_inst|loop_count[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.271     ; 4.251      ;
; 35.479  ; write_PHY                         ; MDIO:MDIO_inst|loop_count[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.271     ; 4.251      ;
; 35.479  ; write_PHY                         ; MDIO:MDIO_inst|loop_count[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.271     ; 4.251      ;
; 35.563  ; read_PHY                          ; MDIO:MDIO_inst|address2[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.276     ; 4.162      ;
; 35.764  ; read_PHY                          ; MDIO:MDIO_inst|preamble2[0]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.276     ; 3.961      ;
; 35.764  ; read_PHY                          ; MDIO:MDIO_inst|preamble2[1]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.276     ; 3.961      ;
; 35.764  ; read_PHY                          ; MDIO:MDIO_inst|preamble2[2]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.276     ; 3.961      ;
; 35.764  ; read_PHY                          ; MDIO:MDIO_inst|preamble2[3]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.276     ; 3.961      ;
; 35.764  ; read_PHY                          ; MDIO:MDIO_inst|preamble2[4]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.276     ; 3.961      ;
; 35.764  ; read_PHY                          ; MDIO:MDIO_inst|preamble2[5]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.276     ; 3.961      ;
; 35.768  ; write_PHY                         ; MDIO:MDIO_inst|preamble[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.279     ; 3.954      ;
; 35.768  ; write_PHY                         ; MDIO:MDIO_inst|preamble[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.279     ; 3.954      ;
; 35.768  ; write_PHY                         ; MDIO:MDIO_inst|preamble[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.279     ; 3.954      ;
; 35.768  ; write_PHY                         ; MDIO:MDIO_inst|preamble[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.279     ; 3.954      ;
; 35.768  ; write_PHY                         ; MDIO:MDIO_inst|preamble[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.279     ; 3.954      ;
; 35.768  ; write_PHY                         ; MDIO:MDIO_inst|preamble[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.279     ; 3.954      ;
; 35.768  ; write_PHY                         ; MDIO:MDIO_inst|preamble[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.279     ; 3.954      ;
; 36.113  ; write_PHY                         ; MDIO:MDIO_inst|address[0]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.273     ; 3.615      ;
; 36.113  ; write_PHY                         ; MDIO:MDIO_inst|address[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.273     ; 3.615      ;
; 36.113  ; write_PHY                         ; MDIO:MDIO_inst|address[2]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.273     ; 3.615      ;
; 36.149  ; write_PHY                         ; MDIO:MDIO_inst|MDIO            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.272     ; 3.580      ;
; 36.172  ; read_PHY                          ; MDIO:MDIO_inst|temp_address[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.277     ; 3.552      ;
; 36.172  ; read_PHY                          ; MDIO:MDIO_inst|temp_address[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.277     ; 3.552      ;
; 36.172  ; read_PHY                          ; MDIO:MDIO_inst|temp_address[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.277     ; 3.552      ;
; 36.172  ; read_PHY                          ; MDIO:MDIO_inst|temp_address[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.277     ; 3.552      ;
; 36.413  ; read_PHY                          ; MDIO:MDIO_inst|read_count[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.284     ; 3.304      ;
; 36.413  ; read_PHY                          ; MDIO:MDIO_inst|read_count[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.284     ; 3.304      ;
; 36.413  ; read_PHY                          ; MDIO:MDIO_inst|read_count[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.284     ; 3.304      ;
; 36.413  ; read_PHY                          ; MDIO:MDIO_inst|read_count[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.284     ; 3.304      ;
; 36.413  ; read_PHY                          ; MDIO:MDIO_inst|read_count[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.284     ; 3.304      ;
; 36.923  ; read_PHY                          ; MDIO:MDIO_inst|read[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.276     ; 2.802      ;
; 37.068  ; write_PHY                         ; MDIO:MDIO_inst|write_done      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.273     ; 2.660      ;
; 37.102  ; write_PHY                         ; MDIO:MDIO_inst|write[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.273     ; 2.626      ;
; 37.507  ; read_PHY                          ; MDIO:MDIO_inst|temp_address[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.277     ; 2.217      ;
; 37.974  ; read_PHY                          ; MDIO:MDIO_inst|read_done       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.284     ; 1.743      ;
; 393.227 ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|SI          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.084     ; 6.690      ;
; 393.244 ; EEPROM:EEPROM_inst|shift_count[2] ; EEPROM:EEPROM_inst|SI          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.084     ; 6.673      ;
; 393.406 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|SI          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.084     ; 6.511      ;
; 393.564 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.092     ; 6.345      ;
; 393.564 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.092     ; 6.345      ;
; 393.564 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.092     ; 6.345      ;
; 393.564 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.092     ; 6.345      ;
; 393.564 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.092     ; 6.345      ;
; 393.564 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.092     ; 6.345      ;
; 393.564 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.092     ; 6.345      ;
; 393.564 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.092     ; 6.345      ;
; 393.614 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.090     ; 6.297      ;
; 393.614 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.090     ; 6.297      ;
; 393.614 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.090     ; 6.297      ;
; 393.614 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.090     ; 6.297      ;
; 393.614 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.090     ; 6.297      ;
; 393.614 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.090     ; 6.297      ;
; 393.614 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.090     ; 6.297      ;
; 393.614 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.090     ; 6.297      ;
; 393.614 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.090     ; 6.297      ;
; 393.614 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.090     ; 6.297      ;
; 393.614 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.090     ; 6.297      ;
; 393.621 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.091     ; 6.289      ;
; 393.621 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.091     ; 6.289      ;
; 393.621 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.091     ; 6.289      ;
; 393.621 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.091     ; 6.289      ;
; 393.621 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.091     ; 6.289      ;
; 393.621 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.091     ; 6.289      ;
; 393.635 ; EEPROM:EEPROM_inst|shift_count[4] ; EEPROM:EEPROM_inst|SI          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.084     ; 6.282      ;
; 393.640 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.088     ; 6.273      ;
; 393.640 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.088     ; 6.273      ;
; 393.640 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.088     ; 6.273      ;
; 393.640 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.088     ; 6.273      ;
; 393.640 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.088     ; 6.273      ;
; 393.640 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.088     ; 6.273      ;
; 393.640 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.088     ; 6.273      ;
; 393.948 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.098     ; 5.955      ;
; 393.948 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.098     ; 5.955      ;
; 393.948 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.098     ; 5.955      ;
; 393.948 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.098     ; 5.955      ;
; 393.948 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.098     ; 5.955      ;
; 393.948 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.098     ; 5.955      ;
; 393.948 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.098     ; 5.955      ;
; 393.948 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.098     ; 5.955      ;
; 393.998 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.096     ; 5.907      ;
; 393.998 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.096     ; 5.907      ;
; 393.998 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.096     ; 5.907      ;
; 393.998 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.096     ; 5.907      ;
; 393.998 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.096     ; 5.907      ;
; 393.998 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.096     ; 5.907      ;
; 393.998 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.096     ; 5.907      ;
; 393.998 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.096     ; 5.907      ;
; 393.998 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.096     ; 5.907      ;
; 393.998 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.096     ; 5.907      ;
; 393.998 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.096     ; 5.907      ;
; 394.005 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.097     ; 5.899      ;
; 394.005 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.097     ; 5.899      ;
; 394.005 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.097     ; 5.899      ;
; 394.005 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.097     ; 5.899      ;
; 394.005 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.097     ; 5.899      ;
; 394.005 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.097     ; 5.899      ;
+---------+-----------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PHY_RX_CLOCK'                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                                                       ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 35.700 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.076     ; 4.225      ;
; 35.703 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.076     ; 4.222      ;
; 35.707 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.076     ; 4.218      ;
; 35.707 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.076     ; 4.218      ;
; 35.707 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.076     ; 4.218      ;
; 35.707 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.076     ; 4.218      ;
; 35.714 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.076     ; 4.211      ;
; 35.958 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.076     ; 3.967      ;
; 35.987 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.925      ;
; 35.991 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.921      ;
; 36.002 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.910      ;
; 36.035 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.877      ;
; 36.035 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.877      ;
; 36.035 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.877      ;
; 36.035 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.877      ;
; 36.179 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.733      ;
; 36.182 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.730      ;
; 36.186 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.101     ; 3.714      ;
; 36.186 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.101     ; 3.714      ;
; 36.186 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.726      ;
; 36.186 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.726      ;
; 36.186 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.726      ;
; 36.186 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.726      ;
; 36.193 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.719      ;
; 36.267 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.645      ;
; 36.333 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.579      ;
; 36.336 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.576      ;
; 36.336 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.101     ; 3.564      ;
; 36.336 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.101     ; 3.564      ;
; 36.340 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.572      ;
; 36.340 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.572      ;
; 36.340 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.572      ;
; 36.340 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.572      ;
; 36.347 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.565      ;
; 36.437 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.475      ;
; 36.490 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.101     ; 3.410      ;
; 36.490 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.101     ; 3.410      ;
; 36.496 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.416      ;
; 36.499 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.413      ;
; 36.503 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.409      ;
; 36.503 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.409      ;
; 36.503 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.409      ;
; 36.503 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.409      ;
; 36.510 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.402      ;
; 36.554 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.358      ;
; 36.558 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.354      ;
; 36.563 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.349      ;
; 36.563 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.349      ;
; 36.563 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.349      ;
; 36.563 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.349      ;
; 36.569 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.343      ;
; 36.575 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.337      ;
; 36.579 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.333      ;
; 36.590 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.322      ;
; 36.591 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.321      ;
; 36.623 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.289      ;
; 36.623 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.289      ;
; 36.623 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.289      ;
; 36.623 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.289      ;
; 36.653 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.101     ; 3.247      ;
; 36.653 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.101     ; 3.247      ;
; 36.668 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.244      ;
; 36.671 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.241      ;
; 36.675 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.237      ;
; 36.675 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.237      ;
; 36.675 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.237      ;
; 36.675 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.237      ;
; 36.682 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.230      ;
; 36.698 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.315      ; 3.665      ;
; 36.698 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.315      ; 3.665      ;
; 36.699 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.321      ; 3.670      ;
; 36.713 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.101     ; 3.187      ;
; 36.713 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.101     ; 3.187      ;
; 36.718 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.090     ; 3.193      ;
; 36.718 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.090     ; 3.193      ;
; 36.718 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.090     ; 3.193      ;
; 36.718 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.090     ; 3.193      ;
; 36.718 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.090     ; 3.193      ;
; 36.754 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.158      ;
; 36.781 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.131      ;
; 36.783 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.101     ; 3.117      ;
; 36.783 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.101     ; 3.117      ;
; 36.785 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.127      ;
; 36.796 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.116      ;
; 36.797 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.115      ;
; 36.797 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.115      ;
; 36.797 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.115      ;
; 36.797 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.115      ;
; 36.814 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.098      ;
; 36.825 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.101     ; 3.075      ;
; 36.825 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.101     ; 3.075      ;
; 36.855 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.057      ;
; 36.870 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.042      ;
; 36.873 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.039      ;
; 36.877 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.035      ;
; 36.877 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.035      ;
; 36.877 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.035      ;
; 36.877 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.035      ;
; 36.884 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.028      ;
; 36.891 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.315      ; 3.472      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                                                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.320 ; sync_Tx_CTL                                                                                                                                                                          ; PHY_TX_EN~reg0                                                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.275      ; 0.827      ;
; 0.424 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[3]       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|dpram_omt:FIFOram|altsyncram_s0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.492      ; 1.170      ;
; 0.424 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6]       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|dpram_omt:FIFOram|altsyncram_s0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.492      ; 1.170      ;
; 0.426 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0]       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|dpram_omt:FIFOram|altsyncram_s0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.492      ; 1.172      ;
; 0.428 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5]       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|dpram_omt:FIFOram|altsyncram_s0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.492      ; 1.174      ;
; 0.429 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[1]       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|dpram_omt:FIFOram|altsyncram_s0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.492      ; 1.175      ;
; 0.443 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_data_state                                                                            ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_data_state                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_pre_data_state                                                                         ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_pre_data_state                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_post_data_state                                                                       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_post_data_state                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; Reconfigure:Recon_inst|Reason[3]                                                                                                                                                     ; Reconfigure:Recon_inst|Reason[3]                                                                                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_pre_data_state                                                                        ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_pre_data_state                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; Led_flash:Flash_LED4|LED                                                                                                                                                             ; Led_flash:Flash_LED4|LED                                                                                                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; Led_flash:Flash_LED1|LED                                                                                                                                                             ; Led_flash:Flash_LED1|LED                                                                                                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                      ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.746      ;
; 0.444 ; Reconfigure:Recon_inst|ConfigState[2]                                                                                                                                                ; Reconfigure:Recon_inst|ConfigState[2]                                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; Reconfigure:Recon_inst|ReadParam                                                                                                                                                     ; Reconfigure:Recon_inst|ReadParam                                                                                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; Reconfigure:Recon_inst|ResetRU                                                                                                                                                       ; Reconfigure:Recon_inst|ResetRU                                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; Reconfigure:Recon_inst|Param[1]                                                                                                                                                      ; Reconfigure:Recon_inst|Param[1]                                                                                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_post_state                                                                             ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_post_state                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_data_state                                                                             ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_data_state                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_source_update_state                                                                    ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_source_update_state                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_source_update_state                                                                   ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_source_update_state                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; Reconfigure:Recon_inst|ConfigState[3]                                                                                                                                                ; Reconfigure:Recon_inst|ConfigState[3]                                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; Reconfigure:Recon_inst|ConfigState[4]                                                                                                                                                ; Reconfigure:Recon_inst|ConfigState[4]                                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; Reconfigure:Recon_inst|WriteParam                                                                                                                                                    ; Reconfigure:Recon_inst|WriteParam                                                                                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; Led_flash:Flash_LED2|LED                                                                                                                                                             ; Led_flash:Flash_LED2|LED                                                                                                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; Led_flash:Flash_LED3|LED                                                                                                                                                             ; Led_flash:Flash_LED3|LED                                                                                                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; Led_control:Control_LED0|LED                                                                                                                                                         ; Led_control:Control_LED0|LED                                                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; Reconfigure:Recon_inst|ReconfigLine                                                                                                                                                  ; Reconfigure:Recon_inst|ReconfigLine                                                                                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.746      ;
; 0.445 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|write_prot_reg                                                                                        ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|write_prot_reg                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:gen_cntr|a_graycounter_lgg:auto_generated|counter2a[0]                                  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:gen_cntr|a_graycounter_lgg:auto_generated|counter2a[0]                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:gen_cntr|a_graycounter_lgg:auto_generated|counter2a[1]                                  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:gen_cntr|a_graycounter_lgg:auto_generated|counter2a[1]                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:gen_cntr|a_graycounter_lgg:auto_generated|counter2a[2]                                  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:gen_cntr|a_graycounter_lgg:auto_generated|counter2a[2]                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|end_pgwrop_reg                                                                                        ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|end_pgwrop_reg                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|start_wrpoll_reg                                                                                      ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|start_wrpoll_reg                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|b_full           ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|b_full                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|b_non_empty      ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|b_non_empty                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Led_flash:Flash_LED6|LED                                                                                                                                                             ; Led_flash:Flash_LED6|LED                                                                                                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.746      ;
; 0.446 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:stage_cntr|a_graycounter_kgg:auto_generated|counter2a[0]                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:stage_cntr|a_graycounter_kgg:auto_generated|counter2a[0]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:stage_cntr|a_graycounter_kgg:auto_generated|counter2a[1]                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:stage_cntr|a_graycounter_kgg:auto_generated|counter2a[1]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.746      ;
; 0.447 ; rdreq                                                                                                                                                                                ; rdreq                                                                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.746      ;
; 0.447 ; erase_done                                                                                                                                                                           ; erase_done                                                                                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.746      ;
; 0.447 ; state[2]                                                                                                                                                                             ; state[2]                                                                                                                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.746      ;
; 0.447 ; state[3]                                                                                                                                                                             ; state[3]                                                                                                                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.746      ;
; 0.447 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:wrstage_cntr|a_graycounter_kgg:auto_generated|counter2a[1]                              ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:wrstage_cntr|a_graycounter_kgg:auto_generated|counter2a[1]                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.746      ;
; 0.447 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:wrstage_cntr|a_graycounter_kgg:auto_generated|counter2a[0]                              ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:wrstage_cntr|a_graycounter_kgg:auto_generated|counter2a[0]                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.746      ;
; 0.447 ; sector_erase                                                                                                                                                                         ; sector_erase                                                                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.746      ;
; 0.448 ; send_more                                                                                                                                                                            ; send_more                                                                                                                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.746      ;
; 0.448 ; erase_ACK                                                                                                                                                                            ; erase_ACK                                                                                                                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.746      ;
; 0.448 ; state[0]                                                                                                                                                                             ; state[0]                                                                                                                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.746      ;
; 0.448 ; state[1]                                                                                                                                                                             ; state[1]                                                                                                                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.746      ;
; 0.448 ; write                                                                                                                                                                                ; write                                                                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.746      ;
; 0.448 ; write_enable                                                                                                                                                                         ; write_enable                                                                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.746      ;
; 0.448 ; shift_bytes                                                                                                                                                                          ; shift_bytes                                                                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.746      ;
; 0.448 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:addbyte_cntr|a_graycounter_lgg:auto_generated|counter2a[1]                              ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:addbyte_cntr|a_graycounter_lgg:auto_generated|counter2a[1]                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.746      ;
; 0.448 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:addbyte_cntr|a_graycounter_lgg:auto_generated|counter2a[2]                              ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:addbyte_cntr|a_graycounter_lgg:auto_generated|counter2a[2]                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.746      ;
; 0.448 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:addbyte_cntr|a_graycounter_lgg:auto_generated|counter2a[0]                              ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:addbyte_cntr|a_graycounter_lgg:auto_generated|counter2a[0]                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.746      ;
; 0.448 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|ncs_reg                                                                                               ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|ncs_reg                                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.746      ;
; 0.448 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|add_msb_reg                                                                                           ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|add_msb_reg                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.746      ;
; 0.454 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7]       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|dpram_omt:FIFOram|altsyncram_s0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.492      ; 1.200      ;
; 0.458 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8]       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|dpram_omt:FIFOram|altsyncram_s0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.492      ; 1.204      ;
; 0.459 ; PHY_state.00001                                                                                                                                                                      ; PHY_state.00001                                                                                                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.758      ;
; 0.465 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[2]       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|dpram_omt:FIFOram|altsyncram_s0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.492      ; 1.211      ;
; 0.488 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.791      ;
; 0.491 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:gen_cntr|a_graycounter_lgg:auto_generated|parity1                                       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:gen_cntr|a_graycounter_lgg:auto_generated|counter2a[2]                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.792      ;
; 0.491 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.795      ;
; 0.491 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.795      ;
; 0.491 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10]                                                 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.795      ;
; 0.491 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10]                                                 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.795      ;
; 0.492 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|addr_reg[17]                                                                                          ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|addr_reg[18]                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.794      ;
; 0.492 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10]                                                 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.796      ;
; 0.493 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:gen_cntr|a_graycounter_lgg:auto_generated|parity1                                       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:gen_cntr|a_graycounter_lgg:auto_generated|counter2a[1]                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.794      ;
; 0.495 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|pgwrbuf_dataout[4]                                                                                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|pgwrbuf_dataout[5]                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.793      ;
; 0.495 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|pgwrbuf_dataout[5]                                                                                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|pgwrbuf_dataout[6]                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.793      ;
; 0.495 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|pgwrbuf_dataout[6]                                                                                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|pgwrbuf_dataout[7]                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.793      ;
; 0.495 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:addbyte_cntr|a_graycounter_lgg:auto_generated|parity1                                   ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:addbyte_cntr|a_graycounter_lgg:auto_generated|counter2a[1]                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.793      ;
; 0.496 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:addbyte_cntr|a_graycounter_lgg:auto_generated|parity1                                   ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:addbyte_cntr|a_graycounter_lgg:auto_generated|counter2a[2]                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.794      ;
; 0.497 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.801      ;
; 0.497 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|pgwrbuf_dataout[2]                                                                                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|pgwrbuf_dataout[3]                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.795      ;
; 0.502 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0]                                                                                  ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_source_update_state                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.804      ;
; 0.506 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[4]       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|dpram_omt:FIFOram|altsyncram_s0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.492      ; 1.252      ;
; 0.507 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[9]                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.810      ;
; 0.509 ; PHY_state.00001                                                                                                                                                                      ; sync_TD[3]                                                                                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.808      ;
; 0.511 ; PHY_state.00001                                                                                                                                                                      ; sync_TD[2]                                                                                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.810      ;
; 0.514 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[0] ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|dpram_omt:FIFOram|altsyncram_s0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.401      ; 1.169      ;
; 0.514 ; PHY_state.00001                                                                                                                                                                      ; sync_TD[0]                                                                                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.813      ;
; 0.517 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_init_counter_state                                                                     ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_pre_data_state                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.820      ;
; 0.518 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_init_state                                                                            ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_source_update_state                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.820      ;
; 0.519 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|read_dout_reg[2]                                                                                      ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|read_dout_reg[3]                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.820      ;
; 0.525 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.828      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PHY_RX_CLOCK'                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.407 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[0]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.518      ; 1.179      ;
; 0.414 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.507      ; 1.175      ;
; 0.445 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 0.746      ;
; 0.454 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.507      ; 1.215      ;
; 0.482 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.507      ; 1.243      ;
; 0.491 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.090      ; 0.793      ;
; 0.492 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.090      ; 0.794      ;
; 0.525 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 0.826      ;
; 0.527 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 0.828      ;
; 0.626 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[0]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.088      ; 0.926      ;
; 0.645 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 0.946      ;
; 0.676 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.507      ; 1.437      ;
; 0.689 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.090      ; 0.991      ;
; 0.690 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.090      ; 0.992      ;
; 0.691 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.090      ; 0.993      ;
; 0.697 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 0.998      ;
; 0.716 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 1.017      ;
; 0.725 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 1.026      ;
; 0.731 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 1.032      ;
; 0.733 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 1.034      ;
; 0.735 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 1.036      ;
; 0.739 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.507      ; 1.500      ;
; 0.755 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 1.056      ;
; 0.757 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 1.058      ;
; 0.761 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.088      ; 1.061      ;
; 0.774 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 1.075      ;
; 0.775 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 1.076      ;
; 0.775 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 1.076      ;
; 0.780 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 1.081      ;
; 0.907 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 1.208      ;
; 0.911 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 1.212      ;
; 0.917 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 1.218      ;
; 0.923 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 1.224      ;
; 1.062 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.507      ; 1.823      ;
; 1.077 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[2]                                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 1.378      ;
; 1.091 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.507      ; 1.852      ;
; 1.096 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[1]                                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 1.397      ;
; 1.160 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 1.461      ;
; 1.188 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 1.489      ;
; 1.211 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 1.512      ;
; 1.213 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 1.514      ;
; 1.216 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 1.517      ;
; 1.238 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.507      ; 1.999      ;
; 1.271 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 1.572      ;
; 1.275 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 1.576      ;
; 1.286 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[4]                                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 1.587      ;
; 1.290 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[0]                                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 1.591      ;
; 1.317 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.507      ; 2.078      ;
; 1.327 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[3]                                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 1.628      ;
; 1.421 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.507      ; 2.182      ;
; 1.436 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.507      ; 2.197      ;
; 1.466 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.507      ; 2.227      ;
; 1.555 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.507      ; 2.316      ;
; 1.555 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.511      ; 2.320      ;
; 1.584 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.507      ; 2.345      ;
; 1.584 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.511      ; 2.349      ;
; 1.632 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.507      ; 2.393      ;
; 1.731 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.507      ; 2.492      ;
; 1.731 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.511      ; 2.496      ;
; 1.775 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.507      ; 2.536      ;
; 1.810 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.511      ; 2.575      ;
; 1.914 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.511      ; 2.679      ;
; 1.916 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.090      ; 2.218      ;
; 1.916 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.090      ; 2.218      ;
; 1.916 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.090      ; 2.218      ;
; 1.916 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.090      ; 2.218      ;
; 1.916 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.090      ; 2.218      ;
; 1.929 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.507      ; 2.690      ;
; 1.929 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.511      ; 2.694      ;
; 1.945 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.090      ; 2.247      ;
; 1.945 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.090      ; 2.247      ;
; 1.945 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.090      ; 2.247      ;
; 1.945 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.090      ; 2.247      ;
; 1.945 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.090      ; 2.247      ;
; 1.955 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.507      ; 2.716      ;
; 1.959 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.507      ; 2.720      ;
; 1.959 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.511      ; 2.724      ;
; 2.092 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.090      ; 2.394      ;
; 2.092 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.090      ; 2.394      ;
; 2.092 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.090      ; 2.394      ;
; 2.092 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.090      ; 2.394      ;
; 2.092 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.090      ; 2.394      ;
; 2.125 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.511      ; 2.890      ;
; 2.162 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.090      ; 2.464      ;
; 2.171 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.090      ; 2.473      ;
; 2.171 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.090      ; 2.473      ;
; 2.171 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.090      ; 2.473      ;
; 2.171 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.090      ; 2.473      ;
; 2.171 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.090      ; 2.473      ;
; 2.191 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.090      ; 2.493      ;
; 2.270 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.090      ; 2.572      ;
; 2.270 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.090      ; 2.572      ;
; 2.270 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.090      ; 2.572      ;
; 2.270 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.090      ; 2.572      ;
; 2.270 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.090      ; 2.572      ;
; 2.275 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.090      ; 2.577      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PHY_RX_CLOCK_2'                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; 0.430 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|wrptr_g[1]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.482      ; 1.166      ;
; 0.432 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|wrptr_g[7]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.481      ; 1.167      ;
; 0.439 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|wrptr_g[6]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.481      ; 1.174      ;
; 0.443 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.091      ; 0.746      ;
; 0.444 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.090      ; 0.746      ;
; 0.447 ; PHY_Rx_state.READIP                                                                                                                                             ; PHY_Rx_state.READIP                                                                                                                                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.087      ; 0.746      ;
; 0.447 ; write_IP                                                                                                                                                        ; write_IP                                                                                                                                                        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.087      ; 0.746      ;
; 0.447 ; send_IP                                                                                                                                                         ; send_IP                                                                                                                                                         ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.087      ; 0.746      ;
; 0.448 ; PHY_Rx_state.GET_TYPE                                                                                                                                           ; PHY_Rx_state.GET_TYPE                                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.086      ; 0.746      ;
; 0.448 ; PHY_Rx_state.ERASE                                                                                                                                              ; PHY_Rx_state.ERASE                                                                                                                                              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.086      ; 0.746      ;
; 0.448 ; PHY_Rx_state.READMAC                                                                                                                                            ; PHY_Rx_state.READMAC                                                                                                                                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.086      ; 0.746      ;
; 0.448 ; PHY_Rx_state.WRITEIP                                                                                                                                            ; PHY_Rx_state.WRITEIP                                                                                                                                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.086      ; 0.746      ;
; 0.448 ; send_MAC                                                                                                                                                        ; send_MAC                                                                                                                                                        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.086      ; 0.746      ;
; 0.448 ; PHY_Rx_state.SEND_TO_FIFO                                                                                                                                       ; PHY_Rx_state.SEND_TO_FIFO                                                                                                                                       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.086      ; 0.746      ;
; 0.448 ; PHY_Rx_state.START                                                                                                                                              ; PHY_Rx_state.START                                                                                                                                              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.086      ; 0.746      ;
; 0.448 ; Rx_enable                                                                                                                                                       ; Rx_enable                                                                                                                                                       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.086      ; 0.746      ;
; 0.448 ; erase                                                                                                                                                           ; erase                                                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.086      ; 0.746      ;
; 0.458 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|wrptr_g[5]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.481      ; 1.193      ;
; 0.463 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|wrptr_g[3]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.482      ; 1.199      ;
; 0.471 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|wrptr_g[2]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.482      ; 1.207      ;
; 0.492 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[4]                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.091      ; 0.795      ;
; 0.493 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[2]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[2]                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.091      ; 0.796      ;
; 0.498 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.091      ; 0.801      ;
; 0.499 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.091      ; 0.802      ;
; 0.500 ; PHY_output[73]                                                                                                                                                  ; PHY_output[81]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.088      ; 0.800      ;
; 0.501 ; PHY_output[66]                                                                                                                                                  ; PHY_output[74]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.089      ; 0.802      ;
; 0.501 ; PHY_output[91]                                                                                                                                                  ; PHY_output[99]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.089      ; 0.802      ;
; 0.502 ; PHY_output[46]                                                                                                                                                  ; PHY_output[54]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.088      ; 0.802      ;
; 0.502 ; PHY_output[90]                                                                                                                                                  ; PHY_output[98]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.089      ; 0.803      ;
; 0.502 ; PHY_output[98]                                                                                                                                                  ; PHY_output[106]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.089      ; 0.803      ;
; 0.502 ; PHY_output[92]                                                                                                                                                  ; PHY_output[100]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.088      ; 0.802      ;
; 0.503 ; PHY_output[13]                                                                                                                                                  ; PHY_output[21]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.088      ; 0.803      ;
; 0.503 ; PHY_output[96]                                                                                                                                                  ; PHY_output[104]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.089      ; 0.804      ;
; 0.503 ; PHY_output[81]                                                                                                                                                  ; PHY_output[89]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.088      ; 0.803      ;
; 0.503 ; PHY_output[100]                                                                                                                                                 ; PHY_output[108]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.088      ; 0.803      ;
; 0.504 ; PHY_output[99]                                                                                                                                                  ; PHY_output[107]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.089      ; 0.805      ;
; 0.504 ; PHY_output[102]                                                                                                                                                 ; PHY_output[110]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.089      ; 0.805      ;
; 0.507 ; PHY_output[44]                                                                                                                                                  ; PHY_output[52]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.089      ; 0.808      ;
; 0.507 ; PHY_output[61]                                                                                                                                                  ; PHY_output[69]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.089      ; 0.808      ;
; 0.508 ; PHY_output[12]                                                                                                                                                  ; PHY_output[20]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.088      ; 0.808      ;
; 0.510 ; PHY_output[20]                                                                                                                                                  ; PHY_output[28]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.088      ; 0.810      ;
; 0.516 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|wrptr_g[8]                                                                              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.091      ; 0.819      ;
; 0.517 ; PHY_Rx_state.READIP                                                                                                                                             ; read_IP                                                                                                                                                         ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.087      ; 0.816      ;
; 0.518 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.090      ; 0.820      ;
; 0.519 ; PHY_output[89]                                                                                                                                                  ; PHY_output[97]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.088      ; 0.819      ;
; 0.519 ; PHY_output[101]                                                                                                                                                 ; PHY_output[109]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.088      ; 0.819      ;
; 0.520 ; PHY_output[65]                                                                                                                                                  ; PHY_output[73]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.088      ; 0.820      ;
; 0.524 ; PHY_Rx_state.READIP                                                                                                                                             ; send_IP                                                                                                                                                         ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.087      ; 0.823      ;
; 0.527 ; PHY_output[14]                                                                                                                                                  ; PHY_output[22]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.088      ; 0.827      ;
; 0.527 ; PHY_output[21]                                                                                                                                                  ; PHY_output[29]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.088      ; 0.827      ;
; 0.529 ; PHY_output[7]                                                                                                                                                   ; PHY_output[15]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.088      ; 0.829      ;
; 0.535 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[1]                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.090      ; 0.837      ;
; 0.535 ; PHY_output[1]                                                                                                                                                   ; PHY_output[9]                                                                                                                                                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.089      ; 0.836      ;
; 0.549 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|wrptr_g[2]                                                                              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.091      ; 0.852      ;
; 0.588 ; PHY_Rx_state.GET_TYPE                                                                                                                                           ; left_shift[8]                                                                                                                                                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.086      ; 0.886      ;
; 0.617 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                                            ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.091      ; 0.920      ;
; 0.618 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.090      ; 0.920      ;
; 0.635 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[8]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[8]                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.088      ; 0.935      ;
; 0.663 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.090      ; 0.965      ;
; 0.664 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[0]                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.090      ; 0.966      ;
; 0.664 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.091      ; 0.967      ;
; 0.664 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.091      ; 0.967      ;
; 0.678 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0] ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.089      ; 0.979      ;
; 0.687 ; PHY_output[94]                                                                                                                                                  ; PHY_output[102]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.089      ; 0.988      ;
; 0.689 ; PHY_output[88]                                                                                                                                                  ; PHY_output[96]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.089      ; 0.990      ;
; 0.689 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[5]                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.091      ; 0.992      ;
; 0.690 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[3]                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.090      ; 0.992      ;
; 0.690 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[7]                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.090      ; 0.992      ;
; 0.691 ; PHY_output[17]                                                                                                                                                  ; PHY_output[25]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.088      ; 0.991      ;
; 0.692 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[9]                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.090      ; 0.994      ;
; 0.692 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10]                            ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[10]                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.090      ; 0.994      ;
; 0.693 ; PHY_output[47]                                                                                                                                                  ; PHY_output[55]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.088      ; 0.993      ;
; 0.693 ; PHY_output[62]                                                                                                                                                  ; PHY_output[70]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.088      ; 0.993      ;
; 0.695 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|wrptr_g[0]                                                                              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.090      ; 0.997      ;
; 0.698 ; PHY_output[50]                                                                                                                                                  ; PHY_output[58]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.088      ; 0.998      ;
; 0.698 ; PHY_output[71]                                                                                                                                                  ; PHY_output[79]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.089      ; 0.999      ;
; 0.699 ; PHY_output[11]                                                                                                                                                  ; PHY_output[19]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.088      ; 0.999      ;
; 0.699 ; PHY_output[56]                                                                                                                                                  ; PHY_output[64]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.088      ; 0.999      ;
; 0.699 ; PHY_output[80]                                                                                                                                                  ; PHY_output[88]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.089      ; 1.000      ;
; 0.699 ; PHY_output[82]                                                                                                                                                  ; PHY_output[90]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.089      ; 1.000      ;
; 0.699 ; PHY_output[76]                                                                                                                                                  ; PHY_output[84]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.089      ; 1.000      ;
; 0.699 ; PHY_output[67]                                                                                                                                                  ; PHY_output[75]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.089      ; 1.000      ;
; 0.699 ; PHY_output[103]                                                                                                                                                 ; PHY_output[111]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.089      ; 1.000      ;
; 0.699 ; PHY_output[86]                                                                                                                                                  ; PHY_output[94]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.089      ; 1.000      ;
; 0.700 ; PHY_output[75]                                                                                                                                                  ; PHY_output[83]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.089      ; 1.001      ;
; 0.700 ; PHY_output[78]                                                                                                                                                  ; PHY_output[86]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.089      ; 1.001      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                       ;
+-------+-------------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.444 ; EEPROM:EEPROM_inst|EEPROM[3]        ; EEPROM:EEPROM_inst|EEPROM[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; EEPROM:EEPROM_inst|MAC_ready        ; EEPROM:EEPROM_inst|MAC_ready        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; EEPROM:EEPROM_inst|IP_flag          ; EEPROM:EEPROM_inst|IP_flag          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; EEPROM:EEPROM_inst|IP_ready         ; EEPROM:EEPROM_inst|IP_ready         ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; EEPROM:EEPROM_inst|IP_write_done    ; EEPROM:EEPROM_inst|IP_write_done    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; EEPROM:EEPROM_inst|SCK              ; EEPROM:EEPROM_inst|SCK              ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; EEPROM:EEPROM_inst|EEPROM_write[0]  ; EEPROM:EEPROM_inst|EEPROM_write[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; EEPROM:EEPROM_inst|CS               ; EEPROM:EEPROM_inst|CS               ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.746      ;
; 0.447 ; MDIO:MDIO_inst|address[1]           ; MDIO:MDIO_inst|address[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.746      ;
; 0.447 ; MDIO:MDIO_inst|address[2]           ; MDIO:MDIO_inst|address[2]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.746      ;
; 0.447 ; MDIO:MDIO_inst|write[1]             ; MDIO:MDIO_inst|write[1]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.746      ;
; 0.447 ; MDIO:MDIO_inst|write[2]             ; MDIO:MDIO_inst|write[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.746      ;
; 0.447 ; MDIO:MDIO_inst|write[0]             ; MDIO:MDIO_inst|write[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.746      ;
; 0.447 ; MDIO:MDIO_inst|write[3]             ; MDIO:MDIO_inst|write[3]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.746      ;
; 0.447 ; MDIO:MDIO_inst|write_done           ; MDIO:MDIO_inst|write_done           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.746      ;
; 0.447 ; MDIO:MDIO_inst|read[1]              ; MDIO:MDIO_inst|read[1]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.746      ;
; 0.447 ; MDIO:MDIO_inst|MDIO                 ; MDIO:MDIO_inst|MDIO                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.746      ;
; 0.447 ; MDIO:MDIO_inst|temp_address[0]      ; MDIO:MDIO_inst|temp_address[0]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.746      ;
; 0.447 ; MDIO:MDIO_inst|MDIO2                ; MDIO:MDIO_inst|MDIO2                ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.746      ;
; 0.448 ; MDIO:MDIO_inst|address2[1]          ; MDIO:MDIO_inst|address2[1]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.746      ;
; 0.448 ; MDIO:MDIO_inst|address2[2]          ; MDIO:MDIO_inst|address2[2]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.746      ;
; 0.448 ; MDIO:MDIO_inst|address2[0]          ; MDIO:MDIO_inst|address2[0]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.746      ;
; 0.448 ; MDIO:MDIO_inst|read[2]              ; MDIO:MDIO_inst|read[2]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.746      ;
; 0.448 ; MDIO:MDIO_inst|read_done            ; MDIO:MDIO_inst|read_done            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.746      ;
; 0.459 ; MDIO:MDIO_inst|address[0]           ; MDIO:MDIO_inst|address[0]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.758      ;
; 0.460 ; MDIO:MDIO_inst|read[0]              ; MDIO:MDIO_inst|read[0]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.758      ;
; 0.492 ; EEPROM:EEPROM_inst|EEPROM_write[29] ; EEPROM:EEPROM_inst|EEPROM_write[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.793      ;
; 0.492 ; EEPROM:EEPROM_inst|EEPROM_write[43] ; EEPROM:EEPROM_inst|EEPROM_write[44] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.793      ;
; 0.492 ; EEPROM:EEPROM_inst|EEPROM_write[46] ; EEPROM:EEPROM_inst|EEPROM_write[47] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.793      ;
; 0.493 ; EEPROM:EEPROM_inst|EEPROM_write[9]  ; EEPROM:EEPROM_inst|EEPROM_write[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.794      ;
; 0.493 ; EEPROM:EEPROM_inst|EEPROM_write[11] ; EEPROM:EEPROM_inst|EEPROM_write[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.794      ;
; 0.493 ; EEPROM:EEPROM_inst|EEPROM_write[25] ; EEPROM:EEPROM_inst|EEPROM_write[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.794      ;
; 0.493 ; EEPROM:EEPROM_inst|EEPROM_write[33] ; EEPROM:EEPROM_inst|EEPROM_write[34] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.794      ;
; 0.493 ; EEPROM:EEPROM_inst|EEPROM_write[34] ; EEPROM:EEPROM_inst|EEPROM_write[35] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.794      ;
; 0.493 ; EEPROM:EEPROM_inst|EEPROM_write[35] ; EEPROM:EEPROM_inst|EEPROM_write[36] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.794      ;
; 0.493 ; EEPROM:EEPROM_inst|EEPROM_write[44] ; EEPROM:EEPROM_inst|EEPROM_write[45] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.794      ;
; 0.493 ; EEPROM:EEPROM_inst|EEPROM_write[45] ; EEPROM:EEPROM_inst|EEPROM_write[46] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.794      ;
; 0.494 ; EEPROM:EEPROM_inst|EEPROM_write[5]  ; EEPROM:EEPROM_inst|EEPROM_write[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.795      ;
; 0.494 ; EEPROM:EEPROM_inst|EEPROM_write[7]  ; EEPROM:EEPROM_inst|EEPROM_write[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.795      ;
; 0.494 ; EEPROM:EEPROM_inst|EEPROM_write[13] ; EEPROM:EEPROM_inst|EEPROM_write[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.795      ;
; 0.494 ; EEPROM:EEPROM_inst|EEPROM_write[37] ; EEPROM:EEPROM_inst|EEPROM_write[38] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.795      ;
; 0.494 ; EEPROM:EEPROM_inst|EEPROM_write[38] ; EEPROM:EEPROM_inst|EEPROM_write[39] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.795      ;
; 0.494 ; EEPROM:EEPROM_inst|EEPROM_write[39] ; EEPROM:EEPROM_inst|EEPROM_write[40] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.795      ;
; 0.495 ; EEPROM:EEPROM_inst|EEPROM_write[8]  ; EEPROM:EEPROM_inst|EEPROM_write[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.796      ;
; 0.495 ; EEPROM:EEPROM_inst|EEPROM_write[21] ; EEPROM:EEPROM_inst|EEPROM_write[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.796      ;
; 0.495 ; MDIO:MDIO_inst|temp_reg_data[1]     ; MDIO:MDIO_inst|temp_reg_data[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.793      ;
; 0.495 ; MDIO:MDIO_inst|temp_reg_data[2]     ; MDIO:MDIO_inst|temp_reg_data[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.793      ;
; 0.496 ; MDIO:MDIO_inst|temp_reg_data[3]     ; MDIO:MDIO_inst|temp_reg_data[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.794      ;
; 0.496 ; MDIO:MDIO_inst|temp_reg_data[4]     ; MDIO:MDIO_inst|temp_reg_data[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.794      ;
; 0.499 ; EEPROM:EEPROM_inst|This_MAC[36]     ; EEPROM:EEPROM_inst|This_MAC[37]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.800      ;
; 0.499 ; EEPROM:EEPROM_inst|This_IP[10]      ; EEPROM:EEPROM_inst|This_IP[11]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.800      ;
; 0.499 ; MDIO:MDIO_inst|temp_reg_data[0]     ; MDIO:MDIO_inst|temp_reg_data[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.797      ;
; 0.500 ; EEPROM:EEPROM_inst|This_MAC[8]      ; EEPROM:EEPROM_inst|This_MAC[9]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.801      ;
; 0.500 ; EEPROM:EEPROM_inst|This_MAC[35]     ; EEPROM:EEPROM_inst|This_MAC[36]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.801      ;
; 0.500 ; EEPROM:EEPROM_inst|This_IP[0]       ; EEPROM:EEPROM_inst|This_IP[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.802      ;
; 0.500 ; EEPROM:EEPROM_inst|This_IP[17]      ; EEPROM:EEPROM_inst|This_IP[18]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.802      ;
; 0.501 ; EEPROM:EEPROM_inst|This_MAC[33]     ; EEPROM:EEPROM_inst|This_MAC[34]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.802      ;
; 0.501 ; EEPROM:EEPROM_inst|This_IP[4]       ; EEPROM:EEPROM_inst|This_IP[5]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.802      ;
; 0.501 ; EEPROM:EEPROM_inst|This_IP[13]      ; EEPROM:EEPROM_inst|This_IP[14]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.802      ;
; 0.502 ; EEPROM:EEPROM_inst|This_MAC[15]     ; EEPROM:EEPROM_inst|This_MAC[16]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.803      ;
; 0.502 ; EEPROM:EEPROM_inst|This_MAC[23]     ; EEPROM:EEPROM_inst|This_MAC[24]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.803      ;
; 0.502 ; EEPROM:EEPROM_inst|This_IP[19]      ; EEPROM:EEPROM_inst|This_IP[20]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.803      ;
; 0.503 ; EEPROM:EEPROM_inst|This_MAC[0]      ; EEPROM:EEPROM_inst|This_MAC[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.804      ;
; 0.503 ; EEPROM:EEPROM_inst|This_MAC[16]     ; EEPROM:EEPROM_inst|This_MAC[17]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.804      ;
; 0.503 ; EEPROM:EEPROM_inst|This_MAC[20]     ; EEPROM:EEPROM_inst|This_MAC[21]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.804      ;
; 0.503 ; EEPROM:EEPROM_inst|This_MAC[24]     ; EEPROM:EEPROM_inst|This_MAC[25]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.804      ;
; 0.504 ; EEPROM:EEPROM_inst|This_MAC[30]     ; EEPROM:EEPROM_inst|This_MAC[31]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.088      ; 0.804      ;
; 0.504 ; EEPROM:EEPROM_inst|This_IP[5]       ; EEPROM:EEPROM_inst|This_IP[6]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.805      ;
; 0.504 ; EEPROM:EEPROM_inst|This_MAC[46]     ; EEPROM:EEPROM_inst|This_MAC[47]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.088      ; 0.804      ;
; 0.513 ; MDIO:MDIO_inst|address2[0]          ; MDIO:MDIO_inst|address2[1]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.811      ;
; 0.517 ; EEPROM:EEPROM_inst|This_MAC[5]      ; EEPROM:EEPROM_inst|This_MAC[6]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.818      ;
; 0.519 ; EEPROM:EEPROM_inst|This_IP[26]      ; EEPROM:EEPROM_inst|This_IP[27]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.820      ;
; 0.519 ; EEPROM:EEPROM_inst|This_IP[27]      ; EEPROM:EEPROM_inst|This_IP[28]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.820      ;
; 0.519 ; EEPROM:EEPROM_inst|This_MAC[45]     ; EEPROM:EEPROM_inst|This_MAC[46]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.088      ; 0.819      ;
; 0.520 ; EEPROM:EEPROM_inst|This_MAC[7]      ; EEPROM:EEPROM_inst|This_MAC[8]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.821      ;
; 0.520 ; EEPROM:EEPROM_inst|This_MAC[40]     ; EEPROM:EEPROM_inst|This_MAC[41]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.088      ; 0.820      ;
; 0.520 ; EEPROM:EEPROM_inst|This_MAC[41]     ; EEPROM:EEPROM_inst|This_MAC[42]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.088      ; 0.820      ;
; 0.521 ; EEPROM:EEPROM_inst|This_MAC[26]     ; EEPROM:EEPROM_inst|This_MAC[27]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.822      ;
; 0.521 ; EEPROM:EEPROM_inst|This_MAC[43]     ; EEPROM:EEPROM_inst|This_MAC[44]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.088      ; 0.821      ;
; 0.522 ; EEPROM:EEPROM_inst|This_IP[29]      ; EEPROM:EEPROM_inst|This_IP[30]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.823      ;
; 0.522 ; EEPROM:EEPROM_inst|This_IP[30]      ; EEPROM:EEPROM_inst|This_IP[31]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.823      ;
; 0.632 ; EEPROM:EEPROM_inst|EEPROM_read[8]   ; EEPROM:EEPROM_inst|EEPROM_read[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.934      ;
; 0.632 ; EEPROM:EEPROM_inst|EEPROM_read[13]  ; EEPROM:EEPROM_inst|EEPROM_read[14]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.934      ;
; 0.633 ; EEPROM:EEPROM_inst|EEPROM_read[4]   ; EEPROM:EEPROM_inst|EEPROM_read[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.935      ;
; 0.633 ; EEPROM:EEPROM_inst|EEPROM_write[30] ; EEPROM:EEPROM_inst|EEPROM_write[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.934      ;
; 0.634 ; EEPROM:EEPROM_inst|EEPROM_read[10]  ; EEPROM:EEPROM_inst|EEPROM_read[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.936      ;
; 0.634 ; EEPROM:EEPROM_inst|EEPROM_read[11]  ; EEPROM:EEPROM_inst|EEPROM_read[12]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.936      ;
; 0.634 ; EEPROM:EEPROM_inst|EEPROM_read[12]  ; EEPROM:EEPROM_inst|EEPROM_read[13]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.936      ;
; 0.634 ; EEPROM:EEPROM_inst|EEPROM_write[1]  ; EEPROM:EEPROM_inst|EEPROM_write[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.935      ;
; 0.634 ; EEPROM:EEPROM_inst|EEPROM_write[3]  ; EEPROM:EEPROM_inst|EEPROM_write[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.935      ;
; 0.634 ; EEPROM:EEPROM_inst|EEPROM_write[6]  ; EEPROM:EEPROM_inst|EEPROM_write[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.935      ;
; 0.637 ; EEPROM:EEPROM_inst|EEPROM_write[16] ; EEPROM:EEPROM_inst|EEPROM_write[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.938      ;
; 0.637 ; MDIO:MDIO_inst|temp_address[1]      ; MDIO:MDIO_inst|temp_address[2]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.936      ;
; 0.637 ; MDIO:MDIO_inst|temp_address[2]      ; MDIO:MDIO_inst|temp_address[3]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.936      ;
; 0.640 ; EEPROM:EEPROM_inst|This_IP[8]       ; EEPROM:EEPROM_inst|This_IP[9]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.942      ;
; 0.640 ; EEPROM:EEPROM_inst|This_IP[16]      ; EEPROM:EEPROM_inst|This_IP[17]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.942      ;
; 0.641 ; EEPROM:EEPROM_inst|This_IP[14]      ; EEPROM:EEPROM_inst|This_IP[15]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.942      ;
; 0.642 ; EEPROM:EEPROM_inst|This_IP[24]      ; EEPROM:EEPROM_inst|This_IP[25]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.943      ;
; 0.642 ; EEPROM:EEPROM_inst|This_IP[25]      ; EEPROM:EEPROM_inst|This_IP[26]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.943      ;
; 0.644 ; EEPROM:EEPROM_inst|This_IP[11]      ; EEPROM:EEPROM_inst|This_IP[12]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.945      ;
+-------+-------------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                 ;
+-------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.445 ; write_PHY                ; write_PHY                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; start_up[1]              ; start_up[1]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; reset                    ; reset                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.448 ; state_Tx.SENDIP          ; state_Tx.SENDIP          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.746      ;
; 0.448 ; interframe[0]            ; interframe[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.746      ;
; 0.448 ; send_more_ACK            ; send_more_ACK            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.746      ;
; 0.448 ; state_Tx.RESET           ; state_Tx.RESET           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.746      ;
; 0.448 ; sync_Tx_CTL              ; sync_Tx_CTL              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.746      ;
; 0.448 ; reset_CRC                ; reset_CRC                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.746      ;
; 0.457 ; start_up[2]              ; start_up[2]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.758      ;
; 0.457 ; start_up[0]              ; start_up[0]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.758      ;
; 0.460 ; interframe[1]            ; interframe[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.758      ;
; 0.483 ; CRC32:CRC32_inst|crc[20] ; CRC32:CRC32_inst|crc[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.785      ;
; 0.484 ; CRC32:CRC32_inst|crc[15] ; CRC32:CRC32_inst|crc[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.786      ;
; 0.486 ; CRC32:CRC32_inst|crc[14] ; CRC32:CRC32_inst|crc[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.787      ;
; 0.500 ; interframe[1]            ; interframe[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.798      ;
; 0.501 ; CRC32:CRC32_inst|crc[26] ; CRC32:CRC32_inst|crc[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.802      ;
; 0.501 ; interframe[1]            ; interframe[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.799      ;
; 0.524 ; CRC32:CRC32_inst|crc[5]  ; CRC32:CRC32_inst|crc[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.826      ;
; 0.526 ; CRC32:CRC32_inst|crc[5]  ; CRC32:CRC32_inst|crc[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.828      ;
; 0.526 ; CRC32:CRC32_inst|crc[5]  ; CRC32:CRC32_inst|crc[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.828      ;
; 0.527 ; start_up[1]              ; write_PHY                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.828      ;
; 0.535 ; CRC32:CRC32_inst|crc[3]  ; CRC32:CRC32_inst|crc[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.837      ;
; 0.535 ; CRC32:CRC32_inst|crc[3]  ; CRC32:CRC32_inst|crc[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.837      ;
; 0.622 ; CRC32:CRC32_inst|crc[27] ; CRC32:CRC32_inst|crc[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.924      ;
; 0.624 ; CRC32:CRC32_inst|crc[24] ; CRC32:CRC32_inst|crc[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.925      ;
; 0.625 ; CRC32:CRC32_inst|crc[19] ; CRC32:CRC32_inst|crc[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.927      ;
; 0.625 ; CRC32:CRC32_inst|crc[28] ; CRC32:CRC32_inst|crc[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.927      ;
; 0.625 ; CRC32:CRC32_inst|crc[30] ; CRC32:CRC32_inst|crc[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.926      ;
; 0.625 ; CRC32:CRC32_inst|crc[22] ; CRC32:CRC32_inst|crc[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.926      ;
; 0.635 ; temp_IP[5]               ; temp_IP[13]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.934      ;
; 0.635 ; temp_IP[3]               ; temp_IP[11]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.934      ;
; 0.635 ; temp_IP[1]               ; temp_IP[9]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.934      ;
; 0.636 ; temp_MAC[17]             ; temp_MAC[25]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.934      ;
; 0.636 ; temp_MAC[10]             ; temp_MAC[18]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.934      ;
; 0.636 ; temp_IP[10]              ; temp_IP[18]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.935      ;
; 0.636 ; temp_IP[18]              ; temp_IP[26]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.935      ;
; 0.636 ; temp_MAC[27]             ; temp_MAC[35]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.935      ;
; 0.636 ; temp_MAC[28]             ; temp_MAC[36]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.935      ;
; 0.636 ; temp_IP[14]              ; temp_IP[22]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.935      ;
; 0.636 ; temp_IP[22]              ; temp_IP[30]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.935      ;
; 0.636 ; temp_IP[9]               ; temp_IP[17]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.935      ;
; 0.637 ; temp_MAC[0]              ; temp_MAC[8]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.935      ;
; 0.637 ; temp_MAC[1]              ; temp_MAC[9]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.935      ;
; 0.637 ; temp_MAC[25]             ; temp_MAC[33]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.935      ;
; 0.637 ; temp_IP[2]               ; temp_IP[10]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.936      ;
; 0.637 ; temp_MAC[23]             ; temp_MAC[31]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.935      ;
; 0.637 ; temp_MAC[13]             ; temp_MAC[21]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.935      ;
; 0.637 ; temp_MAC[3]              ; temp_MAC[11]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.935      ;
; 0.637 ; temp_IP[19]              ; temp_IP[27]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.936      ;
; 0.637 ; temp_MAC[12]             ; temp_MAC[20]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.936      ;
; 0.638 ; temp_MAC[24]             ; temp_MAC[32]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.936      ;
; 0.638 ; temp_IP[23]              ; temp_IP[31]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.936      ;
; 0.638 ; temp_MAC[39]             ; temp_MAC[47]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 0.935      ;
; 0.638 ; temp_MAC[21]             ; temp_MAC[29]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.936      ;
; 0.638 ; temp_MAC[19]             ; temp_MAC[27]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.937      ;
; 0.638 ; temp_IP[6]               ; temp_IP[14]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.937      ;
; 0.638 ; temp_MAC[14]             ; temp_MAC[22]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.936      ;
; 0.638 ; temp_MAC[22]             ; temp_MAC[30]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.936      ;
; 0.639 ; temp_MAC[16]             ; temp_MAC[24]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.937      ;
; 0.639 ; temp_MAC[2]              ; temp_MAC[10]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.937      ;
; 0.639 ; temp_MAC[5]              ; temp_MAC[13]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.937      ;
; 0.639 ; temp_MAC[29]             ; temp_MAC[37]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.937      ;
; 0.640 ; temp_MAC[7]              ; temp_MAC[15]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.938      ;
; 0.687 ; temp_IP[8]               ; temp_IP[16]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.986      ;
; 0.688 ; CRC32:CRC32_inst|crc[9]  ; CRC32:CRC32_inst|crc[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.989      ;
; 0.701 ; IP_count[4]              ; IP_count[4]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.000      ;
; 0.704 ; start_up[0]              ; start_up[1]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.005      ;
; 0.734 ; temp_IP[21]              ; temp_IP[29]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.033      ;
; 0.734 ; temp_MAC[35]             ; temp_MAC[43]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.033      ;
; 0.735 ; temp_MAC[18]             ; temp_MAC[26]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 1.033      ;
; 0.735 ; temp_MAC[37]             ; temp_MAC[45]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 1.033      ;
; 0.735 ; temp_IP[13]              ; temp_IP[21]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.034      ;
; 0.735 ; temp_MAC[20]             ; temp_MAC[28]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.034      ;
; 0.736 ; temp_IP[0]               ; temp_IP[8]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.035      ;
; 0.736 ; temp_MAC[33]             ; temp_MAC[41]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 1.034      ;
; 0.736 ; temp_MAC[15]             ; temp_MAC[23]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 1.034      ;
; 0.736 ; temp_IP[12]              ; temp_IP[20]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.035      ;
; 0.736 ; temp_MAC[6]              ; temp_MAC[14]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 1.034      ;
; 0.737 ; reset_count[1]           ; reset_count[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.038      ;
; 0.737 ; temp_MAC[32]             ; temp_MAC[40]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 1.035      ;
; 0.737 ; temp_MAC[30]             ; temp_MAC[38]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 1.035      ;
; 0.738 ; reset_count[3]           ; reset_count[3]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.039      ;
; 0.738 ; temp_MAC[26]             ; temp_MAC[34]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 1.036      ;
; 0.738 ; temp_IP[7]               ; temp_IP[15]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.037      ;
; 0.738 ; temp_IP[11]              ; temp_IP[19]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.037      ;
; 0.739 ; reset_count[4]           ; reset_count[4]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.040      ;
; 0.739 ; reset_count[5]           ; reset_count[5]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.040      ;
; 0.739 ; reset_count[7]           ; reset_count[7]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.040      ;
; 0.739 ; reset_count[9]           ; reset_count[9]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.040      ;
; 0.739 ; data_count[3]            ; data_count[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.038      ;
; 0.739 ; data_count[9]            ; data_count[9]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.038      ;
; 0.739 ; temp_MAC[9]              ; temp_MAC[17]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 1.037      ;
; 0.740 ; reset_count[2]           ; reset_count[2]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.041      ;
; 0.740 ; data_count[5]            ; data_count[5]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.039      ;
; 0.741 ; reset_count[6]           ; reset_count[6]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.042      ;
; 0.741 ; data_count[4]            ; data_count[4]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.040      ;
; 0.741 ; data_count[7]            ; data_count[7]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.040      ;
; 0.742 ; interframe[2]            ; interframe[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 1.040      ;
; 0.743 ; CRC32:CRC32_inst|crc[13] ; CRC32:CRC32_inst|crc[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.045      ;
+-------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PHY_CLK125'                                                                      ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; 0.454 ; HB_counter[0]  ; HB_counter[0]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 0.758      ;
; 0.498 ; HB_counter[25] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 0.802      ;
; 0.724 ; HB_counter[12] ; HB_counter[12] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.028      ;
; 0.725 ; HB_counter[2]  ; HB_counter[2]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.029      ;
; 0.725 ; HB_counter[8]  ; HB_counter[8]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.029      ;
; 0.725 ; HB_counter[10] ; HB_counter[10] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.029      ;
; 0.725 ; HB_counter[16] ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.029      ;
; 0.726 ; HB_counter[14] ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.030      ;
; 0.726 ; HB_counter[18] ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.030      ;
; 0.727 ; HB_counter[3]  ; HB_counter[3]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.031      ;
; 0.727 ; HB_counter[4]  ; HB_counter[4]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.031      ;
; 0.727 ; HB_counter[6]  ; HB_counter[6]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.031      ;
; 0.727 ; HB_counter[24] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.031      ;
; 0.728 ; HB_counter[9]  ; HB_counter[9]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.032      ;
; 0.728 ; HB_counter[11] ; HB_counter[11] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.032      ;
; 0.728 ; HB_counter[13] ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.032      ;
; 0.728 ; HB_counter[15] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.032      ;
; 0.728 ; HB_counter[19] ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.032      ;
; 0.728 ; HB_counter[20] ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.032      ;
; 0.728 ; HB_counter[22] ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.032      ;
; 0.729 ; HB_counter[5]  ; HB_counter[5]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.033      ;
; 0.729 ; HB_counter[7]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.033      ;
; 0.729 ; HB_counter[17] ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.033      ;
; 0.730 ; HB_counter[21] ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.034      ;
; 0.730 ; HB_counter[23] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.034      ;
; 0.746 ; HB_counter[1]  ; HB_counter[1]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.050      ;
; 0.975 ; HB_counter[0]  ; HB_counter[1]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.279      ;
; 1.075 ; HB_counter[12] ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.096      ; 1.383      ;
; 1.080 ; HB_counter[2]  ; HB_counter[3]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.384      ;
; 1.080 ; HB_counter[8]  ; HB_counter[9]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.384      ;
; 1.080 ; HB_counter[10] ; HB_counter[11] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.384      ;
; 1.080 ; HB_counter[14] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.384      ;
; 1.080 ; HB_counter[16] ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.384      ;
; 1.081 ; HB_counter[18] ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.385      ;
; 1.081 ; HB_counter[4]  ; HB_counter[5]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.385      ;
; 1.081 ; HB_counter[6]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.385      ;
; 1.082 ; HB_counter[24] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.386      ;
; 1.082 ; HB_counter[20] ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.386      ;
; 1.082 ; HB_counter[22] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.386      ;
; 1.088 ; HB_counter[3]  ; HB_counter[4]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.392      ;
; 1.089 ; HB_counter[11] ; HB_counter[12] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.393      ;
; 1.089 ; HB_counter[1]  ; HB_counter[2]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.393      ;
; 1.089 ; HB_counter[9]  ; HB_counter[10] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.393      ;
; 1.089 ; HB_counter[15] ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.393      ;
; 1.089 ; HB_counter[13] ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.393      ;
; 1.089 ; HB_counter[19] ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.393      ;
; 1.090 ; HB_counter[7]  ; HB_counter[8]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.394      ;
; 1.090 ; HB_counter[17] ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.394      ;
; 1.090 ; HB_counter[5]  ; HB_counter[6]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.394      ;
; 1.091 ; HB_counter[23] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.395      ;
; 1.091 ; HB_counter[21] ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.395      ;
; 1.094 ; HB_counter[11] ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.096      ; 1.402      ;
; 1.097 ; HB_counter[3]  ; HB_counter[5]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.401      ;
; 1.098 ; HB_counter[1]  ; HB_counter[3]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.402      ;
; 1.098 ; HB_counter[9]  ; HB_counter[11] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.402      ;
; 1.098 ; HB_counter[13] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.402      ;
; 1.098 ; HB_counter[15] ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.402      ;
; 1.098 ; HB_counter[19] ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.402      ;
; 1.099 ; HB_counter[7]  ; HB_counter[9]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.403      ;
; 1.099 ; HB_counter[17] ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.403      ;
; 1.099 ; HB_counter[5]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.403      ;
; 1.100 ; HB_counter[23] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.404      ;
; 1.100 ; HB_counter[21] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.404      ;
; 1.206 ; HB_counter[12] ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.096      ; 1.514      ;
; 1.210 ; HB_counter[10] ; HB_counter[12] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.514      ;
; 1.210 ; HB_counter[2]  ; HB_counter[4]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.514      ;
; 1.211 ; HB_counter[8]  ; HB_counter[10] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.515      ;
; 1.211 ; HB_counter[14] ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.515      ;
; 1.211 ; HB_counter[16] ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.515      ;
; 1.212 ; HB_counter[18] ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.516      ;
; 1.212 ; HB_counter[6]  ; HB_counter[8]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.516      ;
; 1.212 ; HB_counter[4]  ; HB_counter[6]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.516      ;
; 1.213 ; HB_counter[22] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.517      ;
; 1.213 ; HB_counter[20] ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.517      ;
; 1.215 ; HB_counter[12] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.096      ; 1.523      ;
; 1.216 ; HB_counter[10] ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.096      ; 1.524      ;
; 1.220 ; HB_counter[2]  ; HB_counter[5]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.524      ;
; 1.220 ; HB_counter[8]  ; HB_counter[11] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.524      ;
; 1.220 ; HB_counter[14] ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.524      ;
; 1.220 ; HB_counter[16] ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.524      ;
; 1.221 ; HB_counter[18] ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.525      ;
; 1.221 ; HB_counter[6]  ; HB_counter[9]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.525      ;
; 1.221 ; HB_counter[4]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.525      ;
; 1.222 ; HB_counter[22] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.526      ;
; 1.222 ; HB_counter[20] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.526      ;
; 1.225 ; HB_counter[11] ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.096      ; 1.533      ;
; 1.228 ; HB_counter[3]  ; HB_counter[6]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.532      ;
; 1.229 ; HB_counter[1]  ; HB_counter[4]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.533      ;
; 1.229 ; HB_counter[9]  ; HB_counter[12] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.533      ;
; 1.229 ; HB_counter[13] ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.533      ;
; 1.229 ; HB_counter[15] ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.533      ;
; 1.229 ; HB_counter[19] ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.533      ;
; 1.230 ; HB_counter[7]  ; HB_counter[10] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.534      ;
; 1.230 ; HB_counter[17] ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.534      ;
; 1.230 ; HB_counter[5]  ; HB_counter[8]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.534      ;
; 1.231 ; HB_counter[21] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.535      ;
; 1.234 ; HB_counter[11] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.096      ; 1.542      ;
; 1.234 ; HB_counter[9]  ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.096      ; 1.542      ;
; 1.237 ; HB_counter[3]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.541      ;
; 1.238 ; HB_counter[1]  ; HB_counter[5]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.542      ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                     ; To Node                                                                                                                                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 17.116 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|end1_cyc_reg   ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:gen_cntr|a_graycounter_lgg:auto_generated|counter2a[0]                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.022     ; 2.863      ;
; 17.116 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|end1_cyc_reg   ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:gen_cntr|a_graycounter_lgg:auto_generated|counter2a[1]                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.022     ; 2.863      ;
; 17.116 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|end1_cyc_reg   ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:gen_cntr|a_graycounter_lgg:auto_generated|parity1                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.022     ; 2.863      ;
; 17.116 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|end1_cyc_reg   ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:gen_cntr|a_graycounter_lgg:auto_generated|counter2a[2]                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.022     ; 2.863      ;
; 17.480 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 2.462      ;
; 17.480 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[1]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 2.462      ;
; 17.480 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[2]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 2.462      ;
; 17.480 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[3]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 2.462      ;
; 17.480 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[4]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 2.462      ;
; 17.480 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 2.462      ;
; 17.480 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 2.462      ;
; 17.480 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 2.462      ;
; 17.480 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 2.462      ;
; 17.522 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|lpm_counter:pgwr_read_cntr|cntr_tri:auto_generated|counter_reg_bit[0]                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.031     ; 2.448      ;
; 17.522 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|lpm_counter:pgwr_read_cntr|cntr_tri:auto_generated|counter_reg_bit[1]                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.031     ; 2.448      ;
; 17.522 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|lpm_counter:pgwr_read_cntr|cntr_tri:auto_generated|counter_reg_bit[2]                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.031     ; 2.448      ;
; 17.522 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|lpm_counter:pgwr_read_cntr|cntr_tri:auto_generated|counter_reg_bit[3]                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.031     ; 2.448      ;
; 17.522 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|lpm_counter:pgwr_read_cntr|cntr_tri:auto_generated|counter_reg_bit[4]                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.031     ; 2.448      ;
; 17.522 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|lpm_counter:pgwr_read_cntr|cntr_tri:auto_generated|counter_reg_bit[5]                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.031     ; 2.448      ;
; 17.522 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|lpm_counter:pgwr_read_cntr|cntr_tri:auto_generated|counter_reg_bit[6]                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.031     ; 2.448      ;
; 17.522 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|lpm_counter:pgwr_read_cntr|cntr_tri:auto_generated|counter_reg_bit[7]                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.031     ; 2.448      ;
; 17.522 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|lpm_counter:pgwr_read_cntr|cntr_tri:auto_generated|counter_reg_bit[8]                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.031     ; 2.448      ;
; 17.553 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|lpm_counter:pgwr_data_cntr|cntr_tri:auto_generated|counter_reg_bit[0]                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 2.416      ;
; 17.553 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|lpm_counter:pgwr_data_cntr|cntr_tri:auto_generated|counter_reg_bit[1]                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 2.416      ;
; 17.553 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|lpm_counter:pgwr_data_cntr|cntr_tri:auto_generated|counter_reg_bit[2]                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 2.416      ;
; 17.553 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|lpm_counter:pgwr_data_cntr|cntr_tri:auto_generated|counter_reg_bit[3]                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 2.416      ;
; 17.553 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|lpm_counter:pgwr_data_cntr|cntr_tri:auto_generated|counter_reg_bit[4]                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 2.416      ;
; 17.553 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|lpm_counter:pgwr_data_cntr|cntr_tri:auto_generated|counter_reg_bit[6]                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 2.416      ;
; 17.553 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|lpm_counter:pgwr_data_cntr|cntr_tri:auto_generated|counter_reg_bit[7]                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 2.416      ;
; 17.553 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|lpm_counter:pgwr_data_cntr|cntr_tri:auto_generated|counter_reg_bit[8]                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 2.416      ;
; 17.553 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|lpm_counter:pgwr_data_cntr|cntr_tri:auto_generated|counter_reg_bit[5]                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 2.416      ;
; 17.582 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|write_reg                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 2.381      ;
; 17.582 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|sec_erase_reg                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 2.381      ;
; 17.783 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[0]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 2.172      ;
; 17.783 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[1]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 2.172      ;
; 17.783 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[2]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 2.172      ;
; 17.783 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[3]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 2.172      ;
; 17.783 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[4]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 2.172      ;
; 17.783 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[5]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 2.172      ;
; 17.783 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[6]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 2.172      ;
; 17.783 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[7]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 2.172      ;
; 17.783 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[8]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 2.172      ;
; 17.786 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|end_pgwrop_reg                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 2.181      ;
; 17.786 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|start_wrpoll_reg                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 2.181      ;
; 17.786 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|b_full                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 2.181      ;
; 17.786 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|b_non_empty                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 2.181      ;
; 17.856 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_rstat_reg  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:stage_cntr|a_graycounter_kgg:auto_generated|parity1                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 2.105      ;
; 17.856 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_rstat_reg  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:stage_cntr|a_graycounter_kgg:auto_generated|counter2a[0]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 2.105      ;
; 17.856 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_rstat_reg  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:stage_cntr|a_graycounter_kgg:auto_generated|counter2a[1]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 2.105      ;
; 18.194 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 1.779      ;
; 18.194 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 1.779      ;
; 18.194 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 1.779      ;
; 18.194 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 1.779      ;
; 18.194 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 1.779      ;
; 18.194 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 1.779      ;
; 18.194 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 1.779      ;
; 18.194 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 1.779      ;
; 18.194 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 1.779      ;
; 18.277 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|end_op_reg     ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:addbyte_cntr|a_graycounter_lgg:auto_generated|counter2a[1]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.148     ; 1.576      ;
; 18.277 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|end_op_reg     ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:addbyte_cntr|a_graycounter_lgg:auto_generated|counter2a[2]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.148     ; 1.576      ;
; 18.277 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|end_op_reg     ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:addbyte_cntr|a_graycounter_lgg:auto_generated|parity1                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.148     ; 1.576      ;
; 18.277 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|end_op_reg     ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:addbyte_cntr|a_graycounter_lgg:auto_generated|counter2a[0]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.148     ; 1.576      ;
; 18.398 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|write_prot_reg                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.027     ; 1.576      ;
; 18.398 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|write_rstat_reg                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.027     ; 1.576      ;
; 18.398 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|start_wrpoll_reg2                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.027     ; 1.576      ;
; 33.025 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|altsyncram_gj31:fifo_ram|q_b[7]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.163      ; 7.054      ;
; 33.025 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|altsyncram_gj31:fifo_ram|q_b[6]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.163      ; 7.054      ;
; 33.025 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|altsyncram_gj31:fifo_ram|q_b[5]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.163      ; 7.054      ;
; 33.025 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|altsyncram_gj31:fifo_ram|q_b[4]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.163      ; 7.054      ;
; 33.025 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|altsyncram_gj31:fifo_ram|q_b[3]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.163      ; 7.054      ;
; 33.025 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|altsyncram_gj31:fifo_ram|q_b[2]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.163      ; 7.054      ;
; 33.025 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|altsyncram_gj31:fifo_ram|q_b[1]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.163      ; 7.054      ;
; 33.025 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|altsyncram_gj31:fifo_ram|q_b[0]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.163      ; 7.054      ;
; 33.100 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.170      ; 7.118      ;
; 33.333 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.145     ; 6.523      ;
; 33.333 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.148     ; 6.520      ;
; 33.333 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.148     ; 6.520      ;
; 33.333 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.148     ; 6.520      ;
; 33.333 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.148     ; 6.520      ;
; 33.333 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.148     ; 6.520      ;
; 33.333 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.148     ; 6.520      ;
; 33.333 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.148     ; 6.520      ;
; 33.333 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.147     ; 6.521      ;
; 33.333 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.145     ; 6.523      ;
; 33.333 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.145     ; 6.523      ;
; 33.333 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.147     ; 6.521      ;
; 33.333 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[5]                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.147     ; 6.521      ;
; 33.333 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.146     ; 6.522      ;
; 33.333 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.146     ; 6.522      ;
; 33.333 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[2]                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.147     ; 6.521      ;
; 33.333 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.145     ; 6.523      ;
; 33.333 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.147     ; 6.521      ;
; 33.333 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[6]                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.147     ; 6.521      ;
; 33.333 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[9]                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.148     ; 6.520      ;
; 33.333 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.146     ; 6.522      ;
; 33.333 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.146     ; 6.522      ;
; 33.333 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.145     ; 6.523      ;
; 33.333 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.147     ; 6.521      ;
; 33.333 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[7]                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.147     ; 6.521      ;
; 33.333 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[4]                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.147     ; 6.521      ;
+--------+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                               ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 37.629 ; reset_CRC ; CRC32:CRC32_inst|crc[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.020     ; 2.352      ;
; 37.629 ; reset_CRC ; CRC32:CRC32_inst|crc[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.020     ; 2.352      ;
; 37.629 ; reset_CRC ; CRC32:CRC32_inst|crc[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.020     ; 2.352      ;
; 37.629 ; reset_CRC ; CRC32:CRC32_inst|crc[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.020     ; 2.352      ;
; 37.629 ; reset_CRC ; CRC32:CRC32_inst|crc[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.020     ; 2.352      ;
; 37.629 ; reset_CRC ; CRC32:CRC32_inst|crc[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.020     ; 2.352      ;
; 37.629 ; reset_CRC ; CRC32:CRC32_inst|crc[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.020     ; 2.352      ;
; 37.629 ; reset_CRC ; CRC32:CRC32_inst|crc[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.020     ; 2.352      ;
; 37.629 ; reset_CRC ; CRC32:CRC32_inst|crc[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.020     ; 2.352      ;
; 37.684 ; reset_CRC ; CRC32:CRC32_inst|crc[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.019     ; 2.298      ;
; 37.684 ; reset_CRC ; CRC32:CRC32_inst|crc[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.019     ; 2.298      ;
; 37.684 ; reset_CRC ; CRC32:CRC32_inst|crc[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.019     ; 2.298      ;
; 37.684 ; reset_CRC ; CRC32:CRC32_inst|crc[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.019     ; 2.298      ;
; 37.684 ; reset_CRC ; CRC32:CRC32_inst|crc[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.019     ; 2.298      ;
; 37.684 ; reset_CRC ; CRC32:CRC32_inst|crc[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.019     ; 2.298      ;
; 37.684 ; reset_CRC ; CRC32:CRC32_inst|crc[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.019     ; 2.298      ;
; 37.687 ; reset_CRC ; CRC32:CRC32_inst|crc[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.020     ; 2.294      ;
; 37.687 ; reset_CRC ; CRC32:CRC32_inst|crc[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.020     ; 2.294      ;
; 37.687 ; reset_CRC ; CRC32:CRC32_inst|crc[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.020     ; 2.294      ;
; 37.687 ; reset_CRC ; CRC32:CRC32_inst|crc[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.020     ; 2.294      ;
; 37.687 ; reset_CRC ; CRC32:CRC32_inst|crc[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.020     ; 2.294      ;
; 37.687 ; reset_CRC ; CRC32:CRC32_inst|crc[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.020     ; 2.294      ;
; 37.687 ; reset_CRC ; CRC32:CRC32_inst|crc[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.020     ; 2.294      ;
; 37.687 ; reset_CRC ; CRC32:CRC32_inst|crc[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.020     ; 2.294      ;
; 37.687 ; reset_CRC ; CRC32:CRC32_inst|crc[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.020     ; 2.294      ;
; 37.875 ; reset_CRC ; CRC32:CRC32_inst|crc[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.022     ; 2.104      ;
; 37.875 ; reset_CRC ; CRC32:CRC32_inst|crc[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.022     ; 2.104      ;
; 37.875 ; reset_CRC ; CRC32:CRC32_inst|crc[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.022     ; 2.104      ;
; 37.875 ; reset_CRC ; CRC32:CRC32_inst|crc[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.022     ; 2.104      ;
; 37.875 ; reset_CRC ; CRC32:CRC32_inst|crc[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.022     ; 2.104      ;
; 37.875 ; reset_CRC ; CRC32:CRC32_inst|crc[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.022     ; 2.104      ;
; 37.875 ; reset_CRC ; CRC32:CRC32_inst|crc[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.022     ; 2.104      ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                                                                                                                                                 ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.119 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_wait_state                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.421      ;
; 1.372 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:wrstage_cntr|a_graycounter_kgg:auto_generated|counter2a[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.670      ;
; 1.372 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:wrstage_cntr|a_graycounter_kgg:auto_generated|parity1      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.670      ;
; 1.372 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:wrstage_cntr|a_graycounter_kgg:auto_generated|counter2a[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.670      ;
; 1.696 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_addmsb_reg       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|add_msb_reg                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.982      ;
; 1.697 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_post_state                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 2.006      ;
; 1.697 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_data_state                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 2.006      ;
; 1.714 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_rstat_reg2       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|statreg_int[2]                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 2.026      ;
; 1.714 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_rstat_reg2       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|statreg_int[4]                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 2.026      ;
; 1.714 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_rstat_reg2       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|statreg_int[3]                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 2.026      ;
; 1.714 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_rstat_reg2       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|statreg_int[0]                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 2.026      ;
; 1.728 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_rstat_reg        ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|shftpgwr_data_reg                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.013      ;
; 1.728 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_rstat_reg        ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|ncs_reg                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.013      ;
; 1.790 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|pgwrbuf_dataout[0]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.069      ;
; 1.790 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|pgwrbuf_dataout[1]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.069      ;
; 1.790 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|pgwrbuf_dataout[2]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.069      ;
; 1.790 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|pgwrbuf_dataout[3]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.069      ;
; 1.790 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|pgwrbuf_dataout[4]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.069      ;
; 1.790 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|pgwrbuf_dataout[5]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.069      ;
; 1.790 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|pgwrbuf_dataout[6]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.069      ;
; 1.790 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|pgwrbuf_dataout[7]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.069      ;
; 1.980 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_data_state                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 2.293      ;
; 1.980 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_init_counter_state                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 2.293      ;
; 1.980 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_pre_data_state                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 2.293      ;
; 1.980 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|idle_state                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 2.293      ;
; 1.980 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_post_data_state                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 2.293      ;
; 1.980 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_init_counter_state                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 2.293      ;
; 1.980 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_pre_data_state                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 2.293      ;
; 1.980 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_load_state                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 2.293      ;
; 1.980 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|idle_write_wait                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 2.293      ;
; 2.011 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_init_state                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 2.324      ;
; 2.011 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_source_update_state                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 2.324      ;
; 2.011 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_init_state                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 2.324      ;
; 2.011 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_source_update_state                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 2.324      ;
; 2.328 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe8                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 2.635      ;
; 2.375 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[0]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 2.686      ;
; 2.375 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 2.686      ;
; 2.375 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[2]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 2.686      ;
; 2.375 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[1]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 2.686      ;
; 2.375 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[6]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 2.686      ;
; 2.659 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[21]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.953      ;
; 2.659 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[20]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.953      ;
; 2.659 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[19]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.953      ;
; 2.659 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[18]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.953      ;
; 2.659 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[17]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.953      ;
; 2.659 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[16]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.953      ;
; 2.659 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[15]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.953      ;
; 2.659 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[14]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.953      ;
; 2.659 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[13]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.953      ;
; 2.659 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[12]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.953      ;
; 2.659 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[11]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.953      ;
; 2.659 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[10]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.953      ;
; 2.659 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[9]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.953      ;
; 2.659 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[8]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.953      ;
; 2.659 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[7]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.953      ;
; 2.659 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[6]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.953      ;
; 2.897 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[28]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.193      ;
; 2.897 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[27]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.193      ;
; 2.897 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[26]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.193      ;
; 2.897 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[25]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.193      ;
; 2.897 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[24]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.193      ;
; 2.897 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[23]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.193      ;
; 2.897 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[22]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.193      ;
; 2.897 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.193      ;
; 2.897 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.193      ;
; 2.897 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[3]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.193      ;
; 2.897 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[2]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.193      ;
; 2.897 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[1]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.193      ;
; 2.897 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[0]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.193      ;
; 3.132 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[21]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 3.437      ;
; 3.132 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[20]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 3.437      ;
; 3.132 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[19]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 3.437      ;
; 3.132 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[18]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 3.437      ;
; 3.132 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[17]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 3.437      ;
; 3.132 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[16]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 3.437      ;
; 3.132 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[15]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 3.437      ;
; 3.132 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[14]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 3.437      ;
; 3.132 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[13]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 3.437      ;
; 3.132 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[12]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 3.437      ;
; 3.132 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[11]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 3.437      ;
; 3.132 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[10]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 3.437      ;
; 3.132 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[9]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 3.437      ;
; 3.132 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[8]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 3.437      ;
; 3.132 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[7]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 3.437      ;
; 3.132 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[6]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 3.437      ;
; 3.370 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[28]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.677      ;
; 3.370 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[27]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.677      ;
; 3.370 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[26]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.677      ;
; 3.370 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[25]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.677      ;
; 3.370 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[24]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.677      ;
; 3.370 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[23]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.677      ;
; 3.370 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[22]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.677      ;
; 3.370 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.677      ;
; 3.370 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.677      ;
; 3.370 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[3]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.677      ;
; 3.370 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[2]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.677      ;
; 3.370 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[1]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.677      ;
; 3.370 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[0]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.677      ;
; 5.606 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.278      ; 6.116      ;
; 5.606 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.278      ; 6.116      ;
+-------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 41.629 ; reset_CRC ; CRC32:CRC32_inst|crc[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.154      ; 2.015      ;
; 41.629 ; reset_CRC ; CRC32:CRC32_inst|crc[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.154      ; 2.015      ;
; 41.629 ; reset_CRC ; CRC32:CRC32_inst|crc[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.154      ; 2.015      ;
; 41.629 ; reset_CRC ; CRC32:CRC32_inst|crc[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.154      ; 2.015      ;
; 41.629 ; reset_CRC ; CRC32:CRC32_inst|crc[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.154      ; 2.015      ;
; 41.629 ; reset_CRC ; CRC32:CRC32_inst|crc[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.154      ; 2.015      ;
; 41.629 ; reset_CRC ; CRC32:CRC32_inst|crc[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.154      ; 2.015      ;
; 41.772 ; reset_CRC ; CRC32:CRC32_inst|crc[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.158      ; 2.162      ;
; 41.772 ; reset_CRC ; CRC32:CRC32_inst|crc[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.158      ; 2.162      ;
; 41.772 ; reset_CRC ; CRC32:CRC32_inst|crc[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.158      ; 2.162      ;
; 41.772 ; reset_CRC ; CRC32:CRC32_inst|crc[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.158      ; 2.162      ;
; 41.772 ; reset_CRC ; CRC32:CRC32_inst|crc[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.158      ; 2.162      ;
; 41.772 ; reset_CRC ; CRC32:CRC32_inst|crc[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.158      ; 2.162      ;
; 41.772 ; reset_CRC ; CRC32:CRC32_inst|crc[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.158      ; 2.162      ;
; 41.793 ; reset_CRC ; CRC32:CRC32_inst|crc[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.157      ; 2.182      ;
; 41.793 ; reset_CRC ; CRC32:CRC32_inst|crc[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.157      ; 2.182      ;
; 41.793 ; reset_CRC ; CRC32:CRC32_inst|crc[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.157      ; 2.182      ;
; 41.793 ; reset_CRC ; CRC32:CRC32_inst|crc[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.157      ; 2.182      ;
; 41.793 ; reset_CRC ; CRC32:CRC32_inst|crc[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.157      ; 2.182      ;
; 41.793 ; reset_CRC ; CRC32:CRC32_inst|crc[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.157      ; 2.182      ;
; 41.793 ; reset_CRC ; CRC32:CRC32_inst|crc[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.157      ; 2.182      ;
; 41.793 ; reset_CRC ; CRC32:CRC32_inst|crc[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.157      ; 2.182      ;
; 41.793 ; reset_CRC ; CRC32:CRC32_inst|crc[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.157      ; 2.182      ;
; 41.816 ; reset_CRC ; CRC32:CRC32_inst|crc[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.156      ; 2.204      ;
; 41.816 ; reset_CRC ; CRC32:CRC32_inst|crc[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.156      ; 2.204      ;
; 41.816 ; reset_CRC ; CRC32:CRC32_inst|crc[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.156      ; 2.204      ;
; 41.816 ; reset_CRC ; CRC32:CRC32_inst|crc[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.156      ; 2.204      ;
; 41.816 ; reset_CRC ; CRC32:CRC32_inst|crc[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.156      ; 2.204      ;
; 41.816 ; reset_CRC ; CRC32:CRC32_inst|crc[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.156      ; 2.204      ;
; 41.816 ; reset_CRC ; CRC32:CRC32_inst|crc[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.156      ; 2.204      ;
; 41.816 ; reset_CRC ; CRC32:CRC32_inst|crc[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.156      ; 2.204      ;
; 41.816 ; reset_CRC ; CRC32:CRC32_inst|crc[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.156      ; 2.204      ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'PHY_CLK125'                                                                                             ;
+-------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                         ;
+-------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------+
; 3.748 ; 3.968        ; 0.220          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[13]                                                 ;
; 3.748 ; 3.968        ; 0.220          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[14]                                                 ;
; 3.748 ; 3.968        ; 0.220          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[15]                                                 ;
; 3.748 ; 3.968        ; 0.220          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[16]                                                 ;
; 3.748 ; 3.968        ; 0.220          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[17]                                                 ;
; 3.748 ; 3.968        ; 0.220          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[18]                                                 ;
; 3.748 ; 3.968        ; 0.220          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[19]                                                 ;
; 3.748 ; 3.968        ; 0.220          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[20]                                                 ;
; 3.748 ; 3.968        ; 0.220          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[21]                                                 ;
; 3.748 ; 3.968        ; 0.220          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[22]                                                 ;
; 3.748 ; 3.968        ; 0.220          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[23]                                                 ;
; 3.748 ; 3.968        ; 0.220          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[24]                                                 ;
; 3.748 ; 3.968        ; 0.220          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[25]                                                 ;
; 3.751 ; 3.971        ; 0.220          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[0]                                                  ;
; 3.751 ; 3.971        ; 0.220          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[10]                                                 ;
; 3.751 ; 3.971        ; 0.220          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[11]                                                 ;
; 3.751 ; 3.971        ; 0.220          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[12]                                                 ;
; 3.751 ; 3.971        ; 0.220          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[1]                                                  ;
; 3.751 ; 3.971        ; 0.220          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[2]                                                  ;
; 3.751 ; 3.971        ; 0.220          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[3]                                                  ;
; 3.751 ; 3.971        ; 0.220          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[4]                                                  ;
; 3.751 ; 3.971        ; 0.220          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[5]                                                  ;
; 3.751 ; 3.971        ; 0.220          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[6]                                                  ;
; 3.751 ; 3.971        ; 0.220          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[7]                                                  ;
; 3.751 ; 3.971        ; 0.220          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[8]                                                  ;
; 3.751 ; 3.971        ; 0.220          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[9]                                                  ;
; 3.839 ; 4.027        ; 0.188          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[0]                                                  ;
; 3.839 ; 4.027        ; 0.188          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[10]                                                 ;
; 3.839 ; 4.027        ; 0.188          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[11]                                                 ;
; 3.839 ; 4.027        ; 0.188          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[12]                                                 ;
; 3.839 ; 4.027        ; 0.188          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[1]                                                  ;
; 3.839 ; 4.027        ; 0.188          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[2]                                                  ;
; 3.839 ; 4.027        ; 0.188          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[3]                                                  ;
; 3.839 ; 4.027        ; 0.188          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[4]                                                  ;
; 3.839 ; 4.027        ; 0.188          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[5]                                                  ;
; 3.839 ; 4.027        ; 0.188          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[6]                                                  ;
; 3.839 ; 4.027        ; 0.188          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[7]                                                  ;
; 3.839 ; 4.027        ; 0.188          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[8]                                                  ;
; 3.839 ; 4.027        ; 0.188          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[9]                                                  ;
; 3.842 ; 4.030        ; 0.188          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[13]                                                 ;
; 3.842 ; 4.030        ; 0.188          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[14]                                                 ;
; 3.842 ; 4.030        ; 0.188          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[15]                                                 ;
; 3.842 ; 4.030        ; 0.188          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[16]                                                 ;
; 3.842 ; 4.030        ; 0.188          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[17]                                                 ;
; 3.842 ; 4.030        ; 0.188          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[18]                                                 ;
; 3.842 ; 4.030        ; 0.188          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[19]                                                 ;
; 3.842 ; 4.030        ; 0.188          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[20]                                                 ;
; 3.842 ; 4.030        ; 0.188          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[21]                                                 ;
; 3.842 ; 4.030        ; 0.188          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[22]                                                 ;
; 3.842 ; 4.030        ; 0.188          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[23]                                                 ;
; 3.842 ; 4.030        ; 0.188          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[24]                                                 ;
; 3.842 ; 4.030        ; 0.188          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[25]                                                 ;
; 3.954 ; 3.954        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; PHY_CLK125~input|o                                             ;
; 3.966 ; 3.966        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; PHY_CLK125~inputclkctrl|inclk[0]                               ;
; 3.966 ; 3.966        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; PHY_CLK125~inputclkctrl|outclk                                 ;
; 3.966 ; 3.966        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 3.966 ; 3.966        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 3.966 ; 3.966        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3]           ;
; 3.966 ; 3.966        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 3.979 ; 3.979        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[0]|clk                                              ;
; 3.979 ; 3.979        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[10]|clk                                             ;
; 3.979 ; 3.979        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[11]|clk                                             ;
; 3.979 ; 3.979        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[12]|clk                                             ;
; 3.979 ; 3.979        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[1]|clk                                              ;
; 3.979 ; 3.979        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[2]|clk                                              ;
; 3.979 ; 3.979        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[3]|clk                                              ;
; 3.979 ; 3.979        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[4]|clk                                              ;
; 3.979 ; 3.979        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[5]|clk                                              ;
; 3.979 ; 3.979        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[6]|clk                                              ;
; 3.979 ; 3.979        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[7]|clk                                              ;
; 3.979 ; 3.979        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[8]|clk                                              ;
; 3.979 ; 3.979        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[9]|clk                                              ;
; 3.979 ; 3.979        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 3.982 ; 3.982        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[13]|clk                                             ;
; 3.982 ; 3.982        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[14]|clk                                             ;
; 3.982 ; 3.982        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[15]|clk                                             ;
; 3.982 ; 3.982        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[16]|clk                                             ;
; 3.982 ; 3.982        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[17]|clk                                             ;
; 3.982 ; 3.982        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[18]|clk                                             ;
; 3.982 ; 3.982        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[19]|clk                                             ;
; 3.982 ; 3.982        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[20]|clk                                             ;
; 3.982 ; 3.982        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[21]|clk                                             ;
; 3.982 ; 3.982        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[22]|clk                                             ;
; 3.982 ; 3.982        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[23]|clk                                             ;
; 3.982 ; 3.982        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[24]|clk                                             ;
; 3.982 ; 3.982        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[25]|clk                                             ;
; 4.000 ; 8.000        ; 4.000          ; Port Rate        ; PHY_CLK125 ; Rise       ; PHY_CLK125                                                     ;
; 4.000 ; 4.000        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; PHY_CLK125~input|i                                             ;
; 4.000 ; 4.000        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; PHY_CLK125~input|i                                             ;
; 4.017 ; 4.017        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[13]|clk                                             ;
; 4.017 ; 4.017        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[14]|clk                                             ;
; 4.017 ; 4.017        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[15]|clk                                             ;
; 4.017 ; 4.017        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[16]|clk                                             ;
; 4.017 ; 4.017        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[17]|clk                                             ;
; 4.017 ; 4.017        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[18]|clk                                             ;
; 4.017 ; 4.017        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[19]|clk                                             ;
; 4.017 ; 4.017        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[20]|clk                                             ;
; 4.017 ; 4.017        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[21]|clk                                             ;
; 4.017 ; 4.017        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[22]|clk                                             ;
; 4.017 ; 4.017        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[23]|clk                                             ;
+-------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.634  ; 19.936       ; 10.302         ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|wire_sd4_regout                                                                       ;
; 9.760  ; 20.062       ; 10.302         ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|wire_sd4_regout                                                                       ;
; 15.000 ; 40.000       ; 25.000         ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|wire_sd4_regout                                                                       ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|ConfigState[0]                                                                                                                                          ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|ConfigState[1]                                                                                                                                          ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|DataIn[0]                                                                                                                                               ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|DataIn[18]                                                                                                                                              ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|Reason[3]                                                                                                                                               ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|LED                                                                                                                                                       ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[12]                                                                                                                                               ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[13]                                                                                                                                               ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[14]                                                                                                                                               ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[15]                                                                                                                                               ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[16]                                                                                                                                               ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[17]                                                                                                                                               ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[18]                                                                                                                                               ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[19]                                                                                                                                               ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[20]                                                                                                                                               ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[21]                                                                                                                                               ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[22]                                                                                                                                               ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[23]                                                                                                                                               ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED6|counter[12]                                                                                                                                               ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED6|counter[13]                                                                                                                                               ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED6|counter[14]                                                                                                                                               ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED6|counter[15]                                                                                                                                               ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED6|counter[16]                                                                                                                                               ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED6|counter[17]                                                                                                                                               ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED6|counter[18]                                                                                                                                               ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED6|counter[19]                                                                                                                                               ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED6|counter[20]                                                                                                                                               ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED6|counter[21]                                                                                                                                               ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED6|counter[22]                                                                                                                                               ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED6|counter[23]                                                                                                                                               ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|ConfigState[2]                                                                                                                                          ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|ConfigState[3]                                                                                                                                          ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|ConfigState[4]                                                                                                                                          ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|Param[0]                                                                                                                                                ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|Param[1]                                                                                                                                                ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|Param[2]                                                                                                                                                ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[0]                                                                             ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[1]                                                                             ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[22]                                                                            ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[23]                                                                            ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[24]                                                                            ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[25]                                                                            ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[26]                                                                            ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[27]                                                                            ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[28]                                                                            ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[2]                                                                             ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[3]                                                                             ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[4]                                                                             ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[5]                                                                             ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe8                                                                                 ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:gen_cntr|a_graycounter_lgg:auto_generated|counter2a[0]                            ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:gen_cntr|a_graycounter_lgg:auto_generated|counter2a[1]                            ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:gen_cntr|a_graycounter_lgg:auto_generated|counter2a[2]                            ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:gen_cntr|a_graycounter_lgg:auto_generated|parity1                                 ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0] ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[1] ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[2] ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[3] ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[4] ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5] ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6] ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7] ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8] ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|shift_op_reg                                                                                    ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED6|counter[0]                                                                                                                                                ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED6|counter[10]                                                                                                                                               ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED6|counter[11]                                                                                                                                               ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED6|counter[1]                                                                                                                                                ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED6|counter[2]                                                                                                                                                ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED6|counter[3]                                                                                                                                                ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED6|counter[4]                                                                                                                                                ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED6|counter[5]                                                                                                                                                ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED6|counter[6]                                                                                                                                                ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED6|counter[7]                                                                                                                                                ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED6|counter[8]                                                                                                                                                ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED6|counter[9]                                                                                                                                                ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PHY_TX[0]~reg0                                                                                                                                                                 ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PHY_TX[1]~reg0                                                                                                                                                                 ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PHY_TX[2]~reg0                                                                                                                                                                 ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PHY_TX[3]~reg0                                                                                                                                                                 ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|ReadParam                                                                                                                                               ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|ReconfigLine                                                                                                                                            ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[10]                                                                            ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[11]                                                                            ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[12]                                                                            ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[13]                                                                            ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[14]                                                                            ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[15]                                                                            ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[16]                                                                            ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[17]                                                                            ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[18]                                                                            ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[19]                                                                            ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[20]                                                                            ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[21]                                                                            ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[6]                                                                             ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[7]                                                                             ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[8]                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'PHY_RX_CLOCK'                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock        ; Clock Edge ; Target                                                                                                                                                          ;
+--------+--------------+----------------+------------------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.739 ; 19.974       ; 0.235          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 19.739 ; 19.974       ; 0.235          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ;
; 19.740 ; 19.975       ; 0.235          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 19.742 ; 19.962       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Rise       ; PHY_RX_CLOCK_2                                                                                                                                                  ;
; 19.780 ; 20.015       ; 0.235          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 19.780 ; 20.015       ; 0.235          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 19.780 ; 20.015       ; 0.235          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ;
; 19.790 ; 20.010       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[0]                                          ;
; 19.790 ; 20.010       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[1]                                          ;
; 19.790 ; 20.010       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[2]                                          ;
; 19.790 ; 20.010       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[3]                                          ;
; 19.790 ; 20.010       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[4]                                          ;
; 19.791 ; 20.011       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ;
; 19.791 ; 20.011       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ;
; 19.791 ; 20.011       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ;
; 19.791 ; 20.011       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ;
; 19.791 ; 20.011       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ;
; 19.791 ; 20.011       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ;
; 19.791 ; 20.011       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ;
; 19.791 ; 20.011       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                   ;
; 19.791 ; 20.011       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[0] ;
; 19.791 ; 20.011       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[1] ;
; 19.791 ; 20.011       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[2] ;
; 19.791 ; 20.011       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[3] ;
; 19.791 ; 20.011       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[4] ;
; 19.791 ; 20.011       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ;
; 19.791 ; 20.011       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ;
; 19.791 ; 20.011       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ;
; 19.791 ; 20.011       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ;
; 19.791 ; 20.011       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ;
; 19.791 ; 20.011       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 19.791 ; 20.011       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[0]                                                  ;
; 19.791 ; 20.011       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ;
; 19.791 ; 20.011       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ;
; 19.791 ; 20.011       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ;
; 19.791 ; 20.011       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ;
; 19.791 ; 20.011       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ;
; 19.800 ; 19.988       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ;
; 19.800 ; 19.988       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ;
; 19.800 ; 19.988       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ;
; 19.800 ; 19.988       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ;
; 19.800 ; 19.988       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ;
; 19.800 ; 19.988       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ;
; 19.800 ; 19.988       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ;
; 19.800 ; 19.988       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                   ;
; 19.800 ; 19.988       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[0] ;
; 19.800 ; 19.988       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[1] ;
; 19.800 ; 19.988       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[2] ;
; 19.800 ; 19.988       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[3] ;
; 19.800 ; 19.988       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[4] ;
; 19.800 ; 19.988       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ;
; 19.800 ; 19.988       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ;
; 19.800 ; 19.988       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ;
; 19.800 ; 19.988       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ;
; 19.800 ; 19.988       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ;
; 19.800 ; 19.988       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 19.800 ; 19.988       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[0]                                          ;
; 19.800 ; 19.988       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[1]                                          ;
; 19.800 ; 19.988       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[2]                                          ;
; 19.800 ; 19.988       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[3]                                          ;
; 19.800 ; 19.988       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[4]                                          ;
; 19.800 ; 19.988       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[0]                                                  ;
; 19.800 ; 19.988       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ;
; 19.800 ; 19.988       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ;
; 19.800 ; 19.988       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ;
; 19.800 ; 19.988       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ;
; 19.800 ; 19.988       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ;
; 19.848 ; 20.036       ; 0.188          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_RX_CLOCK_2                                                                                                                                                  ;
; 19.953 ; 19.953       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_RX_CLOCK~input|o                                                                                                                                            ;
; 19.965 ; 19.965       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_RX_CLOCK~inputclkctrl|inclk[0]                                                                                                                              ;
; 19.965 ; 19.965       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_RX_CLOCK~inputclkctrl|outclk                                                                                                                                ;
; 19.988 ; 19.988       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_RX_CLOCK_2|clk                                                                                                                                              ;
; 19.989 ; 19.989       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[0]|clk                                                                               ;
; 19.989 ; 19.989       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[1]|clk                                                                               ;
; 19.989 ; 19.989       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[2]|clk                                                                               ;
; 19.989 ; 19.989       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[3]|clk                                                                               ;
; 19.989 ; 19.989       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[4]|clk                                                                               ;
; 19.990 ; 19.990       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit[0]|clk                                                                        ;
; 19.990 ; 19.990       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0|clk0                                                                          ;
; 19.990 ; 19.990       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter10a[0]|clk                                                                          ;
; 19.990 ; 19.990       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter10a[1]|clk                                                                          ;
; 19.990 ; 19.990       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter10a[2]|clk                                                                          ;
; 19.990 ; 19.990       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter10a[3]|clk                                                                          ;
; 19.990 ; 19.990       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter10a[4]|clk                                                                          ;
; 19.990 ; 19.990       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|parity8|clk                                                                                ;
; 19.990 ; 19.990       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity9a0|clk                                                                          ;
; 19.990 ; 19.990       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity9a1|clk                                                                          ;
; 19.990 ; 19.990       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0]|clk                                                                                       ;
; 19.990 ; 19.990       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[1]|clk                                                                                       ;
; 19.990 ; 19.990       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[2]|clk                                                                                       ;
; 19.990 ; 19.990       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[3]|clk                                                                                       ;
; 19.990 ; 19.990       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[4]|clk                                                                                       ;
; 19.990 ; 19.990       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[5]|clk                                                                                       ;
; 19.990 ; 19.990       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]|clk                                                                     ;
; 19.990 ; 19.990       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]|clk                                                                     ;
; 19.990 ; 19.990       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]|clk                                                                     ;
; 19.990 ; 19.990       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3]|clk                                                                     ;
; 19.990 ; 19.990       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]|clk                                                                     ;
; 19.990 ; 19.990       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0]|clk                                                                     ;
; 19.990 ; 19.990       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1]|clk                                                                     ;
+--------+--------------+----------------+------------------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'PHY_RX_CLOCK_2'                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock          ; Clock Edge ; Target                                                                                                                                                          ;
+--------+--------------+----------------+------------------+----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 39.675 ; 39.895       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ;
; 39.675 ; 39.895       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ;
; 39.675 ; 39.895       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ;
; 39.675 ; 39.895       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ;
; 39.675 ; 39.895       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ;
; 39.675 ; 39.895       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ;
; 39.675 ; 39.895       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                 ;
; 39.675 ; 39.895       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]                 ;
; 39.675 ; 39.895       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0] ;
; 39.675 ; 39.895       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1] ;
; 39.675 ; 39.895       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2] ;
; 39.675 ; 39.895       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3] ;
; 39.675 ; 39.895       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4] ;
; 39.675 ; 39.895       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0] ;
; 39.675 ; 39.895       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1] ;
; 39.675 ; 39.895       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2] ;
; 39.675 ; 39.895       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3] ;
; 39.675 ; 39.895       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4] ;
; 39.675 ; 39.895       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[0]                                                  ;
; 39.675 ; 39.895       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[1]                                                  ;
; 39.675 ; 39.895       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[2]                                                  ;
; 39.675 ; 39.895       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[3]                                                  ;
; 39.675 ; 39.895       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[4]                                                  ;
; 39.675 ; 39.895       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[102]                                                                                                                                                 ;
; 39.675 ; 39.895       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[107]                                                                                                                                                 ;
; 39.675 ; 39.895       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[10]                                                                                                                                                  ;
; 39.675 ; 39.895       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[110]                                                                                                                                                 ;
; 39.675 ; 39.895       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[1]                                                                                                                                                   ;
; 39.675 ; 39.895       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[2]                                                                                                                                                   ;
; 39.675 ; 39.895       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[3]                                                                                                                                                   ;
; 39.675 ; 39.895       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[4]                                                                                                                                                   ;
; 39.675 ; 39.895       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[67]                                                                                                                                                  ;
; 39.675 ; 39.895       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[75]                                                                                                                                                  ;
; 39.675 ; 39.895       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[76]                                                                                                                                                  ;
; 39.675 ; 39.895       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[77]                                                                                                                                                  ;
; 39.675 ; 39.895       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[78]                                                                                                                                                  ;
; 39.675 ; 39.895       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[83]                                                                                                                                                  ;
; 39.675 ; 39.895       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[84]                                                                                                                                                  ;
; 39.675 ; 39.895       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[86]                                                                                                                                                  ;
; 39.675 ; 39.895       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[91]                                                                                                                                                  ;
; 39.675 ; 39.895       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[94]                                                                                                                                                  ;
; 39.675 ; 39.895       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[99]                                                                                                                                                  ;
; 39.675 ; 39.895       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[9]                                                                                                                                                   ;
; 39.675 ; 39.895       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0]                             ;
; 39.675 ; 39.895       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1]                             ;
; 39.675 ; 39.895       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[2]                             ;
; 39.675 ; 39.895       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4]                             ;
; 39.675 ; 39.895       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5]                             ;
; 39.675 ; 39.895       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[6]                             ;
; 39.675 ; 39.895       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[2]                             ;
; 39.675 ; 39.895       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[4]                             ;
; 39.675 ; 39.895       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[5]                             ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[0]                                                                                                                                                   ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[100]                                                                                                                                                 ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[101]                                                                                                                                                 ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[103]                                                                                                                                                 ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[104]                                                                                                                                                 ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[108]                                                                                                                                                 ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[109]                                                                                                                                                 ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[111]                                                                                                                                                 ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[11]                                                                                                                                                  ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[12]                                                                                                                                                  ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[13]                                                                                                                                                  ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[14]                                                                                                                                                  ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[15]                                                                                                                                                  ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[16]                                                                                                                                                  ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[17]                                                                                                                                                  ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[18]                                                                                                                                                  ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[19]                                                                                                                                                  ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[20]                                                                                                                                                  ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[21]                                                                                                                                                  ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[22]                                                                                                                                                  ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[23]                                                                                                                                                  ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[24]                                                                                                                                                  ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[25]                                                                                                                                                  ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[26]                                                                                                                                                  ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[27]                                                                                                                                                  ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[28]                                                                                                                                                  ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[29]                                                                                                                                                  ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[30]                                                                                                                                                  ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[31]                                                                                                                                                  ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[32]                                                                                                                                                  ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[33]                                                                                                                                                  ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[34]                                                                                                                                                  ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[35]                                                                                                                                                  ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[36]                                                                                                                                                  ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[37]                                                                                                                                                  ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[38]                                                                                                                                                  ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[39]                                                                                                                                                  ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[40]                                                                                                                                                  ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[41]                                                                                                                                                  ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[42]                                                                                                                                                  ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[43]                                                                                                                                                  ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[44]                                                                                                                                                  ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[45]                                                                                                                                                  ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[46]                                                                                                                                                  ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[47]                                                                                                                                                  ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[48]                                                                                                                                                  ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[49]                                                                                                                                                  ;
; 39.676 ; 39.896       ; 0.220          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[50]                                                                                                                                                  ;
+--------+--------------+----------------+------------------+----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                        ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------+
; 39.677 ; 39.897       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[11] ;
; 39.677 ; 39.897       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[12] ;
; 39.677 ; 39.897       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[13] ;
; 39.677 ; 39.897       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[14] ;
; 39.677 ; 39.897       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[15] ;
; 39.677 ; 39.897       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[16] ;
; 39.677 ; 39.897       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[18] ;
; 39.677 ; 39.897       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[19] ;
; 39.677 ; 39.897       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[20] ;
; 39.677 ; 39.897       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[21] ;
; 39.677 ; 39.897       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[22] ;
; 39.677 ; 39.897       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[23] ;
; 39.677 ; 39.897       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[24] ;
; 39.677 ; 39.897       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[25] ;
; 39.677 ; 39.897       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[26] ;
; 39.677 ; 39.897       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[27] ;
; 39.677 ; 39.897       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[28] ;
; 39.677 ; 39.897       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[29] ;
; 39.677 ; 39.897       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[30] ;
; 39.677 ; 39.897       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[3]  ;
; 39.677 ; 39.897       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[4]  ;
; 39.677 ; 39.897       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[5]  ;
; 39.677 ; 39.897       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[6]  ;
; 39.677 ; 39.897       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[7]  ;
; 39.677 ; 39.897       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[8]  ;
; 39.677 ; 39.897       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; read_PHY                 ;
; 39.677 ; 39.897       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; reset                    ;
; 39.677 ; 39.897       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; reset_count[0]           ;
; 39.677 ; 39.897       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; reset_count[1]           ;
; 39.677 ; 39.897       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; reset_count[2]           ;
; 39.677 ; 39.897       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; reset_count[3]           ;
; 39.677 ; 39.897       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; reset_count[4]           ;
; 39.677 ; 39.897       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; reset_count[5]           ;
; 39.677 ; 39.897       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; reset_count[6]           ;
; 39.677 ; 39.897       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; reset_count[7]           ;
; 39.677 ; 39.897       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; reset_count[8]           ;
; 39.677 ; 39.897       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; reset_count[9]           ;
; 39.677 ; 39.897       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; speed_1000T              ;
; 39.677 ; 39.897       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; speed_100T               ;
; 39.677 ; 39.897       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; start_up[0]              ;
; 39.677 ; 39.897       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; start_up[1]              ;
; 39.677 ; 39.897       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; start_up[2]              ;
; 39.677 ; 39.897       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; write_PHY                ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[0]  ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[10] ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[17] ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[1]  ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[2]  ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[31] ;
; 39.678 ; 39.898       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[9]  ;
; 39.736 ; 39.924       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; IP_count[0]              ;
; 39.736 ; 39.924       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; IP_count[1]              ;
; 39.736 ; 39.924       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; IP_count[2]              ;
; 39.736 ; 39.924       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; IP_count[3]              ;
; 39.736 ; 39.924       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; IP_count[4]              ;
; 39.736 ; 39.924       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; Tx_data[3]               ;
; 39.736 ; 39.924       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; Tx_data[4]               ;
; 39.736 ; 39.924       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; Tx_data[5]               ;
; 39.736 ; 39.924       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_IP[0]               ;
; 39.736 ; 39.924       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_IP[15]              ;
; 39.736 ; 39.924       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_IP[16]              ;
; 39.736 ; 39.924       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_IP[17]              ;
; 39.736 ; 39.924       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_IP[1]               ;
; 39.736 ; 39.924       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_IP[23]              ;
; 39.736 ; 39.924       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_IP[24]              ;
; 39.736 ; 39.924       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_IP[25]              ;
; 39.736 ; 39.924       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_IP[28]              ;
; 39.736 ; 39.924       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_IP[31]              ;
; 39.736 ; 39.924       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_IP[7]               ;
; 39.736 ; 39.924       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_IP[8]               ;
; 39.736 ; 39.924       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_IP[9]               ;
; 39.737 ; 39.925       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; MAC_count[0]             ;
; 39.737 ; 39.925       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; MAC_count[1]             ;
; 39.737 ; 39.925       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; MAC_count[2]             ;
; 39.737 ; 39.925       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; MAC_count[3]             ;
; 39.737 ; 39.925       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; MAC_count[4]             ;
; 39.737 ; 39.925       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; Tx_data[0]               ;
; 39.737 ; 39.925       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; Tx_data[1]               ;
; 39.737 ; 39.925       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; Tx_data[2]               ;
; 39.737 ; 39.925       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; interframe[0]            ;
; 39.737 ; 39.925       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; interframe[1]            ;
; 39.737 ; 39.925       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; interframe[2]            ;
; 39.737 ; 39.925       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; interframe[3]            ;
; 39.737 ; 39.925       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; interframe[4]            ;
; 39.737 ; 39.925       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; interframe[5]            ;
; 39.737 ; 39.925       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; reset_CRC                ;
; 39.737 ; 39.925       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; send_more_ACK            ;
; 39.737 ; 39.925       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; state_Tx.CRC             ;
; 39.737 ; 39.925       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; state_Tx.RESET           ;
; 39.737 ; 39.925       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; state_Tx.SENDMAC         ;
; 39.737 ; 39.925       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; sync_Tx_CTL              ;
; 39.737 ; 39.925       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_CRC32[11]           ;
; 39.737 ; 39.925       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_CRC32[12]           ;
; 39.737 ; 39.925       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_CRC32[13]           ;
; 39.737 ; 39.925       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_CRC32[14]           ;
; 39.737 ; 39.925       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_CRC32[15]           ;
; 39.737 ; 39.925       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_CRC32[16]           ;
; 39.737 ; 39.925       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_CRC32[19]           ;
; 39.737 ; 39.925       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_CRC32[20]           ;
; 39.737 ; 39.925       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_CRC32[21]           ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                    ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                              ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------+
; 199.675 ; 199.895      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM[3]        ;
; 199.675 ; 199.895      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|IP_write_done    ;
; 199.675 ; 199.895      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|SI               ;
; 199.675 ; 199.895      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[0]       ;
; 199.675 ; 199.895      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[16]      ;
; 199.675 ; 199.895      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[17]      ;
; 199.675 ; 199.895      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[18]      ;
; 199.675 ; 199.895      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[1]       ;
; 199.675 ; 199.895      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[21]      ;
; 199.675 ; 199.895      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[22]      ;
; 199.675 ; 199.895      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[23]      ;
; 199.675 ; 199.895      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[24]      ;
; 199.675 ; 199.895      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[25]      ;
; 199.675 ; 199.895      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[26]      ;
; 199.675 ; 199.895      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[27]      ;
; 199.675 ; 199.895      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[28]      ;
; 199.675 ; 199.895      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[29]      ;
; 199.675 ; 199.895      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[2]       ;
; 199.675 ; 199.895      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[30]      ;
; 199.675 ; 199.895      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[31]      ;
; 199.675 ; 199.895      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[8]       ;
; 199.675 ; 199.895      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[9]       ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|CS               ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM[0]        ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM[1]        ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[10]  ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[11]  ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[12]  ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[13]  ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[14]  ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[15]  ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[1]   ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[2]   ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[3]   ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[4]   ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[5]   ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[6]   ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[7]   ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[8]   ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[9]   ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[0]  ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[10] ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[11] ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[12] ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[13] ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[14] ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[15] ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[16] ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[17] ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[18] ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[19] ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[1]  ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[20] ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[21] ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[22] ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[23] ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[24] ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[25] ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[26] ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[27] ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[28] ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[29] ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[2]  ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[30] ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[31] ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[3]  ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[4]  ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[5]  ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[6]  ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[7]  ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[8]  ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[9]  ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|IP_flag          ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|IP_ready         ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|MAC_ready        ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|SCK              ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[10]      ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[11]      ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[12]      ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[13]      ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[14]      ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[15]      ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[19]      ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[20]      ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[3]       ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[4]       ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[5]       ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[6]       ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[7]       ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[10]     ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[15]     ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[16]     ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[17]     ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[18]     ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[23]     ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[24]     ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[25]     ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[26]     ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[27]     ;
; 199.676 ; 199.896      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[2]      ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------+--------------+--------+-------+------------+------------------------------------------------------+
; Data Port                                                                                                        ; Clock Port   ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                      ;
+------------------------------------------------------------------------------------------------------------------+--------------+--------+-------+------------+------------------------------------------------------+
; PHY_DV                                                                                                           ; PHY_RX_CLOCK ; 5.016  ; 5.307 ; Fall       ; PHY_RX_CLOCK                                         ;
; PHY_RX[*]                                                                                                        ; PHY_RX_CLOCK ; 3.000  ; 3.353 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[0]                                                                                                       ; PHY_RX_CLOCK ; 2.688  ; 3.006 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[1]                                                                                                       ; PHY_RX_CLOCK ; 2.010  ; 2.330 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[2]                                                                                                       ; PHY_RX_CLOCK ; 3.000  ; 3.353 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[3]                                                                                                       ; PHY_RX_CLOCK ; 2.628  ; 2.927 ; Fall       ; PHY_RX_CLOCK                                         ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|cycloneii_asmiblock2~ALTERA_DATA0 ; PHY_CLK125   ; -0.223 ; 0.049 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MODE1                                                                                                            ; PHY_CLK125   ; 1.285  ; 1.662 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_DV                                                                                                           ; PHY_CLK125   ; 1.729  ; 1.799 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CONFIG                                                                                                           ; PHY_CLK125   ; 0.923  ; 1.252 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDIO                                                                                                         ; PHY_CLK125   ; 0.205  ; 0.501 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+------------------------------------------------------------------------------------------------------------------+--------------+--------+-------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------+--------------+--------+--------+------------+------------------------------------------------------+
; Data Port                                                                                                        ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+------------------------------------------------------------------------------------------------------------------+--------------+--------+--------+------------+------------------------------------------------------+
; PHY_DV                                                                                                           ; PHY_RX_CLOCK ; -2.969 ; -3.152 ; Fall       ; PHY_RX_CLOCK                                         ;
; PHY_RX[*]                                                                                                        ; PHY_RX_CLOCK ; -1.480 ; -1.788 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[0]                                                                                                       ; PHY_RX_CLOCK ; -2.137 ; -2.439 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[1]                                                                                                       ; PHY_RX_CLOCK ; -1.480 ; -1.788 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[2]                                                                                                       ; PHY_RX_CLOCK ; -2.430 ; -2.770 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[3]                                                                                                       ; PHY_RX_CLOCK ; -2.079 ; -2.364 ; Fall       ; PHY_RX_CLOCK                                         ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|cycloneii_asmiblock2~ALTERA_DATA0 ; PHY_CLK125   ; 1.032  ; 0.785  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MODE1                                                                                                            ; PHY_CLK125   ; -0.409 ; -0.760 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_DV                                                                                                           ; PHY_CLK125   ; 0.465  ; 0.329  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CONFIG                                                                                                           ; PHY_CLK125   ; 0.175  ; -0.124 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDIO                                                                                                         ; PHY_CLK125   ; 0.597  ; 0.316  ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+------------------------------------------------------------------------------------------------------------------+--------------+--------+--------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port                                                                                                       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------------------------------------------------------------------------------------------------------------+------------+--------+--------+------------+------------------------------------------------------+
; STATUS_LED                                                                                                      ; PHY_CLK125 ; 7.544  ; 7.450  ; Rise       ; PHY_CLK125                                           ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|cycloneii_asmiblock2~ALTERA_DCLK ; PHY_CLK125 ; 8.961  ;        ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ; 13.839 ; 13.847 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED1                                                                                                      ; PHY_CLK125 ; 11.130 ; 11.026 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED2                                                                                                      ; PHY_CLK125 ; 13.677 ; 13.628 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED3                                                                                                      ; PHY_CLK125 ; 13.097 ; 13.134 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED4                                                                                                      ; PHY_CLK125 ; 14.963 ; 14.870 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED5                                                                                                      ; PHY_CLK125 ; 14.632 ; 14.397 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED6                                                                                                      ; PHY_CLK125 ; 16.908 ; 16.263 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED7                                                                                                      ; PHY_CLK125 ; 23.033 ; 22.538 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED10                                                                                                     ; PHY_CLK125 ; 17.268 ; 17.964 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX[*]                                                                                                       ; PHY_CLK125 ; 14.098 ; 13.618 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[0]                                                                                                      ; PHY_CLK125 ; 14.098 ; 13.618 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[1]                                                                                                      ; PHY_CLK125 ; 12.623 ; 12.366 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[2]                                                                                                      ; PHY_CLK125 ; 13.125 ; 12.766 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[3]                                                                                                      ; PHY_CLK125 ; 12.407 ; 12.320 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX_CLOCK                                                                                                    ; PHY_CLK125 ;        ; 9.155  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX_EN                                                                                                       ; PHY_CLK125 ; 11.885 ; 11.915 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|cycloneii_asmiblock2~ALTERA_DCLK ; PHY_CLK125 ;        ; 8.866  ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|cycloneii_asmiblock2~ALTERA_SCE  ; PHY_CLK125 ; 12.630 ; 12.689 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ; 15.223 ; 15.098 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED9                                                                                                      ; PHY_CLK125 ; 15.242 ; 15.513 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX_CLOCK                                                                                                    ; PHY_CLK125 ; 9.009  ;        ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED8                                                                                                      ; PHY_CLK125 ; 12.824 ; 12.860 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; NODE_ADDR_CS                                                                                                    ; PHY_CLK125 ; 16.886 ; 17.492 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDC                                                                                                         ; PHY_CLK125 ; 13.505 ;        ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; SCK                                                                                                             ; PHY_CLK125 ; 17.536 ; 16.918 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; SI                                                                                                              ; PHY_CLK125 ; 17.039 ; 16.539 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDC                                                                                                         ; PHY_CLK125 ; 16.199 ; 15.902 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDIO                                                                                                        ; PHY_CLK125 ; 15.675 ; 15.273 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+-----------------------------------------------------------------------------------------------------------------+------------+--------+--------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port                                                                                                       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------------------------------------------------------------------------------------------------------------+------------+--------+--------+------------+------------------------------------------------------+
; STATUS_LED                                                                                                      ; PHY_CLK125 ; 7.284  ; 7.191  ; Rise       ; PHY_CLK125                                           ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|cycloneii_asmiblock2~ALTERA_DCLK ; PHY_CLK125 ; 8.487  ;        ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ; 13.172 ; 13.181 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED1                                                                                                      ; PHY_CLK125 ; 10.563 ; 10.462 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED2                                                                                                      ; PHY_CLK125 ; 13.008 ; 12.961 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED3                                                                                                      ; PHY_CLK125 ; 12.450 ; 12.484 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED4                                                                                                      ; PHY_CLK125 ; 14.244 ; 14.153 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED5                                                                                                      ; PHY_CLK125 ; 13.924 ; 13.698 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED6                                                                                                      ; PHY_CLK125 ; 16.109 ; 15.489 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED7                                                                                                      ; PHY_CLK125 ; 18.563 ; 18.104 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED10                                                                                                     ; PHY_CLK125 ; 15.223 ; 15.870 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX[*]                                                                                                       ; PHY_CLK125 ; 11.789 ; 11.705 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[0]                                                                                                      ; PHY_CLK125 ; 13.413 ; 12.950 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[1]                                                                                                      ; PHY_CLK125 ; 11.997 ; 11.750 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[2]                                                                                                      ; PHY_CLK125 ; 12.479 ; 12.133 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[3]                                                                                                      ; PHY_CLK125 ; 11.789 ; 11.705 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX_CLOCK                                                                                                    ; PHY_CLK125 ;        ; 8.681  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX_EN                                                                                                       ; PHY_CLK125 ; 11.288 ; 11.315 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|cycloneii_asmiblock2~ALTERA_DCLK ; PHY_CLK125 ;        ; 8.394  ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|cycloneii_asmiblock2~ALTERA_SCE  ; PHY_CLK125 ; 12.014 ; 12.067 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ; 12.352 ; 12.438 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED9                                                                                                      ; PHY_CLK125 ; 14.510 ; 14.771 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX_CLOCK                                                                                                    ; PHY_CLK125 ; 8.538  ;        ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED8                                                                                                      ; PHY_CLK125 ; 12.189 ; 12.224 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; NODE_ADDR_CS                                                                                                    ; PHY_CLK125 ; 16.088 ; 16.673 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDC                                                                                                         ; PHY_CLK125 ; 12.852 ;        ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; SCK                                                                                                             ; PHY_CLK125 ; 16.716 ; 16.120 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; SI                                                                                                              ; PHY_CLK125 ; 16.238 ; 15.756 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDC                                                                                                         ; PHY_CLK125 ; 14.393 ; 12.560 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDIO                                                                                                        ; PHY_CLK125 ; 13.627 ; 13.319 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+-----------------------------------------------------------------------------------------------------------------+------------+--------+--------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                          ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; PHY_MDIO  ; PHY_CLK125 ; 15.029 ; 14.952 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                  ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; PHY_MDIO  ; PHY_CLK125 ; 12.816 ; 12.739 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                               ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; PHY_MDIO  ; PHY_CLK125 ; 14.689    ; 14.766    ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                       ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; PHY_MDIO  ; PHY_CLK125 ; 12.609    ; 12.686    ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 32
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 73.600 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                            ; Synchronization Node                                                                                                                                            ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[8]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[10]                            ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10]                            ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[7]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[4]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[6]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[5]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[9]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[2]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[3]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[1]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[0]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]                             ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[0]         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[0] ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[3]         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[3] ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[1]         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[1] ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[4]         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[4] ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[2]         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[2] ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[8]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[8]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[10]                                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10]                            ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[4]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[5]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[2]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[2]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[6]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[6]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[7]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[0]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[9]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[1]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[3]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3]                             ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4] ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2] ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3] ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0] ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1] ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 73.600                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 38.462       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 35.138       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[10]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                          ; 73.736                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                             ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                          ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                       ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                 ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                 ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                   ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[10]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                             ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10] ;                        ;              ;                  ; 38.342       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ;                        ;              ;                  ; 35.394       ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 74.035                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 38.456       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 35.579       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 74.036                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 39.027       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 35.009       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 74.073                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 38.843       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 35.230       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 74.226                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 38.491       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 35.735       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 74.324                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9] ;                        ;              ;                  ; 38.596       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9] ;                        ;              ;                  ; 35.728       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 74.409                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 39.027       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 35.382       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 74.826                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 38.531       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 36.295       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 74.846                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 38.543       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 36.303       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 75.047                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 38.381       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 36.666       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 75.396                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[0] ;                        ;              ;                  ; 38.821       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ;                        ;              ;                  ; 36.575       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 75.584                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[3] ;                        ;              ;                  ; 39.030       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ;                        ;              ;                  ; 36.554       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 75.599                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[1] ;                        ;              ;                  ; 38.818       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ;                        ;              ;                  ; 36.781       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 75.758                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[4] ;                        ;              ;                  ; 38.819       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ;                        ;              ;                  ; 36.939       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 75.901                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[2] ;                        ;              ;                  ; 39.031       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ;                        ;              ;                  ; 36.870       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 150.806                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[8] ;                        ;              ;                  ; 78.847       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[8] ;                        ;              ;                  ; 71.959       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[10]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                          ; 153.019                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                          ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                 ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                 ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                       ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                   ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[10]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                             ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10] ;                        ;              ;                  ; 78.818       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[10] ;                        ;              ;                  ; 74.201       ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 153.104                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 79.028       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 74.076       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 153.171                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 78.819       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 74.352       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 153.310                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 79.027       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 74.283       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 153.428                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 78.456       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 74.972       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 153.526                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 78.820       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 74.706       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 153.736                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 78.503       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 75.233       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 153.859                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9] ;                        ;              ;                  ; 78.818       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[9] ;                        ;              ;                  ; 75.041       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 154.117                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 78.345       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 75.772       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 154.277                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 78.820       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 75.457       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 155.402                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 78.664       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 76.738       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 155.512                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 78.844       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 76.668       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 155.736                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 78.664       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 77.072       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 155.869                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 78.865       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 77.004       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 156.124                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 78.637       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 77.487       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                   ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note                                                          ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; 44.5 MHz   ; 40.0 MHz        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin)                ;
; 70.73 MHz  ; 70.73 MHz       ; PHY_RX_CLOCK_2                                       ;                                                               ;
; 78.41 MHz  ; 78.41 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;                                                               ;
; 157.8 MHz  ; 157.8 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;                                                               ;
; 250.31 MHz ; 238.04 MHz      ; PHY_RX_CLOCK                                         ; limit due to minimum period restriction (tmin)                ;
; 293.77 MHz ; 250.0 MHz       ; PHY_CLK125                                           ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PHY_CLK125                                           ; 4.596  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.763  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 14.033 ; 0.000         ;
; PHY_RX_CLOCK_2                                       ; 32.931 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 35.544 ; 0.000         ;
; PHY_RX_CLOCK                                         ; 36.005 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.296 ; 0.000         ;
; PHY_RX_CLOCK                                         ; 0.377 ; 0.000         ;
; PHY_RX_CLOCK_2                                       ; 0.392 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.393 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.394 ; 0.000         ;
; PHY_CLK125                                           ; 0.407 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 17.302 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 37.796 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                          ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.020  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 41.450 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; PHY_CLK125                                           ; 3.736   ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.743   ; 0.000         ;
; PHY_RX_CLOCK                                         ; 19.732  ; 0.000         ;
; PHY_RX_CLOCK_2                                       ; 39.634  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.683  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 199.682 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PHY_CLK125'                                                                      ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; 4.596 ; HB_counter[0]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 3.324      ;
; 4.635 ; HB_counter[0]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 3.285      ;
; 4.722 ; HB_counter[0]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 3.198      ;
; 4.761 ; HB_counter[0]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 3.159      ;
; 4.791 ; HB_counter[2]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 3.129      ;
; 4.848 ; HB_counter[0]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 3.072      ;
; 4.866 ; HB_counter[1]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 3.054      ;
; 4.878 ; HB_counter[1]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 3.042      ;
; 4.887 ; HB_counter[0]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 3.033      ;
; 4.913 ; HB_counter[4]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 3.007      ;
; 4.917 ; HB_counter[2]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 3.003      ;
; 4.956 ; HB_counter[2]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.964      ;
; 4.974 ; HB_counter[0]  ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.946      ;
; 4.992 ; HB_counter[1]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.928      ;
; 4.996 ; HB_counter[3]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.924      ;
; 4.996 ; HB_counter[3]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.924      ;
; 5.004 ; HB_counter[1]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.916      ;
; 5.013 ; HB_counter[0]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.907      ;
; 5.039 ; HB_counter[6]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.881      ;
; 5.039 ; HB_counter[4]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.881      ;
; 5.043 ; HB_counter[2]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.877      ;
; 5.078 ; HB_counter[4]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.842      ;
; 5.082 ; HB_counter[2]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.838      ;
; 5.100 ; HB_counter[0]  ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.820      ;
; 5.117 ; HB_counter[5]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.803      ;
; 5.118 ; HB_counter[1]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.802      ;
; 5.122 ; HB_counter[3]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.798      ;
; 5.122 ; HB_counter[3]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.798      ;
; 5.129 ; HB_counter[5]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.791      ;
; 5.130 ; HB_counter[1]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.790      ;
; 5.139 ; HB_counter[0]  ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.781      ;
; 5.165 ; HB_counter[6]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.755      ;
; 5.165 ; HB_counter[4]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.755      ;
; 5.169 ; HB_counter[8]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.751      ;
; 5.169 ; HB_counter[2]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.751      ;
; 5.204 ; HB_counter[6]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.716      ;
; 5.204 ; HB_counter[4]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.716      ;
; 5.208 ; HB_counter[2]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.712      ;
; 5.226 ; HB_counter[0]  ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.694      ;
; 5.243 ; HB_counter[7]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.677      ;
; 5.243 ; HB_counter[5]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.677      ;
; 5.244 ; HB_counter[1]  ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.676      ;
; 5.248 ; HB_counter[3]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.672      ;
; 5.248 ; HB_counter[3]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.672      ;
; 5.255 ; HB_counter[7]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.665      ;
; 5.255 ; HB_counter[5]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.665      ;
; 5.256 ; HB_counter[1]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.664      ;
; 5.265 ; HB_counter[0]  ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.655      ;
; 5.291 ; HB_counter[6]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.629      ;
; 5.291 ; HB_counter[4]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.629      ;
; 5.295 ; HB_counter[10] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.625      ;
; 5.295 ; HB_counter[8]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.625      ;
; 5.295 ; HB_counter[2]  ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.625      ;
; 5.330 ; HB_counter[6]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.590      ;
; 5.330 ; HB_counter[4]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.590      ;
; 5.334 ; HB_counter[8]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.586      ;
; 5.334 ; HB_counter[2]  ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.586      ;
; 5.352 ; HB_counter[0]  ; HB_counter[12] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.568      ;
; 5.369 ; HB_counter[9]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.551      ;
; 5.369 ; HB_counter[7]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.551      ;
; 5.369 ; HB_counter[5]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.551      ;
; 5.370 ; HB_counter[1]  ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.550      ;
; 5.374 ; HB_counter[3]  ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.546      ;
; 5.374 ; HB_counter[3]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.546      ;
; 5.381 ; HB_counter[9]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.539      ;
; 5.381 ; HB_counter[7]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.539      ;
; 5.381 ; HB_counter[5]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.539      ;
; 5.382 ; HB_counter[1]  ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.538      ;
; 5.391 ; HB_counter[0]  ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.529      ;
; 5.417 ; HB_counter[6]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.503      ;
; 5.417 ; HB_counter[4]  ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.503      ;
; 5.421 ; HB_counter[10] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.499      ;
; 5.421 ; HB_counter[8]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.499      ;
; 5.421 ; HB_counter[2]  ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.499      ;
; 5.422 ; HB_counter[12] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.498      ;
; 5.456 ; HB_counter[6]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.464      ;
; 5.456 ; HB_counter[4]  ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.464      ;
; 5.460 ; HB_counter[10] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.460      ;
; 5.460 ; HB_counter[8]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.460      ;
; 5.460 ; HB_counter[2]  ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.460      ;
; 5.478 ; HB_counter[0]  ; HB_counter[10] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.442      ;
; 5.495 ; HB_counter[9]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.425      ;
; 5.495 ; HB_counter[7]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.425      ;
; 5.495 ; HB_counter[5]  ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.425      ;
; 5.496 ; HB_counter[11] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.424      ;
; 5.496 ; HB_counter[1]  ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.424      ;
; 5.500 ; HB_counter[3]  ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.420      ;
; 5.500 ; HB_counter[3]  ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.420      ;
; 5.507 ; HB_counter[9]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.413      ;
; 5.507 ; HB_counter[7]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.413      ;
; 5.507 ; HB_counter[5]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.413      ;
; 5.508 ; HB_counter[11] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.412      ;
; 5.508 ; HB_counter[1]  ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.412      ;
; 5.517 ; HB_counter[0]  ; HB_counter[11] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.403      ;
; 5.543 ; HB_counter[14] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.083     ; 2.376      ;
; 5.543 ; HB_counter[6]  ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.377      ;
; 5.543 ; HB_counter[4]  ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.377      ;
; 5.547 ; HB_counter[10] ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.373      ;
; 5.547 ; HB_counter[8]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.373      ;
; 5.547 ; HB_counter[2]  ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.373      ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------+-------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                             ; To Node     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------+-------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 8.763 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6] ; address[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.219     ; 11.020     ;
; 8.763 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6] ; address[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.219     ; 11.020     ;
; 8.763 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6] ; address[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.219     ; 11.020     ;
; 8.763 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6] ; address[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.219     ; 11.020     ;
; 8.763 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6] ; address[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.219     ; 11.020     ;
; 8.763 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6] ; address[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.219     ; 11.020     ;
; 8.763 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6] ; address[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.219     ; 11.020     ;
; 8.763 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6] ; address[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.219     ; 11.020     ;
; 8.763 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6] ; address[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.219     ; 11.020     ;
; 8.763 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6] ; address[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.219     ; 11.020     ;
; 9.137 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1] ; address[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.656     ;
; 9.137 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1] ; address[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.656     ;
; 9.137 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1] ; address[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.656     ;
; 9.137 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1] ; address[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.656     ;
; 9.137 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1] ; address[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.656     ;
; 9.137 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1] ; address[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.656     ;
; 9.137 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1] ; address[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.656     ;
; 9.137 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1] ; address[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.656     ;
; 9.137 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1] ; address[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.656     ;
; 9.137 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1] ; address[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.656     ;
; 9.229 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2] ; address[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.564     ;
; 9.229 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2] ; address[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.564     ;
; 9.229 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2] ; address[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.564     ;
; 9.229 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2] ; address[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.564     ;
; 9.229 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2] ; address[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.564     ;
; 9.229 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2] ; address[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.564     ;
; 9.229 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2] ; address[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.564     ;
; 9.229 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2] ; address[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.564     ;
; 9.229 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2] ; address[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.564     ;
; 9.229 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2] ; address[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.564     ;
; 9.285 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3] ; address[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.508     ;
; 9.285 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3] ; address[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.508     ;
; 9.285 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3] ; address[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.508     ;
; 9.285 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3] ; address[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.508     ;
; 9.285 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3] ; address[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.508     ;
; 9.285 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3] ; address[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.508     ;
; 9.285 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3] ; address[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.508     ;
; 9.285 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3] ; address[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.508     ;
; 9.285 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3] ; address[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.508     ;
; 9.285 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3] ; address[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.508     ;
; 9.298 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; address[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.219     ; 10.485     ;
; 9.298 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; address[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.219     ; 10.485     ;
; 9.298 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; address[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.219     ; 10.485     ;
; 9.298 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; address[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.219     ; 10.485     ;
; 9.298 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; address[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.219     ; 10.485     ;
; 9.298 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; address[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.219     ; 10.485     ;
; 9.298 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; address[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.219     ; 10.485     ;
; 9.298 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; address[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.219     ; 10.485     ;
; 9.298 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; address[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.219     ; 10.485     ;
; 9.298 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; address[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.219     ; 10.485     ;
; 9.313 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5] ; address[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.480     ;
; 9.313 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5] ; address[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.480     ;
; 9.313 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5] ; address[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.480     ;
; 9.313 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5] ; address[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.480     ;
; 9.313 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5] ; address[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.480     ;
; 9.313 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5] ; address[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.480     ;
; 9.313 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5] ; address[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.480     ;
; 9.313 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5] ; address[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.480     ;
; 9.313 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5] ; address[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.480     ;
; 9.313 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5] ; address[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.480     ;
; 9.316 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4] ; address[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.477     ;
; 9.316 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4] ; address[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.477     ;
; 9.316 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4] ; address[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.477     ;
; 9.316 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4] ; address[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.477     ;
; 9.316 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4] ; address[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.477     ;
; 9.316 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4] ; address[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.477     ;
; 9.316 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4] ; address[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.477     ;
; 9.316 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4] ; address[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.477     ;
; 9.316 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4] ; address[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.477     ;
; 9.316 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4] ; address[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.477     ;
; 9.377 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0] ; address[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.416     ;
; 9.377 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0] ; address[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.416     ;
; 9.377 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0] ; address[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.416     ;
; 9.377 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0] ; address[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.416     ;
; 9.377 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0] ; address[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.416     ;
; 9.377 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0] ; address[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.416     ;
; 9.377 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0] ; address[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.416     ;
; 9.377 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0] ; address[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.416     ;
; 9.377 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0] ; address[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.416     ;
; 9.377 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0] ; address[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.416     ;
; 9.436 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6] ; address[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.357     ;
; 9.436 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6] ; address[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.357     ;
; 9.436 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6] ; address[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.357     ;
; 9.436 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6] ; address[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.357     ;
; 9.436 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6] ; address[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.357     ;
; 9.436 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6] ; address[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.357     ;
; 9.436 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6] ; address[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.357     ;
; 9.436 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6] ; address[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.357     ;
; 9.436 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6] ; address[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.357     ;
; 9.436 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6] ; address[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 10.357     ;
; 9.520 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2] ; address[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.219     ; 10.263     ;
; 9.520 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2] ; address[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.219     ; 10.263     ;
; 9.520 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2] ; address[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.219     ; 10.263     ;
; 9.520 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2] ; address[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.219     ; 10.263     ;
; 9.520 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2] ; address[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.219     ; 10.263     ;
; 9.520 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2] ; address[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.219     ; 10.263     ;
; 9.520 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2] ; address[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.219     ; 10.263     ;
; 9.520 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2] ; address[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.219     ; 10.263     ;
; 9.520 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2] ; address[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.219     ; 10.263     ;
; 9.520 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2] ; address[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.219     ; 10.263     ;
+-------+-------------------------------------------------------------------------------------------------------+-------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                        ;
+--------+------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 14.033 ; send_more  ; temp_MAC[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.170     ; 5.799      ;
; 14.033 ; send_more  ; temp_MAC[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.170     ; 5.799      ;
; 14.033 ; send_more  ; temp_MAC[35] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.170     ; 5.799      ;
; 14.033 ; send_more  ; temp_MAC[43] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.170     ; 5.799      ;
; 14.033 ; send_more  ; temp_MAC[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.170     ; 5.799      ;
; 14.033 ; send_more  ; temp_MAC[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.170     ; 5.799      ;
; 14.033 ; send_more  ; temp_MAC[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.170     ; 5.799      ;
; 14.033 ; send_more  ; temp_MAC[36] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.170     ; 5.799      ;
; 14.275 ; erase_done ; temp_MAC[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.184     ; 5.543      ;
; 14.275 ; erase_done ; temp_MAC[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.184     ; 5.543      ;
; 14.275 ; erase_done ; temp_MAC[35] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.184     ; 5.543      ;
; 14.275 ; erase_done ; temp_MAC[43] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.184     ; 5.543      ;
; 14.275 ; erase_done ; temp_MAC[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.184     ; 5.543      ;
; 14.275 ; erase_done ; temp_MAC[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.184     ; 5.543      ;
; 14.275 ; erase_done ; temp_MAC[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.184     ; 5.543      ;
; 14.275 ; erase_done ; temp_MAC[36] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.184     ; 5.543      ;
; 14.329 ; send_more  ; temp_MAC[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.171     ; 5.502      ;
; 14.329 ; send_more  ; temp_MAC[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.171     ; 5.502      ;
; 14.329 ; send_more  ; temp_MAC[32] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.171     ; 5.502      ;
; 14.329 ; send_more  ; temp_MAC[40] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.171     ; 5.502      ;
; 14.329 ; send_more  ; temp_MAC[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.171     ; 5.502      ;
; 14.329 ; send_more  ; temp_MAC[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.171     ; 5.502      ;
; 14.329 ; send_more  ; temp_MAC[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.171     ; 5.502      ;
; 14.329 ; send_more  ; temp_MAC[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.171     ; 5.502      ;
; 14.329 ; send_more  ; temp_MAC[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.171     ; 5.502      ;
; 14.344 ; send_more  ; temp_MAC[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.184     ; 5.474      ;
; 14.344 ; send_more  ; temp_MAC[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.184     ; 5.474      ;
; 14.344 ; send_more  ; temp_MAC[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.184     ; 5.474      ;
; 14.344 ; send_more  ; temp_MAC[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.184     ; 5.474      ;
; 14.571 ; erase_done ; temp_MAC[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.185     ; 5.246      ;
; 14.571 ; erase_done ; temp_MAC[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.185     ; 5.246      ;
; 14.571 ; erase_done ; temp_MAC[32] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.185     ; 5.246      ;
; 14.571 ; erase_done ; temp_MAC[40] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.185     ; 5.246      ;
; 14.571 ; erase_done ; temp_MAC[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.185     ; 5.246      ;
; 14.571 ; erase_done ; temp_MAC[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.185     ; 5.246      ;
; 14.571 ; erase_done ; temp_MAC[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.185     ; 5.246      ;
; 14.571 ; erase_done ; temp_MAC[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.185     ; 5.246      ;
; 14.571 ; erase_done ; temp_MAC[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.185     ; 5.246      ;
; 14.586 ; erase_done ; temp_MAC[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 5.218      ;
; 14.586 ; erase_done ; temp_MAC[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 5.218      ;
; 14.586 ; erase_done ; temp_MAC[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 5.218      ;
; 14.586 ; erase_done ; temp_MAC[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 5.218      ;
; 14.719 ; send_more  ; temp_MAC[42] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 5.093      ;
; 14.719 ; send_more  ; temp_MAC[39] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 5.093      ;
; 14.719 ; send_more  ; temp_MAC[47] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 5.093      ;
; 14.719 ; send_more  ; temp_MAC[44] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 5.093      ;
; 14.719 ; send_more  ; temp_MAC[46] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 5.093      ;
; 14.726 ; send_more  ; temp_IP[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 5.110      ;
; 14.726 ; send_more  ; temp_IP[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 5.110      ;
; 14.726 ; send_more  ; temp_IP[16]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 5.110      ;
; 14.726 ; send_more  ; temp_IP[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 5.110      ;
; 14.726 ; send_more  ; temp_IP[15]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 5.110      ;
; 14.726 ; send_more  ; temp_IP[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 5.110      ;
; 14.726 ; send_more  ; temp_IP[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 5.110      ;
; 14.726 ; send_more  ; temp_IP[17]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 5.110      ;
; 14.730 ; send_more  ; temp_MAC[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 5.082      ;
; 14.730 ; send_more  ; temp_MAC[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 5.082      ;
; 14.730 ; send_more  ; temp_MAC[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 5.082      ;
; 14.730 ; send_more  ; temp_MAC[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 5.082      ;
; 14.730 ; send_more  ; temp_MAC[37] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 5.082      ;
; 14.730 ; send_more  ; temp_MAC[45] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 5.082      ;
; 14.730 ; send_more  ; temp_MAC[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 5.082      ;
; 14.730 ; send_more  ; temp_MAC[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 5.082      ;
; 14.730 ; send_more  ; temp_MAC[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 5.082      ;
; 14.730 ; send_more  ; temp_MAC[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 5.082      ;
; 14.730 ; send_more  ; temp_MAC[38] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 5.082      ;
; 14.749 ; send_more  ; temp_IP[24]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.165     ; 5.088      ;
; 14.749 ; send_more  ; temp_IP[23]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.165     ; 5.088      ;
; 14.749 ; send_more  ; temp_IP[31]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.165     ; 5.088      ;
; 14.749 ; send_more  ; temp_IP[28]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.165     ; 5.088      ;
; 14.749 ; send_more  ; temp_IP[25]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.165     ; 5.088      ;
; 14.753 ; send_more  ; temp_IP[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 5.083      ;
; 14.753 ; send_more  ; temp_IP[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 5.083      ;
; 14.753 ; send_more  ; temp_IP[18]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 5.083      ;
; 14.753 ; send_more  ; temp_IP[26]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 5.083      ;
; 14.753 ; send_more  ; temp_IP[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 5.083      ;
; 14.753 ; send_more  ; temp_IP[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 5.083      ;
; 14.753 ; send_more  ; temp_IP[19]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 5.083      ;
; 14.753 ; send_more  ; temp_IP[27]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 5.083      ;
; 14.753 ; send_more  ; temp_IP[12]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 5.083      ;
; 14.753 ; send_more  ; temp_IP[20]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 5.083      ;
; 14.770 ; send_more  ; temp_MAC[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 5.049      ;
; 14.770 ; send_more  ; temp_MAC[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 5.049      ;
; 14.770 ; send_more  ; temp_MAC[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 5.049      ;
; 14.770 ; send_more  ; temp_MAC[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 5.049      ;
; 14.770 ; send_more  ; temp_MAC[33] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 5.049      ;
; 14.770 ; send_more  ; temp_MAC[41] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 5.049      ;
; 14.770 ; send_more  ; temp_MAC[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 5.049      ;
; 14.770 ; send_more  ; temp_MAC[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 5.049      ;
; 14.770 ; send_more  ; temp_MAC[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 5.049      ;
; 14.770 ; send_more  ; temp_MAC[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 5.049      ;
; 14.770 ; send_more  ; temp_MAC[34] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 5.049      ;
; 14.822 ; send_more  ; temp_IP[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.163     ; 5.017      ;
; 14.822 ; send_more  ; temp_IP[13]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.163     ; 5.017      ;
; 14.822 ; send_more  ; temp_IP[21]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.163     ; 5.017      ;
; 14.822 ; send_more  ; temp_IP[29]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.163     ; 5.017      ;
; 14.822 ; send_more  ; temp_IP[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.163     ; 5.017      ;
; 14.822 ; send_more  ; temp_IP[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.163     ; 5.017      ;
; 14.822 ; send_more  ; temp_IP[14]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.163     ; 5.017      ;
; 14.822 ; send_more  ; temp_IP[22]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.163     ; 5.017      ;
+--------+------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PHY_RX_CLOCK_2'                                                                              ;
+--------+----------------+----------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node              ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+----------------------+----------------+----------------+--------------+------------+------------+
; 32.931 ; PHY_output[59] ; IP_to_write[18]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.190     ; 6.881      ;
; 32.931 ; PHY_output[59] ; IP_to_write[11]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.190     ; 6.881      ;
; 32.931 ; PHY_output[59] ; IP_to_write[9]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.190     ; 6.881      ;
; 32.931 ; PHY_output[59] ; IP_to_write[12]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.190     ; 6.881      ;
; 32.931 ; PHY_output[59] ; IP_to_write[20]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.190     ; 6.881      ;
; 32.969 ; PHY_output[59] ; PHY_Rx_state.ERASE   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.186     ; 6.847      ;
; 32.973 ; PHY_output[59] ; PHY_Rx_state.READMAC ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.186     ; 6.843      ;
; 33.078 ; PHY_output[43] ; IP_to_write[18]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.190     ; 6.734      ;
; 33.078 ; PHY_output[43] ; IP_to_write[11]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.190     ; 6.734      ;
; 33.078 ; PHY_output[43] ; IP_to_write[9]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.190     ; 6.734      ;
; 33.078 ; PHY_output[43] ; IP_to_write[12]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.190     ; 6.734      ;
; 33.078 ; PHY_output[43] ; IP_to_write[20]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.190     ; 6.734      ;
; 33.101 ; PHY_output[59] ; IP_to_write[4]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.202     ; 6.699      ;
; 33.101 ; PHY_output[59] ; IP_to_write[3]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.202     ; 6.699      ;
; 33.101 ; PHY_output[59] ; IP_to_write[2]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.202     ; 6.699      ;
; 33.101 ; PHY_output[59] ; IP_to_write[1]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.202     ; 6.699      ;
; 33.101 ; PHY_output[59] ; IP_to_write[10]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.202     ; 6.699      ;
; 33.116 ; PHY_output[43] ; PHY_Rx_state.ERASE   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.186     ; 6.700      ;
; 33.120 ; PHY_output[43] ; PHY_Rx_state.READMAC ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.186     ; 6.696      ;
; 33.163 ; PHY_output[59] ; IP_to_write[5]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.189     ; 6.650      ;
; 33.163 ; PHY_output[59] ; IP_to_write[6]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.189     ; 6.650      ;
; 33.163 ; PHY_output[59] ; IP_to_write[7]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.189     ; 6.650      ;
; 33.163 ; PHY_output[59] ; IP_to_write[8]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.189     ; 6.650      ;
; 33.168 ; PHY_output[59] ; IP_to_write[16]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.189     ; 6.645      ;
; 33.168 ; PHY_output[59] ; IP_to_write[15]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.189     ; 6.645      ;
; 33.168 ; PHY_output[59] ; IP_to_write[13]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.189     ; 6.645      ;
; 33.177 ; PHY_output[1]  ; data_match           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.233     ; 6.592      ;
; 33.180 ; PHY_output[2]  ; data_match           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.233     ; 6.589      ;
; 33.192 ; PHY_output[52] ; IP_to_write[18]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.190     ; 6.620      ;
; 33.192 ; PHY_output[52] ; IP_to_write[11]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.190     ; 6.620      ;
; 33.192 ; PHY_output[52] ; IP_to_write[9]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.190     ; 6.620      ;
; 33.192 ; PHY_output[52] ; IP_to_write[12]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.190     ; 6.620      ;
; 33.192 ; PHY_output[52] ; IP_to_write[20]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.190     ; 6.620      ;
; 33.199 ; PHY_output[53] ; IP_to_write[18]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.189     ; 6.614      ;
; 33.199 ; PHY_output[53] ; IP_to_write[11]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.189     ; 6.614      ;
; 33.199 ; PHY_output[53] ; IP_to_write[9]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.189     ; 6.614      ;
; 33.199 ; PHY_output[53] ; IP_to_write[12]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.189     ; 6.614      ;
; 33.199 ; PHY_output[53] ; IP_to_write[20]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.189     ; 6.614      ;
; 33.230 ; PHY_output[52] ; PHY_Rx_state.ERASE   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.186     ; 6.586      ;
; 33.234 ; PHY_output[52] ; PHY_Rx_state.READMAC ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.186     ; 6.582      ;
; 33.237 ; PHY_output[53] ; PHY_Rx_state.ERASE   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.185     ; 6.580      ;
; 33.241 ; PHY_output[53] ; PHY_Rx_state.READMAC ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.185     ; 6.576      ;
; 33.248 ; PHY_output[43] ; IP_to_write[4]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.202     ; 6.552      ;
; 33.248 ; PHY_output[43] ; IP_to_write[3]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.202     ; 6.552      ;
; 33.248 ; PHY_output[43] ; IP_to_write[2]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.202     ; 6.552      ;
; 33.248 ; PHY_output[43] ; IP_to_write[1]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.202     ; 6.552      ;
; 33.248 ; PHY_output[43] ; IP_to_write[10]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.202     ; 6.552      ;
; 33.266 ; PHY_output[59] ; PHY_Rx_state.WRITEIP ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.186     ; 6.550      ;
; 33.293 ; PHY_output[5]  ; data_match           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.199     ; 6.510      ;
; 33.310 ; PHY_output[43] ; IP_to_write[5]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.189     ; 6.503      ;
; 33.310 ; PHY_output[43] ; IP_to_write[6]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.189     ; 6.503      ;
; 33.310 ; PHY_output[43] ; IP_to_write[7]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.189     ; 6.503      ;
; 33.310 ; PHY_output[43] ; IP_to_write[8]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.189     ; 6.503      ;
; 33.311 ; PHY_output[6]  ; data_match           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.199     ; 6.492      ;
; 33.315 ; PHY_output[43] ; IP_to_write[16]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.189     ; 6.498      ;
; 33.315 ; PHY_output[43] ; IP_to_write[15]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.189     ; 6.498      ;
; 33.315 ; PHY_output[43] ; IP_to_write[13]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.189     ; 6.498      ;
; 33.317 ; PHY_output[59] ; PHY_Rx_state.READIP  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.178     ; 6.507      ;
; 33.348 ; PHY_output[59] ; read_MAC             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.186     ; 6.468      ;
; 33.362 ; PHY_output[52] ; IP_to_write[4]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.202     ; 6.438      ;
; 33.362 ; PHY_output[52] ; IP_to_write[3]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.202     ; 6.438      ;
; 33.362 ; PHY_output[52] ; IP_to_write[2]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.202     ; 6.438      ;
; 33.362 ; PHY_output[52] ; IP_to_write[1]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.202     ; 6.438      ;
; 33.362 ; PHY_output[52] ; IP_to_write[10]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.202     ; 6.438      ;
; 33.369 ; PHY_output[53] ; IP_to_write[4]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.201     ; 6.432      ;
; 33.369 ; PHY_output[53] ; IP_to_write[3]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.201     ; 6.432      ;
; 33.369 ; PHY_output[53] ; IP_to_write[2]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.201     ; 6.432      ;
; 33.369 ; PHY_output[53] ; IP_to_write[1]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.201     ; 6.432      ;
; 33.369 ; PHY_output[53] ; IP_to_write[10]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.201     ; 6.432      ;
; 33.413 ; PHY_output[43] ; PHY_Rx_state.WRITEIP ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.186     ; 6.403      ;
; 33.424 ; PHY_output[52] ; IP_to_write[5]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.189     ; 6.389      ;
; 33.424 ; PHY_output[52] ; IP_to_write[6]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.189     ; 6.389      ;
; 33.424 ; PHY_output[52] ; IP_to_write[7]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.189     ; 6.389      ;
; 33.424 ; PHY_output[52] ; IP_to_write[8]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.189     ; 6.389      ;
; 33.429 ; PHY_output[52] ; IP_to_write[16]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.189     ; 6.384      ;
; 33.429 ; PHY_output[52] ; IP_to_write[15]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.189     ; 6.384      ;
; 33.429 ; PHY_output[52] ; IP_to_write[13]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.189     ; 6.384      ;
; 33.430 ; PHY_output[45] ; IP_to_write[18]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.190     ; 6.382      ;
; 33.430 ; PHY_output[45] ; IP_to_write[11]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.190     ; 6.382      ;
; 33.430 ; PHY_output[45] ; IP_to_write[9]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.190     ; 6.382      ;
; 33.430 ; PHY_output[45] ; IP_to_write[12]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.190     ; 6.382      ;
; 33.430 ; PHY_output[45] ; IP_to_write[20]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.190     ; 6.382      ;
; 33.430 ; PHY_output[3]  ; data_match           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.233     ; 6.339      ;
; 33.431 ; PHY_output[53] ; IP_to_write[5]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.188     ; 6.383      ;
; 33.431 ; PHY_output[53] ; IP_to_write[6]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.188     ; 6.383      ;
; 33.431 ; PHY_output[53] ; IP_to_write[7]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.188     ; 6.383      ;
; 33.431 ; PHY_output[53] ; IP_to_write[8]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.188     ; 6.383      ;
; 33.436 ; PHY_output[59] ; IP_to_write[31]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.191     ; 6.375      ;
; 33.436 ; PHY_output[59] ; IP_to_write[19]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.191     ; 6.375      ;
; 33.436 ; PHY_output[59] ; IP_to_write[17]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.191     ; 6.375      ;
; 33.436 ; PHY_output[59] ; IP_to_write[14]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.191     ; 6.375      ;
; 33.436 ; PHY_output[59] ; IP_to_write[29]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.191     ; 6.375      ;
; 33.436 ; PHY_output[59] ; IP_to_write[30]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.191     ; 6.375      ;
; 33.436 ; PHY_output[53] ; IP_to_write[16]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.188     ; 6.378      ;
; 33.436 ; PHY_output[53] ; IP_to_write[15]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.188     ; 6.378      ;
; 33.436 ; PHY_output[53] ; IP_to_write[13]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.188     ; 6.378      ;
; 33.464 ; PHY_output[59] ; read_IP              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.178     ; 6.360      ;
; 33.464 ; PHY_output[50] ; IP_to_write[18]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.189     ; 6.349      ;
; 33.464 ; PHY_output[50] ; IP_to_write[11]      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.189     ; 6.349      ;
; 33.464 ; PHY_output[50] ; IP_to_write[9]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.189     ; 6.349      ;
+--------+----------------+----------------------+----------------+----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                  ;
+---------+-----------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                         ; To Node                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 35.544  ; read_PHY                          ; MDIO:MDIO_inst|address2[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.254     ; 4.204      ;
; 35.596  ; read_PHY                          ; MDIO:MDIO_inst|address2[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.254     ; 4.152      ;
; 35.849  ; write_PHY                         ; MDIO:MDIO_inst|loop_count[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.249     ; 3.904      ;
; 35.849  ; write_PHY                         ; MDIO:MDIO_inst|loop_count[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.249     ; 3.904      ;
; 35.849  ; write_PHY                         ; MDIO:MDIO_inst|loop_count[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.249     ; 3.904      ;
; 35.849  ; write_PHY                         ; MDIO:MDIO_inst|loop_count[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.249     ; 3.904      ;
; 35.849  ; write_PHY                         ; MDIO:MDIO_inst|loop_count[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.249     ; 3.904      ;
; 35.890  ; read_PHY                          ; MDIO:MDIO_inst|address2[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.254     ; 3.858      ;
; 35.991  ; read_PHY                          ; MDIO:MDIO_inst|preamble2[0]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.253     ; 3.758      ;
; 35.991  ; read_PHY                          ; MDIO:MDIO_inst|preamble2[1]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.253     ; 3.758      ;
; 35.991  ; read_PHY                          ; MDIO:MDIO_inst|preamble2[2]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.253     ; 3.758      ;
; 35.991  ; read_PHY                          ; MDIO:MDIO_inst|preamble2[3]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.253     ; 3.758      ;
; 35.991  ; read_PHY                          ; MDIO:MDIO_inst|preamble2[4]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.253     ; 3.758      ;
; 35.991  ; read_PHY                          ; MDIO:MDIO_inst|preamble2[5]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.253     ; 3.758      ;
; 36.028  ; write_PHY                         ; MDIO:MDIO_inst|preamble[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.257     ; 3.717      ;
; 36.028  ; write_PHY                         ; MDIO:MDIO_inst|preamble[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.257     ; 3.717      ;
; 36.028  ; write_PHY                         ; MDIO:MDIO_inst|preamble[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.257     ; 3.717      ;
; 36.028  ; write_PHY                         ; MDIO:MDIO_inst|preamble[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.257     ; 3.717      ;
; 36.028  ; write_PHY                         ; MDIO:MDIO_inst|preamble[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.257     ; 3.717      ;
; 36.028  ; write_PHY                         ; MDIO:MDIO_inst|preamble[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.257     ; 3.717      ;
; 36.028  ; write_PHY                         ; MDIO:MDIO_inst|preamble[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.257     ; 3.717      ;
; 36.335  ; write_PHY                         ; MDIO:MDIO_inst|address[0]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.251     ; 3.416      ;
; 36.335  ; write_PHY                         ; MDIO:MDIO_inst|address[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.251     ; 3.416      ;
; 36.335  ; write_PHY                         ; MDIO:MDIO_inst|address[2]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.251     ; 3.416      ;
; 36.361  ; write_PHY                         ; MDIO:MDIO_inst|MDIO            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.250     ; 3.391      ;
; 36.432  ; read_PHY                          ; MDIO:MDIO_inst|temp_address[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.255     ; 3.315      ;
; 36.432  ; read_PHY                          ; MDIO:MDIO_inst|temp_address[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.255     ; 3.315      ;
; 36.432  ; read_PHY                          ; MDIO:MDIO_inst|temp_address[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.255     ; 3.315      ;
; 36.432  ; read_PHY                          ; MDIO:MDIO_inst|temp_address[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.255     ; 3.315      ;
; 36.626  ; read_PHY                          ; MDIO:MDIO_inst|read_count[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.261     ; 3.115      ;
; 36.626  ; read_PHY                          ; MDIO:MDIO_inst|read_count[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.261     ; 3.115      ;
; 36.626  ; read_PHY                          ; MDIO:MDIO_inst|read_count[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.261     ; 3.115      ;
; 36.626  ; read_PHY                          ; MDIO:MDIO_inst|read_count[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.261     ; 3.115      ;
; 36.626  ; read_PHY                          ; MDIO:MDIO_inst|read_count[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.261     ; 3.115      ;
; 37.082  ; read_PHY                          ; MDIO:MDIO_inst|read[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.254     ; 2.666      ;
; 37.221  ; write_PHY                         ; MDIO:MDIO_inst|write_done      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.250     ; 2.531      ;
; 37.249  ; write_PHY                         ; MDIO:MDIO_inst|write[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.250     ; 2.503      ;
; 37.641  ; read_PHY                          ; MDIO:MDIO_inst|temp_address[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.255     ; 2.106      ;
; 38.087  ; read_PHY                          ; MDIO:MDIO_inst|read_done       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.262     ; 1.653      ;
; 393.663 ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|SI          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.075     ; 6.264      ;
; 393.679 ; EEPROM:EEPROM_inst|shift_count[2] ; EEPROM:EEPROM_inst|SI          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.075     ; 6.248      ;
; 393.821 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.081     ; 6.100      ;
; 393.821 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.081     ; 6.100      ;
; 393.821 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.081     ; 6.100      ;
; 393.821 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.081     ; 6.100      ;
; 393.821 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.081     ; 6.100      ;
; 393.821 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.081     ; 6.100      ;
; 393.821 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.081     ; 6.100      ;
; 393.821 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.081     ; 6.100      ;
; 393.822 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|SI          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.075     ; 6.105      ;
; 393.877 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.080     ; 6.045      ;
; 393.877 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.080     ; 6.045      ;
; 393.877 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.080     ; 6.045      ;
; 393.877 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.080     ; 6.045      ;
; 393.877 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.080     ; 6.045      ;
; 393.877 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.080     ; 6.045      ;
; 393.877 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.080     ; 6.045      ;
; 393.877 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.080     ; 6.045      ;
; 393.877 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.080     ; 6.045      ;
; 393.877 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.080     ; 6.045      ;
; 393.877 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.080     ; 6.045      ;
; 393.886 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.081     ; 6.035      ;
; 393.886 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.081     ; 6.035      ;
; 393.886 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.081     ; 6.035      ;
; 393.886 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.081     ; 6.035      ;
; 393.886 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.081     ; 6.035      ;
; 393.886 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.081     ; 6.035      ;
; 393.904 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.078     ; 6.020      ;
; 393.904 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.078     ; 6.020      ;
; 393.904 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.078     ; 6.020      ;
; 393.904 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.078     ; 6.020      ;
; 393.904 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.078     ; 6.020      ;
; 393.904 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.078     ; 6.020      ;
; 393.904 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.078     ; 6.020      ;
; 394.014 ; EEPROM:EEPROM_inst|shift_count[4] ; EEPROM:EEPROM_inst|SI          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.075     ; 5.913      ;
; 394.281 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.088     ; 5.633      ;
; 394.281 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.088     ; 5.633      ;
; 394.281 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.088     ; 5.633      ;
; 394.281 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.088     ; 5.633      ;
; 394.281 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.088     ; 5.633      ;
; 394.281 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.088     ; 5.633      ;
; 394.281 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.088     ; 5.633      ;
; 394.281 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.088     ; 5.633      ;
; 394.337 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.087     ; 5.578      ;
; 394.337 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.087     ; 5.578      ;
; 394.337 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.087     ; 5.578      ;
; 394.337 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.087     ; 5.578      ;
; 394.337 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.087     ; 5.578      ;
; 394.337 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.087     ; 5.578      ;
; 394.337 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.087     ; 5.578      ;
; 394.337 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.087     ; 5.578      ;
; 394.337 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.087     ; 5.578      ;
; 394.337 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.087     ; 5.578      ;
; 394.337 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.087     ; 5.578      ;
; 394.346 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.088     ; 5.568      ;
; 394.346 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.088     ; 5.568      ;
; 394.346 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.088     ; 5.568      ;
; 394.346 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.088     ; 5.568      ;
; 394.346 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.088     ; 5.568      ;
; 394.346 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.088     ; 5.568      ;
+---------+-----------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PHY_RX_CLOCK'                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                                                       ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 36.005 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.064     ; 3.933      ;
; 36.008 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.064     ; 3.930      ;
; 36.017 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.064     ; 3.921      ;
; 36.017 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.064     ; 3.921      ;
; 36.017 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.064     ; 3.921      ;
; 36.017 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.064     ; 3.921      ;
; 36.020 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.064     ; 3.918      ;
; 36.259 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.064     ; 3.679      ;
; 36.306 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.619      ;
; 36.309 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.616      ;
; 36.318 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.607      ;
; 36.318 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.607      ;
; 36.318 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.607      ;
; 36.318 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.607      ;
; 36.321 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.604      ;
; 36.443 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.482      ;
; 36.446 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.479      ;
; 36.455 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.470      ;
; 36.455 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.470      ;
; 36.455 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.470      ;
; 36.455 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.470      ;
; 36.458 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.467      ;
; 36.463 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.090     ; 3.449      ;
; 36.463 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.090     ; 3.449      ;
; 36.520 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.405      ;
; 36.523 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.402      ;
; 36.532 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.393      ;
; 36.532 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.393      ;
; 36.532 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.393      ;
; 36.532 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.393      ;
; 36.535 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.390      ;
; 36.560 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.365      ;
; 36.600 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.090     ; 3.312      ;
; 36.600 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.090     ; 3.312      ;
; 36.677 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.090     ; 3.235      ;
; 36.677 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.090     ; 3.235      ;
; 36.697 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.228      ;
; 36.733 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.192      ;
; 36.736 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.189      ;
; 36.745 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.180      ;
; 36.745 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.180      ;
; 36.745 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.180      ;
; 36.745 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.180      ;
; 36.748 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.177      ;
; 36.774 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.151      ;
; 36.777 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.148      ;
; 36.780 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.145      ;
; 36.789 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.136      ;
; 36.789 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.136      ;
; 36.789 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.136      ;
; 36.789 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.136      ;
; 36.792 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.133      ;
; 36.845 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.080      ;
; 36.848 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.077      ;
; 36.857 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.068      ;
; 36.857 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.068      ;
; 36.857 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.068      ;
; 36.857 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.068      ;
; 36.860 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.065      ;
; 36.879 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.046      ;
; 36.882 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.043      ;
; 36.890 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.090     ; 3.022      ;
; 36.890 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.090     ; 3.022      ;
; 36.891 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.034      ;
; 36.891 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.034      ;
; 36.891 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.034      ;
; 36.891 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.034      ;
; 36.894 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 3.031      ;
; 36.934 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.090     ; 2.978      ;
; 36.934 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.090     ; 2.978      ;
; 36.987 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.938      ;
; 36.992 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 2.932      ;
; 36.992 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 2.932      ;
; 36.992 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 2.932      ;
; 36.992 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 2.932      ;
; 36.992 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 2.932      ;
; 36.992 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.933      ;
; 36.995 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.930      ;
; 37.002 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.090     ; 2.910      ;
; 37.002 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.090     ; 2.910      ;
; 37.003 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.295      ; 3.331      ;
; 37.003 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.295      ; 3.331      ;
; 37.004 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.921      ;
; 37.004 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.921      ;
; 37.004 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.921      ;
; 37.004 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.921      ;
; 37.005 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.301      ; 3.335      ;
; 37.007 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.918      ;
; 37.031 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.894      ;
; 37.036 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.090     ; 2.876      ;
; 37.036 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.090     ; 2.876      ;
; 37.063 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.862      ;
; 37.066 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.859      ;
; 37.075 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.850      ;
; 37.075 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.850      ;
; 37.075 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.850      ;
; 37.075 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.850      ;
; 37.078 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.847      ;
; 37.099 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.826      ;
; 37.129 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.796      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                                                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.296 ; sync_Tx_CTL                                                                                                                                                                          ; PHY_TX_EN~reg0                                                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.254      ; 0.765      ;
; 0.391 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                      ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.669      ;
; 0.392 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_data_state                                                                            ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_data_state                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_pre_data_state                                                                         ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_pre_data_state                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_post_data_state                                                                       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_post_data_state                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; Reconfigure:Recon_inst|Reason[3]                                                                                                                                                     ; Reconfigure:Recon_inst|Reason[3]                                                                                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_pre_data_state                                                                        ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_pre_data_state                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; Led_flash:Flash_LED2|LED                                                                                                                                                             ; Led_flash:Flash_LED2|LED                                                                                                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; Led_flash:Flash_LED4|LED                                                                                                                                                             ; Led_flash:Flash_LED4|LED                                                                                                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; Led_flash:Flash_LED1|LED                                                                                                                                                             ; Led_flash:Flash_LED1|LED                                                                                                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.393 ; Reconfigure:Recon_inst|ConfigState[2]                                                                                                                                                ; Reconfigure:Recon_inst|ConfigState[2]                                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; Reconfigure:Recon_inst|ReadParam                                                                                                                                                     ; Reconfigure:Recon_inst|ReadParam                                                                                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; Reconfigure:Recon_inst|ResetRU                                                                                                                                                       ; Reconfigure:Recon_inst|ResetRU                                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; Reconfigure:Recon_inst|Param[1]                                                                                                                                                      ; Reconfigure:Recon_inst|Param[1]                                                                                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_post_state                                                                             ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_post_state                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_data_state                                                                             ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_data_state                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_source_update_state                                                                    ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_source_update_state                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_source_update_state                                                                   ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_source_update_state                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; Reconfigure:Recon_inst|ConfigState[3]                                                                                                                                                ; Reconfigure:Recon_inst|ConfigState[3]                                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; Reconfigure:Recon_inst|ConfigState[4]                                                                                                                                                ; Reconfigure:Recon_inst|ConfigState[4]                                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; Reconfigure:Recon_inst|WriteParam                                                                                                                                                    ; Reconfigure:Recon_inst|WriteParam                                                                                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; Reconfigure:Recon_inst|ReconfigLine                                                                                                                                                  ; Reconfigure:Recon_inst|ReconfigLine                                                                                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.394 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:gen_cntr|a_graycounter_lgg:auto_generated|counter2a[0]                                  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:gen_cntr|a_graycounter_lgg:auto_generated|counter2a[0]                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:gen_cntr|a_graycounter_lgg:auto_generated|counter2a[1]                                  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:gen_cntr|a_graycounter_lgg:auto_generated|counter2a[1]                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:gen_cntr|a_graycounter_lgg:auto_generated|counter2a[2]                                  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:gen_cntr|a_graycounter_lgg:auto_generated|counter2a[2]                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|end_pgwrop_reg                                                                                        ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|end_pgwrop_reg                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|start_wrpoll_reg                                                                                      ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|start_wrpoll_reg                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|b_full           ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|b_full                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|b_non_empty      ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|b_non_empty                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Led_flash:Flash_LED3|LED                                                                                                                                                             ; Led_flash:Flash_LED3|LED                                                                                                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Led_control:Control_LED0|LED                                                                                                                                                         ; Led_control:Control_LED0|LED                                                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Led_flash:Flash_LED6|LED                                                                                                                                                             ; Led_flash:Flash_LED6|LED                                                                                                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.395 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|write_prot_reg                                                                                        ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|write_prot_reg                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:stage_cntr|a_graycounter_kgg:auto_generated|counter2a[0]                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:stage_cntr|a_graycounter_kgg:auto_generated|counter2a[0]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:stage_cntr|a_graycounter_kgg:auto_generated|counter2a[1]                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:stage_cntr|a_graycounter_kgg:auto_generated|counter2a[1]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.397 ; erase_ACK                                                                                                                                                                            ; erase_ACK                                                                                                                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; state[0]                                                                                                                                                                             ; state[0]                                                                                                                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; state[1]                                                                                                                                                                             ; state[1]                                                                                                                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.669      ;
; 0.398 ; rdreq                                                                                                                                                                                ; rdreq                                                                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; erase_done                                                                                                                                                                           ; erase_done                                                                                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; send_more                                                                                                                                                                            ; send_more                                                                                                                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; state[2]                                                                                                                                                                             ; state[2]                                                                                                                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; state[3]                                                                                                                                                                             ; state[3]                                                                                                                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; write                                                                                                                                                                                ; write                                                                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:wrstage_cntr|a_graycounter_kgg:auto_generated|counter2a[1]                              ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:wrstage_cntr|a_graycounter_kgg:auto_generated|counter2a[1]                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:wrstage_cntr|a_graycounter_kgg:auto_generated|counter2a[0]                              ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:wrstage_cntr|a_graycounter_kgg:auto_generated|counter2a[0]                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; write_enable                                                                                                                                                                         ; write_enable                                                                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; shift_bytes                                                                                                                                                                          ; shift_bytes                                                                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; sector_erase                                                                                                                                                                         ; sector_erase                                                                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:addbyte_cntr|a_graycounter_lgg:auto_generated|counter2a[1]                              ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:addbyte_cntr|a_graycounter_lgg:auto_generated|counter2a[1]                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:addbyte_cntr|a_graycounter_lgg:auto_generated|counter2a[2]                              ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:addbyte_cntr|a_graycounter_lgg:auto_generated|counter2a[2]                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:addbyte_cntr|a_graycounter_lgg:auto_generated|counter2a[0]                              ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:addbyte_cntr|a_graycounter_lgg:auto_generated|counter2a[0]                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|ncs_reg                                                                                               ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|ncs_reg                                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|add_msb_reg                                                                                           ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|add_msb_reg                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.669      ;
; 0.402 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[3]       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|dpram_omt:FIFOram|altsyncram_s0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.435      ; 1.067      ;
; 0.402 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6]       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|dpram_omt:FIFOram|altsyncram_s0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.435      ; 1.067      ;
; 0.406 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[1]       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|dpram_omt:FIFOram|altsyncram_s0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.435      ; 1.071      ;
; 0.407 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0]       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|dpram_omt:FIFOram|altsyncram_s0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.435      ; 1.072      ;
; 0.408 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5]       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|dpram_omt:FIFOram|altsyncram_s0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.435      ; 1.073      ;
; 0.412 ; PHY_state.00001                                                                                                                                                                      ; PHY_state.00001                                                                                                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.684      ;
; 0.431 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7]       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|dpram_omt:FIFOram|altsyncram_s0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.435      ; 1.096      ;
; 0.434 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8]       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|dpram_omt:FIFOram|altsyncram_s0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.435      ; 1.099      ;
; 0.441 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[2]       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|dpram_omt:FIFOram|altsyncram_s0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.435      ; 1.106      ;
; 0.451 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.729      ;
; 0.454 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10]                                                 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.731      ;
; 0.455 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10]                                                 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.732      ;
; 0.455 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10]                                                 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.732      ;
; 0.456 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:gen_cntr|a_graycounter_lgg:auto_generated|parity1                                       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:gen_cntr|a_graycounter_lgg:auto_generated|counter2a[2]                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.731      ;
; 0.457 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:gen_cntr|a_graycounter_lgg:auto_generated|parity1                                       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:gen_cntr|a_graycounter_lgg:auto_generated|counter2a[1]                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.732      ;
; 0.459 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.736      ;
; 0.460 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:addbyte_cntr|a_graycounter_lgg:auto_generated|parity1                                   ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:addbyte_cntr|a_graycounter_lgg:auto_generated|counter2a[1]                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.731      ;
; 0.461 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:addbyte_cntr|a_graycounter_lgg:auto_generated|parity1                                   ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:addbyte_cntr|a_graycounter_lgg:auto_generated|counter2a[2]                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.732      ;
; 0.462 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.739      ;
; 0.462 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.739      ;
; 0.463 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|addr_reg[17]                                                                                          ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|addr_reg[18]                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.738      ;
; 0.463 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0]                                                                                  ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_source_update_state                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.739      ;
; 0.466 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|pgwrbuf_dataout[4]                                                                                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|pgwrbuf_dataout[5]                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.737      ;
; 0.466 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|pgwrbuf_dataout[5]                                                                                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|pgwrbuf_dataout[6]                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.737      ;
; 0.466 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|pgwrbuf_dataout[6]                                                                                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|pgwrbuf_dataout[7]                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.737      ;
; 0.468 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|pgwrbuf_dataout[2]                                                                                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|pgwrbuf_dataout[3]                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.739      ;
; 0.471 ; PHY_state.00001                                                                                                                                                                      ; sync_TD[3]                                                                                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.743      ;
; 0.473 ; PHY_state.00001                                                                                                                                                                      ; sync_TD[2]                                                                                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.745      ;
; 0.474 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[9]                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.752      ;
; 0.475 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[4]       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|dpram_omt:FIFOram|altsyncram_s0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.435      ; 1.140      ;
; 0.476 ; PHY_state.00001                                                                                                                                                                      ; sync_TD[0]                                                                                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.748      ;
; 0.482 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_init_counter_state                                                                     ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_pre_data_state                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.759      ;
; 0.482 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.760      ;
; 0.484 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_init_state                                                                            ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_source_update_state                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.760      ;
; 0.485 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|read_dout_reg[2]                                                                                      ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|read_dout_reg[3]                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.760      ;
; 0.485 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[0] ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|dpram_omt:FIFOram|altsyncram_s0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.352      ; 1.067      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PHY_RX_CLOCK'                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.377 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[0]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.472      ; 1.079      ;
; 0.382 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.460      ; 1.072      ;
; 0.396 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 0.669      ;
; 0.418 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.460      ; 1.108      ;
; 0.444 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.460      ; 1.134      ;
; 0.464 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 0.737      ;
; 0.465 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 0.738      ;
; 0.487 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 0.760      ;
; 0.489 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 0.762      ;
; 0.583 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[0]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.855      ;
; 0.597 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 0.870      ;
; 0.610 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.460      ; 1.300      ;
; 0.621 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.893      ;
; 0.640 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 0.913      ;
; 0.641 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 0.914      ;
; 0.642 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 0.915      ;
; 0.643 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.915      ;
; 0.649 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.921      ;
; 0.661 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 0.934      ;
; 0.683 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 0.956      ;
; 0.686 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.460      ; 1.376      ;
; 0.687 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 0.960      ;
; 0.707 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 0.980      ;
; 0.710 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 0.983      ;
; 0.715 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.987      ;
; 0.722 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 0.995      ;
; 0.723 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 0.996      ;
; 0.723 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 0.996      ;
; 0.726 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 0.999      ;
; 0.830 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.103      ;
; 0.834 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.107      ;
; 0.849 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 1.121      ;
; 0.860 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.133      ;
; 0.958 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.460      ; 1.648      ;
; 0.959 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[2]                                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.232      ;
; 0.980 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[1]                                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.253      ;
; 1.003 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.460      ; 1.693      ;
; 1.078 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 1.350      ;
; 1.095 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.368      ;
; 1.115 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.388      ;
; 1.121 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.460      ; 1.811      ;
; 1.140 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.413      ;
; 1.144 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.417      ;
; 1.167 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[4]                                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.440      ;
; 1.172 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[0]                                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.445      ;
; 1.173 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.446      ;
; 1.177 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.450      ;
; 1.202 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[3]                                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.475      ;
; 1.210 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.460      ; 1.900      ;
; 1.296 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.460      ; 1.986      ;
; 1.305 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.460      ; 1.995      ;
; 1.342 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.460      ; 2.032      ;
; 1.411 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.460      ; 2.101      ;
; 1.411 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.463      ; 2.104      ;
; 1.456 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.460      ; 2.146      ;
; 1.456 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.463      ; 2.149      ;
; 1.494 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.460      ; 2.184      ;
; 1.574 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.460      ; 2.264      ;
; 1.574 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.463      ; 2.267      ;
; 1.634 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.460      ; 2.324      ;
; 1.663 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.463      ; 2.356      ;
; 1.749 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.460      ; 2.439      ;
; 1.749 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.463      ; 2.442      ;
; 1.750 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 2.023      ;
; 1.750 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 2.023      ;
; 1.750 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 2.023      ;
; 1.750 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 2.023      ;
; 1.750 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 2.023      ;
; 1.758 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.463      ; 2.451      ;
; 1.768 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.460      ; 2.458      ;
; 1.795 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.460      ; 2.485      ;
; 1.795 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.463      ; 2.488      ;
; 1.795 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 2.068      ;
; 1.795 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 2.068      ;
; 1.795 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 2.068      ;
; 1.795 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 2.068      ;
; 1.795 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 2.068      ;
; 1.913 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 2.186      ;
; 1.913 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 2.186      ;
; 1.913 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 2.186      ;
; 1.913 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 2.186      ;
; 1.913 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 2.186      ;
; 1.931 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.079      ; 2.205      ;
; 1.947 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.463      ; 2.640      ;
; 1.976 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.079      ; 2.250      ;
; 2.002 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 2.275      ;
; 2.002 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 2.275      ;
; 2.002 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 2.275      ;
; 2.002 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 2.275      ;
; 2.002 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 2.275      ;
; 2.087 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.463      ; 2.780      ;
; 2.088 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 2.361      ;
; 2.088 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 2.361      ;
; 2.088 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 2.361      ;
; 2.088 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 2.361      ;
; 2.088 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 2.361      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PHY_RX_CLOCK_2'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; 0.392 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.082      ; 0.669      ;
; 0.393 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.669      ;
; 0.394 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.398 ; PHY_Rx_state.ERASE                                                                                                                                              ; PHY_Rx_state.ERASE                                                                                                                                              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; PHY_Rx_state.READIP                                                                                                                                             ; PHY_Rx_state.READIP                                                                                                                                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; PHY_Rx_state.READMAC                                                                                                                                            ; PHY_Rx_state.READMAC                                                                                                                                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; PHY_Rx_state.WRITEIP                                                                                                                                            ; PHY_Rx_state.WRITEIP                                                                                                                                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; write_IP                                                                                                                                                        ; write_IP                                                                                                                                                        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; send_IP                                                                                                                                                         ; send_IP                                                                                                                                                         ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; send_MAC                                                                                                                                                        ; send_MAC                                                                                                                                                        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; erase                                                                                                                                                           ; erase                                                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.076      ; 0.669      ;
; 0.399 ; PHY_Rx_state.GET_TYPE                                                                                                                                           ; PHY_Rx_state.GET_TYPE                                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; PHY_Rx_state.SEND_TO_FIFO                                                                                                                                       ; PHY_Rx_state.SEND_TO_FIFO                                                                                                                                       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; PHY_Rx_state.START                                                                                                                                              ; PHY_Rx_state.START                                                                                                                                              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; Rx_enable                                                                                                                                                       ; Rx_enable                                                                                                                                                       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.075      ; 0.669      ;
; 0.407 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|wrptr_g[1]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.427      ; 1.064      ;
; 0.407 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|wrptr_g[7]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.426      ; 1.063      ;
; 0.414 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|wrptr_g[6]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.426      ; 1.070      ;
; 0.431 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|wrptr_g[5]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.426      ; 1.087      ;
; 0.437 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|wrptr_g[3]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.427      ; 1.094      ;
; 0.443 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|wrptr_g[2]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.427      ; 1.100      ;
; 0.460 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.082      ; 0.737      ;
; 0.462 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.082      ; 0.739      ;
; 0.463 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[4]                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.739      ;
; 0.464 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[2]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[2]                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.740      ;
; 0.469 ; PHY_output[73]                                                                                                                                                  ; PHY_output[81]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.079      ; 0.743      ;
; 0.471 ; PHY_output[66]                                                                                                                                                  ; PHY_output[74]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.078      ; 0.744      ;
; 0.471 ; PHY_output[91]                                                                                                                                                  ; PHY_output[99]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.079      ; 0.745      ;
; 0.472 ; PHY_output[13]                                                                                                                                                  ; PHY_output[21]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.078      ; 0.745      ;
; 0.472 ; PHY_output[46]                                                                                                                                                  ; PHY_output[54]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.078      ; 0.745      ;
; 0.472 ; PHY_output[81]                                                                                                                                                  ; PHY_output[89]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.079      ; 0.746      ;
; 0.472 ; PHY_output[90]                                                                                                                                                  ; PHY_output[98]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.078      ; 0.745      ;
; 0.472 ; PHY_output[98]                                                                                                                                                  ; PHY_output[106]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.078      ; 0.745      ;
; 0.472 ; PHY_output[92]                                                                                                                                                  ; PHY_output[100]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.078      ; 0.745      ;
; 0.472 ; PHY_output[100]                                                                                                                                                 ; PHY_output[108]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.078      ; 0.745      ;
; 0.473 ; PHY_output[96]                                                                                                                                                  ; PHY_output[104]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.078      ; 0.746      ;
; 0.473 ; PHY_output[99]                                                                                                                                                  ; PHY_output[107]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.079      ; 0.747      ;
; 0.473 ; PHY_output[102]                                                                                                                                                 ; PHY_output[110]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.079      ; 0.747      ;
; 0.475 ; PHY_output[61]                                                                                                                                                  ; PHY_output[69]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.079      ; 0.749      ;
; 0.477 ; PHY_output[44]                                                                                                                                                  ; PHY_output[52]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.079      ; 0.751      ;
; 0.477 ; PHY_Rx_state.READIP                                                                                                                                             ; read_IP                                                                                                                                                         ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.076      ; 0.748      ;
; 0.478 ; PHY_output[12]                                                                                                                                                  ; PHY_output[20]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.078      ; 0.751      ;
; 0.478 ; PHY_output[20]                                                                                                                                                  ; PHY_output[28]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.078      ; 0.751      ;
; 0.480 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.756      ;
; 0.484 ; PHY_Rx_state.READIP                                                                                                                                             ; send_IP                                                                                                                                                         ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.076      ; 0.755      ;
; 0.485 ; PHY_output[65]                                                                                                                                                  ; PHY_output[73]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.079      ; 0.759      ;
; 0.485 ; PHY_output[89]                                                                                                                                                  ; PHY_output[97]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.079      ; 0.759      ;
; 0.485 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|wrptr_g[8]                                                                              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.082      ; 0.762      ;
; 0.486 ; PHY_output[101]                                                                                                                                                 ; PHY_output[109]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.078      ; 0.759      ;
; 0.493 ; PHY_output[14]                                                                                                                                                  ; PHY_output[22]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.078      ; 0.766      ;
; 0.495 ; PHY_output[7]                                                                                                                                                   ; PHY_output[15]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.078      ; 0.768      ;
; 0.495 ; PHY_output[21]                                                                                                                                                  ; PHY_output[29]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.078      ; 0.768      ;
; 0.500 ; PHY_output[1]                                                                                                                                                   ; PHY_output[9]                                                                                                                                                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.775      ;
; 0.503 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[1]                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.779      ;
; 0.516 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|wrptr_g[2]                                                                              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.082      ; 0.793      ;
; 0.550 ; PHY_Rx_state.GET_TYPE                                                                                                                                           ; left_shift[8]                                                                                                                                                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.075      ; 0.820      ;
; 0.572 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.848      ;
; 0.572 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                                            ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.082      ; 0.849      ;
; 0.593 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[8]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[8]                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.078      ; 0.866      ;
; 0.601 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0] ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.876      ;
; 0.611 ; PHY_output[94]                                                                                                                                                  ; PHY_output[102]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.079      ; 0.885      ;
; 0.613 ; PHY_output[88]                                                                                                                                                  ; PHY_output[96]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.078      ; 0.886      ;
; 0.615 ; PHY_output[17]                                                                                                                                                  ; PHY_output[25]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.078      ; 0.888      ;
; 0.615 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.891      ;
; 0.615 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.082      ; 0.892      ;
; 0.616 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[0]                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.892      ;
; 0.616 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.082      ; 0.893      ;
; 0.620 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2] ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.895      ;
; 0.623 ; PHY_output[86]                                                                                                                                                  ; PHY_output[94]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.079      ; 0.897      ;
; 0.629 ; PHY_output[97]                                                                                                                                                  ; PHY_output[105]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.079      ; 0.903      ;
; 0.632 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.082      ; 0.909      ;
; 0.634 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                                            ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.083      ; 0.912      ;
; 0.637 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[3]                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.913      ;
; 0.637 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[7]                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.913      ;
; 0.638 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[5]                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.914      ;
; 0.639 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[9]                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.915      ;
; 0.639 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10]                            ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[10]                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.915      ;
; 0.641 ; PHY_output[47]                                                                                                                                                  ; PHY_output[55]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.078      ; 0.914      ;
; 0.641 ; PHY_output[62]                                                                                                                                                  ; PHY_output[70]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.078      ; 0.914      ;
; 0.642 ; PHY_output[53]                                                                                                                                                  ; PHY_output[61]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.079      ; 0.916      ;
; 0.646 ; PHY_output[48]                                                                                                                                                  ; PHY_output[56]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.078      ; 0.919      ;
; 0.647 ; PHY_output[50]                                                                                                                                                  ; PHY_output[58]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.078      ; 0.920      ;
; 0.647 ; PHY_output[67]                                                                                                                                                  ; PHY_output[75]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.079      ; 0.921      ;
; 0.647 ; PHY_output[71]                                                                                                                                                  ; PHY_output[79]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.079      ; 0.921      ;
; 0.647 ; PHY_output[103]                                                                                                                                                 ; PHY_output[111]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.079      ; 0.921      ;
; 0.647 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.923      ;
; 0.648 ; PHY_output[11]                                                                                                                                                  ; PHY_output[19]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.078      ; 0.921      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                        ;
+-------+-------------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.393 ; EEPROM:EEPROM_inst|EEPROM[3]        ; EEPROM:EEPROM_inst|EEPROM[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; EEPROM:EEPROM_inst|MAC_ready        ; EEPROM:EEPROM_inst|MAC_ready        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; EEPROM:EEPROM_inst|IP_flag          ; EEPROM:EEPROM_inst|IP_flag          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; EEPROM:EEPROM_inst|IP_ready         ; EEPROM:EEPROM_inst|IP_ready         ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; EEPROM:EEPROM_inst|IP_write_done    ; EEPROM:EEPROM_inst|IP_write_done    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; EEPROM:EEPROM_inst|SCK              ; EEPROM:EEPROM_inst|SCK              ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; EEPROM:EEPROM_inst|CS               ; EEPROM:EEPROM_inst|CS               ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.394 ; EEPROM:EEPROM_inst|EEPROM_write[0]  ; EEPROM:EEPROM_inst|EEPROM_write[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.398 ; MDIO:MDIO_inst|address2[1]          ; MDIO:MDIO_inst|address2[1]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; MDIO:MDIO_inst|address2[2]          ; MDIO:MDIO_inst|address2[2]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; MDIO:MDIO_inst|address[1]           ; MDIO:MDIO_inst|address[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; MDIO:MDIO_inst|address[2]           ; MDIO:MDIO_inst|address[2]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; MDIO:MDIO_inst|write[1]             ; MDIO:MDIO_inst|write[1]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; MDIO:MDIO_inst|write[2]             ; MDIO:MDIO_inst|write[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; MDIO:MDIO_inst|write[0]             ; MDIO:MDIO_inst|write[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; MDIO:MDIO_inst|write[3]             ; MDIO:MDIO_inst|write[3]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; MDIO:MDIO_inst|write_done           ; MDIO:MDIO_inst|write_done           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; MDIO:MDIO_inst|address2[0]          ; MDIO:MDIO_inst|address2[0]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; MDIO:MDIO_inst|read[1]              ; MDIO:MDIO_inst|read[1]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; MDIO:MDIO_inst|MDIO                 ; MDIO:MDIO_inst|MDIO                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; MDIO:MDIO_inst|temp_address[0]      ; MDIO:MDIO_inst|temp_address[0]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; MDIO:MDIO_inst|MDIO2                ; MDIO:MDIO_inst|MDIO2                ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 0.669      ;
; 0.399 ; MDIO:MDIO_inst|read[2]              ; MDIO:MDIO_inst|read[2]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; MDIO:MDIO_inst|read_done            ; MDIO:MDIO_inst|read_done            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 0.669      ;
; 0.413 ; MDIO:MDIO_inst|address[0]           ; MDIO:MDIO_inst|address[0]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 0.684      ;
; 0.413 ; MDIO:MDIO_inst|read[0]              ; MDIO:MDIO_inst|read[0]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 0.684      ;
; 0.462 ; EEPROM:EEPROM_inst|EEPROM_write[9]  ; EEPROM:EEPROM_inst|EEPROM_write[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.737      ;
; 0.462 ; EEPROM:EEPROM_inst|EEPROM_write[29] ; EEPROM:EEPROM_inst|EEPROM_write[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.737      ;
; 0.462 ; EEPROM:EEPROM_inst|EEPROM_write[43] ; EEPROM:EEPROM_inst|EEPROM_write[44] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.737      ;
; 0.462 ; EEPROM:EEPROM_inst|EEPROM_write[46] ; EEPROM:EEPROM_inst|EEPROM_write[47] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.737      ;
; 0.463 ; EEPROM:EEPROM_inst|EEPROM_write[11] ; EEPROM:EEPROM_inst|EEPROM_write[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.738      ;
; 0.463 ; EEPROM:EEPROM_inst|EEPROM_write[25] ; EEPROM:EEPROM_inst|EEPROM_write[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.738      ;
; 0.463 ; EEPROM:EEPROM_inst|EEPROM_write[33] ; EEPROM:EEPROM_inst|EEPROM_write[34] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.738      ;
; 0.463 ; EEPROM:EEPROM_inst|EEPROM_write[34] ; EEPROM:EEPROM_inst|EEPROM_write[35] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.738      ;
; 0.463 ; EEPROM:EEPROM_inst|EEPROM_write[35] ; EEPROM:EEPROM_inst|EEPROM_write[36] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.738      ;
; 0.463 ; EEPROM:EEPROM_inst|EEPROM_write[38] ; EEPROM:EEPROM_inst|EEPROM_write[39] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.738      ;
; 0.463 ; EEPROM:EEPROM_inst|EEPROM_write[39] ; EEPROM:EEPROM_inst|EEPROM_write[40] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.738      ;
; 0.463 ; EEPROM:EEPROM_inst|EEPROM_write[44] ; EEPROM:EEPROM_inst|EEPROM_write[45] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.738      ;
; 0.463 ; EEPROM:EEPROM_inst|EEPROM_write[45] ; EEPROM:EEPROM_inst|EEPROM_write[46] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.738      ;
; 0.464 ; EEPROM:EEPROM_inst|EEPROM_write[5]  ; EEPROM:EEPROM_inst|EEPROM_write[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.739      ;
; 0.464 ; EEPROM:EEPROM_inst|EEPROM_write[7]  ; EEPROM:EEPROM_inst|EEPROM_write[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.739      ;
; 0.464 ; EEPROM:EEPROM_inst|EEPROM_write[8]  ; EEPROM:EEPROM_inst|EEPROM_write[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.739      ;
; 0.464 ; EEPROM:EEPROM_inst|EEPROM_write[13] ; EEPROM:EEPROM_inst|EEPROM_write[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.739      ;
; 0.464 ; EEPROM:EEPROM_inst|EEPROM_write[37] ; EEPROM:EEPROM_inst|EEPROM_write[38] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.739      ;
; 0.465 ; EEPROM:EEPROM_inst|EEPROM_write[21] ; EEPROM:EEPROM_inst|EEPROM_write[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.740      ;
; 0.466 ; MDIO:MDIO_inst|temp_reg_data[1]     ; MDIO:MDIO_inst|temp_reg_data[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 0.737      ;
; 0.466 ; MDIO:MDIO_inst|temp_reg_data[2]     ; MDIO:MDIO_inst|temp_reg_data[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 0.737      ;
; 0.467 ; MDIO:MDIO_inst|temp_reg_data[3]     ; MDIO:MDIO_inst|temp_reg_data[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 0.738      ;
; 0.467 ; MDIO:MDIO_inst|temp_reg_data[4]     ; MDIO:MDIO_inst|temp_reg_data[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 0.738      ;
; 0.468 ; EEPROM:EEPROM_inst|This_IP[10]      ; EEPROM:EEPROM_inst|This_IP[11]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.743      ;
; 0.469 ; EEPROM:EEPROM_inst|This_MAC[36]     ; EEPROM:EEPROM_inst|This_MAC[37]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.744      ;
; 0.469 ; EEPROM:EEPROM_inst|This_IP[0]       ; EEPROM:EEPROM_inst|This_IP[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.744      ;
; 0.469 ; EEPROM:EEPROM_inst|This_IP[4]       ; EEPROM:EEPROM_inst|This_IP[5]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.744      ;
; 0.469 ; EEPROM:EEPROM_inst|This_IP[13]      ; EEPROM:EEPROM_inst|This_IP[14]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.744      ;
; 0.469 ; EEPROM:EEPROM_inst|This_IP[17]      ; EEPROM:EEPROM_inst|This_IP[18]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.744      ;
; 0.469 ; MDIO:MDIO_inst|temp_reg_data[0]     ; MDIO:MDIO_inst|temp_reg_data[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 0.740      ;
; 0.470 ; EEPROM:EEPROM_inst|This_MAC[33]     ; EEPROM:EEPROM_inst|This_MAC[34]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.744      ;
; 0.471 ; EEPROM:EEPROM_inst|This_MAC[35]     ; EEPROM:EEPROM_inst|This_MAC[36]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.746      ;
; 0.471 ; EEPROM:EEPROM_inst|This_IP[19]      ; EEPROM:EEPROM_inst|This_IP[20]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.746      ;
; 0.472 ; EEPROM:EEPROM_inst|This_MAC[8]      ; EEPROM:EEPROM_inst|This_MAC[9]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.746      ;
; 0.472 ; EEPROM:EEPROM_inst|This_MAC[15]     ; EEPROM:EEPROM_inst|This_MAC[16]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.747      ;
; 0.472 ; EEPROM:EEPROM_inst|This_MAC[23]     ; EEPROM:EEPROM_inst|This_MAC[24]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.747      ;
; 0.472 ; EEPROM:EEPROM_inst|This_IP[5]       ; EEPROM:EEPROM_inst|This_IP[6]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.747      ;
; 0.473 ; EEPROM:EEPROM_inst|This_MAC[16]     ; EEPROM:EEPROM_inst|This_MAC[17]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.748      ;
; 0.473 ; EEPROM:EEPROM_inst|This_MAC[24]     ; EEPROM:EEPROM_inst|This_MAC[25]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.748      ;
; 0.474 ; EEPROM:EEPROM_inst|This_MAC[0]      ; EEPROM:EEPROM_inst|This_MAC[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.748      ;
; 0.474 ; EEPROM:EEPROM_inst|This_MAC[20]     ; EEPROM:EEPROM_inst|This_MAC[21]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.749      ;
; 0.474 ; EEPROM:EEPROM_inst|This_MAC[46]     ; EEPROM:EEPROM_inst|This_MAC[47]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.748      ;
; 0.475 ; EEPROM:EEPROM_inst|This_MAC[30]     ; EEPROM:EEPROM_inst|This_MAC[31]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.749      ;
; 0.475 ; MDIO:MDIO_inst|address2[0]          ; MDIO:MDIO_inst|address2[1]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 0.746      ;
; 0.484 ; EEPROM:EEPROM_inst|This_MAC[5]      ; EEPROM:EEPROM_inst|This_MAC[6]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.758      ;
; 0.484 ; EEPROM:EEPROM_inst|This_IP[26]      ; EEPROM:EEPROM_inst|This_IP[27]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.759      ;
; 0.485 ; EEPROM:EEPROM_inst|This_IP[27]      ; EEPROM:EEPROM_inst|This_IP[28]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.760      ;
; 0.485 ; EEPROM:EEPROM_inst|This_MAC[45]     ; EEPROM:EEPROM_inst|This_MAC[46]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.759      ;
; 0.486 ; EEPROM:EEPROM_inst|This_MAC[40]     ; EEPROM:EEPROM_inst|This_MAC[41]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.760      ;
; 0.486 ; EEPROM:EEPROM_inst|This_MAC[41]     ; EEPROM:EEPROM_inst|This_MAC[42]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.760      ;
; 0.487 ; EEPROM:EEPROM_inst|This_MAC[7]      ; EEPROM:EEPROM_inst|This_MAC[8]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.761      ;
; 0.487 ; EEPROM:EEPROM_inst|This_MAC[26]     ; EEPROM:EEPROM_inst|This_MAC[27]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.762      ;
; 0.487 ; EEPROM:EEPROM_inst|This_IP[29]      ; EEPROM:EEPROM_inst|This_IP[30]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.762      ;
; 0.487 ; EEPROM:EEPROM_inst|This_MAC[43]     ; EEPROM:EEPROM_inst|This_MAC[44]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.761      ;
; 0.488 ; EEPROM:EEPROM_inst|This_IP[30]      ; EEPROM:EEPROM_inst|This_IP[31]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.763      ;
; 0.590 ; EEPROM:EEPROM_inst|EEPROM_read[4]   ; EEPROM:EEPROM_inst|EEPROM_read[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.866      ;
; 0.590 ; EEPROM:EEPROM_inst|EEPROM_read[8]   ; EEPROM:EEPROM_inst|EEPROM_read[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.866      ;
; 0.590 ; EEPROM:EEPROM_inst|EEPROM_read[13]  ; EEPROM:EEPROM_inst|EEPROM_read[14]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.866      ;
; 0.591 ; EEPROM:EEPROM_inst|EEPROM_read[11]  ; EEPROM:EEPROM_inst|EEPROM_read[12]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.867      ;
; 0.591 ; EEPROM:EEPROM_inst|EEPROM_write[1]  ; EEPROM:EEPROM_inst|EEPROM_write[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.866      ;
; 0.591 ; EEPROM:EEPROM_inst|EEPROM_write[3]  ; EEPROM:EEPROM_inst|EEPROM_write[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.866      ;
; 0.591 ; EEPROM:EEPROM_inst|EEPROM_write[6]  ; EEPROM:EEPROM_inst|EEPROM_write[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.866      ;
; 0.591 ; EEPROM:EEPROM_inst|EEPROM_write[30] ; EEPROM:EEPROM_inst|EEPROM_write[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.866      ;
; 0.592 ; EEPROM:EEPROM_inst|EEPROM_read[10]  ; EEPROM:EEPROM_inst|EEPROM_read[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.868      ;
; 0.592 ; EEPROM:EEPROM_inst|EEPROM_read[12]  ; EEPROM:EEPROM_inst|EEPROM_read[13]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.868      ;
; 0.594 ; EEPROM:EEPROM_inst|EEPROM_write[16] ; EEPROM:EEPROM_inst|EEPROM_write[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.869      ;
; 0.596 ; MDIO:MDIO_inst|temp_address[2]      ; MDIO:MDIO_inst|temp_address[3]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 0.867      ;
; 0.597 ; MDIO:MDIO_inst|temp_address[1]      ; MDIO:MDIO_inst|temp_address[2]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 0.868      ;
; 0.598 ; EEPROM:EEPROM_inst|This_IP[16]      ; EEPROM:EEPROM_inst|This_IP[17]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.873      ;
; 0.599 ; EEPROM:EEPROM_inst|This_IP[8]       ; EEPROM:EEPROM_inst|This_IP[9]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.874      ;
; 0.599 ; EEPROM:EEPROM_inst|This_IP[14]      ; EEPROM:EEPROM_inst|This_IP[15]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.874      ;
; 0.599 ; EEPROM:EEPROM_inst|This_IP[24]      ; EEPROM:EEPROM_inst|This_IP[25]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.874      ;
; 0.600 ; EEPROM:EEPROM_inst|This_IP[25]      ; EEPROM:EEPROM_inst|This_IP[26]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.875      ;
; 0.602 ; EEPROM:EEPROM_inst|This_IP[11]      ; EEPROM:EEPROM_inst|This_IP[12]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.877      ;
+-------+-------------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                  ;
+-------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.394 ; write_PHY                ; write_PHY                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; start_up[1]              ; start_up[1]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; reset                    ; reset                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.397 ; interframe[0]            ; interframe[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; state_Tx.RESET           ; state_Tx.RESET           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.669      ;
; 0.398 ; state_Tx.SENDIP          ; state_Tx.SENDIP          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; send_more_ACK            ; send_more_ACK            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; sync_Tx_CTL              ; sync_Tx_CTL              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; reset_CRC                ; reset_CRC                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.669      ;
; 0.409 ; start_up[2]              ; start_up[2]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.684      ;
; 0.409 ; start_up[0]              ; start_up[0]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.684      ;
; 0.412 ; interframe[1]            ; interframe[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.684      ;
; 0.447 ; CRC32:CRC32_inst|crc[20] ; CRC32:CRC32_inst|crc[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.722      ;
; 0.448 ; CRC32:CRC32_inst|crc[15] ; CRC32:CRC32_inst|crc[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.723      ;
; 0.450 ; CRC32:CRC32_inst|crc[14] ; CRC32:CRC32_inst|crc[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.725      ;
; 0.462 ; CRC32:CRC32_inst|crc[26] ; CRC32:CRC32_inst|crc[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.737      ;
; 0.463 ; interframe[1]            ; interframe[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.735      ;
; 0.464 ; interframe[1]            ; interframe[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.736      ;
; 0.481 ; CRC32:CRC32_inst|crc[5]  ; CRC32:CRC32_inst|crc[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.756      ;
; 0.483 ; CRC32:CRC32_inst|crc[5]  ; CRC32:CRC32_inst|crc[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.758      ;
; 0.484 ; CRC32:CRC32_inst|crc[5]  ; CRC32:CRC32_inst|crc[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.759      ;
; 0.493 ; CRC32:CRC32_inst|crc[3]  ; CRC32:CRC32_inst|crc[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.768      ;
; 0.493 ; CRC32:CRC32_inst|crc[3]  ; CRC32:CRC32_inst|crc[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.768      ;
; 0.493 ; start_up[1]              ; write_PHY                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.768      ;
; 0.578 ; CRC32:CRC32_inst|crc[27] ; CRC32:CRC32_inst|crc[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.853      ;
; 0.578 ; CRC32:CRC32_inst|crc[24] ; CRC32:CRC32_inst|crc[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.853      ;
; 0.579 ; CRC32:CRC32_inst|crc[30] ; CRC32:CRC32_inst|crc[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.854      ;
; 0.579 ; CRC32:CRC32_inst|crc[22] ; CRC32:CRC32_inst|crc[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.854      ;
; 0.580 ; CRC32:CRC32_inst|crc[19] ; CRC32:CRC32_inst|crc[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.855      ;
; 0.581 ; CRC32:CRC32_inst|crc[28] ; CRC32:CRC32_inst|crc[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.856      ;
; 0.594 ; temp_IP[10]              ; temp_IP[18]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.866      ;
; 0.594 ; temp_IP[18]              ; temp_IP[26]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.866      ;
; 0.594 ; temp_IP[5]               ; temp_IP[13]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.866      ;
; 0.594 ; temp_IP[3]               ; temp_IP[11]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.866      ;
; 0.594 ; temp_IP[22]              ; temp_IP[30]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.866      ;
; 0.595 ; temp_MAC[0]              ; temp_MAC[8]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.866      ;
; 0.595 ; temp_MAC[24]             ; temp_MAC[32]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.867      ;
; 0.595 ; temp_MAC[10]             ; temp_MAC[18]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.865      ;
; 0.595 ; temp_IP[2]               ; temp_IP[10]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.867      ;
; 0.595 ; temp_MAC[23]             ; temp_MAC[31]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.867      ;
; 0.595 ; temp_MAC[27]             ; temp_MAC[35]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.866      ;
; 0.595 ; temp_IP[19]              ; temp_IP[27]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.867      ;
; 0.595 ; temp_MAC[28]             ; temp_MAC[36]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.866      ;
; 0.595 ; temp_IP[14]              ; temp_IP[22]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.867      ;
; 0.595 ; temp_IP[1]               ; temp_IP[9]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.866      ;
; 0.595 ; temp_IP[9]               ; temp_IP[17]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.866      ;
; 0.596 ; temp_MAC[16]             ; temp_MAC[24]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.868      ;
; 0.596 ; temp_MAC[1]              ; temp_MAC[9]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.866      ;
; 0.596 ; temp_MAC[17]             ; temp_MAC[25]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.866      ;
; 0.596 ; temp_MAC[25]             ; temp_MAC[33]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.866      ;
; 0.596 ; temp_IP[23]              ; temp_IP[31]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.868      ;
; 0.596 ; temp_MAC[39]             ; temp_MAC[47]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.867      ;
; 0.596 ; temp_MAC[13]             ; temp_MAC[21]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.866      ;
; 0.596 ; temp_MAC[3]              ; temp_MAC[11]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.867      ;
; 0.596 ; temp_IP[6]               ; temp_IP[14]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.868      ;
; 0.597 ; temp_MAC[21]             ; temp_MAC[29]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.867      ;
; 0.597 ; temp_MAC[12]             ; temp_MAC[20]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.868      ;
; 0.598 ; temp_MAC[2]              ; temp_MAC[10]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.868      ;
; 0.598 ; temp_MAC[7]              ; temp_MAC[15]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.870      ;
; 0.598 ; temp_MAC[5]              ; temp_MAC[13]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.868      ;
; 0.598 ; temp_MAC[29]             ; temp_MAC[37]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.868      ;
; 0.598 ; temp_MAC[19]             ; temp_MAC[27]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.869      ;
; 0.598 ; temp_MAC[14]             ; temp_MAC[22]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.868      ;
; 0.598 ; temp_MAC[22]             ; temp_MAC[30]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.868      ;
; 0.612 ; temp_IP[8]               ; temp_IP[16]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.883      ;
; 0.619 ; CRC32:CRC32_inst|crc[9]  ; CRC32:CRC32_inst|crc[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.894      ;
; 0.634 ; start_up[0]              ; start_up[1]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; IP_count[4]              ; IP_count[4]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.915      ;
; 0.683 ; temp_IP[21]              ; temp_IP[29]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.955      ;
; 0.684 ; temp_MAC[35]             ; temp_MAC[43]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.955      ;
; 0.685 ; temp_MAC[15]             ; temp_MAC[23]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.957      ;
; 0.685 ; temp_IP[13]              ; temp_IP[21]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.957      ;
; 0.685 ; temp_IP[12]              ; temp_IP[20]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.957      ;
; 0.685 ; state_Tx.CRC             ; send_more_ACK            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.956      ;
; 0.686 ; reset_count[3]           ; reset_count[3]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.960      ;
; 0.686 ; temp_MAC[32]             ; temp_MAC[40]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.958      ;
; 0.686 ; temp_MAC[18]             ; temp_MAC[26]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.956      ;
; 0.686 ; temp_MAC[20]             ; temp_MAC[28]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.957      ;
; 0.687 ; reset_count[1]           ; reset_count[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.961      ;
; 0.687 ; temp_IP[0]               ; temp_IP[8]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.958      ;
; 0.687 ; temp_MAC[37]             ; temp_MAC[45]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.957      ;
; 0.688 ; start_up[0]              ; speed_1000T              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.962      ;
; 0.688 ; start_up[0]              ; speed_100T               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.962      ;
; 0.688 ; data_count[3]            ; data_count[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.959      ;
; 0.688 ; temp_MAC[33]             ; temp_MAC[41]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.958      ;
; 0.688 ; temp_MAC[6]              ; temp_MAC[14]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.958      ;
; 0.688 ; temp_MAC[30]             ; temp_MAC[38]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.958      ;
; 0.689 ; reset_count[9]           ; reset_count[9]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.963      ;
; 0.689 ; interframe[2]            ; interframe[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.961      ;
; 0.689 ; temp_MAC[9]              ; temp_MAC[17]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.959      ;
; 0.690 ; reset_count[4]           ; reset_count[4]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.964      ;
; 0.690 ; reset_count[5]           ; reset_count[5]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.964      ;
; 0.690 ; reset_count[7]           ; reset_count[7]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.964      ;
; 0.690 ; data_count[9]            ; data_count[9]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.961      ;
; 0.690 ; temp_MAC[26]             ; temp_MAC[34]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.960      ;
; 0.690 ; temp_IP[7]               ; temp_IP[15]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.961      ;
; 0.690 ; temp_IP[11]              ; temp_IP[19]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.962      ;
; 0.692 ; reset_count[2]           ; reset_count[2]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.966      ;
; 0.692 ; reset_count[6]           ; reset_count[6]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.966      ;
; 0.692 ; data_count[4]            ; data_count[4]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.963      ;
+-------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PHY_CLK125'                                                                       ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; 0.407 ; HB_counter[0]  ; HB_counter[0]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.684      ;
; 0.459 ; HB_counter[25] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 0.737      ;
; 0.673 ; HB_counter[12] ; HB_counter[12] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.950      ;
; 0.674 ; HB_counter[2]  ; HB_counter[2]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.951      ;
; 0.674 ; HB_counter[10] ; HB_counter[10] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.951      ;
; 0.674 ; HB_counter[16] ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 0.952      ;
; 0.674 ; HB_counter[18] ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 0.952      ;
; 0.675 ; HB_counter[8]  ; HB_counter[8]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.952      ;
; 0.675 ; HB_counter[14] ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 0.953      ;
; 0.675 ; HB_counter[24] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 0.953      ;
; 0.677 ; HB_counter[3]  ; HB_counter[3]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.954      ;
; 0.677 ; HB_counter[4]  ; HB_counter[4]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.954      ;
; 0.677 ; HB_counter[6]  ; HB_counter[6]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.954      ;
; 0.677 ; HB_counter[19] ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 0.955      ;
; 0.678 ; HB_counter[13] ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 0.956      ;
; 0.678 ; HB_counter[20] ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 0.956      ;
; 0.678 ; HB_counter[22] ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 0.956      ;
; 0.679 ; HB_counter[11] ; HB_counter[11] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.956      ;
; 0.679 ; HB_counter[15] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 0.957      ;
; 0.680 ; HB_counter[7]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.957      ;
; 0.680 ; HB_counter[9]  ; HB_counter[9]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.957      ;
; 0.680 ; HB_counter[17] ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 0.958      ;
; 0.681 ; HB_counter[5]  ; HB_counter[5]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.958      ;
; 0.681 ; HB_counter[21] ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 0.959      ;
; 0.681 ; HB_counter[23] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 0.959      ;
; 0.699 ; HB_counter[1]  ; HB_counter[1]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.976      ;
; 0.865 ; HB_counter[0]  ; HB_counter[1]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.142      ;
; 0.994 ; HB_counter[12] ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.272      ;
; 0.995 ; HB_counter[13] ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.273      ;
; 0.996 ; HB_counter[11] ; HB_counter[12] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.273      ;
; 0.996 ; HB_counter[15] ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.274      ;
; 0.996 ; HB_counter[2]  ; HB_counter[3]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.273      ;
; 0.996 ; HB_counter[18] ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.274      ;
; 0.996 ; HB_counter[10] ; HB_counter[11] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.273      ;
; 0.996 ; HB_counter[16] ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.274      ;
; 0.996 ; HB_counter[3]  ; HB_counter[4]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.273      ;
; 0.996 ; HB_counter[19] ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.274      ;
; 0.997 ; HB_counter[24] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.275      ;
; 0.997 ; HB_counter[1]  ; HB_counter[2]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.274      ;
; 0.997 ; HB_counter[9]  ; HB_counter[10] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.274      ;
; 0.997 ; HB_counter[17] ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.275      ;
; 0.997 ; HB_counter[7]  ; HB_counter[8]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.274      ;
; 0.997 ; HB_counter[8]  ; HB_counter[9]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.274      ;
; 0.998 ; HB_counter[23] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.276      ;
; 0.998 ; HB_counter[5]  ; HB_counter[6]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.275      ;
; 0.998 ; HB_counter[21] ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.276      ;
; 0.999 ; HB_counter[14] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.277      ;
; 1.001 ; HB_counter[6]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.278      ;
; 1.001 ; HB_counter[4]  ; HB_counter[5]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.278      ;
; 1.002 ; HB_counter[20] ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.280      ;
; 1.002 ; HB_counter[22] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.280      ;
; 1.011 ; HB_counter[3]  ; HB_counter[5]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.288      ;
; 1.011 ; HB_counter[19] ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.289      ;
; 1.012 ; HB_counter[11] ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.290      ;
; 1.012 ; HB_counter[13] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.290      ;
; 1.013 ; HB_counter[15] ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.291      ;
; 1.014 ; HB_counter[1]  ; HB_counter[3]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.291      ;
; 1.014 ; HB_counter[17] ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.292      ;
; 1.014 ; HB_counter[9]  ; HB_counter[11] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.291      ;
; 1.014 ; HB_counter[7]  ; HB_counter[9]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.291      ;
; 1.015 ; HB_counter[23] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.293      ;
; 1.015 ; HB_counter[5]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.292      ;
; 1.015 ; HB_counter[21] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.293      ;
; 1.087 ; HB_counter[12] ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.365      ;
; 1.088 ; HB_counter[10] ; HB_counter[12] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.365      ;
; 1.088 ; HB_counter[16] ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.366      ;
; 1.089 ; HB_counter[8]  ; HB_counter[10] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.366      ;
; 1.089 ; HB_counter[2]  ; HB_counter[4]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.366      ;
; 1.089 ; HB_counter[18] ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.367      ;
; 1.093 ; HB_counter[14] ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.371      ;
; 1.095 ; HB_counter[6]  ; HB_counter[8]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.372      ;
; 1.096 ; HB_counter[22] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.374      ;
; 1.096 ; HB_counter[4]  ; HB_counter[6]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.373      ;
; 1.096 ; HB_counter[20] ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.374      ;
; 1.116 ; HB_counter[12] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.394      ;
; 1.117 ; HB_counter[10] ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.395      ;
; 1.117 ; HB_counter[11] ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.395      ;
; 1.117 ; HB_counter[13] ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.395      ;
; 1.118 ; HB_counter[2]  ; HB_counter[5]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.395      ;
; 1.118 ; HB_counter[18] ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.396      ;
; 1.118 ; HB_counter[16] ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.396      ;
; 1.118 ; HB_counter[15] ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.396      ;
; 1.118 ; HB_counter[3]  ; HB_counter[6]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.395      ;
; 1.118 ; HB_counter[19] ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.396      ;
; 1.119 ; HB_counter[8]  ; HB_counter[11] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.396      ;
; 1.119 ; HB_counter[9]  ; HB_counter[12] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.396      ;
; 1.119 ; HB_counter[7]  ; HB_counter[10] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.396      ;
; 1.119 ; HB_counter[1]  ; HB_counter[4]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.396      ;
; 1.119 ; HB_counter[17] ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.397      ;
; 1.120 ; HB_counter[5]  ; HB_counter[8]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.397      ;
; 1.120 ; HB_counter[21] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.398      ;
; 1.121 ; HB_counter[14] ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.399      ;
; 1.123 ; HB_counter[6]  ; HB_counter[9]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.400      ;
; 1.123 ; HB_counter[4]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.400      ;
; 1.124 ; HB_counter[22] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.402      ;
; 1.124 ; HB_counter[20] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.402      ;
; 1.133 ; HB_counter[3]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.410      ;
; 1.133 ; HB_counter[19] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.411      ;
; 1.134 ; HB_counter[11] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.412      ;
; 1.134 ; HB_counter[13] ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.412      ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                     ; To Node                                                                                                                                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 17.302 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|end1_cyc_reg   ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:gen_cntr|a_graycounter_lgg:auto_generated|counter2a[0]                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.008     ; 2.692      ;
; 17.302 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|end1_cyc_reg   ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:gen_cntr|a_graycounter_lgg:auto_generated|counter2a[1]                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.008     ; 2.692      ;
; 17.302 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|end1_cyc_reg   ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:gen_cntr|a_graycounter_lgg:auto_generated|parity1                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.008     ; 2.692      ;
; 17.302 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|end1_cyc_reg   ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:gen_cntr|a_graycounter_lgg:auto_generated|counter2a[2]                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.008     ; 2.692      ;
; 17.650 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 2.308      ;
; 17.650 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[1]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 2.308      ;
; 17.650 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[2]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 2.308      ;
; 17.650 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[3]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 2.308      ;
; 17.650 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[4]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 2.308      ;
; 17.650 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 2.308      ;
; 17.650 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 2.308      ;
; 17.650 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 2.308      ;
; 17.650 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 2.308      ;
; 17.694 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|lpm_counter:pgwr_read_cntr|cntr_tri:auto_generated|counter_reg_bit[0]                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.015     ; 2.293      ;
; 17.694 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|lpm_counter:pgwr_read_cntr|cntr_tri:auto_generated|counter_reg_bit[1]                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.015     ; 2.293      ;
; 17.694 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|lpm_counter:pgwr_read_cntr|cntr_tri:auto_generated|counter_reg_bit[2]                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.015     ; 2.293      ;
; 17.694 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|lpm_counter:pgwr_read_cntr|cntr_tri:auto_generated|counter_reg_bit[3]                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.015     ; 2.293      ;
; 17.694 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|lpm_counter:pgwr_read_cntr|cntr_tri:auto_generated|counter_reg_bit[4]                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.015     ; 2.293      ;
; 17.694 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|lpm_counter:pgwr_read_cntr|cntr_tri:auto_generated|counter_reg_bit[5]                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.015     ; 2.293      ;
; 17.694 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|lpm_counter:pgwr_read_cntr|cntr_tri:auto_generated|counter_reg_bit[6]                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.015     ; 2.293      ;
; 17.694 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|lpm_counter:pgwr_read_cntr|cntr_tri:auto_generated|counter_reg_bit[7]                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.015     ; 2.293      ;
; 17.694 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|lpm_counter:pgwr_read_cntr|cntr_tri:auto_generated|counter_reg_bit[8]                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.015     ; 2.293      ;
; 17.720 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|lpm_counter:pgwr_data_cntr|cntr_tri:auto_generated|counter_reg_bit[0]                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.016     ; 2.266      ;
; 17.720 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|lpm_counter:pgwr_data_cntr|cntr_tri:auto_generated|counter_reg_bit[1]                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.016     ; 2.266      ;
; 17.720 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|lpm_counter:pgwr_data_cntr|cntr_tri:auto_generated|counter_reg_bit[2]                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.016     ; 2.266      ;
; 17.720 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|lpm_counter:pgwr_data_cntr|cntr_tri:auto_generated|counter_reg_bit[3]                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.016     ; 2.266      ;
; 17.720 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|lpm_counter:pgwr_data_cntr|cntr_tri:auto_generated|counter_reg_bit[4]                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.016     ; 2.266      ;
; 17.720 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|lpm_counter:pgwr_data_cntr|cntr_tri:auto_generated|counter_reg_bit[6]                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.016     ; 2.266      ;
; 17.720 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|lpm_counter:pgwr_data_cntr|cntr_tri:auto_generated|counter_reg_bit[7]                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.016     ; 2.266      ;
; 17.720 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|lpm_counter:pgwr_data_cntr|cntr_tri:auto_generated|counter_reg_bit[8]                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.016     ; 2.266      ;
; 17.720 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|lpm_counter:pgwr_data_cntr|cntr_tri:auto_generated|counter_reg_bit[5]                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.016     ; 2.266      ;
; 17.757 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|write_reg                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.022     ; 2.223      ;
; 17.757 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|sec_erase_reg                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.022     ; 2.223      ;
; 17.961 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|end_pgwrop_reg                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.019     ; 2.022      ;
; 17.961 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|start_wrpoll_reg                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.019     ; 2.022      ;
; 17.961 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|b_full                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.019     ; 2.022      ;
; 17.961 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|b_non_empty                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.019     ; 2.022      ;
; 17.969 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[0]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 2.001      ;
; 17.969 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[1]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 2.001      ;
; 17.969 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[2]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 2.001      ;
; 17.969 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[3]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 2.001      ;
; 17.969 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[4]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 2.001      ;
; 17.969 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[5]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 2.001      ;
; 17.969 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[6]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 2.001      ;
; 17.969 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[7]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 2.001      ;
; 17.969 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[8]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 2.001      ;
; 18.010 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_rstat_reg  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:stage_cntr|a_graycounter_kgg:auto_generated|parity1                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.023     ; 1.969      ;
; 18.010 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_rstat_reg  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:stage_cntr|a_graycounter_kgg:auto_generated|counter2a[0]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.023     ; 1.969      ;
; 18.010 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_rstat_reg  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:stage_cntr|a_graycounter_kgg:auto_generated|counter2a[1]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.023     ; 1.969      ;
; 18.380 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.013     ; 1.609      ;
; 18.380 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.013     ; 1.609      ;
; 18.380 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.013     ; 1.609      ;
; 18.380 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.013     ; 1.609      ;
; 18.380 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.013     ; 1.609      ;
; 18.380 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.013     ; 1.609      ;
; 18.380 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.013     ; 1.609      ;
; 18.380 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.013     ; 1.609      ;
; 18.380 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.013     ; 1.609      ;
; 18.432 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|end_op_reg     ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:addbyte_cntr|a_graycounter_lgg:auto_generated|counter2a[1]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.144     ; 1.426      ;
; 18.432 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|end_op_reg     ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:addbyte_cntr|a_graycounter_lgg:auto_generated|counter2a[2]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.144     ; 1.426      ;
; 18.432 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|end_op_reg     ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:addbyte_cntr|a_graycounter_lgg:auto_generated|parity1                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.144     ; 1.426      ;
; 18.432 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|end_op_reg     ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:addbyte_cntr|a_graycounter_lgg:auto_generated|counter2a[0]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.144     ; 1.426      ;
; 18.564 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|write_prot_reg                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.011     ; 1.427      ;
; 18.564 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|write_rstat_reg                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.011     ; 1.427      ;
; 18.564 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|start_wrpoll_reg2                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.011     ; 1.427      ;
; 33.570 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|altsyncram_gj31:fifo_ram|q_b[7]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.153      ; 6.507      ;
; 33.570 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|altsyncram_gj31:fifo_ram|q_b[6]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.153      ; 6.507      ;
; 33.570 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|altsyncram_gj31:fifo_ram|q_b[5]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.153      ; 6.507      ;
; 33.570 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|altsyncram_gj31:fifo_ram|q_b[4]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.153      ; 6.507      ;
; 33.570 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|altsyncram_gj31:fifo_ram|q_b[3]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.153      ; 6.507      ;
; 33.570 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|altsyncram_gj31:fifo_ram|q_b[2]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.153      ; 6.507      ;
; 33.570 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|altsyncram_gj31:fifo_ram|q_b[1]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.153      ; 6.507      ;
; 33.570 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|altsyncram_gj31:fifo_ram|q_b[0]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.153      ; 6.507      ;
; 33.630 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.159      ; 6.568      ;
; 33.855 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.118     ; 6.029      ;
; 33.855 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.120     ; 6.027      ;
; 33.855 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.120     ; 6.027      ;
; 33.855 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.120     ; 6.027      ;
; 33.855 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.120     ; 6.027      ;
; 33.855 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.120     ; 6.027      ;
; 33.855 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.121     ; 6.026      ;
; 33.855 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.121     ; 6.026      ;
; 33.855 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.121     ; 6.026      ;
; 33.855 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.121     ; 6.026      ;
; 33.855 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.121     ; 6.026      ;
; 33.855 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.121     ; 6.026      ;
; 33.855 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.121     ; 6.026      ;
; 33.855 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.120     ; 6.027      ;
; 33.855 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.119     ; 6.028      ;
; 33.855 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.120     ; 6.027      ;
; 33.855 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.120     ; 6.027      ;
; 33.855 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[0]                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.120     ; 6.027      ;
; 33.855 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.118     ; 6.029      ;
; 33.855 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.120     ; 6.027      ;
; 33.855 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[3]                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.120     ; 6.027      ;
; 33.855 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.118     ; 6.029      ;
; 33.855 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.119     ; 6.028      ;
; 33.855 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[5]                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.119     ; 6.028      ;
; 33.855 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.118     ; 6.029      ;
; 33.855 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.118     ; 6.029      ;
+--------+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 37.796 ; reset_CRC ; CRC32:CRC32_inst|crc[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.004     ; 2.202      ;
; 37.796 ; reset_CRC ; CRC32:CRC32_inst|crc[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.004     ; 2.202      ;
; 37.796 ; reset_CRC ; CRC32:CRC32_inst|crc[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.004     ; 2.202      ;
; 37.796 ; reset_CRC ; CRC32:CRC32_inst|crc[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.004     ; 2.202      ;
; 37.796 ; reset_CRC ; CRC32:CRC32_inst|crc[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.004     ; 2.202      ;
; 37.796 ; reset_CRC ; CRC32:CRC32_inst|crc[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.004     ; 2.202      ;
; 37.796 ; reset_CRC ; CRC32:CRC32_inst|crc[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.004     ; 2.202      ;
; 37.796 ; reset_CRC ; CRC32:CRC32_inst|crc[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.004     ; 2.202      ;
; 37.796 ; reset_CRC ; CRC32:CRC32_inst|crc[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.004     ; 2.202      ;
; 37.847 ; reset_CRC ; CRC32:CRC32_inst|crc[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.002     ; 2.153      ;
; 37.847 ; reset_CRC ; CRC32:CRC32_inst|crc[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.002     ; 2.153      ;
; 37.847 ; reset_CRC ; CRC32:CRC32_inst|crc[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.002     ; 2.153      ;
; 37.847 ; reset_CRC ; CRC32:CRC32_inst|crc[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.002     ; 2.153      ;
; 37.847 ; reset_CRC ; CRC32:CRC32_inst|crc[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.002     ; 2.153      ;
; 37.847 ; reset_CRC ; CRC32:CRC32_inst|crc[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.002     ; 2.153      ;
; 37.847 ; reset_CRC ; CRC32:CRC32_inst|crc[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.002     ; 2.153      ;
; 37.848 ; reset_CRC ; CRC32:CRC32_inst|crc[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.003     ; 2.151      ;
; 37.848 ; reset_CRC ; CRC32:CRC32_inst|crc[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.003     ; 2.151      ;
; 37.848 ; reset_CRC ; CRC32:CRC32_inst|crc[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.003     ; 2.151      ;
; 37.848 ; reset_CRC ; CRC32:CRC32_inst|crc[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.003     ; 2.151      ;
; 37.848 ; reset_CRC ; CRC32:CRC32_inst|crc[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.003     ; 2.151      ;
; 37.848 ; reset_CRC ; CRC32:CRC32_inst|crc[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.003     ; 2.151      ;
; 37.848 ; reset_CRC ; CRC32:CRC32_inst|crc[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.003     ; 2.151      ;
; 37.848 ; reset_CRC ; CRC32:CRC32_inst|crc[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.003     ; 2.151      ;
; 37.848 ; reset_CRC ; CRC32:CRC32_inst|crc[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.003     ; 2.151      ;
; 38.034 ; reset_CRC ; CRC32:CRC32_inst|crc[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.005     ; 1.963      ;
; 38.034 ; reset_CRC ; CRC32:CRC32_inst|crc[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.005     ; 1.963      ;
; 38.034 ; reset_CRC ; CRC32:CRC32_inst|crc[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.005     ; 1.963      ;
; 38.034 ; reset_CRC ; CRC32:CRC32_inst|crc[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.005     ; 1.963      ;
; 38.034 ; reset_CRC ; CRC32:CRC32_inst|crc[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.005     ; 1.963      ;
; 38.034 ; reset_CRC ; CRC32:CRC32_inst|crc[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.005     ; 1.963      ;
; 38.034 ; reset_CRC ; CRC32:CRC32_inst|crc[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.005     ; 1.963      ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                                                                                                                                                 ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.020 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_wait_state                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.296      ;
; 1.273 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:wrstage_cntr|a_graycounter_kgg:auto_generated|counter2a[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.543      ;
; 1.273 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:wrstage_cntr|a_graycounter_kgg:auto_generated|parity1      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.543      ;
; 1.273 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:wrstage_cntr|a_graycounter_kgg:auto_generated|counter2a[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.543      ;
; 1.535 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_post_state                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.815      ;
; 1.535 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_data_state                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.815      ;
; 1.539 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_addmsb_reg       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|add_msb_reg                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.797      ;
; 1.551 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_rstat_reg2       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|statreg_int[2]                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.837      ;
; 1.551 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_rstat_reg2       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|statreg_int[4]                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.837      ;
; 1.551 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_rstat_reg2       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|statreg_int[3]                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.837      ;
; 1.551 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_rstat_reg2       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|statreg_int[0]                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.837      ;
; 1.561 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_rstat_reg        ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|shftpgwr_data_reg                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.818      ;
; 1.561 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_rstat_reg        ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|ncs_reg                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.818      ;
; 1.623 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|pgwrbuf_dataout[0]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.874      ;
; 1.623 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|pgwrbuf_dataout[1]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.874      ;
; 1.623 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|pgwrbuf_dataout[2]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.874      ;
; 1.623 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|pgwrbuf_dataout[3]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.874      ;
; 1.623 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|pgwrbuf_dataout[4]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.874      ;
; 1.623 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|pgwrbuf_dataout[5]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.874      ;
; 1.623 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|pgwrbuf_dataout[6]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.874      ;
; 1.623 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|pgwrbuf_dataout[7]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.874      ;
; 1.772 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_data_state                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 2.058      ;
; 1.772 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_init_counter_state                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 2.058      ;
; 1.772 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_pre_data_state                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 2.058      ;
; 1.772 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|idle_state                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 2.058      ;
; 1.772 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_post_data_state                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 2.058      ;
; 1.772 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_init_counter_state                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 2.058      ;
; 1.772 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_pre_data_state                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 2.058      ;
; 1.772 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_load_state                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 2.058      ;
; 1.772 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|idle_write_wait                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 2.058      ;
; 1.798 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_init_state                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 2.084      ;
; 1.798 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_source_update_state                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 2.084      ;
; 1.798 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_init_state                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 2.084      ;
; 1.798 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_source_update_state                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 2.084      ;
; 2.090 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe8                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.369      ;
; 2.134 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[0]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.415      ;
; 2.134 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.415      ;
; 2.134 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[2]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.415      ;
; 2.134 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[1]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.415      ;
; 2.134 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[6]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.415      ;
; 2.390 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[21]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.658      ;
; 2.390 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[20]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.658      ;
; 2.390 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[19]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.658      ;
; 2.390 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[18]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.658      ;
; 2.390 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[17]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.658      ;
; 2.390 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[16]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.658      ;
; 2.390 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[15]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.658      ;
; 2.390 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[14]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.658      ;
; 2.390 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[13]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.658      ;
; 2.390 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[12]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.658      ;
; 2.390 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[11]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.658      ;
; 2.390 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[10]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.658      ;
; 2.390 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[9]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.658      ;
; 2.390 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[8]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.658      ;
; 2.390 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[7]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.658      ;
; 2.390 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[6]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.658      ;
; 2.598 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[28]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.867      ;
; 2.598 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[27]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.867      ;
; 2.598 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[26]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.867      ;
; 2.598 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[25]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.867      ;
; 2.598 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[24]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.867      ;
; 2.598 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[23]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.867      ;
; 2.598 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[22]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.867      ;
; 2.598 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.867      ;
; 2.598 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.867      ;
; 2.598 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[3]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.867      ;
; 2.598 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[2]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.867      ;
; 2.598 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[1]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.867      ;
; 2.598 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[0]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.867      ;
; 2.803 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[21]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.081      ;
; 2.803 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[20]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.081      ;
; 2.803 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[19]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.081      ;
; 2.803 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[18]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.081      ;
; 2.803 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[17]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.081      ;
; 2.803 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[16]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.081      ;
; 2.803 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[15]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.081      ;
; 2.803 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[14]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.081      ;
; 2.803 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[13]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.081      ;
; 2.803 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[12]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.081      ;
; 2.803 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[11]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.081      ;
; 2.803 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[10]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.081      ;
; 2.803 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[9]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.081      ;
; 2.803 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[8]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.081      ;
; 2.803 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[7]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.081      ;
; 2.803 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[6]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.081      ;
; 3.011 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[28]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.290      ;
; 3.011 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[27]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.290      ;
; 3.011 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[26]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.290      ;
; 3.011 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[25]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.290      ;
; 3.011 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[24]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.290      ;
; 3.011 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[23]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.290      ;
; 3.011 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[22]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.290      ;
; 3.011 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.290      ;
; 3.011 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.290      ;
; 3.011 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[3]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.290      ;
; 3.011 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[2]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.290      ;
; 3.011 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[1]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.290      ;
; 3.011 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[0]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.290      ;
; 5.035 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.263      ; 5.513      ;
; 5.035 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.260      ; 5.510      ;
+-------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                 ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 41.450 ; reset_CRC ; CRC32:CRC32_inst|crc[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.151      ; 1.816      ;
; 41.450 ; reset_CRC ; CRC32:CRC32_inst|crc[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.151      ; 1.816      ;
; 41.450 ; reset_CRC ; CRC32:CRC32_inst|crc[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.151      ; 1.816      ;
; 41.450 ; reset_CRC ; CRC32:CRC32_inst|crc[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.151      ; 1.816      ;
; 41.450 ; reset_CRC ; CRC32:CRC32_inst|crc[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.151      ; 1.816      ;
; 41.450 ; reset_CRC ; CRC32:CRC32_inst|crc[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.151      ; 1.816      ;
; 41.450 ; reset_CRC ; CRC32:CRC32_inst|crc[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.151      ; 1.816      ;
; 41.577 ; reset_CRC ; CRC32:CRC32_inst|crc[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.154      ; 1.946      ;
; 41.577 ; reset_CRC ; CRC32:CRC32_inst|crc[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.154      ; 1.946      ;
; 41.577 ; reset_CRC ; CRC32:CRC32_inst|crc[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.154      ; 1.946      ;
; 41.577 ; reset_CRC ; CRC32:CRC32_inst|crc[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.154      ; 1.946      ;
; 41.577 ; reset_CRC ; CRC32:CRC32_inst|crc[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.154      ; 1.946      ;
; 41.577 ; reset_CRC ; CRC32:CRC32_inst|crc[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.154      ; 1.946      ;
; 41.577 ; reset_CRC ; CRC32:CRC32_inst|crc[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.154      ; 1.946      ;
; 41.595 ; reset_CRC ; CRC32:CRC32_inst|crc[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.153      ; 1.963      ;
; 41.595 ; reset_CRC ; CRC32:CRC32_inst|crc[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.153      ; 1.963      ;
; 41.595 ; reset_CRC ; CRC32:CRC32_inst|crc[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.153      ; 1.963      ;
; 41.595 ; reset_CRC ; CRC32:CRC32_inst|crc[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.153      ; 1.963      ;
; 41.595 ; reset_CRC ; CRC32:CRC32_inst|crc[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.153      ; 1.963      ;
; 41.595 ; reset_CRC ; CRC32:CRC32_inst|crc[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.153      ; 1.963      ;
; 41.595 ; reset_CRC ; CRC32:CRC32_inst|crc[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.153      ; 1.963      ;
; 41.595 ; reset_CRC ; CRC32:CRC32_inst|crc[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.153      ; 1.963      ;
; 41.595 ; reset_CRC ; CRC32:CRC32_inst|crc[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.153      ; 1.963      ;
; 41.617 ; reset_CRC ; CRC32:CRC32_inst|crc[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.152      ; 1.984      ;
; 41.617 ; reset_CRC ; CRC32:CRC32_inst|crc[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.152      ; 1.984      ;
; 41.617 ; reset_CRC ; CRC32:CRC32_inst|crc[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.152      ; 1.984      ;
; 41.617 ; reset_CRC ; CRC32:CRC32_inst|crc[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.152      ; 1.984      ;
; 41.617 ; reset_CRC ; CRC32:CRC32_inst|crc[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.152      ; 1.984      ;
; 41.617 ; reset_CRC ; CRC32:CRC32_inst|crc[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.152      ; 1.984      ;
; 41.617 ; reset_CRC ; CRC32:CRC32_inst|crc[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.152      ; 1.984      ;
; 41.617 ; reset_CRC ; CRC32:CRC32_inst|crc[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.152      ; 1.984      ;
; 41.617 ; reset_CRC ; CRC32:CRC32_inst|crc[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.152      ; 1.984      ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'PHY_CLK125'                                                                                              ;
+-------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                         ;
+-------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------+
; 3.736 ; 3.952        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[0]                                                  ;
; 3.736 ; 3.952        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[10]                                                 ;
; 3.736 ; 3.952        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[11]                                                 ;
; 3.736 ; 3.952        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[12]                                                 ;
; 3.736 ; 3.952        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[1]                                                  ;
; 3.736 ; 3.952        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[2]                                                  ;
; 3.736 ; 3.952        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[3]                                                  ;
; 3.736 ; 3.952        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[4]                                                  ;
; 3.736 ; 3.952        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[5]                                                  ;
; 3.736 ; 3.952        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[6]                                                  ;
; 3.736 ; 3.952        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[7]                                                  ;
; 3.736 ; 3.952        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[8]                                                  ;
; 3.736 ; 3.952        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[9]                                                  ;
; 3.737 ; 3.953        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[13]                                                 ;
; 3.737 ; 3.953        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[14]                                                 ;
; 3.737 ; 3.953        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[15]                                                 ;
; 3.737 ; 3.953        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[16]                                                 ;
; 3.737 ; 3.953        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[17]                                                 ;
; 3.737 ; 3.953        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[18]                                                 ;
; 3.737 ; 3.953        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[19]                                                 ;
; 3.737 ; 3.953        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[20]                                                 ;
; 3.737 ; 3.953        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[21]                                                 ;
; 3.737 ; 3.953        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[22]                                                 ;
; 3.737 ; 3.953        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[23]                                                 ;
; 3.737 ; 3.953        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[24]                                                 ;
; 3.737 ; 3.953        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[25]                                                 ;
; 3.859 ; 4.043        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[13]                                                 ;
; 3.859 ; 4.043        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[14]                                                 ;
; 3.859 ; 4.043        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[15]                                                 ;
; 3.859 ; 4.043        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[16]                                                 ;
; 3.859 ; 4.043        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[17]                                                 ;
; 3.859 ; 4.043        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[18]                                                 ;
; 3.859 ; 4.043        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[19]                                                 ;
; 3.859 ; 4.043        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[20]                                                 ;
; 3.859 ; 4.043        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[21]                                                 ;
; 3.859 ; 4.043        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[22]                                                 ;
; 3.859 ; 4.043        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[23]                                                 ;
; 3.859 ; 4.043        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[24]                                                 ;
; 3.859 ; 4.043        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[25]                                                 ;
; 3.861 ; 4.045        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[0]                                                  ;
; 3.861 ; 4.045        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[10]                                                 ;
; 3.861 ; 4.045        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[11]                                                 ;
; 3.861 ; 4.045        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[12]                                                 ;
; 3.861 ; 4.045        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[1]                                                  ;
; 3.861 ; 4.045        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[2]                                                  ;
; 3.861 ; 4.045        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[3]                                                  ;
; 3.861 ; 4.045        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[4]                                                  ;
; 3.861 ; 4.045        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[5]                                                  ;
; 3.861 ; 4.045        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[6]                                                  ;
; 3.861 ; 4.045        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[7]                                                  ;
; 3.861 ; 4.045        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[8]                                                  ;
; 3.861 ; 4.045        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[9]                                                  ;
; 3.973 ; 3.973        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 3.973 ; 3.973        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 3.973 ; 3.973        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3]           ;
; 3.973 ; 3.973        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 3.975 ; 3.975        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; PHY_CLK125~input|o                                             ;
; 3.978 ; 3.978        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; PHY_CLK125~inputclkctrl|inclk[0]                               ;
; 3.978 ; 3.978        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; PHY_CLK125~inputclkctrl|outclk                                 ;
; 3.991 ; 3.991        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 3.992 ; 3.992        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[13]|clk                                             ;
; 3.992 ; 3.992        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[14]|clk                                             ;
; 3.992 ; 3.992        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[15]|clk                                             ;
; 3.992 ; 3.992        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[16]|clk                                             ;
; 3.992 ; 3.992        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[17]|clk                                             ;
; 3.992 ; 3.992        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[18]|clk                                             ;
; 3.992 ; 3.992        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[19]|clk                                             ;
; 3.992 ; 3.992        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[20]|clk                                             ;
; 3.992 ; 3.992        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[21]|clk                                             ;
; 3.992 ; 3.992        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[22]|clk                                             ;
; 3.992 ; 3.992        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[23]|clk                                             ;
; 3.992 ; 3.992        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[24]|clk                                             ;
; 3.992 ; 3.992        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[25]|clk                                             ;
; 3.994 ; 3.994        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[0]|clk                                              ;
; 3.994 ; 3.994        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[10]|clk                                             ;
; 3.994 ; 3.994        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[11]|clk                                             ;
; 3.994 ; 3.994        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[12]|clk                                             ;
; 3.994 ; 3.994        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[1]|clk                                              ;
; 3.994 ; 3.994        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[2]|clk                                              ;
; 3.994 ; 3.994        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[3]|clk                                              ;
; 3.994 ; 3.994        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[4]|clk                                              ;
; 3.994 ; 3.994        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[5]|clk                                              ;
; 3.994 ; 3.994        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[6]|clk                                              ;
; 3.994 ; 3.994        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[7]|clk                                              ;
; 3.994 ; 3.994        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[8]|clk                                              ;
; 3.994 ; 3.994        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[9]|clk                                              ;
; 4.000 ; 8.000        ; 4.000          ; Port Rate        ; PHY_CLK125 ; Rise       ; PHY_CLK125                                                     ;
; 4.000 ; 4.000        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; PHY_CLK125~input|i                                             ;
; 4.000 ; 4.000        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; PHY_CLK125~input|i                                             ;
; 4.006 ; 4.006        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[0]|clk                                              ;
; 4.006 ; 4.006        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[10]|clk                                             ;
; 4.006 ; 4.006        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[11]|clk                                             ;
; 4.006 ; 4.006        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[12]|clk                                             ;
; 4.006 ; 4.006        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[1]|clk                                              ;
; 4.006 ; 4.006        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[2]|clk                                              ;
; 4.006 ; 4.006        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[3]|clk                                              ;
; 4.006 ; 4.006        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[4]|clk                                              ;
; 4.006 ; 4.006        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[5]|clk                                              ;
; 4.006 ; 4.006        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[6]|clk                                              ;
; 4.006 ; 4.006        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[7]|clk                                              ;
+-------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                                                                ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.743  ; 19.843       ; 10.100         ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|wire_sd4_regout                                              ;
; 10.051 ; 20.151       ; 10.100         ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|wire_sd4_regout                                              ;
; 15.000 ; 40.000       ; 25.000         ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|wire_sd4_regout                                              ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[12]                                                                                                                      ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[13]                                                                                                                      ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[14]                                                                                                                      ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[15]                                                                                                                      ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[16]                                                                                                                      ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[17]                                                                                                                      ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[18]                                                                                                                      ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[19]                                                                                                                      ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[20]                                                                                                                      ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[21]                                                                                                                      ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[22]                                                                                                                      ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[23]                                                                                                                      ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[0]                                                                                                                       ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[10]                                                                                                                      ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[11]                                                                                                                      ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[1]                                                                                                                       ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[2]                                                                                                                       ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[3]                                                                                                                       ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[4]                                                                                                                       ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[5]                                                                                                                       ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[6]                                                                                                                       ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[7]                                                                                                                       ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[8]                                                                                                                       ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED2|counter[9]                                                                                                                       ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|idle_state                                                   ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|idle_write_wait                                              ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_init_counter_state                                      ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_pre_data_state                                          ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_data_state                                             ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_init_counter_state                                     ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_load_state                                             ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_post_data_state                                        ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_pre_data_state                                         ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1]                                                 ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2]                                                 ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3]                                                 ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4]                                                 ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5]                                                 ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6]                                                 ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:stage_cntr|a_graycounter_kgg:auto_generated|counter2a[0] ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:stage_cntr|a_graycounter_kgg:auto_generated|counter2a[1] ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:stage_cntr|a_graycounter_kgg:auto_generated|parity1      ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|sec_erase_reg                                                          ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|stage3_dly_reg                                                         ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|write_reg                                                              ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|LED                                                                                                                              ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[0]                                                                                                                       ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[10]                                                                                                                      ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[11]                                                                                                                      ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[1]                                                                                                                       ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[2]                                                                                                                       ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[3]                                                                                                                       ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[4]                                                                                                                       ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[5]                                                                                                                       ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[6]                                                                                                                       ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[7]                                                                                                                       ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[8]                                                                                                                       ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Led_flash:Flash_LED1|counter[9]                                                                                                                       ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|ConfigState[0]                                                                                                                 ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|ConfigState[1]                                                                                                                 ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|DataIn[0]                                                                                                                      ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|DataIn[18]                                                                                                                     ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|ReadParam                                                                                                                      ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|Reason[3]                                                                                                                      ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|ReconfigLine                                                                                                                   ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe1a0[0]                                                   ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe1a1[0]                                                   ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0]                                                   ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a1[0]                                                   ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a2[0]                                                   ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe3a0[0]                                                   ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe3a1[0]                                                   ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe3a2[0]                                                   ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_init_state                                              ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_source_update_state                                     ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_init_state                                             ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_source_update_state                                    ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_wait_state                                             ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|ResetRU                                                                                                                        ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|WriteParam                                                                                                                     ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|loop[0]                                                                                                                        ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|loop[1]                                                                                                                        ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|loop[2]                                                                                                                        ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|loop[3]                                                                                                                        ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|loop[4]                                                                                                                        ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|loop[5]                                                                                                                        ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Reconfigure:Recon_inst|loop[6]                                                                                                                        ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                       ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                        ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                        ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                        ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                        ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                        ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                                   ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]                   ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10]                  ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'PHY_RX_CLOCK'                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock        ; Clock Edge ; Target                                                                                                                                                          ;
+--------+--------------+----------------+------------------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.732 ; 19.948       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Rise       ; PHY_RX_CLOCK_2                                                                                                                                                  ;
; 19.758 ; 19.988       ; 0.230          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 19.758 ; 19.988       ; 0.230          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ;
; 19.759 ; 19.989       ; 0.230          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 19.775 ; 20.005       ; 0.230          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 19.775 ; 20.005       ; 0.230          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ;
; 19.776 ; 20.006       ; 0.230          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 19.777 ; 19.961       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ;
; 19.777 ; 19.961       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ;
; 19.777 ; 19.961       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ;
; 19.777 ; 19.961       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ;
; 19.777 ; 19.961       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ;
; 19.777 ; 19.961       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ;
; 19.777 ; 19.961       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ;
; 19.777 ; 19.961       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                   ;
; 19.777 ; 19.961       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[0] ;
; 19.777 ; 19.961       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[1] ;
; 19.777 ; 19.961       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[2] ;
; 19.777 ; 19.961       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[3] ;
; 19.777 ; 19.961       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[4] ;
; 19.777 ; 19.961       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ;
; 19.777 ; 19.961       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ;
; 19.777 ; 19.961       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ;
; 19.777 ; 19.961       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ;
; 19.777 ; 19.961       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ;
; 19.777 ; 19.961       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ;
; 19.777 ; 19.961       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ;
; 19.777 ; 19.961       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ;
; 19.777 ; 19.961       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ;
; 19.777 ; 19.961       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ;
; 19.778 ; 19.962       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 19.778 ; 19.962       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[0]                                          ;
; 19.778 ; 19.962       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[1]                                          ;
; 19.778 ; 19.962       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[2]                                          ;
; 19.778 ; 19.962       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[3]                                          ;
; 19.778 ; 19.962       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[4]                                          ;
; 19.778 ; 19.962       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[0]                                                  ;
; 19.817 ; 20.033       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 19.817 ; 20.033       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[0]                                                  ;
; 19.818 ; 20.034       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ;
; 19.818 ; 20.034       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ;
; 19.818 ; 20.034       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ;
; 19.818 ; 20.034       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ;
; 19.818 ; 20.034       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ;
; 19.818 ; 20.034       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ;
; 19.818 ; 20.034       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ;
; 19.818 ; 20.034       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                   ;
; 19.819 ; 20.035       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[0] ;
; 19.819 ; 20.035       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[1] ;
; 19.819 ; 20.035       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[2] ;
; 19.819 ; 20.035       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[3] ;
; 19.819 ; 20.035       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[4] ;
; 19.819 ; 20.035       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ;
; 19.819 ; 20.035       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ;
; 19.819 ; 20.035       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ;
; 19.819 ; 20.035       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ;
; 19.819 ; 20.035       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ;
; 19.819 ; 20.035       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[0]                                          ;
; 19.819 ; 20.035       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[1]                                          ;
; 19.819 ; 20.035       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[2]                                          ;
; 19.819 ; 20.035       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[3]                                          ;
; 19.819 ; 20.035       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[4]                                          ;
; 19.819 ; 20.035       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ;
; 19.819 ; 20.035       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ;
; 19.819 ; 20.035       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ;
; 19.819 ; 20.035       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ;
; 19.819 ; 20.035       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ;
; 19.863 ; 20.047       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_RX_CLOCK_2                                                                                                                                                  ;
; 19.976 ; 19.976       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_RX_CLOCK~input|o                                                                                                                                            ;
; 19.979 ; 19.979       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_RX_CLOCK~inputclkctrl|inclk[0]                                                                                                                              ;
; 19.979 ; 19.979       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_RX_CLOCK~inputclkctrl|outclk                                                                                                                                ;
; 19.996 ; 19.996       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_RX_CLOCK_2|clk                                                                                                                                              ;
; 19.996 ; 19.996       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit[0]|clk                                                                        ;
; 19.996 ; 19.996       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0]|clk                                                                                       ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0|clk0                                                                          ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter10a[0]|clk                                                                          ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter10a[1]|clk                                                                          ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter10a[2]|clk                                                                          ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter10a[3]|clk                                                                          ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter10a[4]|clk                                                                          ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|parity8|clk                                                                                ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity9a0|clk                                                                          ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity9a1|clk                                                                          ;
; 19.998 ; 19.998       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[0]|clk                                                                               ;
; 19.998 ; 19.998       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[1]|clk                                                                               ;
; 19.998 ; 19.998       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[2]|clk                                                                               ;
; 19.998 ; 19.998       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[3]|clk                                                                               ;
; 19.998 ; 19.998       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[4]|clk                                                                               ;
; 19.998 ; 19.998       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[1]|clk                                                                                       ;
; 19.998 ; 19.998       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[2]|clk                                                                                       ;
; 19.998 ; 19.998       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[3]|clk                                                                                       ;
; 19.998 ; 19.998       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[4]|clk                                                                                       ;
; 19.998 ; 19.998       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[5]|clk                                                                                       ;
; 19.998 ; 19.998       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]|clk                                                                     ;
; 19.998 ; 19.998       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]|clk                                                                     ;
; 19.998 ; 19.998       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]|clk                                                                     ;
; 19.998 ; 19.998       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3]|clk                                                                     ;
; 19.998 ; 19.998       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]|clk                                                                     ;
; 19.998 ; 19.998       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0]|clk                                                                     ;
; 19.998 ; 19.998       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1]|clk                                                                     ;
+--------+--------------+----------------+------------------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'PHY_RX_CLOCK_2'                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock          ; Clock Edge ; Target                                                                                                                                                          ;
+--------+--------------+----------------+------------------+----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 39.634 ; 39.850       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ;
; 39.634 ; 39.850       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ;
; 39.634 ; 39.850       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ;
; 39.634 ; 39.850       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ;
; 39.634 ; 39.850       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                 ;
; 39.634 ; 39.850       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]                 ;
; 39.634 ; 39.850       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0] ;
; 39.634 ; 39.850       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1] ;
; 39.634 ; 39.850       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2] ;
; 39.634 ; 39.850       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3] ;
; 39.634 ; 39.850       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4] ;
; 39.634 ; 39.850       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0] ;
; 39.634 ; 39.850       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1] ;
; 39.634 ; 39.850       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2] ;
; 39.634 ; 39.850       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3] ;
; 39.634 ; 39.850       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4] ;
; 39.634 ; 39.850       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[0]                                                  ;
; 39.634 ; 39.850       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[1]                                                  ;
; 39.634 ; 39.850       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[2]                                                  ;
; 39.634 ; 39.850       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[3]                                                  ;
; 39.635 ; 39.851       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ;
; 39.635 ; 39.851       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ;
; 39.635 ; 39.851       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[4]                                                  ;
; 39.635 ; 39.851       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                  ;
; 39.635 ; 39.851       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                  ;
; 39.635 ; 39.851       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                 ;
; 39.635 ; 39.851       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                  ;
; 39.635 ; 39.851       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                  ;
; 39.635 ; 39.851       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                  ;
; 39.635 ; 39.851       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                  ;
; 39.635 ; 39.851       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                  ;
; 39.635 ; 39.851       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                  ;
; 39.635 ; 39.851       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                  ;
; 39.635 ; 39.851       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                  ;
; 39.635 ; 39.851       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                     ;
; 39.635 ; 39.851       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                                            ;
; 39.635 ; 39.851       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                                            ;
; 39.635 ; 39.851       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                                            ;
; 39.635 ; 39.851       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0]                             ;
; 39.635 ; 39.851       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10]                            ;
; 39.635 ; 39.851       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1]                             ;
; 39.635 ; 39.851       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[2]                             ;
; 39.635 ; 39.851       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3]                             ;
; 39.635 ; 39.851       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4]                             ;
; 39.635 ; 39.851       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5]                             ;
; 39.635 ; 39.851       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[6]                             ;
; 39.635 ; 39.851       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7]                             ;
; 39.635 ; 39.851       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9]                             ;
; 39.635 ; 39.851       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[0]                             ;
; 39.635 ; 39.851       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[10]                            ;
; 39.635 ; 39.851       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[1]                             ;
; 39.635 ; 39.851       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[2]                             ;
; 39.635 ; 39.851       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[3]                             ;
; 39.635 ; 39.851       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[4]                             ;
; 39.635 ; 39.851       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[5]                             ;
; 39.635 ; 39.851       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[6]                             ;
; 39.635 ; 39.851       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[7]                             ;
; 39.635 ; 39.851       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[9]                             ;
; 39.635 ; 39.851       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|wrptr_g[0]                                                                              ;
; 39.635 ; 39.851       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|wrptr_g[10]                                                                             ;
; 39.635 ; 39.851       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|wrptr_g[1]                                                                              ;
; 39.635 ; 39.851       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|wrptr_g[2]                                                                              ;
; 39.635 ; 39.851       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|wrptr_g[3]                                                                              ;
; 39.635 ; 39.851       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|wrptr_g[4]                                                                              ;
; 39.635 ; 39.851       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|wrptr_g[5]                                                                              ;
; 39.635 ; 39.851       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|wrptr_g[6]                                                                              ;
; 39.635 ; 39.851       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|wrptr_g[7]                                                                              ;
; 39.635 ; 39.851       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|wrptr_g[8]                                                                              ;
; 39.635 ; 39.851       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|wrptr_g[9]                                                                              ;
; 39.636 ; 39.852       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[100]                                                                                                                                                 ;
; 39.636 ; 39.852       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[101]                                                                                                                                                 ;
; 39.636 ; 39.852       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[103]                                                                                                                                                 ;
; 39.636 ; 39.852       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[104]                                                                                                                                                 ;
; 39.636 ; 39.852       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[108]                                                                                                                                                 ;
; 39.636 ; 39.852       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[109]                                                                                                                                                 ;
; 39.636 ; 39.852       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[10]                                                                                                                                                  ;
; 39.636 ; 39.852       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[111]                                                                                                                                                 ;
; 39.636 ; 39.852       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[13]                                                                                                                                                  ;
; 39.636 ; 39.852       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[14]                                                                                                                                                  ;
; 39.636 ; 39.852       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[15]                                                                                                                                                  ;
; 39.636 ; 39.852       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[16]                                                                                                                                                  ;
; 39.636 ; 39.852       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[1]                                                                                                                                                   ;
; 39.636 ; 39.852       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[21]                                                                                                                                                  ;
; 39.636 ; 39.852       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[22]                                                                                                                                                  ;
; 39.636 ; 39.852       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[23]                                                                                                                                                  ;
; 39.636 ; 39.852       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[24]                                                                                                                                                  ;
; 39.636 ; 39.852       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[29]                                                                                                                                                  ;
; 39.636 ; 39.852       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[2]                                                                                                                                                   ;
; 39.636 ; 39.852       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[3]                                                                                                                                                   ;
; 39.636 ; 39.852       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[40]                                                                                                                                                  ;
; 39.636 ; 39.852       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[41]                                                                                                                                                  ;
; 39.636 ; 39.852       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[42]                                                                                                                                                  ;
; 39.636 ; 39.852       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[44]                                                                                                                                                  ;
; 39.636 ; 39.852       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[46]                                                                                                                                                  ;
; 39.636 ; 39.852       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[47]                                                                                                                                                  ;
; 39.636 ; 39.852       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[48]                                                                                                                                                  ;
; 39.636 ; 39.852       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[49]                                                                                                                                                  ;
; 39.636 ; 39.852       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[4]                                                                                                                                                   ;
; 39.636 ; 39.852       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[50]                                                                                                                                                  ;
; 39.636 ; 39.852       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Rise       ; PHY_output[51]                                                                                                                                                  ;
+--------+--------------+----------------+------------------+----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------+
; 39.683 ; 39.899       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[0]  ;
; 39.683 ; 39.899       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[10] ;
; 39.683 ; 39.899       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[17] ;
; 39.683 ; 39.899       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[1]  ;
; 39.683 ; 39.899       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[2]  ;
; 39.683 ; 39.899       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[31] ;
; 39.683 ; 39.899       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[9]  ;
; 39.683 ; 39.899       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; read_PHY                 ;
; 39.683 ; 39.899       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; reset                    ;
; 39.683 ; 39.899       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; reset_count[0]           ;
; 39.683 ; 39.899       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; reset_count[1]           ;
; 39.683 ; 39.899       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; reset_count[2]           ;
; 39.683 ; 39.899       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; reset_count[3]           ;
; 39.683 ; 39.899       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; reset_count[4]           ;
; 39.683 ; 39.899       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; reset_count[5]           ;
; 39.683 ; 39.899       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; reset_count[6]           ;
; 39.683 ; 39.899       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; reset_count[7]           ;
; 39.683 ; 39.899       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; reset_count[8]           ;
; 39.683 ; 39.899       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; reset_count[9]           ;
; 39.683 ; 39.899       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; speed_1000T              ;
; 39.683 ; 39.899       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; speed_100T               ;
; 39.683 ; 39.899       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; start_up[0]              ;
; 39.683 ; 39.899       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; start_up[1]              ;
; 39.683 ; 39.899       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; start_up[2]              ;
; 39.683 ; 39.899       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; write_PHY                ;
; 39.684 ; 39.900       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[11] ;
; 39.684 ; 39.900       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[12] ;
; 39.684 ; 39.900       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[13] ;
; 39.684 ; 39.900       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[14] ;
; 39.684 ; 39.900       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[15] ;
; 39.684 ; 39.900       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[16] ;
; 39.684 ; 39.900       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[18] ;
; 39.684 ; 39.900       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[19] ;
; 39.684 ; 39.900       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[20] ;
; 39.684 ; 39.900       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[21] ;
; 39.684 ; 39.900       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[22] ;
; 39.684 ; 39.900       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[23] ;
; 39.684 ; 39.900       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[24] ;
; 39.684 ; 39.900       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[25] ;
; 39.684 ; 39.900       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[26] ;
; 39.684 ; 39.900       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[27] ;
; 39.684 ; 39.900       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[28] ;
; 39.684 ; 39.900       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[29] ;
; 39.684 ; 39.900       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[30] ;
; 39.684 ; 39.900       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[3]  ;
; 39.684 ; 39.900       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[4]  ;
; 39.684 ; 39.900       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[5]  ;
; 39.684 ; 39.900       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[6]  ;
; 39.684 ; 39.900       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[7]  ;
; 39.684 ; 39.900       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; CRC32:CRC32_inst|crc[8]  ;
; 39.728 ; 39.912       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; Tx_data[0]               ;
; 39.728 ; 39.912       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; Tx_data[1]               ;
; 39.728 ; 39.912       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; Tx_data[2]               ;
; 39.728 ; 39.912       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[10]             ;
; 39.728 ; 39.912       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[13]             ;
; 39.728 ; 39.912       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[14]             ;
; 39.728 ; 39.912       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[17]             ;
; 39.728 ; 39.912       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[18]             ;
; 39.728 ; 39.912       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[1]              ;
; 39.728 ; 39.912       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[21]             ;
; 39.728 ; 39.912       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[22]             ;
; 39.728 ; 39.912       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[25]             ;
; 39.728 ; 39.912       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[26]             ;
; 39.728 ; 39.912       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[29]             ;
; 39.728 ; 39.912       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[2]              ;
; 39.728 ; 39.912       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[30]             ;
; 39.728 ; 39.912       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[33]             ;
; 39.728 ; 39.912       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[34]             ;
; 39.728 ; 39.912       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[37]             ;
; 39.728 ; 39.912       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[38]             ;
; 39.728 ; 39.912       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[41]             ;
; 39.728 ; 39.912       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[45]             ;
; 39.728 ; 39.912       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[5]              ;
; 39.728 ; 39.912       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[6]              ;
; 39.728 ; 39.912       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[9]              ;
; 39.729 ; 39.913       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; MAC_count[0]             ;
; 39.729 ; 39.913       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; MAC_count[1]             ;
; 39.729 ; 39.913       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; MAC_count[2]             ;
; 39.729 ; 39.913       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; MAC_count[3]             ;
; 39.729 ; 39.913       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; MAC_count[4]             ;
; 39.729 ; 39.913       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; Tx_data[3]               ;
; 39.729 ; 39.913       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; Tx_data[4]               ;
; 39.729 ; 39.913       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; Tx_data[5]               ;
; 39.729 ; 39.913       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; Tx_data[6]               ;
; 39.729 ; 39.913       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; Tx_data[7]               ;
; 39.729 ; 39.913       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; data_count[0]            ;
; 39.729 ; 39.913       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; data_count[10]           ;
; 39.729 ; 39.913       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; data_count[1]            ;
; 39.729 ; 39.913       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; data_count[2]            ;
; 39.729 ; 39.913       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; data_count[3]            ;
; 39.729 ; 39.913       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; data_count[4]            ;
; 39.729 ; 39.913       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; data_count[5]            ;
; 39.729 ; 39.913       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; data_count[6]            ;
; 39.729 ; 39.913       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; data_count[7]            ;
; 39.729 ; 39.913       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; data_count[8]            ;
; 39.729 ; 39.913       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; data_count[9]            ;
; 39.729 ; 39.913       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; erase_done_ACK           ;
; 39.729 ; 39.913       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; reply[0]                 ;
; 39.729 ; 39.913       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; reply[1]                 ;
; 39.729 ; 39.913       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; reply[2]                 ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                           ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                    ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------+
; 199.682 ; 199.898      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[10]           ;
; 199.682 ; 199.898      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[14]           ;
; 199.682 ; 199.898      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[18]           ;
; 199.682 ; 199.898      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[22]           ;
; 199.682 ; 199.898      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[2]            ;
; 199.682 ; 199.898      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[30]           ;
; 199.682 ; 199.898      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[31]           ;
; 199.682 ; 199.898      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[33]           ;
; 199.682 ; 199.898      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[34]           ;
; 199.682 ; 199.898      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[38]           ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[13]       ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[14]       ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[15]       ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[16]       ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[17]       ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[18]       ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[19]       ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[20]       ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[21]       ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[22]       ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[23]       ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[24]       ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[25]       ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[26]       ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[27]       ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[28]       ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[29]       ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[30]       ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[31]       ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write_enable[1] ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write_enable[2] ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write_enable[3] ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write_enable[4] ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write_enable[5] ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write_enable[6] ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write_enable[7] ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[0]             ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[16]            ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[17]            ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[18]            ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[1]             ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[2]             ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[8]             ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_IP[9]             ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[0]            ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[11]           ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[12]           ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[13]           ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[19]           ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[1]            ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[20]           ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[21]           ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[26]           ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[27]           ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[28]           ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[29]           ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[35]           ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[36]           ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[37]           ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[39]           ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[3]            ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[40]           ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[41]           ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[42]           ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[43]           ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[44]           ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[45]           ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[46]           ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[47]           ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[4]            ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[5]            ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[6]            ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[7]            ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[8]            ;
; 199.683 ; 199.899      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|This_MAC[9]            ;
; 199.684 ; 199.900      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|CS                     ;
; 199.684 ; 199.900      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM[0]              ;
; 199.684 ; 199.900      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM[2]              ;
; 199.684 ; 199.900      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM[3]              ;
; 199.684 ; 199.900      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[10]        ;
; 199.684 ; 199.900      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[11]        ;
; 199.684 ; 199.900      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[12]        ;
; 199.684 ; 199.900      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[13]        ;
; 199.684 ; 199.900      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[14]        ;
; 199.684 ; 199.900      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[15]        ;
; 199.684 ; 199.900      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[1]         ;
; 199.684 ; 199.900      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[2]         ;
; 199.684 ; 199.900      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[3]         ;
; 199.684 ; 199.900      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[4]         ;
; 199.684 ; 199.900      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[5]         ;
; 199.684 ; 199.900      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[6]         ;
; 199.684 ; 199.900      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[7]         ;
; 199.684 ; 199.900      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[8]         ;
; 199.684 ; 199.900      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[9]         ;
; 199.684 ; 199.900      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[10]       ;
; 199.684 ; 199.900      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[11]       ;
; 199.684 ; 199.900      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[12]       ;
; 199.684 ; 199.900      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[1]        ;
; 199.684 ; 199.900      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[2]        ;
; 199.684 ; 199.900      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[32]       ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------+--------------+--------+--------+------------+------------------------------------------------------+
; Data Port                                                                                                        ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+------------------------------------------------------------------------------------------------------------------+--------------+--------+--------+------------+------------------------------------------------------+
; PHY_DV                                                                                                           ; PHY_RX_CLOCK ; 4.725  ; 4.638  ; Fall       ; PHY_RX_CLOCK                                         ;
; PHY_RX[*]                                                                                                        ; PHY_RX_CLOCK ; 2.839  ; 2.884  ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[0]                                                                                                       ; PHY_RX_CLOCK ; 2.534  ; 2.582  ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[1]                                                                                                       ; PHY_RX_CLOCK ; 1.886  ; 1.964  ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[2]                                                                                                       ; PHY_RX_CLOCK ; 2.839  ; 2.884  ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[3]                                                                                                       ; PHY_RX_CLOCK ; 2.483  ; 2.501  ; Fall       ; PHY_RX_CLOCK                                         ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|cycloneii_asmiblock2~ALTERA_DATA0 ; PHY_CLK125   ; -0.094 ; -0.043 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MODE1                                                                                                            ; PHY_CLK125   ; 1.350  ; 1.400  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_DV                                                                                                           ; PHY_CLK125   ; 1.765  ; 1.559  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CONFIG                                                                                                           ; PHY_CLK125   ; 1.004  ; 1.063  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDIO                                                                                                         ; PHY_CLK125   ; 0.318  ; 0.399  ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+------------------------------------------------------------------------------------------------------------------+--------------+--------+--------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------+--------------+--------+--------+------------+------------------------------------------------------+
; Data Port                                                                                                        ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+------------------------------------------------------------------------------------------------------------------+--------------+--------+--------+------------+------------------------------------------------------+
; PHY_DV                                                                                                           ; PHY_RX_CLOCK ; -2.798 ; -2.709 ; Fall       ; PHY_RX_CLOCK                                         ;
; PHY_RX[*]                                                                                                        ; PHY_RX_CLOCK ; -1.414 ; -1.489 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[0]                                                                                                       ; PHY_RX_CLOCK ; -2.040 ; -2.083 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[1]                                                                                                       ; PHY_RX_CLOCK ; -1.414 ; -1.489 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[2]                                                                                                       ; PHY_RX_CLOCK ; -2.329 ; -2.372 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[3]                                                                                                       ; PHY_RX_CLOCK ; -1.992 ; -2.005 ; Fall       ; PHY_RX_CLOCK                                         ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|cycloneii_asmiblock2~ALTERA_DATA0 ; PHY_CLK125   ; 0.813  ; 0.776  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MODE1                                                                                                            ; PHY_CLK125   ; -0.569 ; -0.608 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_DV                                                                                                           ; PHY_CLK125   ; 0.270  ; 0.329  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CONFIG                                                                                                           ; PHY_CLK125   ; -0.023 ; -0.041 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDIO                                                                                                         ; PHY_CLK125   ; 0.393  ; 0.318  ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+------------------------------------------------------------------------------------------------------------------+--------------+--------+--------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port                                                                                                       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------------------------------------------------------------------------------------------------------------+------------+--------+--------+------------+------------------------------------------------------+
; STATUS_LED                                                                                                      ; PHY_CLK125 ; 6.846  ; 6.712  ; Rise       ; PHY_CLK125                                           ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|cycloneii_asmiblock2~ALTERA_DCLK ; PHY_CLK125 ; 7.971  ;        ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ; 12.636 ; 12.324 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED1                                                                                                      ; PHY_CLK125 ; 10.056 ; 9.830  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED2                                                                                                      ; PHY_CLK125 ; 12.508 ; 12.144 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED3                                                                                                      ; PHY_CLK125 ; 11.935 ; 11.708 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED4                                                                                                      ; PHY_CLK125 ; 13.730 ; 13.268 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED5                                                                                                      ; PHY_CLK125 ; 13.410 ; 12.854 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED6                                                                                                      ; PHY_CLK125 ; 15.655 ; 14.521 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED7                                                                                                      ; PHY_CLK125 ; 21.478 ; 20.347 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED10                                                                                                     ; PHY_CLK125 ; 15.404 ; 16.671 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX[*]                                                                                                       ; PHY_CLK125 ; 12.992 ; 12.118 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[0]                                                                                                      ; PHY_CLK125 ; 12.992 ; 12.118 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[1]                                                                                                      ; PHY_CLK125 ; 11.535 ; 11.008 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[2]                                                                                                      ; PHY_CLK125 ; 12.041 ; 11.356 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[3]                                                                                                      ; PHY_CLK125 ; 11.275 ; 10.989 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX_CLOCK                                                                                                    ; PHY_CLK125 ;        ; 8.172  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX_EN                                                                                                       ; PHY_CLK125 ; 10.765 ; 10.617 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|cycloneii_asmiblock2~ALTERA_DCLK ; PHY_CLK125 ;        ; 7.883  ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|cycloneii_asmiblock2~ALTERA_SCE  ; PHY_CLK125 ; 11.235 ; 11.540 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ; 13.955 ; 13.417 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED9                                                                                                      ; PHY_CLK125 ; 13.576 ; 14.266 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX_CLOCK                                                                                                    ; PHY_CLK125 ; 8.013  ;        ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED8                                                                                                      ; PHY_CLK125 ; 11.419 ; 11.715 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; NODE_ADDR_CS                                                                                                    ; PHY_CLK125 ; 15.089 ; 16.185 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDC                                                                                                         ; PHY_CLK125 ; 12.388 ;        ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; SCK                                                                                                             ; PHY_CLK125 ; 16.231 ; 15.136 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; SI                                                                                                              ; PHY_CLK125 ; 15.736 ; 14.790 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDC                                                                                                         ; PHY_CLK125 ; 14.913 ; 14.187 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDIO                                                                                                        ; PHY_CLK125 ; 14.466 ; 13.727 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+-----------------------------------------------------------------------------------------------------------------+------------+--------+--------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port                                                                                                       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------------------------------------------------------------------------------------------------------------+------------+--------+--------+------------+------------------------------------------------------+
; STATUS_LED                                                                                                      ; PHY_CLK125 ; 6.590  ; 6.460  ; Rise       ; PHY_CLK125                                           ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|cycloneii_asmiblock2~ALTERA_DCLK ; PHY_CLK125 ; 7.536  ;        ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ; 12.018 ; 11.719 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED1                                                                                                      ; PHY_CLK125 ; 9.534  ; 9.315  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED2                                                                                                      ; PHY_CLK125 ; 11.887 ; 11.536 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED3                                                                                                      ; PHY_CLK125 ; 11.336 ; 11.117 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED4                                                                                                      ; PHY_CLK125 ; 13.061 ; 12.616 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED5                                                                                                      ; PHY_CLK125 ; 12.754 ; 12.219 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED6                                                                                                      ; PHY_CLK125 ; 14.908 ; 13.818 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED7                                                                                                      ; PHY_CLK125 ; 17.178 ; 16.191 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED10                                                                                                     ; PHY_CLK125 ; 13.565 ; 14.673 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX[*]                                                                                                       ; PHY_CLK125 ; 10.704 ; 10.428 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[0]                                                                                                      ; PHY_CLK125 ; 12.352 ; 11.512 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[1]                                                                                                      ; PHY_CLK125 ; 10.955 ; 10.447 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[2]                                                                                                      ; PHY_CLK125 ; 11.440 ; 10.781 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[3]                                                                                                      ; PHY_CLK125 ; 10.704 ; 10.428 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX_CLOCK                                                                                                    ; PHY_CLK125 ;        ; 7.734  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX_EN                                                                                                       ; PHY_CLK125 ; 10.215 ; 10.071 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|cycloneii_asmiblock2~ALTERA_DCLK ; PHY_CLK125 ;        ; 7.451  ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|cycloneii_asmiblock2~ALTERA_SCE  ; PHY_CLK125 ; 10.676 ; 10.966 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ; 11.203 ; 11.048 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED9                                                                                                      ; PHY_CLK125 ; 12.912 ; 13.577 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX_CLOCK                                                                                                    ; PHY_CLK125 ; 7.580  ;        ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED8                                                                                                      ; PHY_CLK125 ; 10.843 ; 11.129 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; NODE_ADDR_CS                                                                                                    ; PHY_CLK125 ; 14.363 ; 15.417 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDC                                                                                                         ; PHY_CLK125 ; 11.780 ;        ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; SCK                                                                                                             ; PHY_CLK125 ; 15.462 ; 14.409 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; SI                                                                                                              ; PHY_CLK125 ; 14.986 ; 14.077 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDC                                                                                                         ; PHY_CLK125 ; 13.226 ; 11.148 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDIO                                                                                                        ; PHY_CLK125 ; 12.508 ; 11.845 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+-----------------------------------------------------------------------------------------------------------------+------------+--------+--------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                          ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; PHY_MDIO  ; PHY_CLK125 ; 13.770 ; 13.671 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                  ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; PHY_MDIO  ; PHY_CLK125 ; 11.675 ; 11.576 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                               ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; PHY_MDIO  ; PHY_CLK125 ; 13.045    ; 13.144    ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                       ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; PHY_MDIO  ; PHY_CLK125 ; 11.235    ; 11.334    ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 32
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 73.932 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                            ; Synchronization Node                                                                                                                                            ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[8]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[10]                            ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10]                            ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[7]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[4]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[6]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[5]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[9]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[2]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[3]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[1]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[0]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]                             ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[0]         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[0] ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[3]         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[3] ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[1]         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[1] ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[4]         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[4] ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[2]         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[2] ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[8]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[8]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[10]                                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10]                            ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[4]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[5]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[2]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[2]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[6]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[6]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[7]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[0]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[9]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[1]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[3]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3]                             ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4] ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2] ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3] ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0] ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1] ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 73.932                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 38.546       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 35.386       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[10]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                          ; 74.082                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                             ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                          ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                       ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                 ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                 ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                   ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[10]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                             ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10] ;                        ;              ;                  ; 38.435       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ;                        ;              ;                  ; 35.647       ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 74.384                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 38.540       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 35.844       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 74.420                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 39.124       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 35.296       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 74.471                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 38.953       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 35.518       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 74.546                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 38.574       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 35.972       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 74.653                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9] ;                        ;              ;                  ; 38.671       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9] ;                        ;              ;                  ; 35.982       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 74.796                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 39.124       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 35.672       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 75.158                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 38.604       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 36.554       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 75.199                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 38.613       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 36.586       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 75.350                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 38.470       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 36.880       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 75.767                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[0] ;                        ;              ;                  ; 38.922       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ;                        ;              ;                  ; 36.845       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 75.906                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[3] ;                        ;              ;                  ; 39.129       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ;                        ;              ;                  ; 36.777       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 75.912                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[1] ;                        ;              ;                  ; 38.920       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ;                        ;              ;                  ; 36.992       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 76.050                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[4] ;                        ;              ;                  ; 38.921       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ;                        ;              ;                  ; 37.129       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 76.193                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[2] ;                        ;              ;                  ; 39.130       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ;                        ;              ;                  ; 37.063       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 151.284                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[8] ;                        ;              ;                  ; 78.958       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[8] ;                        ;              ;                  ; 72.326       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[10]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                          ; 153.420                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                          ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                 ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                 ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                       ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                   ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[10]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                             ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10] ;                        ;              ;                  ; 78.916       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[10] ;                        ;              ;                  ; 74.504       ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 153.498                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 79.125       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 74.373       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 153.574                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 78.918       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 74.656       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 153.714                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 79.124       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 74.590       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 153.789                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 78.525       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 75.264       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 153.939                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 78.919       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 75.020       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 154.055                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 78.576       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 75.479       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 154.246                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9] ;                        ;              ;                  ; 78.916       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[9] ;                        ;              ;                  ; 75.330       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 154.457                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 78.438       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 76.019       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 154.643                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 78.919       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 75.724       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 155.711                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 78.763       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 76.948       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 155.786                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 78.906       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 76.880       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 156.033                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 78.774       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 77.259       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 156.124                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 78.931       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 77.193       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 156.383                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 78.730       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 77.653       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PHY_CLK125                                           ; 6.330  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 14.908 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 17.270 ; 0.000         ;
; PHY_RX_CLOCK_2                                       ; 36.804 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 37.972 ; 0.000         ;
; PHY_RX_CLOCK                                         ; 38.214 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.136 ; 0.000         ;
; PHY_RX_CLOCK                                         ; 0.147 ; 0.000         ;
; PHY_RX_CLOCK_2                                       ; 0.152 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.181 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.181 ; 0.000         ;
; PHY_CLK125                                           ; 0.188 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 18.622 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 38.884 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                          ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.489  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.699 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; PHY_CLK125                                           ; 3.439   ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.841   ; 0.000         ;
; PHY_RX_CLOCK                                         ; 19.390  ; 0.000         ;
; PHY_RX_CLOCK_2                                       ; 39.714  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.774  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 199.774 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PHY_CLK125'                                                                      ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; 6.330 ; HB_counter[0]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.616      ;
; 6.365 ; HB_counter[0]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.581      ;
; 6.379 ; HB_counter[2]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.567      ;
; 6.398 ; HB_counter[0]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.548      ;
; 6.423 ; HB_counter[1]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.523      ;
; 6.433 ; HB_counter[0]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.513      ;
; 6.443 ; HB_counter[4]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.503      ;
; 6.443 ; HB_counter[2]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.503      ;
; 6.447 ; HB_counter[2]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.499      ;
; 6.452 ; HB_counter[1]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.494      ;
; 6.466 ; HB_counter[0]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.480      ;
; 6.491 ; HB_counter[1]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.455      ;
; 6.492 ; HB_counter[3]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.454      ;
; 6.501 ; HB_counter[0]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.445      ;
; 6.507 ; HB_counter[4]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.439      ;
; 6.511 ; HB_counter[6]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.435      ;
; 6.511 ; HB_counter[4]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.435      ;
; 6.511 ; HB_counter[2]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.435      ;
; 6.515 ; HB_counter[2]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.431      ;
; 6.520 ; HB_counter[1]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.426      ;
; 6.521 ; HB_counter[3]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.425      ;
; 6.534 ; HB_counter[0]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.412      ;
; 6.559 ; HB_counter[5]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.387      ;
; 6.559 ; HB_counter[1]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.387      ;
; 6.560 ; HB_counter[3]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.386      ;
; 6.569 ; HB_counter[0]  ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.377      ;
; 6.575 ; HB_counter[6]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.371      ;
; 6.575 ; HB_counter[4]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.371      ;
; 6.579 ; HB_counter[6]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.367      ;
; 6.579 ; HB_counter[4]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.367      ;
; 6.579 ; HB_counter[2]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.367      ;
; 6.583 ; HB_counter[8]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.363      ;
; 6.583 ; HB_counter[2]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.363      ;
; 6.588 ; HB_counter[1]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.358      ;
; 6.589 ; HB_counter[5]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.357      ;
; 6.589 ; HB_counter[3]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.357      ;
; 6.602 ; HB_counter[0]  ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.344      ;
; 6.627 ; HB_counter[7]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.319      ;
; 6.627 ; HB_counter[5]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.319      ;
; 6.627 ; HB_counter[1]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.319      ;
; 6.628 ; HB_counter[3]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.318      ;
; 6.637 ; HB_counter[0]  ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.309      ;
; 6.643 ; HB_counter[6]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.303      ;
; 6.643 ; HB_counter[4]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.303      ;
; 6.647 ; HB_counter[8]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.299      ;
; 6.647 ; HB_counter[6]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.299      ;
; 6.647 ; HB_counter[4]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.299      ;
; 6.647 ; HB_counter[2]  ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.299      ;
; 6.650 ; HB_counter[10] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.296      ;
; 6.651 ; HB_counter[8]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.295      ;
; 6.651 ; HB_counter[2]  ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.295      ;
; 6.656 ; HB_counter[7]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.290      ;
; 6.656 ; HB_counter[1]  ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.290      ;
; 6.657 ; HB_counter[5]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.289      ;
; 6.657 ; HB_counter[3]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.289      ;
; 6.670 ; HB_counter[0]  ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.276      ;
; 6.695 ; HB_counter[9]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.251      ;
; 6.695 ; HB_counter[7]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.251      ;
; 6.695 ; HB_counter[5]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.251      ;
; 6.695 ; HB_counter[1]  ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.251      ;
; 6.696 ; HB_counter[3]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.250      ;
; 6.705 ; HB_counter[0]  ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.241      ;
; 6.711 ; HB_counter[6]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.235      ;
; 6.711 ; HB_counter[4]  ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.235      ;
; 6.714 ; HB_counter[10] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.232      ;
; 6.715 ; HB_counter[8]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.231      ;
; 6.715 ; HB_counter[6]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.231      ;
; 6.715 ; HB_counter[4]  ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.231      ;
; 6.715 ; HB_counter[2]  ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.231      ;
; 6.718 ; HB_counter[10] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.228      ;
; 6.719 ; HB_counter[12] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.227      ;
; 6.719 ; HB_counter[8]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.227      ;
; 6.719 ; HB_counter[2]  ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.227      ;
; 6.724 ; HB_counter[9]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.222      ;
; 6.724 ; HB_counter[7]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.222      ;
; 6.724 ; HB_counter[1]  ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.222      ;
; 6.725 ; HB_counter[5]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.221      ;
; 6.725 ; HB_counter[3]  ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.221      ;
; 6.738 ; HB_counter[0]  ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.208      ;
; 6.763 ; HB_counter[11] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.183      ;
; 6.763 ; HB_counter[9]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.183      ;
; 6.763 ; HB_counter[7]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.183      ;
; 6.763 ; HB_counter[5]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.183      ;
; 6.763 ; HB_counter[1]  ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.183      ;
; 6.764 ; HB_counter[3]  ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.182      ;
; 6.772 ; HB_counter[0]  ; HB_counter[12] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.042     ; 1.173      ;
; 6.779 ; HB_counter[6]  ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.167      ;
; 6.779 ; HB_counter[4]  ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.167      ;
; 6.782 ; HB_counter[14] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.042     ; 1.163      ;
; 6.782 ; HB_counter[10] ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.164      ;
; 6.783 ; HB_counter[12] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.163      ;
; 6.783 ; HB_counter[8]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.163      ;
; 6.783 ; HB_counter[6]  ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.163      ;
; 6.783 ; HB_counter[4]  ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.163      ;
; 6.783 ; HB_counter[2]  ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.163      ;
; 6.786 ; HB_counter[10] ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.160      ;
; 6.787 ; HB_counter[12] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.159      ;
; 6.787 ; HB_counter[8]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.159      ;
; 6.787 ; HB_counter[2]  ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.159      ;
; 6.792 ; HB_counter[9]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.154      ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------------+-------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+-------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 14.908 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6] ; address[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.994      ;
; 14.908 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6] ; address[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.994      ;
; 14.908 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6] ; address[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.994      ;
; 14.908 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6] ; address[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.994      ;
; 14.908 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6] ; address[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.994      ;
; 14.908 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6] ; address[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.994      ;
; 14.908 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6] ; address[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.994      ;
; 14.908 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6] ; address[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.994      ;
; 14.908 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6] ; address[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.994      ;
; 14.908 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6] ; address[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.994      ;
; 14.953 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2] ; address[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.954      ;
; 14.953 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2] ; address[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.954      ;
; 14.953 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2] ; address[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.954      ;
; 14.953 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2] ; address[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.954      ;
; 14.953 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2] ; address[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.954      ;
; 14.953 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2] ; address[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.954      ;
; 14.953 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2] ; address[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.954      ;
; 14.953 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2] ; address[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.954      ;
; 14.953 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2] ; address[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.954      ;
; 14.953 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2] ; address[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.954      ;
; 14.973 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1] ; address[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.934      ;
; 14.973 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1] ; address[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.934      ;
; 14.973 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1] ; address[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.934      ;
; 14.973 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1] ; address[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.934      ;
; 14.973 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1] ; address[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.934      ;
; 14.973 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1] ; address[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.934      ;
; 14.973 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1] ; address[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.934      ;
; 14.973 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1] ; address[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.934      ;
; 14.973 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1] ; address[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.934      ;
; 14.973 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1] ; address[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.934      ;
; 15.004 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4] ; address[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.903      ;
; 15.004 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4] ; address[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.903      ;
; 15.004 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4] ; address[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.903      ;
; 15.004 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4] ; address[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.903      ;
; 15.004 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4] ; address[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.903      ;
; 15.004 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4] ; address[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.903      ;
; 15.004 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4] ; address[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.903      ;
; 15.004 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4] ; address[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.903      ;
; 15.004 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4] ; address[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.903      ;
; 15.004 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4] ; address[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.903      ;
; 15.041 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0] ; address[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.866      ;
; 15.041 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0] ; address[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.866      ;
; 15.041 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0] ; address[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.866      ;
; 15.041 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0] ; address[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.866      ;
; 15.041 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0] ; address[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.866      ;
; 15.041 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0] ; address[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.866      ;
; 15.041 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0] ; address[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.866      ;
; 15.041 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0] ; address[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.866      ;
; 15.041 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0] ; address[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.866      ;
; 15.041 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0] ; address[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.866      ;
; 15.047 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3] ; address[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.860      ;
; 15.047 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3] ; address[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.860      ;
; 15.047 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3] ; address[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.860      ;
; 15.047 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3] ; address[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.860      ;
; 15.047 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3] ; address[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.860      ;
; 15.047 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3] ; address[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.860      ;
; 15.047 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3] ; address[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.860      ;
; 15.047 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3] ; address[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.860      ;
; 15.047 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3] ; address[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.860      ;
; 15.047 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3] ; address[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.860      ;
; 15.062 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6] ; address[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.845      ;
; 15.062 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6] ; address[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.845      ;
; 15.062 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6] ; address[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.845      ;
; 15.062 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6] ; address[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.845      ;
; 15.062 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6] ; address[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.845      ;
; 15.062 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6] ; address[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.845      ;
; 15.062 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6] ; address[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.845      ;
; 15.062 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6] ; address[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.845      ;
; 15.062 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6] ; address[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.845      ;
; 15.062 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6] ; address[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.845      ;
; 15.080 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5] ; address[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.827      ;
; 15.080 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5] ; address[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.827      ;
; 15.080 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5] ; address[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.827      ;
; 15.080 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5] ; address[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.827      ;
; 15.080 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5] ; address[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.827      ;
; 15.080 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5] ; address[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.827      ;
; 15.080 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5] ; address[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.827      ;
; 15.080 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5] ; address[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.827      ;
; 15.080 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5] ; address[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.827      ;
; 15.080 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5] ; address[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.827      ;
; 15.162 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; address[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.740      ;
; 15.162 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; address[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.740      ;
; 15.162 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; address[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.740      ;
; 15.162 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; address[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.740      ;
; 15.162 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; address[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.740      ;
; 15.162 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; address[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.740      ;
; 15.162 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; address[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.740      ;
; 15.162 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; address[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.740      ;
; 15.162 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; address[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.740      ;
; 15.162 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0] ; address[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.740      ;
; 15.164 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; address[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.738      ;
; 15.164 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; address[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.738      ;
; 15.164 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; address[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.738      ;
; 15.164 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; address[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.738      ;
; 15.164 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; address[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.738      ;
; 15.164 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; address[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.738      ;
; 15.164 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; address[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.738      ;
; 15.164 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; address[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.738      ;
; 15.164 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; address[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.738      ;
; 15.164 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1] ; address[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.738      ;
+--------+-------------------------------------------------------------------------------------------------------+-------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                        ;
+--------+------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 17.270 ; send_more  ; temp_MAC[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 2.625      ;
; 17.270 ; send_more  ; temp_MAC[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 2.625      ;
; 17.270 ; send_more  ; temp_MAC[35] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 2.625      ;
; 17.270 ; send_more  ; temp_MAC[43] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 2.625      ;
; 17.270 ; send_more  ; temp_MAC[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 2.625      ;
; 17.270 ; send_more  ; temp_MAC[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 2.625      ;
; 17.270 ; send_more  ; temp_MAC[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 2.625      ;
; 17.270 ; send_more  ; temp_MAC[36] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 2.625      ;
; 17.377 ; erase_done ; temp_MAC[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.105     ; 2.505      ;
; 17.377 ; erase_done ; temp_MAC[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.105     ; 2.505      ;
; 17.377 ; erase_done ; temp_MAC[35] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.105     ; 2.505      ;
; 17.377 ; erase_done ; temp_MAC[43] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.105     ; 2.505      ;
; 17.377 ; erase_done ; temp_MAC[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.105     ; 2.505      ;
; 17.377 ; erase_done ; temp_MAC[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.105     ; 2.505      ;
; 17.377 ; erase_done ; temp_MAC[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.105     ; 2.505      ;
; 17.377 ; erase_done ; temp_MAC[36] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.105     ; 2.505      ;
; 17.382 ; send_more  ; temp_MAC[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.093     ; 2.512      ;
; 17.382 ; send_more  ; temp_MAC[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.093     ; 2.512      ;
; 17.382 ; send_more  ; temp_MAC[32] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.093     ; 2.512      ;
; 17.382 ; send_more  ; temp_MAC[40] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.093     ; 2.512      ;
; 17.382 ; send_more  ; temp_MAC[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.093     ; 2.512      ;
; 17.382 ; send_more  ; temp_MAC[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.093     ; 2.512      ;
; 17.382 ; send_more  ; temp_MAC[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.093     ; 2.512      ;
; 17.382 ; send_more  ; temp_MAC[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.093     ; 2.512      ;
; 17.382 ; send_more  ; temp_MAC[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.093     ; 2.512      ;
; 17.396 ; send_more  ; temp_MAC[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.105     ; 2.486      ;
; 17.396 ; send_more  ; temp_MAC[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.105     ; 2.486      ;
; 17.396 ; send_more  ; temp_MAC[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.105     ; 2.486      ;
; 17.396 ; send_more  ; temp_MAC[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.105     ; 2.486      ;
; 17.489 ; erase_done ; temp_MAC[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.106     ; 2.392      ;
; 17.489 ; erase_done ; temp_MAC[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.106     ; 2.392      ;
; 17.489 ; erase_done ; temp_MAC[32] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.106     ; 2.392      ;
; 17.489 ; erase_done ; temp_MAC[40] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.106     ; 2.392      ;
; 17.489 ; erase_done ; temp_MAC[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.106     ; 2.392      ;
; 17.489 ; erase_done ; temp_MAC[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.106     ; 2.392      ;
; 17.489 ; erase_done ; temp_MAC[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.106     ; 2.392      ;
; 17.489 ; erase_done ; temp_MAC[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.106     ; 2.392      ;
; 17.489 ; erase_done ; temp_MAC[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.106     ; 2.392      ;
; 17.503 ; send_more  ; temp_IP[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 2.395      ;
; 17.503 ; send_more  ; temp_IP[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 2.395      ;
; 17.503 ; send_more  ; temp_IP[16]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 2.395      ;
; 17.503 ; send_more  ; temp_IP[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 2.395      ;
; 17.503 ; send_more  ; temp_IP[15]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 2.395      ;
; 17.503 ; send_more  ; temp_IP[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 2.395      ;
; 17.503 ; send_more  ; temp_IP[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 2.395      ;
; 17.503 ; send_more  ; temp_IP[17]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 2.395      ;
; 17.503 ; erase_done ; temp_MAC[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.118     ; 2.366      ;
; 17.503 ; erase_done ; temp_MAC[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.118     ; 2.366      ;
; 17.503 ; erase_done ; temp_MAC[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.118     ; 2.366      ;
; 17.503 ; erase_done ; temp_MAC[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.118     ; 2.366      ;
; 17.511 ; send_more  ; temp_IP[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 2.388      ;
; 17.511 ; send_more  ; temp_IP[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 2.388      ;
; 17.511 ; send_more  ; temp_IP[18]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 2.388      ;
; 17.511 ; send_more  ; temp_IP[26]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 2.388      ;
; 17.511 ; send_more  ; temp_IP[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 2.388      ;
; 17.511 ; send_more  ; temp_IP[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 2.388      ;
; 17.511 ; send_more  ; temp_IP[19]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 2.388      ;
; 17.511 ; send_more  ; temp_IP[27]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 2.388      ;
; 17.511 ; send_more  ; temp_IP[12]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 2.388      ;
; 17.511 ; send_more  ; temp_IP[20]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 2.388      ;
; 17.516 ; send_more  ; temp_IP[24]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 2.384      ;
; 17.516 ; send_more  ; temp_IP[23]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 2.384      ;
; 17.516 ; send_more  ; temp_IP[31]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 2.384      ;
; 17.516 ; send_more  ; temp_IP[28]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 2.384      ;
; 17.516 ; send_more  ; temp_IP[25]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 2.384      ;
; 17.546 ; send_more  ; temp_IP[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.083     ; 2.358      ;
; 17.546 ; send_more  ; temp_IP[13]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.083     ; 2.358      ;
; 17.546 ; send_more  ; temp_IP[21]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.083     ; 2.358      ;
; 17.546 ; send_more  ; temp_IP[29]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.083     ; 2.358      ;
; 17.546 ; send_more  ; temp_IP[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.083     ; 2.358      ;
; 17.546 ; send_more  ; temp_IP[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.083     ; 2.358      ;
; 17.546 ; send_more  ; temp_IP[14]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.083     ; 2.358      ;
; 17.546 ; send_more  ; temp_IP[22]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.083     ; 2.358      ;
; 17.546 ; send_more  ; temp_IP[30]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.083     ; 2.358      ;
; 17.572 ; send_more  ; temp_MAC[42] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.111     ; 2.304      ;
; 17.572 ; send_more  ; temp_MAC[39] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.111     ; 2.304      ;
; 17.572 ; send_more  ; temp_MAC[47] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.111     ; 2.304      ;
; 17.572 ; send_more  ; temp_MAC[44] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.111     ; 2.304      ;
; 17.572 ; send_more  ; temp_MAC[46] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.111     ; 2.304      ;
; 17.576 ; send_more  ; temp_MAC[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.112     ; 2.299      ;
; 17.576 ; send_more  ; temp_MAC[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.112     ; 2.299      ;
; 17.576 ; send_more  ; temp_MAC[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.112     ; 2.299      ;
; 17.576 ; send_more  ; temp_MAC[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.112     ; 2.299      ;
; 17.576 ; send_more  ; temp_MAC[37] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.112     ; 2.299      ;
; 17.576 ; send_more  ; temp_MAC[45] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.112     ; 2.299      ;
; 17.576 ; send_more  ; temp_MAC[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.112     ; 2.299      ;
; 17.576 ; send_more  ; temp_MAC[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.112     ; 2.299      ;
; 17.576 ; send_more  ; temp_MAC[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.112     ; 2.299      ;
; 17.576 ; send_more  ; temp_MAC[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.112     ; 2.299      ;
; 17.576 ; send_more  ; temp_MAC[38] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.112     ; 2.299      ;
; 17.626 ; send_more  ; temp_MAC[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.104     ; 2.257      ;
; 17.626 ; send_more  ; temp_MAC[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.104     ; 2.257      ;
; 17.626 ; send_more  ; temp_MAC[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.104     ; 2.257      ;
; 17.626 ; send_more  ; temp_MAC[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.104     ; 2.257      ;
; 17.626 ; send_more  ; temp_MAC[33] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.104     ; 2.257      ;
; 17.626 ; send_more  ; temp_MAC[41] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.104     ; 2.257      ;
; 17.626 ; send_more  ; temp_MAC[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.104     ; 2.257      ;
; 17.626 ; send_more  ; temp_MAC[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.104     ; 2.257      ;
; 17.626 ; send_more  ; temp_MAC[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.104     ; 2.257      ;
; 17.626 ; send_more  ; temp_MAC[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.104     ; 2.257      ;
+--------+------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PHY_RX_CLOCK_2'                                                                                                                                                                         ;
+--------+----------------+-----------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                                                                                                         ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+-----------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; 36.804 ; PHY_output[2]  ; data_match                                                                                                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.012     ; 3.171      ;
; 36.808 ; PHY_output[1]  ; data_match                                                                                                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.012     ; 3.167      ;
; 36.824 ; PHY_output[59] ; PHY_Rx_state.ERASE                                                                                              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.021      ; 3.184      ;
; 36.827 ; PHY_output[59] ; PHY_Rx_state.READMAC                                                                                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.021      ; 3.181      ;
; 36.838 ; PHY_output[59] ; IP_to_write[18]                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.015      ; 3.164      ;
; 36.838 ; PHY_output[59] ; IP_to_write[11]                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.015      ; 3.164      ;
; 36.838 ; PHY_output[59] ; IP_to_write[9]                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.015      ; 3.164      ;
; 36.838 ; PHY_output[59] ; IP_to_write[12]                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.015      ; 3.164      ;
; 36.838 ; PHY_output[59] ; IP_to_write[20]                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.015      ; 3.164      ;
; 36.889 ; PHY_output[43] ; PHY_Rx_state.ERASE                                                                                              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.020      ; 3.118      ;
; 36.892 ; PHY_output[43] ; PHY_Rx_state.READMAC                                                                                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.020      ; 3.115      ;
; 36.897 ; PHY_output[59] ; IP_to_write[4]                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.006      ; 3.096      ;
; 36.897 ; PHY_output[59] ; IP_to_write[3]                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.006      ; 3.096      ;
; 36.897 ; PHY_output[59] ; IP_to_write[2]                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.006      ; 3.096      ;
; 36.897 ; PHY_output[59] ; IP_to_write[1]                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.006      ; 3.096      ;
; 36.897 ; PHY_output[59] ; IP_to_write[10]                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.006      ; 3.096      ;
; 36.903 ; PHY_output[43] ; IP_to_write[18]                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.014      ; 3.098      ;
; 36.903 ; PHY_output[43] ; IP_to_write[11]                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.014      ; 3.098      ;
; 36.903 ; PHY_output[43] ; IP_to_write[9]                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.014      ; 3.098      ;
; 36.903 ; PHY_output[43] ; IP_to_write[12]                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.014      ; 3.098      ;
; 36.903 ; PHY_output[43] ; IP_to_write[20]                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.014      ; 3.098      ;
; 36.913 ; PHY_output[52] ; PHY_Rx_state.ERASE                                                                                              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.021      ; 3.095      ;
; 36.916 ; PHY_output[52] ; PHY_Rx_state.READMAC                                                                                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.021      ; 3.092      ;
; 36.927 ; PHY_output[52] ; IP_to_write[18]                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.015      ; 3.075      ;
; 36.927 ; PHY_output[52] ; IP_to_write[11]                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.015      ; 3.075      ;
; 36.927 ; PHY_output[52] ; IP_to_write[9]                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.015      ; 3.075      ;
; 36.927 ; PHY_output[52] ; IP_to_write[12]                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.015      ; 3.075      ;
; 36.927 ; PHY_output[52] ; IP_to_write[20]                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.015      ; 3.075      ;
; 36.931 ; PHY_output[59] ; IP_to_write[5]                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.016      ; 3.072      ;
; 36.931 ; PHY_output[59] ; IP_to_write[6]                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.016      ; 3.072      ;
; 36.931 ; PHY_output[59] ; IP_to_write[7]                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.016      ; 3.072      ;
; 36.931 ; PHY_output[59] ; IP_to_write[8]                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.016      ; 3.072      ;
; 36.934 ; PHY_output[53] ; PHY_Rx_state.ERASE                                                                                              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.021      ; 3.074      ;
; 36.935 ; PHY_output[59] ; IP_to_write[16]                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.015      ; 3.067      ;
; 36.935 ; PHY_output[59] ; IP_to_write[15]                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.015      ; 3.067      ;
; 36.935 ; PHY_output[59] ; IP_to_write[13]                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.015      ; 3.067      ;
; 36.937 ; PHY_output[53] ; PHY_Rx_state.READMAC                                                                                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.021      ; 3.071      ;
; 36.948 ; PHY_output[53] ; IP_to_write[18]                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.015      ; 3.054      ;
; 36.948 ; PHY_output[53] ; IP_to_write[11]                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.015      ; 3.054      ;
; 36.948 ; PHY_output[53] ; IP_to_write[9]                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.015      ; 3.054      ;
; 36.948 ; PHY_output[53] ; IP_to_write[12]                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.015      ; 3.054      ;
; 36.948 ; PHY_output[53] ; IP_to_write[20]                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.015      ; 3.054      ;
; 36.953 ; Rx_enable      ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.046     ; 2.988      ;
; 36.962 ; PHY_output[43] ; IP_to_write[4]                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.005      ; 3.030      ;
; 36.962 ; PHY_output[43] ; IP_to_write[3]                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.005      ; 3.030      ;
; 36.962 ; PHY_output[43] ; IP_to_write[2]                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.005      ; 3.030      ;
; 36.962 ; PHY_output[43] ; IP_to_write[1]                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.005      ; 3.030      ;
; 36.962 ; PHY_output[43] ; IP_to_write[10]                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.005      ; 3.030      ;
; 36.967 ; PHY_output[59] ; PHY_Rx_state.WRITEIP                                                                                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.021      ; 3.041      ;
; 36.974 ; Rx_enable      ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.046     ; 2.967      ;
; 36.982 ; PHY_output[6]  ; data_match                                                                                                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.010      ; 3.015      ;
; 36.983 ; PHY_output[5]  ; data_match                                                                                                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.010      ; 3.014      ;
; 36.986 ; PHY_output[52] ; IP_to_write[4]                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.006      ; 3.007      ;
; 36.986 ; PHY_output[52] ; IP_to_write[3]                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.006      ; 3.007      ;
; 36.986 ; PHY_output[52] ; IP_to_write[2]                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.006      ; 3.007      ;
; 36.986 ; PHY_output[52] ; IP_to_write[1]                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.006      ; 3.007      ;
; 36.986 ; PHY_output[52] ; IP_to_write[10]                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.006      ; 3.007      ;
; 36.996 ; PHY_output[43] ; IP_to_write[5]                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.015      ; 3.006      ;
; 36.996 ; PHY_output[43] ; IP_to_write[6]                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.015      ; 3.006      ;
; 36.996 ; PHY_output[43] ; IP_to_write[7]                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.015      ; 3.006      ;
; 36.996 ; PHY_output[43] ; IP_to_write[8]                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.015      ; 3.006      ;
; 37.000 ; PHY_output[43] ; IP_to_write[16]                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.014      ; 3.001      ;
; 37.000 ; PHY_output[43] ; IP_to_write[15]                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.014      ; 3.001      ;
; 37.000 ; PHY_output[43] ; IP_to_write[13]                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.014      ; 3.001      ;
; 37.006 ; PHY_output[59] ; PHY_Rx_state.READIP                                                                                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.027      ; 3.008      ;
; 37.007 ; PHY_output[50] ; PHY_Rx_state.ERASE                                                                                              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.021      ; 3.001      ;
; 37.007 ; PHY_output[53] ; IP_to_write[4]                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.006      ; 2.986      ;
; 37.007 ; PHY_output[53] ; IP_to_write[3]                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.006      ; 2.986      ;
; 37.007 ; PHY_output[53] ; IP_to_write[2]                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.006      ; 2.986      ;
; 37.007 ; PHY_output[53] ; IP_to_write[1]                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.006      ; 2.986      ;
; 37.007 ; PHY_output[53] ; IP_to_write[10]                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.006      ; 2.986      ;
; 37.010 ; PHY_output[50] ; PHY_Rx_state.READMAC                                                                                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.021      ; 2.998      ;
; 37.013 ; PHY_output[4]  ; data_match                                                                                                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.012     ; 2.962      ;
; 37.019 ; PHY_output[3]  ; data_match                                                                                                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.012     ; 2.956      ;
; 37.020 ; PHY_output[52] ; IP_to_write[5]                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.016      ; 2.983      ;
; 37.020 ; PHY_output[52] ; IP_to_write[6]                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.016      ; 2.983      ;
; 37.020 ; PHY_output[52] ; IP_to_write[7]                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.016      ; 2.983      ;
; 37.020 ; PHY_output[52] ; IP_to_write[8]                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.016      ; 2.983      ;
; 37.021 ; PHY_output[50] ; IP_to_write[18]                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.015      ; 2.981      ;
; 37.021 ; PHY_output[50] ; IP_to_write[11]                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.015      ; 2.981      ;
; 37.021 ; PHY_output[50] ; IP_to_write[9]                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.015      ; 2.981      ;
; 37.021 ; PHY_output[50] ; IP_to_write[12]                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.015      ; 2.981      ;
; 37.021 ; PHY_output[50] ; IP_to_write[20]                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.015      ; 2.981      ;
; 37.024 ; PHY_output[52] ; IP_to_write[16]                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.015      ; 2.978      ;
; 37.024 ; PHY_output[52] ; IP_to_write[15]                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.015      ; 2.978      ;
; 37.024 ; PHY_output[52] ; IP_to_write[13]                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.015      ; 2.978      ;
; 37.031 ; PHY_output[59] ; read_MAC                                                                                                        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.021      ; 2.977      ;
; 37.032 ; PHY_output[43] ; PHY_Rx_state.WRITEIP                                                                                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.020      ; 2.975      ;
; 37.041 ; PHY_output[53] ; IP_to_write[5]                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.016      ; 2.962      ;
; 37.041 ; PHY_output[53] ; IP_to_write[6]                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.016      ; 2.962      ;
; 37.041 ; PHY_output[53] ; IP_to_write[7]                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.016      ; 2.962      ;
; 37.041 ; PHY_output[53] ; IP_to_write[8]                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.016      ; 2.962      ;
; 37.045 ; PHY_output[59] ; read_IP                                                                                                         ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.027      ; 2.969      ;
; 37.045 ; PHY_output[53] ; IP_to_write[16]                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.015      ; 2.957      ;
; 37.045 ; PHY_output[53] ; IP_to_write[15]                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.015      ; 2.957      ;
; 37.045 ; PHY_output[53] ; IP_to_write[13]                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.015      ; 2.957      ;
; 37.055 ; PHY_output[63] ; PHY_Rx_state.ERASE                                                                                              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.021      ; 2.953      ;
; 37.056 ; PHY_output[52] ; PHY_Rx_state.WRITEIP                                                                                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.021      ; 2.952      ;
; 37.058 ; PHY_output[63] ; PHY_Rx_state.READMAC                                                                                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.021      ; 2.950      ;
; 37.059 ; PHY_output[59] ; IP_to_write[31]                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.014      ; 2.942      ;
+--------+----------------+-----------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                  ;
+---------+-----------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                         ; To Node                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 37.972  ; read_PHY                          ; MDIO:MDIO_inst|address2[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.091     ; 1.924      ;
; 38.000  ; read_PHY                          ; MDIO:MDIO_inst|address2[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.091     ; 1.896      ;
; 38.085  ; write_PHY                         ; MDIO:MDIO_inst|loop_count[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.083     ; 1.819      ;
; 38.085  ; write_PHY                         ; MDIO:MDIO_inst|loop_count[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.083     ; 1.819      ;
; 38.085  ; write_PHY                         ; MDIO:MDIO_inst|loop_count[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.083     ; 1.819      ;
; 38.085  ; write_PHY                         ; MDIO:MDIO_inst|loop_count[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.083     ; 1.819      ;
; 38.085  ; write_PHY                         ; MDIO:MDIO_inst|loop_count[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.083     ; 1.819      ;
; 38.143  ; read_PHY                          ; MDIO:MDIO_inst|address2[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.091     ; 1.753      ;
; 38.178  ; write_PHY                         ; MDIO:MDIO_inst|preamble[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.094     ; 1.715      ;
; 38.178  ; write_PHY                         ; MDIO:MDIO_inst|preamble[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.094     ; 1.715      ;
; 38.178  ; write_PHY                         ; MDIO:MDIO_inst|preamble[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.094     ; 1.715      ;
; 38.178  ; write_PHY                         ; MDIO:MDIO_inst|preamble[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.094     ; 1.715      ;
; 38.178  ; write_PHY                         ; MDIO:MDIO_inst|preamble[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.094     ; 1.715      ;
; 38.178  ; write_PHY                         ; MDIO:MDIO_inst|preamble[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.094     ; 1.715      ;
; 38.178  ; write_PHY                         ; MDIO:MDIO_inst|preamble[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.094     ; 1.715      ;
; 38.178  ; read_PHY                          ; MDIO:MDIO_inst|preamble2[0]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.091     ; 1.718      ;
; 38.178  ; read_PHY                          ; MDIO:MDIO_inst|preamble2[1]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.091     ; 1.718      ;
; 38.178  ; read_PHY                          ; MDIO:MDIO_inst|preamble2[2]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.091     ; 1.718      ;
; 38.178  ; read_PHY                          ; MDIO:MDIO_inst|preamble2[3]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.091     ; 1.718      ;
; 38.178  ; read_PHY                          ; MDIO:MDIO_inst|preamble2[4]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.091     ; 1.718      ;
; 38.178  ; read_PHY                          ; MDIO:MDIO_inst|preamble2[5]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.091     ; 1.718      ;
; 38.321  ; write_PHY                         ; MDIO:MDIO_inst|address[0]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.087     ; 1.579      ;
; 38.321  ; write_PHY                         ; MDIO:MDIO_inst|address[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.087     ; 1.579      ;
; 38.321  ; write_PHY                         ; MDIO:MDIO_inst|address[2]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.087     ; 1.579      ;
; 38.346  ; write_PHY                         ; MDIO:MDIO_inst|MDIO            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.084     ; 1.557      ;
; 38.357  ; read_PHY                          ; MDIO:MDIO_inst|temp_address[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.092     ; 1.538      ;
; 38.357  ; read_PHY                          ; MDIO:MDIO_inst|temp_address[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.092     ; 1.538      ;
; 38.357  ; read_PHY                          ; MDIO:MDIO_inst|temp_address[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.092     ; 1.538      ;
; 38.357  ; read_PHY                          ; MDIO:MDIO_inst|temp_address[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.092     ; 1.538      ;
; 38.495  ; read_PHY                          ; MDIO:MDIO_inst|read_count[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.096     ; 1.396      ;
; 38.495  ; read_PHY                          ; MDIO:MDIO_inst|read_count[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.096     ; 1.396      ;
; 38.495  ; read_PHY                          ; MDIO:MDIO_inst|read_count[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.096     ; 1.396      ;
; 38.495  ; read_PHY                          ; MDIO:MDIO_inst|read_count[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.096     ; 1.396      ;
; 38.495  ; read_PHY                          ; MDIO:MDIO_inst|read_count[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.096     ; 1.396      ;
; 38.649  ; read_PHY                          ; MDIO:MDIO_inst|read[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.091     ; 1.247      ;
; 38.733  ; write_PHY                         ; MDIO:MDIO_inst|write_done      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.086     ; 1.168      ;
; 38.740  ; write_PHY                         ; MDIO:MDIO_inst|write[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.086     ; 1.161      ;
; 38.901  ; read_PHY                          ; MDIO:MDIO_inst|temp_address[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.092     ; 0.994      ;
; 39.108  ; read_PHY                          ; MDIO:MDIO_inst|read_done       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.097     ; 0.782      ;
; 397.108 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.042     ; 2.837      ;
; 397.108 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.042     ; 2.837      ;
; 397.108 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.042     ; 2.837      ;
; 397.108 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.042     ; 2.837      ;
; 397.108 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.042     ; 2.837      ;
; 397.108 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.042     ; 2.837      ;
; 397.108 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.042     ; 2.837      ;
; 397.108 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.042     ; 2.837      ;
; 397.130 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.040     ; 2.817      ;
; 397.130 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.040     ; 2.817      ;
; 397.130 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.040     ; 2.817      ;
; 397.130 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.040     ; 2.817      ;
; 397.130 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.040     ; 2.817      ;
; 397.130 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.040     ; 2.817      ;
; 397.130 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.040     ; 2.817      ;
; 397.130 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.040     ; 2.817      ;
; 397.130 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.040     ; 2.817      ;
; 397.130 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.040     ; 2.817      ;
; 397.130 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.040     ; 2.817      ;
; 397.133 ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|SI          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.034     ; 2.820      ;
; 397.133 ; EEPROM:EEPROM_inst|shift_count[2] ; EEPROM:EEPROM_inst|SI          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.034     ; 2.820      ;
; 397.138 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.041     ; 2.808      ;
; 397.138 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.041     ; 2.808      ;
; 397.138 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.041     ; 2.808      ;
; 397.138 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.041     ; 2.808      ;
; 397.138 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.041     ; 2.808      ;
; 397.138 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.041     ; 2.808      ;
; 397.161 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.037     ; 2.789      ;
; 397.161 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.037     ; 2.789      ;
; 397.161 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.037     ; 2.789      ;
; 397.161 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.037     ; 2.789      ;
; 397.161 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.037     ; 2.789      ;
; 397.161 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.037     ; 2.789      ;
; 397.161 ; EEPROM:EEPROM_inst|EEPROM[1]      ; EEPROM:EEPROM_inst|This_IP[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.037     ; 2.789      ;
; 397.199 ; EEPROM:EEPROM_inst|shift_count[0] ; EEPROM:EEPROM_inst|SI          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.034     ; 2.754      ;
; 397.209 ; EEPROM:EEPROM_inst|shift_count[4] ; EEPROM:EEPROM_inst|SI          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.034     ; 2.744      ;
; 397.383 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.048     ; 2.556      ;
; 397.383 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.048     ; 2.556      ;
; 397.383 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.048     ; 2.556      ;
; 397.383 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.048     ; 2.556      ;
; 397.383 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.048     ; 2.556      ;
; 397.383 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.048     ; 2.556      ;
; 397.383 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.048     ; 2.556      ;
; 397.383 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.048     ; 2.556      ;
; 397.405 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.046     ; 2.536      ;
; 397.405 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.046     ; 2.536      ;
; 397.405 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.046     ; 2.536      ;
; 397.405 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.046     ; 2.536      ;
; 397.405 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.046     ; 2.536      ;
; 397.405 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.046     ; 2.536      ;
; 397.405 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.046     ; 2.536      ;
; 397.405 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.046     ; 2.536      ;
; 397.405 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.046     ; 2.536      ;
; 397.405 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.046     ; 2.536      ;
; 397.405 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.046     ; 2.536      ;
; 397.413 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.047     ; 2.527      ;
; 397.413 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.047     ; 2.527      ;
; 397.413 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.047     ; 2.527      ;
; 397.413 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.047     ; 2.527      ;
; 397.413 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.047     ; 2.527      ;
; 397.413 ; EEPROM:EEPROM_inst|EEPROM[2]      ; EEPROM:EEPROM_inst|This_IP[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.047     ; 2.527      ;
+---------+-----------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PHY_RX_CLOCK'                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                                                       ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 38.214 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.030     ; 1.743      ;
; 38.214 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.030     ; 1.743      ;
; 38.214 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.030     ; 1.743      ;
; 38.214 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.030     ; 1.743      ;
; 38.227 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.030     ; 1.730      ;
; 38.230 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.030     ; 1.727      ;
; 38.232 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.712      ;
; 38.234 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.030     ; 1.723      ;
; 38.236 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.708      ;
; 38.241 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.703      ;
; 38.247 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.697      ;
; 38.247 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.697      ;
; 38.247 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.697      ;
; 38.247 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.697      ;
; 38.303 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.057     ; 1.627      ;
; 38.303 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.057     ; 1.627      ;
; 38.321 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.030     ; 1.636      ;
; 38.342 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.602      ;
; 38.344 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.600      ;
; 38.348 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.596      ;
; 38.353 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.591      ;
; 38.359 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.585      ;
; 38.359 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.585      ;
; 38.359 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.585      ;
; 38.359 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.585      ;
; 38.387 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.557      ;
; 38.391 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.553      ;
; 38.396 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.548      ;
; 38.402 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.542      ;
; 38.402 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.542      ;
; 38.402 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.542      ;
; 38.402 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.542      ;
; 38.415 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.057     ; 1.515      ;
; 38.415 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.057     ; 1.515      ;
; 38.454 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.490      ;
; 38.458 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.057     ; 1.472      ;
; 38.458 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.057     ; 1.472      ;
; 38.487 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.457      ;
; 38.491 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.453      ;
; 38.496 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.448      ;
; 38.497 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.447      ;
; 38.502 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.442      ;
; 38.502 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.442      ;
; 38.502 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.442      ;
; 38.502 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.442      ;
; 38.503 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.441      ;
; 38.503 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.441      ;
; 38.507 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.437      ;
; 38.507 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.437      ;
; 38.512 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.432      ;
; 38.512 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.432      ;
; 38.518 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.426      ;
; 38.518 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.426      ;
; 38.518 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.426      ;
; 38.518 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.426      ;
; 38.518 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.426      ;
; 38.518 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.426      ;
; 38.518 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.426      ;
; 38.518 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.426      ;
; 38.554 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.130      ; 1.585      ;
; 38.554 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.130      ; 1.585      ;
; 38.555 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.132      ; 1.586      ;
; 38.558 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.057     ; 1.372      ;
; 38.558 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.057     ; 1.372      ;
; 38.559 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.385      ;
; 38.563 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.044     ; 1.380      ;
; 38.563 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.044     ; 1.380      ;
; 38.563 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.044     ; 1.380      ;
; 38.563 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.044     ; 1.380      ;
; 38.563 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.044     ; 1.380      ;
; 38.563 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.381      ;
; 38.568 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.376      ;
; 38.574 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.370      ;
; 38.574 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.370      ;
; 38.574 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.370      ;
; 38.574 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.370      ;
; 38.574 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.057     ; 1.356      ;
; 38.574 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.057     ; 1.356      ;
; 38.574 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.057     ; 1.356      ;
; 38.574 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.057     ; 1.356      ;
; 38.597 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.347      ;
; 38.598 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.346      ;
; 38.602 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.342      ;
; 38.607 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.337      ;
; 38.613 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.331      ;
; 38.613 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.331      ;
; 38.613 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.331      ;
; 38.613 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.331      ;
; 38.613 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.331      ;
; 38.613 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.331      ;
; 38.630 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.057     ; 1.300      ;
; 38.630 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.057     ; 1.300      ;
; 38.659 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.285      ;
; 38.663 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.281      ;
; 38.666 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.130      ; 1.473      ;
; 38.666 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.130      ; 1.473      ;
; 38.667 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.132      ; 1.474      ;
; 38.668 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.276      ;
; 38.669 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.275      ;
; 38.669 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.057     ; 1.261      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                                                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.136 ; sync_Tx_CTL                                                                                                                                                                          ; PHY_TX_EN~reg0                                                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.329      ;
; 0.142 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[3]       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|dpram_omt:FIFOram|altsyncram_s0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 0.479      ;
; 0.143 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6]       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|dpram_omt:FIFOram|altsyncram_s0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 0.480      ;
; 0.146 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0]       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|dpram_omt:FIFOram|altsyncram_s0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 0.483      ;
; 0.146 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[1]       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|dpram_omt:FIFOram|altsyncram_s0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 0.483      ;
; 0.146 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5]       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|dpram_omt:FIFOram|altsyncram_s0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 0.483      ;
; 0.154 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7]       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|dpram_omt:FIFOram|altsyncram_s0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 0.491      ;
; 0.155 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8]       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|dpram_omt:FIFOram|altsyncram_s0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 0.492      ;
; 0.161 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[2]       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|dpram_omt:FIFOram|altsyncram_s0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 0.498      ;
; 0.175 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[4]       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|dpram_omt:FIFOram|altsyncram_s0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 0.512      ;
; 0.180 ; erase_ACK                                                                                                                                                                            ; erase_ACK                                                                                                                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; state[0]                                                                                                                                                                             ; state[0]                                                                                                                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; state[1]                                                                                                                                                                             ; state[1]                                                                                                                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_source_update_state                                                                    ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_source_update_state                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_source_update_state                                                                   ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_source_update_state                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Led_flash:Flash_LED1|LED                                                                                                                                                             ; Led_flash:Flash_LED1|LED                                                                                                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; rdreq                                                                                                                                                                                ; rdreq                                                                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; erase_done                                                                                                                                                                           ; erase_done                                                                                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; send_more                                                                                                                                                                            ; send_more                                                                                                                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; state[2]                                                                                                                                                                             ; state[2]                                                                                                                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; state[3]                                                                                                                                                                             ; state[3]                                                                                                                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; write                                                                                                                                                                                ; write                                                                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:wrstage_cntr|a_graycounter_kgg:auto_generated|counter2a[1]                              ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:wrstage_cntr|a_graycounter_kgg:auto_generated|counter2a[1]                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:wrstage_cntr|a_graycounter_kgg:auto_generated|counter2a[0]                              ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:wrstage_cntr|a_graycounter_kgg:auto_generated|counter2a[0]                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; write_enable                                                                                                                                                                         ; write_enable                                                                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; shift_bytes                                                                                                                                                                          ; shift_bytes                                                                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sector_erase                                                                                                                                                                         ; sector_erase                                                                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:addbyte_cntr|a_graycounter_lgg:auto_generated|counter2a[1]                              ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:addbyte_cntr|a_graycounter_lgg:auto_generated|counter2a[1]                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:addbyte_cntr|a_graycounter_lgg:auto_generated|counter2a[2]                              ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:addbyte_cntr|a_graycounter_lgg:auto_generated|counter2a[2]                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:addbyte_cntr|a_graycounter_lgg:auto_generated|counter2a[0]                              ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:addbyte_cntr|a_graycounter_lgg:auto_generated|counter2a[0]                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|ncs_reg                                                                                               ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|ncs_reg                                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; Reconfigure:Recon_inst|ConfigState[2]                                                                                                                                                ; Reconfigure:Recon_inst|ConfigState[2]                                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Reconfigure:Recon_inst|ReadParam                                                                                                                                                     ; Reconfigure:Recon_inst|ReadParam                                                                                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Reconfigure:Recon_inst|ResetRU                                                                                                                                                       ; Reconfigure:Recon_inst|ResetRU                                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Reconfigure:Recon_inst|Param[1]                                                                                                                                                      ; Reconfigure:Recon_inst|Param[1]                                                                                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_data_state                                                                            ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_data_state                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_pre_data_state                                                                         ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_pre_data_state                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_post_data_state                                                                       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_post_data_state                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Reconfigure:Recon_inst|ConfigState[3]                                                                                                                                                ; Reconfigure:Recon_inst|ConfigState[3]                                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Reconfigure:Recon_inst|ConfigState[4]                                                                                                                                                ; Reconfigure:Recon_inst|ConfigState[4]                                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Reconfigure:Recon_inst|WriteParam                                                                                                                                                    ; Reconfigure:Recon_inst|WriteParam                                                                                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_pre_data_state                                                                        ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_pre_data_state                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Led_flash:Flash_LED2|LED                                                                                                                                                             ; Led_flash:Flash_LED2|LED                                                                                                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Led_flash:Flash_LED4|LED                                                                                                                                                             ; Led_flash:Flash_LED4|LED                                                                                                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Reconfigure:Recon_inst|ReconfigLine                                                                                                                                                  ; Reconfigure:Recon_inst|ReconfigLine                                                                                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                      ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|add_msb_reg                                                                                           ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|add_msb_reg                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_post_state                                                                             ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_post_state                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_data_state                                                                             ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_data_state                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Reconfigure:Recon_inst|Reason[3]                                                                                                                                                     ; Reconfigure:Recon_inst|Reason[3]                                                                                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|write_prot_reg                                                                                        ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|write_prot_reg                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:gen_cntr|a_graycounter_lgg:auto_generated|counter2a[0]                                  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:gen_cntr|a_graycounter_lgg:auto_generated|counter2a[0]                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:gen_cntr|a_graycounter_lgg:auto_generated|counter2a[1]                                  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:gen_cntr|a_graycounter_lgg:auto_generated|counter2a[1]                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:gen_cntr|a_graycounter_lgg:auto_generated|counter2a[2]                                  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:gen_cntr|a_graycounter_lgg:auto_generated|counter2a[2]                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Led_flash:Flash_LED3|LED                                                                                                                                                             ; Led_flash:Flash_LED3|LED                                                                                                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Led_control:Control_LED0|LED                                                                                                                                                         ; Led_control:Control_LED0|LED                                                                                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:stage_cntr|a_graycounter_kgg:auto_generated|counter2a[0]                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:stage_cntr|a_graycounter_kgg:auto_generated|counter2a[0]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|end_pgwrop_reg                                                                                        ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|end_pgwrop_reg                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:stage_cntr|a_graycounter_kgg:auto_generated|counter2a[1]                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:stage_cntr|a_graycounter_kgg:auto_generated|counter2a[1]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|start_wrpoll_reg                                                                                      ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|start_wrpoll_reg                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|b_full           ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|b_full                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|b_non_empty      ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|b_non_empty                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Led_flash:Flash_LED6|LED                                                                                                                                                             ; Led_flash:Flash_LED6|LED                                                                                                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.187 ; PHY_state.00001                                                                                                                                                                      ; PHY_state.00001                                                                                                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|pgwrbuf_dataout[4]                                                                                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|pgwrbuf_dataout[5]                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|pgwrbuf_dataout[5]                                                                                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|pgwrbuf_dataout[6]                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.313      ;
; 0.189 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|pgwrbuf_dataout[6]                                                                                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|pgwrbuf_dataout[7]                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|addr_reg[17]                                                                                          ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|addr_reg[18]                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|pgwrbuf_dataout[2]                                                                                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|pgwrbuf_dataout[3]                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.315      ;
; 0.195 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[0] ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|dpram_omt:FIFOram|altsyncram_s0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 0.478      ;
; 0.196 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.321      ;
; 0.196 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:addbyte_cntr|a_graycounter_lgg:auto_generated|parity1                                   ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:addbyte_cntr|a_graycounter_lgg:auto_generated|counter2a[1]                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.322      ;
; 0.197 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:addbyte_cntr|a_graycounter_lgg:auto_generated|parity1                                   ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:addbyte_cntr|a_graycounter_lgg:auto_generated|counter2a[2]                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.323      ;
; 0.198 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:gen_cntr|a_graycounter_lgg:auto_generated|parity1                                       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:gen_cntr|a_graycounter_lgg:auto_generated|counter2a[2]                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.322      ;
; 0.198 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[9]                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.323      ;
; 0.198 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10]                                                 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.324      ;
; 0.198 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10]                                                 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.324      ;
; 0.199 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10]                                                 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_init_counter_state                                                                     ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_pre_data_state                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:gen_cntr|a_graycounter_lgg:auto_generated|parity1                                       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:gen_cntr|a_graycounter_lgg:auto_generated|counter2a[1]                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.324      ;
; 0.201 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_init_state                                                                            ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_source_update_state                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.327      ;
; 0.202 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|read_dout_reg[2]                                                                                      ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|read_dout_reg[3]                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.326      ;
; 0.202 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[4] ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|dpram_omt:FIFOram|altsyncram_s0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 0.485      ;
; 0.202 ; PHY_state.00001                                                                                                                                                                      ; sync_TD[3]                                                                                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.329      ;
; 0.203 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[1] ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|dpram_omt:FIFOram|altsyncram_s0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 0.486      ;
; 0.204 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[2] ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|dpram_omt:FIFOram|altsyncram_s0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 0.487      ;
; 0.204 ; PHY_state.00001                                                                                                                                                                      ; sync_TD[2]                                                                                                                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.331      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PHY_RX_CLOCK'                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.147 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[0]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.233      ; 0.484      ;
; 0.158 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.220      ; 0.482      ;
; 0.174 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.220      ; 0.498      ;
; 0.179 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.307      ;
; 0.182 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.220      ; 0.506      ;
; 0.185 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.313      ;
; 0.186 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.314      ;
; 0.209 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.337      ;
; 0.212 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.340      ;
; 0.250 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[0]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.378      ;
; 0.258 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.386      ;
; 0.259 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.387      ;
; 0.260 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.388      ;
; 0.261 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.389      ;
; 0.262 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.043      ; 0.389      ;
; 0.271 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.399      ;
; 0.272 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.043      ; 0.399      ;
; 0.274 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.043      ; 0.401      ;
; 0.287 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.220      ; 0.611      ;
; 0.290 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.418      ;
; 0.301 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.429      ;
; 0.302 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.430      ;
; 0.303 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.431      ;
; 0.309 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.437      ;
; 0.309 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.437      ;
; 0.309 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.220      ; 0.633      ;
; 0.310 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.438      ;
; 0.311 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.439      ;
; 0.339 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.043      ; 0.466      ;
; 0.361 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.489      ;
; 0.380 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.508      ;
; 0.384 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.512      ;
; 0.425 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[2]                                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.553      ;
; 0.441 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[1]                                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.569      ;
; 0.451 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.043      ; 0.578      ;
; 0.466 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.594      ;
; 0.471 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.220      ; 0.795      ;
; 0.474 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.220      ; 0.798      ;
; 0.489 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.617      ;
; 0.492 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.620      ;
; 0.493 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[0]                                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.621      ;
; 0.495 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[4]                                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.623      ;
; 0.504 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.632      ;
; 0.511 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[3]                                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.639      ;
; 0.529 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.657      ;
; 0.533 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.661      ;
; 0.537 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.220      ; 0.861      ;
; 0.568 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.220      ; 0.892      ;
; 0.602 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.220      ; 0.926      ;
; 0.607 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.220      ; 0.931      ;
; 0.615 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.220      ; 0.939      ;
; 0.671 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.220      ; 0.995      ;
; 0.693 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.220      ; 1.017      ;
; 0.693 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.222      ; 1.019      ;
; 0.696 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.220      ; 1.020      ;
; 0.696 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.222      ; 1.022      ;
; 0.727 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.220      ; 1.051      ;
; 0.761 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.220      ; 1.085      ;
; 0.761 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.222      ; 1.087      ;
; 0.790 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.222      ; 1.116      ;
; 0.797 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.925      ;
; 0.797 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.925      ;
; 0.797 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.925      ;
; 0.797 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.925      ;
; 0.797 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.925      ;
; 0.797 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.220      ; 1.121      ;
; 0.804 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.932      ;
; 0.804 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.932      ;
; 0.804 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.932      ;
; 0.804 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.932      ;
; 0.804 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.932      ;
; 0.826 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.222      ; 1.152      ;
; 0.831 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.220      ; 1.155      ;
; 0.831 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.222      ; 1.157      ;
; 0.839 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.220      ; 1.163      ;
; 0.839 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.222      ; 1.165      ;
; 0.856 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.984      ;
; 0.856 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.984      ;
; 0.856 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.984      ;
; 0.856 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.984      ;
; 0.856 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.984      ;
; 0.861 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.045      ; 0.990      ;
; 0.868 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.045      ; 0.997      ;
; 0.887 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 1.015      ;
; 0.887 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 1.015      ;
; 0.887 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 1.015      ;
; 0.887 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 1.015      ;
; 0.887 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 1.015      ;
; 0.893 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.222      ; 1.219      ;
; 0.920 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.045      ; 1.049      ;
; 0.921 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 1.049      ;
; 0.921 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 1.049      ;
; 0.921 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 1.049      ;
; 0.921 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 1.049      ;
; 0.921 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 1.049      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PHY_RX_CLOCK_2'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; 0.152 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|wrptr_g[7]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.224      ; 0.480      ;
; 0.156 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|wrptr_g[6]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.224      ; 0.484      ;
; 0.157 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|wrptr_g[1]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.224      ; 0.485      ;
; 0.158 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|wrptr_g[5]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.224      ; 0.486      ;
; 0.163 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|wrptr_g[3]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.224      ; 0.491      ;
; 0.166 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|wrptr_g[2]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.224      ; 0.494      ;
; 0.180 ; PHY_Rx_state.READIP                                                                                                                                             ; PHY_Rx_state.READIP                                                                                                                                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; write_IP                                                                                                                                                        ; write_IP                                                                                                                                                        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; send_IP                                                                                                                                                         ; send_IP                                                                                                                                                         ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; PHY_Rx_state.GET_TYPE                                                                                                                                           ; PHY_Rx_state.GET_TYPE                                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; PHY_Rx_state.ERASE                                                                                                                                              ; PHY_Rx_state.ERASE                                                                                                                                              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; PHY_Rx_state.READMAC                                                                                                                                            ; PHY_Rx_state.READMAC                                                                                                                                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; PHY_Rx_state.WRITEIP                                                                                                                                            ; PHY_Rx_state.WRITEIP                                                                                                                                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; send_MAC                                                                                                                                                        ; send_MAC                                                                                                                                                        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; PHY_Rx_state.SEND_TO_FIFO                                                                                                                                       ; PHY_Rx_state.SEND_TO_FIFO                                                                                                                                       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; PHY_Rx_state.START                                                                                                                                              ; PHY_Rx_state.START                                                                                                                                              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Rx_enable                                                                                                                                                       ; Rx_enable                                                                                                                                                       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; erase                                                                                                                                                           ; erase                                                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.190 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[4]                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[2]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[2]                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.316      ;
; 0.193 ; PHY_output[73]                                                                                                                                                  ; PHY_output[81]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.317      ;
; 0.193 ; PHY_output[66]                                                                                                                                                  ; PHY_output[74]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.317      ;
; 0.194 ; PHY_output[90]                                                                                                                                                  ; PHY_output[98]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.318      ;
; 0.194 ; PHY_output[98]                                                                                                                                                  ; PHY_output[106]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.318      ;
; 0.194 ; PHY_output[92]                                                                                                                                                  ; PHY_output[100]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.318      ;
; 0.194 ; PHY_output[100]                                                                                                                                                 ; PHY_output[108]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.318      ;
; 0.194 ; PHY_output[91]                                                                                                                                                  ; PHY_output[99]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.318      ;
; 0.195 ; PHY_output[13]                                                                                                                                                  ; PHY_output[21]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.039      ; 0.318      ;
; 0.195 ; PHY_output[46]                                                                                                                                                  ; PHY_output[54]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.039      ; 0.318      ;
; 0.195 ; PHY_output[81]                                                                                                                                                  ; PHY_output[89]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.319      ;
; 0.196 ; PHY_output[96]                                                                                                                                                  ; PHY_output[104]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.320      ;
; 0.196 ; PHY_output[99]                                                                                                                                                  ; PHY_output[107]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.320      ;
; 0.196 ; PHY_output[102]                                                                                                                                                 ; PHY_output[110]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.320      ;
; 0.197 ; PHY_output[61]                                                                                                                                                  ; PHY_output[69]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.039      ; 0.320      ;
; 0.198 ; PHY_output[12]                                                                                                                                                  ; PHY_output[20]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.039      ; 0.321      ;
; 0.198 ; PHY_output[20]                                                                                                                                                  ; PHY_output[28]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.039      ; 0.321      ;
; 0.198 ; PHY_output[44]                                                                                                                                                  ; PHY_output[52]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.039      ; 0.321      ;
; 0.200 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; PHY_output[89]                                                                                                                                                  ; PHY_output[97]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; PHY_output[101]                                                                                                                                                 ; PHY_output[109]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.325      ;
; 0.202 ; PHY_output[65]                                                                                                                                                  ; PHY_output[73]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.326      ;
; 0.202 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.327      ;
; 0.203 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|wrptr_g[8]                                                                              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.328      ;
; 0.206 ; PHY_output[14]                                                                                                                                                  ; PHY_output[22]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.039      ; 0.329      ;
; 0.207 ; PHY_output[21]                                                                                                                                                  ; PHY_output[29]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.039      ; 0.330      ;
; 0.207 ; PHY_Rx_state.READIP                                                                                                                                             ; read_IP                                                                                                                                                         ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.043      ; 0.334      ;
; 0.208 ; PHY_output[7]                                                                                                                                                   ; PHY_output[15]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.039      ; 0.331      ;
; 0.210 ; PHY_Rx_state.READIP                                                                                                                                             ; send_IP                                                                                                                                                         ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.043      ; 0.337      ;
; 0.211 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[1]                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.042      ; 0.337      ;
; 0.211 ; PHY_output[1]                                                                                                                                                   ; PHY_output[9]                                                                                                                                                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.335      ;
; 0.211 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.042      ; 0.337      ;
; 0.220 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|wrptr_g[2]                                                                              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.042      ; 0.346      ;
; 0.233 ; PHY_Rx_state.GET_TYPE                                                                                                                                           ; left_shift[8]                                                                                                                                                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.042      ; 0.359      ;
; 0.248 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.042      ; 0.374      ;
; 0.249 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[8]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[8]                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.373      ;
; 0.250 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                                            ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.375      ;
; 0.258 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0] ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.382      ;
; 0.261 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[7]                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.042      ; 0.387      ;
; 0.262 ; PHY_output[88]                                                                                                                                                  ; PHY_output[96]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.386      ;
; 0.262 ; PHY_output[94]                                                                                                                                                  ; PHY_output[102]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.386      ;
; 0.262 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[3]                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.042      ; 0.388      ;
; 0.263 ; PHY_output[86]                                                                                                                                                  ; PHY_output[94]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.387      ;
; 0.263 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[9]                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.042      ; 0.389      ;
; 0.263 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[5]                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.388      ;
; 0.263 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10]                            ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[10]                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.042      ; 0.389      ;
; 0.264 ; PHY_output[17]                                                                                                                                                  ; PHY_output[25]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.039      ; 0.387      ;
; 0.264 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2] ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.388      ;
; 0.265 ; PHY_output[47]                                                                                                                                                  ; PHY_output[55]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.039      ; 0.388      ;
; 0.265 ; PHY_output[62]                                                                                                                                                  ; PHY_output[70]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.039      ; 0.388      ;
; 0.267 ; PHY_output[97]                                                                                                                                                  ; PHY_output[105]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.391      ;
; 0.268 ; PHY_output[50]                                                                                                                                                  ; PHY_output[58]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.039      ; 0.391      ;
; 0.268 ; PHY_output[80]                                                                                                                                                  ; PHY_output[88]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.392      ;
; 0.268 ; PHY_output[67]                                                                                                                                                  ; PHY_output[75]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.392      ;
; 0.268 ; PHY_output[71]                                                                                                                                                  ; PHY_output[79]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.392      ;
; 0.268 ; PHY_output[103]                                                                                                                                                 ; PHY_output[111]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.392      ;
; 0.268 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                                            ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.393      ;
; 0.269 ; PHY_output[11]                                                                                                                                                  ; PHY_output[19]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.039      ; 0.392      ;
; 0.269 ; PHY_output[56]                                                                                                                                                  ; PHY_output[64]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.039      ; 0.392      ;
; 0.269 ; PHY_output[82]                                                                                                                                                  ; PHY_output[90]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.393      ;
; 0.269 ; PHY_output[76]                                                                                                                                                  ; PHY_output[84]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.393      ;
; 0.269 ; PHY_output[75]                                                                                                                                                  ; PHY_output[83]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.393      ;
; 0.269 ; PHY_output[78]                                                                                                                                                  ; PHY_output[86]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.393      ;
; 0.270 ; PHY_output[93]                                                                                                                                                  ; PHY_output[101]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.394      ;
; 0.270 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.042      ; 0.396      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                  ;
+-------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.181 ; state_Tx.SENDIP          ; state_Tx.SENDIP          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; interframe[0]            ; interframe[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; send_more_ACK            ; send_more_ACK            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; state_Tx.RESET           ; state_Tx.RESET           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sync_Tx_CTL              ; sync_Tx_CTL              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; reset_CRC                ; reset_CRC                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.183 ; write_PHY                ; write_PHY                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; start_up[1]              ; start_up[1]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; reset                    ; reset                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.188 ; interframe[1]            ; interframe[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.314      ;
; 0.190 ; start_up[2]              ; start_up[2]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; start_up[0]              ; start_up[0]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.314      ;
; 0.193 ; CRC32:CRC32_inst|crc[20] ; CRC32:CRC32_inst|crc[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.317      ;
; 0.194 ; CRC32:CRC32_inst|crc[15] ; CRC32:CRC32_inst|crc[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.318      ;
; 0.196 ; CRC32:CRC32_inst|crc[14] ; CRC32:CRC32_inst|crc[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.320      ;
; 0.201 ; CRC32:CRC32_inst|crc[26] ; CRC32:CRC32_inst|crc[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.325      ;
; 0.202 ; interframe[1]            ; interframe[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.328      ;
; 0.203 ; interframe[1]            ; interframe[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.329      ;
; 0.212 ; CRC32:CRC32_inst|crc[5]  ; CRC32:CRC32_inst|crc[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.336      ;
; 0.213 ; CRC32:CRC32_inst|crc[5]  ; CRC32:CRC32_inst|crc[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.337      ;
; 0.214 ; CRC32:CRC32_inst|crc[5]  ; CRC32:CRC32_inst|crc[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.338      ;
; 0.219 ; CRC32:CRC32_inst|crc[3]  ; CRC32:CRC32_inst|crc[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.343      ;
; 0.219 ; CRC32:CRC32_inst|crc[3]  ; CRC32:CRC32_inst|crc[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.343      ;
; 0.224 ; start_up[1]              ; write_PHY                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.348      ;
; 0.246 ; temp_MAC[10]             ; temp_MAC[18]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.372      ;
; 0.246 ; temp_IP[10]              ; temp_IP[18]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 0.373      ;
; 0.246 ; temp_IP[3]               ; temp_IP[11]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 0.373      ;
; 0.246 ; temp_IP[1]               ; temp_IP[9]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 0.373      ;
; 0.246 ; temp_IP[9]               ; temp_IP[17]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 0.373      ;
; 0.247 ; temp_MAC[1]              ; temp_MAC[9]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; temp_MAC[17]             ; temp_MAC[25]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; temp_MAC[25]             ; temp_MAC[33]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; temp_IP[2]               ; temp_IP[10]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 0.374      ;
; 0.247 ; temp_IP[18]              ; temp_IP[26]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 0.374      ;
; 0.247 ; temp_IP[5]               ; temp_IP[13]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; temp_MAC[3]              ; temp_MAC[11]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; temp_MAC[27]             ; temp_MAC[35]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; temp_IP[19]              ; temp_IP[27]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 0.374      ;
; 0.247 ; temp_MAC[28]             ; temp_MAC[36]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; temp_IP[22]              ; temp_IP[30]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.373      ;
; 0.248 ; temp_MAC[0]              ; temp_MAC[8]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.374      ;
; 0.248 ; temp_MAC[24]             ; temp_MAC[32]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.374      ;
; 0.248 ; temp_IP[23]              ; temp_IP[31]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 0.375      ;
; 0.248 ; temp_MAC[23]             ; temp_MAC[31]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.374      ;
; 0.248 ; temp_IP[14]              ; temp_IP[22]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.374      ;
; 0.249 ; temp_MAC[16]             ; temp_MAC[24]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.375      ;
; 0.249 ; temp_MAC[2]              ; temp_MAC[10]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.375      ;
; 0.249 ; temp_MAC[39]             ; temp_MAC[47]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.374      ;
; 0.249 ; temp_MAC[13]             ; temp_MAC[21]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.374      ;
; 0.249 ; temp_MAC[21]             ; temp_MAC[29]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.374      ;
; 0.249 ; temp_MAC[12]             ; temp_MAC[20]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.375      ;
; 0.249 ; temp_IP[6]               ; temp_IP[14]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.375      ;
; 0.250 ; temp_MAC[5]              ; temp_MAC[13]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.375      ;
; 0.250 ; temp_MAC[29]             ; temp_MAC[37]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.375      ;
; 0.250 ; temp_MAC[19]             ; temp_MAC[27]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.376      ;
; 0.250 ; temp_MAC[14]             ; temp_MAC[22]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.375      ;
; 0.250 ; temp_MAC[22]             ; temp_MAC[30]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.375      ;
; 0.251 ; temp_MAC[7]              ; temp_MAC[15]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.377      ;
; 0.252 ; CRC32:CRC32_inst|crc[27] ; CRC32:CRC32_inst|crc[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.376      ;
; 0.253 ; CRC32:CRC32_inst|crc[30] ; CRC32:CRC32_inst|crc[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.377      ;
; 0.253 ; CRC32:CRC32_inst|crc[22] ; CRC32:CRC32_inst|crc[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.377      ;
; 0.253 ; CRC32:CRC32_inst|crc[24] ; CRC32:CRC32_inst|crc[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.377      ;
; 0.254 ; CRC32:CRC32_inst|crc[19] ; CRC32:CRC32_inst|crc[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.378      ;
; 0.254 ; CRC32:CRC32_inst|crc[28] ; CRC32:CRC32_inst|crc[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.378      ;
; 0.257 ; temp_IP[8]               ; temp_IP[16]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 0.384      ;
; 0.262 ; CRC32:CRC32_inst|crc[9]  ; CRC32:CRC32_inst|crc[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.386      ;
; 0.268 ; IP_count[4]              ; IP_count[4]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 0.395      ;
; 0.272 ; start_up[0]              ; start_up[1]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.396      ;
; 0.288 ; temp_MAC[18]             ; temp_MAC[26]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.414      ;
; 0.288 ; temp_IP[21]              ; temp_IP[29]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.414      ;
; 0.288 ; temp_MAC[35]             ; temp_MAC[43]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.414      ;
; 0.288 ; temp_IP[12]              ; temp_IP[20]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 0.415      ;
; 0.289 ; temp_IP[0]               ; temp_IP[8]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 0.416      ;
; 0.289 ; temp_MAC[33]             ; temp_MAC[41]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.415      ;
; 0.289 ; temp_MAC[15]             ; temp_MAC[23]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.415      ;
; 0.289 ; temp_MAC[37]             ; temp_MAC[45]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.414      ;
; 0.289 ; temp_MAC[20]             ; temp_MAC[28]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.415      ;
; 0.290 ; temp_MAC[32]             ; temp_MAC[40]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.416      ;
; 0.290 ; temp_IP[7]               ; temp_IP[15]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 0.417      ;
; 0.290 ; temp_IP[13]              ; temp_IP[21]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.416      ;
; 0.291 ; temp_MAC[9]              ; temp_MAC[17]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.417      ;
; 0.291 ; temp_MAC[26]             ; temp_MAC[34]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.417      ;
; 0.291 ; temp_IP[11]              ; temp_IP[19]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 0.418      ;
; 0.291 ; temp_MAC[6]              ; temp_MAC[14]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.416      ;
; 0.291 ; temp_MAC[30]             ; temp_MAC[38]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.416      ;
; 0.291 ; state_Tx.CRC             ; send_more_ACK            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.417      ;
; 0.292 ; data_count[3]            ; data_count[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.418      ;
; 0.293 ; data_count[5]            ; data_count[5]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; data_count[9]            ; data_count[9]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; interframe[2]            ; interframe[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; interframe[5]            ; interframe[5]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; reset_count[3]           ; reset_count[3]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.418      ;
; 0.294 ; data_count[4]            ; data_count[4]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; data_count[6]            ; data_count[6]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; data_count[7]            ; data_count[7]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.420      ;
; 0.295 ; start_up[0]              ; speed_1000T              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.417      ;
; 0.295 ; reset_count[1]           ; reset_count[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; reset_count[9]           ; reset_count[9]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; start_up[0]              ; speed_100T               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.417      ;
; 0.295 ; IP_count[3]              ; IP_count[3]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 0.422      ;
+-------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                        ;
+-------+-------------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.181 ; MDIO:MDIO_inst|address[1]           ; MDIO:MDIO_inst|address[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MDIO:MDIO_inst|address[2]           ; MDIO:MDIO_inst|address[2]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MDIO:MDIO_inst|write[1]             ; MDIO:MDIO_inst|write[1]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MDIO:MDIO_inst|write[2]             ; MDIO:MDIO_inst|write[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MDIO:MDIO_inst|write[0]             ; MDIO:MDIO_inst|write[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MDIO:MDIO_inst|write[3]             ; MDIO:MDIO_inst|write[3]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MDIO:MDIO_inst|write_done           ; MDIO:MDIO_inst|write_done           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MDIO:MDIO_inst|read[2]              ; MDIO:MDIO_inst|read[2]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MDIO:MDIO_inst|read[1]              ; MDIO:MDIO_inst|read[1]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MDIO:MDIO_inst|read_done            ; MDIO:MDIO_inst|read_done            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MDIO:MDIO_inst|MDIO                 ; MDIO:MDIO_inst|MDIO                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MDIO:MDIO_inst|temp_address[0]      ; MDIO:MDIO_inst|temp_address[0]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MDIO:MDIO_inst|MDIO2                ; MDIO:MDIO_inst|MDIO2                ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; EEPROM:EEPROM_inst|MAC_ready        ; EEPROM:EEPROM_inst|MAC_ready        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; EEPROM:EEPROM_inst|IP_flag          ; EEPROM:EEPROM_inst|IP_flag          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; EEPROM:EEPROM_inst|IP_ready         ; EEPROM:EEPROM_inst|IP_ready         ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; EEPROM:EEPROM_inst|SCK              ; EEPROM:EEPROM_inst|SCK              ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; EEPROM:EEPROM_inst|CS               ; EEPROM:EEPROM_inst|CS               ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; MDIO:MDIO_inst|address2[1]          ; MDIO:MDIO_inst|address2[1]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; MDIO:MDIO_inst|address2[2]          ; MDIO:MDIO_inst|address2[2]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; MDIO:MDIO_inst|address2[0]          ; MDIO:MDIO_inst|address2[0]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; EEPROM:EEPROM_inst|EEPROM[3]        ; EEPROM:EEPROM_inst|EEPROM[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; EEPROM:EEPROM_inst|IP_write_done    ; EEPROM:EEPROM_inst|IP_write_done    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; EEPROM:EEPROM_inst|EEPROM_write[0]  ; EEPROM:EEPROM_inst|EEPROM_write[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.307      ;
; 0.188 ; MDIO:MDIO_inst|address[0]           ; MDIO:MDIO_inst|address[0]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; MDIO:MDIO_inst|temp_reg_data[1]     ; MDIO:MDIO_inst|temp_reg_data[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; MDIO:MDIO_inst|temp_reg_data[2]     ; MDIO:MDIO_inst|temp_reg_data[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.313      ;
; 0.189 ; EEPROM:EEPROM_inst|EEPROM_write[29] ; EEPROM:EEPROM_inst|EEPROM_write[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; EEPROM:EEPROM_inst|EEPROM_write[43] ; EEPROM:EEPROM_inst|EEPROM_write[44] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; MDIO:MDIO_inst|read[0]              ; MDIO:MDIO_inst|read[0]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; MDIO:MDIO_inst|temp_reg_data[3]     ; MDIO:MDIO_inst|temp_reg_data[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; MDIO:MDIO_inst|temp_reg_data[4]     ; MDIO:MDIO_inst|temp_reg_data[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; EEPROM:EEPROM_inst|EEPROM_write[9]  ; EEPROM:EEPROM_inst|EEPROM_write[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; EEPROM:EEPROM_inst|EEPROM_write[11] ; EEPROM:EEPROM_inst|EEPROM_write[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; EEPROM:EEPROM_inst|EEPROM_write[25] ; EEPROM:EEPROM_inst|EEPROM_write[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; EEPROM:EEPROM_inst|EEPROM_write[33] ; EEPROM:EEPROM_inst|EEPROM_write[34] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; EEPROM:EEPROM_inst|EEPROM_write[34] ; EEPROM:EEPROM_inst|EEPROM_write[35] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; EEPROM:EEPROM_inst|EEPROM_write[35] ; EEPROM:EEPROM_inst|EEPROM_write[36] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; EEPROM:EEPROM_inst|EEPROM_write[38] ; EEPROM:EEPROM_inst|EEPROM_write[39] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; EEPROM:EEPROM_inst|EEPROM_write[44] ; EEPROM:EEPROM_inst|EEPROM_write[45] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; EEPROM:EEPROM_inst|EEPROM_write[45] ; EEPROM:EEPROM_inst|EEPROM_write[46] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; EEPROM:EEPROM_inst|EEPROM_write[46] ; EEPROM:EEPROM_inst|EEPROM_write[47] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; EEPROM:EEPROM_inst|EEPROM_write[7]  ; EEPROM:EEPROM_inst|EEPROM_write[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; EEPROM:EEPROM_inst|EEPROM_write[13] ; EEPROM:EEPROM_inst|EEPROM_write[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; EEPROM:EEPROM_inst|EEPROM_write[37] ; EEPROM:EEPROM_inst|EEPROM_write[38] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; EEPROM:EEPROM_inst|EEPROM_write[39] ; EEPROM:EEPROM_inst|EEPROM_write[40] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.315      ;
; 0.192 ; EEPROM:EEPROM_inst|This_MAC[36]     ; EEPROM:EEPROM_inst|This_MAC[37]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; EEPROM:EEPROM_inst|This_IP[4]       ; EEPROM:EEPROM_inst|This_IP[5]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; EEPROM:EEPROM_inst|This_IP[10]      ; EEPROM:EEPROM_inst|This_IP[11]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; EEPROM:EEPROM_inst|EEPROM_write[5]  ; EEPROM:EEPROM_inst|EEPROM_write[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; EEPROM:EEPROM_inst|EEPROM_write[8]  ; EEPROM:EEPROM_inst|EEPROM_write[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; EEPROM:EEPROM_inst|EEPROM_write[21] ; EEPROM:EEPROM_inst|EEPROM_write[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; MDIO:MDIO_inst|temp_reg_data[0]     ; MDIO:MDIO_inst|temp_reg_data[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.317      ;
; 0.193 ; EEPROM:EEPROM_inst|This_IP[13]      ; EEPROM:EEPROM_inst|This_IP[14]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; EEPROM:EEPROM_inst|This_IP[17]      ; EEPROM:EEPROM_inst|This_IP[18]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.317      ;
; 0.194 ; EEPROM:EEPROM_inst|This_MAC[35]     ; EEPROM:EEPROM_inst|This_MAC[36]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.318      ;
; 0.194 ; EEPROM:EEPROM_inst|This_IP[0]       ; EEPROM:EEPROM_inst|This_IP[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.318      ;
; 0.195 ; EEPROM:EEPROM_inst|This_MAC[8]      ; EEPROM:EEPROM_inst|This_MAC[9]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.318      ;
; 0.195 ; EEPROM:EEPROM_inst|This_MAC[15]     ; EEPROM:EEPROM_inst|This_MAC[16]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.319      ;
; 0.195 ; EEPROM:EEPROM_inst|This_MAC[33]     ; EEPROM:EEPROM_inst|This_MAC[34]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.318      ;
; 0.195 ; EEPROM:EEPROM_inst|This_IP[5]       ; EEPROM:EEPROM_inst|This_IP[6]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; EEPROM:EEPROM_inst|This_IP[19]      ; EEPROM:EEPROM_inst|This_IP[20]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.319      ;
; 0.196 ; EEPROM:EEPROM_inst|This_MAC[16]     ; EEPROM:EEPROM_inst|This_MAC[17]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.320      ;
; 0.196 ; EEPROM:EEPROM_inst|This_MAC[23]     ; EEPROM:EEPROM_inst|This_MAC[24]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.320      ;
; 0.197 ; EEPROM:EEPROM_inst|This_MAC[20]     ; EEPROM:EEPROM_inst|This_MAC[21]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.321      ;
; 0.197 ; EEPROM:EEPROM_inst|This_MAC[24]     ; EEPROM:EEPROM_inst|This_MAC[25]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.321      ;
; 0.198 ; EEPROM:EEPROM_inst|This_MAC[0]      ; EEPROM:EEPROM_inst|This_MAC[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.321      ;
; 0.198 ; EEPROM:EEPROM_inst|This_MAC[30]     ; EEPROM:EEPROM_inst|This_MAC[31]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.321      ;
; 0.198 ; EEPROM:EEPROM_inst|This_MAC[46]     ; EEPROM:EEPROM_inst|This_MAC[47]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.321      ;
; 0.201 ; EEPROM:EEPROM_inst|This_MAC[5]      ; EEPROM:EEPROM_inst|This_MAC[6]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.324      ;
; 0.201 ; EEPROM:EEPROM_inst|This_IP[26]      ; EEPROM:EEPROM_inst|This_IP[27]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.325      ;
; 0.202 ; EEPROM:EEPROM_inst|This_MAC[41]     ; EEPROM:EEPROM_inst|This_MAC[42]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.325      ;
; 0.202 ; EEPROM:EEPROM_inst|This_IP[27]      ; EEPROM:EEPROM_inst|This_IP[28]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.326      ;
; 0.202 ; EEPROM:EEPROM_inst|This_MAC[45]     ; EEPROM:EEPROM_inst|This_MAC[46]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.325      ;
; 0.203 ; EEPROM:EEPROM_inst|This_MAC[40]     ; EEPROM:EEPROM_inst|This_MAC[41]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.326      ;
; 0.204 ; EEPROM:EEPROM_inst|This_MAC[7]      ; EEPROM:EEPROM_inst|This_MAC[8]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.327      ;
; 0.204 ; EEPROM:EEPROM_inst|This_IP[29]      ; EEPROM:EEPROM_inst|This_IP[30]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.328      ;
; 0.204 ; EEPROM:EEPROM_inst|This_MAC[43]     ; EEPROM:EEPROM_inst|This_MAC[44]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.327      ;
; 0.205 ; EEPROM:EEPROM_inst|This_MAC[26]     ; EEPROM:EEPROM_inst|This_MAC[27]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.328      ;
; 0.205 ; EEPROM:EEPROM_inst|This_IP[30]      ; EEPROM:EEPROM_inst|This_IP[31]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.329      ;
; 0.206 ; MDIO:MDIO_inst|address2[0]          ; MDIO:MDIO_inst|address2[1]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.331      ;
; 0.248 ; MDIO:MDIO_inst|temp_address[2]      ; MDIO:MDIO_inst|temp_address[3]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.374      ;
; 0.249 ; EEPROM:EEPROM_inst|EEPROM_read[4]   ; EEPROM:EEPROM_inst|EEPROM_read[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.373      ;
; 0.249 ; EEPROM:EEPROM_inst|EEPROM_read[8]   ; EEPROM:EEPROM_inst|EEPROM_read[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.373      ;
; 0.249 ; EEPROM:EEPROM_inst|EEPROM_read[13]  ; EEPROM:EEPROM_inst|EEPROM_read[14]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.373      ;
; 0.249 ; EEPROM:EEPROM_inst|EEPROM_write[1]  ; EEPROM:EEPROM_inst|EEPROM_write[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.373      ;
; 0.249 ; EEPROM:EEPROM_inst|EEPROM_write[6]  ; EEPROM:EEPROM_inst|EEPROM_write[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.373      ;
; 0.249 ; EEPROM:EEPROM_inst|EEPROM_write[30] ; EEPROM:EEPROM_inst|EEPROM_write[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.373      ;
; 0.249 ; MDIO:MDIO_inst|temp_address[1]      ; MDIO:MDIO_inst|temp_address[2]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.375      ;
; 0.250 ; EEPROM:EEPROM_inst|EEPROM_read[11]  ; EEPROM:EEPROM_inst|EEPROM_read[12]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.374      ;
; 0.250 ; EEPROM:EEPROM_inst|EEPROM_write[3]  ; EEPROM:EEPROM_inst|EEPROM_write[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.374      ;
; 0.251 ; EEPROM:EEPROM_inst|EEPROM_read[10]  ; EEPROM:EEPROM_inst|EEPROM_read[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.375      ;
; 0.251 ; EEPROM:EEPROM_inst|EEPROM_read[12]  ; EEPROM:EEPROM_inst|EEPROM_read[13]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.375      ;
; 0.252 ; EEPROM:EEPROM_inst|EEPROM_write[16] ; EEPROM:EEPROM_inst|EEPROM_write[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.376      ;
; 0.253 ; EEPROM:EEPROM_inst|This_IP[14]      ; EEPROM:EEPROM_inst|This_IP[15]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.378      ;
; 0.254 ; EEPROM:EEPROM_inst|This_IP[8]       ; EEPROM:EEPROM_inst|This_IP[9]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.378      ;
; 0.254 ; EEPROM:EEPROM_inst|This_IP[16]      ; EEPROM:EEPROM_inst|This_IP[17]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.378      ;
; 0.254 ; EEPROM:EEPROM_inst|This_IP[25]      ; EEPROM:EEPROM_inst|This_IP[26]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.378      ;
; 0.254 ; MDIO:MDIO_inst|temp_address[0]      ; MDIO:MDIO_inst|temp_address[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.380      ;
; 0.255 ; EEPROM:EEPROM_inst|This_IP[24]      ; EEPROM:EEPROM_inst|This_IP[25]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.379      ;
+-------+-------------------------------------+-------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PHY_CLK125'                                                                       ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; 0.188 ; HB_counter[0]  ; HB_counter[0]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.314      ;
; 0.199 ; HB_counter[25] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.325      ;
; 0.286 ; HB_counter[12] ; HB_counter[12] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.412      ;
; 0.287 ; HB_counter[2]  ; HB_counter[2]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.413      ;
; 0.287 ; HB_counter[8]  ; HB_counter[8]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.413      ;
; 0.287 ; HB_counter[10] ; HB_counter[10] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.413      ;
; 0.288 ; HB_counter[3]  ; HB_counter[3]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.414      ;
; 0.288 ; HB_counter[4]  ; HB_counter[4]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.414      ;
; 0.288 ; HB_counter[6]  ; HB_counter[6]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.414      ;
; 0.288 ; HB_counter[14] ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.414      ;
; 0.288 ; HB_counter[16] ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.414      ;
; 0.288 ; HB_counter[18] ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.414      ;
; 0.288 ; HB_counter[24] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.414      ;
; 0.289 ; HB_counter[5]  ; HB_counter[5]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.415      ;
; 0.289 ; HB_counter[11] ; HB_counter[11] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.415      ;
; 0.289 ; HB_counter[13] ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.415      ;
; 0.289 ; HB_counter[15] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.415      ;
; 0.289 ; HB_counter[19] ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.415      ;
; 0.289 ; HB_counter[20] ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.415      ;
; 0.289 ; HB_counter[22] ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.415      ;
; 0.290 ; HB_counter[7]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.416      ;
; 0.290 ; HB_counter[9]  ; HB_counter[9]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.416      ;
; 0.290 ; HB_counter[17] ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.416      ;
; 0.290 ; HB_counter[21] ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.416      ;
; 0.290 ; HB_counter[23] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.416      ;
; 0.294 ; HB_counter[1]  ; HB_counter[1]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.420      ;
; 0.378 ; HB_counter[0]  ; HB_counter[1]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.504      ;
; 0.434 ; HB_counter[12] ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.043      ; 0.561      ;
; 0.436 ; HB_counter[2]  ; HB_counter[3]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.562      ;
; 0.436 ; HB_counter[10] ; HB_counter[11] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.562      ;
; 0.436 ; HB_counter[8]  ; HB_counter[9]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.562      ;
; 0.437 ; HB_counter[24] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.563      ;
; 0.437 ; HB_counter[4]  ; HB_counter[5]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.563      ;
; 0.437 ; HB_counter[14] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.563      ;
; 0.437 ; HB_counter[18] ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.563      ;
; 0.437 ; HB_counter[6]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.563      ;
; 0.437 ; HB_counter[16] ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.563      ;
; 0.438 ; HB_counter[20] ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.564      ;
; 0.438 ; HB_counter[22] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.564      ;
; 0.446 ; HB_counter[3]  ; HB_counter[4]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.572      ;
; 0.447 ; HB_counter[11] ; HB_counter[12] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.573      ;
; 0.447 ; HB_counter[1]  ; HB_counter[2]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.573      ;
; 0.447 ; HB_counter[5]  ; HB_counter[6]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.573      ;
; 0.447 ; HB_counter[13] ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.573      ;
; 0.447 ; HB_counter[15] ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.573      ;
; 0.447 ; HB_counter[19] ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.573      ;
; 0.448 ; HB_counter[7]  ; HB_counter[8]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; HB_counter[9]  ; HB_counter[10] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; HB_counter[17] ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; HB_counter[23] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; HB_counter[21] ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.574      ;
; 0.449 ; HB_counter[11] ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.043      ; 0.576      ;
; 0.449 ; HB_counter[3]  ; HB_counter[5]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.575      ;
; 0.450 ; HB_counter[1]  ; HB_counter[3]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.576      ;
; 0.450 ; HB_counter[13] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.576      ;
; 0.450 ; HB_counter[5]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.576      ;
; 0.450 ; HB_counter[15] ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.576      ;
; 0.450 ; HB_counter[19] ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.576      ;
; 0.451 ; HB_counter[9]  ; HB_counter[11] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.577      ;
; 0.451 ; HB_counter[7]  ; HB_counter[9]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.577      ;
; 0.451 ; HB_counter[23] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.577      ;
; 0.451 ; HB_counter[17] ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.577      ;
; 0.451 ; HB_counter[21] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.577      ;
; 0.497 ; HB_counter[12] ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.043      ; 0.624      ;
; 0.499 ; HB_counter[2]  ; HB_counter[4]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.625      ;
; 0.499 ; HB_counter[10] ; HB_counter[12] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.625      ;
; 0.499 ; HB_counter[8]  ; HB_counter[10] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.625      ;
; 0.500 ; HB_counter[4]  ; HB_counter[6]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.626      ;
; 0.500 ; HB_counter[14] ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.626      ;
; 0.500 ; HB_counter[18] ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.626      ;
; 0.500 ; HB_counter[6]  ; HB_counter[8]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.626      ;
; 0.500 ; HB_counter[16] ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.626      ;
; 0.500 ; HB_counter[12] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.043      ; 0.627      ;
; 0.501 ; HB_counter[22] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.627      ;
; 0.501 ; HB_counter[20] ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.627      ;
; 0.501 ; HB_counter[10] ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.043      ; 0.628      ;
; 0.502 ; HB_counter[2]  ; HB_counter[5]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.628      ;
; 0.502 ; HB_counter[8]  ; HB_counter[11] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.628      ;
; 0.503 ; HB_counter[4]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.629      ;
; 0.503 ; HB_counter[14] ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.629      ;
; 0.503 ; HB_counter[18] ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.629      ;
; 0.503 ; HB_counter[6]  ; HB_counter[9]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.629      ;
; 0.503 ; HB_counter[16] ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.629      ;
; 0.504 ; HB_counter[22] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.630      ;
; 0.504 ; HB_counter[20] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.630      ;
; 0.512 ; HB_counter[11] ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.043      ; 0.639      ;
; 0.512 ; HB_counter[3]  ; HB_counter[6]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.638      ;
; 0.513 ; HB_counter[1]  ; HB_counter[4]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.639      ;
; 0.513 ; HB_counter[13] ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.639      ;
; 0.513 ; HB_counter[5]  ; HB_counter[8]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.639      ;
; 0.513 ; HB_counter[15] ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.639      ;
; 0.513 ; HB_counter[19] ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.639      ;
; 0.514 ; HB_counter[9]  ; HB_counter[12] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.640      ;
; 0.514 ; HB_counter[7]  ; HB_counter[10] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.640      ;
; 0.514 ; HB_counter[17] ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.640      ;
; 0.514 ; HB_counter[21] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.640      ;
; 0.515 ; HB_counter[11] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.043      ; 0.642      ;
; 0.515 ; HB_counter[3]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.641      ;
; 0.516 ; HB_counter[9]  ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.043      ; 0.643      ;
; 0.516 ; HB_counter[1]  ; HB_counter[5]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.642      ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                     ; To Node                                                                                                                                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 18.622 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|end1_cyc_reg   ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:gen_cntr|a_graycounter_lgg:auto_generated|counter2a[0]                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 1.313      ;
; 18.622 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|end1_cyc_reg   ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:gen_cntr|a_graycounter_lgg:auto_generated|counter2a[1]                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 1.313      ;
; 18.622 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|end1_cyc_reg   ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:gen_cntr|a_graycounter_lgg:auto_generated|parity1                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 1.313      ;
; 18.622 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|end1_cyc_reg   ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:gen_cntr|a_graycounter_lgg:auto_generated|counter2a[2]                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 1.313      ;
; 18.741 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 1.157      ;
; 18.741 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[1]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 1.157      ;
; 18.741 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[2]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 1.157      ;
; 18.741 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[3]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 1.157      ;
; 18.741 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[4]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 1.157      ;
; 18.741 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 1.157      ;
; 18.741 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 1.157      ;
; 18.741 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 1.157      ;
; 18.741 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 1.157      ;
; 18.816 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|lpm_counter:pgwr_read_cntr|cntr_tri:auto_generated|counter_reg_bit[0]                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 1.112      ;
; 18.816 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|lpm_counter:pgwr_read_cntr|cntr_tri:auto_generated|counter_reg_bit[1]                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 1.112      ;
; 18.816 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|lpm_counter:pgwr_read_cntr|cntr_tri:auto_generated|counter_reg_bit[2]                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 1.112      ;
; 18.816 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|lpm_counter:pgwr_read_cntr|cntr_tri:auto_generated|counter_reg_bit[3]                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 1.112      ;
; 18.816 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|lpm_counter:pgwr_read_cntr|cntr_tri:auto_generated|counter_reg_bit[4]                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 1.112      ;
; 18.816 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|lpm_counter:pgwr_read_cntr|cntr_tri:auto_generated|counter_reg_bit[5]                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 1.112      ;
; 18.816 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|lpm_counter:pgwr_read_cntr|cntr_tri:auto_generated|counter_reg_bit[6]                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 1.112      ;
; 18.816 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|lpm_counter:pgwr_read_cntr|cntr_tri:auto_generated|counter_reg_bit[7]                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 1.112      ;
; 18.816 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|lpm_counter:pgwr_read_cntr|cntr_tri:auto_generated|counter_reg_bit[8]                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 1.112      ;
; 18.831 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|lpm_counter:pgwr_data_cntr|cntr_tri:auto_generated|counter_reg_bit[0]                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 1.095      ;
; 18.831 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|lpm_counter:pgwr_data_cntr|cntr_tri:auto_generated|counter_reg_bit[1]                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 1.095      ;
; 18.831 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|lpm_counter:pgwr_data_cntr|cntr_tri:auto_generated|counter_reg_bit[2]                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 1.095      ;
; 18.831 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|lpm_counter:pgwr_data_cntr|cntr_tri:auto_generated|counter_reg_bit[3]                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 1.095      ;
; 18.831 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|lpm_counter:pgwr_data_cntr|cntr_tri:auto_generated|counter_reg_bit[4]                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 1.095      ;
; 18.831 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|lpm_counter:pgwr_data_cntr|cntr_tri:auto_generated|counter_reg_bit[6]                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 1.095      ;
; 18.831 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|lpm_counter:pgwr_data_cntr|cntr_tri:auto_generated|counter_reg_bit[7]                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 1.095      ;
; 18.831 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|lpm_counter:pgwr_data_cntr|cntr_tri:auto_generated|counter_reg_bit[8]                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 1.095      ;
; 18.831 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|lpm_counter:pgwr_data_cntr|cntr_tri:auto_generated|counter_reg_bit[5]                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 1.095      ;
; 18.832 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|write_reg                                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.067     ; 1.088      ;
; 18.832 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|sec_erase_reg                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.067     ; 1.088      ;
; 18.907 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[0]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 1.004      ;
; 18.907 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[1]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 1.004      ;
; 18.907 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[2]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 1.004      ;
; 18.907 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[3]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 1.004      ;
; 18.907 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[4]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 1.004      ;
; 18.907 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[5]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 1.004      ;
; 18.907 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[6]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 1.004      ;
; 18.907 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[7]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 1.004      ;
; 18.907 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[8]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 1.004      ;
; 18.925 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|end_pgwrop_reg                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.063     ; 0.999      ;
; 18.925 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|start_wrpoll_reg                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.063     ; 0.999      ;
; 18.925 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|b_full                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.063     ; 0.999      ;
; 18.925 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|b_non_empty                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.063     ; 0.999      ;
; 18.960 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_rstat_reg  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:stage_cntr|a_graycounter_kgg:auto_generated|parity1                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 0.958      ;
; 18.960 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_rstat_reg  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:stage_cntr|a_graycounter_kgg:auto_generated|counter2a[0]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 0.958      ;
; 18.960 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_rstat_reg  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:stage_cntr|a_graycounter_kgg:auto_generated|counter2a[1]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 0.958      ;
; 19.139 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 0.790      ;
; 19.139 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 0.790      ;
; 19.139 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 0.790      ;
; 19.139 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 0.790      ;
; 19.139 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 0.790      ;
; 19.139 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 0.790      ;
; 19.139 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 0.790      ;
; 19.139 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 0.790      ;
; 19.139 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 0.790      ;
; 19.238 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|write_prot_reg                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 0.692      ;
; 19.238 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|write_rstat_reg                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 0.692      ;
; 19.238 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|start_wrpoll_reg2                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 0.692      ;
; 19.270 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|end_op_reg     ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:addbyte_cntr|a_graycounter_lgg:auto_generated|counter2a[1]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.025     ; 0.692      ;
; 19.270 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|end_op_reg     ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:addbyte_cntr|a_graycounter_lgg:auto_generated|counter2a[2]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.025     ; 0.692      ;
; 19.270 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|end_op_reg     ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:addbyte_cntr|a_graycounter_lgg:auto_generated|parity1                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.025     ; 0.692      ;
; 19.270 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|end_op_reg     ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:addbyte_cntr|a_graycounter_lgg:auto_generated|counter2a[0]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.025     ; 0.692      ;
; 36.633 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|altsyncram_gj31:fifo_ram|q_b[7]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.099      ; 3.421      ;
; 36.633 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|altsyncram_gj31:fifo_ram|q_b[6]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.099      ; 3.421      ;
; 36.633 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|altsyncram_gj31:fifo_ram|q_b[5]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.099      ; 3.421      ;
; 36.633 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|altsyncram_gj31:fifo_ram|q_b[4]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.099      ; 3.421      ;
; 36.633 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|altsyncram_gj31:fifo_ram|q_b[3]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.099      ; 3.421      ;
; 36.633 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|altsyncram_gj31:fifo_ram|q_b[2]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.099      ; 3.421      ;
; 36.633 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|altsyncram_gj31:fifo_ram|q_b[1]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.099      ; 3.421      ;
; 36.633 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|altsyncram_gj31:fifo_ram|q_b[0]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.099      ; 3.421      ;
; 36.696 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.099      ; 3.412      ;
; 36.751 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 3.194      ;
; 36.751 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 3.194      ;
; 36.751 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 3.194      ;
; 36.751 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 3.194      ;
; 36.751 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 3.194      ;
; 36.751 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 3.194      ;
; 36.751 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 3.194      ;
; 36.751 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 3.194      ;
; 36.751 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[0]                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 3.194      ;
; 36.751 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 3.194      ;
; 36.751 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[3]                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 3.194      ;
; 36.751 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 3.195      ;
; 36.751 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 3.195      ;
; 36.751 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 3.195      ;
; 36.751 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 3.195      ;
; 36.751 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 3.194      ;
; 36.751 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[1]                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 3.194      ;
; 36.751 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 3.195      ;
; 36.751 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 3.195      ;
; 36.751 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 3.195      ;
; 36.751 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 3.195      ;
; 36.751 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 3.195      ;
; 36.751 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 3.195      ;
; 36.751 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 3.195      ;
; 36.751 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 3.195      ;
; 36.752 ; reset                                                                                         ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 3.195      ;
+--------+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 38.884 ; reset_CRC ; CRC32:CRC32_inst|crc[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 1.054      ;
; 38.884 ; reset_CRC ; CRC32:CRC32_inst|crc[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 1.054      ;
; 38.884 ; reset_CRC ; CRC32:CRC32_inst|crc[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 1.054      ;
; 38.884 ; reset_CRC ; CRC32:CRC32_inst|crc[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 1.054      ;
; 38.884 ; reset_CRC ; CRC32:CRC32_inst|crc[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 1.054      ;
; 38.884 ; reset_CRC ; CRC32:CRC32_inst|crc[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 1.054      ;
; 38.884 ; reset_CRC ; CRC32:CRC32_inst|crc[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 1.054      ;
; 38.884 ; reset_CRC ; CRC32:CRC32_inst|crc[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 1.054      ;
; 38.884 ; reset_CRC ; CRC32:CRC32_inst|crc[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 1.054      ;
; 38.892 ; reset_CRC ; CRC32:CRC32_inst|crc[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.048     ; 1.047      ;
; 38.892 ; reset_CRC ; CRC32:CRC32_inst|crc[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.048     ; 1.047      ;
; 38.892 ; reset_CRC ; CRC32:CRC32_inst|crc[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.048     ; 1.047      ;
; 38.892 ; reset_CRC ; CRC32:CRC32_inst|crc[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.048     ; 1.047      ;
; 38.892 ; reset_CRC ; CRC32:CRC32_inst|crc[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.048     ; 1.047      ;
; 38.892 ; reset_CRC ; CRC32:CRC32_inst|crc[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.048     ; 1.047      ;
; 38.892 ; reset_CRC ; CRC32:CRC32_inst|crc[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.048     ; 1.047      ;
; 38.892 ; reset_CRC ; CRC32:CRC32_inst|crc[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.048     ; 1.047      ;
; 38.892 ; reset_CRC ; CRC32:CRC32_inst|crc[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.048     ; 1.047      ;
; 38.903 ; reset_CRC ; CRC32:CRC32_inst|crc[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.047     ; 1.037      ;
; 38.903 ; reset_CRC ; CRC32:CRC32_inst|crc[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.047     ; 1.037      ;
; 38.903 ; reset_CRC ; CRC32:CRC32_inst|crc[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.047     ; 1.037      ;
; 38.903 ; reset_CRC ; CRC32:CRC32_inst|crc[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.047     ; 1.037      ;
; 38.903 ; reset_CRC ; CRC32:CRC32_inst|crc[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.047     ; 1.037      ;
; 38.903 ; reset_CRC ; CRC32:CRC32_inst|crc[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.047     ; 1.037      ;
; 38.903 ; reset_CRC ; CRC32:CRC32_inst|crc[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.047     ; 1.037      ;
; 38.980 ; reset_CRC ; CRC32:CRC32_inst|crc[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 0.956      ;
; 38.980 ; reset_CRC ; CRC32:CRC32_inst|crc[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 0.956      ;
; 38.980 ; reset_CRC ; CRC32:CRC32_inst|crc[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 0.956      ;
; 38.980 ; reset_CRC ; CRC32:CRC32_inst|crc[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 0.956      ;
; 38.980 ; reset_CRC ; CRC32:CRC32_inst|crc[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 0.956      ;
; 38.980 ; reset_CRC ; CRC32:CRC32_inst|crc[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 0.956      ;
; 38.980 ; reset_CRC ; CRC32:CRC32_inst|crc[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 0.956      ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                                                                                                                                                 ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.489 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_wait_state                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.614      ;
; 0.574 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:wrstage_cntr|a_graycounter_kgg:auto_generated|counter2a[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.699      ;
; 0.574 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:wrstage_cntr|a_graycounter_kgg:auto_generated|parity1      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.699      ;
; 0.574 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:wrstage_cntr|a_graycounter_kgg:auto_generated|counter2a[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.699      ;
; 0.708 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_rstat_reg2       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|statreg_int[2]                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.848      ;
; 0.708 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_rstat_reg2       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|statreg_int[4]                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.848      ;
; 0.708 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_rstat_reg2       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|statreg_int[3]                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.848      ;
; 0.708 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_rstat_reg2       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|statreg_int[0]                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.848      ;
; 0.710 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_post_state                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.837      ;
; 0.710 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_data_state                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.837      ;
; 0.722 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_addmsb_reg       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|add_msb_reg                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 0.837      ;
; 0.734 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_rstat_reg        ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|shftpgwr_data_reg                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 0.848      ;
; 0.734 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_rstat_reg        ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|ncs_reg                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 0.848      ;
; 0.769 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|pgwrbuf_dataout[0]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.022      ; 0.875      ;
; 0.769 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|pgwrbuf_dataout[1]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.022      ; 0.875      ;
; 0.769 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|pgwrbuf_dataout[2]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.022      ; 0.875      ;
; 0.769 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|pgwrbuf_dataout[3]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.022      ; 0.875      ;
; 0.769 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|pgwrbuf_dataout[4]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.022      ; 0.875      ;
; 0.769 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|pgwrbuf_dataout[5]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.022      ; 0.875      ;
; 0.769 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|pgwrbuf_dataout[6]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.022      ; 0.875      ;
; 0.769 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|pgwrbuf_dataout[7]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.022      ; 0.875      ;
; 0.831 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_data_state                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.966      ;
; 0.831 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_init_counter_state                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.966      ;
; 0.831 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_pre_data_state                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.966      ;
; 0.831 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|idle_state                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.966      ;
; 0.831 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_post_data_state                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.966      ;
; 0.831 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_init_counter_state                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.966      ;
; 0.831 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_pre_data_state                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.966      ;
; 0.831 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_load_state                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.966      ;
; 0.831 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|idle_write_wait                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.966      ;
; 0.841 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_init_state                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 0.978      ;
; 0.841 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|read_source_update_state                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 0.978      ;
; 0.841 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_init_state                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 0.978      ;
; 0.841 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|write_source_update_state                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 0.978      ;
; 0.999 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe8                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.129      ;
; 1.014 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[0]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.144      ;
; 1.014 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.144      ;
; 1.014 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[2]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.144      ;
; 1.014 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[1]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.144      ;
; 1.014 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe9a[6]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.144      ;
; 1.114 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[21]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.231      ;
; 1.114 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[20]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.231      ;
; 1.114 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[19]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.231      ;
; 1.114 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[18]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.231      ;
; 1.114 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[17]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.231      ;
; 1.114 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[16]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.231      ;
; 1.114 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[15]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.231      ;
; 1.114 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[14]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.231      ;
; 1.114 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[13]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.231      ;
; 1.114 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[12]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.231      ;
; 1.114 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[11]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.231      ;
; 1.114 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[10]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.231      ;
; 1.114 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[9]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.231      ;
; 1.114 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[8]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.231      ;
; 1.114 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[7]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.231      ;
; 1.114 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[6]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.231      ;
; 1.212 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[28]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.331      ;
; 1.212 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[27]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.331      ;
; 1.212 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[26]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.331      ;
; 1.212 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[25]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.331      ;
; 1.212 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[24]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.331      ;
; 1.212 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[23]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.331      ;
; 1.212 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[22]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.331      ;
; 1.212 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.331      ;
; 1.212 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.331      ;
; 1.212 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[3]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.331      ;
; 1.212 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[2]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.331      ;
; 1.212 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[1]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.331      ;
; 1.212 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe2a0[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[0]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.331      ;
; 1.319 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[21]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.447      ;
; 1.319 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[20]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.447      ;
; 1.319 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[19]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.447      ;
; 1.319 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[18]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.447      ;
; 1.319 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[17]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.447      ;
; 1.319 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[16]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.447      ;
; 1.319 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[15]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.447      ;
; 1.319 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[14]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.447      ;
; 1.319 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[13]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.447      ;
; 1.319 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[12]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.447      ;
; 1.319 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[11]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.447      ;
; 1.319 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[10]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.447      ;
; 1.319 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[9]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.447      ;
; 1.319 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[8]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.447      ;
; 1.319 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[7]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.447      ;
; 1.319 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[6]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.447      ;
; 1.417 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[28]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.547      ;
; 1.417 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[27]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.547      ;
; 1.417 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[26]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.547      ;
; 1.417 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[25]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.547      ;
; 1.417 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[24]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.547      ;
; 1.417 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[23]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.547      ;
; 1.417 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[22]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.547      ;
; 1.417 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.547      ;
; 1.417 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.547      ;
; 1.417 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[3]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.547      ;
; 1.417 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[2]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.547      ;
; 1.417 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[1]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.547      ;
; 1.417 ; Reconfigure:Recon_inst|ResetRU                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|dffe7a[0]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.547      ;
; 2.561 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.170      ; 2.835      ;
; 2.561 ; reset                                                                                               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.169      ; 2.834      ;
+-------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                 ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 40.699 ; reset_CRC ; CRC32:CRC32_inst|crc[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.031      ; 0.834      ;
; 40.699 ; reset_CRC ; CRC32:CRC32_inst|crc[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.031      ; 0.834      ;
; 40.699 ; reset_CRC ; CRC32:CRC32_inst|crc[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.031      ; 0.834      ;
; 40.699 ; reset_CRC ; CRC32:CRC32_inst|crc[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.031      ; 0.834      ;
; 40.699 ; reset_CRC ; CRC32:CRC32_inst|crc[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.031      ; 0.834      ;
; 40.699 ; reset_CRC ; CRC32:CRC32_inst|crc[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.031      ; 0.834      ;
; 40.699 ; reset_CRC ; CRC32:CRC32_inst|crc[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.031      ; 0.834      ;
; 40.776 ; reset_CRC ; CRC32:CRC32_inst|crc[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.035      ; 0.915      ;
; 40.776 ; reset_CRC ; CRC32:CRC32_inst|crc[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.035      ; 0.915      ;
; 40.776 ; reset_CRC ; CRC32:CRC32_inst|crc[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.035      ; 0.915      ;
; 40.776 ; reset_CRC ; CRC32:CRC32_inst|crc[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.035      ; 0.915      ;
; 40.776 ; reset_CRC ; CRC32:CRC32_inst|crc[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.035      ; 0.915      ;
; 40.776 ; reset_CRC ; CRC32:CRC32_inst|crc[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.035      ; 0.915      ;
; 40.776 ; reset_CRC ; CRC32:CRC32_inst|crc[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.035      ; 0.915      ;
; 40.778 ; reset_CRC ; CRC32:CRC32_inst|crc[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.034      ; 0.916      ;
; 40.778 ; reset_CRC ; CRC32:CRC32_inst|crc[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.034      ; 0.916      ;
; 40.778 ; reset_CRC ; CRC32:CRC32_inst|crc[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.034      ; 0.916      ;
; 40.778 ; reset_CRC ; CRC32:CRC32_inst|crc[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.034      ; 0.916      ;
; 40.778 ; reset_CRC ; CRC32:CRC32_inst|crc[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.034      ; 0.916      ;
; 40.778 ; reset_CRC ; CRC32:CRC32_inst|crc[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.034      ; 0.916      ;
; 40.778 ; reset_CRC ; CRC32:CRC32_inst|crc[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.034      ; 0.916      ;
; 40.778 ; reset_CRC ; CRC32:CRC32_inst|crc[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.034      ; 0.916      ;
; 40.778 ; reset_CRC ; CRC32:CRC32_inst|crc[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.034      ; 0.916      ;
; 40.786 ; reset_CRC ; CRC32:CRC32_inst|crc[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.033      ; 0.923      ;
; 40.786 ; reset_CRC ; CRC32:CRC32_inst|crc[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.033      ; 0.923      ;
; 40.786 ; reset_CRC ; CRC32:CRC32_inst|crc[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.033      ; 0.923      ;
; 40.786 ; reset_CRC ; CRC32:CRC32_inst|crc[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.033      ; 0.923      ;
; 40.786 ; reset_CRC ; CRC32:CRC32_inst|crc[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.033      ; 0.923      ;
; 40.786 ; reset_CRC ; CRC32:CRC32_inst|crc[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.033      ; 0.923      ;
; 40.786 ; reset_CRC ; CRC32:CRC32_inst|crc[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.033      ; 0.923      ;
; 40.786 ; reset_CRC ; CRC32:CRC32_inst|crc[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.033      ; 0.923      ;
; 40.786 ; reset_CRC ; CRC32:CRC32_inst|crc[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.033      ; 0.923      ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'PHY_CLK125'                                                                                              ;
+-------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                         ;
+-------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------+
; 3.439 ; 3.623        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[0]                                                  ;
; 3.439 ; 3.623        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[10]                                                 ;
; 3.439 ; 3.623        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[11]                                                 ;
; 3.439 ; 3.623        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[12]                                                 ;
; 3.439 ; 3.623        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[1]                                                  ;
; 3.439 ; 3.623        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[2]                                                  ;
; 3.439 ; 3.623        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[3]                                                  ;
; 3.439 ; 3.623        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[4]                                                  ;
; 3.439 ; 3.623        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[5]                                                  ;
; 3.439 ; 3.623        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[6]                                                  ;
; 3.439 ; 3.623        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[7]                                                  ;
; 3.439 ; 3.623        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[8]                                                  ;
; 3.439 ; 3.623        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[9]                                                  ;
; 3.440 ; 3.624        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[13]                                                 ;
; 3.440 ; 3.624        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[14]                                                 ;
; 3.440 ; 3.624        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[15]                                                 ;
; 3.440 ; 3.624        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[16]                                                 ;
; 3.440 ; 3.624        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[17]                                                 ;
; 3.440 ; 3.624        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[18]                                                 ;
; 3.440 ; 3.624        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[19]                                                 ;
; 3.440 ; 3.624        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[20]                                                 ;
; 3.440 ; 3.624        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[21]                                                 ;
; 3.440 ; 3.624        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[22]                                                 ;
; 3.440 ; 3.624        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[23]                                                 ;
; 3.440 ; 3.624        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[24]                                                 ;
; 3.440 ; 3.624        ; 0.184          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[25]                                                 ;
; 3.619 ; 3.619        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[0]|clk                                              ;
; 3.619 ; 3.619        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[10]|clk                                             ;
; 3.619 ; 3.619        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[11]|clk                                             ;
; 3.619 ; 3.619        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[12]|clk                                             ;
; 3.619 ; 3.619        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[13]|clk                                             ;
; 3.619 ; 3.619        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[14]|clk                                             ;
; 3.619 ; 3.619        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[15]|clk                                             ;
; 3.619 ; 3.619        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[16]|clk                                             ;
; 3.619 ; 3.619        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[17]|clk                                             ;
; 3.619 ; 3.619        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[18]|clk                                             ;
; 3.619 ; 3.619        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[19]|clk                                             ;
; 3.619 ; 3.619        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[1]|clk                                              ;
; 3.619 ; 3.619        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[20]|clk                                             ;
; 3.619 ; 3.619        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[21]|clk                                             ;
; 3.619 ; 3.619        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[22]|clk                                             ;
; 3.619 ; 3.619        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[23]|clk                                             ;
; 3.619 ; 3.619        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[24]|clk                                             ;
; 3.619 ; 3.619        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[25]|clk                                             ;
; 3.619 ; 3.619        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[2]|clk                                              ;
; 3.619 ; 3.619        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[3]|clk                                              ;
; 3.619 ; 3.619        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[4]|clk                                              ;
; 3.619 ; 3.619        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[5]|clk                                              ;
; 3.619 ; 3.619        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[6]|clk                                              ;
; 3.619 ; 3.619        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[7]|clk                                              ;
; 3.619 ; 3.619        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[8]|clk                                              ;
; 3.619 ; 3.619        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; HB_counter[9]|clk                                              ;
; 3.620 ; 3.620        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; PHY_CLK125~input|o                                             ;
; 3.623 ; 3.623        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 3.630 ; 3.630        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 3.630 ; 3.630        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 3.630 ; 3.630        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3]           ;
; 3.630 ; 3.630        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 3.633 ; 3.633        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; PHY_CLK125~inputclkctrl|inclk[0]                               ;
; 3.633 ; 3.633        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; PHY_CLK125~inputclkctrl|outclk                                 ;
; 4.000 ; 8.000        ; 4.000          ; Port Rate        ; PHY_CLK125 ; Rise       ; PHY_CLK125                                                     ;
; 4.000 ; 4.000        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; PHY_CLK125~input|i                                             ;
; 4.000 ; 4.000        ; 0.000          ; Low Pulse Width  ; PHY_CLK125 ; Rise       ; PHY_CLK125~input|i                                             ;
; 4.159 ; 4.375        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[0]                                                  ;
; 4.159 ; 4.375        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[10]                                                 ;
; 4.159 ; 4.375        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[11]                                                 ;
; 4.159 ; 4.375        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[12]                                                 ;
; 4.159 ; 4.375        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[13]                                                 ;
; 4.159 ; 4.375        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[14]                                                 ;
; 4.159 ; 4.375        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[15]                                                 ;
; 4.159 ; 4.375        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[16]                                                 ;
; 4.159 ; 4.375        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[17]                                                 ;
; 4.159 ; 4.375        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[18]                                                 ;
; 4.159 ; 4.375        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[19]                                                 ;
; 4.159 ; 4.375        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[1]                                                  ;
; 4.159 ; 4.375        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[20]                                                 ;
; 4.159 ; 4.375        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[21]                                                 ;
; 4.159 ; 4.375        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[22]                                                 ;
; 4.159 ; 4.375        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[23]                                                 ;
; 4.159 ; 4.375        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[24]                                                 ;
; 4.159 ; 4.375        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[25]                                                 ;
; 4.159 ; 4.375        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[2]                                                  ;
; 4.159 ; 4.375        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[3]                                                  ;
; 4.159 ; 4.375        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[4]                                                  ;
; 4.159 ; 4.375        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[5]                                                  ;
; 4.159 ; 4.375        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[6]                                                  ;
; 4.159 ; 4.375        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[7]                                                  ;
; 4.159 ; 4.375        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[8]                                                  ;
; 4.159 ; 4.375        ; 0.216          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[9]                                                  ;
; 4.366 ; 4.366        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; PHY_CLK125~inputclkctrl|inclk[0]                               ;
; 4.366 ; 4.366        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; PHY_CLK125~inputclkctrl|outclk                                 ;
; 4.370 ; 4.370        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 4.370 ; 4.370        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 4.370 ; 4.370        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3]           ;
; 4.370 ; 4.370        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.377 ; 4.377        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.380 ; 4.380        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[13]|clk                                             ;
; 4.380 ; 4.380        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[14]|clk                                             ;
; 4.380 ; 4.380        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[15]|clk                                             ;
; 4.380 ; 4.380        ; 0.000          ; High Pulse Width ; PHY_CLK125 ; Rise       ; HB_counter[16]|clk                                             ;
+-------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.841  ; 19.941       ; 10.100         ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|wire_sd4_regout                                                                                                                  ;
; 9.956  ; 20.056       ; 10.100         ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|wire_sd4_regout                                                                                                                  ;
; 15.000 ; 40.000       ; 25.000         ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_51n:Remote_rmtupdt_51n_component|wire_sd4_regout                                                                                                                  ;
; 19.754 ; 19.984       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|dpram_omt:FIFOram|altsyncram_s0k1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 19.754 ; 19.984       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|dpram_omt:FIFOram|altsyncram_s0k1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 19.756 ; 19.986       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|dpram_omt:FIFOram|altsyncram_s0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 19.756 ; 19.986       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|altsyncram_gj31:fifo_ram|q_b[0]                                                                                                                   ;
; 19.756 ; 19.986       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|altsyncram_gj31:fifo_ram|q_b[1]                                                                                                                   ;
; 19.756 ; 19.986       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|altsyncram_gj31:fifo_ram|q_b[2]                                                                                                                   ;
; 19.756 ; 19.986       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|altsyncram_gj31:fifo_ram|q_b[3]                                                                                                                   ;
; 19.756 ; 19.986       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|altsyncram_gj31:fifo_ram|q_b[4]                                                                                                                   ;
; 19.756 ; 19.986       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|altsyncram_gj31:fifo_ram|q_b[5]                                                                                                                   ;
; 19.756 ; 19.986       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|altsyncram_gj31:fifo_ram|q_b[6]                                                                                                                   ;
; 19.756 ; 19.986       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|altsyncram_gj31:fifo_ram|q_b[7]                                                                                                                   ;
; 19.756 ; 19.986       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0                                                                                         ;
; 19.757 ; 19.987       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|scfifo:scfifo3|scfifo_fvl:auto_generated|a_dpfifo_abs:dpfifo|dpram_omt:FIFOram|altsyncram_s0k1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|add_msb_reg                                                                                                                                ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|busy_det_reg                                                                                                                               ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|do_wrmemadd_reg                                                                                                                            ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; address[10]                                                                                                                                                                                                               ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; address[11]                                                                                                                                                                                                               ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; address[12]                                                                                                                                                                                                               ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; address[13]                                                                                                                                                                                                               ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; address[14]                                                                                                                                                                                                               ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; address[15]                                                                                                                                                                                                               ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; address[16]                                                                                                                                                                                                               ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; address[17]                                                                                                                                                                                                               ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; address[8]                                                                                                                                                                                                                ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; address[9]                                                                                                                                                                                                                ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; send_more                                                                                                                                                                                                                 ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; shift_bytes                                                                                                                                                                                                               ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; write                                                                                                                                                                                                                     ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; write_enable                                                                                                                                                                                                              ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:wrstage_cntr|a_graycounter_kgg:auto_generated|counter2a[0]                                                                   ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:wrstage_cntr|a_graycounter_kgg:auto_generated|counter2a[1]                                                                   ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:wrstage_cntr|a_graycounter_kgg:auto_generated|parity1                                                                        ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_addmsb_reg                                                                                                                             ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_rstat_reg                                                                                                                              ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_rstat_reg2                                                                                                                             ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg                                                                                                                              ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|clr_write_reg2                                                                                                                             ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|end1_cyc_reg                                                                                                                               ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|max_cnt_reg                                                                                                                                ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|ncs_reg                                                                                                                                    ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|shftpgwr_data_reg                                                                                                                          ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|stage2_reg                                                                                                                                 ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|stage3_reg                                                                                                                                 ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|stage4_reg                                                                                                                                 ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; PHY_state.00001                                                                                                                                                                                                           ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; address[18]                                                                                                                                                                                                               ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; address[19]                                                                                                                                                                                                               ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; address[20]                                                                                                                                                                                                               ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; address[21]                                                                                                                                                                                                               ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; address[22]                                                                                                                                                                                                               ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; address[23]                                                                                                                                                                                                               ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; byte_count[0]                                                                                                                                                                                                             ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; byte_count[1]                                                                                                                                                                                                             ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; byte_count[2]                                                                                                                                                                                                             ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; byte_count[3]                                                                                                                                                                                                             ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; byte_count[4]                                                                                                                                                                                                             ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; byte_count[5]                                                                                                                                                                                                             ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; byte_count[6]                                                                                                                                                                                                             ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; byte_count[7]                                                                                                                                                                                                             ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; byte_count[8]                                                                                                                                                                                                             ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; erase_ACK                                                                                                                                                                                                                 ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; erase_done                                                                                                                                                                                                                ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rdreq                                                                                                                                                                                                                     ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; sector_erase                                                                                                                                                                                                              ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; state[0]                                                                                                                                                                                                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; state[1]                                                                                                                                                                                                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; state[2]                                                                                                                                                                                                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; state[3]                                                                                                                                                                                                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; sync_TD[0]                                                                                                                                                                                                                ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; sync_TD[1]                                                                                                                                                                                                                ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; sync_TD[2]                                                                                                                                                                                                                ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; sync_TD[3]                                                                                                                                                                                                                ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:addbyte_cntr|a_graycounter_lgg:auto_generated|counter2a[0]                                                                   ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:addbyte_cntr|a_graycounter_lgg:auto_generated|counter2a[1]                                                                   ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:addbyte_cntr|a_graycounter_lgg:auto_generated|counter2a[2]                                                                   ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|a_graycounter:addbyte_cntr|a_graycounter_lgg:auto_generated|parity1                                                                        ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|asmi_opcode_reg[0]                                                                                                                         ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|asmi_opcode_reg[1]                                                                                                                         ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|asmi_opcode_reg[2]                                                                                                                         ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|asmi_opcode_reg[3]                                                                                                                         ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|asmi_opcode_reg[4]                                                                                                                         ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|asmi_opcode_reg[5]                                                                                                                         ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|asmi_opcode_reg[6]                                                                                                                         ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|asmi_opcode_reg[7]                                                                                                                         ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|buf_empty_reg                                                                                                                              ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|cnt_bfend_reg                                                                                                                              ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|maxcnt_shift_reg2                                                                                                                          ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|pgwrbuf_dataout[0]                                                                                                                         ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|pgwrbuf_dataout[1]                                                                                                                         ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|pgwrbuf_dataout[2]                                                                                                                         ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|pgwrbuf_dataout[3]                                                                                                                         ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|pgwrbuf_dataout[4]                                                                                                                         ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|pgwrbuf_dataout[5]                                                                                                                         ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|pgwrbuf_dataout[6]                                                                                                                         ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|pgwrbuf_dataout[7]                                                                                                                         ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|statreg_int[0]                                                                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'PHY_RX_CLOCK'                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock        ; Clock Edge ; Target                                                                                                                                                          ;
+--------+--------------+----------------+------------------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.390 ; 19.620       ; 0.230          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 19.390 ; 19.620       ; 0.230          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 19.390 ; 19.620       ; 0.230          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ;
; 19.402 ; 19.618       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ;
; 19.402 ; 19.618       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ;
; 19.402 ; 19.618       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ;
; 19.402 ; 19.618       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ;
; 19.402 ; 19.618       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ;
; 19.402 ; 19.618       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ;
; 19.402 ; 19.618       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ;
; 19.402 ; 19.618       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                   ;
; 19.402 ; 19.618       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[0] ;
; 19.402 ; 19.618       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[1] ;
; 19.402 ; 19.618       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[2] ;
; 19.402 ; 19.618       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[3] ;
; 19.402 ; 19.618       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[4] ;
; 19.402 ; 19.618       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ;
; 19.402 ; 19.618       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ;
; 19.402 ; 19.618       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ;
; 19.402 ; 19.618       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ;
; 19.402 ; 19.618       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ;
; 19.402 ; 19.618       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[0]                                          ;
; 19.402 ; 19.618       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[1]                                          ;
; 19.402 ; 19.618       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[2]                                          ;
; 19.402 ; 19.618       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[3]                                          ;
; 19.402 ; 19.618       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[4]                                          ;
; 19.402 ; 19.618       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ;
; 19.402 ; 19.618       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ;
; 19.402 ; 19.618       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ;
; 19.402 ; 19.618       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ;
; 19.402 ; 19.618       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ;
; 19.403 ; 19.619       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 19.403 ; 19.619       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[0]                                                  ;
; 19.445 ; 19.629       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_RX_CLOCK_2                                                                                                                                                  ;
; 19.621 ; 19.621       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_RX_CLOCK~input|o                                                                                                                                            ;
; 19.624 ; 19.624       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_RX_CLOCK_2|clk                                                                                                                                              ;
; 19.624 ; 19.624       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[0]|clk                                                                               ;
; 19.624 ; 19.624       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[1]|clk                                                                               ;
; 19.624 ; 19.624       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[2]|clk                                                                               ;
; 19.624 ; 19.624       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[3]|clk                                                                               ;
; 19.624 ; 19.624       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[4]|clk                                                                               ;
; 19.624 ; 19.624       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0|clk0                                                                          ;
; 19.624 ; 19.624       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter10a[0]|clk                                                                          ;
; 19.624 ; 19.624       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter10a[1]|clk                                                                          ;
; 19.624 ; 19.624       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter10a[2]|clk                                                                          ;
; 19.624 ; 19.624       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter10a[3]|clk                                                                          ;
; 19.624 ; 19.624       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter10a[4]|clk                                                                          ;
; 19.624 ; 19.624       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|parity8|clk                                                                                ;
; 19.624 ; 19.624       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity9a0|clk                                                                          ;
; 19.624 ; 19.624       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity9a1|clk                                                                          ;
; 19.624 ; 19.624       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[1]|clk                                                                                       ;
; 19.624 ; 19.624       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[2]|clk                                                                                       ;
; 19.624 ; 19.624       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[3]|clk                                                                                       ;
; 19.624 ; 19.624       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[4]|clk                                                                                       ;
; 19.624 ; 19.624       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[5]|clk                                                                                       ;
; 19.624 ; 19.624       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]|clk                                                                     ;
; 19.624 ; 19.624       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]|clk                                                                     ;
; 19.624 ; 19.624       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]|clk                                                                     ;
; 19.624 ; 19.624       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3]|clk                                                                     ;
; 19.624 ; 19.624       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]|clk                                                                     ;
; 19.624 ; 19.624       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0]|clk                                                                     ;
; 19.624 ; 19.624       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1]|clk                                                                     ;
; 19.624 ; 19.624       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]|clk                                                                     ;
; 19.624 ; 19.624       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3]|clk                                                                     ;
; 19.624 ; 19.624       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4]|clk                                                                     ;
; 19.625 ; 19.625       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit[0]|clk                                                                        ;
; 19.625 ; 19.625       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_fifo_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0]|clk                                                                                       ;
; 19.634 ; 19.634       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_RX_CLOCK~inputclkctrl|inclk[0]                                                                                                                              ;
; 19.634 ; 19.634       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_RX_CLOCK~inputclkctrl|outclk                                                                                                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; PHY_RX_CLOCK ; Rise       ; PHY_RX_CLOCK~input|i                                                                                                                                            ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; PHY_RX_CLOCK ; Rise       ; PHY_RX_CLOCK~input|i                                                                                                                                            ;
; 20.145 ; 20.375       ; 0.230          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 20.145 ; 20.375       ; 0.230          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 20.145 ; 20.375       ; 0.230          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ;
; 20.154 ; 20.370       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK ; Rise       ; PHY_RX_CLOCK_2                                                                                                                                                  ;
; 20.196 ; 20.380       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ;
; 20.196 ; 20.380       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ;
; 20.196 ; 20.380       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ;
; 20.196 ; 20.380       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ;
; 20.196 ; 20.380       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ;
; 20.196 ; 20.380       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ;
; 20.196 ; 20.380       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ;
; 20.196 ; 20.380       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                   ;
; 20.196 ; 20.380       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[0] ;
; 20.196 ; 20.380       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[1] ;
; 20.196 ; 20.380       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[2] ;
; 20.196 ; 20.380       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[3] ;
; 20.196 ; 20.380       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[4] ;
; 20.196 ; 20.380       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ;
; 20.196 ; 20.380       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ;
; 20.196 ; 20.380       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ;
; 20.196 ; 20.380       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ;
; 20.196 ; 20.380       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ;
; 20.196 ; 20.380       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 20.196 ; 20.380       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[0]                                                  ;
; 20.196 ; 20.380       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[1]                                                  ;
; 20.196 ; 20.380       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[2]                                                  ;
; 20.196 ; 20.380       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[3]                                                  ;
; 20.196 ; 20.380       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[4]                                                  ;
; 20.196 ; 20.380       ; 0.184          ; Low Pulse Width  ; PHY_RX_CLOCK ; Fall       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|wrptr_g[5]                                                  ;
+--------+--------------+----------------+------------------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'PHY_RX_CLOCK_2'                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock          ; Clock Edge ; Target                                                                                                                                                        ;
+--------+--------------+----------------+------------------+----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 39.714 ; 39.944       ; 0.230          ; Low Pulse Width  ; PHY_RX_CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|q_b[0]                           ;
; 39.714 ; 39.944       ; 0.230          ; Low Pulse Width  ; PHY_RX_CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|q_b[1]                           ;
; 39.714 ; 39.944       ; 0.230          ; Low Pulse Width  ; PHY_RX_CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|q_b[2]                           ;
; 39.714 ; 39.944       ; 0.230          ; Low Pulse Width  ; PHY_RX_CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|q_b[3]                           ;
; 39.714 ; 39.944       ; 0.230          ; Low Pulse Width  ; PHY_RX_CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|q_b[4]                           ;
; 39.714 ; 39.944       ; 0.230          ; Low Pulse Width  ; PHY_RX_CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|q_b[5]                           ;
; 39.714 ; 39.944       ; 0.230          ; Low Pulse Width  ; PHY_RX_CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|q_b[6]                           ;
; 39.714 ; 39.944       ; 0.230          ; Low Pulse Width  ; PHY_RX_CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|q_b[7]                           ;
; 39.714 ; 39.944       ; 0.230          ; Low Pulse Width  ; PHY_RX_CLOCK_2 ; Rise       ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 39.715 ; 39.945       ; 0.230          ; Low Pulse Width  ; PHY_RX_CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~porta_address_reg0                             ;
; 39.715 ; 39.945       ; 0.230          ; Low Pulse Width  ; PHY_RX_CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~porta_we_reg                                   ;
; 39.716 ; 39.946       ; 0.230          ; Low Pulse Width  ; PHY_RX_CLOCK_2 ; Rise       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~porta_datain_reg0                              ;
; 39.734 ; 39.950       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; PC_MAC[0]                                                                                                                                                     ;
; 39.734 ; 39.950       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; PC_MAC[16]                                                                                                                                                    ;
; 39.734 ; 39.950       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; PC_MAC[24]                                                                                                                                                    ;
; 39.734 ; 39.950       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; PC_MAC[32]                                                                                                                                                    ;
; 39.734 ; 39.950       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; PC_MAC[40]                                                                                                                                                    ;
; 39.734 ; 39.950       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; PC_MAC[8]                                                                                                                                                     ;
; 39.734 ; 39.950       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; PHY_Rx_state.ERASE                                                                                                                                            ;
; 39.734 ; 39.950       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; PHY_Rx_state.READMAC                                                                                                                                          ;
; 39.734 ; 39.950       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; PHY_Rx_state.WRITEIP                                                                                                                                          ;
; 39.734 ; 39.950       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; erase                                                                                                                                                         ;
; 39.734 ; 39.950       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; read_MAC                                                                                                                                                      ;
; 39.734 ; 39.950       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; send_MAC                                                                                                                                                      ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; IP_to_write[0]                                                                                                                                                ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; IP_to_write[10]                                                                                                                                               ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; IP_to_write[11]                                                                                                                                               ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; IP_to_write[12]                                                                                                                                               ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; IP_to_write[13]                                                                                                                                               ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; IP_to_write[15]                                                                                                                                               ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; IP_to_write[16]                                                                                                                                               ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; IP_to_write[18]                                                                                                                                               ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; IP_to_write[1]                                                                                                                                                ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; IP_to_write[20]                                                                                                                                               ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; IP_to_write[21]                                                                                                                                               ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; IP_to_write[22]                                                                                                                                               ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; IP_to_write[23]                                                                                                                                               ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; IP_to_write[24]                                                                                                                                               ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; IP_to_write[25]                                                                                                                                               ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; IP_to_write[26]                                                                                                                                               ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; IP_to_write[27]                                                                                                                                               ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; IP_to_write[28]                                                                                                                                               ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; IP_to_write[2]                                                                                                                                                ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; IP_to_write[3]                                                                                                                                                ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; IP_to_write[4]                                                                                                                                                ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; IP_to_write[9]                                                                                                                                                ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; PC_MAC[10]                                                                                                                                                    ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; PC_MAC[11]                                                                                                                                                    ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; PC_MAC[12]                                                                                                                                                    ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; PC_MAC[13]                                                                                                                                                    ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; PC_MAC[14]                                                                                                                                                    ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; PC_MAC[17]                                                                                                                                                    ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; PC_MAC[18]                                                                                                                                                    ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; PC_MAC[19]                                                                                                                                                    ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; PC_MAC[1]                                                                                                                                                     ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; PC_MAC[22]                                                                                                                                                    ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; PC_MAC[25]                                                                                                                                                    ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; PC_MAC[26]                                                                                                                                                    ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; PC_MAC[27]                                                                                                                                                    ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; PC_MAC[2]                                                                                                                                                     ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; PC_MAC[30]                                                                                                                                                    ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; PC_MAC[33]                                                                                                                                                    ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; PC_MAC[34]                                                                                                                                                    ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; PC_MAC[35]                                                                                                                                                    ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; PC_MAC[38]                                                                                                                                                    ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; PC_MAC[3]                                                                                                                                                     ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; PC_MAC[41]                                                                                                                                                    ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; PC_MAC[42]                                                                                                                                                    ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; PC_MAC[43]                                                                                                                                                    ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; PC_MAC[46]                                                                                                                                                    ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; PC_MAC[4]                                                                                                                                                     ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; PC_MAC[5]                                                                                                                                                     ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; PC_MAC[6]                                                                                                                                                     ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; PC_MAC[9]                                                                                                                                                     ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; PHY_Rx_state.GET_TYPE                                                                                                                                         ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; PHY_Rx_state.READIP                                                                                                                                           ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; PHY_Rx_state.SEND_TO_FIFO                                                                                                                                     ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; PHY_Rx_state.START                                                                                                                                            ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; PHY_data_count[0]                                                                                                                                             ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; PHY_data_count[1]                                                                                                                                             ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; PHY_data_count[2]                                                                                                                                             ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; PHY_data_count[3]                                                                                                                                             ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; PHY_data_count[4]                                                                                                                                             ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; PHY_data_count[5]                                                                                                                                             ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; PHY_data_count[6]                                                                                                                                             ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; PHY_data_count[7]                                                                                                                                             ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; PHY_data_count[8]                                                                                                                                             ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; Rx_enable                                                                                                                                                     ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; data_match                                                                                                                                                    ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; left_shift[0]                                                                                                                                                 ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; left_shift[1]                                                                                                                                                 ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; left_shift[2]                                                                                                                                                 ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; left_shift[3]                                                                                                                                                 ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; left_shift[4]                                                                                                                                                 ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; left_shift[5]                                                                                                                                                 ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; left_shift[6]                                                                                                                                                 ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; left_shift[7]                                                                                                                                                 ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; left_shift[8]                                                                                                                                                 ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; left_shift[9]                                                                                                                                                 ;
; 39.735 ; 39.951       ; 0.216          ; High Pulse Width ; PHY_RX_CLOCK_2 ; Fall       ; read_IP                                                                                                                                                       ;
+--------+--------------+----------------+------------------+----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                 ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target           ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------+
; 39.774 ; 39.990       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; reply[0]         ;
; 39.774 ; 39.990       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; reply[1]         ;
; 39.774 ; 39.990       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; reply[2]         ;
; 39.774 ; 39.990       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; send_MAC_ACK     ;
; 39.774 ; 39.990       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; state_Tx.SEND    ;
; 39.774 ; 39.990       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; state_Tx.SENDIP  ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; Tx_data[0]       ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; Tx_data[1]       ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; Tx_data[2]       ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; data_count[0]    ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; data_count[10]   ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; data_count[1]    ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; data_count[2]    ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; data_count[3]    ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; data_count[4]    ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; data_count[5]    ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; data_count[6]    ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; data_count[7]    ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; data_count[8]    ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; data_count[9]    ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; erase_done_ACK   ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; interframe[0]    ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; interframe[1]    ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; interframe[2]    ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; interframe[3]    ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; interframe[4]    ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; interframe[5]    ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; rdaddress[0]     ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; rdaddress[1]     ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; rdaddress[2]     ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; rdaddress[3]     ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; rdaddress[4]     ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; rdaddress[5]     ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; rdaddress[6]     ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; reset_CRC        ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; send_more_ACK    ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; state_Tx.CRC     ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; state_Tx.RESET   ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; sync_Tx_CTL      ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_IP[13]      ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_IP[14]      ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_IP[21]      ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_IP[22]      ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_IP[29]      ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_IP[30]      ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_IP[4]       ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_IP[5]       ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_IP[6]       ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[0]      ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[10]     ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[11]     ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[12]     ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[15]     ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[16]     ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[17]     ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[18]     ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[19]     ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[1]      ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[20]     ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[23]     ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[24]     ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[25]     ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[26]     ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[27]     ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[28]     ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[2]      ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[31]     ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[32]     ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[33]     ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[34]     ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[35]     ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[36]     ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[3]      ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[40]     ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[41]     ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[43]     ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[4]      ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[7]      ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[8]      ;
; 39.775 ; 39.991       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_MAC[9]      ;
; 39.776 ; 39.992       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; IP_count[0]      ;
; 39.776 ; 39.992       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; IP_count[1]      ;
; 39.776 ; 39.992       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; IP_count[2]      ;
; 39.776 ; 39.992       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; IP_count[3]      ;
; 39.776 ; 39.992       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; IP_count[4]      ;
; 39.776 ; 39.992       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; MAC_count[0]     ;
; 39.776 ; 39.992       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; MAC_count[1]     ;
; 39.776 ; 39.992       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; MAC_count[2]     ;
; 39.776 ; 39.992       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; MAC_count[3]     ;
; 39.776 ; 39.992       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; MAC_count[4]     ;
; 39.776 ; 39.992       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; Tx_data[3]       ;
; 39.776 ; 39.992       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; Tx_data[4]       ;
; 39.776 ; 39.992       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; Tx_data[5]       ;
; 39.776 ; 39.992       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; Tx_data[6]       ;
; 39.776 ; 39.992       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; Tx_data[7]       ;
; 39.776 ; 39.992       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; state_Tx.SENDMAC ;
; 39.776 ; 39.992       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_CRC32[10]   ;
; 39.776 ; 39.992       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_CRC32[11]   ;
; 39.776 ; 39.992       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_CRC32[12]   ;
; 39.776 ; 39.992       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; temp_CRC32[13]   ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                     ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                              ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------+
; 199.774 ; 199.990      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|MDIO                 ;
; 199.774 ; 199.990      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|REG_address[0][0]    ;
; 199.774 ; 199.990      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|loop_count[0]        ;
; 199.774 ; 199.990      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|loop_count[1]        ;
; 199.774 ; 199.990      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|loop_count[2]        ;
; 199.774 ; 199.990      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|loop_count[3]        ;
; 199.774 ; 199.990      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|loop_count[4]        ;
; 199.774 ; 199.990      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|mask[0]              ;
; 199.774 ; 199.990      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|mask[1]              ;
; 199.774 ; 199.990      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|mask[2]              ;
; 199.774 ; 199.990      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|mask[3]              ;
; 199.774 ; 199.990      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|mask[4]              ;
; 199.774 ; 199.990      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|mask[5]              ;
; 199.774 ; 199.990      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|mask[6]              ;
; 199.774 ; 199.990      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|write[2]             ;
; 199.775 ; 199.991      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|address2[0]          ;
; 199.775 ; 199.991      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|address2[1]          ;
; 199.775 ; 199.991      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|address2[2]          ;
; 199.775 ; 199.991      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|address[0]           ;
; 199.775 ; 199.991      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|address[1]           ;
; 199.775 ; 199.991      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|address[2]           ;
; 199.775 ; 199.991      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|read[0]              ;
; 199.775 ; 199.991      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|write[0]             ;
; 199.775 ; 199.991      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|write[1]             ;
; 199.775 ; 199.991      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|write[3]             ;
; 199.775 ; 199.991      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|write_done           ;
; 199.776 ; 199.992      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|MDIO2                ;
; 199.776 ; 199.992      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|preamble2[0]         ;
; 199.776 ; 199.992      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|preamble2[1]         ;
; 199.776 ; 199.992      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|preamble2[2]         ;
; 199.776 ; 199.992      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|preamble2[3]         ;
; 199.776 ; 199.992      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|preamble2[4]         ;
; 199.776 ; 199.992      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|preamble2[5]         ;
; 199.776 ; 199.992      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|preamble[0]          ;
; 199.776 ; 199.992      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|preamble[1]          ;
; 199.776 ; 199.992      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|preamble[2]          ;
; 199.776 ; 199.992      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|preamble[3]          ;
; 199.776 ; 199.992      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|preamble[4]          ;
; 199.776 ; 199.992      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|preamble[5]          ;
; 199.776 ; 199.992      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|preamble[6]          ;
; 199.776 ; 199.992      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|read[1]              ;
; 199.776 ; 199.992      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|read[2]              ;
; 199.776 ; 199.992      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|read_count[0]        ;
; 199.776 ; 199.992      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|read_count[1]        ;
; 199.776 ; 199.992      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|read_count[2]        ;
; 199.776 ; 199.992      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|read_count[3]        ;
; 199.776 ; 199.992      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|read_count[4]        ;
; 199.776 ; 199.992      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|read_done            ;
; 199.776 ; 199.992      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|register_data[5]     ;
; 199.776 ; 199.992      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|register_data[6]     ;
; 199.776 ; 199.992      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|temp_address[0]      ;
; 199.776 ; 199.992      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|temp_address[1]      ;
; 199.776 ; 199.992      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|temp_address[2]      ;
; 199.776 ; 199.992      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|temp_address[3]      ;
; 199.776 ; 199.992      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|temp_address[4]      ;
; 199.776 ; 199.992      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|temp_reg_data[0]     ;
; 199.776 ; 199.992      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|temp_reg_data[1]     ;
; 199.776 ; 199.992      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|temp_reg_data[2]     ;
; 199.776 ; 199.992      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|temp_reg_data[3]     ;
; 199.776 ; 199.992      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|temp_reg_data[4]     ;
; 199.776 ; 199.992      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|temp_reg_data[5]     ;
; 199.776 ; 199.992      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; MDIO:MDIO_inst|temp_reg_data[6]     ;
; 199.780 ; 199.996      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|CS               ;
; 199.780 ; 199.996      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM[0]        ;
; 199.780 ; 199.996      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM[1]        ;
; 199.780 ; 199.996      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM[2]        ;
; 199.780 ; 199.996      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM[3]        ;
; 199.780 ; 199.996      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[10]  ;
; 199.780 ; 199.996      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[11]  ;
; 199.780 ; 199.996      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[12]  ;
; 199.780 ; 199.996      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[13]  ;
; 199.780 ; 199.996      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[14]  ;
; 199.780 ; 199.996      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[15]  ;
; 199.780 ; 199.996      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[1]   ;
; 199.780 ; 199.996      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[2]   ;
; 199.780 ; 199.996      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[3]   ;
; 199.780 ; 199.996      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[4]   ;
; 199.780 ; 199.996      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[5]   ;
; 199.780 ; 199.996      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[6]   ;
; 199.780 ; 199.996      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[7]   ;
; 199.780 ; 199.996      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[8]   ;
; 199.780 ; 199.996      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_read[9]   ;
; 199.780 ; 199.996      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[0]  ;
; 199.780 ; 199.996      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[10] ;
; 199.780 ; 199.996      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[11] ;
; 199.780 ; 199.996      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[12] ;
; 199.780 ; 199.996      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[13] ;
; 199.780 ; 199.996      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[14] ;
; 199.780 ; 199.996      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[15] ;
; 199.780 ; 199.996      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[16] ;
; 199.780 ; 199.996      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[17] ;
; 199.780 ; 199.996      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[18] ;
; 199.780 ; 199.996      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[19] ;
; 199.780 ; 199.996      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[1]  ;
; 199.780 ; 199.996      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[29] ;
; 199.780 ; 199.996      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[2]  ;
; 199.780 ; 199.996      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[30] ;
; 199.780 ; 199.996      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[31] ;
; 199.780 ; 199.996      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[32] ;
; 199.780 ; 199.996      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; EEPROM:EEPROM_inst|EEPROM_write[33] ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------+--------------+--------+-------+------------+------------------------------------------------------+
; Data Port                                                                                                        ; Clock Port   ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                      ;
+------------------------------------------------------------------------------------------------------------------+--------------+--------+-------+------------+------------------------------------------------------+
; PHY_DV                                                                                                           ; PHY_RX_CLOCK ; 1.759  ; 2.552 ; Fall       ; PHY_RX_CLOCK                                         ;
; PHY_RX[*]                                                                                                        ; PHY_RX_CLOCK ; 0.975  ; 1.760 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[0]                                                                                                       ; PHY_RX_CLOCK ; 0.846  ; 1.588 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[1]                                                                                                       ; PHY_RX_CLOCK ; 0.530  ; 1.226 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[2]                                                                                                       ; PHY_RX_CLOCK ; 0.975  ; 1.760 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[3]                                                                                                       ; PHY_RX_CLOCK ; 0.813  ; 1.541 ; Fall       ; PHY_RX_CLOCK                                         ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|cycloneii_asmiblock2~ALTERA_DATA0 ; PHY_CLK125   ; -0.258 ; 0.409 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MODE1                                                                                                            ; PHY_CLK125   ; 0.399  ; 1.194 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_DV                                                                                                           ; PHY_CLK125   ; 0.550  ; 1.222 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CONFIG                                                                                                           ; PHY_CLK125   ; 0.294  ; 1.032 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDIO                                                                                                         ; PHY_CLK125   ; -0.087 ; 0.586 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+------------------------------------------------------------------------------------------------------------------+--------------+--------+-------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------+--------------+--------+--------+------------+------------------------------------------------------+
; Data Port                                                                                                        ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+------------------------------------------------------------------------------------------------------------------+--------------+--------+--------+------------+------------------------------------------------------+
; PHY_DV                                                                                                           ; PHY_RX_CLOCK ; -0.929 ; -1.606 ; Fall       ; PHY_RX_CLOCK                                         ;
; PHY_RX[*]                                                                                                        ; PHY_RX_CLOCK ; -0.294 ; -0.977 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[0]                                                                                                       ; PHY_RX_CLOCK ; -0.598 ; -1.326 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[1]                                                                                                       ; PHY_RX_CLOCK ; -0.294 ; -0.977 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[2]                                                                                                       ; PHY_RX_CLOCK ; -0.722 ; -1.489 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[3]                                                                                                       ; PHY_RX_CLOCK ; -0.566 ; -1.281 ; Fall       ; PHY_RX_CLOCK                                         ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|cycloneii_asmiblock2~ALTERA_DATA0 ; PHY_CLK125   ; 0.628  ; -0.022 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MODE1                                                                                                            ; PHY_CLK125   ; -0.002 ; -0.774 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_DV                                                                                                           ; PHY_CLK125   ; 0.391  ; -0.205 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CONFIG                                                                                                           ; PHY_CLK125   ; 0.196  ; -0.530 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDIO                                                                                                         ; PHY_CLK125   ; 0.459  ; -0.204 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+------------------------------------------------------------------------------------------------------------------+--------------+--------+--------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port                                                                                                       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------------------------------------------------------------------------------------------------------------+------------+--------+--------+------------+------------------------------------------------------+
; STATUS_LED                                                                                                      ; PHY_CLK125 ; 3.613  ; 3.654  ; Rise       ; PHY_CLK125                                           ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|cycloneii_asmiblock2~ALTERA_DCLK ; PHY_CLK125 ; 4.432  ;        ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ; 6.479  ; 6.795  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED1                                                                                                      ; PHY_CLK125 ; 5.339  ; 5.447  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED2                                                                                                      ; PHY_CLK125 ; 6.473  ; 6.776  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED3                                                                                                      ; PHY_CLK125 ; 6.226  ; 6.517  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED4                                                                                                      ; PHY_CLK125 ; 7.067  ; 7.443  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED5                                                                                                      ; PHY_CLK125 ; 6.883  ; 7.208  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED6                                                                                                      ; PHY_CLK125 ; 7.752  ; 8.152  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED7                                                                                                      ; PHY_CLK125 ; 10.510 ; 11.116 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED10                                                                                                     ; PHY_CLK125 ; 8.602  ; 8.167  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX[*]                                                                                                       ; PHY_CLK125 ; 6.496  ; 6.747  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[0]                                                                                                      ; PHY_CLK125 ; 6.496  ; 6.747  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[1]                                                                                                      ; PHY_CLK125 ; 5.926  ; 6.119  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[2]                                                                                                      ; PHY_CLK125 ; 6.115  ; 6.307  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[3]                                                                                                      ; PHY_CLK125 ; 5.891  ; 6.105  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX_CLOCK                                                                                                    ; PHY_CLK125 ;        ; 4.501  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX_EN                                                                                                       ; PHY_CLK125 ; 5.707  ; 5.905  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|cycloneii_asmiblock2~ALTERA_DCLK ; PHY_CLK125 ;        ; 4.449  ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|cycloneii_asmiblock2~ALTERA_SCE  ; PHY_CLK125 ; 6.342  ; 6.082  ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ; 7.053  ; 7.440  ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED9                                                                                                      ; PHY_CLK125 ; 7.662  ; 7.283  ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX_CLOCK                                                                                                    ; PHY_CLK125 ; 4.532  ;        ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED8                                                                                                      ; PHY_CLK125 ; 6.421  ; 6.165  ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; NODE_ADDR_CS                                                                                                    ; PHY_CLK125 ; 8.480  ; 8.051  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDC                                                                                                         ; PHY_CLK125 ; 6.296  ;        ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; SCK                                                                                                             ; PHY_CLK125 ; 8.074  ; 8.525  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; SI                                                                                                              ; PHY_CLK125 ; 7.893  ; 8.310  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDC                                                                                                         ; PHY_CLK125 ; 7.472  ; 7.813  ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDIO                                                                                                        ; PHY_CLK125 ; 7.277  ; 7.510  ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+-----------------------------------------------------------------------------------------------------------------+------------+--------+--------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port                                                                                                       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------------------------------------------------------------------------------------------------------------+------------+-------+-------+------------+------------------------------------------------------+
; STATUS_LED                                                                                                      ; PHY_CLK125 ; 3.495 ; 3.534 ; Rise       ; PHY_CLK125                                           ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|cycloneii_asmiblock2~ALTERA_DCLK ; PHY_CLK125 ; 4.212 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ; 6.178 ; 6.486 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED1                                                                                                      ; PHY_CLK125 ; 5.079 ; 5.185 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED2                                                                                                      ; PHY_CLK125 ; 6.170 ; 6.461 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED3                                                                                                      ; PHY_CLK125 ; 5.931 ; 6.211 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED4                                                                                                      ; PHY_CLK125 ; 6.740 ; 7.103 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED5                                                                                                      ; PHY_CLK125 ; 6.563 ; 6.876 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED6                                                                                                      ; PHY_CLK125 ; 7.397 ; 7.782 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED7                                                                                                      ; PHY_CLK125 ; 8.577 ; 9.137 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED10                                                                                                     ; PHY_CLK125 ; 7.619 ; 7.289 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX[*]                                                                                                       ; PHY_CLK125 ; 5.610 ; 5.816 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[0]                                                                                                      ; PHY_CLK125 ; 6.191 ; 6.433 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[1]                                                                                                      ; PHY_CLK125 ; 5.646 ; 5.831 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[2]                                                                                                      ; PHY_CLK125 ; 5.826 ; 6.012 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[3]                                                                                                      ; PHY_CLK125 ; 5.610 ; 5.816 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX_CLOCK                                                                                                    ; PHY_CLK125 ;       ; 4.278 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX_EN                                                                                                       ; PHY_CLK125 ; 5.434 ; 5.626 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|cycloneii_asmiblock2~ALTERA_DCLK ; PHY_CLK125 ;       ; 4.228 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|cycloneii_asmiblock2~ALTERA_SCE  ; PHY_CLK125 ; 6.050 ; 5.797 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ; 5.916 ; 6.185 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED9                                                                                                      ; PHY_CLK125 ; 7.310 ; 6.945 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX_CLOCK                                                                                                    ; PHY_CLK125 ; 4.308 ;       ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED8                                                                                                      ; PHY_CLK125 ; 6.120 ; 5.874 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; NODE_ADDR_CS                                                                                                    ; PHY_CLK125 ; 8.092 ; 7.681 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDC                                                                                                         ; PHY_CLK125 ; 6.006 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; SCK                                                                                                             ; PHY_CLK125 ; 7.704 ; 8.136 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; SI                                                                                                              ; PHY_CLK125 ; 7.530 ; 7.931 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDC                                                                                                         ; PHY_CLK125 ; 6.687 ; 6.288 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDIO                                                                                                        ; PHY_CLK125 ; 6.342 ; 6.619 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+-----------------------------------------------------------------------------------------------------------------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                        ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; PHY_MDIO  ; PHY_CLK125 ; 6.978 ; 6.977 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; PHY_MDIO  ; PHY_CLK125 ; 6.078 ; 6.077 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                               ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; PHY_MDIO  ; PHY_CLK125 ; 7.276     ; 7.277     ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                       ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; PHY_MDIO  ; PHY_CLK125 ; 6.255     ; 6.256     ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 32
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 77.215 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                            ; Synchronization Node                                                                                                                                            ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[8]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[10]                            ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10]                            ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[7]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[4]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[6]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[5]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[9]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[2]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[1]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[3]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[0]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]                             ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[0]         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[0] ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[3]         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[3] ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[1]         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[1] ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[4]         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[4] ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[2]         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[2] ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[8]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[8]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[4]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[10]                                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10]                            ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[5]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[2]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[2]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[6]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[6]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[7]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[0]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[9]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[1]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1]                             ; Greater than 1 Billion ; Yes                     ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[3]                                     ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3]                             ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4] ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2] ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3] ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0] ; Greater than 1 Billion ; Yes                     ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1] ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 77.215                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 39.319       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 37.896       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[10]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                          ; 77.296                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                             ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                          ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                       ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                 ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                 ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                   ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[10]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                             ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10] ;                        ;              ;                  ; 39.295       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ;                        ;              ;                  ; 38.001       ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 77.393                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 39.312       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 38.081       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 77.402                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 39.571       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 37.831       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 77.414                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 39.500       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 37.914       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 77.458                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 39.310       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 38.148       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 77.527                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9] ;                        ;              ;                  ; 39.389       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9] ;                        ;              ;                  ; 38.138       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 77.577                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 39.571       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 38.006       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 77.746                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 39.365       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 38.381       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 77.757                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 39.358       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 38.399       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 77.859                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 39.309       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 38.550       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 78.008                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[0] ;                        ;              ;                  ; 39.505       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ;                        ;              ;                  ; 38.503       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 78.057                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[3] ;                        ;              ;                  ; 39.570       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ;                        ;              ;                  ; 38.487       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 78.100                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[1] ;                        ;              ;                  ; 39.502       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ;                        ;              ;                  ; 38.598       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 78.175                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[4] ;                        ;              ;                  ; 39.503       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ;                        ;              ;                  ; 38.672       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 78.230                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 1.563                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[2] ;                        ;              ;                  ; 39.571       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ;                        ;              ;                  ; 38.659       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 155.978                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[8] ;                        ;              ;                  ; 79.502       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[8] ;                        ;              ;                  ; 76.476       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 156.977                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 79.572       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 77.405       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[10]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                          ; 157.008                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                          ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                 ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                 ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                       ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                   ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[10]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                             ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10] ;                        ;              ;                  ; 79.505       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[10] ;                        ;              ;                  ; 77.503       ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 157.046                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 79.507       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 77.539       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 157.095                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 79.571       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 77.524       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 157.135                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 79.299       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 77.836       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 157.201                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 79.508       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 77.693       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 157.254                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 79.316       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 77.938       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 157.353                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9] ;                        ;              ;                  ; 79.505       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[9] ;                        ;              ;                  ; 77.848       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 157.432                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 79.270       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 78.162       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 157.533                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                        ;              ;                  ;              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                      ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                  ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                        ;              ;                  ;              ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 79.506       ;
;  Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_3lk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 78.027       ;
+--------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 157.987                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 79.429       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 78.558       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 158.027                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 79.483       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 78.544       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 158.142                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 79.429       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 78.713       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 158.194                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 79.494       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 78.700       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                     ; 158.300                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                        ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK (INVERTED)                                                                                                                                         ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                            ;                        ;              ;                  ;              ;
;  PHY_RX_CLOCK_2                                                                                                                                                  ;                        ; 80.000       ; 12.5 MHz         ;              ;
; Asynchronous Source                                                                                                                                              ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                        ;                        ;              ;                  ;              ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 79.416       ;
;  PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1dh1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 78.884       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 4.217  ; 0.136 ; 17.116   ; 0.489   ; 3.439               ;
;  PHY_CLK125                                           ; 4.217  ; 0.188 ; N/A      ; N/A     ; 3.439               ;
;  PHY_RX_CLOCK                                         ; 35.700 ; 0.147 ; N/A      ; N/A     ; 19.390              ;
;  PHY_RX_CLOCK_2                                       ; 32.684 ; 0.152 ; N/A      ; N/A     ; 39.634              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.237  ; 0.136 ; 17.116   ; 0.489   ; 9.634               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 13.654 ; 0.181 ; 37.629   ; 40.699  ; 39.677              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 35.183 ; 0.181 ; N/A      ; N/A     ; 199.675             ;
; Design-wide TNS                                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  PHY_CLK125                                           ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PHY_RX_CLOCK                                         ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PHY_RX_CLOCK_2                                       ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------+--------------+--------+-------+------------+------------------------------------------------------+
; Data Port                                                                                                        ; Clock Port   ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                      ;
+------------------------------------------------------------------------------------------------------------------+--------------+--------+-------+------------+------------------------------------------------------+
; PHY_DV                                                                                                           ; PHY_RX_CLOCK ; 5.016  ; 5.307 ; Fall       ; PHY_RX_CLOCK                                         ;
; PHY_RX[*]                                                                                                        ; PHY_RX_CLOCK ; 3.000  ; 3.353 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[0]                                                                                                       ; PHY_RX_CLOCK ; 2.688  ; 3.006 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[1]                                                                                                       ; PHY_RX_CLOCK ; 2.010  ; 2.330 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[2]                                                                                                       ; PHY_RX_CLOCK ; 3.000  ; 3.353 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[3]                                                                                                       ; PHY_RX_CLOCK ; 2.628  ; 2.927 ; Fall       ; PHY_RX_CLOCK                                         ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|cycloneii_asmiblock2~ALTERA_DATA0 ; PHY_CLK125   ; -0.094 ; 0.409 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MODE1                                                                                                            ; PHY_CLK125   ; 1.350  ; 1.662 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_DV                                                                                                           ; PHY_CLK125   ; 1.765  ; 1.799 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CONFIG                                                                                                           ; PHY_CLK125   ; 1.004  ; 1.252 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDIO                                                                                                         ; PHY_CLK125   ; 0.318  ; 0.586 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+------------------------------------------------------------------------------------------------------------------+--------------+--------+-------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------+--------------+--------+--------+------------+------------------------------------------------------+
; Data Port                                                                                                        ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+------------------------------------------------------------------------------------------------------------------+--------------+--------+--------+------------+------------------------------------------------------+
; PHY_DV                                                                                                           ; PHY_RX_CLOCK ; -0.929 ; -1.606 ; Fall       ; PHY_RX_CLOCK                                         ;
; PHY_RX[*]                                                                                                        ; PHY_RX_CLOCK ; -0.294 ; -0.977 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[0]                                                                                                       ; PHY_RX_CLOCK ; -0.598 ; -1.326 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[1]                                                                                                       ; PHY_RX_CLOCK ; -0.294 ; -0.977 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[2]                                                                                                       ; PHY_RX_CLOCK ; -0.722 ; -1.489 ; Fall       ; PHY_RX_CLOCK                                         ;
;  PHY_RX[3]                                                                                                       ; PHY_RX_CLOCK ; -0.566 ; -1.281 ; Fall       ; PHY_RX_CLOCK                                         ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|cycloneii_asmiblock2~ALTERA_DATA0 ; PHY_CLK125   ; 1.032  ; 0.785  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MODE1                                                                                                            ; PHY_CLK125   ; -0.002 ; -0.608 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_DV                                                                                                           ; PHY_CLK125   ; 0.465  ; 0.329  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CONFIG                                                                                                           ; PHY_CLK125   ; 0.196  ; -0.041 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDIO                                                                                                         ; PHY_CLK125   ; 0.597  ; 0.318  ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+------------------------------------------------------------------------------------------------------------------+--------------+--------+--------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port                                                                                                       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------------------------------------------------------------------------------------------------------------+------------+--------+--------+------------+------------------------------------------------------+
; STATUS_LED                                                                                                      ; PHY_CLK125 ; 7.544  ; 7.450  ; Rise       ; PHY_CLK125                                           ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|cycloneii_asmiblock2~ALTERA_DCLK ; PHY_CLK125 ; 8.961  ;        ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ; 13.839 ; 13.847 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED1                                                                                                      ; PHY_CLK125 ; 11.130 ; 11.026 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED2                                                                                                      ; PHY_CLK125 ; 13.677 ; 13.628 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED3                                                                                                      ; PHY_CLK125 ; 13.097 ; 13.134 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED4                                                                                                      ; PHY_CLK125 ; 14.963 ; 14.870 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED5                                                                                                      ; PHY_CLK125 ; 14.632 ; 14.397 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED6                                                                                                      ; PHY_CLK125 ; 16.908 ; 16.263 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED7                                                                                                      ; PHY_CLK125 ; 23.033 ; 22.538 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED10                                                                                                     ; PHY_CLK125 ; 17.268 ; 17.964 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX[*]                                                                                                       ; PHY_CLK125 ; 14.098 ; 13.618 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[0]                                                                                                      ; PHY_CLK125 ; 14.098 ; 13.618 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[1]                                                                                                      ; PHY_CLK125 ; 12.623 ; 12.366 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[2]                                                                                                      ; PHY_CLK125 ; 13.125 ; 12.766 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[3]                                                                                                      ; PHY_CLK125 ; 12.407 ; 12.320 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX_CLOCK                                                                                                    ; PHY_CLK125 ;        ; 9.155  ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX_EN                                                                                                       ; PHY_CLK125 ; 11.885 ; 11.915 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|cycloneii_asmiblock2~ALTERA_DCLK ; PHY_CLK125 ;        ; 8.866  ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|cycloneii_asmiblock2~ALTERA_SCE  ; PHY_CLK125 ; 12.630 ; 12.689 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ; 15.223 ; 15.098 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED9                                                                                                      ; PHY_CLK125 ; 15.242 ; 15.513 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX_CLOCK                                                                                                    ; PHY_CLK125 ; 9.009  ;        ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED8                                                                                                      ; PHY_CLK125 ; 12.824 ; 12.860 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; NODE_ADDR_CS                                                                                                    ; PHY_CLK125 ; 16.886 ; 17.492 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDC                                                                                                         ; PHY_CLK125 ; 13.505 ;        ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; SCK                                                                                                             ; PHY_CLK125 ; 17.536 ; 16.918 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; SI                                                                                                              ; PHY_CLK125 ; 17.039 ; 16.539 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDC                                                                                                         ; PHY_CLK125 ; 16.199 ; 15.902 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDIO                                                                                                        ; PHY_CLK125 ; 15.675 ; 15.273 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+-----------------------------------------------------------------------------------------------------------------+------------+--------+--------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port                                                                                                       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------------------------------------------------------------------------------------------------------------+------------+-------+-------+------------+------------------------------------------------------+
; STATUS_LED                                                                                                      ; PHY_CLK125 ; 3.495 ; 3.534 ; Rise       ; PHY_CLK125                                           ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|cycloneii_asmiblock2~ALTERA_DCLK ; PHY_CLK125 ; 4.212 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ; 6.178 ; 6.486 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED1                                                                                                      ; PHY_CLK125 ; 5.079 ; 5.185 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED2                                                                                                      ; PHY_CLK125 ; 6.170 ; 6.461 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED3                                                                                                      ; PHY_CLK125 ; 5.931 ; 6.211 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED4                                                                                                      ; PHY_CLK125 ; 6.740 ; 7.103 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED5                                                                                                      ; PHY_CLK125 ; 6.563 ; 6.876 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED6                                                                                                      ; PHY_CLK125 ; 7.397 ; 7.782 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED7                                                                                                      ; PHY_CLK125 ; 8.577 ; 9.137 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED10                                                                                                     ; PHY_CLK125 ; 7.619 ; 7.289 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX[*]                                                                                                       ; PHY_CLK125 ; 5.610 ; 5.816 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[0]                                                                                                      ; PHY_CLK125 ; 6.191 ; 6.433 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[1]                                                                                                      ; PHY_CLK125 ; 5.646 ; 5.831 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[2]                                                                                                      ; PHY_CLK125 ; 5.826 ; 6.012 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  PHY_TX[3]                                                                                                      ; PHY_CLK125 ; 5.610 ; 5.816 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX_CLOCK                                                                                                    ; PHY_CLK125 ;       ; 4.278 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX_EN                                                                                                       ; PHY_CLK125 ; 5.434 ; 5.626 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|cycloneii_asmiblock2~ALTERA_DCLK ; PHY_CLK125 ;       ; 4.228 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|cycloneii_asmiblock2~ALTERA_SCE  ; PHY_CLK125 ; 6.050 ; 5.797 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_efc2:ASMI_altasmi_parallel_efc2_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ; 5.916 ; 6.185 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED9                                                                                                      ; PHY_CLK125 ; 7.310 ; 6.945 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PHY_TX_CLOCK                                                                                                    ; PHY_CLK125 ; 4.308 ;       ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DEBUG_LED8                                                                                                      ; PHY_CLK125 ; 6.120 ; 5.874 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; NODE_ADDR_CS                                                                                                    ; PHY_CLK125 ; 8.092 ; 7.681 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDC                                                                                                         ; PHY_CLK125 ; 6.006 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; SCK                                                                                                             ; PHY_CLK125 ; 7.704 ; 8.136 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; SI                                                                                                              ; PHY_CLK125 ; 7.530 ; 7.931 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDC                                                                                                         ; PHY_CLK125 ; 6.687 ; 6.288 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PHY_MDIO                                                                                                        ; PHY_CLK125 ; 6.342 ; 6.619 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+-----------------------------------------------------------------------------------------------------------------+------------+-------+-------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; STATUS_LED                       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PHY_TX[0]                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PHY_TX[1]                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PHY_TX[2]                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PHY_TX[3]                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PHY_TX_CLOCK                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PHY_TX_EN                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; NCONFIG                          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PHY_MDC                          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PHY_RESET_N                      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCK                              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SI                               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; NODE_ADDR_CS                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED1                       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED2                       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED3                       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED4                       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED5                       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED6                       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED7                       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED8                       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED9                       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED10                      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cycloneii_asmiblock2~ALTERA_DCLK ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cycloneii_asmiblock2~ALTERA_SCE  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cycloneii_asmiblock2~ALTERA_SDO  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PHY_MDIO                         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+--------------------------------------------------------------------------------------+
; Input Transition Times                                                               ;
+-----------------------------------+--------------+-----------------+-----------------+
; Pin                               ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-----------------------------------+--------------+-----------------+-----------------+
; PHY_MDIO                          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_CLK125                        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_DV                            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MODE1                             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_RX_CLOCK                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cycloneii_asmiblock2~ALTERA_DATA0 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_RX[0]                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_RX[1]                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_RX[2]                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_RX[3]                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CONFIG                            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-----------------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; STATUS_LED                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; PHY_TX[0]                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; PHY_TX[1]                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; PHY_TX[2]                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; PHY_TX[3]                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; PHY_TX_CLOCK                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; PHY_TX_EN                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; NCONFIG                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; PHY_MDC                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; PHY_RESET_N                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SCK                              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SI                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; NODE_ADDR_CS                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED1                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED2                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED3                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED4                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED5                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED6                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED7                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED8                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED9                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED10                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; cycloneii_asmiblock2~ALTERA_DCLK ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; cycloneii_asmiblock2~ALTERA_SCE  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.84e-09 V                   ; 2.35 V              ; -0.00384 V          ; 0.219 V                              ; 0.014 V                              ; 9.41e-10 s                  ; 9.94e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.84e-09 V                  ; 2.35 V             ; -0.00384 V         ; 0.219 V                             ; 0.014 V                             ; 9.41e-10 s                 ; 9.94e-10 s                 ; Yes                       ; Yes                       ;
; cycloneii_asmiblock2~ALTERA_SDO  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.84e-09 V                   ; 2.35 V              ; -0.00384 V          ; 0.219 V                              ; 0.014 V                              ; 9.41e-10 s                  ; 9.94e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.84e-09 V                  ; 2.35 V             ; -0.00384 V         ; 0.219 V                             ; 0.014 V                             ; 9.41e-10 s                 ; 9.94e-10 s                 ; Yes                       ; Yes                       ;
; PHY_MDIO                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+----------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; STATUS_LED                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; PHY_TX[0]                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; PHY_TX[1]                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; PHY_TX[2]                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; PHY_TX[3]                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; PHY_TX_CLOCK                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; PHY_TX_EN                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; NCONFIG                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; PHY_MDC                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; PHY_RESET_N                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SCK                              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SI                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; NODE_ADDR_CS                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED1                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED2                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED3                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED4                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED5                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED6                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED7                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED8                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED9                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED10                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; cycloneii_asmiblock2~ALTERA_DCLK ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; cycloneii_asmiblock2~ALTERA_SCE  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.68e-07 V                   ; 2.34 V              ; -0.00303 V          ; 0.122 V                              ; 0.029 V                              ; 1.16e-09 s                  ; 1.22e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.68e-07 V                  ; 2.34 V             ; -0.00303 V         ; 0.122 V                             ; 0.029 V                             ; 1.16e-09 s                 ; 1.22e-09 s                 ; Yes                       ; Yes                       ;
; cycloneii_asmiblock2~ALTERA_SDO  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.68e-07 V                   ; 2.34 V              ; -0.00303 V          ; 0.122 V                              ; 0.029 V                              ; 1.16e-09 s                  ; 1.22e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.68e-07 V                  ; 2.34 V             ; -0.00303 V         ; 0.122 V                             ; 0.029 V                             ; 1.16e-09 s                 ; 1.22e-09 s                 ; Yes                       ; Yes                       ;
; PHY_MDIO                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+----------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; STATUS_LED                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PHY_TX[0]                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PHY_TX[1]                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PHY_TX[2]                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PHY_TX[3]                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PHY_TX_CLOCK                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PHY_TX_EN                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; NCONFIG                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PHY_MDC                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PHY_RESET_N                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SCK                              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SI                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; NODE_ADDR_CS                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED1                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DEBUG_LED2                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DEBUG_LED3                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DEBUG_LED4                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DEBUG_LED5                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DEBUG_LED6                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DEBUG_LED7                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DEBUG_LED8                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DEBUG_LED9                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DEBUG_LED10                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; cycloneii_asmiblock2~ALTERA_DCLK ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; cycloneii_asmiblock2~ALTERA_SCE  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.2e-08 V                    ; 2.68 V              ; -0.0184 V           ; 0.22 V                               ; 0.08 V                               ; 6.93e-10 s                  ; 7.4e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 5.2e-08 V                   ; 2.68 V             ; -0.0184 V          ; 0.22 V                              ; 0.08 V                              ; 6.93e-10 s                 ; 7.4e-10 s                  ; No                        ; Yes                       ;
; cycloneii_asmiblock2~ALTERA_SDO  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.2e-08 V                    ; 2.68 V              ; -0.0184 V           ; 0.22 V                               ; 0.08 V                               ; 6.93e-10 s                  ; 7.4e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 5.2e-08 V                   ; 2.68 V             ; -0.0184 V          ; 0.22 V                              ; 0.08 V                              ; 6.93e-10 s                 ; 7.4e-10 s                  ; No                        ; Yes                       ;
; PHY_MDIO                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+----------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                 ;
+------------------------------------------------------+------------------------------------------------------+------------+------------+------------+------------+
; From Clock                                           ; To Clock                                             ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+------------------------------------------------------+------------------------------------------------------+------------+------------+------------+------------+
; PHY_CLK125                                           ; PHY_CLK125                                           ; 351        ; 0          ; 0          ; 0          ;
; PHY_RX_CLOCK                                         ; PHY_RX_CLOCK                                         ; 0          ; 0          ; 0          ; 247        ;
; PHY_RX_CLOCK_2                                       ; PHY_RX_CLOCK                                         ; false path ; false path ; false path ; 0          ;
; PHY_RX_CLOCK                                         ; PHY_RX_CLOCK_2                                       ; 0          ; false path ; 0          ; 0          ;
; PHY_RX_CLOCK_2                                       ; PHY_RX_CLOCK_2                                       ; 1183       ; 30         ; 2888       ; 1422       ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_RX_CLOCK_2                                       ; false path ; 0          ; 0          ; false path ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2                                       ; 0          ; 0          ; 0          ; false path ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PHY_RX_CLOCK_2                                       ; 0          ; 0          ; false path ; 0          ;
; PHY_RX_CLOCK_2                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; false path ; 0          ; false path ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8457       ; 608        ; 2613       ; 814        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 53         ; 50         ; 0          ; 16         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 49         ; 0          ; 0          ; 0          ;
; PHY_RX_CLOCK_2                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0          ; 0          ; 0          ; false path ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0          ; 0          ; 0          ; 177        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 417        ; 136        ; 121        ; 6499       ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0          ; 25         ; 80         ; 0          ;
; PHY_RX_CLOCK_2                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0          ; false path ; 0          ; 0          ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0          ; 0          ; 42         ; 0          ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 1913       ; 0          ; 0          ; 1191       ;
+------------------------------------------------------+------------------------------------------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+------------+------------+------------+------------+
; From Clock                                           ; To Clock                                             ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+------------------------------------------------------+------------------------------------------------------+------------+------------+------------+------------+
; PHY_CLK125                                           ; PHY_CLK125                                           ; 351        ; 0          ; 0          ; 0          ;
; PHY_RX_CLOCK                                         ; PHY_RX_CLOCK                                         ; 0          ; 0          ; 0          ; 247        ;
; PHY_RX_CLOCK_2                                       ; PHY_RX_CLOCK                                         ; false path ; false path ; false path ; 0          ;
; PHY_RX_CLOCK                                         ; PHY_RX_CLOCK_2                                       ; 0          ; false path ; 0          ; 0          ;
; PHY_RX_CLOCK_2                                       ; PHY_RX_CLOCK_2                                       ; 1183       ; 30         ; 2888       ; 1422       ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_RX_CLOCK_2                                       ; false path ; 0          ; 0          ; false path ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2                                       ; 0          ; 0          ; 0          ; false path ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PHY_RX_CLOCK_2                                       ; 0          ; 0          ; false path ; 0          ;
; PHY_RX_CLOCK_2                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; false path ; 0          ; false path ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8457       ; 608        ; 2613       ; 814        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 53         ; 50         ; 0          ; 16         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 49         ; 0          ; 0          ; 0          ;
; PHY_RX_CLOCK_2                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0          ; 0          ; 0          ; false path ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0          ; 0          ; 0          ; 177        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 417        ; 136        ; 121        ; 6499       ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0          ; 25         ; 80         ; 0          ;
; PHY_RX_CLOCK_2                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0          ; false path ; 0          ; 0          ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0          ; 0          ; 42         ; 0          ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 1913       ; 0          ; 0          ; 1191       ;
+------------------------------------------------------+------------------------------------------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+------------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+------------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK                                         ; 0          ; 0        ; false path ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2                                       ; false path ; 0        ; 0          ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 80         ; 61       ; 4          ; 18       ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 77         ; 0        ; 0          ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0          ; 32       ; 0          ; 0        ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                           ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+------------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+------------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK                                         ; 0          ; 0        ; false path ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2                                       ; false path ; 0        ; 0          ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 80         ; 61       ; 4          ; 18       ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 77         ; 0        ; 0          ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0          ; 32       ; 0          ; 0        ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 52    ; 52   ;
; Unconstrained Output Ports      ; 25    ; 25   ;
; Unconstrained Output Port Paths ; 70    ; 70   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Sat Feb 08 14:24:25 2014
Info: Command: quartus_sta Bootloader -c Bootloader
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "Angelia" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity Angelia -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Angelia -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Angelia -section_id Top was ignored
Warning (20013): Ignored assignments for entity "Mercury" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity Mercury -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Mercury -section_id "Root Region" was ignored
Warning (20013): Ignored assignments for entity "OzyII" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name CLOCK_SETTINGS IF_clk -to IF_clk -entity OzyII was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CLOCK_SETTINGS Tx_clock_2 -to Tx_clock_2 -entity OzyII was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity OzyII -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity OzyII -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity OzyII -section_id Top was ignored
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_1dh1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_3lk1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a* 
Info (332104): Reading SDC File: 'Bootloader.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[1]} {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[2]} {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[3]} {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 4.217
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.217         0.000 PHY_CLK125 
    Info (332119):     8.237         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    13.654         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    32.684         0.000 PHY_RX_CLOCK_2 
    Info (332119):    35.183         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    35.700         0.000 PHY_RX_CLOCK 
Info (332146): Worst-case hold slack is 0.320
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.320         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.407         0.000 PHY_RX_CLOCK 
    Info (332119):     0.430         0.000 PHY_RX_CLOCK_2 
    Info (332119):     0.444         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.445         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.454         0.000 PHY_CLK125 
Info (332146): Worst-case recovery slack is 17.116
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.116         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    37.629         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 1.119
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.119         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    41.629         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 3.748
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.748         0.000 PHY_CLK125 
    Info (332119):     9.634         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    19.739         0.000 PHY_RX_CLOCK 
    Info (332119):    39.675         0.000 PHY_RX_CLOCK_2 
    Info (332119):    39.677         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):   199.675         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
Info (332114): Report Metastability: Found 32 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 32
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 73.600 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 4.596
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.596         0.000 PHY_CLK125 
    Info (332119):     8.763         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    14.033         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    32.931         0.000 PHY_RX_CLOCK_2 
    Info (332119):    35.544         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    36.005         0.000 PHY_RX_CLOCK 
Info (332146): Worst-case hold slack is 0.296
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.296         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.377         0.000 PHY_RX_CLOCK 
    Info (332119):     0.392         0.000 PHY_RX_CLOCK_2 
    Info (332119):     0.393         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.394         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.407         0.000 PHY_CLK125 
Info (332146): Worst-case recovery slack is 17.302
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.302         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    37.796         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 1.020
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.020         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    41.450         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 3.736
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.736         0.000 PHY_CLK125 
    Info (332119):     9.743         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    19.732         0.000 PHY_RX_CLOCK 
    Info (332119):    39.634         0.000 PHY_RX_CLOCK_2 
    Info (332119):    39.683         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):   199.682         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
Info (332114): Report Metastability: Found 32 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 32
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 73.932 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 6.330
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.330         0.000 PHY_CLK125 
    Info (332119):    14.908         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    17.270         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    36.804         0.000 PHY_RX_CLOCK_2 
    Info (332119):    37.972         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    38.214         0.000 PHY_RX_CLOCK 
Info (332146): Worst-case hold slack is 0.136
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.136         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.147         0.000 PHY_RX_CLOCK 
    Info (332119):     0.152         0.000 PHY_RX_CLOCK_2 
    Info (332119):     0.181         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.181         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.188         0.000 PHY_CLK125 
Info (332146): Worst-case recovery slack is 18.622
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    18.622         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    38.884         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 0.489
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.489         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    40.699         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 3.439
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.439         0.000 PHY_CLK125 
    Info (332119):     9.841         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    19.390         0.000 PHY_RX_CLOCK 
    Info (332119):    39.714         0.000 PHY_RX_CLOCK_2 
    Info (332119):    39.774         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):   199.774         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
Info (332114): Report Metastability: Found 32 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 32
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 77.215 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 57 warnings
    Info: Peak virtual memory: 546 megabytes
    Info: Processing ended: Sat Feb 08 14:24:29 2014
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


