0.6
2018.2
Jun 14 2018
20:41:02
D:/UNI/GIKI-Tapeout/UART-TO/UART-TO.sim/sim_1/impl/timing/xsim/testbench_time_impl.v,1713260080,verilog,,D:/UNI/GIKI-Tapeout/UART-TO/UART-TO.srcs/sources_1/new/Transmitter.v,,SSD_Display;UART;debouncer_clock;glbl,,,,,,,,
D:/UNI/GIKI-Tapeout/UART-TO/UART-TO.srcs/sim_1/new/UART_TB.v,1713189309,verilog,,,,testbench,,,,,,,,
D:/UNI/GIKI-Tapeout/UART-TO/UART-TO.srcs/sources_1/new/Transmitter.v,1713191102,verilog,,D:/UNI/GIKI-Tapeout/UART-TO/UART-TO.srcs/sim_1/new/UART_TB.v,,Transmitter,,,,,,,,
