ARM GAS  /tmp/ccSbSCK6.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"gd32f4xx_rcu.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.rcu_periph_clock_enable,"ax",%progbits
  20              		.align	1
  21              		.global	rcu_periph_clock_enable
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	rcu_periph_clock_enable:
  27              	.LVL0:
  28              	.LFB117:
  29              		.file 1 "Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c"
   1:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** /*!
   2:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \file    gd32f4xx_rcu.c
   3:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \brief   RCU driver
   4:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
   5:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \version 2016-08-15, V1.0.0, firmware for GD32F4xx
   6:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \version 2018-12-12, V2.0.0, firmware for GD32F4xx
   7:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F4xx
   8:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \version 2022-03-09, V3.0.0, firmware for GD32F4xx
   9:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** */
  10:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
  11:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** /*
  12:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  13:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
  14:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     Redistribution and use in source and binary forms, with or without modification,
  15:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** are permitted provided that the following conditions are met:
  16:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
  17:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     1. Redistributions of source code must retain the above copyright notice, this
  18:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****        list of conditions and the following disclaimer.
  19:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  20:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****        this list of conditions and the following disclaimer in the documentation
  21:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****        and/or other materials provided with the distribution.
  22:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  23:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****        may be used to endorse or promote products derived from this software without
  24:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****        specific prior written permission.
  25:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
  26:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  28:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  29:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
ARM GAS  /tmp/ccSbSCK6.s 			page 2


  30:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  31:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  32:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  33:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  34:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  35:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** OF SUCH DAMAGE.
  36:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** */
  37:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
  38:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** #include "gd32f4xx_rcu.h"
  39:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
  40:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** /* define clock source */
  41:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** #define SEL_IRC16M                  ((uint16_t)0U)                            /* IRC16M is selected
  42:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** #define SEL_HXTAL                   ((uint16_t)1U)                            /* HXTAL is selected 
  43:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** #define SEL_PLLP                    ((uint16_t)2U)                            /* PLLP is selected a
  44:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** /* define startup timeout count */
  45:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** #define OSC_STARTUP_TIMEOUT         ((uint32_t)0x000fffffU)
  46:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** #define LXTAL_STARTUP_TIMEOUT       ((uint32_t)0x0fffffffU)
  47:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
  48:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** /* RCU IRC16M adjust value mask and offset*/
  49:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** #define RCU_IRC16M_ADJUST_MASK      ((uint8_t)0x1FU)
  50:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** #define RCU_IRC16M_ADJUST_OFFSET    ((uint32_t)3U)
  51:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
  52:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** /*!
  53:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \brief    deinitialize the RCU
  54:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[in]  none
  55:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[out] none
  56:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \retval     none
  57:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** */
  58:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** void rcu_deinit(void)
  59:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** {
  60:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* enable IRC16M */
  61:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     RCU_CTL |= RCU_CTL_IRC16MEN;
  62:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     rcu_osci_stab_wait(RCU_IRC16M);
  63:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
  64:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
  65:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* reset CTL register */
  66:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     RCU_CTL &= ~(RCU_CTL_HXTALEN | RCU_CTL_CKMEN | RCU_CTL_PLLEN | RCU_CTL_PLLI2SEN
  67:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****                  | RCU_CTL_PLLSAIEN);
  68:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     RCU_CTL &= ~(RCU_CTL_HXTALBPS);
  69:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* reset CFG0 register */
  70:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     RCU_CFG0 &= ~(RCU_CFG0_SCS | RCU_CFG0_AHBPSC | RCU_CFG0_APB1PSC | RCU_CFG0_APB2PSC |
  71:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****                   RCU_CFG0_RTCDIV | RCU_CFG0_CKOUT0SEL | RCU_CFG0_I2SSEL | RCU_CFG0_CKOUT0DIV |
  72:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****                   RCU_CFG0_CKOUT1DIV | RCU_CFG0_CKOUT1SEL);
  73:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* reset PLL register */
  74:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     RCU_PLL = 0x24003010U;
  75:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* reset PLLI2S register */
  76:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     RCU_PLLI2S = 0x24003000U;
  77:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* reset PLLSAI register */
  78:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     RCU_PLLSAI = 0x24003010U;
  79:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* reset INT register */
  80:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     RCU_INT = 0x00000000U;
  81:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* reset CFG1 register */
  82:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     RCU_CFG1 &= ~(RCU_CFG1_PLLSAIRDIV | RCU_CFG1_TIMERSEL);
  83:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** }
  84:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
  85:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** /*!
  86:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \brief    enable the peripherals clock
ARM GAS  /tmp/ccSbSCK6.s 			page 3


  87:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_enum
  88:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
  89:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_GPIOx (x = A, B, C, D, E, F, G, H, I): GPIO ports clock
  90:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_CRC: CRC clock
  91:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_BKPSRAM: BKPSRAM clock
  92:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_TCMSRAM: TCMSRAM clock
  93:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_DMAx (x=0,1): DMA clock
  94:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_IPA: IPA clock
  95:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENET: ENET clock
  96:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENETTX: ENETTX clock
  97:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENETRX: ENETRX clock
  98:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENETPTP: ENETPTP clock
  99:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBHS: USBHS clock
 100:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBHSULPI: USBHSULPI clock
 101:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_DCI: DCI clock
 102:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_TRNG: TRNG clock
 103:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBFS: USBFS clock
 104:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_EXMC: EXMC clock
 105:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_TIMERx (x = 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13): TIMER clock
 106:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_WWDGT: WWDGT clock
 107:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_SPIx (x = 0, 1, 2, 3, 4, 5): SPI clock
 108:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_USARTx (x = 0, 1, 2, 5): USART clock
 109:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_UARTx (x = 3, 4, 6, 7): UART clock
 110:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_I2Cx (x = 0, 1, 2): I2C clock
 111:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_CANx (x = 0, 1): CAN clock
 112:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_PMU: PMU clock
 113:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_DAC: DAC clock
 114:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_RTC: RTC clock
 115:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_ADCx (x = 0, 1, 2): ADC clock
 116:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_SDIO: SDIO clock
 117:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_SYSCFG: SYSCFG clock
 118:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_TLI: TLI clock
 119:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_CTC: CTC clock
 120:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_IREF: IREF clock
 121:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[out] none
 122:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \retval     none
 123:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** */
 124:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** void rcu_periph_clock_enable(rcu_periph_enum periph)
 125:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** {
  30              		.loc 1 125 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
 126:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     RCU_REG_VAL(periph) |= BIT(RCU_BIT_POS(periph));
  35              		.loc 1 126 5 view .LVU1
  36              		.loc 1 126 25 is_stmt 0 view .LVU2
  37 0000 8309     		lsrs	r3, r0, #6
  38 0002 03F18043 		add	r3, r3, #1073741824
  39 0006 03F50E33 		add	r3, r3, #145408
  40 000a 1A68     		ldr	r2, [r3]
  41              		.loc 1 126 28 view .LVU3
  42 000c 00F01F00 		and	r0, r0, #31
  43              	.LVL1:
  44              		.loc 1 126 28 view .LVU4
  45 0010 0121     		movs	r1, #1
  46 0012 01FA00F0 		lsl	r0, r1, r0
ARM GAS  /tmp/ccSbSCK6.s 			page 4


  47              		.loc 1 126 25 view .LVU5
  48 0016 1043     		orrs	r0, r0, r2
  49 0018 1860     		str	r0, [r3]
 127:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** }
  50              		.loc 1 127 1 view .LVU6
  51 001a 7047     		bx	lr
  52              		.cfi_endproc
  53              	.LFE117:
  55              		.section	.text.rcu_periph_clock_disable,"ax",%progbits
  56              		.align	1
  57              		.global	rcu_periph_clock_disable
  58              		.syntax unified
  59              		.thumb
  60              		.thumb_func
  62              	rcu_periph_clock_disable:
  63              	.LVL2:
  64              	.LFB118:
 128:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 129:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** /*!
 130:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \brief    disable the peripherals clock
 131:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_enum
 132:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 133:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_GPIOx (x = A, B, C, D, E, F, G, H, I): GPIO ports clock
 134:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_CRC: CRC clock
 135:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_BKPSRAM: BKPSRAM clock
 136:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_TCMSRAM: TCMSRAM clock
 137:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_DMAx (x=0,1): DMA clock
 138:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_IPA: IPA clock
 139:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENET: ENET clock
 140:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENETTX: ENETTX clock
 141:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENETRX: ENETRX clock
 142:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENETPTP: ENETPTP clock
 143:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBHS: USBHS clock
 144:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBHSULPI: USBHSULPI clock
 145:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_DCI: DCI clock
 146:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_TRNG: TRNG clock
 147:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBFS: USBFS clock
 148:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_EXMC: EXMC clock
 149:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_TIMERx (x = 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13): TIMER clock
 150:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_WWDGT: WWDGT clock
 151:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_SPIx (x = 0, 1, 2, 3, 4, 5): SPI clock
 152:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_USARTx (x = 0, 1, 2, 5): USART clock
 153:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_UARTx (x = 3, 4, 6, 7): UART clock
 154:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_I2Cx (x = 0, 1, 2): I2C clock
 155:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_CANx (x = 0, 1): CAN clock
 156:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_PMU: PMU clock
 157:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_DAC: DAC clock
 158:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_RTC: RTC clock
 159:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_ADCx (x = 0, 1, 2): ADC clock
 160:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_SDIO: SDIO clock
 161:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_SYSCFG: SYSCFG clock
 162:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_TLI: TLI clock
 163:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_CTC: CTC clock
 164:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_IREF: IREF clock
 165:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[out] none
 166:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \retval     none
 167:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** */
ARM GAS  /tmp/ccSbSCK6.s 			page 5


 168:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** void rcu_periph_clock_disable(rcu_periph_enum periph)
 169:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** {
  65              		.loc 1 169 1 is_stmt 1 view -0
  66              		.cfi_startproc
  67              		@ args = 0, pretend = 0, frame = 0
  68              		@ frame_needed = 0, uses_anonymous_args = 0
  69              		@ link register save eliminated.
 170:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     RCU_REG_VAL(periph) &= ~BIT(RCU_BIT_POS(periph));
  70              		.loc 1 170 5 view .LVU8
  71              		.loc 1 170 25 is_stmt 0 view .LVU9
  72 0000 8309     		lsrs	r3, r0, #6
  73 0002 03F18043 		add	r3, r3, #1073741824
  74 0006 03F50E33 		add	r3, r3, #145408
  75 000a 1A68     		ldr	r2, [r3]
  76              		.loc 1 170 29 view .LVU10
  77 000c 00F01F00 		and	r0, r0, #31
  78              	.LVL3:
  79              		.loc 1 170 29 view .LVU11
  80 0010 0121     		movs	r1, #1
  81 0012 01FA00F0 		lsl	r0, r1, r0
  82              		.loc 1 170 25 view .LVU12
  83 0016 22EA0000 		bic	r0, r2, r0
  84 001a 1860     		str	r0, [r3]
 171:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** }
  85              		.loc 1 171 1 view .LVU13
  86 001c 7047     		bx	lr
  87              		.cfi_endproc
  88              	.LFE118:
  90              		.section	.text.rcu_periph_clock_sleep_enable,"ax",%progbits
  91              		.align	1
  92              		.global	rcu_periph_clock_sleep_enable
  93              		.syntax unified
  94              		.thumb
  95              		.thumb_func
  97              	rcu_periph_clock_sleep_enable:
  98              	.LVL4:
  99              	.LFB119:
 172:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 173:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** /*!
 174:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \brief    enable the peripherals clock when sleep mode
 175:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_sleep_enum
 176:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 177:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_GPIOx_SLP (x = A, B, C, D, E, F, G, H, I): GPIO ports clock
 178:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_CRC_SLP: CRC clock
 179:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_FMC_SLP: FMC clock
 180:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_SRAM0_SLP: SRAM0 clock
 181:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_SRAM1_SLP: SRAM1 clock
 182:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_BKPSRAM: BKPSRAM clock
 183:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_SRAM2_SLP: SRAM2 clock
 184:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_DMAx_SLP (x=0,1): DMA clock
 185:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_IPA_SLP: IPA clock
 186:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENET_SLP: ENET clock
 187:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENETTX_SLP: ENETTX clock
 188:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENETRX_SLP: ENETRX clock
 189:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENETPTP_SLP: ENETPTP clock
 190:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBHS_SLP: USBHS clock
 191:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBHSULPI_SLP: USBHSULPI clock
ARM GAS  /tmp/ccSbSCK6.s 			page 6


 192:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_DCI_SLP: DCI clock
 193:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_TRNG_SLP: TRNG clock
 194:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBFS_SLP: USBFS clock
 195:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_EXMC_SLP: EXMC clock
 196:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_TIMERx_SLP (x = 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13): TIMER clock
 197:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_WWDGT_SLP: WWDGT clock
 198:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_SPIx_SLP (x = 0, 1, 2, 3, 4, 5): SPI clock
 199:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_USARTx_SLP (x = 0, 1, 2, 5): USART clock
 200:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_UARTx_SLP (x = 3, 4, 6, 7): UART clock
 201:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_I2Cx_SLP (x = 0, 1, 2): I2C clock
 202:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_CANx_SLP (x = 0, 1): CAN clock
 203:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_PMU_SLP: PMU clock
 204:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_DAC_SLP: DAC clock
 205:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_RTC_SLP: RTC clock
 206:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_ADCx_SLP (x = 0, 1, 2): ADC clock
 207:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_SDIO_SLP: SDIO clock
 208:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_SYSCFG_SLP: SYSCFG clock
 209:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_TLI_SLP: TLI clock
 210:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_CTC_SLP: CTC clock
 211:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_IREF_SLP: IREF clock
 212:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[out] none
 213:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \retval     none
 214:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** */
 215:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** void rcu_periph_clock_sleep_enable(rcu_periph_sleep_enum periph)
 216:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** {
 100              		.loc 1 216 1 is_stmt 1 view -0
 101              		.cfi_startproc
 102              		@ args = 0, pretend = 0, frame = 0
 103              		@ frame_needed = 0, uses_anonymous_args = 0
 104              		@ link register save eliminated.
 217:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     RCU_REG_VAL(periph) |= BIT(RCU_BIT_POS(periph));
 105              		.loc 1 217 5 view .LVU15
 106              		.loc 1 217 25 is_stmt 0 view .LVU16
 107 0000 8309     		lsrs	r3, r0, #6
 108 0002 03F18043 		add	r3, r3, #1073741824
 109 0006 03F50E33 		add	r3, r3, #145408
 110 000a 1A68     		ldr	r2, [r3]
 111              		.loc 1 217 28 view .LVU17
 112 000c 00F01F00 		and	r0, r0, #31
 113              	.LVL5:
 114              		.loc 1 217 28 view .LVU18
 115 0010 0121     		movs	r1, #1
 116 0012 01FA00F0 		lsl	r0, r1, r0
 117              		.loc 1 217 25 view .LVU19
 118 0016 1043     		orrs	r0, r0, r2
 119 0018 1860     		str	r0, [r3]
 218:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** }
 120              		.loc 1 218 1 view .LVU20
 121 001a 7047     		bx	lr
 122              		.cfi_endproc
 123              	.LFE119:
 125              		.section	.text.rcu_periph_clock_sleep_disable,"ax",%progbits
 126              		.align	1
 127              		.global	rcu_periph_clock_sleep_disable
 128              		.syntax unified
 129              		.thumb
 130              		.thumb_func
ARM GAS  /tmp/ccSbSCK6.s 			page 7


 132              	rcu_periph_clock_sleep_disable:
 133              	.LVL6:
 134              	.LFB120:
 219:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 220:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** /*!
 221:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \brief    disable the peripherals clock when sleep mode
 222:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_sleep_enum
 223:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 224:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_GPIOx_SLP (x = A, B, C, D, E, F, G, H, I): GPIO ports clock
 225:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_CRC_SLP: CRC clock
 226:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_FMC_SLP: FMC clock
 227:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_SRAM0_SLP: SRAM0 clock
 228:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_SRAM1_SLP: SRAM1 clock
 229:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_BKPSRAM: BKPSRAM clock
 230:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_SRAM2_SLP: SRAM2 clock
 231:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_DMAx_SLP (x=0,1): DMA clock
 232:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_IPA_SLP: IPA clock
 233:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENET_SLP: ENET clock
 234:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENETTX_SLP: ENETTX clock
 235:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENETRX_SLP: ENETRX clock
 236:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENETPTP_SLP: ENETPTP clock
 237:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBHS_SLP: USBHS clock
 238:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBHSULPI_SLP: USBHSULPI clock
 239:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_DCI_SLP: DCI clock
 240:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_TRNG_SLP: TRNG clock
 241:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBFS_SLP: USBFS clock
 242:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_EXMC_SLP: EXMC clock
 243:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_TIMERx_SLP (x = 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13): TIMER clock
 244:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_WWDGT_SLP: WWDGT clock
 245:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_SPIx_SLP (x = 0, 1, 2, 3, 4, 5): SPI clock
 246:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_USARTx_SLP (x = 0, 1, 2, 5): USART clock
 247:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_UARTx_SLP (x = 3, 4, 6, 7): UART clock
 248:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_I2Cx_SLP (x = 0, 1, 2): I2C clock
 249:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_CANx_SLP (x = 0, 1): CAN clock
 250:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_PMU_SLP: PMU clock
 251:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_DAC_SLP: DAC clock
 252:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_RTC_SLP: RTC clock
 253:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_ADCx_SLP (x = 0, 1, 2): ADC clock
 254:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_SDIO_SLP: SDIO clock
 255:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_SYSCFG_SLP: SYSCFG clock
 256:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_TLI_SLP: TLI clock
 257:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_CTC_SLP: CTC clock
 258:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_IREF_SLP: IREF clock
 259:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[out] none
 260:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \retval     none
 261:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** */
 262:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** void rcu_periph_clock_sleep_disable(rcu_periph_sleep_enum periph)
 263:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** {
 135              		.loc 1 263 1 is_stmt 1 view -0
 136              		.cfi_startproc
 137              		@ args = 0, pretend = 0, frame = 0
 138              		@ frame_needed = 0, uses_anonymous_args = 0
 139              		@ link register save eliminated.
 264:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     RCU_REG_VAL(periph) &= ~BIT(RCU_BIT_POS(periph));
 140              		.loc 1 264 5 view .LVU22
 141              		.loc 1 264 25 is_stmt 0 view .LVU23
 142 0000 8309     		lsrs	r3, r0, #6
ARM GAS  /tmp/ccSbSCK6.s 			page 8


 143 0002 03F18043 		add	r3, r3, #1073741824
 144 0006 03F50E33 		add	r3, r3, #145408
 145 000a 1A68     		ldr	r2, [r3]
 146              		.loc 1 264 29 view .LVU24
 147 000c 00F01F00 		and	r0, r0, #31
 148              	.LVL7:
 149              		.loc 1 264 29 view .LVU25
 150 0010 0121     		movs	r1, #1
 151 0012 01FA00F0 		lsl	r0, r1, r0
 152              		.loc 1 264 25 view .LVU26
 153 0016 22EA0000 		bic	r0, r2, r0
 154 001a 1860     		str	r0, [r3]
 265:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** }
 155              		.loc 1 265 1 view .LVU27
 156 001c 7047     		bx	lr
 157              		.cfi_endproc
 158              	.LFE120:
 160              		.section	.text.rcu_periph_reset_enable,"ax",%progbits
 161              		.align	1
 162              		.global	rcu_periph_reset_enable
 163              		.syntax unified
 164              		.thumb
 165              		.thumb_func
 167              	rcu_periph_reset_enable:
 168              	.LVL8:
 169              	.LFB121:
 266:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 267:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** /*!
 268:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \brief    reset the peripherals
 269:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[in]  periph_reset: RCU peripherals reset, refer to rcu_periph_reset_enum
 270:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 271:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_GPIOxRST (x = A, B, C, D, E, F, G, H, I): reset GPIO ports
 272:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_CRCRST: reset CRC
 273:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_DMAxRST (x=0,1): reset DMA
 274:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_IPARST: reset IPA
 275:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENETRST: reset ENET
 276:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBHSRST: reset USBHS
 277:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_DCIRST: reset DCI
 278:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_TRNGRST: reset TRNG
 279:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBFSRST: reset USBFS
 280:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_EXMCRST: reset EXMC
 281:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_TIMERxRST (x = 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13): reset TIMER
 282:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_WWDGTRST: reset WWDGT
 283:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_SPIxRST (x = 0, 1, 2, 3, 4, 5): reset SPI
 284:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_USARTxRST (x = 0, 1, 2, 5): reset USART
 285:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_UARTxRST (x = 3, 4, 6, 7): reset UART
 286:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_I2CxRST (x = 0, 1, 2): reset I2C
 287:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_CANxRST (x = 0, 1): reset CAN
 288:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_PMURST: reset PMU
 289:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_DACRST: reset DAC
 290:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_ADCRST (x = 0, 1, 2): reset ADC
 291:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_SDIORST: reset SDIO
 292:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_SYSCFGRST: reset SYSCFG
 293:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_TLIRST: reset TLI
 294:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_CTCRST: reset CTC
 295:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_IREFRST: reset IREF
 296:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[out] none
ARM GAS  /tmp/ccSbSCK6.s 			page 9


 297:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \retval     none
 298:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** */
 299:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** void rcu_periph_reset_enable(rcu_periph_reset_enum periph_reset)
 300:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** {
 170              		.loc 1 300 1 is_stmt 1 view -0
 171              		.cfi_startproc
 172              		@ args = 0, pretend = 0, frame = 0
 173              		@ frame_needed = 0, uses_anonymous_args = 0
 174              		@ link register save eliminated.
 301:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     RCU_REG_VAL(periph_reset) |= BIT(RCU_BIT_POS(periph_reset));
 175              		.loc 1 301 5 view .LVU29
 176              		.loc 1 301 31 is_stmt 0 view .LVU30
 177 0000 8309     		lsrs	r3, r0, #6
 178 0002 03F18043 		add	r3, r3, #1073741824
 179 0006 03F50E33 		add	r3, r3, #145408
 180 000a 1A68     		ldr	r2, [r3]
 181              		.loc 1 301 34 view .LVU31
 182 000c 00F01F00 		and	r0, r0, #31
 183              	.LVL9:
 184              		.loc 1 301 34 view .LVU32
 185 0010 0121     		movs	r1, #1
 186 0012 01FA00F0 		lsl	r0, r1, r0
 187              		.loc 1 301 31 view .LVU33
 188 0016 1043     		orrs	r0, r0, r2
 189 0018 1860     		str	r0, [r3]
 302:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** }
 190              		.loc 1 302 1 view .LVU34
 191 001a 7047     		bx	lr
 192              		.cfi_endproc
 193              	.LFE121:
 195              		.section	.text.rcu_periph_reset_disable,"ax",%progbits
 196              		.align	1
 197              		.global	rcu_periph_reset_disable
 198              		.syntax unified
 199              		.thumb
 200              		.thumb_func
 202              	rcu_periph_reset_disable:
 203              	.LVL10:
 204              	.LFB122:
 303:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 304:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** /*!
 305:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \brief    disable reset the peripheral
 306:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[in]  periph_reset: RCU peripherals reset, refer to rcu_periph_reset_enum
 307:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 308:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_GPIOxRST (x = A, B, C, D, E, F, G, H, I): reset GPIO ports
 309:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_CRCRST: reset CRC
 310:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_DMAxRST (x=0,1): reset DMA
 311:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_IPARST: reset IPA
 312:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENETRST: reset ENET
 313:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBHSRST: reset USBHS
 314:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_DCIRST: reset DCI
 315:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_TRNGRST: reset TRNG
 316:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBFSRST: reset USBFS
 317:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_EXMCRST: reset EXMC
 318:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_TIMERxRST (x = 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13): reset TIMER
 319:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_WWDGTRST: reset WWDGT
 320:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_SPIxRST (x = 0, 1, 2, 3, 4, 5): reset SPI
ARM GAS  /tmp/ccSbSCK6.s 			page 10


 321:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_USARTxRST (x = 0, 1, 2, 5): reset USART
 322:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_UARTxRST (x = 3, 4, 6, 7): reset UART
 323:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_I2CxRST (x = 0, 1, 2): reset I2C
 324:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_CANxRST (x = 0, 1): reset CAN
 325:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_PMURST: reset PMU
 326:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_DACRST: reset DAC
 327:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_ADCRST (x = 0, 1, 2): reset ADC
 328:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_SDIORST: reset SDIO
 329:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_SYSCFGRST: reset SYSCFG
 330:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_TLIRST: reset TLI
 331:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_CTCRST: reset CTC
 332:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_IREFRST: reset IREF
 333:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[out] none
 334:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \retval     none
 335:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** */
 336:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** void rcu_periph_reset_disable(rcu_periph_reset_enum periph_reset)
 337:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** {
 205              		.loc 1 337 1 is_stmt 1 view -0
 206              		.cfi_startproc
 207              		@ args = 0, pretend = 0, frame = 0
 208              		@ frame_needed = 0, uses_anonymous_args = 0
 209              		@ link register save eliminated.
 338:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     RCU_REG_VAL(periph_reset) &= ~BIT(RCU_BIT_POS(periph_reset));
 210              		.loc 1 338 5 view .LVU36
 211              		.loc 1 338 31 is_stmt 0 view .LVU37
 212 0000 8309     		lsrs	r3, r0, #6
 213 0002 03F18043 		add	r3, r3, #1073741824
 214 0006 03F50E33 		add	r3, r3, #145408
 215 000a 1A68     		ldr	r2, [r3]
 216              		.loc 1 338 35 view .LVU38
 217 000c 00F01F00 		and	r0, r0, #31
 218              	.LVL11:
 219              		.loc 1 338 35 view .LVU39
 220 0010 0121     		movs	r1, #1
 221 0012 01FA00F0 		lsl	r0, r1, r0
 222              		.loc 1 338 31 view .LVU40
 223 0016 22EA0000 		bic	r0, r2, r0
 224 001a 1860     		str	r0, [r3]
 339:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** }
 225              		.loc 1 339 1 view .LVU41
 226 001c 7047     		bx	lr
 227              		.cfi_endproc
 228              	.LFE122:
 230              		.section	.text.rcu_bkp_reset_enable,"ax",%progbits
 231              		.align	1
 232              		.global	rcu_bkp_reset_enable
 233              		.syntax unified
 234              		.thumb
 235              		.thumb_func
 237              	rcu_bkp_reset_enable:
 238              	.LFB123:
 340:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 341:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** /*!
 342:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \brief    reset the BKP
 343:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[in]  none
 344:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[out] none
 345:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \retval     none
ARM GAS  /tmp/ccSbSCK6.s 			page 11


 346:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** */
 347:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** void rcu_bkp_reset_enable(void)
 348:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** {
 239              		.loc 1 348 1 is_stmt 1 view -0
 240              		.cfi_startproc
 241              		@ args = 0, pretend = 0, frame = 0
 242              		@ frame_needed = 0, uses_anonymous_args = 0
 243              		@ link register save eliminated.
 349:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     RCU_BDCTL |= RCU_BDCTL_BKPRST;
 244              		.loc 1 349 5 view .LVU43
 245              		.loc 1 349 15 is_stmt 0 view .LVU44
 246 0000 034A     		ldr	r2, .L8
 247 0002 D2F87038 		ldr	r3, [r2, #2160]
 248 0006 43F48033 		orr	r3, r3, #65536
 249 000a C2F87038 		str	r3, [r2, #2160]
 350:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** }
 250              		.loc 1 350 1 view .LVU45
 251 000e 7047     		bx	lr
 252              	.L9:
 253              		.align	2
 254              	.L8:
 255 0010 00300240 		.word	1073885184
 256              		.cfi_endproc
 257              	.LFE123:
 259              		.section	.text.rcu_bkp_reset_disable,"ax",%progbits
 260              		.align	1
 261              		.global	rcu_bkp_reset_disable
 262              		.syntax unified
 263              		.thumb
 264              		.thumb_func
 266              	rcu_bkp_reset_disable:
 267              	.LFB124:
 351:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 352:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** /*!
 353:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \brief    disable the BKP reset
 354:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[in]  none
 355:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[out] none
 356:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \retval     none
 357:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** */
 358:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** void rcu_bkp_reset_disable(void)
 359:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** {
 268              		.loc 1 359 1 is_stmt 1 view -0
 269              		.cfi_startproc
 270              		@ args = 0, pretend = 0, frame = 0
 271              		@ frame_needed = 0, uses_anonymous_args = 0
 272              		@ link register save eliminated.
 360:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     RCU_BDCTL &= ~RCU_BDCTL_BKPRST;
 273              		.loc 1 360 5 view .LVU47
 274              		.loc 1 360 15 is_stmt 0 view .LVU48
 275 0000 034A     		ldr	r2, .L11
 276 0002 D2F87038 		ldr	r3, [r2, #2160]
 277 0006 23F48033 		bic	r3, r3, #65536
 278 000a C2F87038 		str	r3, [r2, #2160]
 361:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** }
 279              		.loc 1 361 1 view .LVU49
 280 000e 7047     		bx	lr
 281              	.L12:
ARM GAS  /tmp/ccSbSCK6.s 			page 12


 282              		.align	2
 283              	.L11:
 284 0010 00300240 		.word	1073885184
 285              		.cfi_endproc
 286              	.LFE124:
 288              		.section	.text.rcu_system_clock_source_config,"ax",%progbits
 289              		.align	1
 290              		.global	rcu_system_clock_source_config
 291              		.syntax unified
 292              		.thumb
 293              		.thumb_func
 295              	rcu_system_clock_source_config:
 296              	.LVL12:
 297              	.LFB125:
 362:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 363:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** /*!
 364:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \brief    configure the system clock source
 365:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[in]  ck_sys: system clock source select
 366:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 367:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_CKSYSSRC_IRC16M: select CK_IRC16M as the CK_SYS source
 368:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_CKSYSSRC_HXTAL: select CK_HXTAL as the CK_SYS source
 369:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_CKSYSSRC_PLLP: select CK_PLLP as the CK_SYS source
 370:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[out] none
 371:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \retval     none
 372:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** */
 373:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** void rcu_system_clock_source_config(uint32_t ck_sys)
 374:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** {
 298              		.loc 1 374 1 is_stmt 1 view -0
 299              		.cfi_startproc
 300              		@ args = 0, pretend = 0, frame = 0
 301              		@ frame_needed = 0, uses_anonymous_args = 0
 302              		@ link register save eliminated.
 375:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 303              		.loc 1 375 5 view .LVU51
 376:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 377:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     reg = RCU_CFG0;
 304              		.loc 1 377 5 view .LVU52
 305              		.loc 1 377 9 is_stmt 0 view .LVU53
 306 0000 044A     		ldr	r2, .L14
 307 0002 D2F80838 		ldr	r3, [r2, #2056]
 308              	.LVL13:
 378:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* reset the SCS bits and set according to ck_sys */
 379:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     reg &= ~RCU_CFG0_SCS;
 309              		.loc 1 379 5 is_stmt 1 view .LVU54
 310              		.loc 1 379 9 is_stmt 0 view .LVU55
 311 0006 23F00303 		bic	r3, r3, #3
 312              	.LVL14:
 380:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ck_sys);
 313              		.loc 1 380 5 is_stmt 1 view .LVU56
 314              		.loc 1 380 21 is_stmt 0 view .LVU57
 315 000a 0343     		orrs	r3, r3, r0
 316              	.LVL15:
 317              		.loc 1 380 14 view .LVU58
 318 000c C2F80838 		str	r3, [r2, #2056]
 381:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** }
 319              		.loc 1 381 1 view .LVU59
 320 0010 7047     		bx	lr
ARM GAS  /tmp/ccSbSCK6.s 			page 13


 321              	.L15:
 322 0012 00BF     		.align	2
 323              	.L14:
 324 0014 00300240 		.word	1073885184
 325              		.cfi_endproc
 326              	.LFE125:
 328              		.section	.text.rcu_system_clock_source_get,"ax",%progbits
 329              		.align	1
 330              		.global	rcu_system_clock_source_get
 331              		.syntax unified
 332              		.thumb
 333              		.thumb_func
 335              	rcu_system_clock_source_get:
 336              	.LFB126:
 382:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 383:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** /*!
 384:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \brief    get the system clock source
 385:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[in]  none
 386:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[out] none
 387:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \retval     which clock is selected as CK_SYS source
 388:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_SCSS_IRC16M: CK_IRC16M is selected as the CK_SYS source
 389:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_SCSS_HXTAL: CK_HXTAL is selected as the CK_SYS source
 390:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_SCSS_PLLP: CK_PLLP is selected as the CK_SYS source
 391:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** */
 392:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** uint32_t rcu_system_clock_source_get(void)
 393:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** {
 337              		.loc 1 393 1 is_stmt 1 view -0
 338              		.cfi_startproc
 339              		@ args = 0, pretend = 0, frame = 0
 340              		@ frame_needed = 0, uses_anonymous_args = 0
 341              		@ link register save eliminated.
 394:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     return (RCU_CFG0 & RCU_CFG0_SCSS);
 342              		.loc 1 394 5 view .LVU61
 343              		.loc 1 394 22 is_stmt 0 view .LVU62
 344 0000 024B     		ldr	r3, .L17
 345 0002 D3F80808 		ldr	r0, [r3, #2056]
 395:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** }
 346              		.loc 1 395 1 view .LVU63
 347 0006 00F00C00 		and	r0, r0, #12
 348 000a 7047     		bx	lr
 349              	.L18:
 350              		.align	2
 351              	.L17:
 352 000c 00300240 		.word	1073885184
 353              		.cfi_endproc
 354              	.LFE126:
 356              		.section	.text.rcu_ahb_clock_config,"ax",%progbits
 357              		.align	1
 358              		.global	rcu_ahb_clock_config
 359              		.syntax unified
 360              		.thumb
 361              		.thumb_func
 363              	rcu_ahb_clock_config:
 364              	.LVL16:
 365              	.LFB127:
 396:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 397:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** /*!
ARM GAS  /tmp/ccSbSCK6.s 			page 14


 398:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \brief    configure the AHB clock prescaler selection
 399:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[in]  ck_ahb: AHB clock prescaler selection
 400:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 401:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_AHB_CKSYS_DIVx (x = 1, 2, 4, 8, 16, 64, 128, 256, 512): select CK_SYS / x as 
 402:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[out] none
 403:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \retval     none
 404:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** */
 405:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** void rcu_ahb_clock_config(uint32_t ck_ahb)
 406:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** {
 366              		.loc 1 406 1 is_stmt 1 view -0
 367              		.cfi_startproc
 368              		@ args = 0, pretend = 0, frame = 0
 369              		@ frame_needed = 0, uses_anonymous_args = 0
 370              		@ link register save eliminated.
 407:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 371              		.loc 1 407 5 view .LVU65
 408:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 409:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     reg = RCU_CFG0;
 372              		.loc 1 409 5 view .LVU66
 373              		.loc 1 409 9 is_stmt 0 view .LVU67
 374 0000 044A     		ldr	r2, .L20
 375 0002 D2F80838 		ldr	r3, [r2, #2056]
 376              	.LVL17:
 410:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* reset the AHBPSC bits and set according to ck_ahb */
 411:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     reg &= ~RCU_CFG0_AHBPSC;
 377              		.loc 1 411 5 is_stmt 1 view .LVU68
 378              		.loc 1 411 9 is_stmt 0 view .LVU69
 379 0006 23F0F003 		bic	r3, r3, #240
 380              	.LVL18:
 412:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ck_ahb);
 381              		.loc 1 412 5 is_stmt 1 view .LVU70
 382              		.loc 1 412 21 is_stmt 0 view .LVU71
 383 000a 0343     		orrs	r3, r3, r0
 384              	.LVL19:
 385              		.loc 1 412 14 view .LVU72
 386 000c C2F80838 		str	r3, [r2, #2056]
 413:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** }
 387              		.loc 1 413 1 view .LVU73
 388 0010 7047     		bx	lr
 389              	.L21:
 390 0012 00BF     		.align	2
 391              	.L20:
 392 0014 00300240 		.word	1073885184
 393              		.cfi_endproc
 394              	.LFE127:
 396              		.section	.text.rcu_apb1_clock_config,"ax",%progbits
 397              		.align	1
 398              		.global	rcu_apb1_clock_config
 399              		.syntax unified
 400              		.thumb
 401              		.thumb_func
 403              	rcu_apb1_clock_config:
 404              	.LVL20:
 405              	.LFB128:
 414:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 415:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** /*!
 416:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \brief    configure the APB1 clock prescaler selection
ARM GAS  /tmp/ccSbSCK6.s 			page 15


 417:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[in]  ck_apb1: APB1 clock prescaler selection
 418:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 419:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV1: select CK_AHB as CK_APB1
 420:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV2: select CK_AHB / 2 as CK_APB1
 421:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV4: select CK_AHB / 4 as CK_APB1
 422:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV8: select CK_AHB / 8 as CK_APB1
 423:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV16: select CK_AHB / 16 as CK_APB1
 424:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[out] none
 425:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \retval     none
 426:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** */
 427:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** void rcu_apb1_clock_config(uint32_t ck_apb1)
 428:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** {
 406              		.loc 1 428 1 is_stmt 1 view -0
 407              		.cfi_startproc
 408              		@ args = 0, pretend = 0, frame = 0
 409              		@ frame_needed = 0, uses_anonymous_args = 0
 410              		@ link register save eliminated.
 429:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 411              		.loc 1 429 5 view .LVU75
 430:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 431:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     reg = RCU_CFG0;
 412              		.loc 1 431 5 view .LVU76
 413              		.loc 1 431 9 is_stmt 0 view .LVU77
 414 0000 044A     		ldr	r2, .L23
 415 0002 D2F80838 		ldr	r3, [r2, #2056]
 416              	.LVL21:
 432:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* reset the APB1PSC and set according to ck_apb1 */
 433:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     reg &= ~RCU_CFG0_APB1PSC;
 417              		.loc 1 433 5 is_stmt 1 view .LVU78
 418              		.loc 1 433 9 is_stmt 0 view .LVU79
 419 0006 23F4E053 		bic	r3, r3, #7168
 420              	.LVL22:
 434:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ck_apb1);
 421              		.loc 1 434 5 is_stmt 1 view .LVU80
 422              		.loc 1 434 21 is_stmt 0 view .LVU81
 423 000a 0343     		orrs	r3, r3, r0
 424              	.LVL23:
 425              		.loc 1 434 14 view .LVU82
 426 000c C2F80838 		str	r3, [r2, #2056]
 435:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** }
 427              		.loc 1 435 1 view .LVU83
 428 0010 7047     		bx	lr
 429              	.L24:
 430 0012 00BF     		.align	2
 431              	.L23:
 432 0014 00300240 		.word	1073885184
 433              		.cfi_endproc
 434              	.LFE128:
 436              		.section	.text.rcu_apb2_clock_config,"ax",%progbits
 437              		.align	1
 438              		.global	rcu_apb2_clock_config
 439              		.syntax unified
 440              		.thumb
 441              		.thumb_func
 443              	rcu_apb2_clock_config:
 444              	.LVL24:
 445              	.LFB129:
ARM GAS  /tmp/ccSbSCK6.s 			page 16


 436:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 437:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** /*!
 438:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \brief    configure the APB2 clock prescaler selection
 439:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[in]  ck_apb2: APB2 clock prescaler selection
 440:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 441:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV1: select CK_AHB as CK_APB2
 442:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV2: select CK_AHB / 2 as CK_APB2
 443:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV4: select CK_AHB / 4 as CK_APB2
 444:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV8: select CK_AHB / 8 as CK_APB2
 445:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV16: select CK_AHB / 16 as CK_APB2
 446:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[out] none
 447:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \retval     none
 448:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** */
 449:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** void rcu_apb2_clock_config(uint32_t ck_apb2)
 450:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** {
 446              		.loc 1 450 1 is_stmt 1 view -0
 447              		.cfi_startproc
 448              		@ args = 0, pretend = 0, frame = 0
 449              		@ frame_needed = 0, uses_anonymous_args = 0
 450              		@ link register save eliminated.
 451:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 451              		.loc 1 451 5 view .LVU85
 452:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 453:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     reg = RCU_CFG0;
 452              		.loc 1 453 5 view .LVU86
 453              		.loc 1 453 9 is_stmt 0 view .LVU87
 454 0000 044A     		ldr	r2, .L26
 455 0002 D2F80838 		ldr	r3, [r2, #2056]
 456              	.LVL25:
 454:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* reset the APB2PSC and set according to ck_apb2 */
 455:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     reg &= ~RCU_CFG0_APB2PSC;
 457              		.loc 1 455 5 is_stmt 1 view .LVU88
 458              		.loc 1 455 9 is_stmt 0 view .LVU89
 459 0006 23F46043 		bic	r3, r3, #57344
 460              	.LVL26:
 456:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ck_apb2);
 461              		.loc 1 456 5 is_stmt 1 view .LVU90
 462              		.loc 1 456 21 is_stmt 0 view .LVU91
 463 000a 0343     		orrs	r3, r3, r0
 464              	.LVL27:
 465              		.loc 1 456 14 view .LVU92
 466 000c C2F80838 		str	r3, [r2, #2056]
 457:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** }
 467              		.loc 1 457 1 view .LVU93
 468 0010 7047     		bx	lr
 469              	.L27:
 470 0012 00BF     		.align	2
 471              	.L26:
 472 0014 00300240 		.word	1073885184
 473              		.cfi_endproc
 474              	.LFE129:
 476              		.section	.text.rcu_ckout0_config,"ax",%progbits
 477              		.align	1
 478              		.global	rcu_ckout0_config
 479              		.syntax unified
 480              		.thumb
 481              		.thumb_func
ARM GAS  /tmp/ccSbSCK6.s 			page 17


 483              	rcu_ckout0_config:
 484              	.LVL28:
 485              	.LFB130:
 458:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 459:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** /*!
 460:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \brief    configure the CK_OUT0 clock source and divider
 461:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[in]  ckout0_src: CK_OUT0 clock source selection
 462:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 463:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_CKOUT0SRC_IRC16M: IRC16M selected
 464:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_CKOUT0SRC_LXTAL: LXTAL selected
 465:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_CKOUT0SRC_HXTAL: HXTAL selected
 466:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_CKOUT0SRC_PLLP: PLLP selected
 467:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[in]  ckout0_div: CK_OUT0 divider
 468:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_CKOUT0_DIVx(x = 1, 2, 3, 4, 5): CK_OUT0 is divided by x
 469:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[out] none
 470:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \retval     none
 471:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** */
 472:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** void rcu_ckout0_config(uint32_t ckout0_src, uint32_t ckout0_div)
 473:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** {
 486              		.loc 1 473 1 is_stmt 1 view -0
 487              		.cfi_startproc
 488              		@ args = 0, pretend = 0, frame = 0
 489              		@ frame_needed = 0, uses_anonymous_args = 0
 490              		@ link register save eliminated.
 474:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 491              		.loc 1 474 5 view .LVU95
 475:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 476:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     reg = RCU_CFG0;
 492              		.loc 1 476 5 view .LVU96
 493              		.loc 1 476 9 is_stmt 0 view .LVU97
 494 0000 044A     		ldr	r2, .L29
 495 0002 D2F80838 		ldr	r3, [r2, #2056]
 496              	.LVL29:
 477:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* reset the CKOUT0SRC, CKOUT0DIV and set according to ckout0_src and ckout0_div */
 478:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     reg &= ~(RCU_CFG0_CKOUT0SEL | RCU_CFG0_CKOUT0DIV);
 497              		.loc 1 478 5 is_stmt 1 view .LVU98
 498              		.loc 1 478 9 is_stmt 0 view .LVU99
 499 0006 23F0EC63 		bic	r3, r3, #123731968
 500              	.LVL30:
 479:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ckout0_src | ckout0_div);
 501              		.loc 1 479 5 is_stmt 1 view .LVU100
 502              		.loc 1 479 21 is_stmt 0 view .LVU101
 503 000a 0343     		orrs	r3, r3, r0
 504              	.LVL31:
 505              		.loc 1 479 34 view .LVU102
 506 000c 0B43     		orrs	r3, r3, r1
 507              		.loc 1 479 14 view .LVU103
 508 000e C2F80838 		str	r3, [r2, #2056]
 480:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** }
 509              		.loc 1 480 1 view .LVU104
 510 0012 7047     		bx	lr
 511              	.L30:
 512              		.align	2
 513              	.L29:
 514 0014 00300240 		.word	1073885184
 515              		.cfi_endproc
 516              	.LFE130:
ARM GAS  /tmp/ccSbSCK6.s 			page 18


 518              		.section	.text.rcu_ckout1_config,"ax",%progbits
 519              		.align	1
 520              		.global	rcu_ckout1_config
 521              		.syntax unified
 522              		.thumb
 523              		.thumb_func
 525              	rcu_ckout1_config:
 526              	.LVL32:
 527              	.LFB131:
 481:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 482:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** /*!
 483:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \brief    configure the CK_OUT1 clock source and divider
 484:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[in]  ckout1_src: CK_OUT1 clock source selection
 485:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 486:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_CKOUT1SRC_SYSTEMCLOCK: system clock selected
 487:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_CKOUT1SRC_PLLI2SR: PLLI2SR selected
 488:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_CKOUT1SRC_HXTAL: HXTAL selected
 489:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_CKOUT1SRC_PLLP: PLLP selected
 490:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[in]  ckout1_div: CK_OUT1 divider
 491:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_CKOUT1_DIVx(x = 1, 2, 3, 4, 5): CK_OUT1 is divided by x
 492:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[out] none
 493:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \retval     none
 494:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** */
 495:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** void rcu_ckout1_config(uint32_t ckout1_src, uint32_t ckout1_div)
 496:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** {
 528              		.loc 1 496 1 is_stmt 1 view -0
 529              		.cfi_startproc
 530              		@ args = 0, pretend = 0, frame = 0
 531              		@ frame_needed = 0, uses_anonymous_args = 0
 532              		@ link register save eliminated.
 497:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 533              		.loc 1 497 5 view .LVU106
 498:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 499:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     reg = RCU_CFG0;
 534              		.loc 1 499 5 view .LVU107
 535              		.loc 1 499 9 is_stmt 0 view .LVU108
 536 0000 044A     		ldr	r2, .L32
 537 0002 D2F80838 		ldr	r3, [r2, #2056]
 538              	.LVL33:
 500:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* reset the CKOUT1SRC, CKOUT1DIV and set according to ckout1_src and ckout1_div */
 501:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     reg &= ~(RCU_CFG0_CKOUT1SEL | RCU_CFG0_CKOUT1DIV);
 539              		.loc 1 501 5 is_stmt 1 view .LVU109
 540              		.loc 1 501 9 is_stmt 0 view .LVU110
 541 0006 23F07843 		bic	r3, r3, #-134217728
 542              	.LVL34:
 502:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ckout1_src | ckout1_div);
 543              		.loc 1 502 5 is_stmt 1 view .LVU111
 544              		.loc 1 502 21 is_stmt 0 view .LVU112
 545 000a 0343     		orrs	r3, r3, r0
 546              	.LVL35:
 547              		.loc 1 502 34 view .LVU113
 548 000c 0B43     		orrs	r3, r3, r1
 549              		.loc 1 502 14 view .LVU114
 550 000e C2F80838 		str	r3, [r2, #2056]
 503:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** }
 551              		.loc 1 503 1 view .LVU115
 552 0012 7047     		bx	lr
ARM GAS  /tmp/ccSbSCK6.s 			page 19


 553              	.L33:
 554              		.align	2
 555              	.L32:
 556 0014 00300240 		.word	1073885184
 557              		.cfi_endproc
 558              	.LFE131:
 560              		.section	.text.rcu_pll_config,"ax",%progbits
 561              		.align	1
 562              		.global	rcu_pll_config
 563              		.syntax unified
 564              		.thumb
 565              		.thumb_func
 567              	rcu_pll_config:
 568              	.LVL36:
 569              	.LFB132:
 504:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 505:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** /*!
 506:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \brief    configure the main PLL clock
 507:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[in]  pll_src: PLL clock source selection
 508:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_PLLSRC_IRC16M: select IRC16M as PLL source clock
 509:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_PLLSRC_HXTAL: select HXTAL as PLL source clock
 510:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[in]  pll_psc: the PLL VCO source clock prescaler
 511:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg         this parameter should be selected between 2 and 63
 512:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[in]  pll_n: the PLL VCO clock multi factor
 513:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        this parameter should be selected between 64 and 500
 514:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[in]  pll_p: the PLLP output frequency division factor from PLL VCO clock
 515:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        this parameter should be selected 2,4,6,8
 516:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[in]  pll_q: the PLL Q output frequency division factor from PLL VCO clock
 517:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        this parameter should be selected between 2 and 15
 518:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[out] none
 519:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \retval     ErrStatus: SUCCESS or ERROR
 520:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** */
 521:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** ErrStatus rcu_pll_config(uint32_t pll_src, uint32_t pll_psc, uint32_t pll_n, uint32_t pll_p, uint32
 522:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** {
 570              		.loc 1 522 1 is_stmt 1 view -0
 571              		.cfi_startproc
 572              		@ args = 4, pretend = 0, frame = 0
 573              		@ frame_needed = 0, uses_anonymous_args = 0
 574              		@ link register save eliminated.
 575              		.loc 1 522 1 is_stmt 0 view .LVU117
 576 0000 10B4     		push	{r4}
 577              	.LCFI0:
 578              		.cfi_def_cfa_offset 4
 579              		.cfi_offset 4, -4
 523:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     uint32_t ss_modulation_inc;
 580              		.loc 1 523 5 is_stmt 1 view .LVU118
 524:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     uint32_t ss_modulation_reg;
 581              		.loc 1 524 5 view .LVU119
 525:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 526:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     ss_modulation_inc = 0U;
 582              		.loc 1 526 5 view .LVU120
 583              	.LVL37:
 527:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     ss_modulation_reg = RCU_PLLSSCTL;
 584              		.loc 1 527 5 view .LVU121
 585              		.loc 1 527 23 is_stmt 0 view .LVU122
 586 0002 214C     		ldr	r4, .L47
 587 0004 D4F88048 		ldr	r4, [r4, #2176]
ARM GAS  /tmp/ccSbSCK6.s 			page 20


 588              	.LVL38:
 528:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 529:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* calculate the minimum factor of PLLN */
 530:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     if((ss_modulation_reg & RCU_PLLSSCTL_SSCGON) == RCU_PLLSSCTL_SSCGON) {
 589              		.loc 1 530 5 is_stmt 1 view .LVU123
 590              		.loc 1 530 7 is_stmt 0 view .LVU124
 591 0008 002C     		cmp	r4, #0
 592 000a 27DB     		blt	.L46
 526:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     ss_modulation_reg = RCU_PLLSSCTL;
 593              		.loc 1 526 23 view .LVU125
 594 000c 4FF0000C 		mov	ip, #0
 595              	.L35:
 596              	.LVL39:
 531:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         if((ss_modulation_reg & RCU_SS_TYPE_DOWN) == RCU_SS_TYPE_DOWN) {
 532:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             ss_modulation_inc += RCU_SS_MODULATION_DOWN_INC;
 533:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         } else {
 534:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             ss_modulation_inc += RCU_SS_MODULATION_CENTER_INC;
 535:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         }
 536:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     }
 537:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 538:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* check the function parameter */
 539:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     if(CHECK_PLL_PSC_VALID(pll_psc) && CHECK_PLL_N_VALID(pll_n, ss_modulation_inc) &&
 597              		.loc 1 539 5 is_stmt 1 view .LVU126
 598              		.loc 1 539 8 is_stmt 0 view .LVU127
 599 0010 8C1E     		subs	r4, r1, #2
 600              	.LVL40:
 601              		.loc 1 539 7 view .LVU128
 602 0012 3D2C     		cmp	r4, #61
 603 0014 2BD8     		bhi	.L40
 604              		.loc 1 539 40 discriminator 1 view .LVU129
 605 0016 0CF1400C 		add	ip, ip, #64
 606              	.LVL41:
 607              		.loc 1 539 37 discriminator 1 view .LVU130
 608 001a 9445     		cmp	ip, r2
 609 001c 2BD8     		bhi	.L41
 610              		.loc 1 539 40 discriminator 2 view .LVU131
 611 001e B2F5FA7F 		cmp	r2, #500
 612 0022 2AD8     		bhi	.L42
 613              		.loc 1 539 84 discriminator 3 view .LVU132
 614 0024 022B     		cmp	r3, #2
 615 0026 05D0     		beq	.L37
 540:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             CHECK_PLL_P_VALID(pll_p) && CHECK_PLL_Q_VALID(pll_q)) {
 616              		.loc 1 540 13 view .LVU133
 617 0028 042B     		cmp	r3, #4
 618 002a 03D0     		beq	.L37
 619              		.loc 1 540 13 discriminator 2 view .LVU134
 620 002c 062B     		cmp	r3, #6
 621 002e 01D0     		beq	.L37
 622              		.loc 1 540 13 discriminator 4 view .LVU135
 623 0030 082B     		cmp	r3, #8
 624 0032 24D1     		bne	.L43
 625              	.L37:
 626              		.loc 1 540 41 discriminator 5 view .LVU136
 627 0034 019C     		ldr	r4, [sp, #4]
 628 0036 023C     		subs	r4, r4, #2
 629              		.loc 1 540 38 discriminator 5 view .LVU137
 630 0038 0D2C     		cmp	r4, #13
ARM GAS  /tmp/ccSbSCK6.s 			page 21


 631 003a 22D8     		bhi	.L44
 541:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         RCU_PLL = pll_psc | (pll_n << 6) | (((pll_p >> 1) - 1U) << 16) |
 632              		.loc 1 541 9 is_stmt 1 view .LVU138
 633              		.loc 1 541 27 is_stmt 0 view .LVU139
 634 003c 41EA8211 		orr	r1, r1, r2, lsl #6
 635              	.LVL42:
 636              		.loc 1 541 53 view .LVU140
 637 0040 5A08     		lsrs	r2, r3, #1
 638              	.LVL43:
 639              		.loc 1 541 59 view .LVU141
 640 0042 013A     		subs	r2, r2, #1
 641              		.loc 1 541 42 view .LVU142
 642 0044 41EA0241 		orr	r1, r1, r2, lsl #16
 643              		.loc 1 541 72 view .LVU143
 644 0048 41EA0003 		orr	r3, r1, r0
 645              	.LVL44:
 542:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****                   (pll_src) | (pll_q << 24);
 646              		.loc 1 542 29 view .LVU144
 647 004c 019A     		ldr	r2, [sp, #4]
 648 004e 43EA0263 		orr	r3, r3, r2, lsl #24
 541:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         RCU_PLL = pll_psc | (pll_n << 6) | (((pll_p >> 1) - 1U) << 16) |
 649              		.loc 1 541 17 view .LVU145
 650 0052 0D4A     		ldr	r2, .L47
 651 0054 C2F80438 		str	r3, [r2, #2052]
 652              	.LVL45:
 543:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     } else {
 544:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         /* return status */
 545:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         return ERROR;
 546:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     }
 547:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 548:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* return status */
 549:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     return SUCCESS;
 653              		.loc 1 549 5 is_stmt 1 view .LVU146
 654              		.loc 1 549 12 is_stmt 0 view .LVU147
 655 0058 0120     		movs	r0, #1
 656              	.LVL46:
 657              		.loc 1 549 12 view .LVU148
 658 005a 09E0     		b	.L36
 659              	.LVL47:
 660              	.L46:
 531:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             ss_modulation_inc += RCU_SS_MODULATION_DOWN_INC;
 661              		.loc 1 531 9 is_stmt 1 view .LVU149
 531:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             ss_modulation_inc += RCU_SS_MODULATION_DOWN_INC;
 662              		.loc 1 531 11 is_stmt 0 view .LVU150
 663 005c 14F0804F 		tst	r4, #1073741824
 664 0060 02D0     		beq	.L39
 532:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         } else {
 665              		.loc 1 532 31 view .LVU151
 666 0062 4FF0070C 		mov	ip, #7
 667 0066 D3E7     		b	.L35
 668              	.L39:
 534:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         }
 669              		.loc 1 534 31 view .LVU152
 670 0068 4FF0050C 		mov	ip, #5
 671 006c D0E7     		b	.L35
 672              	.LVL48:
 673              	.L40:
ARM GAS  /tmp/ccSbSCK6.s 			page 22


 545:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     }
 674              		.loc 1 545 16 view .LVU153
 675 006e 0020     		movs	r0, #0
 676              	.LVL49:
 677              	.L36:
 550:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** }
 678              		.loc 1 550 1 view .LVU154
 679 0070 5DF8044B 		ldr	r4, [sp], #4
 680              	.LCFI1:
 681              		.cfi_remember_state
 682              		.cfi_restore 4
 683              		.cfi_def_cfa_offset 0
 684 0074 7047     		bx	lr
 685              	.LVL50:
 686              	.L41:
 687              	.LCFI2:
 688              		.cfi_restore_state
 545:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     }
 689              		.loc 1 545 16 view .LVU155
 690 0076 0020     		movs	r0, #0
 691              	.LVL51:
 545:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     }
 692              		.loc 1 545 16 view .LVU156
 693 0078 FAE7     		b	.L36
 694              	.LVL52:
 695              	.L42:
 545:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     }
 696              		.loc 1 545 16 view .LVU157
 697 007a 0020     		movs	r0, #0
 698              	.LVL53:
 545:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     }
 699              		.loc 1 545 16 view .LVU158
 700 007c F8E7     		b	.L36
 701              	.LVL54:
 702              	.L43:
 545:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     }
 703              		.loc 1 545 16 view .LVU159
 704 007e 0020     		movs	r0, #0
 705              	.LVL55:
 545:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     }
 706              		.loc 1 545 16 view .LVU160
 707 0080 F6E7     		b	.L36
 708              	.LVL56:
 709              	.L44:
 545:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     }
 710              		.loc 1 545 16 view .LVU161
 711 0082 0020     		movs	r0, #0
 712              	.LVL57:
 545:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     }
 713              		.loc 1 545 16 view .LVU162
 714 0084 F4E7     		b	.L36
 715              	.L48:
 716 0086 00BF     		.align	2
 717              	.L47:
 718 0088 00300240 		.word	1073885184
 719              		.cfi_endproc
 720              	.LFE132:
ARM GAS  /tmp/ccSbSCK6.s 			page 23


 722              		.section	.text.rcu_plli2s_config,"ax",%progbits
 723              		.align	1
 724              		.global	rcu_plli2s_config
 725              		.syntax unified
 726              		.thumb
 727              		.thumb_func
 729              	rcu_plli2s_config:
 730              	.LVL58:
 731              	.LFB133:
 551:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 552:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** /*!
 553:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \brief    configure the PLLI2S clock
 554:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[in]  plli2s_n: the PLLI2S VCO clock multi factor
 555:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        this parameter should be selected between 50 and 500
 556:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[in]  plli2s_r: the PLLI2S R output frequency division factor from PLLI2S VCO clock
 557:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        this parameter should be selected between 2 and 7
 558:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[out] none
 559:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \retval     ErrStatus: SUCCESS or ERROR
 560:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** */
 561:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** ErrStatus rcu_plli2s_config(uint32_t plli2s_n, uint32_t plli2s_r)
 562:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** {
 732              		.loc 1 562 1 is_stmt 1 view -0
 733              		.cfi_startproc
 734              		@ args = 0, pretend = 0, frame = 0
 735              		@ frame_needed = 0, uses_anonymous_args = 0
 736              		@ link register save eliminated.
 563:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* check the function parameter */
 564:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     if(CHECK_PLLI2S_N_VALID(plli2s_n) && CHECK_PLLI2S_R_VALID(plli2s_r)) {
 737              		.loc 1 564 5 view .LVU164
 738              		.loc 1 564 8 is_stmt 0 view .LVU165
 739 0000 A0F13203 		sub	r3, r0, #50
 740              		.loc 1 564 7 view .LVU166
 741 0004 B3F5E17F 		cmp	r3, #450
 742 0008 0AD8     		bhi	.L51
 743              		.loc 1 564 42 discriminator 1 view .LVU167
 744 000a 8B1E     		subs	r3, r1, #2
 745              		.loc 1 564 39 discriminator 1 view .LVU168
 746 000c 052B     		cmp	r3, #5
 747 000e 09D8     		bhi	.L52
 565:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         RCU_PLLI2S = (plli2s_n << 6) | (plli2s_r << 28);
 748              		.loc 1 565 9 is_stmt 1 view .LVU169
 749              		.loc 1 565 50 is_stmt 0 view .LVU170
 750 0010 0907     		lsls	r1, r1, #28
 751              	.LVL59:
 752              		.loc 1 565 38 view .LVU171
 753 0012 41EA8011 		orr	r1, r1, r0, lsl #6
 754              		.loc 1 565 20 view .LVU172
 755 0016 044B     		ldr	r3, .L53
 756              	.LVL60:
 757              		.loc 1 565 20 view .LVU173
 758 0018 C3F88418 		str	r1, [r3, #2180]
 566:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     } else {
 567:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         /* return status */
 568:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         return ERROR;
 569:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     }
 570:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 571:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* return status */
ARM GAS  /tmp/ccSbSCK6.s 			page 24


 572:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     return SUCCESS;
 759              		.loc 1 572 5 is_stmt 1 view .LVU174
 760              		.loc 1 572 12 is_stmt 0 view .LVU175
 761 001c 0120     		movs	r0, #1
 762              	.LVL61:
 763              		.loc 1 572 12 view .LVU176
 764 001e 7047     		bx	lr
 765              	.LVL62:
 766              	.L51:
 568:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     }
 767              		.loc 1 568 16 view .LVU177
 768 0020 0020     		movs	r0, #0
 769              	.LVL63:
 568:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     }
 770              		.loc 1 568 16 view .LVU178
 771 0022 7047     		bx	lr
 772              	.LVL64:
 773              	.L52:
 568:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     }
 774              		.loc 1 568 16 view .LVU179
 775 0024 0020     		movs	r0, #0
 776              	.LVL65:
 573:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** }
 777              		.loc 1 573 1 view .LVU180
 778 0026 7047     		bx	lr
 779              	.L54:
 780              		.align	2
 781              	.L53:
 782 0028 00300240 		.word	1073885184
 783              		.cfi_endproc
 784              	.LFE133:
 786              		.section	.text.rcu_pllsai_config,"ax",%progbits
 787              		.align	1
 788              		.global	rcu_pllsai_config
 789              		.syntax unified
 790              		.thumb
 791              		.thumb_func
 793              	rcu_pllsai_config:
 794              	.LVL66:
 795              	.LFB134:
 574:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 575:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** /*!
 576:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \brief    configure the PLLSAI clock
 577:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[in]  pllsai_n: the PLLSAI VCO clock multi factor
 578:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        this parameter should be selected between 50 and 500
 579:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[in]  pllsai_p: the PLLSAI P output frequency division factor from PLL VCO clock
 580:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        this parameter should be selected 2,4,6,8
 581:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[in]  pllsai_r: the PLLSAI R output frequency division factor from PLL VCO clock
 582:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        this parameter should be selected between 2 and 7
 583:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[out] none
 584:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \retval     ErrStatus: SUCCESS or ERROR
 585:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** */
 586:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** ErrStatus rcu_pllsai_config(uint32_t pllsai_n, uint32_t pllsai_p, uint32_t pllsai_r)
 587:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** {
 796              		.loc 1 587 1 is_stmt 1 view -0
 797              		.cfi_startproc
 798              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccSbSCK6.s 			page 25


 799              		@ frame_needed = 0, uses_anonymous_args = 0
 800              		@ link register save eliminated.
 588:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* check the function parameter */
 589:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     if(CHECK_PLLSAI_N_VALID(pllsai_n) && CHECK_PLLSAI_P_VALID(pllsai_p) && CHECK_PLLSAI_R_VALID(pll
 801              		.loc 1 589 5 view .LVU182
 802              		.loc 1 589 8 is_stmt 0 view .LVU183
 803 0000 A0F13203 		sub	r3, r0, #50
 804              		.loc 1 589 7 view .LVU184
 805 0004 B3F5E17F 		cmp	r3, #450
 806 0008 16D8     		bhi	.L58
 807              		.loc 1 589 39 discriminator 1 view .LVU185
 808 000a 0229     		cmp	r1, #2
 809 000c 05D0     		beq	.L57
 810              		.loc 1 589 42 discriminator 3 view .LVU186
 811 000e 0429     		cmp	r1, #4
 812 0010 03D0     		beq	.L57
 813              		.loc 1 589 42 discriminator 5 view .LVU187
 814 0012 0629     		cmp	r1, #6
 815 0014 01D0     		beq	.L57
 816              		.loc 1 589 42 discriminator 7 view .LVU188
 817 0016 0829     		cmp	r1, #8
 818 0018 10D1     		bne	.L59
 819              	.L57:
 820              		.loc 1 589 76 discriminator 8 view .LVU189
 821 001a 931E     		subs	r3, r2, #2
 822              		.loc 1 589 73 discriminator 8 view .LVU190
 823 001c 052B     		cmp	r3, #5
 824 001e 0FD8     		bhi	.L60
 590:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         RCU_PLLSAI = (pllsai_n << 6U) | (((pllsai_p >> 1U) - 1U) << 16U) | (pllsai_r << 28U);
 825              		.loc 1 590 9 is_stmt 1 view .LVU191
 826              		.loc 1 590 53 is_stmt 0 view .LVU192
 827 0020 4908     		lsrs	r1, r1, #1
 828              	.LVL67:
 829              		.loc 1 590 60 view .LVU193
 830 0022 0139     		subs	r1, r1, #1
 831              		.loc 1 590 66 view .LVU194
 832 0024 0904     		lsls	r1, r1, #16
 833              		.loc 1 590 39 view .LVU195
 834 0026 41EA8010 		orr	r0, r1, r0, lsl #6
 835              	.LVL68:
 836              		.loc 1 590 74 view .LVU196
 837 002a 40EA0272 		orr	r2, r0, r2, lsl #28
 838              	.LVL69:
 839              		.loc 1 590 20 view .LVU197
 840 002e 054B     		ldr	r3, .L61
 841              	.LVL70:
 842              		.loc 1 590 20 view .LVU198
 843 0030 C3F88828 		str	r2, [r3, #2184]
 591:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     } else {
 592:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         /* return status */
 593:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         return ERROR;
 594:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     }
 595:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 596:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* return status */
 597:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     return SUCCESS;
 844              		.loc 1 597 5 is_stmt 1 view .LVU199
 845              		.loc 1 597 12 is_stmt 0 view .LVU200
ARM GAS  /tmp/ccSbSCK6.s 			page 26


 846 0034 0120     		movs	r0, #1
 847 0036 7047     		bx	lr
 848              	.LVL71:
 849              	.L58:
 593:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     }
 850              		.loc 1 593 16 view .LVU201
 851 0038 0020     		movs	r0, #0
 852              	.LVL72:
 593:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     }
 853              		.loc 1 593 16 view .LVU202
 854 003a 7047     		bx	lr
 855              	.LVL73:
 856              	.L59:
 593:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     }
 857              		.loc 1 593 16 view .LVU203
 858 003c 0020     		movs	r0, #0
 859              	.LVL74:
 593:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     }
 860              		.loc 1 593 16 view .LVU204
 861 003e 7047     		bx	lr
 862              	.LVL75:
 863              	.L60:
 593:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     }
 864              		.loc 1 593 16 view .LVU205
 865 0040 0020     		movs	r0, #0
 866              	.LVL76:
 598:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** }
 867              		.loc 1 598 1 view .LVU206
 868 0042 7047     		bx	lr
 869              	.L62:
 870              		.align	2
 871              	.L61:
 872 0044 00300240 		.word	1073885184
 873              		.cfi_endproc
 874              	.LFE134:
 876              		.section	.text.rcu_rtc_clock_config,"ax",%progbits
 877              		.align	1
 878              		.global	rcu_rtc_clock_config
 879              		.syntax unified
 880              		.thumb
 881              		.thumb_func
 883              	rcu_rtc_clock_config:
 884              	.LVL77:
 885              	.LFB135:
 599:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 600:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** /*!
 601:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \brief    configure the RTC clock source selection
 602:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[in]  rtc_clock_source: RTC clock source selection
 603:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 604:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_RTCSRC_NONE: no clock selected
 605:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_RTCSRC_LXTAL: CK_LXTAL selected as RTC source clock
 606:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_RTCSRC_IRC32K: CK_IRC32K selected as RTC source clock
 607:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_RTCSRC_HXTAL_DIV_RTCDIV: CK_HXTAL / RTCDIV selected as RTC source clock
 608:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[out] none
 609:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \retval     none
 610:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** */
 611:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** void rcu_rtc_clock_config(uint32_t rtc_clock_source)
ARM GAS  /tmp/ccSbSCK6.s 			page 27


 612:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** {
 886              		.loc 1 612 1 is_stmt 1 view -0
 887              		.cfi_startproc
 888              		@ args = 0, pretend = 0, frame = 0
 889              		@ frame_needed = 0, uses_anonymous_args = 0
 890              		@ link register save eliminated.
 613:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 891              		.loc 1 613 5 view .LVU208
 614:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 615:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     reg = RCU_BDCTL;
 892              		.loc 1 615 5 view .LVU209
 893              		.loc 1 615 9 is_stmt 0 view .LVU210
 894 0000 044A     		ldr	r2, .L64
 895 0002 D2F87038 		ldr	r3, [r2, #2160]
 896              	.LVL78:
 616:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* reset the RTCSRC bits and set according to rtc_clock_source */
 617:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     reg &= ~RCU_BDCTL_RTCSRC;
 897              		.loc 1 617 5 is_stmt 1 view .LVU211
 898              		.loc 1 617 9 is_stmt 0 view .LVU212
 899 0006 23F44073 		bic	r3, r3, #768
 900              	.LVL79:
 618:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     RCU_BDCTL = (reg | rtc_clock_source);
 901              		.loc 1 618 5 is_stmt 1 view .LVU213
 902              		.loc 1 618 22 is_stmt 0 view .LVU214
 903 000a 0343     		orrs	r3, r3, r0
 904              	.LVL80:
 905              		.loc 1 618 15 view .LVU215
 906 000c C2F87038 		str	r3, [r2, #2160]
 619:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** }
 907              		.loc 1 619 1 view .LVU216
 908 0010 7047     		bx	lr
 909              	.L65:
 910 0012 00BF     		.align	2
 911              	.L64:
 912 0014 00300240 		.word	1073885184
 913              		.cfi_endproc
 914              	.LFE135:
 916              		.section	.text.rcu_rtc_div_config,"ax",%progbits
 917              		.align	1
 918              		.global	rcu_rtc_div_config
 919              		.syntax unified
 920              		.thumb
 921              		.thumb_func
 923              	rcu_rtc_div_config:
 924              	.LVL81:
 925              	.LFB136:
 620:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 621:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** /*!
 622:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \brief    configure the frequency division of RTC clock when HXTAL was selected as its clock so
 623:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[in]  rtc_div: RTC clock frequency division
 624:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 625:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_RTC_HXTAL_NONE: no clock for RTC
 626:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_RTC_HXTAL_DIVx: RTCDIV clock select CK_HXTAL / x, x = 2....31
 627:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[out] none
 628:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \retval     none
 629:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** */
 630:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** void rcu_rtc_div_config(uint32_t rtc_div)
ARM GAS  /tmp/ccSbSCK6.s 			page 28


 631:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** {
 926              		.loc 1 631 1 is_stmt 1 view -0
 927              		.cfi_startproc
 928              		@ args = 0, pretend = 0, frame = 0
 929              		@ frame_needed = 0, uses_anonymous_args = 0
 930              		@ link register save eliminated.
 632:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 931              		.loc 1 632 5 view .LVU218
 633:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 634:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     reg = RCU_CFG0;
 932              		.loc 1 634 5 view .LVU219
 933              		.loc 1 634 9 is_stmt 0 view .LVU220
 934 0000 044A     		ldr	r2, .L67
 935 0002 D2F80838 		ldr	r3, [r2, #2056]
 936              	.LVL82:
 635:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* reset the RTCDIV bits and set according to rtc_div value */
 636:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     reg &= ~RCU_CFG0_RTCDIV;
 937              		.loc 1 636 5 is_stmt 1 view .LVU221
 938              		.loc 1 636 9 is_stmt 0 view .LVU222
 939 0006 23F4F813 		bic	r3, r3, #2031616
 940              	.LVL83:
 637:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | rtc_div);
 941              		.loc 1 637 5 is_stmt 1 view .LVU223
 942              		.loc 1 637 21 is_stmt 0 view .LVU224
 943 000a 0343     		orrs	r3, r3, r0
 944              	.LVL84:
 945              		.loc 1 637 14 view .LVU225
 946 000c C2F80838 		str	r3, [r2, #2056]
 638:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** }
 947              		.loc 1 638 1 view .LVU226
 948 0010 7047     		bx	lr
 949              	.L68:
 950 0012 00BF     		.align	2
 951              	.L67:
 952 0014 00300240 		.word	1073885184
 953              		.cfi_endproc
 954              	.LFE136:
 956              		.section	.text.rcu_i2s_clock_config,"ax",%progbits
 957              		.align	1
 958              		.global	rcu_i2s_clock_config
 959              		.syntax unified
 960              		.thumb
 961              		.thumb_func
 963              	rcu_i2s_clock_config:
 964              	.LVL85:
 965              	.LFB137:
 639:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 640:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 641:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** /*!
 642:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \brief    configure the I2S clock source selection
 643:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[in]  i2s_clock_source: I2S clock source selection
 644:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 645:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_I2SSRC_PLLI2S: CK_PLLI2S selected as I2S source clock
 646:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_I2SSRC_I2S_CKIN: external i2s_ckin pin selected as I2S source clock
 647:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[out] none
 648:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \retval     none
 649:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** */
ARM GAS  /tmp/ccSbSCK6.s 			page 29


 650:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** void rcu_i2s_clock_config(uint32_t i2s_clock_source)
 651:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** {
 966              		.loc 1 651 1 is_stmt 1 view -0
 967              		.cfi_startproc
 968              		@ args = 0, pretend = 0, frame = 0
 969              		@ frame_needed = 0, uses_anonymous_args = 0
 970              		@ link register save eliminated.
 652:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 971              		.loc 1 652 5 view .LVU228
 653:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 654:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     reg = RCU_CFG0;
 972              		.loc 1 654 5 view .LVU229
 973              		.loc 1 654 9 is_stmt 0 view .LVU230
 974 0000 044A     		ldr	r2, .L70
 975 0002 D2F80838 		ldr	r3, [r2, #2056]
 976              	.LVL86:
 655:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* reset the I2SSEL bit and set according to i2s_clock_source */
 656:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     reg &= ~RCU_CFG0_I2SSEL;
 977              		.loc 1 656 5 is_stmt 1 view .LVU231
 978              		.loc 1 656 9 is_stmt 0 view .LVU232
 979 0006 23F40003 		bic	r3, r3, #8388608
 980              	.LVL87:
 657:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | i2s_clock_source);
 981              		.loc 1 657 5 is_stmt 1 view .LVU233
 982              		.loc 1 657 21 is_stmt 0 view .LVU234
 983 000a 0343     		orrs	r3, r3, r0
 984              	.LVL88:
 985              		.loc 1 657 14 view .LVU235
 986 000c C2F80838 		str	r3, [r2, #2056]
 658:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** }
 987              		.loc 1 658 1 view .LVU236
 988 0010 7047     		bx	lr
 989              	.L71:
 990 0012 00BF     		.align	2
 991              	.L70:
 992 0014 00300240 		.word	1073885184
 993              		.cfi_endproc
 994              	.LFE137:
 996              		.section	.text.rcu_ck48m_clock_config,"ax",%progbits
 997              		.align	1
 998              		.global	rcu_ck48m_clock_config
 999              		.syntax unified
 1000              		.thumb
 1001              		.thumb_func
 1003              	rcu_ck48m_clock_config:
 1004              	.LVL89:
 1005              	.LFB138:
 659:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 660:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** /*!
 661:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \brief    configure the CK48M clock source selection
 662:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[in]  ck48m_clock_source: CK48M clock source selection
 663:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 664:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_CK48MSRC_PLL48M: CK_PLL48M selected as CK48M source clock
 665:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_CK48MSRC_IRC48M: CK_IRC48M selected as CK48M source clock
 666:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[out] none
 667:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \retval     none
 668:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** */
ARM GAS  /tmp/ccSbSCK6.s 			page 30


 669:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** void rcu_ck48m_clock_config(uint32_t ck48m_clock_source)
 670:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** {
 1006              		.loc 1 670 1 is_stmt 1 view -0
 1007              		.cfi_startproc
 1008              		@ args = 0, pretend = 0, frame = 0
 1009              		@ frame_needed = 0, uses_anonymous_args = 0
 1010              		@ link register save eliminated.
 671:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 1011              		.loc 1 671 5 view .LVU238
 672:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 673:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     reg = RCU_ADDCTL;
 1012              		.loc 1 673 5 view .LVU239
 1013              		.loc 1 673 9 is_stmt 0 view .LVU240
 1014 0000 044A     		ldr	r2, .L73
 1015 0002 D2F8C038 		ldr	r3, [r2, #2240]
 1016              	.LVL90:
 674:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* reset the CK48MSEL bit and set according to i2s_clock_source */
 675:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     reg &= ~RCU_ADDCTL_CK48MSEL;
 1017              		.loc 1 675 5 is_stmt 1 view .LVU241
 1018              		.loc 1 675 9 is_stmt 0 view .LVU242
 1019 0006 23F00103 		bic	r3, r3, #1
 1020              	.LVL91:
 676:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     RCU_ADDCTL = (reg | ck48m_clock_source);
 1021              		.loc 1 676 5 is_stmt 1 view .LVU243
 1022              		.loc 1 676 23 is_stmt 0 view .LVU244
 1023 000a 0343     		orrs	r3, r3, r0
 1024              	.LVL92:
 1025              		.loc 1 676 16 view .LVU245
 1026 000c C2F8C038 		str	r3, [r2, #2240]
 677:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** }
 1027              		.loc 1 677 1 view .LVU246
 1028 0010 7047     		bx	lr
 1029              	.L74:
 1030 0012 00BF     		.align	2
 1031              	.L73:
 1032 0014 00300240 		.word	1073885184
 1033              		.cfi_endproc
 1034              	.LFE138:
 1036              		.section	.text.rcu_pll48m_clock_config,"ax",%progbits
 1037              		.align	1
 1038              		.global	rcu_pll48m_clock_config
 1039              		.syntax unified
 1040              		.thumb
 1041              		.thumb_func
 1043              	rcu_pll48m_clock_config:
 1044              	.LVL93:
 1045              	.LFB139:
 678:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 679:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** /*!
 680:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \brief    configure the PLL48M clock source selection
 681:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[in]  pll48m_clock_source: PLL48M clock source selection
 682:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 683:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_PLL48MSRC_PLLQ: CK_PLLQ selected as PLL48M source clock
 684:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_PLL48MSRC_PLLSAIP: CK_PLLSAIP selected as PLL48M source clock
 685:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[out] none
 686:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \retval     none
 687:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** */
ARM GAS  /tmp/ccSbSCK6.s 			page 31


 688:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** void rcu_pll48m_clock_config(uint32_t pll48m_clock_source)
 689:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** {
 1046              		.loc 1 689 1 is_stmt 1 view -0
 1047              		.cfi_startproc
 1048              		@ args = 0, pretend = 0, frame = 0
 1049              		@ frame_needed = 0, uses_anonymous_args = 0
 1050              		@ link register save eliminated.
 690:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 1051              		.loc 1 690 5 view .LVU248
 691:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 692:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     reg = RCU_ADDCTL;
 1052              		.loc 1 692 5 view .LVU249
 1053              		.loc 1 692 9 is_stmt 0 view .LVU250
 1054 0000 044A     		ldr	r2, .L76
 1055 0002 D2F8C038 		ldr	r3, [r2, #2240]
 1056              	.LVL94:
 693:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* reset the PLL48MSEL bit and set according to pll48m_clock_source */
 694:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     reg &= ~RCU_ADDCTL_PLL48MSEL;
 1057              		.loc 1 694 5 is_stmt 1 view .LVU251
 1058              		.loc 1 694 9 is_stmt 0 view .LVU252
 1059 0006 23F00203 		bic	r3, r3, #2
 1060              	.LVL95:
 695:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     RCU_ADDCTL = (reg | pll48m_clock_source);
 1061              		.loc 1 695 5 is_stmt 1 view .LVU253
 1062              		.loc 1 695 23 is_stmt 0 view .LVU254
 1063 000a 0343     		orrs	r3, r3, r0
 1064              	.LVL96:
 1065              		.loc 1 695 16 view .LVU255
 1066 000c C2F8C038 		str	r3, [r2, #2240]
 696:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** }
 1067              		.loc 1 696 1 view .LVU256
 1068 0010 7047     		bx	lr
 1069              	.L77:
 1070 0012 00BF     		.align	2
 1071              	.L76:
 1072 0014 00300240 		.word	1073885184
 1073              		.cfi_endproc
 1074              	.LFE139:
 1076              		.section	.text.rcu_timer_clock_prescaler_config,"ax",%progbits
 1077              		.align	1
 1078              		.global	rcu_timer_clock_prescaler_config
 1079              		.syntax unified
 1080              		.thumb
 1081              		.thumb_func
 1083              	rcu_timer_clock_prescaler_config:
 1084              	.LVL97:
 1085              	.LFB140:
 697:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 698:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** /*!
 699:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \brief    configure the TIMER clock prescaler selection
 700:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[in]  timer_clock_prescaler: TIMER clock selection
 701:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 702:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_TIMER_PSC_MUL2: if APB1PSC/APB2PSC in RCU_CFG0 register is 0b0xx(CK_APBx = CK
 703:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****                                       or 0b100(CK_APBx = CK_AHB/2), the TIMER clock is equal to CK_
 704:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****                                       or else, the TIMER clock is twice the corresponding APB clock
 705:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****                                       TIMER in APB2 domain: CK_TIMERx = 2 x CK_APB2)
 706:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_TIMER_PSC_MUL4: if APB1PSC/APB2PSC in RCU_CFG0 register is 0b0xx(CK_APBx = CK
ARM GAS  /tmp/ccSbSCK6.s 			page 32


 707:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****                                       0b100(CK_APBx = CK_AHB/2), or 0b101(CK_APBx = CK_AHB/4), the 
 708:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****                                       or else, the TIMER clock is four timers the corresponding APB
 709:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****                                       TIMER in APB2 domain: CK_TIMERx = 4 x CK_APB2)
 710:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[out] none
 711:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \retval     none
 712:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** */
 713:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** void rcu_timer_clock_prescaler_config(uint32_t timer_clock_prescaler)
 714:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** {
 1086              		.loc 1 714 1 is_stmt 1 view -0
 1087              		.cfi_startproc
 1088              		@ args = 0, pretend = 0, frame = 0
 1089              		@ frame_needed = 0, uses_anonymous_args = 0
 1090              		@ link register save eliminated.
 715:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* configure the TIMERSEL bit and select the TIMER clock prescaler */
 716:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     if(timer_clock_prescaler == RCU_TIMER_PSC_MUL2) {
 1091              		.loc 1 716 5 view .LVU258
 1092              		.loc 1 716 7 is_stmt 0 view .LVU259
 1093 0000 6FF08073 		mvn	r3, #16777216
 1094 0004 9842     		cmp	r0, r3
 1095 0006 06D0     		beq	.L81
 717:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         RCU_CFG1 &= timer_clock_prescaler;
 718:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     } else {
 719:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         RCU_CFG1 |= timer_clock_prescaler;
 1096              		.loc 1 719 9 is_stmt 1 view .LVU260
 1097              		.loc 1 719 18 is_stmt 0 view .LVU261
 1098 0008 064A     		ldr	r2, .L82
 1099 000a D2F88C38 		ldr	r3, [r2, #2188]
 1100 000e 1843     		orrs	r0, r0, r3
 1101              	.LVL98:
 1102              		.loc 1 719 18 view .LVU262
 1103 0010 C2F88C08 		str	r0, [r2, #2188]
 720:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     }
 721:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** }
 1104              		.loc 1 721 1 view .LVU263
 1105 0014 7047     		bx	lr
 1106              	.LVL99:
 1107              	.L81:
 717:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         RCU_CFG1 &= timer_clock_prescaler;
 1108              		.loc 1 717 9 is_stmt 1 view .LVU264
 717:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         RCU_CFG1 &= timer_clock_prescaler;
 1109              		.loc 1 717 18 is_stmt 0 view .LVU265
 1110 0016 034A     		ldr	r2, .L82
 1111 0018 D2F88C38 		ldr	r3, [r2, #2188]
 1112 001c 1840     		ands	r0, r0, r3
 1113              	.LVL100:
 717:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         RCU_CFG1 &= timer_clock_prescaler;
 1114              		.loc 1 717 18 view .LVU266
 1115 001e C2F88C08 		str	r0, [r2, #2188]
 1116 0022 7047     		bx	lr
 1117              	.L83:
 1118              		.align	2
 1119              	.L82:
 1120 0024 00300240 		.word	1073885184
 1121              		.cfi_endproc
 1122              	.LFE140:
 1124              		.section	.text.rcu_tli_clock_div_config,"ax",%progbits
 1125              		.align	1
ARM GAS  /tmp/ccSbSCK6.s 			page 33


 1126              		.global	rcu_tli_clock_div_config
 1127              		.syntax unified
 1128              		.thumb
 1129              		.thumb_func
 1131              	rcu_tli_clock_div_config:
 1132              	.LVL101:
 1133              	.LFB141:
 722:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 723:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** /*!
 724:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \brief    configure the PLLSAIR divider used as input of TLI
 725:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[in]  pllsai_r_div: PLLSAIR divider used as input of TLI
 726:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 727:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_PLLSAIR_DIVx(x=2,4,8,16): PLLSAIR divided x used as input of TLI
 728:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[out] none
 729:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \retval     none
 730:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** */
 731:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** void rcu_tli_clock_div_config(uint32_t pllsai_r_div)
 732:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** {
 1134              		.loc 1 732 1 is_stmt 1 view -0
 1135              		.cfi_startproc
 1136              		@ args = 0, pretend = 0, frame = 0
 1137              		@ frame_needed = 0, uses_anonymous_args = 0
 1138              		@ link register save eliminated.
 733:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 1139              		.loc 1 733 5 view .LVU268
 734:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 735:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     reg = RCU_CFG1;
 1140              		.loc 1 735 5 view .LVU269
 1141              		.loc 1 735 9 is_stmt 0 view .LVU270
 1142 0000 044A     		ldr	r2, .L85
 1143 0002 D2F88C38 		ldr	r3, [r2, #2188]
 1144              	.LVL102:
 736:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* reset the PLLSAIRDIV bit and set according to pllsai_r_div */
 737:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     reg &= ~RCU_CFG1_PLLSAIRDIV;
 1145              		.loc 1 737 5 is_stmt 1 view .LVU271
 1146              		.loc 1 737 9 is_stmt 0 view .LVU272
 1147 0006 23F44033 		bic	r3, r3, #196608
 1148              	.LVL103:
 738:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     RCU_CFG1 = (reg | pllsai_r_div);
 1149              		.loc 1 738 5 is_stmt 1 view .LVU273
 1150              		.loc 1 738 21 is_stmt 0 view .LVU274
 1151 000a 0343     		orrs	r3, r3, r0
 1152              	.LVL104:
 1153              		.loc 1 738 14 view .LVU275
 1154 000c C2F88C38 		str	r3, [r2, #2188]
 739:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** }
 1155              		.loc 1 739 1 view .LVU276
 1156 0010 7047     		bx	lr
 1157              	.L86:
 1158 0012 00BF     		.align	2
 1159              	.L85:
 1160 0014 00300240 		.word	1073885184
 1161              		.cfi_endproc
 1162              	.LFE141:
 1164              		.section	.text.rcu_lxtal_drive_capability_config,"ax",%progbits
 1165              		.align	1
 1166              		.global	rcu_lxtal_drive_capability_config
ARM GAS  /tmp/ccSbSCK6.s 			page 34


 1167              		.syntax unified
 1168              		.thumb
 1169              		.thumb_func
 1171              	rcu_lxtal_drive_capability_config:
 1172              	.LVL105:
 1173              	.LFB142:
 740:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 741:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** /*!
 742:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \brief    configure the LXTAL drive capability
 743:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[in]  lxtal_dricap: drive capability of LXTAL
 744:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 745:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_LXTALDRI_LOWER_DRIVE: lower driving capability
 746:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_LXTALDRI_HIGHER_DRIVE: higher driving capability
 747:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[out] none
 748:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \retval     none
 749:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** */
 750:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** void rcu_lxtal_drive_capability_config(uint32_t lxtal_dricap)
 751:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** {
 1174              		.loc 1 751 1 is_stmt 1 view -0
 1175              		.cfi_startproc
 1176              		@ args = 0, pretend = 0, frame = 0
 1177              		@ frame_needed = 0, uses_anonymous_args = 0
 1178              		@ link register save eliminated.
 752:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 1179              		.loc 1 752 5 view .LVU278
 753:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 754:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     reg = RCU_BDCTL;
 1180              		.loc 1 754 5 view .LVU279
 1181              		.loc 1 754 9 is_stmt 0 view .LVU280
 1182 0000 044A     		ldr	r2, .L88
 1183 0002 D2F87038 		ldr	r3, [r2, #2160]
 1184              	.LVL106:
 755:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 756:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* reset the LXTALDRI bits and set according to lxtal_dricap */
 757:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     reg &= ~RCU_BDCTL_LXTALDRI;
 1185              		.loc 1 757 5 is_stmt 1 view .LVU281
 1186              		.loc 1 757 9 is_stmt 0 view .LVU282
 1187 0006 23F00803 		bic	r3, r3, #8
 1188              	.LVL107:
 758:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     RCU_BDCTL = (reg | lxtal_dricap);
 1189              		.loc 1 758 5 is_stmt 1 view .LVU283
 1190              		.loc 1 758 22 is_stmt 0 view .LVU284
 1191 000a 0343     		orrs	r3, r3, r0
 1192              	.LVL108:
 1193              		.loc 1 758 15 view .LVU285
 1194 000c C2F87038 		str	r3, [r2, #2160]
 759:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** }
 1195              		.loc 1 759 1 view .LVU286
 1196 0010 7047     		bx	lr
 1197              	.L89:
 1198 0012 00BF     		.align	2
 1199              	.L88:
 1200 0014 00300240 		.word	1073885184
 1201              		.cfi_endproc
 1202              	.LFE142:
 1204              		.section	.text.rcu_osci_on,"ax",%progbits
 1205              		.align	1
ARM GAS  /tmp/ccSbSCK6.s 			page 35


 1206              		.global	rcu_osci_on
 1207              		.syntax unified
 1208              		.thumb
 1209              		.thumb_func
 1211              	rcu_osci_on:
 1212              	.LVL109:
 1213              	.LFB144:
 760:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 761:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** /*!
 762:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \brief    wait for oscillator stabilization flags is SET or oscillator startup is timeout
 763:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 764:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 765:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_HXTAL: HXTAL
 766:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_LXTAL: LXTAL
 767:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_IRC16M: IRC16M
 768:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_IRC48M: IRC48M
 769:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_IRC32K: IRC32K
 770:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_PLL_CK: PLL
 771:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_PLLI2S_CK: PLLI2S
 772:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_PLLSAI_CK: PLLSAI
 773:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[out] none
 774:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \retval     ErrStatus: SUCCESS or ERROR
 775:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** */
 776:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** ErrStatus rcu_osci_stab_wait(rcu_osci_type_enum osci)
 777:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** {
 778:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     uint32_t stb_cnt = 0U;
 779:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     ErrStatus reval = ERROR;
 780:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     FlagStatus osci_stat = RESET;
 781:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 782:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     switch(osci) {
 783:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 784:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     case RCU_HXTAL:
 785:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         while((RESET == osci_stat) && (HXTAL_STARTUP_TIMEOUT != stb_cnt)) {
 786:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 787:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 788:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         }
 789:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 790:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         /* check whether flag is set */
 791:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_HXTALSTB)) {
 792:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 793:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         }
 794:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         break;
 795:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* wait LXTAL stable */
 796:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     case RCU_LXTAL:
 797:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         while((RESET == osci_stat) && (LXTAL_STARTUP_TIMEOUT != stb_cnt)) {
 798:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 799:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 800:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         }
 801:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 802:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         /* check whether flag is set */
 803:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_LXTALSTB)) {
 804:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 805:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         }
 806:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         break;
 807:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* wait IRC16M stable */
 808:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     case RCU_IRC16M:
 809:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         while((RESET == osci_stat) && (IRC16M_STARTUP_TIMEOUT != stb_cnt)) {
ARM GAS  /tmp/ccSbSCK6.s 			page 36


 810:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC16MSTB);
 811:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 812:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         }
 813:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 814:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         /* check whether flag is set */
 815:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_IRC16MSTB)) {
 816:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 817:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         }
 818:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         break;
 819:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* wait IRC48M stable */
 820:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     case RCU_IRC48M:
 821:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)) {
 822:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC48MSTB);
 823:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 824:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         }
 825:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 826:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         /* check whether flag is set */
 827:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_IRC48MSTB)) {
 828:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 829:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         }
 830:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         break;
 831:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* wait IRC32K stable */
 832:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     case RCU_IRC32K:
 833:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)) {
 834:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC32KSTB);
 835:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 836:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         }
 837:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 838:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         /* check whether flag is set */
 839:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_IRC32KSTB)) {
 840:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 841:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         }
 842:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         break;
 843:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* wait PLL stable */
 844:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     case RCU_PLL_CK:
 845:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)) {
 846:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
 847:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 848:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         }
 849:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 850:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         /* check whether flag is set */
 851:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_PLLSTB)) {
 852:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 853:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         }
 854:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         break;
 855:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* wait PLLI2S stable */
 856:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     case RCU_PLLI2S_CK:
 857:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)) {
 858:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLI2SSTB);
 859:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 860:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         }
 861:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 862:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         /* check whether flag is set */
 863:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_PLLI2SSTB)) {
 864:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 865:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         }
 866:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         break;
ARM GAS  /tmp/ccSbSCK6.s 			page 37


 867:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* wait PLLSAI stable */
 868:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     case RCU_PLLSAI_CK:
 869:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)) {
 870:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSAISTB);
 871:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 872:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         }
 873:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 874:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         /* check whether flag is set */
 875:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_PLLSAISTB)) {
 876:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 877:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         }
 878:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         break;
 879:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 880:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     default:
 881:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         break;
 882:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     }
 883:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 884:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* return value */
 885:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     return reval;
 886:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** }
 887:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 888:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** /*!
 889:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \brief    turn on the oscillator
 890:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 891:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 892:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_HXTAL: HXTAL
 893:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_LXTAL: LXTAL
 894:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_IRC16M: IRC16M
 895:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_IRC48M: IRC48M
 896:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_IRC32K: IRC32K
 897:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_PLL_CK: PLL
 898:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_PLLI2S_CK: PLLI2S
 899:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_PLLSAI_CK: PLLSAI
 900:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[out] none
 901:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \retval     none
 902:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** */
 903:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** void rcu_osci_on(rcu_osci_type_enum osci)
 904:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** {
 1214              		.loc 1 904 1 is_stmt 1 view -0
 1215              		.cfi_startproc
 1216              		@ args = 0, pretend = 0, frame = 0
 1217              		@ frame_needed = 0, uses_anonymous_args = 0
 1218              		@ link register save eliminated.
 905:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     RCU_REG_VAL(osci) |= BIT(RCU_BIT_POS(osci));
 1219              		.loc 1 905 5 view .LVU288
 1220              		.loc 1 905 23 is_stmt 0 view .LVU289
 1221 0000 8309     		lsrs	r3, r0, #6
 1222 0002 03F18043 		add	r3, r3, #1073741824
 1223 0006 03F50E33 		add	r3, r3, #145408
 1224 000a 1A68     		ldr	r2, [r3]
 1225              		.loc 1 905 26 view .LVU290
 1226 000c 00F01F00 		and	r0, r0, #31
 1227              	.LVL110:
 1228              		.loc 1 905 26 view .LVU291
 1229 0010 0121     		movs	r1, #1
 1230 0012 01FA00F0 		lsl	r0, r1, r0
 1231              		.loc 1 905 23 view .LVU292
ARM GAS  /tmp/ccSbSCK6.s 			page 38


 1232 0016 1043     		orrs	r0, r0, r2
 1233 0018 1860     		str	r0, [r3]
 906:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** }
 1234              		.loc 1 906 1 view .LVU293
 1235 001a 7047     		bx	lr
 1236              		.cfi_endproc
 1237              	.LFE144:
 1239              		.section	.text.rcu_osci_off,"ax",%progbits
 1240              		.align	1
 1241              		.global	rcu_osci_off
 1242              		.syntax unified
 1243              		.thumb
 1244              		.thumb_func
 1246              	rcu_osci_off:
 1247              	.LVL111:
 1248              	.LFB145:
 907:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 908:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** /*!
 909:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \brief    turn off the oscillator
 910:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 911:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 912:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_HXTAL: HXTAL
 913:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_LXTAL: LXTAL
 914:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_IRC16M: IRC16M
 915:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_IRC48M: IRC48M
 916:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_IRC32K: IRC32K
 917:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_PLL_CK: PLL
 918:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_PLLI2S_CK: PLLI2S
 919:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_PLLSAI_CK: PLLSAI
 920:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[out] none
 921:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \retval     none
 922:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** */
 923:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** void rcu_osci_off(rcu_osci_type_enum osci)
 924:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** {
 1249              		.loc 1 924 1 is_stmt 1 view -0
 1250              		.cfi_startproc
 1251              		@ args = 0, pretend = 0, frame = 0
 1252              		@ frame_needed = 0, uses_anonymous_args = 0
 1253              		@ link register save eliminated.
 925:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     RCU_REG_VAL(osci) &= ~BIT(RCU_BIT_POS(osci));
 1254              		.loc 1 925 5 view .LVU295
 1255              		.loc 1 925 23 is_stmt 0 view .LVU296
 1256 0000 8309     		lsrs	r3, r0, #6
 1257 0002 03F18043 		add	r3, r3, #1073741824
 1258 0006 03F50E33 		add	r3, r3, #145408
 1259 000a 1A68     		ldr	r2, [r3]
 1260              		.loc 1 925 27 view .LVU297
 1261 000c 00F01F00 		and	r0, r0, #31
 1262              	.LVL112:
 1263              		.loc 1 925 27 view .LVU298
 1264 0010 0121     		movs	r1, #1
 1265 0012 01FA00F0 		lsl	r0, r1, r0
 1266              		.loc 1 925 23 view .LVU299
 1267 0016 22EA0000 		bic	r0, r2, r0
 1268 001a 1860     		str	r0, [r3]
 926:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** }
 1269              		.loc 1 926 1 view .LVU300
ARM GAS  /tmp/ccSbSCK6.s 			page 39


 1270 001c 7047     		bx	lr
 1271              		.cfi_endproc
 1272              	.LFE145:
 1274              		.section	.text.rcu_osci_bypass_mode_enable,"ax",%progbits
 1275              		.align	1
 1276              		.global	rcu_osci_bypass_mode_enable
 1277              		.syntax unified
 1278              		.thumb
 1279              		.thumb_func
 1281              	rcu_osci_bypass_mode_enable:
 1282              	.LVL113:
 1283              	.LFB146:
 927:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 928:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** /*!
 929:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \brief    enable the oscillator bypass mode, HXTALEN or LXTALEN must be reset before it
 930:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 931:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 932:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
 933:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
 934:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[out] none
 935:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \retval     none
 936:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** */
 937:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** void rcu_osci_bypass_mode_enable(rcu_osci_type_enum osci)
 938:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** {
 1284              		.loc 1 938 1 is_stmt 1 view -0
 1285              		.cfi_startproc
 1286              		@ args = 0, pretend = 0, frame = 0
 1287              		@ frame_needed = 0, uses_anonymous_args = 0
 1288              		@ link register save eliminated.
 939:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 1289              		.loc 1 939 5 view .LVU302
 940:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 941:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     switch(osci) {
 1290              		.loc 1 941 5 view .LVU303
 1291 0000 1028     		cmp	r0, #16
 1292 0002 03D0     		beq	.L93
 1293 0004 B0F5E05F 		cmp	r0, #7168
 1294 0008 0ED0     		beq	.L94
 1295 000a 7047     		bx	lr
 1296              	.L93:
 942:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* enable HXTAL to bypass mode */
 943:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     case RCU_HXTAL:
 944:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         reg = RCU_CTL;
 1297              		.loc 1 944 9 view .LVU304
 1298              		.loc 1 944 13 is_stmt 0 view .LVU305
 1299 000c 0D4B     		ldr	r3, .L96
 1300 000e D3F80028 		ldr	r2, [r3, #2048]
 1301              	.LVL114:
 945:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         RCU_CTL &= ~RCU_CTL_HXTALEN;
 1302              		.loc 1 945 9 is_stmt 1 view .LVU306
 1303              		.loc 1 945 17 is_stmt 0 view .LVU307
 1304 0012 D3F80018 		ldr	r1, [r3, #2048]
 1305 0016 21F48031 		bic	r1, r1, #65536
 1306 001a C3F80018 		str	r1, [r3, #2048]
 946:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         RCU_CTL = (reg | RCU_CTL_HXTALBPS);
 1307              		.loc 1 946 9 is_stmt 1 view .LVU308
 1308              		.loc 1 946 24 is_stmt 0 view .LVU309
ARM GAS  /tmp/ccSbSCK6.s 			page 40


 1309 001e 42F48022 		orr	r2, r2, #262144
 1310              	.LVL115:
 1311              		.loc 1 946 17 view .LVU310
 1312 0022 C3F80028 		str	r2, [r3, #2048]
 947:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         break;
 1313              		.loc 1 947 9 is_stmt 1 view .LVU311
 1314 0026 7047     		bx	lr
 1315              	.L94:
 948:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* enable LXTAL to bypass mode */
 949:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     case RCU_LXTAL:
 950:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         reg = RCU_BDCTL;
 1316              		.loc 1 950 9 view .LVU312
 1317              		.loc 1 950 13 is_stmt 0 view .LVU313
 1318 0028 064B     		ldr	r3, .L96
 1319 002a D3F87028 		ldr	r2, [r3, #2160]
 1320              	.LVL116:
 951:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         RCU_BDCTL &= ~RCU_BDCTL_LXTALEN;
 1321              		.loc 1 951 9 is_stmt 1 view .LVU314
 1322              		.loc 1 951 19 is_stmt 0 view .LVU315
 1323 002e D3F87018 		ldr	r1, [r3, #2160]
 1324 0032 21F00101 		bic	r1, r1, #1
 1325 0036 C3F87018 		str	r1, [r3, #2160]
 952:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         RCU_BDCTL = (reg | RCU_BDCTL_LXTALBPS);
 1326              		.loc 1 952 9 is_stmt 1 view .LVU316
 1327              		.loc 1 952 26 is_stmt 0 view .LVU317
 1328 003a 42F00402 		orr	r2, r2, #4
 1329              	.LVL117:
 1330              		.loc 1 952 19 view .LVU318
 1331 003e C3F87028 		str	r2, [r3, #2160]
 953:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         break;
 1332              		.loc 1 953 9 is_stmt 1 view .LVU319
 954:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     case RCU_IRC16M:
 955:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     case RCU_IRC48M:
 956:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     case RCU_IRC32K:
 957:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     case RCU_PLL_CK:
 958:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     case RCU_PLLI2S_CK:
 959:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     case RCU_PLLSAI_CK:
 960:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         break;
 961:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     default:
 962:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         break;
 963:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     }
 964:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** }
 1333              		.loc 1 964 1 is_stmt 0 view .LVU320
 1334 0042 7047     		bx	lr
 1335              	.L97:
 1336              		.align	2
 1337              	.L96:
 1338 0044 00300240 		.word	1073885184
 1339              		.cfi_endproc
 1340              	.LFE146:
 1342              		.section	.text.rcu_osci_bypass_mode_disable,"ax",%progbits
 1343              		.align	1
 1344              		.global	rcu_osci_bypass_mode_disable
 1345              		.syntax unified
 1346              		.thumb
 1347              		.thumb_func
 1349              	rcu_osci_bypass_mode_disable:
ARM GAS  /tmp/ccSbSCK6.s 			page 41


 1350              	.LVL118:
 1351              	.LFB147:
 965:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 966:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** /*!
 967:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \brief    disable the oscillator bypass mode, HXTALEN or LXTALEN must be reset before it
 968:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 969:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 970:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
 971:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
 972:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[out] none
 973:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \retval     none
 974:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** */
 975:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** void rcu_osci_bypass_mode_disable(rcu_osci_type_enum osci)
 976:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** {
 1352              		.loc 1 976 1 is_stmt 1 view -0
 1353              		.cfi_startproc
 1354              		@ args = 0, pretend = 0, frame = 0
 1355              		@ frame_needed = 0, uses_anonymous_args = 0
 1356              		@ link register save eliminated.
 977:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 1357              		.loc 1 977 5 view .LVU322
 978:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 979:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     switch(osci) {
 1358              		.loc 1 979 5 view .LVU323
 1359 0000 1028     		cmp	r0, #16
 1360 0002 03D0     		beq	.L99
 1361 0004 B0F5E05F 		cmp	r0, #7168
 1362 0008 0ED0     		beq	.L100
 1363 000a 7047     		bx	lr
 1364              	.L99:
 980:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* disable HXTAL to bypass mode */
 981:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     case RCU_HXTAL:
 982:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         reg = RCU_CTL;
 1365              		.loc 1 982 9 view .LVU324
 1366              		.loc 1 982 13 is_stmt 0 view .LVU325
 1367 000c 0D4B     		ldr	r3, .L102
 1368 000e D3F80028 		ldr	r2, [r3, #2048]
 1369              	.LVL119:
 983:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         RCU_CTL &= ~RCU_CTL_HXTALEN;
 1370              		.loc 1 983 9 is_stmt 1 view .LVU326
 1371              		.loc 1 983 17 is_stmt 0 view .LVU327
 1372 0012 D3F80018 		ldr	r1, [r3, #2048]
 1373 0016 21F48031 		bic	r1, r1, #65536
 1374 001a C3F80018 		str	r1, [r3, #2048]
 984:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         RCU_CTL = (reg & ~RCU_CTL_HXTALBPS);
 1375              		.loc 1 984 9 is_stmt 1 view .LVU328
 1376              		.loc 1 984 24 is_stmt 0 view .LVU329
 1377 001e 22F48022 		bic	r2, r2, #262144
 1378              	.LVL120:
 1379              		.loc 1 984 17 view .LVU330
 1380 0022 C3F80028 		str	r2, [r3, #2048]
 985:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         break;
 1381              		.loc 1 985 9 is_stmt 1 view .LVU331
 1382 0026 7047     		bx	lr
 1383              	.L100:
 986:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* disable LXTAL to bypass mode */
 987:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     case RCU_LXTAL:
ARM GAS  /tmp/ccSbSCK6.s 			page 42


 988:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         reg = RCU_BDCTL;
 1384              		.loc 1 988 9 view .LVU332
 1385              		.loc 1 988 13 is_stmt 0 view .LVU333
 1386 0028 064B     		ldr	r3, .L102
 1387 002a D3F87028 		ldr	r2, [r3, #2160]
 1388              	.LVL121:
 989:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         RCU_BDCTL &= ~RCU_BDCTL_LXTALEN;
 1389              		.loc 1 989 9 is_stmt 1 view .LVU334
 1390              		.loc 1 989 19 is_stmt 0 view .LVU335
 1391 002e D3F87018 		ldr	r1, [r3, #2160]
 1392 0032 21F00101 		bic	r1, r1, #1
 1393 0036 C3F87018 		str	r1, [r3, #2160]
 990:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         RCU_BDCTL = (reg & ~RCU_BDCTL_LXTALBPS);
 1394              		.loc 1 990 9 is_stmt 1 view .LVU336
 1395              		.loc 1 990 26 is_stmt 0 view .LVU337
 1396 003a 22F00402 		bic	r2, r2, #4
 1397              	.LVL122:
 1398              		.loc 1 990 19 view .LVU338
 1399 003e C3F87028 		str	r2, [r3, #2160]
 991:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         break;
 1400              		.loc 1 991 9 is_stmt 1 view .LVU339
 992:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     case RCU_IRC16M:
 993:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     case RCU_IRC48M:
 994:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     case RCU_IRC32K:
 995:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     case RCU_PLL_CK:
 996:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     case RCU_PLLI2S_CK:
 997:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     case RCU_PLLSAI_CK:
 998:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         break;
 999:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     default:
1000:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         break;
1001:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     }
1002:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** }
 1401              		.loc 1 1002 1 is_stmt 0 view .LVU340
 1402 0042 7047     		bx	lr
 1403              	.L103:
 1404              		.align	2
 1405              	.L102:
 1406 0044 00300240 		.word	1073885184
 1407              		.cfi_endproc
 1408              	.LFE147:
 1410              		.section	.text.rcu_irc16m_adjust_value_set,"ax",%progbits
 1411              		.align	1
 1412              		.global	rcu_irc16m_adjust_value_set
 1413              		.syntax unified
 1414              		.thumb
 1415              		.thumb_func
 1417              	rcu_irc16m_adjust_value_set:
 1418              	.LVL123:
 1419              	.LFB148:
1003:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
1004:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** /*!
1005:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \brief    set the IRC16M adjust value
1006:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[in]  irc16m_adjval: IRC16M adjust value, must be between 0 and 0x1F
1007:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        0x00 - 0x1F
1008:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[out] none
1009:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \retval     none
1010:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** */
ARM GAS  /tmp/ccSbSCK6.s 			page 43


1011:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** void rcu_irc16m_adjust_value_set(uint32_t irc16m_adjval)
1012:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** {
 1420              		.loc 1 1012 1 is_stmt 1 view -0
 1421              		.cfi_startproc
 1422              		@ args = 0, pretend = 0, frame = 0
 1423              		@ frame_needed = 0, uses_anonymous_args = 0
 1424              		@ link register save eliminated.
1013:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 1425              		.loc 1 1013 5 view .LVU342
1014:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
1015:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     reg = RCU_CTL;
 1426              		.loc 1 1015 5 view .LVU343
 1427              		.loc 1 1015 9 is_stmt 0 view .LVU344
 1428 0000 054A     		ldr	r2, .L105
 1429 0002 D2F80038 		ldr	r3, [r2, #2048]
 1430              	.LVL124:
1016:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* reset the IRC16MADJ bits and set according to irc16m_adjval */
1017:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     reg &= ~RCU_CTL_IRC16MADJ;
 1431              		.loc 1 1017 5 is_stmt 1 view .LVU345
 1432              		.loc 1 1017 9 is_stmt 0 view .LVU346
 1433 0006 23F0F803 		bic	r3, r3, #248
 1434              	.LVL125:
1018:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     RCU_CTL = (reg | ((irc16m_adjval & RCU_IRC16M_ADJUST_MASK) << RCU_IRC16M_ADJUST_OFFSET));
 1435              		.loc 1 1018 5 is_stmt 1 view .LVU347
 1436              		.loc 1 1018 64 is_stmt 0 view .LVU348
 1437 000a C000     		lsls	r0, r0, #3
 1438              	.LVL126:
 1439              		.loc 1 1018 64 view .LVU349
 1440 000c C0B2     		uxtb	r0, r0
 1441              		.loc 1 1018 20 view .LVU350
 1442 000e 1843     		orrs	r0, r0, r3
 1443              		.loc 1 1018 13 view .LVU351
 1444 0010 C2F80008 		str	r0, [r2, #2048]
1019:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** }
 1445              		.loc 1 1019 1 view .LVU352
 1446 0014 7047     		bx	lr
 1447              	.L106:
 1448 0016 00BF     		.align	2
 1449              	.L105:
 1450 0018 00300240 		.word	1073885184
 1451              		.cfi_endproc
 1452              	.LFE148:
 1454              		.section	.text.rcu_spread_spectrum_config,"ax",%progbits
 1455              		.align	1
 1456              		.global	rcu_spread_spectrum_config
 1457              		.syntax unified
 1458              		.thumb
 1459              		.thumb_func
 1461              	rcu_spread_spectrum_config:
 1462              	.LVL127:
 1463              	.LFB149:
1020:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
1021:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** /*!
1022:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \brief    configure the spread spectrum modulation for the main PLL clock
1023:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[in]  spread_spectrum_type: PLL spread spectrum modulation type select
1024:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_SS_TYPE_CENTER: center spread type is selected
1025:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_SS_TYPE_DOWN: down spread type is selected
ARM GAS  /tmp/ccSbSCK6.s 			page 44


1026:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[in]  modstep: configure PLL spread spectrum modulation profile amplitude and frequency
1027:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        This parameter should be selected between 0 and 7FFF.The following criteria must 
1028:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[in]  modcnt: configure PLL spread spectrum modulation profile amplitude and frequency
1029:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        This parameter should be selected between 0 and 1FFF.The following criteria must 
1030:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[out] none
1031:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \retval     none
1032:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** */
1033:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** void rcu_spread_spectrum_config(uint32_t spread_spectrum_type, uint32_t modstep, uint32_t modcnt)
1034:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** {
 1464              		.loc 1 1034 1 is_stmt 1 view -0
 1465              		.cfi_startproc
 1466              		@ args = 0, pretend = 0, frame = 0
 1467              		@ frame_needed = 0, uses_anonymous_args = 0
 1468              		@ link register save eliminated.
 1469              		.loc 1 1034 1 is_stmt 0 view .LVU354
 1470 0000 10B4     		push	{r4}
 1471              	.LCFI3:
 1472              		.cfi_def_cfa_offset 4
 1473              		.cfi_offset 4, -4
1035:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 1474              		.loc 1 1035 5 is_stmt 1 view .LVU355
1036:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
1037:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     reg = RCU_PLLSSCTL;
 1475              		.loc 1 1037 5 view .LVU356
 1476              		.loc 1 1037 9 is_stmt 0 view .LVU357
 1477 0002 074C     		ldr	r4, .L109
 1478 0004 D4F88038 		ldr	r3, [r4, #2176]
 1479              	.LVL128:
1038:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* reset the RCU_PLLSSCTL register bits */
1039:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     reg &= ~(RCU_PLLSSCTL_MODCNT | RCU_PLLSSCTL_MODSTEP | RCU_PLLSSCTL_SS_TYPE);
 1480              		.loc 1 1039 5 is_stmt 1 view .LVU358
 1481              		.loc 1 1039 9 is_stmt 0 view .LVU359
 1482 0008 03F03043 		and	r3, r3, #-1342177280
 1483              	.LVL129:
1040:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     RCU_PLLSSCTL = (reg | spread_spectrum_type | modstep << 13 | modcnt);
 1484              		.loc 1 1040 5 is_stmt 1 view .LVU360
 1485              		.loc 1 1040 25 is_stmt 0 view .LVU361
 1486 000c 0343     		orrs	r3, r3, r0
 1487              	.LVL130:
 1488              		.loc 1 1040 48 view .LVU362
 1489 000e 43EA4133 		orr	r3, r3, r1, lsl #13
 1490              		.loc 1 1040 64 view .LVU363
 1491 0012 1343     		orrs	r3, r3, r2
 1492              		.loc 1 1040 18 view .LVU364
 1493 0014 C4F88038 		str	r3, [r4, #2176]
1041:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** }
 1494              		.loc 1 1041 1 view .LVU365
 1495 0018 5DF8044B 		ldr	r4, [sp], #4
 1496              	.LCFI4:
 1497              		.cfi_restore 4
 1498              		.cfi_def_cfa_offset 0
 1499 001c 7047     		bx	lr
 1500              	.L110:
 1501 001e 00BF     		.align	2
 1502              	.L109:
 1503 0020 00300240 		.word	1073885184
 1504              		.cfi_endproc
ARM GAS  /tmp/ccSbSCK6.s 			page 45


 1505              	.LFE149:
 1507              		.section	.text.rcu_spread_spectrum_enable,"ax",%progbits
 1508              		.align	1
 1509              		.global	rcu_spread_spectrum_enable
 1510              		.syntax unified
 1511              		.thumb
 1512              		.thumb_func
 1514              	rcu_spread_spectrum_enable:
 1515              	.LFB150:
1042:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
1043:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** /*!
1044:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \brief    enable the PLL spread spectrum modulation
1045:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[in]  none
1046:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[out] none
1047:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \retval     none
1048:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** */
1049:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** void rcu_spread_spectrum_enable(void)
1050:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** {
 1516              		.loc 1 1050 1 is_stmt 1 view -0
 1517              		.cfi_startproc
 1518              		@ args = 0, pretend = 0, frame = 0
 1519              		@ frame_needed = 0, uses_anonymous_args = 0
 1520              		@ link register save eliminated.
1051:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     RCU_PLLSSCTL |= RCU_PLLSSCTL_SSCGON;
 1521              		.loc 1 1051 5 view .LVU367
 1522              		.loc 1 1051 18 is_stmt 0 view .LVU368
 1523 0000 034A     		ldr	r2, .L112
 1524 0002 D2F88038 		ldr	r3, [r2, #2176]
 1525 0006 43F00043 		orr	r3, r3, #-2147483648
 1526 000a C2F88038 		str	r3, [r2, #2176]
1052:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** }
 1527              		.loc 1 1052 1 view .LVU369
 1528 000e 7047     		bx	lr
 1529              	.L113:
 1530              		.align	2
 1531              	.L112:
 1532 0010 00300240 		.word	1073885184
 1533              		.cfi_endproc
 1534              	.LFE150:
 1536              		.section	.text.rcu_spread_spectrum_disable,"ax",%progbits
 1537              		.align	1
 1538              		.global	rcu_spread_spectrum_disable
 1539              		.syntax unified
 1540              		.thumb
 1541              		.thumb_func
 1543              	rcu_spread_spectrum_disable:
 1544              	.LFB151:
1053:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
1054:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** /*!
1055:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \brief    disable the PLL spread spectrum modulation
1056:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[in]  none
1057:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[out] none
1058:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \retval     none
1059:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** */
1060:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** void rcu_spread_spectrum_disable(void)
1061:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** {
 1545              		.loc 1 1061 1 is_stmt 1 view -0
ARM GAS  /tmp/ccSbSCK6.s 			page 46


 1546              		.cfi_startproc
 1547              		@ args = 0, pretend = 0, frame = 0
 1548              		@ frame_needed = 0, uses_anonymous_args = 0
 1549              		@ link register save eliminated.
1062:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     RCU_PLLSSCTL &= ~RCU_PLLSSCTL_SSCGON;
 1550              		.loc 1 1062 5 view .LVU371
 1551              		.loc 1 1062 18 is_stmt 0 view .LVU372
 1552 0000 034A     		ldr	r2, .L115
 1553 0002 D2F88038 		ldr	r3, [r2, #2176]
 1554 0006 23F00043 		bic	r3, r3, #-2147483648
 1555 000a C2F88038 		str	r3, [r2, #2176]
1063:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** }
 1556              		.loc 1 1063 1 view .LVU373
 1557 000e 7047     		bx	lr
 1558              	.L116:
 1559              		.align	2
 1560              	.L115:
 1561 0010 00300240 		.word	1073885184
 1562              		.cfi_endproc
 1563              	.LFE151:
 1565              		.section	.text.rcu_hxtal_clock_monitor_enable,"ax",%progbits
 1566              		.align	1
 1567              		.global	rcu_hxtal_clock_monitor_enable
 1568              		.syntax unified
 1569              		.thumb
 1570              		.thumb_func
 1572              	rcu_hxtal_clock_monitor_enable:
 1573              	.LFB152:
1064:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
1065:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** /*!
1066:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \brief    enable the HXTAL clock monitor
1067:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[in]  none
1068:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[out] none
1069:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \retval     none
1070:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** */
1071:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
1072:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** void rcu_hxtal_clock_monitor_enable(void)
1073:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** {
 1574              		.loc 1 1073 1 is_stmt 1 view -0
 1575              		.cfi_startproc
 1576              		@ args = 0, pretend = 0, frame = 0
 1577              		@ frame_needed = 0, uses_anonymous_args = 0
 1578              		@ link register save eliminated.
1074:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     RCU_CTL |= RCU_CTL_CKMEN;
 1579              		.loc 1 1074 5 view .LVU375
 1580              		.loc 1 1074 13 is_stmt 0 view .LVU376
 1581 0000 034A     		ldr	r2, .L118
 1582 0002 D2F80038 		ldr	r3, [r2, #2048]
 1583 0006 43F40023 		orr	r3, r3, #524288
 1584 000a C2F80038 		str	r3, [r2, #2048]
1075:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** }
 1585              		.loc 1 1075 1 view .LVU377
 1586 000e 7047     		bx	lr
 1587              	.L119:
 1588              		.align	2
 1589              	.L118:
 1590 0010 00300240 		.word	1073885184
ARM GAS  /tmp/ccSbSCK6.s 			page 47


 1591              		.cfi_endproc
 1592              	.LFE152:
 1594              		.section	.text.rcu_hxtal_clock_monitor_disable,"ax",%progbits
 1595              		.align	1
 1596              		.global	rcu_hxtal_clock_monitor_disable
 1597              		.syntax unified
 1598              		.thumb
 1599              		.thumb_func
 1601              	rcu_hxtal_clock_monitor_disable:
 1602              	.LFB153:
1076:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
1077:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** /*!
1078:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \brief    disable the HXTAL clock monitor
1079:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[in]  none
1080:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[out] none
1081:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \retval     none
1082:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** */
1083:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** void rcu_hxtal_clock_monitor_disable(void)
1084:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** {
 1603              		.loc 1 1084 1 is_stmt 1 view -0
 1604              		.cfi_startproc
 1605              		@ args = 0, pretend = 0, frame = 0
 1606              		@ frame_needed = 0, uses_anonymous_args = 0
 1607              		@ link register save eliminated.
1085:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     RCU_CTL &= ~RCU_CTL_CKMEN;
 1608              		.loc 1 1085 5 view .LVU379
 1609              		.loc 1 1085 13 is_stmt 0 view .LVU380
 1610 0000 034A     		ldr	r2, .L121
 1611 0002 D2F80038 		ldr	r3, [r2, #2048]
 1612 0006 23F40023 		bic	r3, r3, #524288
 1613 000a C2F80038 		str	r3, [r2, #2048]
1086:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** }
 1614              		.loc 1 1086 1 view .LVU381
 1615 000e 7047     		bx	lr
 1616              	.L122:
 1617              		.align	2
 1618              	.L121:
 1619 0010 00300240 		.word	1073885184
 1620              		.cfi_endproc
 1621              	.LFE153:
 1623              		.section	.text.rcu_voltage_key_unlock,"ax",%progbits
 1624              		.align	1
 1625              		.global	rcu_voltage_key_unlock
 1626              		.syntax unified
 1627              		.thumb
 1628              		.thumb_func
 1630              	rcu_voltage_key_unlock:
 1631              	.LFB154:
1087:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
1088:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** /*!
1089:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \brief    unlock the voltage key
1090:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[in]  none
1091:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[out] none
1092:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \retval     none
1093:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** */
1094:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** void rcu_voltage_key_unlock(void)
1095:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** {
ARM GAS  /tmp/ccSbSCK6.s 			page 48


 1632              		.loc 1 1095 1 is_stmt 1 view -0
 1633              		.cfi_startproc
 1634              		@ args = 0, pretend = 0, frame = 0
 1635              		@ frame_needed = 0, uses_anonymous_args = 0
 1636              		@ link register save eliminated.
1096:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     RCU_VKEY = RCU_VKEY_UNLOCK;
 1637              		.loc 1 1096 5 view .LVU383
 1638              		.loc 1 1096 14 is_stmt 0 view .LVU384
 1639 0000 024B     		ldr	r3, .L124
 1640 0002 034A     		ldr	r2, .L124+4
 1641 0004 C3F80029 		str	r2, [r3, #2304]
1097:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** }
 1642              		.loc 1 1097 1 view .LVU385
 1643 0008 7047     		bx	lr
 1644              	.L125:
 1645 000a 00BF     		.align	2
 1646              	.L124:
 1647 000c 00300240 		.word	1073885184
 1648 0010 4D3C2B1A 		.word	439041101
 1649              		.cfi_endproc
 1650              	.LFE154:
 1652              		.section	.text.rcu_deepsleep_voltage_set,"ax",%progbits
 1653              		.align	1
 1654              		.global	rcu_deepsleep_voltage_set
 1655              		.syntax unified
 1656              		.thumb
 1657              		.thumb_func
 1659              	rcu_deepsleep_voltage_set:
 1660              	.LVL131:
 1661              	.LFB155:
1098:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
1099:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** /*!
1100:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \brief    deep-sleep mode voltage select
1101:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[in]  dsvol: deep sleep mode voltage
1102:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
1103:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_DEEPSLEEP_V_0: the core voltage is default value
1104:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_DEEPSLEEP_V_1: the core voltage is (default value-0.1)V(customers are not rec
1105:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_DEEPSLEEP_V_2: the core voltage is (default value-0.2)V(customers are not rec
1106:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_DEEPSLEEP_V_3: the core voltage is (default value-0.3)V(customers are not rec
1107:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[out] none
1108:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \retval     none
1109:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** */
1110:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** void rcu_deepsleep_voltage_set(uint32_t dsvol)
1111:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** {
 1662              		.loc 1 1111 1 is_stmt 1 view -0
 1663              		.cfi_startproc
 1664              		@ args = 0, pretend = 0, frame = 0
 1665              		@ frame_needed = 0, uses_anonymous_args = 0
 1666              		@ link register save eliminated.
1112:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     dsvol &= RCU_DSV_DSLPVS;
 1667              		.loc 1 1112 5 view .LVU387
 1668              		.loc 1 1112 11 is_stmt 0 view .LVU388
 1669 0000 00F00700 		and	r0, r0, #7
 1670              	.LVL132:
1113:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     RCU_DSV = dsvol;
 1671              		.loc 1 1113 5 is_stmt 1 view .LVU389
 1672              		.loc 1 1113 13 is_stmt 0 view .LVU390
ARM GAS  /tmp/ccSbSCK6.s 			page 49


 1673 0004 014B     		ldr	r3, .L127
 1674 0006 C3F83409 		str	r0, [r3, #2356]
1114:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** }
 1675              		.loc 1 1114 1 view .LVU391
 1676 000a 7047     		bx	lr
 1677              	.L128:
 1678              		.align	2
 1679              	.L127:
 1680 000c 00300240 		.word	1073885184
 1681              		.cfi_endproc
 1682              	.LFE155:
 1684              		.section	.text.rcu_clock_freq_get,"ax",%progbits
 1685              		.align	1
 1686              		.global	rcu_clock_freq_get
 1687              		.syntax unified
 1688              		.thumb
 1689              		.thumb_func
 1691              	rcu_clock_freq_get:
 1692              	.LVL133:
 1693              	.LFB156:
1115:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
1116:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** /*!
1117:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \brief    get the system clock, bus and peripheral clock frequency
1118:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[in]  clock: the clock frequency which to get
1119:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
1120:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        CK_SYS: system clock frequency
1121:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        CK_AHB: AHB clock frequency
1122:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        CK_APB1: APB1 clock frequency
1123:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        CK_APB2: APB2 clock frequency
1124:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[out] none
1125:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \retval     clock frequency of system, AHB, APB1, APB2
1126:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** */
1127:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** uint32_t rcu_clock_freq_get(rcu_clock_freq_enum clock)
1128:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** {
 1694              		.loc 1 1128 1 is_stmt 1 view -0
 1695              		.cfi_startproc
 1696              		@ args = 0, pretend = 0, frame = 32
 1697              		@ frame_needed = 0, uses_anonymous_args = 0
 1698              		.loc 1 1128 1 is_stmt 0 view .LVU393
 1699 0000 10B5     		push	{r4, lr}
 1700              	.LCFI5:
 1701              		.cfi_def_cfa_offset 8
 1702              		.cfi_offset 4, -8
 1703              		.cfi_offset 14, -4
 1704 0002 88B0     		sub	sp, sp, #32
 1705              	.LCFI6:
 1706              		.cfi_def_cfa_offset 40
 1707 0004 8446     		mov	ip, r0
1129:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     uint32_t sws, ck_freq = 0U;
 1708              		.loc 1 1129 5 is_stmt 1 view .LVU394
 1709              	.LVL134:
1130:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     uint32_t cksys_freq, ahb_freq, apb1_freq, apb2_freq;
 1710              		.loc 1 1130 5 view .LVU395
1131:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     uint32_t pllpsc, plln, pllsel, pllp, ck_src, idx, clk_exp;
 1711              		.loc 1 1131 5 view .LVU396
1132:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
1133:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* exponent of AHB, APB1 and APB2 clock divider */
ARM GAS  /tmp/ccSbSCK6.s 			page 50


1134:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     const uint8_t ahb_exp[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 1712              		.loc 1 1134 5 view .LVU397
 1713              		.loc 1 1134 19 is_stmt 0 view .LVU398
 1714 0006 344C     		ldr	r4, .L142
 1715 0008 94E80F00 		ldm	r4, {r0, r1, r2, r3}
 1716              	.LVL135:
 1717              		.loc 1 1134 19 view .LVU399
 1718 000c 0DF1200E 		add	lr, sp, #32
 1719 0010 0EE90F00 		stmdb	lr, {r0, r1, r2, r3}
1135:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     const uint8_t apb1_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 1720              		.loc 1 1135 5 is_stmt 1 view .LVU400
 1721              		.loc 1 1135 19 is_stmt 0 view .LVU401
 1722 0014 02AB     		add	r3, sp, #8
 1723 0016 1034     		adds	r4, r4, #16
 1724 0018 94E80300 		ldm	r4, {r0, r1}
 1725 001c 83E80300 		stm	r3, {r0, r1}
1136:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     const uint8_t apb2_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 1726              		.loc 1 1136 5 is_stmt 1 view .LVU402
 1727              		.loc 1 1136 19 is_stmt 0 view .LVU403
 1728 0020 6B46     		mov	r3, sp
 1729 0022 83E80300 		stm	r3, {r0, r1}
1137:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
1138:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     sws = GET_BITS(RCU_CFG0, 2, 3);
 1730              		.loc 1 1138 5 is_stmt 1 view .LVU404
 1731              		.loc 1 1138 11 is_stmt 0 view .LVU405
 1732 0026 2D4B     		ldr	r3, .L142+4
 1733 0028 D3F80838 		ldr	r3, [r3, #2056]
 1734              		.loc 1 1138 9 view .LVU406
 1735 002c C3F38103 		ubfx	r3, r3, #2, #2
 1736              	.LVL136:
1139:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     switch(sws) {
 1737              		.loc 1 1139 5 is_stmt 1 view .LVU407
 1738 0030 012B     		cmp	r3, #1
 1739 0032 1FD0     		beq	.L138
 1740 0034 022B     		cmp	r3, #2
 1741 0036 1FD1     		bne	.L139
1140:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* IRC16M is selected as CK_SYS */
1141:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     case SEL_IRC16M:
1142:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         cksys_freq = IRC16M_VALUE;
1143:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         break;
1144:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* HXTAL is selected as CK_SYS */
1145:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     case SEL_HXTAL:
1146:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         cksys_freq = HXTAL_VALUE;
1147:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         break;
1148:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* PLLP is selected as CK_SYS */
1149:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     case SEL_PLLP:
1150:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         /* get the value of PLLPSC[5:0] */
1151:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         pllpsc = GET_BITS(RCU_PLL, 0U, 5U);
 1742              		.loc 1 1151 9 view .LVU408
 1743              		.loc 1 1151 18 is_stmt 0 view .LVU409
 1744 0038 284A     		ldr	r2, .L142+4
 1745 003a D2F80448 		ldr	r4, [r2, #2052]
 1746              		.loc 1 1151 16 view .LVU410
 1747 003e 04F03F04 		and	r4, r4, #63
 1748              	.LVL137:
1152:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         plln = GET_BITS(RCU_PLL, 6U, 14U);
 1749              		.loc 1 1152 9 is_stmt 1 view .LVU411
ARM GAS  /tmp/ccSbSCK6.s 			page 51


 1750              		.loc 1 1152 16 is_stmt 0 view .LVU412
 1751 0042 D2F80418 		ldr	r1, [r2, #2052]
 1752              		.loc 1 1152 14 view .LVU413
 1753 0046 C1F38811 		ubfx	r1, r1, #6, #9
 1754              	.LVL138:
1153:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         pllp = (GET_BITS(RCU_PLL, 16U, 17U) + 1U) * 2U;
 1755              		.loc 1 1153 9 is_stmt 1 view .LVU414
 1756              		.loc 1 1153 17 is_stmt 0 view .LVU415
 1757 004a D2F80408 		ldr	r0, [r2, #2052]
 1758 004e C0F30140 		ubfx	r0, r0, #16, #2
 1759              		.loc 1 1153 45 view .LVU416
 1760 0052 0130     		adds	r0, r0, #1
 1761              		.loc 1 1153 14 view .LVU417
 1762 0054 4300     		lsls	r3, r0, #1
 1763              	.LVL139:
1154:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         /* PLL clock source selection, HXTAL or IRC16M/2 */
1155:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         pllsel = (RCU_PLL & RCU_PLL_PLLSEL);
 1764              		.loc 1 1155 9 is_stmt 1 view .LVU418
 1765              		.loc 1 1155 19 is_stmt 0 view .LVU419
 1766 0056 D2F80428 		ldr	r2, [r2, #2052]
 1767              	.LVL140:
1156:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         if(RCU_PLLSRC_HXTAL == pllsel) {
 1768              		.loc 1 1156 9 is_stmt 1 view .LVU420
 1769              		.loc 1 1156 11 is_stmt 0 view .LVU421
 1770 005a 12F4800F 		tst	r2, #4194304
 1771 005e 07D0     		beq	.L140
1157:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             ck_src = HXTAL_VALUE;
 1772              		.loc 1 1157 20 view .LVU422
 1773 0060 1F48     		ldr	r0, .L142+8
 1774              	.L131:
 1775              	.LVL141:
1158:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         } else {
1159:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             ck_src = IRC16M_VALUE;
1160:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         }
1161:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         cksys_freq = ((ck_src / pllpsc) * plln) / pllp;
 1776              		.loc 1 1161 9 is_stmt 1 view .LVU423
 1777              		.loc 1 1161 31 is_stmt 0 view .LVU424
 1778 0062 B0FBF4F0 		udiv	r0, r0, r4
 1779              	.LVL142:
 1780              		.loc 1 1161 41 view .LVU425
 1781 0066 01FB00F0 		mul	r0, r1, r0
 1782              		.loc 1 1161 20 view .LVU426
 1783 006a B0FBF3F0 		udiv	r0, r0, r3
 1784              	.LVL143:
1162:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         break;
 1785              		.loc 1 1162 9 is_stmt 1 view .LVU427
 1786 006e 04E0     		b	.L130
 1787              	.LVL144:
 1788              	.L140:
1159:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         }
 1789              		.loc 1 1159 20 is_stmt 0 view .LVU428
 1790 0070 1C48     		ldr	r0, .L142+12
 1791 0072 F6E7     		b	.L131
 1792              	.LVL145:
 1793              	.L138:
1146:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         break;
 1794              		.loc 1 1146 20 view .LVU429
ARM GAS  /tmp/ccSbSCK6.s 			page 52


 1795 0074 1A48     		ldr	r0, .L142+8
 1796 0076 00E0     		b	.L130
 1797              	.L139:
1139:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* IRC16M is selected as CK_SYS */
 1798              		.loc 1 1139 5 view .LVU430
 1799 0078 1A48     		ldr	r0, .L142+12
 1800              	.LVL146:
 1801              	.L130:
1163:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* IRC16M is selected as CK_SYS */
1164:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     default:
1165:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         cksys_freq = IRC16M_VALUE;
1166:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         break;
1167:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     }
1168:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* calculate AHB clock frequency */
1169:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     idx = GET_BITS(RCU_CFG0, 4, 7);
 1802              		.loc 1 1169 5 is_stmt 1 view .LVU431
 1803              		.loc 1 1169 11 is_stmt 0 view .LVU432
 1804 007a 1849     		ldr	r1, .L142+4
 1805 007c D1F80838 		ldr	r3, [r1, #2056]
 1806              		.loc 1 1169 9 view .LVU433
 1807 0080 C3F30313 		ubfx	r3, r3, #4, #4
 1808              	.LVL147:
1170:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     clk_exp = ahb_exp[idx];
 1809              		.loc 1 1170 5 is_stmt 1 view .LVU434
 1810              		.loc 1 1170 22 is_stmt 0 view .LVU435
 1811 0084 2033     		adds	r3, r3, #32
 1812              	.LVL148:
 1813              		.loc 1 1170 22 view .LVU436
 1814 0086 6B44     		add	r3, sp, r3
 1815              	.LVL149:
 1816              		.loc 1 1170 22 view .LVU437
 1817 0088 13F8102C 		ldrb	r2, [r3, #-16]	@ zero_extendqisi2
 1818              	.LVL150:
1171:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     ahb_freq = cksys_freq >> clk_exp;
 1819              		.loc 1 1171 5 is_stmt 1 view .LVU438
 1820              		.loc 1 1171 14 is_stmt 0 view .LVU439
 1821 008c 20FA02F2 		lsr	r2, r0, r2
 1822              	.LVL151:
1172:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
1173:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* calculate APB1 clock frequency */
1174:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     idx = GET_BITS(RCU_CFG0, 10, 12);
 1823              		.loc 1 1174 5 is_stmt 1 view .LVU440
 1824              		.loc 1 1174 11 is_stmt 0 view .LVU441
 1825 0090 D1F80838 		ldr	r3, [r1, #2056]
 1826              	.LVL152:
 1827              		.loc 1 1174 9 view .LVU442
 1828 0094 C3F38223 		ubfx	r3, r3, #10, #3
 1829              	.LVL153:
1175:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     clk_exp = apb1_exp[idx];
 1830              		.loc 1 1175 5 is_stmt 1 view .LVU443
 1831              		.loc 1 1175 23 is_stmt 0 view .LVU444
 1832 0098 2033     		adds	r3, r3, #32
 1833              	.LVL154:
 1834              		.loc 1 1175 23 view .LVU445
 1835 009a 6B44     		add	r3, sp, r3
 1836              	.LVL155:
 1837              		.loc 1 1175 23 view .LVU446
ARM GAS  /tmp/ccSbSCK6.s 			page 53


 1838 009c 13F8183C 		ldrb	r3, [r3, #-24]	@ zero_extendqisi2
 1839              	.LVL156:
1176:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     apb1_freq = ahb_freq >> clk_exp;
 1840              		.loc 1 1176 5 is_stmt 1 view .LVU447
 1841              		.loc 1 1176 15 is_stmt 0 view .LVU448
 1842 00a0 22FA03F4 		lsr	r4, r2, r3
 1843              	.LVL157:
1177:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
1178:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* calculate APB2 clock frequency */
1179:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     idx = GET_BITS(RCU_CFG0, 13, 15);
 1844              		.loc 1 1179 5 is_stmt 1 view .LVU449
 1845              		.loc 1 1179 11 is_stmt 0 view .LVU450
 1846 00a4 D1F80838 		ldr	r3, [r1, #2056]
 1847              	.LVL158:
 1848              		.loc 1 1179 9 view .LVU451
 1849 00a8 C3F34233 		ubfx	r3, r3, #13, #3
 1850              	.LVL159:
1180:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     clk_exp = apb2_exp[idx];
 1851              		.loc 1 1180 5 is_stmt 1 view .LVU452
 1852              		.loc 1 1180 23 is_stmt 0 view .LVU453
 1853 00ac 2033     		adds	r3, r3, #32
 1854              	.LVL160:
 1855              		.loc 1 1180 23 view .LVU454
 1856 00ae 6B44     		add	r3, sp, r3
 1857              	.LVL161:
 1858              		.loc 1 1180 23 view .LVU455
 1859 00b0 13F8203C 		ldrb	r3, [r3, #-32]	@ zero_extendqisi2
 1860              	.LVL162:
1181:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     apb2_freq = ahb_freq >> clk_exp;
 1861              		.loc 1 1181 5 is_stmt 1 view .LVU456
 1862              		.loc 1 1181 15 is_stmt 0 view .LVU457
 1863 00b4 22FA03F3 		lsr	r3, r2, r3
 1864              	.LVL163:
1182:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
1183:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* return the clocks frequency */
1184:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     switch(clock) {
 1865              		.loc 1 1184 5 is_stmt 1 view .LVU458
 1866 00b8 BCF1030F 		cmp	ip, #3
 1867 00bc 03D8     		bhi	.L132
 1868 00be DFE80CF0 		tbb	[pc, ip]
 1869              	.L134:
 1870 00c2 05       		.byte	(.L129-.L134)/2
 1871 00c3 04       		.byte	(.L136-.L134)/2
 1872 00c4 07       		.byte	(.L135-.L134)/2
 1873 00c5 09       		.byte	(.L133-.L134)/2
 1874              		.p2align 1
 1875              	.L132:
 1876 00c6 0020     		movs	r0, #0
 1877              	.LVL164:
 1878              		.loc 1 1184 5 is_stmt 0 view .LVU459
 1879 00c8 00E0     		b	.L129
 1880              	.LVL165:
 1881              	.L136:
1185:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     case CK_SYS:
1186:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         ck_freq = cksys_freq;
1187:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         break;
1188:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     case CK_AHB:
ARM GAS  /tmp/ccSbSCK6.s 			page 54


1189:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         ck_freq = ahb_freq;
 1882              		.loc 1 1189 9 is_stmt 1 view .LVU460
1190:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         break;
 1883              		.loc 1 1190 9 view .LVU461
1189:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         break;
 1884              		.loc 1 1189 17 is_stmt 0 view .LVU462
 1885 00ca 1046     		mov	r0, r2
 1886              	.LVL166:
 1887              	.L129:
1191:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     case CK_APB1:
1192:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         ck_freq = apb1_freq;
1193:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         break;
1194:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     case CK_APB2:
1195:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         ck_freq = apb2_freq;
1196:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         break;
1197:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     default:
1198:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         break;
1199:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     }
1200:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     return ck_freq;
1201:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** }
 1888              		.loc 1 1201 1 view .LVU463
 1889 00cc 08B0     		add	sp, sp, #32
 1890              	.LCFI7:
 1891              		.cfi_remember_state
 1892              		.cfi_def_cfa_offset 8
 1893              		@ sp needed
 1894 00ce 10BD     		pop	{r4, pc}
 1895              	.LVL167:
 1896              	.L135:
 1897              	.LCFI8:
 1898              		.cfi_restore_state
1192:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         break;
 1899              		.loc 1 1192 9 is_stmt 1 view .LVU464
1193:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     case CK_APB2:
 1900              		.loc 1 1193 9 view .LVU465
1192:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         break;
 1901              		.loc 1 1192 17 is_stmt 0 view .LVU466
 1902 00d0 2046     		mov	r0, r4
 1903              	.LVL168:
1193:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     case CK_APB2:
 1904              		.loc 1 1193 9 view .LVU467
 1905 00d2 FBE7     		b	.L129
 1906              	.LVL169:
 1907              	.L133:
1195:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         break;
 1908              		.loc 1 1195 9 is_stmt 1 view .LVU468
1196:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     default:
 1909              		.loc 1 1196 9 view .LVU469
1195:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         break;
 1910              		.loc 1 1195 17 is_stmt 0 view .LVU470
 1911 00d4 1846     		mov	r0, r3
 1912              	.LVL170:
1200:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** }
 1913              		.loc 1 1200 5 is_stmt 1 view .LVU471
1200:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** }
 1914              		.loc 1 1200 12 is_stmt 0 view .LVU472
 1915 00d6 F9E7     		b	.L129
ARM GAS  /tmp/ccSbSCK6.s 			page 55


 1916              	.L143:
 1917              		.align	2
 1918              	.L142:
 1919 00d8 00000000 		.word	.LANCHOR0
 1920 00dc 00300240 		.word	1073885184
 1921 00e0 40787D01 		.word	25000000
 1922 00e4 0024F400 		.word	16000000
 1923              		.cfi_endproc
 1924              	.LFE156:
 1926              		.section	.text.rcu_flag_get,"ax",%progbits
 1927              		.align	1
 1928              		.global	rcu_flag_get
 1929              		.syntax unified
 1930              		.thumb
 1931              		.thumb_func
 1933              	rcu_flag_get:
 1934              	.LVL171:
 1935              	.LFB157:
1202:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
1203:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** /*!
1204:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \brief    get the clock stabilization and periphral reset flags
1205:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[in]  flag: the clock stabilization and periphral reset flags, refer to rcu_flag_enum
1206:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
1207:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_IRC16MSTB: IRC16M stabilization flag
1208:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_HXTALSTB: HXTAL stabilization flag
1209:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_PLLSTB: PLL stabilization flag
1210:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_PLLI2SSTB: PLLI2S stabilization flag
1211:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_PLLSAISTB: PLLSAI stabilization flag
1212:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_LXTALSTB: LXTAL stabilization flag
1213:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_IRC32KSTB: IRC32K stabilization flag
1214:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_IRC48MSTB: IRC48M stabilization flag
1215:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_BORRST: BOR reset flags
1216:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_EPRST: external PIN reset flag
1217:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_PORRST: Power reset flag
1218:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_SWRST: software reset flag
1219:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_FWDGTRST: free watchdog timer reset flag
1220:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_WWDGTRST: window watchdog timer reset flag
1221:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_LPRST: low-power reset flag
1222:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[out] none
1223:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \retval     none
1224:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** */
1225:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** FlagStatus rcu_flag_get(rcu_flag_enum flag)
1226:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** {
 1936              		.loc 1 1226 1 is_stmt 1 view -0
 1937              		.cfi_startproc
 1938              		@ args = 0, pretend = 0, frame = 0
 1939              		@ frame_needed = 0, uses_anonymous_args = 0
 1940              		@ link register save eliminated.
1227:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* get the rcu flag */
1228:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     if(RESET != (RCU_REG_VAL(flag) & BIT(RCU_BIT_POS(flag)))) {
 1941              		.loc 1 1228 5 view .LVU474
 1942              		.loc 1 1228 18 is_stmt 0 view .LVU475
 1943 0000 8309     		lsrs	r3, r0, #6
 1944 0002 03F18043 		add	r3, r3, #1073741824
 1945 0006 03F50E33 		add	r3, r3, #145408
 1946 000a 1B68     		ldr	r3, [r3]
 1947              		.loc 1 1228 38 view .LVU476
ARM GAS  /tmp/ccSbSCK6.s 			page 56


 1948 000c 00F01F00 		and	r0, r0, #31
 1949              	.LVL172:
 1950              		.loc 1 1228 14 view .LVU477
 1951 0010 23FA00F0 		lsr	r0, r3, r0
 1952              		.loc 1 1228 7 view .LVU478
 1953 0014 10F0010F 		tst	r0, #1
 1954 0018 01D0     		beq	.L146
1229:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         return SET;
 1955              		.loc 1 1229 16 view .LVU479
 1956 001a 0120     		movs	r0, #1
 1957 001c 7047     		bx	lr
 1958              	.L146:
1230:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     } else {
1231:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         return RESET;
 1959              		.loc 1 1231 16 view .LVU480
 1960 001e 0020     		movs	r0, #0
1232:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     }
1233:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** }
 1961              		.loc 1 1233 1 view .LVU481
 1962 0020 7047     		bx	lr
 1963              		.cfi_endproc
 1964              	.LFE157:
 1966              		.section	.text.rcu_osci_stab_wait,"ax",%progbits
 1967              		.align	1
 1968              		.global	rcu_osci_stab_wait
 1969              		.syntax unified
 1970              		.thumb
 1971              		.thumb_func
 1973              	rcu_osci_stab_wait:
 1974              	.LVL173:
 1975              	.LFB143:
 777:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     uint32_t stb_cnt = 0U;
 1976              		.loc 1 777 1 is_stmt 1 view -0
 1977              		.cfi_startproc
 1978              		@ args = 0, pretend = 0, frame = 0
 1979              		@ frame_needed = 0, uses_anonymous_args = 0
 777:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     uint32_t stb_cnt = 0U;
 1980              		.loc 1 777 1 is_stmt 0 view .LVU483
 1981 0000 10B5     		push	{r4, lr}
 1982              	.LCFI9:
 1983              		.cfi_def_cfa_offset 8
 1984              		.cfi_offset 4, -8
 1985              		.cfi_offset 14, -4
 778:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     ErrStatus reval = ERROR;
 1986              		.loc 1 778 5 is_stmt 1 view .LVU484
 1987              	.LVL174:
 779:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     FlagStatus osci_stat = RESET;
 1988              		.loc 1 779 5 view .LVU485
 780:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 1989              		.loc 1 780 5 view .LVU486
 782:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 1990              		.loc 1 782 5 view .LVU487
 1991 0002 1C28     		cmp	r0, #28
 1992 0004 13D8     		bhi	.L148
 1993 0006 1C28     		cmp	r0, #28
 1994 0008 00F2B280 		bhi	.L175
 1995 000c DFE800F0 		tbb	[pc, r0]
ARM GAS  /tmp/ccSbSCK6.s 			page 57


 1996              	.L151:
 1997 0010 56       		.byte	(.L176-.L151)/2
 1998 0011 B0       		.byte	(.L175-.L151)/2
 1999 0012 B0       		.byte	(.L175-.L151)/2
 2000 0013 B0       		.byte	(.L175-.L151)/2
 2001 0014 B0       		.byte	(.L175-.L151)/2
 2002 0015 B0       		.byte	(.L175-.L151)/2
 2003 0016 B0       		.byte	(.L175-.L151)/2
 2004 0017 B0       		.byte	(.L175-.L151)/2
 2005 0018 B0       		.byte	(.L175-.L151)/2
 2006 0019 B0       		.byte	(.L175-.L151)/2
 2007 001a B0       		.byte	(.L175-.L151)/2
 2008 001b B0       		.byte	(.L175-.L151)/2
 2009 001c B0       		.byte	(.L175-.L151)/2
 2010 001d B0       		.byte	(.L175-.L151)/2
 2011 001e B0       		.byte	(.L175-.L151)/2
 2012 001f B0       		.byte	(.L175-.L151)/2
 2013 0020 32       		.byte	(.L177-.L151)/2
 2014 0021 B0       		.byte	(.L175-.L151)/2
 2015 0022 B0       		.byte	(.L175-.L151)/2
 2016 0023 B0       		.byte	(.L175-.L151)/2
 2017 0024 B0       		.byte	(.L175-.L151)/2
 2018 0025 B0       		.byte	(.L175-.L151)/2
 2019 0026 B0       		.byte	(.L175-.L151)/2
 2020 0027 B0       		.byte	(.L175-.L151)/2
 2021 0028 8B       		.byte	(.L178-.L151)/2
 2022 0029 B0       		.byte	(.L175-.L151)/2
 2023 002a 9C       		.byte	(.L179-.L151)/2
 2024 002b B0       		.byte	(.L175-.L151)/2
 2025 002c AD       		.byte	(.L180-.L151)/2
 2026 002d 00       		.p2align 1
 2027              	.L148:
 2028 002e B0F5E85F 		cmp	r0, #7424
 2029 0032 67D0     		beq	.L181
 2030 0034 43F21003 		movw	r3, #12304
 2031 0038 9842     		cmp	r0, r3
 2032 003a 02D1     		bne	.L193
 2033 003c 0020     		movs	r0, #0
 2034              	.LVL175:
 782:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 2035              		.loc 1 782 5 is_stmt 0 view .LVU488
 2036 003e 0446     		mov	r4, r0
 2037 0040 44E0     		b	.L157
 2038              	.LVL176:
 2039              	.L193:
 782:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 2040              		.loc 1 782 5 view .LVU489
 2041 0042 B0F5E05F 		cmp	r0, #7168
 2042 0046 02D1     		bne	.L194
 2043 0048 0020     		movs	r0, #0
 2044              	.LVL177:
 782:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 2045              		.loc 1 782 5 view .LVU490
 2046 004a 0446     		mov	r4, r0
 2047 004c 1AE0     		b	.L158
 2048              	.LVL178:
 2049              	.L194:
ARM GAS  /tmp/ccSbSCK6.s 			page 58


 782:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 2050              		.loc 1 782 5 view .LVU491
 2051 004e 0020     		movs	r0, #0
 2052              	.LVL179:
 782:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 2053              		.loc 1 782 5 view .LVU492
 2054 0050 8FE0     		b	.L149
 2055              	.LVL180:
 2056              	.L160:
 786:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 2057              		.loc 1 786 13 is_stmt 1 view .LVU493
 786:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 2058              		.loc 1 786 25 is_stmt 0 view .LVU494
 2059 0052 1120     		movs	r0, #17
 2060              	.LVL181:
 786:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 2061              		.loc 1 786 25 view .LVU495
 2062 0054 FFF7FEFF 		bl	rcu_flag_get
 2063              	.LVL182:
 787:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         }
 2064              		.loc 1 787 13 is_stmt 1 view .LVU496
 787:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         }
 2065              		.loc 1 787 20 is_stmt 0 view .LVU497
 2066 0058 0134     		adds	r4, r4, #1
 2067              	.LVL183:
 2068              	.L154:
 785:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 2069              		.loc 1 785 14 is_stmt 1 view .LVU498
 2070 005a 18B9     		cbnz	r0, .L159
 785:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 2071              		.loc 1 785 36 is_stmt 0 discriminator 1 view .LVU499
 2072 005c 4FF6FF73 		movw	r3, #65535
 2073 0060 9C42     		cmp	r4, r3
 2074 0062 F6D1     		bne	.L160
 2075              	.L159:
 791:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2076              		.loc 1 791 9 is_stmt 1 view .LVU500
 791:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2077              		.loc 1 791 21 is_stmt 0 view .LVU501
 2078 0064 1120     		movs	r0, #17
 2079              	.LVL184:
 791:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2080              		.loc 1 791 21 view .LVU502
 2081 0066 FFF7FEFF 		bl	rcu_flag_get
 2082              	.LVL185:
 791:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2083              		.loc 1 791 11 view .LVU503
 2084 006a 0028     		cmp	r0, #0
 2085 006c 00F08180 		beq	.L149
 792:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         }
 2086              		.loc 1 792 19 view .LVU504
 2087 0070 0120     		movs	r0, #1
 2088 0072 7EE0     		b	.L149
 2089              	.LVL186:
 2090              	.L177:
 782:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 2091              		.loc 1 782 5 view .LVU505
ARM GAS  /tmp/ccSbSCK6.s 			page 59


 2092 0074 0020     		movs	r0, #0
 2093              	.LVL187:
 782:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 2094              		.loc 1 782 5 view .LVU506
 2095 0076 0446     		mov	r4, r0
 2096 0078 EFE7     		b	.L154
 2097              	.LVL188:
 2098              	.L162:
 798:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 2099              		.loc 1 798 13 is_stmt 1 view .LVU507
 798:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 2100              		.loc 1 798 25 is_stmt 0 view .LVU508
 2101 007a 41F60140 		movw	r0, #7169
 2102              	.LVL189:
 798:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 2103              		.loc 1 798 25 view .LVU509
 2104 007e FFF7FEFF 		bl	rcu_flag_get
 2105              	.LVL190:
 799:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         }
 2106              		.loc 1 799 13 is_stmt 1 view .LVU510
 799:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         }
 2107              		.loc 1 799 20 is_stmt 0 view .LVU511
 2108 0082 0134     		adds	r4, r4, #1
 2109              	.LVL191:
 2110              	.L158:
 797:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 2111              		.loc 1 797 14 is_stmt 1 view .LVU512
 2112 0084 18B9     		cbnz	r0, .L161
 797:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 2113              		.loc 1 797 36 is_stmt 0 discriminator 1 view .LVU513
 2114 0086 6FF07043 		mvn	r3, #-268435456
 2115 008a 9C42     		cmp	r4, r3
 2116 008c F5D1     		bne	.L162
 2117              	.L161:
 803:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2118              		.loc 1 803 9 is_stmt 1 view .LVU514
 803:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2119              		.loc 1 803 21 is_stmt 0 view .LVU515
 2120 008e 41F60140 		movw	r0, #7169
 2121              	.LVL192:
 803:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2122              		.loc 1 803 21 view .LVU516
 2123 0092 FFF7FEFF 		bl	rcu_flag_get
 2124              	.LVL193:
 803:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2125              		.loc 1 803 11 view .LVU517
 2126 0096 0028     		cmp	r0, #0
 2127 0098 6BD0     		beq	.L149
 804:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         }
 2128              		.loc 1 804 19 view .LVU518
 2129 009a 0120     		movs	r0, #1
 2130 009c 69E0     		b	.L149
 2131              	.LVL194:
 2132              	.L164:
 810:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 2133              		.loc 1 810 13 is_stmt 1 view .LVU519
 810:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             stb_cnt++;
ARM GAS  /tmp/ccSbSCK6.s 			page 60


 2134              		.loc 1 810 25 is_stmt 0 view .LVU520
 2135 009e 0120     		movs	r0, #1
 2136              	.LVL195:
 810:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 2137              		.loc 1 810 25 view .LVU521
 2138 00a0 FFF7FEFF 		bl	rcu_flag_get
 2139              	.LVL196:
 811:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         }
 2140              		.loc 1 811 13 is_stmt 1 view .LVU522
 811:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         }
 2141              		.loc 1 811 20 is_stmt 0 view .LVU523
 2142 00a4 0134     		adds	r4, r4, #1
 2143              	.LVL197:
 2144              	.L155:
 809:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC16MSTB);
 2145              		.loc 1 809 14 is_stmt 1 view .LVU524
 2146 00a6 10B9     		cbnz	r0, .L163
 809:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC16MSTB);
 2147              		.loc 1 809 36 is_stmt 0 discriminator 1 view .LVU525
 2148 00a8 B4F5A06F 		cmp	r4, #1280
 2149 00ac F7D1     		bne	.L164
 2150              	.L163:
 815:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2151              		.loc 1 815 9 is_stmt 1 view .LVU526
 815:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2152              		.loc 1 815 21 is_stmt 0 view .LVU527
 2153 00ae 0120     		movs	r0, #1
 2154              	.LVL198:
 815:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2155              		.loc 1 815 21 view .LVU528
 2156 00b0 FFF7FEFF 		bl	rcu_flag_get
 2157              	.LVL199:
 815:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2158              		.loc 1 815 11 view .LVU529
 2159 00b4 0028     		cmp	r0, #0
 2160 00b6 5CD0     		beq	.L149
 816:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         }
 2161              		.loc 1 816 19 view .LVU530
 2162 00b8 0120     		movs	r0, #1
 2163 00ba 5AE0     		b	.L149
 2164              	.LVL200:
 2165              	.L176:
 782:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 2166              		.loc 1 782 5 view .LVU531
 2167 00bc 0020     		movs	r0, #0
 2168              	.LVL201:
 782:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 2169              		.loc 1 782 5 view .LVU532
 2170 00be 0446     		mov	r4, r0
 2171 00c0 F1E7     		b	.L155
 2172              	.LVL202:
 2173              	.L166:
 822:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 2174              		.loc 1 822 13 is_stmt 1 view .LVU533
 822:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 2175              		.loc 1 822 25 is_stmt 0 view .LVU534
 2176 00c2 43F21100 		movw	r0, #12305
ARM GAS  /tmp/ccSbSCK6.s 			page 61


 2177              	.LVL203:
 822:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 2178              		.loc 1 822 25 view .LVU535
 2179 00c6 FFF7FEFF 		bl	rcu_flag_get
 2180              	.LVL204:
 823:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         }
 2181              		.loc 1 823 13 is_stmt 1 view .LVU536
 823:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         }
 2182              		.loc 1 823 20 is_stmt 0 view .LVU537
 2183 00ca 0134     		adds	r4, r4, #1
 2184              	.LVL205:
 2185              	.L157:
 821:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC48MSTB);
 2186              		.loc 1 821 14 is_stmt 1 view .LVU538
 2187 00cc 10B9     		cbnz	r0, .L165
 821:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC48MSTB);
 2188              		.loc 1 821 36 is_stmt 0 discriminator 1 view .LVU539
 2189 00ce 294B     		ldr	r3, .L195
 2190 00d0 9C42     		cmp	r4, r3
 2191 00d2 F6D1     		bne	.L166
 2192              	.L165:
 827:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2193              		.loc 1 827 9 is_stmt 1 view .LVU540
 827:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2194              		.loc 1 827 21 is_stmt 0 view .LVU541
 2195 00d4 43F21100 		movw	r0, #12305
 2196              	.LVL206:
 827:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2197              		.loc 1 827 21 view .LVU542
 2198 00d8 FFF7FEFF 		bl	rcu_flag_get
 2199              	.LVL207:
 827:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2200              		.loc 1 827 11 view .LVU543
 2201 00dc 0028     		cmp	r0, #0
 2202 00de 48D0     		beq	.L149
 828:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         }
 2203              		.loc 1 828 19 view .LVU544
 2204 00e0 0120     		movs	r0, #1
 2205 00e2 46E0     		b	.L149
 2206              	.LVL208:
 2207              	.L168:
 834:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 2208              		.loc 1 834 13 is_stmt 1 view .LVU545
 834:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 2209              		.loc 1 834 25 is_stmt 0 view .LVU546
 2210 00e4 41F60150 		movw	r0, #7425
 2211              	.LVL209:
 834:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 2212              		.loc 1 834 25 view .LVU547
 2213 00e8 FFF7FEFF 		bl	rcu_flag_get
 2214              	.LVL210:
 835:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         }
 2215              		.loc 1 835 13 is_stmt 1 view .LVU548
 835:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         }
 2216              		.loc 1 835 20 is_stmt 0 view .LVU549
 2217 00ec 0134     		adds	r4, r4, #1
 2218              	.LVL211:
ARM GAS  /tmp/ccSbSCK6.s 			page 62


 2219              	.L156:
 833:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC32KSTB);
 2220              		.loc 1 833 14 is_stmt 1 view .LVU550
 2221 00ee 10B9     		cbnz	r0, .L167
 833:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC32KSTB);
 2222              		.loc 1 833 36 is_stmt 0 discriminator 1 view .LVU551
 2223 00f0 204B     		ldr	r3, .L195
 2224 00f2 9C42     		cmp	r4, r3
 2225 00f4 F6D1     		bne	.L168
 2226              	.L167:
 839:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2227              		.loc 1 839 9 is_stmt 1 view .LVU552
 839:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2228              		.loc 1 839 21 is_stmt 0 view .LVU553
 2229 00f6 41F60150 		movw	r0, #7425
 2230              	.LVL212:
 839:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2231              		.loc 1 839 21 view .LVU554
 2232 00fa FFF7FEFF 		bl	rcu_flag_get
 2233              	.LVL213:
 839:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2234              		.loc 1 839 11 view .LVU555
 2235 00fe C0B3     		cbz	r0, .L149
 840:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         }
 2236              		.loc 1 840 19 view .LVU556
 2237 0100 0120     		movs	r0, #1
 2238 0102 36E0     		b	.L149
 2239              	.LVL214:
 2240              	.L181:
 782:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 2241              		.loc 1 782 5 view .LVU557
 2242 0104 0020     		movs	r0, #0
 2243              	.LVL215:
 782:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 2244              		.loc 1 782 5 view .LVU558
 2245 0106 0446     		mov	r4, r0
 2246 0108 F1E7     		b	.L156
 2247              	.LVL216:
 2248              	.L170:
 846:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 2249              		.loc 1 846 13 is_stmt 1 view .LVU559
 846:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 2250              		.loc 1 846 25 is_stmt 0 view .LVU560
 2251 010a 1920     		movs	r0, #25
 2252              	.LVL217:
 846:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 2253              		.loc 1 846 25 view .LVU561
 2254 010c FFF7FEFF 		bl	rcu_flag_get
 2255              	.LVL218:
 847:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         }
 2256              		.loc 1 847 13 is_stmt 1 view .LVU562
 847:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         }
 2257              		.loc 1 847 20 is_stmt 0 view .LVU563
 2258 0110 0134     		adds	r4, r4, #1
 2259              	.LVL219:
 2260              	.L153:
 845:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
ARM GAS  /tmp/ccSbSCK6.s 			page 63


 2261              		.loc 1 845 14 is_stmt 1 view .LVU564
 2262 0112 10B9     		cbnz	r0, .L169
 845:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
 2263              		.loc 1 845 36 is_stmt 0 discriminator 1 view .LVU565
 2264 0114 174B     		ldr	r3, .L195
 2265 0116 9C42     		cmp	r4, r3
 2266 0118 F7D1     		bne	.L170
 2267              	.L169:
 851:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2268              		.loc 1 851 9 is_stmt 1 view .LVU566
 851:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2269              		.loc 1 851 21 is_stmt 0 view .LVU567
 2270 011a 1920     		movs	r0, #25
 2271              	.LVL220:
 851:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2272              		.loc 1 851 21 view .LVU568
 2273 011c FFF7FEFF 		bl	rcu_flag_get
 2274              	.LVL221:
 851:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2275              		.loc 1 851 11 view .LVU569
 2276 0120 38B3     		cbz	r0, .L149
 852:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         }
 2277              		.loc 1 852 19 view .LVU570
 2278 0122 0120     		movs	r0, #1
 2279 0124 25E0     		b	.L149
 2280              	.LVL222:
 2281              	.L178:
 782:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 2282              		.loc 1 782 5 view .LVU571
 2283 0126 0020     		movs	r0, #0
 2284              	.LVL223:
 782:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 2285              		.loc 1 782 5 view .LVU572
 2286 0128 0446     		mov	r4, r0
 2287 012a F2E7     		b	.L153
 2288              	.LVL224:
 2289              	.L172:
 858:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 2290              		.loc 1 858 13 is_stmt 1 view .LVU573
 858:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 2291              		.loc 1 858 25 is_stmt 0 view .LVU574
 2292 012c 1B20     		movs	r0, #27
 2293              	.LVL225:
 858:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 2294              		.loc 1 858 25 view .LVU575
 2295 012e FFF7FEFF 		bl	rcu_flag_get
 2296              	.LVL226:
 859:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         }
 2297              		.loc 1 859 13 is_stmt 1 view .LVU576
 859:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         }
 2298              		.loc 1 859 20 is_stmt 0 view .LVU577
 2299 0132 0134     		adds	r4, r4, #1
 2300              	.LVL227:
 2301              	.L152:
 857:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLI2SSTB);
 2302              		.loc 1 857 14 is_stmt 1 view .LVU578
 2303 0134 10B9     		cbnz	r0, .L171
ARM GAS  /tmp/ccSbSCK6.s 			page 64


 857:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLI2SSTB);
 2304              		.loc 1 857 36 is_stmt 0 discriminator 1 view .LVU579
 2305 0136 0F4B     		ldr	r3, .L195
 2306 0138 9C42     		cmp	r4, r3
 2307 013a F7D1     		bne	.L172
 2308              	.L171:
 863:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2309              		.loc 1 863 9 is_stmt 1 view .LVU580
 863:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2310              		.loc 1 863 21 is_stmt 0 view .LVU581
 2311 013c 1B20     		movs	r0, #27
 2312              	.LVL228:
 863:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2313              		.loc 1 863 21 view .LVU582
 2314 013e FFF7FEFF 		bl	rcu_flag_get
 2315              	.LVL229:
 863:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2316              		.loc 1 863 11 view .LVU583
 2317 0142 B0B1     		cbz	r0, .L149
 864:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         }
 2318              		.loc 1 864 19 view .LVU584
 2319 0144 0120     		movs	r0, #1
 2320 0146 14E0     		b	.L149
 2321              	.LVL230:
 2322              	.L179:
 782:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 2323              		.loc 1 782 5 view .LVU585
 2324 0148 0020     		movs	r0, #0
 2325              	.LVL231:
 782:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 2326              		.loc 1 782 5 view .LVU586
 2327 014a 0446     		mov	r4, r0
 2328 014c F2E7     		b	.L152
 2329              	.LVL232:
 2330              	.L174:
 870:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 2331              		.loc 1 870 13 is_stmt 1 view .LVU587
 870:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 2332              		.loc 1 870 25 is_stmt 0 view .LVU588
 2333 014e 1D20     		movs	r0, #29
 2334              	.LVL233:
 870:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 2335              		.loc 1 870 25 view .LVU589
 2336 0150 FFF7FEFF 		bl	rcu_flag_get
 2337              	.LVL234:
 871:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         }
 2338              		.loc 1 871 13 is_stmt 1 view .LVU590
 871:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         }
 2339              		.loc 1 871 20 is_stmt 0 view .LVU591
 2340 0154 0134     		adds	r4, r4, #1
 2341              	.LVL235:
 2342              	.L150:
 869:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSAISTB);
 2343              		.loc 1 869 14 is_stmt 1 view .LVU592
 2344 0156 10B9     		cbnz	r0, .L173
 869:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSAISTB);
 2345              		.loc 1 869 36 is_stmt 0 discriminator 1 view .LVU593
ARM GAS  /tmp/ccSbSCK6.s 			page 65


 2346 0158 064B     		ldr	r3, .L195
 2347 015a 9C42     		cmp	r4, r3
 2348 015c F7D1     		bne	.L174
 2349              	.L173:
 875:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2350              		.loc 1 875 9 is_stmt 1 view .LVU594
 875:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2351              		.loc 1 875 21 is_stmt 0 view .LVU595
 2352 015e 1D20     		movs	r0, #29
 2353              	.LVL236:
 875:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2354              		.loc 1 875 21 view .LVU596
 2355 0160 FFF7FEFF 		bl	rcu_flag_get
 2356              	.LVL237:
 875:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 2357              		.loc 1 875 11 view .LVU597
 2358 0164 28B1     		cbz	r0, .L149
 876:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         }
 2359              		.loc 1 876 19 view .LVU598
 2360 0166 0120     		movs	r0, #1
 2361 0168 03E0     		b	.L149
 2362              	.LVL238:
 2363              	.L180:
 782:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 2364              		.loc 1 782 5 view .LVU599
 2365 016a 0020     		movs	r0, #0
 2366              	.LVL239:
 782:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 2367              		.loc 1 782 5 view .LVU600
 2368 016c 0446     		mov	r4, r0
 2369 016e F2E7     		b	.L150
 2370              	.LVL240:
 2371              	.L175:
 782:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 2372              		.loc 1 782 5 view .LVU601
 2373 0170 0020     		movs	r0, #0
 2374              	.LVL241:
 2375              	.L149:
 885:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** }
 2376              		.loc 1 885 5 is_stmt 1 view .LVU602
 886:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 2377              		.loc 1 886 1 is_stmt 0 view .LVU603
 2378 0172 10BD     		pop	{r4, pc}
 2379              	.L196:
 2380              		.align	2
 2381              	.L195:
 2382 0174 FFFF0F00 		.word	1048575
 2383              		.cfi_endproc
 2384              	.LFE143:
 2386              		.section	.text.rcu_deinit,"ax",%progbits
 2387              		.align	1
 2388              		.global	rcu_deinit
 2389              		.syntax unified
 2390              		.thumb
 2391              		.thumb_func
 2393              	rcu_deinit:
 2394              	.LFB116:
ARM GAS  /tmp/ccSbSCK6.s 			page 66


  59:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* enable IRC16M */
 2395              		.loc 1 59 1 is_stmt 1 view -0
 2396              		.cfi_startproc
 2397              		@ args = 0, pretend = 0, frame = 0
 2398              		@ frame_needed = 0, uses_anonymous_args = 0
 2399 0000 10B5     		push	{r4, lr}
 2400              	.LCFI10:
 2401              		.cfi_def_cfa_offset 8
 2402              		.cfi_offset 4, -8
 2403              		.cfi_offset 14, -4
  61:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     rcu_osci_stab_wait(RCU_IRC16M);
 2404              		.loc 1 61 5 view .LVU605
  61:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     rcu_osci_stab_wait(RCU_IRC16M);
 2405              		.loc 1 61 13 is_stmt 0 view .LVU606
 2406 0002 1C4C     		ldr	r4, .L199
 2407 0004 D4F80038 		ldr	r3, [r4, #2048]
 2408 0008 43F00103 		orr	r3, r3, #1
 2409 000c C4F80038 		str	r3, [r4, #2048]
  62:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
 2410              		.loc 1 62 5 is_stmt 1 view .LVU607
 2411 0010 0020     		movs	r0, #0
 2412 0012 FFF7FEFF 		bl	rcu_osci_stab_wait
 2413              	.LVL242:
  63:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 2414              		.loc 1 63 5 view .LVU608
  63:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 2415              		.loc 1 63 14 is_stmt 0 view .LVU609
 2416 0016 D4F80838 		ldr	r3, [r4, #2056]
 2417 001a 23F00303 		bic	r3, r3, #3
 2418 001e C4F80838 		str	r3, [r4, #2056]
  66:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****                  | RCU_CTL_PLLSAIEN);
 2419              		.loc 1 66 5 is_stmt 1 view .LVU610
  66:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****                  | RCU_CTL_PLLSAIEN);
 2420              		.loc 1 66 13 is_stmt 0 view .LVU611
 2421 0022 D4F80038 		ldr	r3, [r4, #2048]
 2422 0026 23F0A853 		bic	r3, r3, #352321536
 2423 002a 23F41023 		bic	r3, r3, #589824
 2424 002e C4F80038 		str	r3, [r4, #2048]
  68:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* reset CFG0 register */
 2425              		.loc 1 68 5 is_stmt 1 view .LVU612
  68:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* reset CFG0 register */
 2426              		.loc 1 68 13 is_stmt 0 view .LVU613
 2427 0032 D4F80038 		ldr	r3, [r4, #2048]
 2428 0036 23F48023 		bic	r3, r3, #262144
 2429 003a C4F80038 		str	r3, [r4, #2048]
  70:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****                   RCU_CFG0_RTCDIV | RCU_CFG0_CKOUT0SEL | RCU_CFG0_I2SSEL | RCU_CFG0_CKOUT0DIV |
 2430              		.loc 1 70 5 is_stmt 1 view .LVU614
  70:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****                   RCU_CFG0_RTCDIV | RCU_CFG0_CKOUT0SEL | RCU_CFG0_I2SSEL | RCU_CFG0_CKOUT0DIV |
 2431              		.loc 1 70 14 is_stmt 0 view .LVU615
 2432 003e D4F80838 		ldr	r3, [r4, #2056]
 2433 0042 03F44373 		and	r3, r3, #780
 2434 0046 C4F80838 		str	r3, [r4, #2056]
  74:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* reset PLLI2S register */
 2435              		.loc 1 74 5 is_stmt 1 view .LVU616
  74:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* reset PLLI2S register */
 2436              		.loc 1 74 13 is_stmt 0 view .LVU617
 2437 004a 0B4B     		ldr	r3, .L199+4
ARM GAS  /tmp/ccSbSCK6.s 			page 67


 2438 004c C4F80438 		str	r3, [r4, #2052]
  76:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* reset PLLSAI register */
 2439              		.loc 1 76 5 is_stmt 1 view .LVU618
  76:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* reset PLLSAI register */
 2440              		.loc 1 76 16 is_stmt 0 view .LVU619
 2441 0050 0A4A     		ldr	r2, .L199+8
 2442 0052 C4F88428 		str	r2, [r4, #2180]
  78:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* reset INT register */
 2443              		.loc 1 78 5 is_stmt 1 view .LVU620
  78:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* reset INT register */
 2444              		.loc 1 78 16 is_stmt 0 view .LVU621
 2445 0056 C4F88838 		str	r3, [r4, #2184]
  80:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* reset CFG1 register */
 2446              		.loc 1 80 5 is_stmt 1 view .LVU622
  80:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* reset CFG1 register */
 2447              		.loc 1 80 13 is_stmt 0 view .LVU623
 2448 005a 0023     		movs	r3, #0
 2449 005c C4F80C38 		str	r3, [r4, #2060]
  82:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** }
 2450              		.loc 1 82 5 is_stmt 1 view .LVU624
  82:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** }
 2451              		.loc 1 82 14 is_stmt 0 view .LVU625
 2452 0060 D4F88C38 		ldr	r3, [r4, #2188]
 2453 0064 23F08173 		bic	r3, r3, #16908288
 2454 0068 23F48033 		bic	r3, r3, #65536
 2455 006c C4F88C38 		str	r3, [r4, #2188]
  83:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
 2456              		.loc 1 83 1 view .LVU626
 2457 0070 10BD     		pop	{r4, pc}
 2458              	.L200:
 2459 0072 00BF     		.align	2
 2460              	.L199:
 2461 0074 00300240 		.word	1073885184
 2462 0078 10300024 		.word	603992080
 2463 007c 00300024 		.word	603992064
 2464              		.cfi_endproc
 2465              	.LFE116:
 2467              		.section	.text.rcu_all_reset_flag_clear,"ax",%progbits
 2468              		.align	1
 2469              		.global	rcu_all_reset_flag_clear
 2470              		.syntax unified
 2471              		.thumb
 2472              		.thumb_func
 2474              	rcu_all_reset_flag_clear:
 2475              	.LFB158:
1234:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
1235:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** /*!
1236:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \brief    clear all the reset flag
1237:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[in]  none
1238:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[out] none
1239:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \retval     none
1240:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** */
1241:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** void rcu_all_reset_flag_clear(void)
1242:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** {
 2476              		.loc 1 1242 1 is_stmt 1 view -0
 2477              		.cfi_startproc
 2478              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccSbSCK6.s 			page 68


 2479              		@ frame_needed = 0, uses_anonymous_args = 0
 2480              		@ link register save eliminated.
1243:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     RCU_RSTSCK |= RCU_RSTSCK_RSTFC;
 2481              		.loc 1 1243 5 view .LVU628
 2482              		.loc 1 1243 16 is_stmt 0 view .LVU629
 2483 0000 034A     		ldr	r2, .L202
 2484 0002 D2F87438 		ldr	r3, [r2, #2164]
 2485 0006 43F08073 		orr	r3, r3, #16777216
 2486 000a C2F87438 		str	r3, [r2, #2164]
1244:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** }
 2487              		.loc 1 1244 1 view .LVU630
 2488 000e 7047     		bx	lr
 2489              	.L203:
 2490              		.align	2
 2491              	.L202:
 2492 0010 00300240 		.word	1073885184
 2493              		.cfi_endproc
 2494              	.LFE158:
 2496              		.section	.text.rcu_interrupt_flag_get,"ax",%progbits
 2497              		.align	1
 2498              		.global	rcu_interrupt_flag_get
 2499              		.syntax unified
 2500              		.thumb
 2501              		.thumb_func
 2503              	rcu_interrupt_flag_get:
 2504              	.LVL243:
 2505              	.LFB159:
1245:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
1246:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** /*!
1247:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \brief    get the clock stabilization interrupt and ckm flags
1248:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[in]  int_flag: interrupt and ckm flags, refer to rcu_int_flag_enum
1249:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
1250:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_IRC32KSTB: IRC32K stabilization interrupt flag
1251:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_LXTALSTB: LXTAL stabilization interrupt flag
1252:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_IRC16MSTB: IRC16M stabilization interrupt flag
1253:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_HXTALSTB: HXTAL stabilization interrupt flag
1254:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_PLLSTB: PLL stabilization interrupt flag
1255:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_PLLI2SSTB: PLLI2S stabilization interrupt flag
1256:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_PLLSAISTB: PLLSAI stabilization interrupt flag
1257:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_CKM: HXTAL clock stuck interrupt flag
1258:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_IRC48MSTB: IRC48M stabilization interrupt flag
1259:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[out] none
1260:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \retval     FlagStatus: SET or RESET
1261:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** */
1262:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** FlagStatus rcu_interrupt_flag_get(rcu_int_flag_enum int_flag)
1263:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** {
 2506              		.loc 1 1263 1 is_stmt 1 view -0
 2507              		.cfi_startproc
 2508              		@ args = 0, pretend = 0, frame = 0
 2509              		@ frame_needed = 0, uses_anonymous_args = 0
 2510              		@ link register save eliminated.
1264:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     /* get the rcu interrupt flag */
1265:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     if(RESET != (RCU_REG_VAL(int_flag) & BIT(RCU_BIT_POS(int_flag)))) {
 2511              		.loc 1 1265 5 view .LVU632
 2512              		.loc 1 1265 18 is_stmt 0 view .LVU633
 2513 0000 8309     		lsrs	r3, r0, #6
 2514 0002 03F18043 		add	r3, r3, #1073741824
ARM GAS  /tmp/ccSbSCK6.s 			page 69


 2515 0006 03F50E33 		add	r3, r3, #145408
 2516 000a 1B68     		ldr	r3, [r3]
 2517              		.loc 1 1265 42 view .LVU634
 2518 000c 00F01F00 		and	r0, r0, #31
 2519              	.LVL244:
 2520              		.loc 1 1265 14 view .LVU635
 2521 0010 23FA00F0 		lsr	r0, r3, r0
 2522              		.loc 1 1265 7 view .LVU636
 2523 0014 10F0010F 		tst	r0, #1
 2524 0018 01D0     		beq	.L206
1266:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         return SET;
 2525              		.loc 1 1266 16 view .LVU637
 2526 001a 0120     		movs	r0, #1
 2527 001c 7047     		bx	lr
 2528              	.L206:
1267:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     } else {
1268:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****         return RESET;
 2529              		.loc 1 1268 16 view .LVU638
 2530 001e 0020     		movs	r0, #0
1269:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     }
1270:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** }
 2531              		.loc 1 1270 1 view .LVU639
 2532 0020 7047     		bx	lr
 2533              		.cfi_endproc
 2534              	.LFE159:
 2536              		.section	.text.rcu_interrupt_flag_clear,"ax",%progbits
 2537              		.align	1
 2538              		.global	rcu_interrupt_flag_clear
 2539              		.syntax unified
 2540              		.thumb
 2541              		.thumb_func
 2543              	rcu_interrupt_flag_clear:
 2544              	.LVL245:
 2545              	.LFB160:
1271:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
1272:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** /*!
1273:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \brief    clear the interrupt flags
1274:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[in]  int_flag: clock stabilization and stuck interrupt flags clear, refer to rcu_int_fla
1275:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
1276:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_IRC32KSTB_CLR: IRC32K stabilization interrupt flag clear
1277:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_LXTALSTB_CLR: LXTAL stabilization interrupt flag clear
1278:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_IRC16MSTB_CLR: IRC16M stabilization interrupt flag clear
1279:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_HXTALSTB_CLR: HXTAL stabilization interrupt flag clear
1280:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_PLLSTB_CLR: PLL stabilization interrupt flag clear
1281:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_PLLI2SSTB_CLR: PLLI2S stabilization interrupt flag clear
1282:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_PLLSAISTB_CLR: PLLSAI stabilization interrupt flag clear
1283:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_CKM_CLR: clock stuck interrupt flag clear
1284:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_IRC48MSTB_CLR: IRC48M stabilization interrupt flag clear
1285:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[out] none
1286:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \retval     none
1287:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** */
1288:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** void rcu_interrupt_flag_clear(rcu_int_flag_clear_enum int_flag)
1289:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** {
 2546              		.loc 1 1289 1 is_stmt 1 view -0
 2547              		.cfi_startproc
 2548              		@ args = 0, pretend = 0, frame = 0
 2549              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccSbSCK6.s 			page 70


 2550              		@ link register save eliminated.
1290:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     RCU_REG_VAL(int_flag) |= BIT(RCU_BIT_POS(int_flag));
 2551              		.loc 1 1290 5 view .LVU641
 2552              		.loc 1 1290 27 is_stmt 0 view .LVU642
 2553 0000 8309     		lsrs	r3, r0, #6
 2554 0002 03F18043 		add	r3, r3, #1073741824
 2555 0006 03F50E33 		add	r3, r3, #145408
 2556 000a 1A68     		ldr	r2, [r3]
 2557              		.loc 1 1290 30 view .LVU643
 2558 000c 00F01F00 		and	r0, r0, #31
 2559              	.LVL246:
 2560              		.loc 1 1290 30 view .LVU644
 2561 0010 0121     		movs	r1, #1
 2562 0012 01FA00F0 		lsl	r0, r1, r0
 2563              		.loc 1 1290 27 view .LVU645
 2564 0016 1043     		orrs	r0, r0, r2
 2565 0018 1860     		str	r0, [r3]
1291:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** }
 2566              		.loc 1 1291 1 view .LVU646
 2567 001a 7047     		bx	lr
 2568              		.cfi_endproc
 2569              	.LFE160:
 2571              		.section	.text.rcu_interrupt_enable,"ax",%progbits
 2572              		.align	1
 2573              		.global	rcu_interrupt_enable
 2574              		.syntax unified
 2575              		.thumb
 2576              		.thumb_func
 2578              	rcu_interrupt_enable:
 2579              	.LVL247:
 2580              	.LFB161:
1292:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
1293:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** /*!
1294:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \brief    enable the stabilization interrupt
1295:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[in]  interrupt: clock stabilization interrupt, refer to rcu_int_enum
1296:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****                 Only one parameter can be selected which is shown as below:
1297:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_IRC32KSTB: IRC32K stabilization interrupt enable
1298:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_LXTALSTB: LXTAL stabilization interrupt enable
1299:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_IRC16MSTB: IRC16M stabilization interrupt enable
1300:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_HXTALSTB: HXTAL stabilization interrupt enable
1301:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_PLLSTB: PLL stabilization interrupt enable
1302:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_PLLI2SSTB: PLLI2S stabilization interrupt enable
1303:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_PLLSAISTB: PLLSAI stabilization interrupt enable
1304:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_IRC48MSTB: IRC48M stabilization interrupt enable
1305:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[out] none
1306:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \retval     none
1307:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** */
1308:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** void rcu_interrupt_enable(rcu_int_enum interrupt)
1309:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** {
 2581              		.loc 1 1309 1 is_stmt 1 view -0
 2582              		.cfi_startproc
 2583              		@ args = 0, pretend = 0, frame = 0
 2584              		@ frame_needed = 0, uses_anonymous_args = 0
 2585              		@ link register save eliminated.
1310:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     RCU_REG_VAL(interrupt) |= BIT(RCU_BIT_POS(interrupt));
 2586              		.loc 1 1310 5 view .LVU648
 2587              		.loc 1 1310 28 is_stmt 0 view .LVU649
ARM GAS  /tmp/ccSbSCK6.s 			page 71


 2588 0000 8309     		lsrs	r3, r0, #6
 2589 0002 03F18043 		add	r3, r3, #1073741824
 2590 0006 03F50E33 		add	r3, r3, #145408
 2591 000a 1A68     		ldr	r2, [r3]
 2592              		.loc 1 1310 31 view .LVU650
 2593 000c 00F01F00 		and	r0, r0, #31
 2594              	.LVL248:
 2595              		.loc 1 1310 31 view .LVU651
 2596 0010 0121     		movs	r1, #1
 2597 0012 01FA00F0 		lsl	r0, r1, r0
 2598              		.loc 1 1310 28 view .LVU652
 2599 0016 1043     		orrs	r0, r0, r2
 2600 0018 1860     		str	r0, [r3]
1311:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** }
 2601              		.loc 1 1311 1 view .LVU653
 2602 001a 7047     		bx	lr
 2603              		.cfi_endproc
 2604              	.LFE161:
 2606              		.section	.text.rcu_interrupt_disable,"ax",%progbits
 2607              		.align	1
 2608              		.global	rcu_interrupt_disable
 2609              		.syntax unified
 2610              		.thumb
 2611              		.thumb_func
 2613              	rcu_interrupt_disable:
 2614              	.LVL249:
 2615              	.LFB162:
1312:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
1313:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** 
1314:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** /*!
1315:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \brief    disable the stabilization interrupt
1316:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[in]  interrupt: clock stabilization interrupt, refer to rcu_int_enum
1317:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
1318:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_IRC32KSTB: IRC32K stabilization interrupt disable
1319:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_LXTALSTB: LXTAL stabilization interrupt disable
1320:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_IRC16MSTB: IRC16M stabilization interrupt disable
1321:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_HXTALSTB: HXTAL stabilization interrupt disable
1322:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_PLLSTB: PLL stabilization interrupt disable
1323:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_PLLI2SSTB: PLLI2S stabilization interrupt disable
1324:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_PLLSAISTB: PLLSAI stabilization interrupt disable
1325:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_IRC48MSTB: IRC48M stabilization interrupt disable
1326:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \param[out] none
1327:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     \retval     none
1328:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** */
1329:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** void rcu_interrupt_disable(rcu_int_enum interrupt)
1330:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** {
 2616              		.loc 1 1330 1 is_stmt 1 view -0
 2617              		.cfi_startproc
 2618              		@ args = 0, pretend = 0, frame = 0
 2619              		@ frame_needed = 0, uses_anonymous_args = 0
 2620              		@ link register save eliminated.
1331:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c ****     RCU_REG_VAL(interrupt) &= ~BIT(RCU_BIT_POS(interrupt));
 2621              		.loc 1 1331 5 view .LVU655
 2622              		.loc 1 1331 28 is_stmt 0 view .LVU656
 2623 0000 8309     		lsrs	r3, r0, #6
 2624 0002 03F18043 		add	r3, r3, #1073741824
 2625 0006 03F50E33 		add	r3, r3, #145408
ARM GAS  /tmp/ccSbSCK6.s 			page 72


 2626 000a 1A68     		ldr	r2, [r3]
 2627              		.loc 1 1331 32 view .LVU657
 2628 000c 00F01F00 		and	r0, r0, #31
 2629              	.LVL250:
 2630              		.loc 1 1331 32 view .LVU658
 2631 0010 0121     		movs	r1, #1
 2632 0012 01FA00F0 		lsl	r0, r1, r0
 2633              		.loc 1 1331 28 view .LVU659
 2634 0016 22EA0000 		bic	r0, r2, r0
 2635 001a 1860     		str	r0, [r3]
1332:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_rcu.c **** }
 2636              		.loc 1 1332 1 view .LVU660
 2637 001c 7047     		bx	lr
 2638              		.cfi_endproc
 2639              	.LFE162:
 2641              		.section	.rodata
 2642              		.align	2
 2643              		.set	.LANCHOR0,. + 0
 2644              	.LC0:
 2645 0000 00000000 		.ascii	"\000\000\000\000\000\000\000\000\001\002\003\004\006"
 2645      00000000 
 2645      01020304 
 2645      06
 2646 000d 070809   		.ascii	"\007\010\011"
 2647              	.LC1:
 2648 0010 00000000 		.ascii	"\000\000\000\000\001\002\003\004"
 2648      01020304 
 2649              		.text
 2650              	.Letext0:
 2651              		.file 2 "/home/funtime/arm_gcc/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_defau
 2652              		.file 3 "/home/funtime/arm_gcc/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 2653              		.file 4 "Core/Inc/gd32f4xx.h"
 2654              		.file 5 "Drivers/GD32_F470_STD_Driver/Include/gd32f4xx_rcu.h"
ARM GAS  /tmp/ccSbSCK6.s 			page 73


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f4xx_rcu.c
     /tmp/ccSbSCK6.s:20     .text.rcu_periph_clock_enable:0000000000000000 $t
     /tmp/ccSbSCK6.s:26     .text.rcu_periph_clock_enable:0000000000000000 rcu_periph_clock_enable
     /tmp/ccSbSCK6.s:56     .text.rcu_periph_clock_disable:0000000000000000 $t
     /tmp/ccSbSCK6.s:62     .text.rcu_periph_clock_disable:0000000000000000 rcu_periph_clock_disable
     /tmp/ccSbSCK6.s:91     .text.rcu_periph_clock_sleep_enable:0000000000000000 $t
     /tmp/ccSbSCK6.s:97     .text.rcu_periph_clock_sleep_enable:0000000000000000 rcu_periph_clock_sleep_enable
     /tmp/ccSbSCK6.s:126    .text.rcu_periph_clock_sleep_disable:0000000000000000 $t
     /tmp/ccSbSCK6.s:132    .text.rcu_periph_clock_sleep_disable:0000000000000000 rcu_periph_clock_sleep_disable
     /tmp/ccSbSCK6.s:161    .text.rcu_periph_reset_enable:0000000000000000 $t
     /tmp/ccSbSCK6.s:167    .text.rcu_periph_reset_enable:0000000000000000 rcu_periph_reset_enable
     /tmp/ccSbSCK6.s:196    .text.rcu_periph_reset_disable:0000000000000000 $t
     /tmp/ccSbSCK6.s:202    .text.rcu_periph_reset_disable:0000000000000000 rcu_periph_reset_disable
     /tmp/ccSbSCK6.s:231    .text.rcu_bkp_reset_enable:0000000000000000 $t
     /tmp/ccSbSCK6.s:237    .text.rcu_bkp_reset_enable:0000000000000000 rcu_bkp_reset_enable
     /tmp/ccSbSCK6.s:255    .text.rcu_bkp_reset_enable:0000000000000010 $d
     /tmp/ccSbSCK6.s:260    .text.rcu_bkp_reset_disable:0000000000000000 $t
     /tmp/ccSbSCK6.s:266    .text.rcu_bkp_reset_disable:0000000000000000 rcu_bkp_reset_disable
     /tmp/ccSbSCK6.s:284    .text.rcu_bkp_reset_disable:0000000000000010 $d
     /tmp/ccSbSCK6.s:289    .text.rcu_system_clock_source_config:0000000000000000 $t
     /tmp/ccSbSCK6.s:295    .text.rcu_system_clock_source_config:0000000000000000 rcu_system_clock_source_config
     /tmp/ccSbSCK6.s:324    .text.rcu_system_clock_source_config:0000000000000014 $d
     /tmp/ccSbSCK6.s:329    .text.rcu_system_clock_source_get:0000000000000000 $t
     /tmp/ccSbSCK6.s:335    .text.rcu_system_clock_source_get:0000000000000000 rcu_system_clock_source_get
     /tmp/ccSbSCK6.s:352    .text.rcu_system_clock_source_get:000000000000000c $d
     /tmp/ccSbSCK6.s:357    .text.rcu_ahb_clock_config:0000000000000000 $t
     /tmp/ccSbSCK6.s:363    .text.rcu_ahb_clock_config:0000000000000000 rcu_ahb_clock_config
     /tmp/ccSbSCK6.s:392    .text.rcu_ahb_clock_config:0000000000000014 $d
     /tmp/ccSbSCK6.s:397    .text.rcu_apb1_clock_config:0000000000000000 $t
     /tmp/ccSbSCK6.s:403    .text.rcu_apb1_clock_config:0000000000000000 rcu_apb1_clock_config
     /tmp/ccSbSCK6.s:432    .text.rcu_apb1_clock_config:0000000000000014 $d
     /tmp/ccSbSCK6.s:437    .text.rcu_apb2_clock_config:0000000000000000 $t
     /tmp/ccSbSCK6.s:443    .text.rcu_apb2_clock_config:0000000000000000 rcu_apb2_clock_config
     /tmp/ccSbSCK6.s:472    .text.rcu_apb2_clock_config:0000000000000014 $d
     /tmp/ccSbSCK6.s:477    .text.rcu_ckout0_config:0000000000000000 $t
     /tmp/ccSbSCK6.s:483    .text.rcu_ckout0_config:0000000000000000 rcu_ckout0_config
     /tmp/ccSbSCK6.s:514    .text.rcu_ckout0_config:0000000000000014 $d
     /tmp/ccSbSCK6.s:519    .text.rcu_ckout1_config:0000000000000000 $t
     /tmp/ccSbSCK6.s:525    .text.rcu_ckout1_config:0000000000000000 rcu_ckout1_config
     /tmp/ccSbSCK6.s:556    .text.rcu_ckout1_config:0000000000000014 $d
     /tmp/ccSbSCK6.s:561    .text.rcu_pll_config:0000000000000000 $t
     /tmp/ccSbSCK6.s:567    .text.rcu_pll_config:0000000000000000 rcu_pll_config
     /tmp/ccSbSCK6.s:718    .text.rcu_pll_config:0000000000000088 $d
     /tmp/ccSbSCK6.s:723    .text.rcu_plli2s_config:0000000000000000 $t
     /tmp/ccSbSCK6.s:729    .text.rcu_plli2s_config:0000000000000000 rcu_plli2s_config
     /tmp/ccSbSCK6.s:782    .text.rcu_plli2s_config:0000000000000028 $d
     /tmp/ccSbSCK6.s:787    .text.rcu_pllsai_config:0000000000000000 $t
     /tmp/ccSbSCK6.s:793    .text.rcu_pllsai_config:0000000000000000 rcu_pllsai_config
     /tmp/ccSbSCK6.s:872    .text.rcu_pllsai_config:0000000000000044 $d
     /tmp/ccSbSCK6.s:877    .text.rcu_rtc_clock_config:0000000000000000 $t
     /tmp/ccSbSCK6.s:883    .text.rcu_rtc_clock_config:0000000000000000 rcu_rtc_clock_config
     /tmp/ccSbSCK6.s:912    .text.rcu_rtc_clock_config:0000000000000014 $d
     /tmp/ccSbSCK6.s:917    .text.rcu_rtc_div_config:0000000000000000 $t
     /tmp/ccSbSCK6.s:923    .text.rcu_rtc_div_config:0000000000000000 rcu_rtc_div_config
     /tmp/ccSbSCK6.s:952    .text.rcu_rtc_div_config:0000000000000014 $d
     /tmp/ccSbSCK6.s:957    .text.rcu_i2s_clock_config:0000000000000000 $t
ARM GAS  /tmp/ccSbSCK6.s 			page 74


     /tmp/ccSbSCK6.s:963    .text.rcu_i2s_clock_config:0000000000000000 rcu_i2s_clock_config
     /tmp/ccSbSCK6.s:992    .text.rcu_i2s_clock_config:0000000000000014 $d
     /tmp/ccSbSCK6.s:997    .text.rcu_ck48m_clock_config:0000000000000000 $t
     /tmp/ccSbSCK6.s:1003   .text.rcu_ck48m_clock_config:0000000000000000 rcu_ck48m_clock_config
     /tmp/ccSbSCK6.s:1032   .text.rcu_ck48m_clock_config:0000000000000014 $d
     /tmp/ccSbSCK6.s:1037   .text.rcu_pll48m_clock_config:0000000000000000 $t
     /tmp/ccSbSCK6.s:1043   .text.rcu_pll48m_clock_config:0000000000000000 rcu_pll48m_clock_config
     /tmp/ccSbSCK6.s:1072   .text.rcu_pll48m_clock_config:0000000000000014 $d
     /tmp/ccSbSCK6.s:1077   .text.rcu_timer_clock_prescaler_config:0000000000000000 $t
     /tmp/ccSbSCK6.s:1083   .text.rcu_timer_clock_prescaler_config:0000000000000000 rcu_timer_clock_prescaler_config
     /tmp/ccSbSCK6.s:1120   .text.rcu_timer_clock_prescaler_config:0000000000000024 $d
     /tmp/ccSbSCK6.s:1125   .text.rcu_tli_clock_div_config:0000000000000000 $t
     /tmp/ccSbSCK6.s:1131   .text.rcu_tli_clock_div_config:0000000000000000 rcu_tli_clock_div_config
     /tmp/ccSbSCK6.s:1160   .text.rcu_tli_clock_div_config:0000000000000014 $d
     /tmp/ccSbSCK6.s:1165   .text.rcu_lxtal_drive_capability_config:0000000000000000 $t
     /tmp/ccSbSCK6.s:1171   .text.rcu_lxtal_drive_capability_config:0000000000000000 rcu_lxtal_drive_capability_config
     /tmp/ccSbSCK6.s:1200   .text.rcu_lxtal_drive_capability_config:0000000000000014 $d
     /tmp/ccSbSCK6.s:1205   .text.rcu_osci_on:0000000000000000 $t
     /tmp/ccSbSCK6.s:1211   .text.rcu_osci_on:0000000000000000 rcu_osci_on
     /tmp/ccSbSCK6.s:1240   .text.rcu_osci_off:0000000000000000 $t
     /tmp/ccSbSCK6.s:1246   .text.rcu_osci_off:0000000000000000 rcu_osci_off
     /tmp/ccSbSCK6.s:1275   .text.rcu_osci_bypass_mode_enable:0000000000000000 $t
     /tmp/ccSbSCK6.s:1281   .text.rcu_osci_bypass_mode_enable:0000000000000000 rcu_osci_bypass_mode_enable
     /tmp/ccSbSCK6.s:1338   .text.rcu_osci_bypass_mode_enable:0000000000000044 $d
     /tmp/ccSbSCK6.s:1343   .text.rcu_osci_bypass_mode_disable:0000000000000000 $t
     /tmp/ccSbSCK6.s:1349   .text.rcu_osci_bypass_mode_disable:0000000000000000 rcu_osci_bypass_mode_disable
     /tmp/ccSbSCK6.s:1406   .text.rcu_osci_bypass_mode_disable:0000000000000044 $d
     /tmp/ccSbSCK6.s:1411   .text.rcu_irc16m_adjust_value_set:0000000000000000 $t
     /tmp/ccSbSCK6.s:1417   .text.rcu_irc16m_adjust_value_set:0000000000000000 rcu_irc16m_adjust_value_set
     /tmp/ccSbSCK6.s:1450   .text.rcu_irc16m_adjust_value_set:0000000000000018 $d
     /tmp/ccSbSCK6.s:1455   .text.rcu_spread_spectrum_config:0000000000000000 $t
     /tmp/ccSbSCK6.s:1461   .text.rcu_spread_spectrum_config:0000000000000000 rcu_spread_spectrum_config
     /tmp/ccSbSCK6.s:1503   .text.rcu_spread_spectrum_config:0000000000000020 $d
     /tmp/ccSbSCK6.s:1508   .text.rcu_spread_spectrum_enable:0000000000000000 $t
     /tmp/ccSbSCK6.s:1514   .text.rcu_spread_spectrum_enable:0000000000000000 rcu_spread_spectrum_enable
     /tmp/ccSbSCK6.s:1532   .text.rcu_spread_spectrum_enable:0000000000000010 $d
     /tmp/ccSbSCK6.s:1537   .text.rcu_spread_spectrum_disable:0000000000000000 $t
     /tmp/ccSbSCK6.s:1543   .text.rcu_spread_spectrum_disable:0000000000000000 rcu_spread_spectrum_disable
     /tmp/ccSbSCK6.s:1561   .text.rcu_spread_spectrum_disable:0000000000000010 $d
     /tmp/ccSbSCK6.s:1566   .text.rcu_hxtal_clock_monitor_enable:0000000000000000 $t
     /tmp/ccSbSCK6.s:1572   .text.rcu_hxtal_clock_monitor_enable:0000000000000000 rcu_hxtal_clock_monitor_enable
     /tmp/ccSbSCK6.s:1590   .text.rcu_hxtal_clock_monitor_enable:0000000000000010 $d
     /tmp/ccSbSCK6.s:1595   .text.rcu_hxtal_clock_monitor_disable:0000000000000000 $t
     /tmp/ccSbSCK6.s:1601   .text.rcu_hxtal_clock_monitor_disable:0000000000000000 rcu_hxtal_clock_monitor_disable
     /tmp/ccSbSCK6.s:1619   .text.rcu_hxtal_clock_monitor_disable:0000000000000010 $d
     /tmp/ccSbSCK6.s:1624   .text.rcu_voltage_key_unlock:0000000000000000 $t
     /tmp/ccSbSCK6.s:1630   .text.rcu_voltage_key_unlock:0000000000000000 rcu_voltage_key_unlock
     /tmp/ccSbSCK6.s:1647   .text.rcu_voltage_key_unlock:000000000000000c $d
     /tmp/ccSbSCK6.s:1653   .text.rcu_deepsleep_voltage_set:0000000000000000 $t
     /tmp/ccSbSCK6.s:1659   .text.rcu_deepsleep_voltage_set:0000000000000000 rcu_deepsleep_voltage_set
     /tmp/ccSbSCK6.s:1680   .text.rcu_deepsleep_voltage_set:000000000000000c $d
     /tmp/ccSbSCK6.s:1685   .text.rcu_clock_freq_get:0000000000000000 $t
     /tmp/ccSbSCK6.s:1691   .text.rcu_clock_freq_get:0000000000000000 rcu_clock_freq_get
     /tmp/ccSbSCK6.s:1870   .text.rcu_clock_freq_get:00000000000000c2 $d
     /tmp/ccSbSCK6.s:1874   .text.rcu_clock_freq_get:00000000000000c6 $t
     /tmp/ccSbSCK6.s:1919   .text.rcu_clock_freq_get:00000000000000d8 $d
     /tmp/ccSbSCK6.s:1927   .text.rcu_flag_get:0000000000000000 $t
ARM GAS  /tmp/ccSbSCK6.s 			page 75


     /tmp/ccSbSCK6.s:1933   .text.rcu_flag_get:0000000000000000 rcu_flag_get
     /tmp/ccSbSCK6.s:1967   .text.rcu_osci_stab_wait:0000000000000000 $t
     /tmp/ccSbSCK6.s:1973   .text.rcu_osci_stab_wait:0000000000000000 rcu_osci_stab_wait
     /tmp/ccSbSCK6.s:1997   .text.rcu_osci_stab_wait:0000000000000010 $d
     /tmp/ccSbSCK6.s:2382   .text.rcu_osci_stab_wait:0000000000000174 $d
     /tmp/ccSbSCK6.s:2387   .text.rcu_deinit:0000000000000000 $t
     /tmp/ccSbSCK6.s:2393   .text.rcu_deinit:0000000000000000 rcu_deinit
     /tmp/ccSbSCK6.s:2461   .text.rcu_deinit:0000000000000074 $d
     /tmp/ccSbSCK6.s:2468   .text.rcu_all_reset_flag_clear:0000000000000000 $t
     /tmp/ccSbSCK6.s:2474   .text.rcu_all_reset_flag_clear:0000000000000000 rcu_all_reset_flag_clear
     /tmp/ccSbSCK6.s:2492   .text.rcu_all_reset_flag_clear:0000000000000010 $d
     /tmp/ccSbSCK6.s:2497   .text.rcu_interrupt_flag_get:0000000000000000 $t
     /tmp/ccSbSCK6.s:2503   .text.rcu_interrupt_flag_get:0000000000000000 rcu_interrupt_flag_get
     /tmp/ccSbSCK6.s:2537   .text.rcu_interrupt_flag_clear:0000000000000000 $t
     /tmp/ccSbSCK6.s:2543   .text.rcu_interrupt_flag_clear:0000000000000000 rcu_interrupt_flag_clear
     /tmp/ccSbSCK6.s:2572   .text.rcu_interrupt_enable:0000000000000000 $t
     /tmp/ccSbSCK6.s:2578   .text.rcu_interrupt_enable:0000000000000000 rcu_interrupt_enable
     /tmp/ccSbSCK6.s:2607   .text.rcu_interrupt_disable:0000000000000000 $t
     /tmp/ccSbSCK6.s:2613   .text.rcu_interrupt_disable:0000000000000000 rcu_interrupt_disable
     /tmp/ccSbSCK6.s:2642   .rodata:0000000000000000 $d
     /tmp/ccSbSCK6.s:2026   .text.rcu_osci_stab_wait:000000000000002d $d
     /tmp/ccSbSCK6.s:2026   .text.rcu_osci_stab_wait:000000000000002e $t

NO UNDEFINED SYMBOLS
