<HTML>
<HEAD>
<TITLE>Modelica.Electrical.Digital.Tristates</TITLE>
<META name="HTML-Generator" content="Dymola">
<meta http-equiv="Content-Type" content="text/html; charset=utf-8">
<META name="description" content="&quot;Transfergates, Buffers, Inverters, and WiredX&quot;">
<style type="text/css">
*       { font-size: 10pt; font-family: Arial,sans-serif; }
pre     { font-size:  9pt; font-family: Courier,monospace;}
h4      { font-size: 10pt; font-weight: bold; color: green; }
h3      { font-size: 11pt; font-weight: bold; color: green; }
h2      { font-size: 13pt; font-weight: bold; color: green; }
address {                  font-weight: normal} 
td      { solid #000; vertical-align:top; }
th      { solid #000; vertical-align:top; font-weight: bold; }
table   { solid #000; border-collapse: collapse;}
</style>
</HEAD>
<BODY><P></P>
<!--[if supportFields]><span style='mso-element:field-begin'></span>
<span style='mso-spacerun:yes'></span>XE Tristates<![endif]-->
<!--[if supportFields]><span style='mso-element:field-end'></span><![endif]-->
<H2><A NAME="Modelica.Electrical.Digital.Tristates"></A><A HREF="Modelica_Electrical_Digital.html#Modelica.Electrical.Digital"
>Modelica.Electrical.Digital</A>.Tristates</H2>
<B>Transfergates, Buffers, Inverters, and WiredX</B>
<P></P>
<P></P><H3>Information</H3>
Extends from <A HREF="Modelica_Icons_Package.html#Modelica.Icons.Package"
>Modelica.Icons.Package</A> (Icon for standard packages).
<P></P><H3>Package Content</H3>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2 >
<TR><TH >Name</TH><TH>Description</TH></TR>
<TR><TD><IMG SRC="Modelica.Electrical.Digit3d617d3749ffbc70RGATES.png" ALT="Modelica.Electrical.Digital.Tristates.NXFERGATE" WIDTH=20  HEIGHT=20 ALIGN = TOP >&nbsp;<A HREF="Modelica_Electrical_Digital_Tristates.html#Modelica.Electrical.Digital.Tristates.NXFERGATE"
>NXFERGATE</A>
</TD><TD>Transfergate with enable active high</TD></TR>
<TR><TD><IMG SRC="Modelica.Electrical.Digite87d6e8bd0bbd29cRGATES.png" ALT="Modelica.Electrical.Digital.Tristates.NRXFERGATE" WIDTH=20  HEIGHT=20 ALIGN = TOP >&nbsp;<A HREF="Modelica_Electrical_Digital_Tristates.html#Modelica.Electrical.Digital.Tristates.NRXFERGATE"
>NRXFERGATE</A>
</TD><TD>Transfergate with enable active high. Output strength reduced.</TD></TR>
<TR><TD><IMG SRC="Modelica.Electrical.Digit6f84087949ffa270RGATES.png" ALT="Modelica.Electrical.Digital.Tristates.PXFERGATE" WIDTH=20  HEIGHT=20 ALIGN = TOP >&nbsp;<A HREF="Modelica_Electrical_Digital_Tristates.html#Modelica.Electrical.Digital.Tristates.PXFERGATE"
>PXFERGATE</A>
</TD><TD>Transfergate with enable active low</TD></TR>
<TR><TD><IMG SRC="Modelica.Electrical.Digit902ab151d0b8129cRGATES.png" ALT="Modelica.Electrical.Digital.Tristates.PRXFERGATE" WIDTH=20  HEIGHT=20 ALIGN = TOP >&nbsp;<A HREF="Modelica_Electrical_Digital_Tristates.html#Modelica.Electrical.Digital.Tristates.PRXFERGATE"
>PRXFERGATE</A>
</TD><TD>Transfergate with enable active low. Output strength reduced.</TD></TR>
<TR><TD><IMG SRC="Modelica.Electrical.Digit237e41ded1edda5cBUF3SS.png" ALT="Modelica.Electrical.Digital.Tristates.BUF3S" WIDTH=20  HEIGHT=20 ALIGN = TOP >&nbsp;<A HREF="Modelica_Electrical_Digital_Tristates.html#Modelica.Electrical.Digital.Tristates.BUF3S"
>BUF3S</A>
</TD><TD>Tristate buffer with enable active high</TD></TR>
<TR><TD><IMG SRC="Modelica.Electrical.Digit237e41ded1edda5cBUF3SS.png" ALT="Modelica.Electrical.Digital.Tristates.BUF3SL" WIDTH=20  HEIGHT=20 ALIGN = TOP >&nbsp;<A HREF="Modelica_Electrical_Digital_Tristates.html#Modelica.Electrical.Digital.Tristates.BUF3SL"
>BUF3SL</A>
</TD><TD>Tristate buffer with enable active low</TD></TR>
<TR><TD><IMG SRC="Modelica.Electrical.Digit237e41ded1edda5cBUF3SS.png" ALT="Modelica.Electrical.Digital.Tristates.INV3S" WIDTH=20  HEIGHT=20 ALIGN = TOP >&nbsp;<A HREF="Modelica_Electrical_Digital_Tristates.html#Modelica.Electrical.Digital.Tristates.INV3S"
>INV3S</A>
</TD><TD>Tristate Inverter with enable active high</TD></TR>
<TR><TD><IMG SRC="Modelica.Electrical.Digit237e41ded1edda5cBUF3SS.png" ALT="Modelica.Electrical.Digital.Tristates.INV3SL" WIDTH=20  HEIGHT=20 ALIGN = TOP >&nbsp;<A HREF="Modelica_Electrical_Digital_Tristates.html#Modelica.Electrical.Digital.Tristates.INV3SL"
>INV3SL</A>
</TD><TD>Tristate inverter with enable active low</TD></TR>
<TR><TD><IMG SRC="Modelica.Electrical.Digit307a9ace64601522iredXS.png" ALT="Modelica.Electrical.Digital.Tristates.WiredX" WIDTH=20  HEIGHT=20 ALIGN = TOP >&nbsp;<A HREF="Modelica_Electrical_Digital_Tristates.html#Modelica.Electrical.Digital.Tristates.WiredX"
>WiredX</A>
</TD><TD>Wired node with multiple input and one output</TD></TR>
</TABLE>
<!--[if supportFields]><span style='mso-element:field-begin'></span>
<span style='mso-spacerun:yes'></span>XE NXFERGATE<![endif]-->
<!--[if supportFields]><span style='mso-element:field-end'></span><![endif]-->
<H2><IMG SRC="Modelica.Electrical.Digit3d617d3749ffbc70RGATEI.png" ALT="Modelica.Electrical.Digital.Tristates.NXFERGATE" ALIGN=RIGHT BORDER=1 WIDTH=80  HEIGHT=80 >
<A NAME="Modelica.Electrical.Digital.Tristates.NXFERGATE"></A><A HREF="Modelica_Electrical_Digital_Tristates.html#Modelica.Electrical.Digital.Tristates"
>Modelica.Electrical.Digital.Tristates</A>.NXFERGATE</H2>
<B>Transfergate with enable active high</B><p></P>
<P></P><H3>Information</H3>
<PRE></pre>
<p>Description in VHDL is given by http://www.cs.sfu.ca/~ggbaker/reference/std_logic/src/std_logic_entities.vhd</p>
<p><b>Truth Table</b></p>
<table border=1 cellspacing=0 cellpadding=2>
  <tr><td valign="top"><b>DataIn</b></td>
      <td valign="top"><b>Enable</b></td>
      <td valign="top"><b>DataOut</b></td>
  </tr>

  <tr><td valign="top">*</td> <td valign="top">U</td> <td valign="top">U</td></tr>
  <tr><td valign="top">*</td> <td valign="top">X</td> <td valign="top">UX</td></tr>
  <tr><td valign="top">*</td> <td valign="top">0</td> <td valign="top">Z</td></tr>
  <tr><td valign="top">*</td> <td valign="top">1</td> <td valign="top">DataIn</td></tr>
  <tr><td valign="top">*</td> <td valign="top">Z</td> <td valign="top">UX</td></tr>
  <tr><td valign="top">*</td> <td valign="top">W</td> <td valign="top">UX</td></tr>
  <tr><td valign="top">*</td> <td valign="top">L</td> <td valign="top">Z</td></tr>
  <tr><td valign="top">*</td> <td valign="top">H</td> <td valign="top">DataIn</td></tr>
  <tr><td valign="top">*</td> <td valign="top">-</td> <td valign="top">UX</td></tr>
</table>

<PRE>
  UX: if dataIn == U then U else X
</PRE>
<pre></PRE><P></P>

<P><H3>Parameters</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Name</TH><TH>Description</TH></TR>
<TR><TD>tHL</TD><TD>High-&gt;Low delay [s]</TD></TR>
<TR><TD>tLH</TD><TD>Low-&gt;High delay [s]</TD></TR>
</TABLE>
<P><H3>Connectors</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Name</TH><TH>Description</TH></TR>
<TR><TD>enable</TD><TD>&nbsp;</TD></TR>
<TR><TD>x</TD><TD>&nbsp;</TD></TR>
<TR><TD>y</TD><TD>&nbsp;</TD></TR>
</TABLE>
<!--[if supportFields]><span style='mso-element:field-begin'></span>
<span style='mso-spacerun:yes'></span>XE NRXFERGATE<![endif]-->
<!--[if supportFields]><span style='mso-element:field-end'></span><![endif]-->
<H2><IMG SRC="Modelica.Electrical.Digite87d6e8bd0bbd29cRGATEI.png" ALT="Modelica.Electrical.Digital.Tristates.NRXFERGATE" ALIGN=RIGHT BORDER=1 WIDTH=80  HEIGHT=80 >
<A NAME="Modelica.Electrical.Digital.Tristates.NRXFERGATE"></A><A HREF="Modelica_Electrical_Digital_Tristates.html#Modelica.Electrical.Digital.Tristates"
>Modelica.Electrical.Digital.Tristates</A>.NRXFERGATE</H2>
<B>Transfergate with enable active high. Output strength reduced.</B><p></P>
<P></P><H3>Information</H3>
<PRE></pre>
<p>Description in VHDL is given by http://www.cs.sfu.ca/~ggbaker/reference/std_logic/src/std_logic_entities.vhd</p>
<p><b>Truth Table</b></p>
<table border=1 cellspacing=0 cellpadding=2>
  <tr><td valign="top"><b>DataIn</b></td>
      <td valign="top"><b>Enable</b></td>
      <td valign="top"><b>DataOut</b></td>
  </tr>

  <tr><td valign="top">*</td> <td valign="top">U</td> <td valign="top">U</td></tr>
  <tr><td valign="top">*</td> <td valign="top">X</td> <td valign="top">UW</td></tr>
  <tr><td valign="top">*</td> <td valign="top">0</td> <td valign="top">Z</td></tr>
  <tr><td valign="top">*</td> <td valign="top">1</td> <td valign="top">DataIn, Strength Reduced</td></tr>
  <tr><td valign="top">*</td> <td valign="top">Z</td> <td valign="top">UW</td></tr>
  <tr><td valign="top">*</td> <td valign="top">W</td> <td valign="top">UW</td></tr>
  <tr><td valign="top">*</td> <td valign="top">L</td> <td valign="top">Z</td></tr>
  <tr><td valign="top">*</td> <td valign="top">H</td> <td valign="top">DataIn, Strength Reduced</td></tr>
  <tr><td valign="top">*</td> <td valign="top">-</td> <td valign="top">UW</td></tr>
</table>

<PRE>
  UW: if dataIn == U then U else W
  Strength Reduced: 0 -> L, 1 -> H, X -> W
</PRE>
<pre></PRE><P></P>

<P><H3>Parameters</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Name</TH><TH>Description</TH></TR>
<TR><TD>tHL</TD><TD>High-&gt;Low delay [s]</TD></TR>
<TR><TD>tLH</TD><TD>Low-&gt;High delay [s]</TD></TR>
</TABLE>
<P><H3>Connectors</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Name</TH><TH>Description</TH></TR>
<TR><TD>enable</TD><TD>&nbsp;</TD></TR>
<TR><TD>x</TD><TD>&nbsp;</TD></TR>
<TR><TD>y</TD><TD>&nbsp;</TD></TR>
</TABLE>
<!--[if supportFields]><span style='mso-element:field-begin'></span>
<span style='mso-spacerun:yes'></span>XE PXFERGATE<![endif]-->
<!--[if supportFields]><span style='mso-element:field-end'></span><![endif]-->
<H2><IMG SRC="Modelica.Electrical.Digit6f84087949ffa270RGATEI.png" ALT="Modelica.Electrical.Digital.Tristates.PXFERGATE" ALIGN=RIGHT BORDER=1 WIDTH=80  HEIGHT=80 >
<A NAME="Modelica.Electrical.Digital.Tristates.PXFERGATE"></A><A HREF="Modelica_Electrical_Digital_Tristates.html#Modelica.Electrical.Digital.Tristates"
>Modelica.Electrical.Digital.Tristates</A>.PXFERGATE</H2>
<B>Transfergate with enable active low</B><p></P>
<P></P><H3>Information</H3>
<PRE></pre>
<p>Description in VHDL is given by http://www.cs.sfu.ca/~ggbaker/reference/std_logic/src/std_logic_entities.vhd</p>
<p><b>Truth Table</b></p>
<table border=1 cellspacing=0 cellpadding=2>
  <tr><td valign="top"><b>DataIn</b></td>
      <td valign="top"><b>Enable</b></td>
      <td valign="top"><b>DataOut</b></td>
  </tr>

  <tr><td valign="top">*</td> <td valign="top">U</td> <td valign="top">U</td></tr>
  <tr><td valign="top">*</td> <td valign="top">X</td> <td valign="top">UX</td></tr>
  <tr><td valign="top">*</td> <td valign="top">0</td> <td valign="top">DataIn</td></tr>
  <tr><td valign="top">*</td> <td valign="top">1</td> <td valign="top">Z</td></tr>
  <tr><td valign="top">*</td> <td valign="top">Z</td> <td valign="top">UX</td></tr>
  <tr><td valign="top">*</td> <td valign="top">W</td> <td valign="top">UX</td></tr>
  <tr><td valign="top">*</td> <td valign="top">L</td> <td valign="top">DataIn</td></tr>
  <tr><td valign="top">*</td> <td valign="top">H</td> <td valign="top">Z</td></tr>
  <tr><td valign="top">*</td> <td valign="top">-</td> <td valign="top">UX</td></tr>
</table>

<PRE>
  UX: if dataIn == U then U else X
</PRE>
<pre></PRE><P></P>

<P><H3>Parameters</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Name</TH><TH>Description</TH></TR>
<TR><TD>tHL</TD><TD>High-&gt;Low delay [s]</TD></TR>
<TR><TD>tLH</TD><TD>Low-&gt;High delay [s]</TD></TR>
</TABLE>
<P><H3>Connectors</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Name</TH><TH>Description</TH></TR>
<TR><TD>enable</TD><TD>&nbsp;</TD></TR>
<TR><TD>x</TD><TD>&nbsp;</TD></TR>
<TR><TD>y</TD><TD>&nbsp;</TD></TR>
</TABLE>
<!--[if supportFields]><span style='mso-element:field-begin'></span>
<span style='mso-spacerun:yes'></span>XE PRXFERGATE<![endif]-->
<!--[if supportFields]><span style='mso-element:field-end'></span><![endif]-->
<H2><IMG SRC="Modelica.Electrical.Digit902ab151d0b8129cRGATEI.png" ALT="Modelica.Electrical.Digital.Tristates.PRXFERGATE" ALIGN=RIGHT BORDER=1 WIDTH=80  HEIGHT=80 >
<A NAME="Modelica.Electrical.Digital.Tristates.PRXFERGATE"></A><A HREF="Modelica_Electrical_Digital_Tristates.html#Modelica.Electrical.Digital.Tristates"
>Modelica.Electrical.Digital.Tristates</A>.PRXFERGATE</H2>
<B>Transfergate with enable active low. Output strength reduced.</B><p></P>
<P></P><H3>Information</H3>
<PRE></pre>
<p>Description in VHDL is given by http://www.cs.sfu.ca/~ggbaker/reference/std_logic/src/std_logic_entities.vhd</p>
<p><b>Truth Table</b></p>
<table border=1 cellspacing=0 cellpadding=2>
  <tr><td valign="top"><b>DataIn</b></td>
      <td valign="top"><b>Enable</b></td>
      <td valign="top"><b>DataOut</b></td>
  </tr>

  <tr><td valign="top">*</td> <td valign="top">U</td> <td valign="top">U</td></tr>
  <tr><td valign="top">*</td> <td valign="top">X</td> <td valign="top">UW</td></tr>
  <tr><td valign="top">*</td> <td valign="top">0</td> <td valign="top">DataIn, Strength Reduced</td></tr>
  <tr><td valign="top">*</td> <td valign="top">1</td> <td valign="top">Z</td></tr>
  <tr><td valign="top">*</td> <td valign="top">Z</td> <td valign="top">UW</td></tr>
  <tr><td valign="top">*</td> <td valign="top">W</td> <td valign="top">UW</td></tr>
  <tr><td valign="top">*</td> <td valign="top">L</td> <td valign="top">DataIn, Strength Reduced</td></tr>
  <tr><td valign="top">*</td> <td valign="top">H</td> <td valign="top">Z</td></tr>
  <tr><td valign="top">*</td> <td valign="top">-</td> <td valign="top">UW</td></tr>
</table>
<p>
  UW: if dataIn == U then U else W
  Strength Reduced: 0 -> L, 1 -> H, X -> W
</p>
<pre></PRE><P></P>

<P><H3>Parameters</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Name</TH><TH>Description</TH></TR>
<TR><TD>tHL</TD><TD>High-&gt;Low delay [s]</TD></TR>
<TR><TD>tLH</TD><TD>Low-&gt;High delay [s]</TD></TR>
</TABLE>
<P><H3>Connectors</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Name</TH><TH>Description</TH></TR>
<TR><TD>enable</TD><TD>&nbsp;</TD></TR>
<TR><TD>x</TD><TD>&nbsp;</TD></TR>
<TR><TD>y</TD><TD>&nbsp;</TD></TR>
</TABLE>
<!--[if supportFields]><span style='mso-element:field-begin'></span>
<span style='mso-spacerun:yes'></span>XE BUF3S<![endif]-->
<!--[if supportFields]><span style='mso-element:field-end'></span><![endif]-->
<H2><IMG SRC="Modelica.Electrical.Digit237e41ded1edda5cBUF3SI.png" ALT="Modelica.Electrical.Digital.Tristates.BUF3S" ALIGN=RIGHT BORDER=1 WIDTH=80  HEIGHT=80 >
<A NAME="Modelica.Electrical.Digital.Tristates.BUF3S"></A><A HREF="Modelica_Electrical_Digital_Tristates.html#Modelica.Electrical.Digital.Tristates"
>Modelica.Electrical.Digital.Tristates</A>.BUF3S</H2>
<B>Tristate buffer with enable active high</B><p></P>
<P></P><H3>Information</H3>
<PRE></pre>
<p>Description in VHDL is given by http://www.cs.sfu.ca/~ggbaker/reference/std_logic/src/std_logic_entities.vhd</p>
<p>and for tristate table http://www.cs.sfu.ca/~ggbaker/reference/std_logic/src/std_logic_misc.vhd</p>
<p><b>Truth Table</b></p>
<table border=1 cellspacing=0 cellpadding=2>
  <tr><td valign="top"><b>DataIn</b></td>
      <td valign="top"><b>Enable</b></td>
      <td valign="top"><b>DataOut*</b></td>
  </tr>

  <tr><td valign="top">*</td> <td valign="top">U</td> <td valign="top">U</td></tr>
  <tr><td valign="top">*</td> <td valign="top">X</td> <td valign="top">UX</td></tr>
  <tr><td valign="top">*</td> <td valign="top">0</td> <td valign="top">Z</td></tr>
  <tr><td valign="top">*</td> <td valign="top">1</td> <td valign="top">DataIn</td></tr>
  <tr><td valign="top">*</td> <td valign="top">Z</td> <td valign="top">UX</td></tr>
  <tr><td valign="top">*</td> <td valign="top">W</td> <td valign="top">UX</td></tr>
  <tr><td valign="top">*</td> <td valign="top">L</td> <td valign="top">Z</td></tr>
  <tr><td valign="top">*</td> <td valign="top">H</td> <td valign="top">DataIn</td></tr>
  <tr><td valign="top">*</td> <td valign="top">-</td> <td valign="top">UX</td></tr>
</table>

<PRE>
  UX: if dataIn == U then U else X
  DataOut*: Strength map for DataOut according to tristate table Buf3sTable
</PRE>
<pre></PRE><P></P>

<P><H3>Parameters</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Name</TH><TH>Description</TH></TR>
<TR><TD>tHL</TD><TD>High-&gt;Low delay [s]</TD></TR>
<TR><TD>tLH</TD><TD>Low-&gt;High delay [s]</TD></TR>
<TR><TD>strength</TD><TD>output strength</TD></TR>
</TABLE>
<P><H3>Connectors</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Name</TH><TH>Description</TH></TR>
<TR><TD>enable</TD><TD>&nbsp;</TD></TR>
<TR><TD>x</TD><TD>&nbsp;</TD></TR>
<TR><TD>y</TD><TD>&nbsp;</TD></TR>
</TABLE>
<!--[if supportFields]><span style='mso-element:field-begin'></span>
<span style='mso-spacerun:yes'></span>XE BUF3SL<![endif]-->
<!--[if supportFields]><span style='mso-element:field-end'></span><![endif]-->
<H2><IMG SRC="Modelica.Electrical.Digit237e41ded1edda5cBUF3SI.png" ALT="Modelica.Electrical.Digital.Tristates.BUF3SL" ALIGN=RIGHT BORDER=1 WIDTH=80  HEIGHT=80 >
<A NAME="Modelica.Electrical.Digital.Tristates.BUF3SL"></A><A HREF="Modelica_Electrical_Digital_Tristates.html#Modelica.Electrical.Digital.Tristates"
>Modelica.Electrical.Digital.Tristates</A>.BUF3SL</H2>
<B>Tristate buffer with enable active low</B><p></P>
<P></P><H3>Information</H3>
<PRE></pre>
<p>Description in VHDL is given by http://www.cs.sfu.ca/~ggbaker/reference/std_logic/src/std_logic_entities.vhd</p>
<p>and for tristate table http://www.cs.sfu.ca/~ggbaker/reference/std_logic/src/std_logic_misc.vhd</p>
<p><b>Truth Table</b></p>
<table border=1 cellspacing=0 cellpadding=2>
  <tr><td valign="top"><b>DataIn</b></td>
      <td valign="top"><b>Enable</b></td>
      <td valign="top"><b>DataOut*</b></td>
  </tr>

  <tr><td valign="top">*</td> <td valign="top">U</td> <td valign="top">U</td></tr>
  <tr><td valign="top">*</td> <td valign="top">X</td> <td valign="top">UX</td></tr>
  <tr><td valign="top">*</td> <td valign="top">0</td> <td valign="top">DataIn</td></tr>
  <tr><td valign="top">*</td> <td valign="top">1</td> <td valign="top">Z</td></tr>
  <tr><td valign="top">*</td> <td valign="top">Z</td> <td valign="top">UX</td></tr>
  <tr><td valign="top">*</td> <td valign="top">W</td> <td valign="top">UX</td></tr>
  <tr><td valign="top">*</td> <td valign="top">L</td> <td valign="top">DataIn</td></tr>
  <tr><td valign="top">*</td> <td valign="top">H</td> <td valign="top">Z</td></tr>
  <tr><td valign="top">*</td> <td valign="top">-</td> <td valign="top">UX</td></tr>
</table>

<PRE>
  UX: if dataIn == U then U else X
  DataOut*: Strength map for DataOut according to tristate table Buf3slTable
</PRE>
<pre></PRE><P></P>

<P><H3>Parameters</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Name</TH><TH>Description</TH></TR>
<TR><TD>tHL</TD><TD>High-&gt;Low delay [s]</TD></TR>
<TR><TD>tLH</TD><TD>Low-&gt;High delay [s]</TD></TR>
<TR><TD>strength</TD><TD>output strength</TD></TR>
</TABLE>
<P><H3>Connectors</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Name</TH><TH>Description</TH></TR>
<TR><TD>enable</TD><TD>&nbsp;</TD></TR>
<TR><TD>x</TD><TD>&nbsp;</TD></TR>
<TR><TD>y</TD><TD>&nbsp;</TD></TR>
</TABLE>
<!--[if supportFields]><span style='mso-element:field-begin'></span>
<span style='mso-spacerun:yes'></span>XE INV3S<![endif]-->
<!--[if supportFields]><span style='mso-element:field-end'></span><![endif]-->
<H2><IMG SRC="Modelica.Electrical.Digit9d724f68d1501a5cINV3SI.png" ALT="Modelica.Electrical.Digital.Tristates.INV3S" ALIGN=RIGHT BORDER=1 WIDTH=80  HEIGHT=80 >
<A NAME="Modelica.Electrical.Digital.Tristates.INV3S"></A><A HREF="Modelica_Electrical_Digital_Tristates.html#Modelica.Electrical.Digital.Tristates"
>Modelica.Electrical.Digital.Tristates</A>.INV3S</H2>
<B>Tristate Inverter with enable active high</B><p></P>
<P></P><H3>Information</H3>
<PRE></pre>
<p>Description in VHDL is given by http://www.cs.sfu.ca/~ggbaker/reference/std_logic/src/std_logic_entities.vhd</p>
<p>and for tristate table http://www.cs.sfu.ca/~ggbaker/reference/std_logic/src/std_logic_misc.vhd</p>
<p><b>Truth Table</b></p>
<table border=1 cellspacing=0 cellpadding=2>
  <tr><td valign="top"><b>DataIn</b></td>
      <td valign="top"><b>Enable</b></td>
      <td valign="top"><b>DataOut*</b></td>
  </tr>

  <tr><td valign="top">*</td> <td valign="top">U</td> <td valign="top">U</td></tr>
  <tr><td valign="top">*</td> <td valign="top">X</td> <td valign="top">UX</td></tr>
  <tr><td valign="top">*</td> <td valign="top">0</td> <td valign="top">Z</td></tr>
  <tr><td valign="top">*</td> <td valign="top">1</td> <td valign="top">Not DataIn</td></tr>
  <tr><td valign="top">*</td> <td valign="top">Z</td> <td valign="top">UX</td></tr>
  <tr><td valign="top">*</td> <td valign="top">W</td> <td valign="top">UX</td></tr>
  <tr><td valign="top">*</td> <td valign="top">L</td> <td valign="top">Z</td></tr>
  <tr><td valign="top">*</td> <td valign="top">H</td> <td valign="top">Not DataIn</td></tr>
  <tr><td valign="top">*</td> <td valign="top">-</td> <td valign="top">UX</td></tr>
</table>

<PRE>
  UX: if dataIn == U then U else X
  DataOut*: Strength map for DataOut according to tristate table Buf3sTable
</PRE>
<pre></PRE><P></P>

<P><H3>Parameters</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Name</TH><TH>Description</TH></TR>
<TR><TD>tHL</TD><TD>High-&gt;Low delay [s]</TD></TR>
<TR><TD>tLH</TD><TD>Low-&gt;High delay [s]</TD></TR>
<TR><TD>strength</TD><TD>output strength</TD></TR>
</TABLE>
<P><H3>Connectors</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Name</TH><TH>Description</TH></TR>
<TR><TD>enable</TD><TD>&nbsp;</TD></TR>
<TR><TD>x</TD><TD>&nbsp;</TD></TR>
<TR><TD>y</TD><TD>&nbsp;</TD></TR>
</TABLE>
<!--[if supportFields]><span style='mso-element:field-begin'></span>
<span style='mso-spacerun:yes'></span>XE INV3SL<![endif]-->
<!--[if supportFields]><span style='mso-element:field-end'></span><![endif]-->
<H2><IMG SRC="Modelica.Electrical.Digit917ea2845a034bd6NV3SLI.png" ALT="Modelica.Electrical.Digital.Tristates.INV3SL" ALIGN=RIGHT BORDER=1 WIDTH=80  HEIGHT=80 >
<A NAME="Modelica.Electrical.Digital.Tristates.INV3SL"></A><A HREF="Modelica_Electrical_Digital_Tristates.html#Modelica.Electrical.Digital.Tristates"
>Modelica.Electrical.Digital.Tristates</A>.INV3SL</H2>
<B>Tristate inverter with enable active low</B><p></P>
<P></P><H3>Information</H3>
<PRE></pre>
<p>Description in VHDL is given by http://www.cs.sfu.ca/~ggbaker/reference/std_logic/src/std_logic_entities.vhd</p>
<p>and for tristate table http://www.cs.sfu.ca/~ggbaker/reference/std_logic/src/std_logic_misc.vhd</p>
<p><b>Truth Table</b></p>
<table border=1 cellspacing=0 cellpadding=2>
  <tr><td valign="top"><b>DataIn</b></td>
      <td valign="top"><b>Enable</b></td>
      <td valign="top"><b>DataOut*</b></td>
  </tr>

  <tr><td valign="top">*</td> <td valign="top">U</td> <td valign="top">U</td></tr>
  <tr><td valign="top">*</td> <td valign="top">X</td> <td valign="top">UX</td></tr>
  <tr><td valign="top">*</td> <td valign="top">0</td> <td valign="top">Not DataIn</td></tr>
  <tr><td valign="top">*</td> <td valign="top">1</td> <td valign="top">Z</td></tr>
  <tr><td valign="top">*</td> <td valign="top">Z</td> <td valign="top">UX</td></tr>
  <tr><td valign="top">*</td> <td valign="top">W</td> <td valign="top">UX</td></tr>
  <tr><td valign="top">*</td> <td valign="top">L</td> <td valign="top">Not DataIn</td></tr>
  <tr><td valign="top">*</td> <td valign="top">H</td> <td valign="top">Z</td></tr>
  <tr><td valign="top">*</td> <td valign="top">-</td> <td valign="top">UX</td></tr>
</table>

<PRE>
  UX: if dataIn == U then U else X
  DataOut*: Strength map for DataOut according to tristate table Buf3slTable
</PRE>
<pre></PRE><P></P>

<P><H3>Parameters</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Name</TH><TH>Description</TH></TR>
<TR><TD>tHL</TD><TD>High-&gt;Low delay [s]</TD></TR>
<TR><TD>tLH</TD><TD>Low-&gt;High delay [s]</TD></TR>
<TR><TD>strength</TD><TD>output strength</TD></TR>
</TABLE>
<P><H3>Connectors</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Name</TH><TH>Description</TH></TR>
<TR><TD>enable</TD><TD>&nbsp;</TD></TR>
<TR><TD>x</TD><TD>&nbsp;</TD></TR>
<TR><TD>y</TD><TD>&nbsp;</TD></TR>
</TABLE>
<!--[if supportFields]><span style='mso-element:field-begin'></span>
<span style='mso-spacerun:yes'></span>XE WiredX<![endif]-->
<!--[if supportFields]><span style='mso-element:field-end'></span><![endif]-->
<H2><IMG SRC="Modelica.Electrical.Digit307a9ace64601522iredXI.png" ALT="Modelica.Electrical.Digital.Tristates.WiredX" ALIGN=RIGHT BORDER=1 WIDTH=80  HEIGHT=80 >
<A NAME="Modelica.Electrical.Digital.Tristates.WiredX"></A><A HREF="Modelica_Electrical_Digital_Tristates.html#Modelica.Electrical.Digital.Tristates"
>Modelica.Electrical.Digital.Tristates</A>.WiredX</H2>
<B>Wired node with multiple input and one output</B><p></P>
<P></P><H3>Information</H3>
<PRE></pre>
<P>
Wires n input signals in one output signal, without delay.
</P>
<p>Resolution table is given by http://www.cs.sfu.ca/~ggbaker/reference/std_logic/src/std_logic_misc.vhd</p>
<pre></PRE><P></P>
Extends from <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.MISO"
>D.Interfaces.MISO</A> (Multiple input - single output).
<P><H3>Parameters</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Name</TH><TH>Description</TH></TR>
<TR><TD>n</TD><TD>Number of inputs</TD></TR>
</TABLE>
<P><H3>Connectors</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Name</TH><TH>Description</TH></TR>
<TR><TD>x[n]</TD><TD>Connector of Digital input signal vector</TD></TR>
<TR><TD>y</TD><TD>Connector of Digital output signal</TD></TR>
</TABLE>
<address><a href="http://www.3ds.com/">Automatically generated</a> Mon Sep 23 17:20:28 2013.
</address></BODY>
</HTML>
