-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity anomaly_detection is
port (
    ap_local_block : OUT STD_LOGIC;
    ap_local_deadlock : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    muons_0 : IN STD_LOGIC_VECTOR (63 downto 0);
    muons_1 : IN STD_LOGIC_VECTOR (63 downto 0);
    muons_2 : IN STD_LOGIC_VECTOR (63 downto 0);
    muons_3 : IN STD_LOGIC_VECTOR (63 downto 0);
    muons_4 : IN STD_LOGIC_VECTOR (63 downto 0);
    muons_5 : IN STD_LOGIC_VECTOR (63 downto 0);
    muons_6 : IN STD_LOGIC_VECTOR (63 downto 0);
    muons_7 : IN STD_LOGIC_VECTOR (63 downto 0);
    jets_0 : IN STD_LOGIC_VECTOR (31 downto 0);
    jets_1 : IN STD_LOGIC_VECTOR (31 downto 0);
    jets_2 : IN STD_LOGIC_VECTOR (31 downto 0);
    jets_3 : IN STD_LOGIC_VECTOR (31 downto 0);
    jets_4 : IN STD_LOGIC_VECTOR (31 downto 0);
    jets_5 : IN STD_LOGIC_VECTOR (31 downto 0);
    jets_6 : IN STD_LOGIC_VECTOR (31 downto 0);
    jets_7 : IN STD_LOGIC_VECTOR (31 downto 0);
    jets_8 : IN STD_LOGIC_VECTOR (31 downto 0);
    jets_9 : IN STD_LOGIC_VECTOR (31 downto 0);
    jets_10 : IN STD_LOGIC_VECTOR (31 downto 0);
    jets_11 : IN STD_LOGIC_VECTOR (31 downto 0);
    egammas_0 : IN STD_LOGIC_VECTOR (31 downto 0);
    egammas_1 : IN STD_LOGIC_VECTOR (31 downto 0);
    egammas_2 : IN STD_LOGIC_VECTOR (31 downto 0);
    egammas_3 : IN STD_LOGIC_VECTOR (31 downto 0);
    egammas_4 : IN STD_LOGIC_VECTOR (31 downto 0);
    egammas_5 : IN STD_LOGIC_VECTOR (31 downto 0);
    egammas_6 : IN STD_LOGIC_VECTOR (31 downto 0);
    egammas_7 : IN STD_LOGIC_VECTOR (31 downto 0);
    egammas_8 : IN STD_LOGIC_VECTOR (31 downto 0);
    egammas_9 : IN STD_LOGIC_VECTOR (31 downto 0);
    egammas_10 : IN STD_LOGIC_VECTOR (31 downto 0);
    egammas_11 : IN STD_LOGIC_VECTOR (31 downto 0);
    taus_0 : IN STD_LOGIC_VECTOR (31 downto 0);
    taus_1 : IN STD_LOGIC_VECTOR (31 downto 0);
    taus_2 : IN STD_LOGIC_VECTOR (31 downto 0);
    taus_3 : IN STD_LOGIC_VECTOR (31 downto 0);
    taus_4 : IN STD_LOGIC_VECTOR (31 downto 0);
    taus_5 : IN STD_LOGIC_VECTOR (31 downto 0);
    taus_6 : IN STD_LOGIC_VECTOR (31 downto 0);
    taus_7 : IN STD_LOGIC_VECTOR (31 downto 0);
    taus_8 : IN STD_LOGIC_VECTOR (31 downto 0);
    taus_9 : IN STD_LOGIC_VECTOR (31 downto 0);
    taus_10 : IN STD_LOGIC_VECTOR (31 downto 0);
    taus_11 : IN STD_LOGIC_VECTOR (31 downto 0);
    et : IN STD_LOGIC_VECTOR (31 downto 0);
    ht : IN STD_LOGIC_VECTOR (31 downto 0);
    etmiss : IN STD_LOGIC_VECTOR (31 downto 0);
    htmiss : IN STD_LOGIC_VECTOR (31 downto 0);
    ethfmiss : IN STD_LOGIC_VECTOR (31 downto 0);
    hthfmiss : IN STD_LOGIC_VECTOR (31 downto 0);
    anomaly_score : OUT STD_LOGIC_VECTOR (15 downto 0);
    anomaly_score_ap_vld : OUT STD_LOGIC );
end;


architecture behav of anomaly_detection is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "anomaly_detection_anomaly_detection,hls_ip_2021_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7vx690t-ffg1927-2,HLS_INPUT_CLOCK=25.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=14.488000,HLS_SYN_LAT=1,HLS_SYN_TPT=1,HLS_SYN_MEM=67,HLS_SYN_DSP=0,HLS_SYN_FF=214,HLS_SYN_LUT=26717,HLS_VERSION=2021_2}";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv8_24 : STD_LOGIC_VECTOR (7 downto 0) := "00100100";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv10_90 : STD_LOGIC_VECTOR (9 downto 0) := "0010010000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv22_C88B : STD_LOGIC_VECTOR (21 downto 0) := "0000001100100010001011";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv27_12ED : STD_LOGIC_VECTOR (26 downto 0) := "000000000000001001011101101";
    constant ap_const_lv22_322D : STD_LOGIC_VECTOR (21 downto 0) := "0000000011001000101101";
    constant ap_const_lv27_12CD : STD_LOGIC_VECTOR (26 downto 0) := "000000000000001001011001101";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv29_4518 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000100010100011000";
    constant ap_const_lv22_3FFCC4 : STD_LOGIC_VECTOR (21 downto 0) := "1111111111110011000100";
    constant ap_const_lv29_457C : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000100010101111100";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv27_13C5 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000001001111000101";
    constant ap_const_lv30_81D2 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000001000000111010010";
    constant ap_const_lv22_3FFE7C : STD_LOGIC_VECTOR (21 downto 0) := "1111111111111001111100";
    constant ap_const_lv30_8267 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000001000001001100111";
    constant ap_const_lv22_D41 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000110101000001";
    constant ap_const_lv28_2692 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000010011010010010";
    constant ap_const_lv30_C03A : STD_LOGIC_VECTOR (29 downto 0) := "000000000000001100000000111010";
    constant ap_const_lv22_3FFF16 : STD_LOGIC_VECTOR (21 downto 0) := "1111111111111100010110";
    constant ap_const_lv30_C096 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000001100000010010110";
    constant ap_const_lv22_3FF197 : STD_LOGIC_VECTOR (21 downto 0) := "1111111111000110010111";
    constant ap_const_lv28_3D32 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000011110100110010";
    constant ap_const_lv31_10F48 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000010000111101001000";
    constant ap_const_lv22_3FFF8D : STD_LOGIC_VECTOR (21 downto 0) := "1111111111111110001101";
    constant ap_const_lv31_11045 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000010001000001000101";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv13_3 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000011";
    constant ap_const_lv29_50B3 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000101000010110011";
    constant ap_const_lv30_A40A : STD_LOGIC_VECTOR (29 downto 0) := "000000000000001010010000001010";
    constant ap_const_lv30_97AE : STD_LOGIC_VECTOR (29 downto 0) := "000000000000001001011110101110";
    constant ap_const_lv22_3FFF83 : STD_LOGIC_VECTOR (21 downto 0) := "1111111111111110000011";
    constant ap_const_lv28_2848 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000010100001001000";
    constant ap_const_lv32_3E92E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000111110100100101110";
    constant ap_const_lv22_3FFFFF : STD_LOGIC_VECTOR (21 downto 0) := "1111111111111111111111";
    constant ap_const_lv33_41BFC : STD_LOGIC_VECTOR (32 downto 0) := "000000000000001000001101111111100";
    constant ap_const_lv30_FF5D : STD_LOGIC_VECTOR (29 downto 0) := "000000000000001111111101011101";
    constant ap_const_lv35_12496F : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000100100100100101101111";
    constant ap_const_lv35_124FAB : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000100100100111110101011";
    constant ap_const_lv32_3E338 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000111110001100111000";
    constant ap_const_lv37_426E04 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000010000100110111000000100";
    constant ap_const_lv37_44C0B1 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000010001001100000010110001";
    constant ap_const_lv34_E7A68 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000011100111101001101000";
    constant ap_const_lv22_3FEBF2 : STD_LOGIC_VECTOR (21 downto 0) := "1111111110101111110010";
    constant ap_const_lv26_E66 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000111001100110";
    constant ap_const_lv22_3FEDA9 : STD_LOGIC_VECTOR (21 downto 0) := "1111111110110110101001";
    constant ap_const_lv26_E5E : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000111001011110";
    constant ap_const_lv22_3FC58E : STD_LOGIC_VECTOR (21 downto 0) := "1111111100010110001110";
    constant ap_const_lv24_249 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000001001001001";
    constant ap_const_lv22_3FF9F3 : STD_LOGIC_VECTOR (21 downto 0) := "1111111111100111110011";
    constant ap_const_lv27_15BA : STD_LOGIC_VECTOR (26 downto 0) := "000000000000001010110111010";
    constant ap_const_lv22_3FF546 : STD_LOGIC_VECTOR (21 downto 0) := "1111111111010101000110";
    constant ap_const_lv27_15BE : STD_LOGIC_VECTOR (26 downto 0) := "000000000000001010110111110";
    constant ap_const_lv22_3FEAD9 : STD_LOGIC_VECTOR (21 downto 0) := "1111111110101011011001";
    constant ap_const_lv24_32A : STD_LOGIC_VECTOR (23 downto 0) := "000000000000001100101010";
    constant ap_const_lv22_3FFE53 : STD_LOGIC_VECTOR (21 downto 0) := "1111111111111001010011";
    constant ap_const_lv27_1EE7 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000001111011100111";
    constant ap_const_lv22_3FF8B1 : STD_LOGIC_VECTOR (21 downto 0) := "1111111111100010110001";
    constant ap_const_lv27_1EF4 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000001111011110100";
    constant ap_const_lv22_3FDE7F : STD_LOGIC_VECTOR (21 downto 0) := "1111111101111001111111";
    constant ap_const_lv25_4E0 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000010011100000";
    constant ap_const_lv28_2B5F : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000010101101011111";
    constant ap_const_lv22_3FFBF7 : STD_LOGIC_VECTOR (21 downto 0) := "1111111111101111110111";
    constant ap_const_lv28_2B7B : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000010101101111011";
    constant ap_const_lv25_71E : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000011100011110";
    constant ap_const_lv22_3FEF6A : STD_LOGIC_VECTOR (21 downto 0) := "1111111110111101101010";
    constant ap_const_lv26_AF6 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000101011110110";
    constant ap_const_lv29_5A2D : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000101101000101101";
    constant ap_const_lv22_3FFEE7 : STD_LOGIC_VECTOR (21 downto 0) := "1111111111111011100111";
    constant ap_const_lv29_5AC6 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000101101011000110";
    constant ap_const_lv22_3FFE68 : STD_LOGIC_VECTOR (21 downto 0) := "1111111111111001101000";
    constant ap_const_lv27_104A : STD_LOGIC_VECTOR (26 downto 0) := "000000000000001000001001010";
    constant ap_const_lv30_879F : STD_LOGIC_VECTOR (29 downto 0) := "000000000000001000011110011111";
    constant ap_const_lv22_3FFF53 : STD_LOGIC_VECTOR (21 downto 0) := "1111111111111101010011";
    constant ap_const_lv30_8850 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000001000100001010000";
    constant ap_const_lv22_3FFC9B : STD_LOGIC_VECTOR (21 downto 0) := "1111111111110010011011";
    constant ap_const_lv27_19AA : STD_LOGIC_VECTOR (26 downto 0) := "000000000000001100110101010";
    constant ap_const_lv30_D3FC : STD_LOGIC_VECTOR (29 downto 0) := "000000000000001101001111111100";
    constant ap_const_lv22_3FFFC2 : STD_LOGIC_VECTOR (21 downto 0) := "1111111111111111000010";
    constant ap_const_lv30_D504 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000001101010100000100";
    constant ap_const_lv28_28AC : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000010100010101100";
    constant ap_const_lv31_15B71 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000010101101101110001";
    constant ap_const_lv22_3FFFE5 : STD_LOGIC_VECTOR (21 downto 0) := "1111111111111111100101";
    constant ap_const_lv31_15D3D : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000010101110100111101";
    constant ap_const_lv22_3FFF13 : STD_LOGIC_VECTOR (21 downto 0) := "1111111111111100010011";
    constant ap_const_lv29_47AE : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000100011110101110";
    constant ap_const_lv32_26439 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000100110010000111001";
    constant ap_const_lv22_3FFFFE : STD_LOGIC_VECTOR (21 downto 0) := "1111111111111111111110";
    constant ap_const_lv32_261B8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000100110000110111000";
    constant ap_const_lv22_3FFFFA : STD_LOGIC_VECTOR (21 downto 0) := "1111111111111111111010";
    constant ap_const_lv29_79AB : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000111100110101011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal sin_table_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal sin_table_2_ce0 : STD_LOGIC;
    signal sin_table_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sin_table_2_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sin_table_2_ce1 : STD_LOGIC;
    signal sin_table_2_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sin_table_2_address2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sin_table_2_ce2 : STD_LOGIC;
    signal sin_table_2_q2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sin_table_2_address3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sin_table_2_ce3 : STD_LOGIC;
    signal sin_table_2_q3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sin_table_2_address4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sin_table_2_ce4 : STD_LOGIC;
    signal sin_table_2_q4 : STD_LOGIC_VECTOR (7 downto 0);
    signal sin_table_2_address5 : STD_LOGIC_VECTOR (10 downto 0);
    signal sin_table_2_ce5 : STD_LOGIC;
    signal sin_table_2_q5 : STD_LOGIC_VECTOR (7 downto 0);
    signal sin_table_2_address6 : STD_LOGIC_VECTOR (10 downto 0);
    signal sin_table_2_ce6 : STD_LOGIC;
    signal sin_table_2_q6 : STD_LOGIC_VECTOR (7 downto 0);
    signal sin_table_2_address7 : STD_LOGIC_VECTOR (10 downto 0);
    signal sin_table_2_ce7 : STD_LOGIC;
    signal sin_table_2_q7 : STD_LOGIC_VECTOR (7 downto 0);
    signal sin_table_2_address8 : STD_LOGIC_VECTOR (10 downto 0);
    signal sin_table_2_ce8 : STD_LOGIC;
    signal sin_table_2_q8 : STD_LOGIC_VECTOR (7 downto 0);
    signal sin_table_2_address9 : STD_LOGIC_VECTOR (10 downto 0);
    signal sin_table_2_ce9 : STD_LOGIC;
    signal sin_table_2_q9 : STD_LOGIC_VECTOR (7 downto 0);
    signal sin_table_2_address10 : STD_LOGIC_VECTOR (10 downto 0);
    signal sin_table_2_ce10 : STD_LOGIC;
    signal sin_table_2_q10 : STD_LOGIC_VECTOR (7 downto 0);
    signal sin_table_2_address11 : STD_LOGIC_VECTOR (10 downto 0);
    signal sin_table_2_ce11 : STD_LOGIC;
    signal sin_table_2_q11 : STD_LOGIC_VECTOR (7 downto 0);
    signal sin_table_2_address12 : STD_LOGIC_VECTOR (10 downto 0);
    signal sin_table_2_ce12 : STD_LOGIC;
    signal sin_table_2_q12 : STD_LOGIC_VECTOR (7 downto 0);
    signal sin_table_2_address13 : STD_LOGIC_VECTOR (10 downto 0);
    signal sin_table_2_ce13 : STD_LOGIC;
    signal sin_table_2_q13 : STD_LOGIC_VECTOR (7 downto 0);
    signal sin_table_2_address14 : STD_LOGIC_VECTOR (10 downto 0);
    signal sin_table_2_ce14 : STD_LOGIC;
    signal sin_table_2_q14 : STD_LOGIC_VECTOR (7 downto 0);
    signal sin_table_2_address15 : STD_LOGIC_VECTOR (10 downto 0);
    signal sin_table_2_ce15 : STD_LOGIC;
    signal sin_table_2_q15 : STD_LOGIC_VECTOR (7 downto 0);
    signal sin_table_2_address16 : STD_LOGIC_VECTOR (10 downto 0);
    signal sin_table_2_ce16 : STD_LOGIC;
    signal sin_table_2_q16 : STD_LOGIC_VECTOR (7 downto 0);
    signal sin_table_2_address17 : STD_LOGIC_VECTOR (10 downto 0);
    signal sin_table_2_ce17 : STD_LOGIC;
    signal sin_table_2_q17 : STD_LOGIC_VECTOR (7 downto 0);
    signal sin_table_2_address18 : STD_LOGIC_VECTOR (10 downto 0);
    signal sin_table_2_ce18 : STD_LOGIC;
    signal sin_table_2_q18 : STD_LOGIC_VECTOR (7 downto 0);
    signal sin_table_2_address19 : STD_LOGIC_VECTOR (10 downto 0);
    signal sin_table_2_ce19 : STD_LOGIC;
    signal sin_table_2_q19 : STD_LOGIC_VECTOR (7 downto 0);
    signal sin_table_2_address20 : STD_LOGIC_VECTOR (10 downto 0);
    signal sin_table_2_ce20 : STD_LOGIC;
    signal sin_table_2_q20 : STD_LOGIC_VECTOR (7 downto 0);
    signal sin_table_2_address21 : STD_LOGIC_VECTOR (10 downto 0);
    signal sin_table_2_ce21 : STD_LOGIC;
    signal sin_table_2_q21 : STD_LOGIC_VECTOR (7 downto 0);
    signal sin_table_2_address22 : STD_LOGIC_VECTOR (10 downto 0);
    signal sin_table_2_ce22 : STD_LOGIC;
    signal sin_table_2_q22 : STD_LOGIC_VECTOR (7 downto 0);
    signal sin_table_2_address23 : STD_LOGIC_VECTOR (10 downto 0);
    signal sin_table_2_ce23 : STD_LOGIC;
    signal sin_table_2_q23 : STD_LOGIC_VECTOR (7 downto 0);
    signal sin_table_2_address24 : STD_LOGIC_VECTOR (10 downto 0);
    signal sin_table_2_ce24 : STD_LOGIC;
    signal sin_table_2_q24 : STD_LOGIC_VECTOR (7 downto 0);
    signal sin_table_2_address25 : STD_LOGIC_VECTOR (10 downto 0);
    signal sin_table_2_ce25 : STD_LOGIC;
    signal sin_table_2_q25 : STD_LOGIC_VECTOR (7 downto 0);
    signal sin_table_2_address26 : STD_LOGIC_VECTOR (10 downto 0);
    signal sin_table_2_ce26 : STD_LOGIC;
    signal sin_table_2_q26 : STD_LOGIC_VECTOR (7 downto 0);
    signal sin_table_2_address27 : STD_LOGIC_VECTOR (10 downto 0);
    signal sin_table_2_ce27 : STD_LOGIC;
    signal sin_table_2_q27 : STD_LOGIC_VECTOR (7 downto 0);
    signal sin_table_2_address28 : STD_LOGIC_VECTOR (10 downto 0);
    signal sin_table_2_ce28 : STD_LOGIC;
    signal sin_table_2_q28 : STD_LOGIC_VECTOR (7 downto 0);
    signal sinh_table_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal sinh_table_3_ce0 : STD_LOGIC;
    signal sinh_table_3_q0 : STD_LOGIC_VECTOR (12 downto 0);
    signal sinh_table_3_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sinh_table_3_ce1 : STD_LOGIC;
    signal sinh_table_3_q1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sinh_table_3_address2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sinh_table_3_ce2 : STD_LOGIC;
    signal sinh_table_3_q2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sinh_table_3_address3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sinh_table_3_ce3 : STD_LOGIC;
    signal sinh_table_3_q3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sinh_table_3_address4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sinh_table_3_ce4 : STD_LOGIC;
    signal sinh_table_3_q4 : STD_LOGIC_VECTOR (12 downto 0);
    signal sinh_table_3_address5 : STD_LOGIC_VECTOR (10 downto 0);
    signal sinh_table_3_ce5 : STD_LOGIC;
    signal sinh_table_3_q5 : STD_LOGIC_VECTOR (12 downto 0);
    signal sinh_table_3_address6 : STD_LOGIC_VECTOR (10 downto 0);
    signal sinh_table_3_ce6 : STD_LOGIC;
    signal sinh_table_3_q6 : STD_LOGIC_VECTOR (12 downto 0);
    signal sinh_table_3_address7 : STD_LOGIC_VECTOR (10 downto 0);
    signal sinh_table_3_ce7 : STD_LOGIC;
    signal sinh_table_3_q7 : STD_LOGIC_VECTOR (12 downto 0);
    signal sinh_table_3_address8 : STD_LOGIC_VECTOR (10 downto 0);
    signal sinh_table_3_ce8 : STD_LOGIC;
    signal sinh_table_3_q8 : STD_LOGIC_VECTOR (12 downto 0);
    signal sinh_table_3_address9 : STD_LOGIC_VECTOR (10 downto 0);
    signal sinh_table_3_ce9 : STD_LOGIC;
    signal sinh_table_3_q9 : STD_LOGIC_VECTOR (12 downto 0);
    signal sinh_table_3_address10 : STD_LOGIC_VECTOR (10 downto 0);
    signal sinh_table_3_ce10 : STD_LOGIC;
    signal sinh_table_3_q10 : STD_LOGIC_VECTOR (12 downto 0);
    signal sinh_table_3_address11 : STD_LOGIC_VECTOR (10 downto 0);
    signal sinh_table_3_ce11 : STD_LOGIC;
    signal sinh_table_3_q11 : STD_LOGIC_VECTOR (12 downto 0);
    signal sinh_table_3_address12 : STD_LOGIC_VECTOR (10 downto 0);
    signal sinh_table_3_ce12 : STD_LOGIC;
    signal sinh_table_3_q12 : STD_LOGIC_VECTOR (12 downto 0);
    signal sinh_table_3_address13 : STD_LOGIC_VECTOR (10 downto 0);
    signal sinh_table_3_ce13 : STD_LOGIC;
    signal sinh_table_3_q13 : STD_LOGIC_VECTOR (12 downto 0);
    signal sin_table_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal sin_table_ce0 : STD_LOGIC;
    signal sin_table_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sin_table_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sin_table_ce1 : STD_LOGIC;
    signal sin_table_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sin_table_address2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sin_table_ce2 : STD_LOGIC;
    signal sin_table_q2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sin_table_address3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sin_table_ce3 : STD_LOGIC;
    signal sin_table_q3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sin_table_address4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sin_table_ce4 : STD_LOGIC;
    signal sin_table_q4 : STD_LOGIC_VECTOR (7 downto 0);
    signal sin_table_address5 : STD_LOGIC_VECTOR (10 downto 0);
    signal sin_table_ce5 : STD_LOGIC;
    signal sin_table_q5 : STD_LOGIC_VECTOR (7 downto 0);
    signal sin_table_address6 : STD_LOGIC_VECTOR (10 downto 0);
    signal sin_table_ce6 : STD_LOGIC;
    signal sin_table_q6 : STD_LOGIC_VECTOR (7 downto 0);
    signal sin_table_address7 : STD_LOGIC_VECTOR (10 downto 0);
    signal sin_table_ce7 : STD_LOGIC;
    signal sin_table_q7 : STD_LOGIC_VECTOR (7 downto 0);
    signal sinh_table_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal sinh_table_ce0 : STD_LOGIC;
    signal sinh_table_q0 : STD_LOGIC_VECTOR (12 downto 0);
    signal sinh_table_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sinh_table_ce1 : STD_LOGIC;
    signal sinh_table_q1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sinh_table_address2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sinh_table_ce2 : STD_LOGIC;
    signal sinh_table_q2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sinh_table_address3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sinh_table_ce3 : STD_LOGIC;
    signal sinh_table_q3 : STD_LOGIC_VECTOR (12 downto 0);
    signal x_et_V_fu_4035_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal x_et_V_reg_8340 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal x_et_V_1_fu_4065_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal x_et_V_1_reg_8355 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_s_fu_4089_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_8361 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_et_V_2_fu_4142_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal x_et_V_2_reg_8381 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_2_fu_4166_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_2_reg_8387 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_et_V_3_fu_4219_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal x_et_V_3_reg_8407 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_4_fu_4243_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_4_reg_8413 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_et_V_4_fu_4296_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal x_et_V_4_reg_8433 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_6_fu_4320_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_6_reg_8439 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln_reg_8459 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_8_fu_4397_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_8_reg_8465 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln98_2_reg_8485 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_10_fu_4474_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_10_reg_8491 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln98_4_reg_8511 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_12_fu_4551_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_12_reg_8517 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln98_6_reg_8537 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_14_fu_4628_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_14_reg_8543 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln102_fu_4681_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln102_reg_8563 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Result_16_fu_4705_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_16_reg_8569 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln102_1_fu_4758_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln102_1_reg_8589 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Result_18_fu_4782_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_18_reg_8595 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln102_2_fu_4835_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln102_2_reg_8615 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Result_20_fu_4859_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_20_reg_8621 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln102_3_fu_4912_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln102_3_reg_8641 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Result_22_fu_4936_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_22_reg_8647 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln102_4_fu_4989_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln102_4_reg_8667 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Result_24_fu_5013_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_24_reg_8673 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln102_5_fu_5055_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln102_5_reg_8688 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Result_26_fu_5079_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_26_reg_8694 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln102_6_fu_5132_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln102_6_reg_8714 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Result_28_fu_5156_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_28_reg_8720 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln102_7_fu_5209_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln102_7_reg_8740 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Result_30_fu_5233_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_30_reg_8746 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln102_8_fu_5286_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln102_8_reg_8766 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Result_32_fu_5310_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_32_reg_8772 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln102_9_fu_5363_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln102_9_reg_8792 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Result_34_fu_5387_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_34_reg_8798 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln587_fu_4049_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln587_1_fu_4060_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_2_fu_4121_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_3_fu_4132_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln587_fu_4137_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_4_fu_4198_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_5_fu_4209_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln587_1_fu_4214_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_6_fu_4275_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_7_fu_4286_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln587_2_fu_4291_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_8_fu_4352_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_9_fu_4363_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln587_3_fu_4368_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_10_fu_4429_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_11_fu_4440_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln587_4_fu_4445_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_12_fu_4506_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_13_fu_4517_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln587_5_fu_4522_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_14_fu_4583_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_15_fu_4594_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln587_6_fu_4599_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_16_fu_4660_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_17_fu_4671_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln587_7_fu_4676_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_18_fu_4737_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_19_fu_4748_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln587_8_fu_4753_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_20_fu_4814_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_21_fu_4825_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln587_9_fu_4830_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_22_fu_4891_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_23_fu_4902_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln587_10_fu_4907_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_24_fu_4968_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_25_fu_4979_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln587_11_fu_4984_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_26_fu_5045_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln587_12_fu_5050_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_27_fu_5111_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_28_fu_5122_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln587_13_fu_5127_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_29_fu_5188_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_30_fu_5199_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln587_14_fu_5204_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_31_fu_5265_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_32_fu_5276_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln587_15_fu_5281_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_33_fu_5342_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_34_fu_5353_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln587_16_fu_5358_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_35_fu_5419_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_36_fu_5430_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln587_17_fu_5435_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal x_phi_V_fu_4039_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal phi_V_1_fu_4054_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal x_eta_V_fu_4069_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_s_fu_4097_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_1_fu_4103_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal x_phi_V_1_fu_4079_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal phi_V_3_fu_4126_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal eta_V_fu_4113_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal x_eta_V_1_fu_4146_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_3_fu_4174_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_3_fu_4180_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal x_phi_V_2_fu_4156_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal phi_V_5_fu_4203_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal eta_V_1_fu_4190_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal x_eta_V_2_fu_4223_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_5_fu_4251_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_5_fu_4257_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal x_phi_V_3_fu_4233_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal phi_V_7_fu_4280_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal eta_V_2_fu_4267_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal x_eta_V_3_fu_4300_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_7_fu_4328_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_7_fu_4334_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal x_phi_V_4_fu_4310_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal phi_V_9_fu_4357_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal eta_V_3_fu_4344_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_36_fu_4387_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_9_fu_4405_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_9_fu_4411_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal phi_V_10_fu_4373_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal phi_V_11_fu_4434_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal eta_V_4_fu_4421_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_37_fu_4464_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_11_fu_4482_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_11_fu_4488_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal phi_V_12_fu_4450_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal phi_V_13_fu_4511_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal eta_V_5_fu_4498_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_38_fu_4541_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_13_fu_4559_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_13_fu_4565_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal phi_V_14_fu_4527_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal phi_V_15_fu_4588_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal eta_V_6_fu_4575_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_39_fu_4618_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_15_fu_4636_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_15_fu_4642_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal phi_V_16_fu_4604_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal phi_V_17_fu_4665_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal eta_V_7_fu_4652_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_40_fu_4685_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_17_fu_4713_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_17_fu_4719_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal phi_V_18_fu_4695_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal phi_V_19_fu_4742_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal eta_V_8_fu_4729_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_41_fu_4762_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_19_fu_4790_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_19_fu_4796_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal phi_V_20_fu_4772_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal phi_V_21_fu_4819_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal eta_V_9_fu_4806_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_42_fu_4839_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_21_fu_4867_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_21_fu_4873_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal phi_V_22_fu_4849_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal phi_V_23_fu_4896_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal eta_V_10_fu_4883_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_43_fu_4916_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_23_fu_4944_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_23_fu_4950_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal phi_V_24_fu_4926_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal phi_V_25_fu_4973_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal eta_V_11_fu_4960_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_44_fu_4993_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_25_fu_5021_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_25_fu_5027_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal phi_V_26_fu_5003_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal eta_V_12_fu_5037_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_45_fu_5059_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_27_fu_5087_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_27_fu_5093_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal phi_V_27_fu_5069_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal phi_V_28_fu_5116_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal eta_V_13_fu_5103_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_46_fu_5136_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_29_fu_5164_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_29_fu_5170_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal phi_V_29_fu_5146_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal phi_V_30_fu_5193_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal eta_V_14_fu_5180_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_47_fu_5213_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_31_fu_5241_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_31_fu_5247_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal phi_V_31_fu_5223_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal phi_V_32_fu_5270_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal eta_V_15_fu_5257_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_48_fu_5290_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_33_fu_5318_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_33_fu_5324_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal phi_V_33_fu_5300_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal phi_V_34_fu_5347_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal eta_V_16_fu_5334_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_49_fu_5367_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_35_fu_5395_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_35_fu_5401_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal phi_V_35_fu_5377_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal phi_V_36_fu_5424_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal eta_V_17_fu_5411_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1171_fu_5447_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1171_fu_5444_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal mul_ln1171_1_fu_5457_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln712_fu_5463_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1171_2_fu_5486_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1171_2_fu_5483_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln1171_3_fu_5496_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln196_fu_5469_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1171_4_fu_5506_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln712_1_fu_5512_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1171_5_fu_5535_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1171_4_fu_5532_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln1171_6_fu_5545_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln196_1_fu_5518_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1171_7_fu_5555_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln712_2_fu_5561_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1171_8_fu_5584_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1171_6_fu_5581_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln1171_9_fu_5594_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln196_2_fu_5567_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1171_10_fu_5604_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln712_3_fu_5610_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1171_11_fu_5633_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1171_8_fu_5630_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln1171_12_fu_5643_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln196_3_fu_5616_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1171_13_fu_5653_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln712_4_fu_5659_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1171_14_fu_5682_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1171_33_fu_5679_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln1171_15_fu_5692_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln141_fu_5665_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1171_16_fu_5702_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln712_5_fu_5708_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1171_17_fu_5731_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1171_34_fu_5728_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln1171_18_fu_5741_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln141_1_fu_5714_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1171_19_fu_5751_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln712_6_fu_5757_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1171_20_fu_5780_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1171_35_fu_5777_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln1171_21_fu_5790_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln141_2_fu_5763_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1171_22_fu_5800_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln712_7_fu_5806_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1171_23_fu_5829_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1171_36_fu_5826_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln1171_24_fu_5839_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln141_3_fu_5812_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1171_25_fu_5849_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln712_8_fu_5855_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1171_26_fu_5878_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1171_14_fu_5875_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln1171_27_fu_5888_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln168_fu_5861_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1171_28_fu_5898_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln712_9_fu_5904_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1171_29_fu_5927_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1171_16_fu_5924_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln1171_30_fu_5937_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln168_1_fu_5910_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1171_31_fu_5947_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln712_10_fu_5953_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1171_32_fu_5976_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1171_18_fu_5973_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln1171_33_fu_5986_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln168_2_fu_5959_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1171_34_fu_5996_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln712_11_fu_6002_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1171_35_fu_6025_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1171_20_fu_6022_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln1171_36_fu_6035_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln168_3_fu_6008_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1171_37_fu_6045_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln712_12_fu_6051_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1171_38_fu_6074_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln168_4_fu_6057_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1171_39_fu_6084_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln712_13_fu_6090_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1171_40_fu_6113_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1171_24_fu_6110_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln1171_41_fu_6123_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln168_5_fu_6096_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1171_42_fu_6133_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln712_14_fu_6139_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1171_43_fu_6162_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1171_26_fu_6159_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln1171_44_fu_6172_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln168_6_fu_6145_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1171_45_fu_6182_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln712_15_fu_6188_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1171_46_fu_6211_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1171_28_fu_6208_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln1171_47_fu_6221_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln168_7_fu_6194_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1171_48_fu_6231_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln712_16_fu_6237_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1171_49_fu_6260_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1171_30_fu_6257_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln1171_50_fu_6270_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln168_8_fu_6243_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1171_51_fu_6280_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln712_17_fu_6286_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1171_52_fu_6309_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1171_32_fu_6306_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln1171_53_fu_6319_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln168_9_fu_6292_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1171_54_fu_6329_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln1171_1_fu_5457_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_4_fu_6335_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal lhs_fu_6345_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal ret_V_fu_6353_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp0_fu_6359_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_1_fu_6373_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1171_fu_5447_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_5_fu_6379_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal lhs_1_fu_6389_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal ret_V_1_fu_6397_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp0_1_fu_6403_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_3_fu_6417_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1171_3_fu_5496_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_6_fu_6423_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp0_2_fu_6433_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_5_fu_6445_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1171_2_fu_5486_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_7_fu_6451_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal lhs_2_fu_6461_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal ret_V_2_fu_6469_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp0_3_fu_6475_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_7_fu_6489_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1171_4_fu_5506_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_8_fu_6495_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp0_4_fu_6505_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_9_fu_6517_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1171_6_fu_5545_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_9_fu_6523_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp0_5_fu_6533_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_11_fu_6545_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln1171_5_fu_5535_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_s_fu_6551_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal lhs_3_fu_6561_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal ret_V_3_fu_6569_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp0_6_fu_6575_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_13_fu_6589_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln1171_7_fu_5555_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_1_fu_6595_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal lhs_4_fu_6605_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal ret_V_4_fu_6613_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp0_7_fu_6619_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_15_fu_6633_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln1171_9_fu_5594_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_2_fu_6639_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp0_8_fu_6649_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_17_fu_6661_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln1171_8_fu_5584_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_3_fu_6667_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal lhs_5_fu_6677_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal ret_V_5_fu_6685_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp0_9_fu_6691_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_19_fu_6705_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln1171_10_fu_5604_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_10_fu_6711_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal lhs_6_fu_6721_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal ret_V_6_fu_6729_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp0_10_fu_6735_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_21_fu_6749_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln1171_12_fu_5643_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_11_fu_6755_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp0_11_fu_6765_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_23_fu_6777_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln1171_11_fu_5633_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_12_fu_6783_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal lhs_7_fu_6793_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal ret_V_7_fu_6801_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp0_12_fu_6807_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_25_fu_6821_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln1171_13_fu_5653_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln717_3_fu_6827_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp0_13_fu_6837_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_27_fu_6847_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1171_15_fu_5692_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_13_fu_6853_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp0_14_fu_6863_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_29_fu_6875_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln1171_14_fu_5682_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_14_fu_6881_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp0_15_fu_6891_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_31_fu_6903_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln1171_16_fu_5702_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_15_fu_6909_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal lhs_8_fu_6919_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal ret_V_8_fu_6927_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp0_16_fu_6933_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_33_fu_6947_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln1171_18_fu_5741_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_16_fu_6953_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp0_17_fu_6963_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_35_fu_6975_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln1171_17_fu_5731_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_17_fu_6981_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal lhs_9_fu_6991_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal ret_V_9_fu_6999_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp0_18_fu_7005_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_37_fu_7019_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal mul_ln1171_19_fu_5751_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_18_fu_7025_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp0_19_fu_7035_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_39_fu_7047_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln1171_21_fu_5790_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_19_fu_7053_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp0_20_fu_7063_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_41_fu_7075_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln1171_20_fu_5780_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_20_fu_7081_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp0_21_fu_7091_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_43_fu_7103_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln1171_22_fu_5800_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_21_fu_7109_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp0_22_fu_7119_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_45_fu_7131_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln1171_24_fu_5839_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_22_fu_7137_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp0_23_fu_7147_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_47_fu_7159_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln1171_23_fu_5829_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_23_fu_7165_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp0_24_fu_7175_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_49_fu_7187_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln1171_25_fu_5849_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_24_fu_7193_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp0_25_fu_7203_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_51_fu_7215_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal mul_ln1171_27_fu_5888_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_25_fu_7221_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal lhs_10_fu_7231_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal ret_V_10_fu_7239_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp0_26_fu_7245_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_53_fu_7259_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1171_26_fu_5878_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_26_fu_7265_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal lhs_11_fu_7275_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal ret_V_11_fu_7283_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp0_27_fu_7289_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_55_fu_7303_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1171_28_fu_5898_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_27_fu_7309_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal lhs_12_fu_7319_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal ret_V_12_fu_7327_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp0_28_fu_7333_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_57_fu_7347_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln1171_30_fu_5937_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_28_fu_7353_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal lhs_13_fu_7363_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal ret_V_13_fu_7371_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp0_29_fu_7377_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_59_fu_7391_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1171_29_fu_5927_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_29_fu_7397_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal lhs_14_fu_7407_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal ret_V_14_fu_7415_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp0_30_fu_7421_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_61_fu_7435_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1171_31_fu_5947_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_30_fu_7441_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal lhs_15_fu_7451_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal ret_V_15_fu_7459_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp0_31_fu_7465_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_63_fu_7479_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln1171_33_fu_5986_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_31_fu_7485_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal lhs_16_fu_7495_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal ret_V_16_fu_7503_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp0_32_fu_7509_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_65_fu_7523_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1171_32_fu_5976_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_32_fu_7529_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal lhs_17_fu_7539_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal ret_V_17_fu_7547_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp0_33_fu_7553_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_67_fu_7567_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1171_34_fu_5996_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_33_fu_7573_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal lhs_18_fu_7583_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal ret_V_18_fu_7591_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp0_34_fu_7597_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_69_fu_7611_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln1171_36_fu_6035_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_34_fu_7617_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp0_35_fu_7627_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_71_fu_7639_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln1171_35_fu_6025_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_35_fu_7645_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal lhs_19_fu_7655_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal ret_V_19_fu_7663_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp0_36_fu_7669_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_73_fu_7683_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln1171_37_fu_6045_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_36_fu_7689_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp0_37_fu_7699_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_75_fu_7711_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln1171_39_fu_6084_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_37_fu_7717_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal lhs_20_fu_7727_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal ret_V_20_fu_7735_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp0_38_fu_7741_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_77_fu_7755_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1171_41_fu_6123_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_38_fu_7761_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp0_39_fu_7771_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_79_fu_7783_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1171_40_fu_6113_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_39_fu_7789_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal lhs_21_fu_7799_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal ret_V_21_fu_7807_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp0_40_fu_7813_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_81_fu_7827_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1171_42_fu_6133_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_40_fu_7833_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal lhs_22_fu_7843_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal ret_V_22_fu_7851_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp0_41_fu_7857_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_83_fu_7871_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1171_44_fu_6172_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_41_fu_7877_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp0_42_fu_7887_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_85_fu_7899_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln1171_43_fu_6162_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_42_fu_7905_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal lhs_23_fu_7915_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal ret_V_23_fu_7923_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp0_43_fu_7929_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_87_fu_7943_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln1171_45_fu_6182_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_43_fu_7949_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal lhs_24_fu_7959_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal ret_V_24_fu_7967_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp0_44_fu_7973_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_89_fu_7987_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1171_47_fu_6221_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_44_fu_7993_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp0_45_fu_8003_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_91_fu_8015_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln1171_46_fu_6211_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_45_fu_8021_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal lhs_25_fu_8031_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal ret_V_25_fu_8039_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp0_46_fu_8045_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_93_fu_8059_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln1171_48_fu_6231_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_46_fu_8065_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp0_47_fu_8075_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_95_fu_8087_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln1171_50_fu_6270_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_47_fu_8093_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp0_48_fu_8103_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_97_fu_8115_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln1171_49_fu_6260_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_48_fu_8121_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal lhs_26_fu_8131_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal ret_V_26_fu_8139_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp0_49_fu_8145_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_99_fu_8159_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln1171_51_fu_6280_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_49_fu_8165_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal lhs_27_fu_8175_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal ret_V_27_fu_8183_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp0_50_fu_8189_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_101_fu_8203_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1171_53_fu_6319_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_50_fu_8209_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp0_51_fu_8219_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_103_fu_8231_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln1171_52_fu_6309_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_51_fu_8237_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal lhs_28_fu_8247_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal ret_V_28_fu_8255_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp0_52_fu_8261_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_105_fu_8275_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln1171_54_fu_6329_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_52_fu_8281_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal lhs_29_fu_8291_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal ret_V_29_fu_8299_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp0_53_fu_8305_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_107_fu_8319_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_3_fu_6417_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln717_s_fu_8325_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln1171_38_fu_6074_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal r_V_1_fu_6373_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal r_V_5_fu_6445_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal r_V_7_fu_6489_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal r_V_9_fu_6517_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal r_V_11_fu_6545_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal r_V_13_fu_6589_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal r_V_15_fu_6633_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal r_V_17_fu_6661_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal r_V_19_fu_6705_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal r_V_21_fu_6749_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal r_V_23_fu_6777_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal r_V_25_fu_6821_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal r_V_27_fu_6847_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal r_V_29_fu_6875_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal r_V_31_fu_6903_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal r_V_33_fu_6947_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal r_V_35_fu_6975_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_37_fu_7019_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal r_V_39_fu_7047_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal r_V_41_fu_7075_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal r_V_43_fu_7103_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal r_V_45_fu_7131_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_47_fu_7159_p2 : STD_LOGIC_VECTOR (36 downto 0);
    signal r_V_49_fu_7187_p2 : STD_LOGIC_VECTOR (36 downto 0);
    signal r_V_51_fu_7215_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal r_V_53_fu_7259_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_55_fu_7303_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_57_fu_7347_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_59_fu_7391_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal r_V_61_fu_7435_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal r_V_63_fu_7479_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_65_fu_7523_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal r_V_67_fu_7567_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal r_V_69_fu_7611_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal r_V_71_fu_7639_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal r_V_73_fu_7683_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal r_V_75_fu_7711_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal r_V_77_fu_7755_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_79_fu_7783_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal r_V_81_fu_7827_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal r_V_83_fu_7871_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal r_V_85_fu_7899_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal r_V_87_fu_7943_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal r_V_89_fu_7987_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal r_V_91_fu_8015_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal r_V_93_fu_8059_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal r_V_95_fu_8087_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal r_V_97_fu_8115_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal r_V_99_fu_8159_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal r_V_101_fu_8203_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal r_V_103_fu_8231_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_105_fu_8275_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_107_fu_8319_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal mul_ln1171_10_fu_5604_p10 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln1171_13_fu_5653_p10 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln1171_16_fu_5702_p10 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln1171_19_fu_5751_p10 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln1171_22_fu_5800_p10 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln1171_25_fu_5849_p10 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln1171_28_fu_5898_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln1171_31_fu_5947_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln1171_34_fu_5996_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln1171_37_fu_6045_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln1171_38_fu_6074_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln1171_39_fu_6084_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln1171_42_fu_6133_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln1171_45_fu_6182_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln1171_48_fu_6231_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln1171_4_fu_5506_p10 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln1171_51_fu_6280_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln1171_54_fu_6329_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln1171_7_fu_5555_p10 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component anomaly_detection_mul_12ns_8s_20_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component anomaly_detection_mul_8s_9ns_17_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component anomaly_detection_mul_13s_9ns_22_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component anomaly_detection_mul_9ns_8s_17_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component anomaly_detection_mul_11ns_8s_19_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component anomaly_detection_mul_13s_11ns_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component anomaly_detection_mul_13s_14ns_27_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (26 downto 0) );
    end component;


    component anomaly_detection_mul_13s_16ns_29_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (28 downto 0) );
    end component;


    component anomaly_detection_mul_13s_17ns_30_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (16 downto 0);
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component anomaly_detection_mul_13s_15ns_28_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component anomaly_detection_mul_13s_18ns_31_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component anomaly_detection_mul_13s_19ns_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (18 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component anomaly_detection_mul_13s_20ns_33_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (19 downto 0);
        dout : OUT STD_LOGIC_VECTOR (32 downto 0) );
    end component;


    component anomaly_detection_mul_13s_22ns_35_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (21 downto 0);
        dout : OUT STD_LOGIC_VECTOR (34 downto 0) );
    end component;


    component anomaly_detection_mul_13s_24ns_37_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        dout : OUT STD_LOGIC_VECTOR (36 downto 0) );
    end component;


    component anomaly_detection_mul_13s_21ns_34_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (20 downto 0);
        dout : OUT STD_LOGIC_VECTOR (33 downto 0) );
    end component;


    component anomaly_detection_mul_13s_13ns_26_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component anomaly_detection_mul_13s_12ns_25_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component anomaly_detection_sin_table_2_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address2 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address3 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address4 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address5 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address6 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address7 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address8 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce8 : IN STD_LOGIC;
        q8 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address9 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce9 : IN STD_LOGIC;
        q9 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address10 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce10 : IN STD_LOGIC;
        q10 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address11 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce11 : IN STD_LOGIC;
        q11 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address12 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce12 : IN STD_LOGIC;
        q12 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address13 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce13 : IN STD_LOGIC;
        q13 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address14 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce14 : IN STD_LOGIC;
        q14 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address15 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce15 : IN STD_LOGIC;
        q15 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address16 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce16 : IN STD_LOGIC;
        q16 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address17 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce17 : IN STD_LOGIC;
        q17 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address18 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce18 : IN STD_LOGIC;
        q18 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address19 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce19 : IN STD_LOGIC;
        q19 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address20 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce20 : IN STD_LOGIC;
        q20 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address21 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce21 : IN STD_LOGIC;
        q21 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address22 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce22 : IN STD_LOGIC;
        q22 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address23 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce23 : IN STD_LOGIC;
        q23 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address24 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce24 : IN STD_LOGIC;
        q24 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address25 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce25 : IN STD_LOGIC;
        q25 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address26 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce26 : IN STD_LOGIC;
        q26 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address27 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce27 : IN STD_LOGIC;
        q27 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address28 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce28 : IN STD_LOGIC;
        q28 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component anomaly_detection_sinh_table_3_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        address2 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (12 downto 0);
        address3 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (12 downto 0);
        address4 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (12 downto 0);
        address5 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (12 downto 0);
        address6 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (12 downto 0);
        address7 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (12 downto 0);
        address8 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce8 : IN STD_LOGIC;
        q8 : OUT STD_LOGIC_VECTOR (12 downto 0);
        address9 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce9 : IN STD_LOGIC;
        q9 : OUT STD_LOGIC_VECTOR (12 downto 0);
        address10 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce10 : IN STD_LOGIC;
        q10 : OUT STD_LOGIC_VECTOR (12 downto 0);
        address11 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce11 : IN STD_LOGIC;
        q11 : OUT STD_LOGIC_VECTOR (12 downto 0);
        address12 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce12 : IN STD_LOGIC;
        q12 : OUT STD_LOGIC_VECTOR (12 downto 0);
        address13 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce13 : IN STD_LOGIC;
        q13 : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component anomaly_detection_sin_table_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address2 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address3 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address4 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address5 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address6 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address7 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component anomaly_detection_sinh_table_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        address2 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (12 downto 0);
        address3 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;



begin
    sin_table_2_U : component anomaly_detection_sin_table_2_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sin_table_2_address0,
        ce0 => sin_table_2_ce0,
        q0 => sin_table_2_q0,
        address1 => sin_table_2_address1,
        ce1 => sin_table_2_ce1,
        q1 => sin_table_2_q1,
        address2 => sin_table_2_address2,
        ce2 => sin_table_2_ce2,
        q2 => sin_table_2_q2,
        address3 => sin_table_2_address3,
        ce3 => sin_table_2_ce3,
        q3 => sin_table_2_q3,
        address4 => sin_table_2_address4,
        ce4 => sin_table_2_ce4,
        q4 => sin_table_2_q4,
        address5 => sin_table_2_address5,
        ce5 => sin_table_2_ce5,
        q5 => sin_table_2_q5,
        address6 => sin_table_2_address6,
        ce6 => sin_table_2_ce6,
        q6 => sin_table_2_q6,
        address7 => sin_table_2_address7,
        ce7 => sin_table_2_ce7,
        q7 => sin_table_2_q7,
        address8 => sin_table_2_address8,
        ce8 => sin_table_2_ce8,
        q8 => sin_table_2_q8,
        address9 => sin_table_2_address9,
        ce9 => sin_table_2_ce9,
        q9 => sin_table_2_q9,
        address10 => sin_table_2_address10,
        ce10 => sin_table_2_ce10,
        q10 => sin_table_2_q10,
        address11 => sin_table_2_address11,
        ce11 => sin_table_2_ce11,
        q11 => sin_table_2_q11,
        address12 => sin_table_2_address12,
        ce12 => sin_table_2_ce12,
        q12 => sin_table_2_q12,
        address13 => sin_table_2_address13,
        ce13 => sin_table_2_ce13,
        q13 => sin_table_2_q13,
        address14 => sin_table_2_address14,
        ce14 => sin_table_2_ce14,
        q14 => sin_table_2_q14,
        address15 => sin_table_2_address15,
        ce15 => sin_table_2_ce15,
        q15 => sin_table_2_q15,
        address16 => sin_table_2_address16,
        ce16 => sin_table_2_ce16,
        q16 => sin_table_2_q16,
        address17 => sin_table_2_address17,
        ce17 => sin_table_2_ce17,
        q17 => sin_table_2_q17,
        address18 => sin_table_2_address18,
        ce18 => sin_table_2_ce18,
        q18 => sin_table_2_q18,
        address19 => sin_table_2_address19,
        ce19 => sin_table_2_ce19,
        q19 => sin_table_2_q19,
        address20 => sin_table_2_address20,
        ce20 => sin_table_2_ce20,
        q20 => sin_table_2_q20,
        address21 => sin_table_2_address21,
        ce21 => sin_table_2_ce21,
        q21 => sin_table_2_q21,
        address22 => sin_table_2_address22,
        ce22 => sin_table_2_ce22,
        q22 => sin_table_2_q22,
        address23 => sin_table_2_address23,
        ce23 => sin_table_2_ce23,
        q23 => sin_table_2_q23,
        address24 => sin_table_2_address24,
        ce24 => sin_table_2_ce24,
        q24 => sin_table_2_q24,
        address25 => sin_table_2_address25,
        ce25 => sin_table_2_ce25,
        q25 => sin_table_2_q25,
        address26 => sin_table_2_address26,
        ce26 => sin_table_2_ce26,
        q26 => sin_table_2_q26,
        address27 => sin_table_2_address27,
        ce27 => sin_table_2_ce27,
        q27 => sin_table_2_q27,
        address28 => sin_table_2_address28,
        ce28 => sin_table_2_ce28,
        q28 => sin_table_2_q28);

    sinh_table_3_U : component anomaly_detection_sinh_table_3_ROM_AUTO_1R
    generic map (
        DataWidth => 13,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sinh_table_3_address0,
        ce0 => sinh_table_3_ce0,
        q0 => sinh_table_3_q0,
        address1 => sinh_table_3_address1,
        ce1 => sinh_table_3_ce1,
        q1 => sinh_table_3_q1,
        address2 => sinh_table_3_address2,
        ce2 => sinh_table_3_ce2,
        q2 => sinh_table_3_q2,
        address3 => sinh_table_3_address3,
        ce3 => sinh_table_3_ce3,
        q3 => sinh_table_3_q3,
        address4 => sinh_table_3_address4,
        ce4 => sinh_table_3_ce4,
        q4 => sinh_table_3_q4,
        address5 => sinh_table_3_address5,
        ce5 => sinh_table_3_ce5,
        q5 => sinh_table_3_q5,
        address6 => sinh_table_3_address6,
        ce6 => sinh_table_3_ce6,
        q6 => sinh_table_3_q6,
        address7 => sinh_table_3_address7,
        ce7 => sinh_table_3_ce7,
        q7 => sinh_table_3_q7,
        address8 => sinh_table_3_address8,
        ce8 => sinh_table_3_ce8,
        q8 => sinh_table_3_q8,
        address9 => sinh_table_3_address9,
        ce9 => sinh_table_3_ce9,
        q9 => sinh_table_3_q9,
        address10 => sinh_table_3_address10,
        ce10 => sinh_table_3_ce10,
        q10 => sinh_table_3_q10,
        address11 => sinh_table_3_address11,
        ce11 => sinh_table_3_ce11,
        q11 => sinh_table_3_q11,
        address12 => sinh_table_3_address12,
        ce12 => sinh_table_3_ce12,
        q12 => sinh_table_3_q12,
        address13 => sinh_table_3_address13,
        ce13 => sinh_table_3_ce13,
        q13 => sinh_table_3_q13);

    sin_table_U : component anomaly_detection_sin_table_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sin_table_address0,
        ce0 => sin_table_ce0,
        q0 => sin_table_q0,
        address1 => sin_table_address1,
        ce1 => sin_table_ce1,
        q1 => sin_table_q1,
        address2 => sin_table_address2,
        ce2 => sin_table_ce2,
        q2 => sin_table_q2,
        address3 => sin_table_address3,
        ce3 => sin_table_ce3,
        q3 => sin_table_q3,
        address4 => sin_table_address4,
        ce4 => sin_table_ce4,
        q4 => sin_table_q4,
        address5 => sin_table_address5,
        ce5 => sin_table_ce5,
        q5 => sin_table_q5,
        address6 => sin_table_address6,
        ce6 => sin_table_ce6,
        q6 => sin_table_q6,
        address7 => sin_table_address7,
        ce7 => sin_table_ce7,
        q7 => sin_table_q7);

    sinh_table_U : component anomaly_detection_sinh_table_ROM_AUTO_1R
    generic map (
        DataWidth => 13,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sinh_table_address0,
        ce0 => sinh_table_ce0,
        q0 => sinh_table_q0,
        address1 => sinh_table_address1,
        ce1 => sinh_table_ce1,
        q1 => sinh_table_q1,
        address2 => sinh_table_address2,
        ce2 => sinh_table_ce2,
        q2 => sinh_table_q2,
        address3 => sinh_table_address3,
        ce3 => sinh_table_ce3,
        q3 => sinh_table_q3);

    mul_12ns_8s_20_1_1_U1 : component anomaly_detection_mul_12ns_8s_20_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 8,
        dout_WIDTH => 20)
    port map (
        din0 => mul_ln1171_fu_5447_p0,
        din1 => sin_table_2_q28,
        dout => mul_ln1171_fu_5447_p2);

    mul_12ns_8s_20_1_1_U2 : component anomaly_detection_mul_12ns_8s_20_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 8,
        dout_WIDTH => 20)
    port map (
        din0 => mul_ln1171_1_fu_5457_p0,
        din1 => sin_table_2_q27,
        dout => mul_ln1171_1_fu_5457_p2);

    mul_8s_9ns_17_1_1_U3 : component anomaly_detection_mul_8s_9ns_17_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 9,
        dout_WIDTH => 17)
    port map (
        din0 => sin_table_2_q26,
        din1 => mul_ln1171_2_fu_5486_p1,
        dout => mul_ln1171_2_fu_5486_p2);

    mul_8s_9ns_17_1_1_U4 : component anomaly_detection_mul_8s_9ns_17_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 9,
        dout_WIDTH => 17)
    port map (
        din0 => sin_table_2_q25,
        din1 => mul_ln1171_3_fu_5496_p1,
        dout => mul_ln1171_3_fu_5496_p2);

    mul_13s_9ns_22_1_1_U5 : component anomaly_detection_mul_13s_9ns_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 9,
        dout_WIDTH => 22)
    port map (
        din0 => select_ln196_fu_5469_p3,
        din1 => mul_ln1171_4_fu_5506_p1,
        dout => mul_ln1171_4_fu_5506_p2);

    mul_8s_9ns_17_1_1_U6 : component anomaly_detection_mul_8s_9ns_17_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 9,
        dout_WIDTH => 17)
    port map (
        din0 => sin_table_2_q24,
        din1 => mul_ln1171_5_fu_5535_p1,
        dout => mul_ln1171_5_fu_5535_p2);

    mul_8s_9ns_17_1_1_U7 : component anomaly_detection_mul_8s_9ns_17_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 9,
        dout_WIDTH => 17)
    port map (
        din0 => sin_table_2_q23,
        din1 => mul_ln1171_6_fu_5545_p1,
        dout => mul_ln1171_6_fu_5545_p2);

    mul_13s_9ns_22_1_1_U8 : component anomaly_detection_mul_13s_9ns_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 9,
        dout_WIDTH => 22)
    port map (
        din0 => select_ln196_1_fu_5518_p3,
        din1 => mul_ln1171_7_fu_5555_p1,
        dout => mul_ln1171_7_fu_5555_p2);

    mul_8s_9ns_17_1_1_U9 : component anomaly_detection_mul_8s_9ns_17_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 9,
        dout_WIDTH => 17)
    port map (
        din0 => sin_table_2_q22,
        din1 => mul_ln1171_8_fu_5584_p1,
        dout => mul_ln1171_8_fu_5584_p2);

    mul_8s_9ns_17_1_1_U10 : component anomaly_detection_mul_8s_9ns_17_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 9,
        dout_WIDTH => 17)
    port map (
        din0 => sin_table_2_q21,
        din1 => mul_ln1171_9_fu_5594_p1,
        dout => mul_ln1171_9_fu_5594_p2);

    mul_13s_9ns_22_1_1_U11 : component anomaly_detection_mul_13s_9ns_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 9,
        dout_WIDTH => 22)
    port map (
        din0 => select_ln196_2_fu_5567_p3,
        din1 => mul_ln1171_10_fu_5604_p1,
        dout => mul_ln1171_10_fu_5604_p2);

    mul_8s_9ns_17_1_1_U12 : component anomaly_detection_mul_8s_9ns_17_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 9,
        dout_WIDTH => 17)
    port map (
        din0 => sin_table_2_q20,
        din1 => mul_ln1171_11_fu_5633_p1,
        dout => mul_ln1171_11_fu_5633_p2);

    mul_8s_9ns_17_1_1_U13 : component anomaly_detection_mul_8s_9ns_17_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 9,
        dout_WIDTH => 17)
    port map (
        din0 => sin_table_2_q19,
        din1 => mul_ln1171_12_fu_5643_p1,
        dout => mul_ln1171_12_fu_5643_p2);

    mul_13s_9ns_22_1_1_U14 : component anomaly_detection_mul_13s_9ns_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 9,
        dout_WIDTH => 22)
    port map (
        din0 => select_ln196_3_fu_5616_p3,
        din1 => mul_ln1171_13_fu_5653_p1,
        dout => mul_ln1171_13_fu_5653_p2);

    mul_9ns_8s_17_1_1_U15 : component anomaly_detection_mul_9ns_8s_17_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 8,
        dout_WIDTH => 17)
    port map (
        din0 => mul_ln1171_14_fu_5682_p0,
        din1 => sin_table_q7,
        dout => mul_ln1171_14_fu_5682_p2);

    mul_8s_9ns_17_1_1_U16 : component anomaly_detection_mul_8s_9ns_17_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 9,
        dout_WIDTH => 17)
    port map (
        din0 => sin_table_q6,
        din1 => mul_ln1171_15_fu_5692_p1,
        dout => mul_ln1171_15_fu_5692_p2);

    mul_13s_9ns_22_1_1_U17 : component anomaly_detection_mul_13s_9ns_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 9,
        dout_WIDTH => 22)
    port map (
        din0 => select_ln141_fu_5665_p3,
        din1 => mul_ln1171_16_fu_5702_p1,
        dout => mul_ln1171_16_fu_5702_p2);

    mul_9ns_8s_17_1_1_U18 : component anomaly_detection_mul_9ns_8s_17_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 8,
        dout_WIDTH => 17)
    port map (
        din0 => mul_ln1171_17_fu_5731_p0,
        din1 => sin_table_q5,
        dout => mul_ln1171_17_fu_5731_p2);

    mul_8s_9ns_17_1_1_U19 : component anomaly_detection_mul_8s_9ns_17_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 9,
        dout_WIDTH => 17)
    port map (
        din0 => sin_table_q4,
        din1 => mul_ln1171_18_fu_5741_p1,
        dout => mul_ln1171_18_fu_5741_p2);

    mul_13s_9ns_22_1_1_U20 : component anomaly_detection_mul_13s_9ns_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 9,
        dout_WIDTH => 22)
    port map (
        din0 => select_ln141_1_fu_5714_p3,
        din1 => mul_ln1171_19_fu_5751_p1,
        dout => mul_ln1171_19_fu_5751_p2);

    mul_9ns_8s_17_1_1_U21 : component anomaly_detection_mul_9ns_8s_17_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 8,
        dout_WIDTH => 17)
    port map (
        din0 => mul_ln1171_20_fu_5780_p0,
        din1 => sin_table_q3,
        dout => mul_ln1171_20_fu_5780_p2);

    mul_8s_9ns_17_1_1_U22 : component anomaly_detection_mul_8s_9ns_17_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 9,
        dout_WIDTH => 17)
    port map (
        din0 => sin_table_q2,
        din1 => mul_ln1171_21_fu_5790_p1,
        dout => mul_ln1171_21_fu_5790_p2);

    mul_13s_9ns_22_1_1_U23 : component anomaly_detection_mul_13s_9ns_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 9,
        dout_WIDTH => 22)
    port map (
        din0 => select_ln141_2_fu_5763_p3,
        din1 => mul_ln1171_22_fu_5800_p1,
        dout => mul_ln1171_22_fu_5800_p2);

    mul_9ns_8s_17_1_1_U24 : component anomaly_detection_mul_9ns_8s_17_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 8,
        dout_WIDTH => 17)
    port map (
        din0 => mul_ln1171_23_fu_5829_p0,
        din1 => sin_table_q1,
        dout => mul_ln1171_23_fu_5829_p2);

    mul_8s_9ns_17_1_1_U25 : component anomaly_detection_mul_8s_9ns_17_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 9,
        dout_WIDTH => 17)
    port map (
        din0 => sin_table_q0,
        din1 => mul_ln1171_24_fu_5839_p1,
        dout => mul_ln1171_24_fu_5839_p2);

    mul_13s_9ns_22_1_1_U26 : component anomaly_detection_mul_13s_9ns_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 9,
        dout_WIDTH => 22)
    port map (
        din0 => select_ln141_3_fu_5812_p3,
        din1 => mul_ln1171_25_fu_5849_p1,
        dout => mul_ln1171_25_fu_5849_p2);

    mul_11ns_8s_19_1_1_U27 : component anomaly_detection_mul_11ns_8s_19_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 8,
        dout_WIDTH => 19)
    port map (
        din0 => mul_ln1171_26_fu_5878_p0,
        din1 => sin_table_2_q18,
        dout => mul_ln1171_26_fu_5878_p2);

    mul_11ns_8s_19_1_1_U28 : component anomaly_detection_mul_11ns_8s_19_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 8,
        dout_WIDTH => 19)
    port map (
        din0 => mul_ln1171_27_fu_5888_p0,
        din1 => sin_table_2_q17,
        dout => mul_ln1171_27_fu_5888_p2);

    mul_13s_11ns_24_1_1_U29 : component anomaly_detection_mul_13s_11ns_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 11,
        dout_WIDTH => 24)
    port map (
        din0 => select_ln168_fu_5861_p3,
        din1 => mul_ln1171_28_fu_5898_p1,
        dout => mul_ln1171_28_fu_5898_p2);

    mul_11ns_8s_19_1_1_U30 : component anomaly_detection_mul_11ns_8s_19_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 8,
        dout_WIDTH => 19)
    port map (
        din0 => mul_ln1171_29_fu_5927_p0,
        din1 => sin_table_2_q16,
        dout => mul_ln1171_29_fu_5927_p2);

    mul_11ns_8s_19_1_1_U31 : component anomaly_detection_mul_11ns_8s_19_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 8,
        dout_WIDTH => 19)
    port map (
        din0 => mul_ln1171_30_fu_5937_p0,
        din1 => sin_table_2_q15,
        dout => mul_ln1171_30_fu_5937_p2);

    mul_13s_11ns_24_1_1_U32 : component anomaly_detection_mul_13s_11ns_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 11,
        dout_WIDTH => 24)
    port map (
        din0 => select_ln168_1_fu_5910_p3,
        din1 => mul_ln1171_31_fu_5947_p1,
        dout => mul_ln1171_31_fu_5947_p2);

    mul_11ns_8s_19_1_1_U33 : component anomaly_detection_mul_11ns_8s_19_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 8,
        dout_WIDTH => 19)
    port map (
        din0 => mul_ln1171_32_fu_5976_p0,
        din1 => sin_table_2_q14,
        dout => mul_ln1171_32_fu_5976_p2);

    mul_11ns_8s_19_1_1_U34 : component anomaly_detection_mul_11ns_8s_19_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 8,
        dout_WIDTH => 19)
    port map (
        din0 => mul_ln1171_33_fu_5986_p0,
        din1 => sin_table_2_q13,
        dout => mul_ln1171_33_fu_5986_p2);

    mul_13s_11ns_24_1_1_U35 : component anomaly_detection_mul_13s_11ns_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 11,
        dout_WIDTH => 24)
    port map (
        din0 => select_ln168_2_fu_5959_p3,
        din1 => mul_ln1171_34_fu_5996_p1,
        dout => mul_ln1171_34_fu_5996_p2);

    mul_11ns_8s_19_1_1_U36 : component anomaly_detection_mul_11ns_8s_19_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 8,
        dout_WIDTH => 19)
    port map (
        din0 => mul_ln1171_35_fu_6025_p0,
        din1 => sin_table_2_q12,
        dout => mul_ln1171_35_fu_6025_p2);

    mul_11ns_8s_19_1_1_U37 : component anomaly_detection_mul_11ns_8s_19_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 8,
        dout_WIDTH => 19)
    port map (
        din0 => mul_ln1171_36_fu_6035_p0,
        din1 => sin_table_2_q11,
        dout => mul_ln1171_36_fu_6035_p2);

    mul_13s_11ns_24_1_1_U38 : component anomaly_detection_mul_13s_11ns_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 11,
        dout_WIDTH => 24)
    port map (
        din0 => select_ln168_3_fu_6008_p3,
        din1 => mul_ln1171_37_fu_6045_p1,
        dout => mul_ln1171_37_fu_6045_p2);

    mul_11ns_8s_19_1_1_U39 : component anomaly_detection_mul_11ns_8s_19_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 8,
        dout_WIDTH => 19)
    port map (
        din0 => mul_ln1171_38_fu_6074_p0,
        din1 => sin_table_2_q10,
        dout => mul_ln1171_38_fu_6074_p2);

    mul_13s_11ns_24_1_1_U40 : component anomaly_detection_mul_13s_11ns_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 11,
        dout_WIDTH => 24)
    port map (
        din0 => select_ln168_4_fu_6057_p3,
        din1 => mul_ln1171_39_fu_6084_p1,
        dout => mul_ln1171_39_fu_6084_p2);

    mul_11ns_8s_19_1_1_U41 : component anomaly_detection_mul_11ns_8s_19_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 8,
        dout_WIDTH => 19)
    port map (
        din0 => mul_ln1171_40_fu_6113_p0,
        din1 => sin_table_2_q9,
        dout => mul_ln1171_40_fu_6113_p2);

    mul_11ns_8s_19_1_1_U42 : component anomaly_detection_mul_11ns_8s_19_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 8,
        dout_WIDTH => 19)
    port map (
        din0 => mul_ln1171_41_fu_6123_p0,
        din1 => sin_table_2_q8,
        dout => mul_ln1171_41_fu_6123_p2);

    mul_13s_11ns_24_1_1_U43 : component anomaly_detection_mul_13s_11ns_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 11,
        dout_WIDTH => 24)
    port map (
        din0 => select_ln168_5_fu_6096_p3,
        din1 => mul_ln1171_42_fu_6133_p1,
        dout => mul_ln1171_42_fu_6133_p2);

    mul_11ns_8s_19_1_1_U44 : component anomaly_detection_mul_11ns_8s_19_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 8,
        dout_WIDTH => 19)
    port map (
        din0 => mul_ln1171_43_fu_6162_p0,
        din1 => sin_table_2_q7,
        dout => mul_ln1171_43_fu_6162_p2);

    mul_11ns_8s_19_1_1_U45 : component anomaly_detection_mul_11ns_8s_19_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 8,
        dout_WIDTH => 19)
    port map (
        din0 => mul_ln1171_44_fu_6172_p0,
        din1 => sin_table_2_q6,
        dout => mul_ln1171_44_fu_6172_p2);

    mul_13s_11ns_24_1_1_U46 : component anomaly_detection_mul_13s_11ns_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 11,
        dout_WIDTH => 24)
    port map (
        din0 => select_ln168_6_fu_6145_p3,
        din1 => mul_ln1171_45_fu_6182_p1,
        dout => mul_ln1171_45_fu_6182_p2);

    mul_11ns_8s_19_1_1_U47 : component anomaly_detection_mul_11ns_8s_19_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 8,
        dout_WIDTH => 19)
    port map (
        din0 => mul_ln1171_46_fu_6211_p0,
        din1 => sin_table_2_q5,
        dout => mul_ln1171_46_fu_6211_p2);

    mul_11ns_8s_19_1_1_U48 : component anomaly_detection_mul_11ns_8s_19_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 8,
        dout_WIDTH => 19)
    port map (
        din0 => mul_ln1171_47_fu_6221_p0,
        din1 => sin_table_2_q4,
        dout => mul_ln1171_47_fu_6221_p2);

    mul_13s_11ns_24_1_1_U49 : component anomaly_detection_mul_13s_11ns_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 11,
        dout_WIDTH => 24)
    port map (
        din0 => select_ln168_7_fu_6194_p3,
        din1 => mul_ln1171_48_fu_6231_p1,
        dout => mul_ln1171_48_fu_6231_p2);

    mul_11ns_8s_19_1_1_U50 : component anomaly_detection_mul_11ns_8s_19_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 8,
        dout_WIDTH => 19)
    port map (
        din0 => mul_ln1171_49_fu_6260_p0,
        din1 => sin_table_2_q3,
        dout => mul_ln1171_49_fu_6260_p2);

    mul_11ns_8s_19_1_1_U51 : component anomaly_detection_mul_11ns_8s_19_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 8,
        dout_WIDTH => 19)
    port map (
        din0 => mul_ln1171_50_fu_6270_p0,
        din1 => sin_table_2_q2,
        dout => mul_ln1171_50_fu_6270_p2);

    mul_13s_11ns_24_1_1_U52 : component anomaly_detection_mul_13s_11ns_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 11,
        dout_WIDTH => 24)
    port map (
        din0 => select_ln168_8_fu_6243_p3,
        din1 => mul_ln1171_51_fu_6280_p1,
        dout => mul_ln1171_51_fu_6280_p2);

    mul_11ns_8s_19_1_1_U53 : component anomaly_detection_mul_11ns_8s_19_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 8,
        dout_WIDTH => 19)
    port map (
        din0 => mul_ln1171_52_fu_6309_p0,
        din1 => sin_table_2_q1,
        dout => mul_ln1171_52_fu_6309_p2);

    mul_11ns_8s_19_1_1_U54 : component anomaly_detection_mul_11ns_8s_19_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 8,
        dout_WIDTH => 19)
    port map (
        din0 => mul_ln1171_53_fu_6319_p0,
        din1 => sin_table_2_q0,
        dout => mul_ln1171_53_fu_6319_p2);

    mul_13s_11ns_24_1_1_U55 : component anomaly_detection_mul_13s_11ns_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 11,
        dout_WIDTH => 24)
    port map (
        din0 => select_ln168_9_fu_6292_p3,
        din1 => mul_ln1171_54_fu_6329_p1,
        dout => mul_ln1171_54_fu_6329_p2);

    mul_13s_14ns_27_1_1_U56 : component anomaly_detection_mul_13s_14ns_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 14,
        dout_WIDTH => 27)
    port map (
        din0 => tmp0_fu_6359_p4,
        din1 => r_V_1_fu_6373_p1,
        dout => r_V_1_fu_6373_p2);

    mul_13s_14ns_27_1_1_U57 : component anomaly_detection_mul_13s_14ns_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 14,
        dout_WIDTH => 27)
    port map (
        din0 => tmp0_1_fu_6403_p4,
        din1 => r_V_3_fu_6417_p1,
        dout => r_V_3_fu_6417_p2);

    mul_13s_16ns_29_1_1_U58 : component anomaly_detection_mul_13s_16ns_29_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 16,
        dout_WIDTH => 29)
    port map (
        din0 => tmp0_2_fu_6433_p3,
        din1 => r_V_5_fu_6445_p1,
        dout => r_V_5_fu_6445_p2);

    mul_13s_16ns_29_1_1_U59 : component anomaly_detection_mul_13s_16ns_29_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 16,
        dout_WIDTH => 29)
    port map (
        din0 => tmp0_3_fu_6475_p4,
        din1 => r_V_7_fu_6489_p1,
        dout => r_V_7_fu_6489_p2);

    mul_13s_14ns_27_1_1_U60 : component anomaly_detection_mul_13s_14ns_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 14,
        dout_WIDTH => 27)
    port map (
        din0 => tmp0_4_fu_6505_p3,
        din1 => r_V_9_fu_6517_p1,
        dout => r_V_9_fu_6517_p2);

    mul_13s_17ns_30_1_1_U61 : component anomaly_detection_mul_13s_17ns_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 17,
        dout_WIDTH => 30)
    port map (
        din0 => tmp0_5_fu_6533_p3,
        din1 => r_V_11_fu_6545_p1,
        dout => r_V_11_fu_6545_p2);

    mul_13s_17ns_30_1_1_U62 : component anomaly_detection_mul_13s_17ns_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 17,
        dout_WIDTH => 30)
    port map (
        din0 => tmp0_6_fu_6575_p4,
        din1 => r_V_13_fu_6589_p1,
        dout => r_V_13_fu_6589_p2);

    mul_13s_15ns_28_1_1_U63 : component anomaly_detection_mul_13s_15ns_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 15,
        dout_WIDTH => 28)
    port map (
        din0 => tmp0_7_fu_6619_p4,
        din1 => r_V_15_fu_6633_p1,
        dout => r_V_15_fu_6633_p2);

    mul_13s_17ns_30_1_1_U64 : component anomaly_detection_mul_13s_17ns_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 17,
        dout_WIDTH => 30)
    port map (
        din0 => tmp0_8_fu_6649_p3,
        din1 => r_V_17_fu_6661_p1,
        dout => r_V_17_fu_6661_p2);

    mul_13s_17ns_30_1_1_U65 : component anomaly_detection_mul_13s_17ns_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 17,
        dout_WIDTH => 30)
    port map (
        din0 => tmp0_9_fu_6691_p4,
        din1 => r_V_19_fu_6705_p1,
        dout => r_V_19_fu_6705_p2);

    mul_13s_15ns_28_1_1_U66 : component anomaly_detection_mul_13s_15ns_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 15,
        dout_WIDTH => 28)
    port map (
        din0 => tmp0_10_fu_6735_p4,
        din1 => r_V_21_fu_6749_p1,
        dout => r_V_21_fu_6749_p2);

    mul_13s_18ns_31_1_1_U67 : component anomaly_detection_mul_13s_18ns_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 18,
        dout_WIDTH => 31)
    port map (
        din0 => tmp0_11_fu_6765_p3,
        din1 => r_V_23_fu_6777_p1,
        dout => r_V_23_fu_6777_p2);

    mul_13s_18ns_31_1_1_U68 : component anomaly_detection_mul_13s_18ns_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 18,
        dout_WIDTH => 31)
    port map (
        din0 => tmp0_12_fu_6807_p4,
        din1 => r_V_25_fu_6821_p1,
        dout => r_V_25_fu_6821_p2);

    mul_13s_16ns_29_1_1_U69 : component anomaly_detection_mul_13s_16ns_29_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 16,
        dout_WIDTH => 29)
    port map (
        din0 => tmp0_13_fu_6837_p2,
        din1 => r_V_27_fu_6847_p1,
        dout => r_V_27_fu_6847_p2);

    mul_13s_17ns_30_1_1_U70 : component anomaly_detection_mul_13s_17ns_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 17,
        dout_WIDTH => 30)
    port map (
        din0 => tmp0_14_fu_6863_p3,
        din1 => r_V_29_fu_6875_p1,
        dout => r_V_29_fu_6875_p2);

    mul_13s_17ns_30_1_1_U71 : component anomaly_detection_mul_13s_17ns_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 17,
        dout_WIDTH => 30)
    port map (
        din0 => tmp0_15_fu_6891_p3,
        din1 => r_V_31_fu_6903_p1,
        dout => r_V_31_fu_6903_p2);

    mul_13s_15ns_28_1_1_U72 : component anomaly_detection_mul_13s_15ns_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 15,
        dout_WIDTH => 28)
    port map (
        din0 => tmp0_16_fu_6933_p4,
        din1 => r_V_33_fu_6947_p1,
        dout => r_V_33_fu_6947_p2);

    mul_13s_19ns_32_1_1_U73 : component anomaly_detection_mul_13s_19ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 19,
        dout_WIDTH => 32)
    port map (
        din0 => tmp0_17_fu_6963_p3,
        din1 => r_V_35_fu_6975_p1,
        dout => r_V_35_fu_6975_p2);

    mul_13s_20ns_33_1_1_U74 : component anomaly_detection_mul_13s_20ns_33_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 20,
        dout_WIDTH => 33)
    port map (
        din0 => tmp0_18_fu_7005_p4,
        din1 => r_V_37_fu_7019_p1,
        dout => r_V_37_fu_7019_p2);

    mul_13s_17ns_30_1_1_U75 : component anomaly_detection_mul_13s_17ns_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 17,
        dout_WIDTH => 30)
    port map (
        din0 => tmp0_19_fu_7035_p3,
        din1 => r_V_39_fu_7047_p1,
        dout => r_V_39_fu_7047_p2);

    mul_13s_22ns_35_1_1_U76 : component anomaly_detection_mul_13s_22ns_35_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 22,
        dout_WIDTH => 35)
    port map (
        din0 => tmp0_20_fu_7063_p3,
        din1 => r_V_41_fu_7075_p1,
        dout => r_V_41_fu_7075_p2);

    mul_13s_22ns_35_1_1_U77 : component anomaly_detection_mul_13s_22ns_35_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 22,
        dout_WIDTH => 35)
    port map (
        din0 => tmp0_21_fu_7091_p3,
        din1 => r_V_43_fu_7103_p1,
        dout => r_V_43_fu_7103_p2);

    mul_13s_19ns_32_1_1_U78 : component anomaly_detection_mul_13s_19ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 19,
        dout_WIDTH => 32)
    port map (
        din0 => tmp0_22_fu_7119_p3,
        din1 => r_V_45_fu_7131_p1,
        dout => r_V_45_fu_7131_p2);

    mul_13s_24ns_37_1_1_U79 : component anomaly_detection_mul_13s_24ns_37_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 24,
        dout_WIDTH => 37)
    port map (
        din0 => tmp0_23_fu_7147_p3,
        din1 => r_V_47_fu_7159_p1,
        dout => r_V_47_fu_7159_p2);

    mul_13s_24ns_37_1_1_U80 : component anomaly_detection_mul_13s_24ns_37_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 24,
        dout_WIDTH => 37)
    port map (
        din0 => tmp0_24_fu_7175_p3,
        din1 => r_V_49_fu_7187_p1,
        dout => r_V_49_fu_7187_p2);

    mul_13s_21ns_34_1_1_U81 : component anomaly_detection_mul_13s_21ns_34_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 21,
        dout_WIDTH => 34)
    port map (
        din0 => tmp0_25_fu_7203_p3,
        din1 => r_V_51_fu_7215_p1,
        dout => r_V_51_fu_7215_p2);

    mul_13s_13ns_26_1_1_U82 : component anomaly_detection_mul_13s_13ns_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 13,
        dout_WIDTH => 26)
    port map (
        din0 => tmp0_26_fu_7245_p4,
        din1 => r_V_53_fu_7259_p1,
        dout => r_V_53_fu_7259_p2);

    mul_13s_13ns_26_1_1_U83 : component anomaly_detection_mul_13s_13ns_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 13,
        dout_WIDTH => 26)
    port map (
        din0 => tmp0_27_fu_7289_p4,
        din1 => r_V_55_fu_7303_p1,
        dout => r_V_55_fu_7303_p2);

    mul_13s_11ns_24_1_1_U84 : component anomaly_detection_mul_13s_11ns_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 11,
        dout_WIDTH => 24)
    port map (
        din0 => tmp0_28_fu_7333_p4,
        din1 => r_V_57_fu_7347_p1,
        dout => r_V_57_fu_7347_p2);

    mul_13s_14ns_27_1_1_U85 : component anomaly_detection_mul_13s_14ns_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 14,
        dout_WIDTH => 27)
    port map (
        din0 => tmp0_29_fu_7377_p4,
        din1 => r_V_59_fu_7391_p1,
        dout => r_V_59_fu_7391_p2);

    mul_13s_14ns_27_1_1_U86 : component anomaly_detection_mul_13s_14ns_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 14,
        dout_WIDTH => 27)
    port map (
        din0 => tmp0_30_fu_7421_p4,
        din1 => r_V_61_fu_7435_p1,
        dout => r_V_61_fu_7435_p2);

    mul_13s_11ns_24_1_1_U87 : component anomaly_detection_mul_13s_11ns_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 11,
        dout_WIDTH => 24)
    port map (
        din0 => tmp0_31_fu_7465_p4,
        din1 => r_V_63_fu_7479_p1,
        dout => r_V_63_fu_7479_p2);

    mul_13s_14ns_27_1_1_U88 : component anomaly_detection_mul_13s_14ns_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 14,
        dout_WIDTH => 27)
    port map (
        din0 => tmp0_32_fu_7509_p4,
        din1 => r_V_65_fu_7523_p1,
        dout => r_V_65_fu_7523_p2);

    mul_13s_14ns_27_1_1_U89 : component anomaly_detection_mul_13s_14ns_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 14,
        dout_WIDTH => 27)
    port map (
        din0 => tmp0_33_fu_7553_p4,
        din1 => r_V_67_fu_7567_p1,
        dout => r_V_67_fu_7567_p2);

    mul_13s_12ns_25_1_1_U90 : component anomaly_detection_mul_13s_12ns_25_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 12,
        dout_WIDTH => 25)
    port map (
        din0 => tmp0_34_fu_7597_p4,
        din1 => r_V_69_fu_7611_p1,
        dout => r_V_69_fu_7611_p2);

    mul_13s_15ns_28_1_1_U91 : component anomaly_detection_mul_13s_15ns_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 15,
        dout_WIDTH => 28)
    port map (
        din0 => tmp0_35_fu_7627_p3,
        din1 => r_V_71_fu_7639_p1,
        dout => r_V_71_fu_7639_p2);

    mul_13s_15ns_28_1_1_U92 : component anomaly_detection_mul_13s_15ns_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 15,
        dout_WIDTH => 28)
    port map (
        din0 => tmp0_36_fu_7669_p4,
        din1 => r_V_73_fu_7683_p1,
        dout => r_V_73_fu_7683_p2);

    mul_13s_12ns_25_1_1_U93 : component anomaly_detection_mul_13s_12ns_25_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 12,
        dout_WIDTH => 25)
    port map (
        din0 => tmp0_37_fu_7699_p3,
        din1 => r_V_75_fu_7711_p1,
        dout => r_V_75_fu_7711_p2);

    mul_13s_13ns_26_1_1_U94 : component anomaly_detection_mul_13s_13ns_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 13,
        dout_WIDTH => 26)
    port map (
        din0 => tmp0_38_fu_7741_p4,
        din1 => r_V_77_fu_7755_p1,
        dout => r_V_77_fu_7755_p2);

    mul_13s_16ns_29_1_1_U95 : component anomaly_detection_mul_13s_16ns_29_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 16,
        dout_WIDTH => 29)
    port map (
        din0 => tmp0_39_fu_7771_p3,
        din1 => r_V_79_fu_7783_p1,
        dout => r_V_79_fu_7783_p2);

    mul_13s_16ns_29_1_1_U96 : component anomaly_detection_mul_13s_16ns_29_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 16,
        dout_WIDTH => 29)
    port map (
        din0 => tmp0_40_fu_7813_p4,
        din1 => r_V_81_fu_7827_p1,
        dout => r_V_81_fu_7827_p2);

    mul_13s_14ns_27_1_1_U97 : component anomaly_detection_mul_13s_14ns_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 14,
        dout_WIDTH => 27)
    port map (
        din0 => tmp0_41_fu_7857_p4,
        din1 => r_V_83_fu_7871_p1,
        dout => r_V_83_fu_7871_p2);

    mul_13s_17ns_30_1_1_U98 : component anomaly_detection_mul_13s_17ns_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 17,
        dout_WIDTH => 30)
    port map (
        din0 => tmp0_42_fu_7887_p3,
        din1 => r_V_85_fu_7899_p1,
        dout => r_V_85_fu_7899_p2);

    mul_13s_17ns_30_1_1_U99 : component anomaly_detection_mul_13s_17ns_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 17,
        dout_WIDTH => 30)
    port map (
        din0 => tmp0_43_fu_7929_p4,
        din1 => r_V_87_fu_7943_p1,
        dout => r_V_87_fu_7943_p2);

    mul_13s_14ns_27_1_1_U100 : component anomaly_detection_mul_13s_14ns_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 14,
        dout_WIDTH => 27)
    port map (
        din0 => tmp0_44_fu_7973_p4,
        din1 => r_V_89_fu_7987_p1,
        dout => r_V_89_fu_7987_p2);

    mul_13s_17ns_30_1_1_U101 : component anomaly_detection_mul_13s_17ns_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 17,
        dout_WIDTH => 30)
    port map (
        din0 => tmp0_45_fu_8003_p3,
        din1 => r_V_91_fu_8015_p1,
        dout => r_V_91_fu_8015_p2);

    mul_13s_17ns_30_1_1_U102 : component anomaly_detection_mul_13s_17ns_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 17,
        dout_WIDTH => 30)
    port map (
        din0 => tmp0_46_fu_8045_p4,
        din1 => r_V_93_fu_8059_p1,
        dout => r_V_93_fu_8059_p2);

    mul_13s_15ns_28_1_1_U103 : component anomaly_detection_mul_13s_15ns_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 15,
        dout_WIDTH => 28)
    port map (
        din0 => tmp0_47_fu_8075_p3,
        din1 => r_V_95_fu_8087_p1,
        dout => r_V_95_fu_8087_p2);

    mul_13s_18ns_31_1_1_U104 : component anomaly_detection_mul_13s_18ns_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 18,
        dout_WIDTH => 31)
    port map (
        din0 => tmp0_48_fu_8103_p3,
        din1 => r_V_97_fu_8115_p1,
        dout => r_V_97_fu_8115_p2);

    mul_13s_18ns_31_1_1_U105 : component anomaly_detection_mul_13s_18ns_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 18,
        dout_WIDTH => 31)
    port map (
        din0 => tmp0_49_fu_8145_p4,
        din1 => r_V_99_fu_8159_p1,
        dout => r_V_99_fu_8159_p2);

    mul_13s_16ns_29_1_1_U106 : component anomaly_detection_mul_13s_16ns_29_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 16,
        dout_WIDTH => 29)
    port map (
        din0 => tmp0_50_fu_8189_p4,
        din1 => r_V_101_fu_8203_p1,
        dout => r_V_101_fu_8203_p2);

    mul_13s_19ns_32_1_1_U107 : component anomaly_detection_mul_13s_19ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 19,
        dout_WIDTH => 32)
    port map (
        din0 => tmp0_51_fu_8219_p3,
        din1 => r_V_103_fu_8231_p1,
        dout => r_V_103_fu_8231_p2);

    mul_13s_19ns_32_1_1_U108 : component anomaly_detection_mul_13s_19ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 19,
        dout_WIDTH => 32)
    port map (
        din0 => tmp0_52_fu_8261_p4,
        din1 => r_V_105_fu_8275_p1,
        dout => r_V_105_fu_8275_p2);

    mul_13s_16ns_29_1_1_U109 : component anomaly_detection_mul_13s_16ns_29_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 16,
        dout_WIDTH => 29)
    port map (
        din0 => tmp0_53_fu_8305_p4,
        din1 => r_V_107_fu_8319_p1,
        dout => r_V_107_fu_8319_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                lshr_ln98_2_reg_8485 <= muons_1(18 downto 10);
                lshr_ln98_4_reg_8511 <= muons_2(18 downto 10);
                lshr_ln98_6_reg_8537 <= muons_3(18 downto 10);
                lshr_ln_reg_8459 <= muons_0(18 downto 10);
                p_Result_10_reg_8491 <= muons_1(31 downto 31);
                p_Result_12_reg_8517 <= muons_2(31 downto 31);
                p_Result_14_reg_8543 <= muons_3(31 downto 31);
                p_Result_16_reg_8569 <= jets_0(18 downto 18);
                p_Result_18_reg_8595 <= jets_1(18 downto 18);
                p_Result_20_reg_8621 <= jets_2(18 downto 18);
                p_Result_22_reg_8647 <= jets_3(18 downto 18);
                p_Result_24_reg_8673 <= jets_4(18 downto 18);
                p_Result_26_reg_8694 <= jets_5(18 downto 18);
                p_Result_28_reg_8720 <= jets_6(18 downto 18);
                p_Result_2_reg_8387 <= egammas_1(16 downto 16);
                p_Result_30_reg_8746 <= jets_7(18 downto 18);
                p_Result_32_reg_8772 <= jets_8(18 downto 18);
                p_Result_34_reg_8798 <= jets_9(18 downto 18);
                p_Result_4_reg_8413 <= egammas_2(16 downto 16);
                p_Result_6_reg_8439 <= egammas_3(16 downto 16);
                p_Result_8_reg_8465 <= muons_0(31 downto 31);
                p_Result_s_reg_8361 <= egammas_0(16 downto 16);
                trunc_ln102_1_reg_8589 <= trunc_ln102_1_fu_4758_p1;
                trunc_ln102_2_reg_8615 <= trunc_ln102_2_fu_4835_p1;
                trunc_ln102_3_reg_8641 <= trunc_ln102_3_fu_4912_p1;
                trunc_ln102_4_reg_8667 <= trunc_ln102_4_fu_4989_p1;
                trunc_ln102_5_reg_8688 <= trunc_ln102_5_fu_5055_p1;
                trunc_ln102_6_reg_8714 <= trunc_ln102_6_fu_5132_p1;
                trunc_ln102_7_reg_8740 <= trunc_ln102_7_fu_5209_p1;
                trunc_ln102_8_reg_8766 <= trunc_ln102_8_fu_5286_p1;
                trunc_ln102_9_reg_8792 <= trunc_ln102_9_fu_5363_p1;
                trunc_ln102_reg_8563 <= trunc_ln102_fu_4681_p1;
                x_et_V_1_reg_8355 <= x_et_V_1_fu_4065_p1;
                x_et_V_2_reg_8381 <= x_et_V_2_fu_4142_p1;
                x_et_V_3_reg_8407 <= x_et_V_3_fu_4219_p1;
                x_et_V_4_reg_8433 <= x_et_V_4_fu_4296_p1;
                x_et_V_reg_8340 <= x_et_V_fu_4035_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
        anomaly_score <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln717_s_fu_8325_p4),16));


    anomaly_score_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            anomaly_score_ap_vld <= ap_const_logic_1;
        else 
            anomaly_score_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_idle_pp0 = ap_const_logic_1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_local_block <= ap_const_logic_0;
    ap_local_deadlock <= ap_const_logic_0;

    ap_ready_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    eta_V_10_fu_4883_p3 <= 
        p_Result_21_fu_4873_p4 when (p_Result_20_fu_4859_p3(0) = '1') else 
        p_Val2_42_fu_4839_p4;
    eta_V_11_fu_4960_p3 <= 
        p_Result_23_fu_4950_p4 when (p_Result_22_fu_4936_p3(0) = '1') else 
        p_Val2_43_fu_4916_p4;
    eta_V_12_fu_5037_p3 <= 
        p_Result_25_fu_5027_p4 when (p_Result_24_fu_5013_p3(0) = '1') else 
        p_Val2_44_fu_4993_p4;
    eta_V_13_fu_5103_p3 <= 
        p_Result_27_fu_5093_p4 when (p_Result_26_fu_5079_p3(0) = '1') else 
        p_Val2_45_fu_5059_p4;
    eta_V_14_fu_5180_p3 <= 
        p_Result_29_fu_5170_p4 when (p_Result_28_fu_5156_p3(0) = '1') else 
        p_Val2_46_fu_5136_p4;
    eta_V_15_fu_5257_p3 <= 
        p_Result_31_fu_5247_p4 when (p_Result_30_fu_5233_p3(0) = '1') else 
        p_Val2_47_fu_5213_p4;
    eta_V_16_fu_5334_p3 <= 
        p_Result_33_fu_5324_p4 when (p_Result_32_fu_5310_p3(0) = '1') else 
        p_Val2_48_fu_5290_p4;
    eta_V_17_fu_5411_p3 <= 
        p_Result_35_fu_5401_p4 when (p_Result_34_fu_5387_p3(0) = '1') else 
        p_Val2_49_fu_5367_p4;
    eta_V_1_fu_4190_p3 <= 
        p_Result_3_fu_4180_p4 when (p_Result_2_fu_4166_p3(0) = '1') else 
        x_eta_V_1_fu_4146_p4;
    eta_V_2_fu_4267_p3 <= 
        p_Result_5_fu_4257_p4 when (p_Result_4_fu_4243_p3(0) = '1') else 
        x_eta_V_2_fu_4223_p4;
    eta_V_3_fu_4344_p3 <= 
        p_Result_7_fu_4334_p4 when (p_Result_6_fu_4320_p3(0) = '1') else 
        x_eta_V_3_fu_4300_p4;
    eta_V_4_fu_4421_p3 <= 
        p_Result_9_fu_4411_p4 when (p_Result_8_fu_4397_p3(0) = '1') else 
        p_Val2_36_fu_4387_p4;
    eta_V_5_fu_4498_p3 <= 
        p_Result_11_fu_4488_p4 when (p_Result_10_fu_4474_p3(0) = '1') else 
        p_Val2_37_fu_4464_p4;
    eta_V_6_fu_4575_p3 <= 
        p_Result_13_fu_4565_p4 when (p_Result_12_fu_4551_p3(0) = '1') else 
        p_Val2_38_fu_4541_p4;
    eta_V_7_fu_4652_p3 <= 
        p_Result_15_fu_4642_p4 when (p_Result_14_fu_4628_p3(0) = '1') else 
        p_Val2_39_fu_4618_p4;
    eta_V_8_fu_4729_p3 <= 
        p_Result_17_fu_4719_p4 when (p_Result_16_fu_4705_p3(0) = '1') else 
        p_Val2_40_fu_4685_p4;
    eta_V_9_fu_4806_p3 <= 
        p_Result_19_fu_4796_p4 when (p_Result_18_fu_4782_p3(0) = '1') else 
        p_Val2_41_fu_4762_p4;
    eta_V_fu_4113_p3 <= 
        p_Result_1_fu_4103_p4 when (p_Result_s_fu_4089_p3(0) = '1') else 
        x_eta_V_fu_4069_p4;
    lhs_10_fu_7231_p3 <= (tmp_25_fu_7221_p4 & ap_const_lv11_0);
    lhs_11_fu_7275_p3 <= (tmp_26_fu_7265_p4 & ap_const_lv11_0);
    lhs_12_fu_7319_p3 <= (tmp_27_fu_7309_p4 & ap_const_lv11_0);
    lhs_13_fu_7363_p3 <= (tmp_28_fu_7353_p4 & ap_const_lv11_0);
    lhs_14_fu_7407_p3 <= (tmp_29_fu_7397_p4 & ap_const_lv11_0);
    lhs_15_fu_7451_p3 <= (tmp_30_fu_7441_p4 & ap_const_lv11_0);
    lhs_16_fu_7495_p3 <= (tmp_31_fu_7485_p4 & ap_const_lv11_0);
    lhs_17_fu_7539_p3 <= (tmp_32_fu_7529_p4 & ap_const_lv11_0);
    lhs_18_fu_7583_p3 <= (tmp_33_fu_7573_p4 & ap_const_lv11_0);
    lhs_19_fu_7655_p3 <= (tmp_35_fu_7645_p4 & ap_const_lv11_0);
    lhs_1_fu_6389_p3 <= (tmp_5_fu_6379_p4 & ap_const_lv11_0);
    lhs_20_fu_7727_p3 <= (tmp_37_fu_7717_p4 & ap_const_lv11_0);
    lhs_21_fu_7799_p3 <= (tmp_39_fu_7789_p4 & ap_const_lv11_0);
    lhs_22_fu_7843_p3 <= (tmp_40_fu_7833_p4 & ap_const_lv11_0);
    lhs_23_fu_7915_p3 <= (tmp_42_fu_7905_p4 & ap_const_lv11_0);
    lhs_24_fu_7959_p3 <= (tmp_43_fu_7949_p4 & ap_const_lv11_0);
    lhs_25_fu_8031_p3 <= (tmp_45_fu_8021_p4 & ap_const_lv11_0);
    lhs_26_fu_8131_p3 <= (tmp_48_fu_8121_p4 & ap_const_lv11_0);
    lhs_27_fu_8175_p3 <= (tmp_49_fu_8165_p4 & ap_const_lv11_0);
    lhs_28_fu_8247_p3 <= (tmp_51_fu_8237_p4 & ap_const_lv11_0);
    lhs_29_fu_8291_p3 <= (tmp_52_fu_8281_p4 & ap_const_lv11_0);
    lhs_2_fu_6461_p3 <= (tmp_7_fu_6451_p4 & ap_const_lv11_0);
    lhs_3_fu_6561_p3 <= (tmp_s_fu_6551_p4 & ap_const_lv11_0);
    lhs_4_fu_6605_p3 <= (tmp_1_fu_6595_p4 & ap_const_lv11_0);
    lhs_5_fu_6677_p3 <= (tmp_3_fu_6667_p4 & ap_const_lv11_0);
    lhs_6_fu_6721_p3 <= (tmp_10_fu_6711_p4 & ap_const_lv11_0);
    lhs_7_fu_6793_p3 <= (tmp_12_fu_6783_p4 & ap_const_lv11_0);
    lhs_8_fu_6919_p3 <= (tmp_15_fu_6909_p4 & ap_const_lv11_0);
    lhs_9_fu_6991_p3 <= (tmp_17_fu_6981_p4 & ap_const_lv11_0);
    lhs_fu_6345_p3 <= (tmp_4_fu_6335_p4 & ap_const_lv11_0);
    mul_ln1171_10_fu_5604_p1 <= mul_ln1171_10_fu_5604_p10(9 - 1 downto 0);
    mul_ln1171_10_fu_5604_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_et_V_3_reg_8407),22));
    mul_ln1171_11_fu_5633_p1 <= zext_ln1171_8_fu_5630_p1(9 - 1 downto 0);
    mul_ln1171_12_fu_5643_p1 <= zext_ln1171_8_fu_5630_p1(9 - 1 downto 0);
    mul_ln1171_13_fu_5653_p1 <= mul_ln1171_13_fu_5653_p10(9 - 1 downto 0);
    mul_ln1171_13_fu_5653_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_et_V_4_reg_8433),22));
    mul_ln1171_14_fu_5682_p0 <= zext_ln1171_33_fu_5679_p1(9 - 1 downto 0);
    mul_ln1171_15_fu_5692_p1 <= zext_ln1171_33_fu_5679_p1(9 - 1 downto 0);
    mul_ln1171_16_fu_5702_p1 <= mul_ln1171_16_fu_5702_p10(9 - 1 downto 0);
    mul_ln1171_16_fu_5702_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_reg_8459),22));
    mul_ln1171_17_fu_5731_p0 <= zext_ln1171_34_fu_5728_p1(9 - 1 downto 0);
    mul_ln1171_18_fu_5741_p1 <= zext_ln1171_34_fu_5728_p1(9 - 1 downto 0);
    mul_ln1171_19_fu_5751_p1 <= mul_ln1171_19_fu_5751_p10(9 - 1 downto 0);
    mul_ln1171_19_fu_5751_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln98_2_reg_8485),22));
    mul_ln1171_1_fu_5457_p0 <= zext_ln1171_fu_5444_p1(12 - 1 downto 0);
    mul_ln1171_20_fu_5780_p0 <= zext_ln1171_35_fu_5777_p1(9 - 1 downto 0);
    mul_ln1171_21_fu_5790_p1 <= zext_ln1171_35_fu_5777_p1(9 - 1 downto 0);
    mul_ln1171_22_fu_5800_p1 <= mul_ln1171_22_fu_5800_p10(9 - 1 downto 0);
    mul_ln1171_22_fu_5800_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln98_4_reg_8511),22));
    mul_ln1171_23_fu_5829_p0 <= zext_ln1171_36_fu_5826_p1(9 - 1 downto 0);
    mul_ln1171_24_fu_5839_p1 <= zext_ln1171_36_fu_5826_p1(9 - 1 downto 0);
    mul_ln1171_25_fu_5849_p1 <= mul_ln1171_25_fu_5849_p10(9 - 1 downto 0);
    mul_ln1171_25_fu_5849_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln98_6_reg_8537),22));
    mul_ln1171_26_fu_5878_p0 <= zext_ln1171_14_fu_5875_p1(11 - 1 downto 0);
    mul_ln1171_27_fu_5888_p0 <= zext_ln1171_14_fu_5875_p1(11 - 1 downto 0);
    mul_ln1171_28_fu_5898_p1 <= mul_ln1171_28_fu_5898_p10(11 - 1 downto 0);
    mul_ln1171_28_fu_5898_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln102_reg_8563),24));
    mul_ln1171_29_fu_5927_p0 <= zext_ln1171_16_fu_5924_p1(11 - 1 downto 0);
    mul_ln1171_2_fu_5486_p1 <= zext_ln1171_2_fu_5483_p1(9 - 1 downto 0);
    mul_ln1171_30_fu_5937_p0 <= zext_ln1171_16_fu_5924_p1(11 - 1 downto 0);
    mul_ln1171_31_fu_5947_p1 <= mul_ln1171_31_fu_5947_p10(11 - 1 downto 0);
    mul_ln1171_31_fu_5947_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln102_1_reg_8589),24));
    mul_ln1171_32_fu_5976_p0 <= zext_ln1171_18_fu_5973_p1(11 - 1 downto 0);
    mul_ln1171_33_fu_5986_p0 <= zext_ln1171_18_fu_5973_p1(11 - 1 downto 0);
    mul_ln1171_34_fu_5996_p1 <= mul_ln1171_34_fu_5996_p10(11 - 1 downto 0);
    mul_ln1171_34_fu_5996_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln102_2_reg_8615),24));
    mul_ln1171_35_fu_6025_p0 <= zext_ln1171_20_fu_6022_p1(11 - 1 downto 0);
    mul_ln1171_36_fu_6035_p0 <= zext_ln1171_20_fu_6022_p1(11 - 1 downto 0);
    mul_ln1171_37_fu_6045_p1 <= mul_ln1171_37_fu_6045_p10(11 - 1 downto 0);
    mul_ln1171_37_fu_6045_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln102_3_reg_8641),24));
    mul_ln1171_38_fu_6074_p0 <= mul_ln1171_38_fu_6074_p00(11 - 1 downto 0);
    mul_ln1171_38_fu_6074_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln102_4_reg_8667),19));
    mul_ln1171_39_fu_6084_p1 <= mul_ln1171_39_fu_6084_p10(11 - 1 downto 0);
    mul_ln1171_39_fu_6084_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln102_4_reg_8667),24));
    mul_ln1171_3_fu_5496_p1 <= zext_ln1171_2_fu_5483_p1(9 - 1 downto 0);
    mul_ln1171_40_fu_6113_p0 <= zext_ln1171_24_fu_6110_p1(11 - 1 downto 0);
    mul_ln1171_41_fu_6123_p0 <= zext_ln1171_24_fu_6110_p1(11 - 1 downto 0);
    mul_ln1171_42_fu_6133_p1 <= mul_ln1171_42_fu_6133_p10(11 - 1 downto 0);
    mul_ln1171_42_fu_6133_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln102_5_reg_8688),24));
    mul_ln1171_43_fu_6162_p0 <= zext_ln1171_26_fu_6159_p1(11 - 1 downto 0);
    mul_ln1171_44_fu_6172_p0 <= zext_ln1171_26_fu_6159_p1(11 - 1 downto 0);
    mul_ln1171_45_fu_6182_p1 <= mul_ln1171_45_fu_6182_p10(11 - 1 downto 0);
    mul_ln1171_45_fu_6182_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln102_6_reg_8714),24));
    mul_ln1171_46_fu_6211_p0 <= zext_ln1171_28_fu_6208_p1(11 - 1 downto 0);
    mul_ln1171_47_fu_6221_p0 <= zext_ln1171_28_fu_6208_p1(11 - 1 downto 0);
    mul_ln1171_48_fu_6231_p1 <= mul_ln1171_48_fu_6231_p10(11 - 1 downto 0);
    mul_ln1171_48_fu_6231_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln102_7_reg_8740),24));
    mul_ln1171_49_fu_6260_p0 <= zext_ln1171_30_fu_6257_p1(11 - 1 downto 0);
    mul_ln1171_4_fu_5506_p1 <= mul_ln1171_4_fu_5506_p10(9 - 1 downto 0);
    mul_ln1171_4_fu_5506_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_et_V_1_reg_8355),22));
    mul_ln1171_50_fu_6270_p0 <= zext_ln1171_30_fu_6257_p1(11 - 1 downto 0);
    mul_ln1171_51_fu_6280_p1 <= mul_ln1171_51_fu_6280_p10(11 - 1 downto 0);
    mul_ln1171_51_fu_6280_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln102_8_reg_8766),24));
    mul_ln1171_52_fu_6309_p0 <= zext_ln1171_32_fu_6306_p1(11 - 1 downto 0);
    mul_ln1171_53_fu_6319_p0 <= zext_ln1171_32_fu_6306_p1(11 - 1 downto 0);
    mul_ln1171_54_fu_6329_p1 <= mul_ln1171_54_fu_6329_p10(11 - 1 downto 0);
    mul_ln1171_54_fu_6329_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln102_9_reg_8792),24));
    mul_ln1171_5_fu_5535_p1 <= zext_ln1171_4_fu_5532_p1(9 - 1 downto 0);
    mul_ln1171_6_fu_5545_p1 <= zext_ln1171_4_fu_5532_p1(9 - 1 downto 0);
    mul_ln1171_7_fu_5555_p1 <= mul_ln1171_7_fu_5555_p10(9 - 1 downto 0);
    mul_ln1171_7_fu_5555_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_et_V_2_reg_8381),22));
    mul_ln1171_8_fu_5584_p1 <= zext_ln1171_6_fu_5581_p1(9 - 1 downto 0);
    mul_ln1171_9_fu_5594_p1 <= zext_ln1171_6_fu_5581_p1(9 - 1 downto 0);
    mul_ln1171_fu_5447_p0 <= zext_ln1171_fu_5444_p1(12 - 1 downto 0);
    p_Result_10_fu_4474_p3 <= muons_1(31 downto 31);
    
    p_Result_11_fu_4488_p4_proc : process(p_Val2_11_fu_4482_p2)
    begin
        p_Result_11_fu_4488_p4 <= p_Val2_11_fu_4482_p2;
        p_Result_11_fu_4488_p4(8) <= ap_const_lv1_0(0);
    end process;

    p_Result_12_fu_4551_p3 <= muons_2(31 downto 31);
    
    p_Result_13_fu_4565_p4_proc : process(p_Val2_13_fu_4559_p2)
    begin
        p_Result_13_fu_4565_p4 <= p_Val2_13_fu_4559_p2;
        p_Result_13_fu_4565_p4(8) <= ap_const_lv1_0(0);
    end process;

    p_Result_14_fu_4628_p3 <= muons_3(31 downto 31);
    
    p_Result_15_fu_4642_p4_proc : process(p_Val2_15_fu_4636_p2)
    begin
        p_Result_15_fu_4642_p4 <= p_Val2_15_fu_4636_p2;
        p_Result_15_fu_4642_p4(8) <= ap_const_lv1_0(0);
    end process;

    p_Result_16_fu_4705_p3 <= jets_0(18 downto 18);
    
    p_Result_17_fu_4719_p4_proc : process(p_Val2_17_fu_4713_p2)
    begin
        p_Result_17_fu_4719_p4 <= p_Val2_17_fu_4713_p2;
        p_Result_17_fu_4719_p4(7) <= ap_const_lv1_0(0);
    end process;

    p_Result_18_fu_4782_p3 <= jets_1(18 downto 18);
    
    p_Result_19_fu_4796_p4_proc : process(p_Val2_19_fu_4790_p2)
    begin
        p_Result_19_fu_4796_p4 <= p_Val2_19_fu_4790_p2;
        p_Result_19_fu_4796_p4(7) <= ap_const_lv1_0(0);
    end process;

    
    p_Result_1_fu_4103_p4_proc : process(p_Val2_s_fu_4097_p2)
    begin
        p_Result_1_fu_4103_p4 <= p_Val2_s_fu_4097_p2;
        p_Result_1_fu_4103_p4(7) <= ap_const_lv1_0(0);
    end process;

    p_Result_20_fu_4859_p3 <= jets_2(18 downto 18);
    
    p_Result_21_fu_4873_p4_proc : process(p_Val2_21_fu_4867_p2)
    begin
        p_Result_21_fu_4873_p4 <= p_Val2_21_fu_4867_p2;
        p_Result_21_fu_4873_p4(7) <= ap_const_lv1_0(0);
    end process;

    p_Result_22_fu_4936_p3 <= jets_3(18 downto 18);
    
    p_Result_23_fu_4950_p4_proc : process(p_Val2_23_fu_4944_p2)
    begin
        p_Result_23_fu_4950_p4 <= p_Val2_23_fu_4944_p2;
        p_Result_23_fu_4950_p4(7) <= ap_const_lv1_0(0);
    end process;

    p_Result_24_fu_5013_p3 <= jets_4(18 downto 18);
    
    p_Result_25_fu_5027_p4_proc : process(p_Val2_25_fu_5021_p2)
    begin
        p_Result_25_fu_5027_p4 <= p_Val2_25_fu_5021_p2;
        p_Result_25_fu_5027_p4(7) <= ap_const_lv1_0(0);
    end process;

    p_Result_26_fu_5079_p3 <= jets_5(18 downto 18);
    
    p_Result_27_fu_5093_p4_proc : process(p_Val2_27_fu_5087_p2)
    begin
        p_Result_27_fu_5093_p4 <= p_Val2_27_fu_5087_p2;
        p_Result_27_fu_5093_p4(7) <= ap_const_lv1_0(0);
    end process;

    p_Result_28_fu_5156_p3 <= jets_6(18 downto 18);
    
    p_Result_29_fu_5170_p4_proc : process(p_Val2_29_fu_5164_p2)
    begin
        p_Result_29_fu_5170_p4 <= p_Val2_29_fu_5164_p2;
        p_Result_29_fu_5170_p4(7) <= ap_const_lv1_0(0);
    end process;

    p_Result_2_fu_4166_p3 <= egammas_1(16 downto 16);
    p_Result_30_fu_5233_p3 <= jets_7(18 downto 18);
    
    p_Result_31_fu_5247_p4_proc : process(p_Val2_31_fu_5241_p2)
    begin
        p_Result_31_fu_5247_p4 <= p_Val2_31_fu_5241_p2;
        p_Result_31_fu_5247_p4(7) <= ap_const_lv1_0(0);
    end process;

    p_Result_32_fu_5310_p3 <= jets_8(18 downto 18);
    
    p_Result_33_fu_5324_p4_proc : process(p_Val2_33_fu_5318_p2)
    begin
        p_Result_33_fu_5324_p4 <= p_Val2_33_fu_5318_p2;
        p_Result_33_fu_5324_p4(7) <= ap_const_lv1_0(0);
    end process;

    p_Result_34_fu_5387_p3 <= jets_9(18 downto 18);
    
    p_Result_35_fu_5401_p4_proc : process(p_Val2_35_fu_5395_p2)
    begin
        p_Result_35_fu_5401_p4 <= p_Val2_35_fu_5395_p2;
        p_Result_35_fu_5401_p4(7) <= ap_const_lv1_0(0);
    end process;

    
    p_Result_3_fu_4180_p4_proc : process(p_Val2_3_fu_4174_p2)
    begin
        p_Result_3_fu_4180_p4 <= p_Val2_3_fu_4174_p2;
        p_Result_3_fu_4180_p4(7) <= ap_const_lv1_0(0);
    end process;

    p_Result_4_fu_4243_p3 <= egammas_2(16 downto 16);
    
    p_Result_5_fu_4257_p4_proc : process(p_Val2_5_fu_4251_p2)
    begin
        p_Result_5_fu_4257_p4 <= p_Val2_5_fu_4251_p2;
        p_Result_5_fu_4257_p4(7) <= ap_const_lv1_0(0);
    end process;

    p_Result_6_fu_4320_p3 <= egammas_3(16 downto 16);
    
    p_Result_7_fu_4334_p4_proc : process(p_Val2_7_fu_4328_p2)
    begin
        p_Result_7_fu_4334_p4 <= p_Val2_7_fu_4328_p2;
        p_Result_7_fu_4334_p4(7) <= ap_const_lv1_0(0);
    end process;

    p_Result_8_fu_4397_p3 <= muons_0(31 downto 31);
    
    p_Result_9_fu_4411_p4_proc : process(p_Val2_9_fu_4405_p2)
    begin
        p_Result_9_fu_4411_p4 <= p_Val2_9_fu_4405_p2;
        p_Result_9_fu_4411_p4(8) <= ap_const_lv1_0(0);
    end process;

    p_Result_s_fu_4089_p3 <= egammas_0(16 downto 16);
    p_Val2_11_fu_4482_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(p_Val2_37_fu_4464_p4));
    p_Val2_13_fu_4559_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(p_Val2_38_fu_4541_p4));
    p_Val2_15_fu_4636_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(p_Val2_39_fu_4618_p4));
    p_Val2_17_fu_4713_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(p_Val2_40_fu_4685_p4));
    p_Val2_19_fu_4790_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(p_Val2_41_fu_4762_p4));
    p_Val2_21_fu_4867_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(p_Val2_42_fu_4839_p4));
    p_Val2_23_fu_4944_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(p_Val2_43_fu_4916_p4));
    p_Val2_25_fu_5021_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(p_Val2_44_fu_4993_p4));
    p_Val2_27_fu_5087_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(p_Val2_45_fu_5059_p4));
    p_Val2_29_fu_5164_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(p_Val2_46_fu_5136_p4));
    p_Val2_31_fu_5241_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(p_Val2_47_fu_5213_p4));
    p_Val2_33_fu_5318_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(p_Val2_48_fu_5290_p4));
    p_Val2_35_fu_5395_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(p_Val2_49_fu_5367_p4));
    p_Val2_36_fu_4387_p4 <= muons_0(31 downto 23);
    p_Val2_37_fu_4464_p4 <= muons_1(31 downto 23);
    p_Val2_38_fu_4541_p4 <= muons_2(31 downto 23);
    p_Val2_39_fu_4618_p4 <= muons_3(31 downto 23);
    p_Val2_3_fu_4174_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(x_eta_V_1_fu_4146_p4));
    p_Val2_40_fu_4685_p4 <= jets_0(18 downto 11);
    p_Val2_41_fu_4762_p4 <= jets_1(18 downto 11);
    p_Val2_42_fu_4839_p4 <= jets_2(18 downto 11);
    p_Val2_43_fu_4916_p4 <= jets_3(18 downto 11);
    p_Val2_44_fu_4993_p4 <= jets_4(18 downto 11);
    p_Val2_45_fu_5059_p4 <= jets_5(18 downto 11);
    p_Val2_46_fu_5136_p4 <= jets_6(18 downto 11);
    p_Val2_47_fu_5213_p4 <= jets_7(18 downto 11);
    p_Val2_48_fu_5290_p4 <= jets_8(18 downto 11);
    p_Val2_49_fu_5367_p4 <= jets_9(18 downto 11);
    p_Val2_5_fu_4251_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(x_eta_V_2_fu_4223_p4));
    p_Val2_7_fu_4328_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(x_eta_V_3_fu_4300_p4));
    p_Val2_9_fu_4405_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(p_Val2_36_fu_4387_p4));
    p_Val2_s_fu_4097_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(x_eta_V_fu_4069_p4));
    phi_V_10_fu_4373_p1 <= muons_0(10 - 1 downto 0);
    phi_V_11_fu_4434_p2 <= std_logic_vector(unsigned(phi_V_10_fu_4373_p1) + unsigned(ap_const_lv10_90));
    phi_V_12_fu_4450_p1 <= muons_1(10 - 1 downto 0);
    phi_V_13_fu_4511_p2 <= std_logic_vector(unsigned(phi_V_12_fu_4450_p1) + unsigned(ap_const_lv10_90));
    phi_V_14_fu_4527_p1 <= muons_2(10 - 1 downto 0);
    phi_V_15_fu_4588_p2 <= std_logic_vector(unsigned(phi_V_14_fu_4527_p1) + unsigned(ap_const_lv10_90));
    phi_V_16_fu_4604_p1 <= muons_3(10 - 1 downto 0);
    phi_V_17_fu_4665_p2 <= std_logic_vector(unsigned(phi_V_16_fu_4604_p1) + unsigned(ap_const_lv10_90));
    phi_V_18_fu_4695_p4 <= jets_0(26 downto 19);
    phi_V_19_fu_4742_p2 <= std_logic_vector(unsigned(phi_V_18_fu_4695_p4) + unsigned(ap_const_lv8_24));
    phi_V_1_fu_4054_p2 <= std_logic_vector(unsigned(x_phi_V_fu_4039_p4) + unsigned(ap_const_lv8_24));
    phi_V_20_fu_4772_p4 <= jets_1(26 downto 19);
    phi_V_21_fu_4819_p2 <= std_logic_vector(unsigned(phi_V_20_fu_4772_p4) + unsigned(ap_const_lv8_24));
    phi_V_22_fu_4849_p4 <= jets_2(26 downto 19);
    phi_V_23_fu_4896_p2 <= std_logic_vector(unsigned(phi_V_22_fu_4849_p4) + unsigned(ap_const_lv8_24));
    phi_V_24_fu_4926_p4 <= jets_3(26 downto 19);
    phi_V_25_fu_4973_p2 <= std_logic_vector(unsigned(phi_V_24_fu_4926_p4) + unsigned(ap_const_lv8_24));
    phi_V_26_fu_5003_p4 <= jets_4(26 downto 19);
    phi_V_27_fu_5069_p4 <= jets_5(26 downto 19);
    phi_V_28_fu_5116_p2 <= std_logic_vector(unsigned(phi_V_27_fu_5069_p4) + unsigned(ap_const_lv8_24));
    phi_V_29_fu_5146_p4 <= jets_6(26 downto 19);
    phi_V_30_fu_5193_p2 <= std_logic_vector(unsigned(phi_V_29_fu_5146_p4) + unsigned(ap_const_lv8_24));
    phi_V_31_fu_5223_p4 <= jets_7(26 downto 19);
    phi_V_32_fu_5270_p2 <= std_logic_vector(unsigned(phi_V_31_fu_5223_p4) + unsigned(ap_const_lv8_24));
    phi_V_33_fu_5300_p4 <= jets_8(26 downto 19);
    phi_V_34_fu_5347_p2 <= std_logic_vector(unsigned(phi_V_33_fu_5300_p4) + unsigned(ap_const_lv8_24));
    phi_V_35_fu_5377_p4 <= jets_9(26 downto 19);
    phi_V_36_fu_5424_p2 <= std_logic_vector(unsigned(phi_V_35_fu_5377_p4) + unsigned(ap_const_lv8_24));
    phi_V_3_fu_4126_p2 <= std_logic_vector(unsigned(x_phi_V_1_fu_4079_p4) + unsigned(ap_const_lv8_24));
    phi_V_5_fu_4203_p2 <= std_logic_vector(unsigned(x_phi_V_2_fu_4156_p4) + unsigned(ap_const_lv8_24));
    phi_V_7_fu_4280_p2 <= std_logic_vector(unsigned(x_phi_V_3_fu_4233_p4) + unsigned(ap_const_lv8_24));
    phi_V_9_fu_4357_p2 <= std_logic_vector(unsigned(x_phi_V_4_fu_4310_p4) + unsigned(ap_const_lv8_24));
    r_V_101_fu_8203_p1 <= ap_const_lv29_47AE(16 - 1 downto 0);
    r_V_103_fu_8231_p1 <= ap_const_lv32_26439(19 - 1 downto 0);
    r_V_105_fu_8275_p1 <= ap_const_lv32_261B8(19 - 1 downto 0);
    r_V_107_fu_8319_p1 <= ap_const_lv29_79AB(16 - 1 downto 0);
    r_V_11_fu_6545_p1 <= ap_const_lv30_81D2(17 - 1 downto 0);
    r_V_13_fu_6589_p1 <= ap_const_lv30_8267(17 - 1 downto 0);
    r_V_15_fu_6633_p1 <= ap_const_lv28_2692(15 - 1 downto 0);
    r_V_17_fu_6661_p1 <= ap_const_lv30_C03A(17 - 1 downto 0);
    r_V_19_fu_6705_p1 <= ap_const_lv30_C096(17 - 1 downto 0);
    r_V_1_fu_6373_p1 <= ap_const_lv27_12ED(14 - 1 downto 0);
    r_V_21_fu_6749_p1 <= ap_const_lv28_3D32(15 - 1 downto 0);
    r_V_23_fu_6777_p1 <= ap_const_lv31_10F48(18 - 1 downto 0);
    r_V_25_fu_6821_p1 <= ap_const_lv31_11045(18 - 1 downto 0);
    r_V_27_fu_6847_p1 <= ap_const_lv29_50B3(16 - 1 downto 0);
    r_V_29_fu_6875_p1 <= ap_const_lv30_A40A(17 - 1 downto 0);
    r_V_31_fu_6903_p1 <= ap_const_lv30_97AE(17 - 1 downto 0);
    r_V_33_fu_6947_p1 <= ap_const_lv28_2848(15 - 1 downto 0);
    r_V_35_fu_6975_p1 <= ap_const_lv32_3E92E(19 - 1 downto 0);
    r_V_37_fu_7019_p1 <= ap_const_lv33_41BFC(20 - 1 downto 0);
    r_V_39_fu_7047_p1 <= ap_const_lv30_FF5D(17 - 1 downto 0);
    r_V_3_fu_6417_p1 <= ap_const_lv27_12CD(14 - 1 downto 0);
    r_V_41_fu_7075_p1 <= ap_const_lv35_12496F(22 - 1 downto 0);
    r_V_43_fu_7103_p1 <= ap_const_lv35_124FAB(22 - 1 downto 0);
    r_V_45_fu_7131_p1 <= ap_const_lv32_3E338(19 - 1 downto 0);
    r_V_47_fu_7159_p1 <= ap_const_lv37_426E04(24 - 1 downto 0);
    r_V_49_fu_7187_p1 <= ap_const_lv37_44C0B1(24 - 1 downto 0);
    r_V_51_fu_7215_p1 <= ap_const_lv34_E7A68(21 - 1 downto 0);
    r_V_53_fu_7259_p1 <= ap_const_lv26_E66(13 - 1 downto 0);
    r_V_55_fu_7303_p1 <= ap_const_lv26_E5E(13 - 1 downto 0);
    r_V_57_fu_7347_p1 <= ap_const_lv24_249(11 - 1 downto 0);
    r_V_59_fu_7391_p1 <= ap_const_lv27_15BA(14 - 1 downto 0);
    r_V_5_fu_6445_p1 <= ap_const_lv29_4518(16 - 1 downto 0);
    r_V_61_fu_7435_p1 <= ap_const_lv27_15BE(14 - 1 downto 0);
    r_V_63_fu_7479_p1 <= ap_const_lv24_32A(11 - 1 downto 0);
    r_V_65_fu_7523_p1 <= ap_const_lv27_1EE7(14 - 1 downto 0);
    r_V_67_fu_7567_p1 <= ap_const_lv27_1EF4(14 - 1 downto 0);
    r_V_69_fu_7611_p1 <= ap_const_lv25_4E0(12 - 1 downto 0);
    r_V_71_fu_7639_p1 <= ap_const_lv28_2B5F(15 - 1 downto 0);
    r_V_73_fu_7683_p1 <= ap_const_lv28_2B7B(15 - 1 downto 0);
    r_V_75_fu_7711_p1 <= ap_const_lv25_71E(12 - 1 downto 0);
    r_V_77_fu_7755_p1 <= ap_const_lv26_AF6(13 - 1 downto 0);
    r_V_79_fu_7783_p1 <= ap_const_lv29_5A2D(16 - 1 downto 0);
    r_V_7_fu_6489_p1 <= ap_const_lv29_457C(16 - 1 downto 0);
    r_V_81_fu_7827_p1 <= ap_const_lv29_5AC6(16 - 1 downto 0);
    r_V_83_fu_7871_p1 <= ap_const_lv27_104A(14 - 1 downto 0);
    r_V_85_fu_7899_p1 <= ap_const_lv30_879F(17 - 1 downto 0);
    r_V_87_fu_7943_p1 <= ap_const_lv30_8850(17 - 1 downto 0);
    r_V_89_fu_7987_p1 <= ap_const_lv27_19AA(14 - 1 downto 0);
    r_V_91_fu_8015_p1 <= ap_const_lv30_D3FC(17 - 1 downto 0);
    r_V_93_fu_8059_p1 <= ap_const_lv30_D504(17 - 1 downto 0);
    r_V_95_fu_8087_p1 <= ap_const_lv28_28AC(15 - 1 downto 0);
    r_V_97_fu_8115_p1 <= ap_const_lv31_15B71(18 - 1 downto 0);
    r_V_99_fu_8159_p1 <= ap_const_lv31_15D3D(18 - 1 downto 0);
    r_V_9_fu_6517_p1 <= ap_const_lv27_13C5(14 - 1 downto 0);
    ret_V_10_fu_7239_p2 <= std_logic_vector(unsigned(lhs_10_fu_7231_p3) + unsigned(ap_const_lv22_3FEBF2));
    ret_V_11_fu_7283_p2 <= std_logic_vector(unsigned(lhs_11_fu_7275_p3) + unsigned(ap_const_lv22_3FEDA9));
    ret_V_12_fu_7327_p2 <= std_logic_vector(unsigned(lhs_12_fu_7319_p3) + unsigned(ap_const_lv22_3FC58E));
    ret_V_13_fu_7371_p2 <= std_logic_vector(unsigned(lhs_13_fu_7363_p3) + unsigned(ap_const_lv22_3FF9F3));
    ret_V_14_fu_7415_p2 <= std_logic_vector(unsigned(lhs_14_fu_7407_p3) + unsigned(ap_const_lv22_3FF546));
    ret_V_15_fu_7459_p2 <= std_logic_vector(unsigned(lhs_15_fu_7451_p3) + unsigned(ap_const_lv22_3FEAD9));
    ret_V_16_fu_7503_p2 <= std_logic_vector(unsigned(lhs_16_fu_7495_p3) + unsigned(ap_const_lv22_3FFE53));
    ret_V_17_fu_7547_p2 <= std_logic_vector(unsigned(lhs_17_fu_7539_p3) + unsigned(ap_const_lv22_3FF8B1));
    ret_V_18_fu_7591_p2 <= std_logic_vector(unsigned(lhs_18_fu_7583_p3) + unsigned(ap_const_lv22_3FDE7F));
    ret_V_19_fu_7663_p2 <= std_logic_vector(unsigned(lhs_19_fu_7655_p3) + unsigned(ap_const_lv22_3FFBF7));
    ret_V_1_fu_6397_p2 <= std_logic_vector(unsigned(lhs_1_fu_6389_p3) + unsigned(ap_const_lv22_322D));
    ret_V_20_fu_7735_p2 <= std_logic_vector(unsigned(lhs_20_fu_7727_p3) + unsigned(ap_const_lv22_3FEF6A));
    ret_V_21_fu_7807_p2 <= std_logic_vector(unsigned(lhs_21_fu_7799_p3) + unsigned(ap_const_lv22_3FFEE7));
    ret_V_22_fu_7851_p2 <= std_logic_vector(unsigned(lhs_22_fu_7843_p3) + unsigned(ap_const_lv22_3FFE68));
    ret_V_23_fu_7923_p2 <= std_logic_vector(unsigned(lhs_23_fu_7915_p3) + unsigned(ap_const_lv22_3FFF53));
    ret_V_24_fu_7967_p2 <= std_logic_vector(unsigned(lhs_24_fu_7959_p3) + unsigned(ap_const_lv22_3FFC9B));
    ret_V_25_fu_8039_p2 <= std_logic_vector(unsigned(lhs_25_fu_8031_p3) + unsigned(ap_const_lv22_3FFFC2));
    ret_V_26_fu_8139_p2 <= std_logic_vector(unsigned(lhs_26_fu_8131_p3) + unsigned(ap_const_lv22_3FFFE5));
    ret_V_27_fu_8183_p2 <= std_logic_vector(unsigned(lhs_27_fu_8175_p3) + unsigned(ap_const_lv22_3FFF13));
    ret_V_28_fu_8255_p2 <= std_logic_vector(unsigned(lhs_28_fu_8247_p3) + unsigned(ap_const_lv22_3FFFFE));
    ret_V_29_fu_8299_p2 <= std_logic_vector(unsigned(lhs_29_fu_8291_p3) + unsigned(ap_const_lv22_3FFFFA));
    ret_V_2_fu_6469_p2 <= std_logic_vector(unsigned(lhs_2_fu_6461_p3) + unsigned(ap_const_lv22_3FFCC4));
    ret_V_3_fu_6569_p2 <= std_logic_vector(unsigned(lhs_3_fu_6561_p3) + unsigned(ap_const_lv22_3FFE7C));
    ret_V_4_fu_6613_p2 <= std_logic_vector(unsigned(lhs_4_fu_6605_p3) + unsigned(ap_const_lv22_D41));
    ret_V_5_fu_6685_p2 <= std_logic_vector(unsigned(lhs_5_fu_6677_p3) + unsigned(ap_const_lv22_3FFF16));
    ret_V_6_fu_6729_p2 <= std_logic_vector(unsigned(lhs_6_fu_6721_p3) + unsigned(ap_const_lv22_3FF197));
    ret_V_7_fu_6801_p2 <= std_logic_vector(unsigned(lhs_7_fu_6793_p3) + unsigned(ap_const_lv22_3FFF8D));
    ret_V_8_fu_6927_p2 <= std_logic_vector(unsigned(lhs_8_fu_6919_p3) + unsigned(ap_const_lv22_3FFF83));
    ret_V_9_fu_6999_p2 <= std_logic_vector(unsigned(lhs_9_fu_6991_p3) + unsigned(ap_const_lv22_3FFFFF));
    ret_V_fu_6353_p2 <= std_logic_vector(unsigned(lhs_fu_6345_p3) + unsigned(ap_const_lv22_C88B));
    select_ln141_1_fu_5714_p3 <= 
        sub_ln712_5_fu_5708_p2 when (p_Result_10_reg_8491(0) = '1') else 
        sinh_table_q2;
    select_ln141_2_fu_5763_p3 <= 
        sub_ln712_6_fu_5757_p2 when (p_Result_12_reg_8517(0) = '1') else 
        sinh_table_q1;
    select_ln141_3_fu_5812_p3 <= 
        sub_ln712_7_fu_5806_p2 when (p_Result_14_reg_8543(0) = '1') else 
        sinh_table_q0;
    select_ln141_fu_5665_p3 <= 
        sub_ln712_4_fu_5659_p2 when (p_Result_8_reg_8465(0) = '1') else 
        sinh_table_q3;
    select_ln168_1_fu_5910_p3 <= 
        sub_ln712_9_fu_5904_p2 when (p_Result_18_reg_8595(0) = '1') else 
        sinh_table_3_q8;
    select_ln168_2_fu_5959_p3 <= 
        sub_ln712_10_fu_5953_p2 when (p_Result_20_reg_8621(0) = '1') else 
        sinh_table_3_q7;
    select_ln168_3_fu_6008_p3 <= 
        sub_ln712_11_fu_6002_p2 when (p_Result_22_reg_8647(0) = '1') else 
        sinh_table_3_q6;
    select_ln168_4_fu_6057_p3 <= 
        sub_ln712_12_fu_6051_p2 when (p_Result_24_reg_8673(0) = '1') else 
        sinh_table_3_q5;
    select_ln168_5_fu_6096_p3 <= 
        sub_ln712_13_fu_6090_p2 when (p_Result_26_reg_8694(0) = '1') else 
        sinh_table_3_q4;
    select_ln168_6_fu_6145_p3 <= 
        sub_ln712_14_fu_6139_p2 when (p_Result_28_reg_8720(0) = '1') else 
        sinh_table_3_q3;
    select_ln168_7_fu_6194_p3 <= 
        sub_ln712_15_fu_6188_p2 when (p_Result_30_reg_8746(0) = '1') else 
        sinh_table_3_q2;
    select_ln168_8_fu_6243_p3 <= 
        sub_ln712_16_fu_6237_p2 when (p_Result_32_reg_8772(0) = '1') else 
        sinh_table_3_q1;
    select_ln168_9_fu_6292_p3 <= 
        sub_ln712_17_fu_6286_p2 when (p_Result_34_reg_8798(0) = '1') else 
        sinh_table_3_q0;
    select_ln168_fu_5861_p3 <= 
        sub_ln712_8_fu_5855_p2 when (p_Result_16_reg_8569(0) = '1') else 
        sinh_table_3_q9;
    select_ln196_1_fu_5518_p3 <= 
        sub_ln712_1_fu_5512_p2 when (p_Result_2_reg_8387(0) = '1') else 
        sinh_table_3_q12;
    select_ln196_2_fu_5567_p3 <= 
        sub_ln712_2_fu_5561_p2 when (p_Result_4_reg_8413(0) = '1') else 
        sinh_table_3_q11;
    select_ln196_3_fu_5616_p3 <= 
        sub_ln712_3_fu_5610_p2 when (p_Result_6_reg_8439(0) = '1') else 
        sinh_table_3_q10;
    select_ln196_fu_5469_p3 <= 
        sub_ln712_fu_5463_p2 when (p_Result_s_reg_8361(0) = '1') else 
        sinh_table_3_q13;
        sext_ln587_10_fu_4907_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(eta_V_10_fu_4883_p3),64));

        sext_ln587_11_fu_4984_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(eta_V_11_fu_4960_p3),64));

        sext_ln587_12_fu_5050_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(eta_V_12_fu_5037_p3),64));

        sext_ln587_13_fu_5127_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(eta_V_13_fu_5103_p3),64));

        sext_ln587_14_fu_5204_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(eta_V_14_fu_5180_p3),64));

        sext_ln587_15_fu_5281_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(eta_V_15_fu_5257_p3),64));

        sext_ln587_16_fu_5358_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(eta_V_16_fu_5334_p3),64));

        sext_ln587_17_fu_5435_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(eta_V_17_fu_5411_p3),64));

        sext_ln587_1_fu_4214_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(eta_V_1_fu_4190_p3),64));

        sext_ln587_2_fu_4291_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(eta_V_2_fu_4267_p3),64));

        sext_ln587_3_fu_4368_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(eta_V_3_fu_4344_p3),64));

        sext_ln587_4_fu_4445_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(eta_V_4_fu_4421_p3),64));

        sext_ln587_5_fu_4522_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(eta_V_5_fu_4498_p3),64));

        sext_ln587_6_fu_4599_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(eta_V_6_fu_4575_p3),64));

        sext_ln587_7_fu_4676_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(eta_V_7_fu_4652_p3),64));

        sext_ln587_8_fu_4753_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(eta_V_8_fu_4729_p3),64));

        sext_ln587_9_fu_4830_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(eta_V_9_fu_4806_p3),64));

        sext_ln587_fu_4137_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(eta_V_fu_4113_p3),64));

    sin_table_2_address0 <= zext_ln587_36_fu_5430_p1(11 - 1 downto 0);
    sin_table_2_address1 <= zext_ln587_35_fu_5419_p1(11 - 1 downto 0);
    sin_table_2_address10 <= zext_ln587_26_fu_5045_p1(11 - 1 downto 0);
    sin_table_2_address11 <= zext_ln587_25_fu_4979_p1(11 - 1 downto 0);
    sin_table_2_address12 <= zext_ln587_24_fu_4968_p1(11 - 1 downto 0);
    sin_table_2_address13 <= zext_ln587_23_fu_4902_p1(11 - 1 downto 0);
    sin_table_2_address14 <= zext_ln587_22_fu_4891_p1(11 - 1 downto 0);
    sin_table_2_address15 <= zext_ln587_21_fu_4825_p1(11 - 1 downto 0);
    sin_table_2_address16 <= zext_ln587_20_fu_4814_p1(11 - 1 downto 0);
    sin_table_2_address17 <= zext_ln587_19_fu_4748_p1(11 - 1 downto 0);
    sin_table_2_address18 <= zext_ln587_18_fu_4737_p1(11 - 1 downto 0);
    sin_table_2_address19 <= zext_ln587_9_fu_4363_p1(11 - 1 downto 0);
    sin_table_2_address2 <= zext_ln587_34_fu_5353_p1(11 - 1 downto 0);
    sin_table_2_address20 <= zext_ln587_8_fu_4352_p1(11 - 1 downto 0);
    sin_table_2_address21 <= zext_ln587_7_fu_4286_p1(11 - 1 downto 0);
    sin_table_2_address22 <= zext_ln587_6_fu_4275_p1(11 - 1 downto 0);
    sin_table_2_address23 <= zext_ln587_5_fu_4209_p1(11 - 1 downto 0);
    sin_table_2_address24 <= zext_ln587_4_fu_4198_p1(11 - 1 downto 0);
    sin_table_2_address25 <= zext_ln587_3_fu_4132_p1(11 - 1 downto 0);
    sin_table_2_address26 <= zext_ln587_2_fu_4121_p1(11 - 1 downto 0);
    sin_table_2_address27 <= zext_ln587_1_fu_4060_p1(11 - 1 downto 0);
    sin_table_2_address28 <= zext_ln587_fu_4049_p1(11 - 1 downto 0);
    sin_table_2_address3 <= zext_ln587_33_fu_5342_p1(11 - 1 downto 0);
    sin_table_2_address4 <= zext_ln587_32_fu_5276_p1(11 - 1 downto 0);
    sin_table_2_address5 <= zext_ln587_31_fu_5265_p1(11 - 1 downto 0);
    sin_table_2_address6 <= zext_ln587_30_fu_5199_p1(11 - 1 downto 0);
    sin_table_2_address7 <= zext_ln587_29_fu_5188_p1(11 - 1 downto 0);
    sin_table_2_address8 <= zext_ln587_28_fu_5122_p1(11 - 1 downto 0);
    sin_table_2_address9 <= zext_ln587_27_fu_5111_p1(11 - 1 downto 0);

    sin_table_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            sin_table_2_ce0 <= ap_const_logic_1;
        else 
            sin_table_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sin_table_2_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            sin_table_2_ce1 <= ap_const_logic_1;
        else 
            sin_table_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sin_table_2_ce10_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            sin_table_2_ce10 <= ap_const_logic_1;
        else 
            sin_table_2_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    sin_table_2_ce11_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            sin_table_2_ce11 <= ap_const_logic_1;
        else 
            sin_table_2_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    sin_table_2_ce12_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            sin_table_2_ce12 <= ap_const_logic_1;
        else 
            sin_table_2_ce12 <= ap_const_logic_0;
        end if; 
    end process;


    sin_table_2_ce13_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            sin_table_2_ce13 <= ap_const_logic_1;
        else 
            sin_table_2_ce13 <= ap_const_logic_0;
        end if; 
    end process;


    sin_table_2_ce14_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            sin_table_2_ce14 <= ap_const_logic_1;
        else 
            sin_table_2_ce14 <= ap_const_logic_0;
        end if; 
    end process;


    sin_table_2_ce15_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            sin_table_2_ce15 <= ap_const_logic_1;
        else 
            sin_table_2_ce15 <= ap_const_logic_0;
        end if; 
    end process;


    sin_table_2_ce16_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            sin_table_2_ce16 <= ap_const_logic_1;
        else 
            sin_table_2_ce16 <= ap_const_logic_0;
        end if; 
    end process;


    sin_table_2_ce17_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            sin_table_2_ce17 <= ap_const_logic_1;
        else 
            sin_table_2_ce17 <= ap_const_logic_0;
        end if; 
    end process;


    sin_table_2_ce18_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            sin_table_2_ce18 <= ap_const_logic_1;
        else 
            sin_table_2_ce18 <= ap_const_logic_0;
        end if; 
    end process;


    sin_table_2_ce19_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            sin_table_2_ce19 <= ap_const_logic_1;
        else 
            sin_table_2_ce19 <= ap_const_logic_0;
        end if; 
    end process;


    sin_table_2_ce2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            sin_table_2_ce2 <= ap_const_logic_1;
        else 
            sin_table_2_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    sin_table_2_ce20_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            sin_table_2_ce20 <= ap_const_logic_1;
        else 
            sin_table_2_ce20 <= ap_const_logic_0;
        end if; 
    end process;


    sin_table_2_ce21_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            sin_table_2_ce21 <= ap_const_logic_1;
        else 
            sin_table_2_ce21 <= ap_const_logic_0;
        end if; 
    end process;


    sin_table_2_ce22_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            sin_table_2_ce22 <= ap_const_logic_1;
        else 
            sin_table_2_ce22 <= ap_const_logic_0;
        end if; 
    end process;


    sin_table_2_ce23_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            sin_table_2_ce23 <= ap_const_logic_1;
        else 
            sin_table_2_ce23 <= ap_const_logic_0;
        end if; 
    end process;


    sin_table_2_ce24_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            sin_table_2_ce24 <= ap_const_logic_1;
        else 
            sin_table_2_ce24 <= ap_const_logic_0;
        end if; 
    end process;


    sin_table_2_ce25_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            sin_table_2_ce25 <= ap_const_logic_1;
        else 
            sin_table_2_ce25 <= ap_const_logic_0;
        end if; 
    end process;


    sin_table_2_ce26_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            sin_table_2_ce26 <= ap_const_logic_1;
        else 
            sin_table_2_ce26 <= ap_const_logic_0;
        end if; 
    end process;


    sin_table_2_ce27_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            sin_table_2_ce27 <= ap_const_logic_1;
        else 
            sin_table_2_ce27 <= ap_const_logic_0;
        end if; 
    end process;


    sin_table_2_ce28_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            sin_table_2_ce28 <= ap_const_logic_1;
        else 
            sin_table_2_ce28 <= ap_const_logic_0;
        end if; 
    end process;


    sin_table_2_ce3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            sin_table_2_ce3 <= ap_const_logic_1;
        else 
            sin_table_2_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    sin_table_2_ce4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            sin_table_2_ce4 <= ap_const_logic_1;
        else 
            sin_table_2_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    sin_table_2_ce5_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            sin_table_2_ce5 <= ap_const_logic_1;
        else 
            sin_table_2_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    sin_table_2_ce6_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            sin_table_2_ce6 <= ap_const_logic_1;
        else 
            sin_table_2_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    sin_table_2_ce7_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            sin_table_2_ce7 <= ap_const_logic_1;
        else 
            sin_table_2_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    sin_table_2_ce8_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            sin_table_2_ce8 <= ap_const_logic_1;
        else 
            sin_table_2_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    sin_table_2_ce9_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            sin_table_2_ce9 <= ap_const_logic_1;
        else 
            sin_table_2_ce9 <= ap_const_logic_0;
        end if; 
    end process;

    sin_table_address0 <= zext_ln587_17_fu_4671_p1(11 - 1 downto 0);
    sin_table_address1 <= zext_ln587_16_fu_4660_p1(11 - 1 downto 0);
    sin_table_address2 <= zext_ln587_15_fu_4594_p1(11 - 1 downto 0);
    sin_table_address3 <= zext_ln587_14_fu_4583_p1(11 - 1 downto 0);
    sin_table_address4 <= zext_ln587_13_fu_4517_p1(11 - 1 downto 0);
    sin_table_address5 <= zext_ln587_12_fu_4506_p1(11 - 1 downto 0);
    sin_table_address6 <= zext_ln587_11_fu_4440_p1(11 - 1 downto 0);
    sin_table_address7 <= zext_ln587_10_fu_4429_p1(11 - 1 downto 0);

    sin_table_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            sin_table_ce0 <= ap_const_logic_1;
        else 
            sin_table_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sin_table_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            sin_table_ce1 <= ap_const_logic_1;
        else 
            sin_table_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sin_table_ce2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            sin_table_ce2 <= ap_const_logic_1;
        else 
            sin_table_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    sin_table_ce3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            sin_table_ce3 <= ap_const_logic_1;
        else 
            sin_table_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    sin_table_ce4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            sin_table_ce4 <= ap_const_logic_1;
        else 
            sin_table_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    sin_table_ce5_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            sin_table_ce5 <= ap_const_logic_1;
        else 
            sin_table_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    sin_table_ce6_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            sin_table_ce6 <= ap_const_logic_1;
        else 
            sin_table_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    sin_table_ce7_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            sin_table_ce7 <= ap_const_logic_1;
        else 
            sin_table_ce7 <= ap_const_logic_0;
        end if; 
    end process;

    sinh_table_3_address0 <= sext_ln587_17_fu_5435_p1(11 - 1 downto 0);
    sinh_table_3_address1 <= sext_ln587_16_fu_5358_p1(11 - 1 downto 0);
    sinh_table_3_address10 <= sext_ln587_3_fu_4368_p1(11 - 1 downto 0);
    sinh_table_3_address11 <= sext_ln587_2_fu_4291_p1(11 - 1 downto 0);
    sinh_table_3_address12 <= sext_ln587_1_fu_4214_p1(11 - 1 downto 0);
    sinh_table_3_address13 <= sext_ln587_fu_4137_p1(11 - 1 downto 0);
    sinh_table_3_address2 <= sext_ln587_15_fu_5281_p1(11 - 1 downto 0);
    sinh_table_3_address3 <= sext_ln587_14_fu_5204_p1(11 - 1 downto 0);
    sinh_table_3_address4 <= sext_ln587_13_fu_5127_p1(11 - 1 downto 0);
    sinh_table_3_address5 <= sext_ln587_12_fu_5050_p1(11 - 1 downto 0);
    sinh_table_3_address6 <= sext_ln587_11_fu_4984_p1(11 - 1 downto 0);
    sinh_table_3_address7 <= sext_ln587_10_fu_4907_p1(11 - 1 downto 0);
    sinh_table_3_address8 <= sext_ln587_9_fu_4830_p1(11 - 1 downto 0);
    sinh_table_3_address9 <= sext_ln587_8_fu_4753_p1(11 - 1 downto 0);

    sinh_table_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            sinh_table_3_ce0 <= ap_const_logic_1;
        else 
            sinh_table_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sinh_table_3_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            sinh_table_3_ce1 <= ap_const_logic_1;
        else 
            sinh_table_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sinh_table_3_ce10_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            sinh_table_3_ce10 <= ap_const_logic_1;
        else 
            sinh_table_3_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    sinh_table_3_ce11_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            sinh_table_3_ce11 <= ap_const_logic_1;
        else 
            sinh_table_3_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    sinh_table_3_ce12_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            sinh_table_3_ce12 <= ap_const_logic_1;
        else 
            sinh_table_3_ce12 <= ap_const_logic_0;
        end if; 
    end process;


    sinh_table_3_ce13_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            sinh_table_3_ce13 <= ap_const_logic_1;
        else 
            sinh_table_3_ce13 <= ap_const_logic_0;
        end if; 
    end process;


    sinh_table_3_ce2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            sinh_table_3_ce2 <= ap_const_logic_1;
        else 
            sinh_table_3_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    sinh_table_3_ce3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            sinh_table_3_ce3 <= ap_const_logic_1;
        else 
            sinh_table_3_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    sinh_table_3_ce4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            sinh_table_3_ce4 <= ap_const_logic_1;
        else 
            sinh_table_3_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    sinh_table_3_ce5_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            sinh_table_3_ce5 <= ap_const_logic_1;
        else 
            sinh_table_3_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    sinh_table_3_ce6_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            sinh_table_3_ce6 <= ap_const_logic_1;
        else 
            sinh_table_3_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    sinh_table_3_ce7_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            sinh_table_3_ce7 <= ap_const_logic_1;
        else 
            sinh_table_3_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    sinh_table_3_ce8_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            sinh_table_3_ce8 <= ap_const_logic_1;
        else 
            sinh_table_3_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    sinh_table_3_ce9_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            sinh_table_3_ce9 <= ap_const_logic_1;
        else 
            sinh_table_3_ce9 <= ap_const_logic_0;
        end if; 
    end process;

    sinh_table_address0 <= sext_ln587_7_fu_4676_p1(11 - 1 downto 0);
    sinh_table_address1 <= sext_ln587_6_fu_4599_p1(11 - 1 downto 0);
    sinh_table_address2 <= sext_ln587_5_fu_4522_p1(11 - 1 downto 0);
    sinh_table_address3 <= sext_ln587_4_fu_4445_p1(11 - 1 downto 0);

    sinh_table_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            sinh_table_ce0 <= ap_const_logic_1;
        else 
            sinh_table_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sinh_table_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            sinh_table_ce1 <= ap_const_logic_1;
        else 
            sinh_table_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sinh_table_ce2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            sinh_table_ce2 <= ap_const_logic_1;
        else 
            sinh_table_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    sinh_table_ce3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            sinh_table_ce3 <= ap_const_logic_1;
        else 
            sinh_table_ce3 <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln712_10_fu_5953_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(sinh_table_3_q7));
    sub_ln712_11_fu_6002_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(sinh_table_3_q6));
    sub_ln712_12_fu_6051_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(sinh_table_3_q5));
    sub_ln712_13_fu_6090_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(sinh_table_3_q4));
    sub_ln712_14_fu_6139_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(sinh_table_3_q3));
    sub_ln712_15_fu_6188_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(sinh_table_3_q2));
    sub_ln712_16_fu_6237_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(sinh_table_3_q1));
    sub_ln712_17_fu_6286_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(sinh_table_3_q0));
    sub_ln712_1_fu_5512_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(sinh_table_3_q12));
    sub_ln712_2_fu_5561_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(sinh_table_3_q11));
    sub_ln712_3_fu_5610_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(sinh_table_3_q10));
    sub_ln712_4_fu_5659_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(sinh_table_q3));
    sub_ln712_5_fu_5708_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(sinh_table_q2));
    sub_ln712_6_fu_5757_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(sinh_table_q1));
    sub_ln712_7_fu_5806_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(sinh_table_q0));
    sub_ln712_8_fu_5855_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(sinh_table_3_q9));
    sub_ln712_9_fu_5904_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(sinh_table_3_q8));
    sub_ln712_fu_5463_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(sinh_table_3_q13));
    tmp0_10_fu_6735_p4 <= ret_V_6_fu_6729_p2(21 downto 9);
    tmp0_11_fu_6765_p3 <= (tmp_11_fu_6755_p4 & ap_const_lv2_0);
    tmp0_12_fu_6807_p4 <= ret_V_7_fu_6801_p2(21 downto 9);
    tmp0_13_fu_6837_p2 <= (trunc_ln717_3_fu_6827_p4 or ap_const_lv13_3);
    tmp0_14_fu_6863_p3 <= (tmp_13_fu_6853_p4 & ap_const_lv2_0);
    tmp0_15_fu_6891_p3 <= (tmp_14_fu_6881_p4 & ap_const_lv2_0);
    tmp0_16_fu_6933_p4 <= ret_V_8_fu_6927_p2(21 downto 9);
    tmp0_17_fu_6963_p3 <= (tmp_16_fu_6953_p4 & ap_const_lv2_0);
    tmp0_18_fu_7005_p4 <= ret_V_9_fu_6999_p2(21 downto 9);
    tmp0_19_fu_7035_p3 <= (tmp_18_fu_7025_p4 & ap_const_lv2_0);
    tmp0_1_fu_6403_p4 <= ret_V_1_fu_6397_p2(21 downto 9);
    tmp0_20_fu_7063_p3 <= (tmp_19_fu_7053_p4 & ap_const_lv2_0);
    tmp0_21_fu_7091_p3 <= (tmp_20_fu_7081_p4 & ap_const_lv2_0);
    tmp0_22_fu_7119_p3 <= (tmp_21_fu_7109_p4 & ap_const_lv2_0);
    tmp0_23_fu_7147_p3 <= (tmp_22_fu_7137_p4 & ap_const_lv2_0);
    tmp0_24_fu_7175_p3 <= (tmp_23_fu_7165_p4 & ap_const_lv2_0);
    tmp0_25_fu_7203_p3 <= (tmp_24_fu_7193_p4 & ap_const_lv2_0);
    tmp0_26_fu_7245_p4 <= ret_V_10_fu_7239_p2(21 downto 9);
    tmp0_27_fu_7289_p4 <= ret_V_11_fu_7283_p2(21 downto 9);
    tmp0_28_fu_7333_p4 <= ret_V_12_fu_7327_p2(21 downto 9);
    tmp0_29_fu_7377_p4 <= ret_V_13_fu_7371_p2(21 downto 9);
    tmp0_2_fu_6433_p3 <= (tmp_6_fu_6423_p4 & ap_const_lv2_0);
    tmp0_30_fu_7421_p4 <= ret_V_14_fu_7415_p2(21 downto 9);
    tmp0_31_fu_7465_p4 <= ret_V_15_fu_7459_p2(21 downto 9);
    tmp0_32_fu_7509_p4 <= ret_V_16_fu_7503_p2(21 downto 9);
    tmp0_33_fu_7553_p4 <= ret_V_17_fu_7547_p2(21 downto 9);
    tmp0_34_fu_7597_p4 <= ret_V_18_fu_7591_p2(21 downto 9);
    tmp0_35_fu_7627_p3 <= (tmp_34_fu_7617_p4 & ap_const_lv2_0);
    tmp0_36_fu_7669_p4 <= ret_V_19_fu_7663_p2(21 downto 9);
    tmp0_37_fu_7699_p3 <= (tmp_36_fu_7689_p4 & ap_const_lv2_0);
    tmp0_38_fu_7741_p4 <= ret_V_20_fu_7735_p2(21 downto 9);
    tmp0_39_fu_7771_p3 <= (tmp_38_fu_7761_p4 & ap_const_lv2_0);
    tmp0_3_fu_6475_p4 <= ret_V_2_fu_6469_p2(21 downto 9);
    tmp0_40_fu_7813_p4 <= ret_V_21_fu_7807_p2(21 downto 9);
    tmp0_41_fu_7857_p4 <= ret_V_22_fu_7851_p2(21 downto 9);
    tmp0_42_fu_7887_p3 <= (tmp_41_fu_7877_p4 & ap_const_lv2_0);
    tmp0_43_fu_7929_p4 <= ret_V_23_fu_7923_p2(21 downto 9);
    tmp0_44_fu_7973_p4 <= ret_V_24_fu_7967_p2(21 downto 9);
    tmp0_45_fu_8003_p3 <= (tmp_44_fu_7993_p4 & ap_const_lv2_0);
    tmp0_46_fu_8045_p4 <= ret_V_25_fu_8039_p2(21 downto 9);
    tmp0_47_fu_8075_p3 <= (tmp_46_fu_8065_p4 & ap_const_lv2_0);
    tmp0_48_fu_8103_p3 <= (tmp_47_fu_8093_p4 & ap_const_lv2_0);
    tmp0_49_fu_8145_p4 <= ret_V_26_fu_8139_p2(21 downto 9);
    tmp0_4_fu_6505_p3 <= (tmp_8_fu_6495_p4 & ap_const_lv2_0);
    tmp0_50_fu_8189_p4 <= ret_V_27_fu_8183_p2(21 downto 9);
    tmp0_51_fu_8219_p3 <= (tmp_50_fu_8209_p4 & ap_const_lv2_0);
    tmp0_52_fu_8261_p4 <= ret_V_28_fu_8255_p2(21 downto 9);
    tmp0_53_fu_8305_p4 <= ret_V_29_fu_8299_p2(21 downto 9);
    tmp0_5_fu_6533_p3 <= (tmp_9_fu_6523_p4 & ap_const_lv2_0);
    tmp0_6_fu_6575_p4 <= ret_V_3_fu_6569_p2(21 downto 9);
    tmp0_7_fu_6619_p4 <= ret_V_4_fu_6613_p2(21 downto 9);
    tmp0_8_fu_6649_p3 <= (tmp_2_fu_6639_p4 & ap_const_lv2_0);
    tmp0_9_fu_6691_p4 <= ret_V_5_fu_6685_p2(21 downto 9);
    tmp0_fu_6359_p4 <= ret_V_fu_6353_p2(21 downto 9);
    tmp_10_fu_6711_p4 <= mul_ln1171_10_fu_5604_p2(14 downto 4);
    tmp_11_fu_6755_p4 <= mul_ln1171_12_fu_5643_p2(15 downto 5);
    tmp_12_fu_6783_p4 <= mul_ln1171_11_fu_5633_p2(15 downto 5);
    tmp_13_fu_6853_p4 <= mul_ln1171_15_fu_5692_p2(15 downto 5);
    tmp_14_fu_6881_p4 <= mul_ln1171_14_fu_5682_p2(15 downto 5);
    tmp_15_fu_6909_p4 <= mul_ln1171_16_fu_5702_p2(14 downto 4);
    tmp_16_fu_6953_p4 <= mul_ln1171_18_fu_5741_p2(15 downto 5);
    tmp_17_fu_6981_p4 <= mul_ln1171_17_fu_5731_p2(15 downto 5);
    tmp_18_fu_7025_p4 <= mul_ln1171_19_fu_5751_p2(14 downto 4);
    tmp_19_fu_7053_p4 <= mul_ln1171_21_fu_5790_p2(15 downto 5);
    tmp_1_fu_6595_p4 <= mul_ln1171_7_fu_5555_p2(14 downto 4);
    tmp_20_fu_7081_p4 <= mul_ln1171_20_fu_5780_p2(15 downto 5);
    tmp_21_fu_7109_p4 <= mul_ln1171_22_fu_5800_p2(14 downto 4);
    tmp_22_fu_7137_p4 <= mul_ln1171_24_fu_5839_p2(15 downto 5);
    tmp_23_fu_7165_p4 <= mul_ln1171_23_fu_5829_p2(15 downto 5);
    tmp_24_fu_7193_p4 <= mul_ln1171_25_fu_5849_p2(14 downto 4);
    tmp_25_fu_7221_p4 <= mul_ln1171_27_fu_5888_p2(15 downto 5);
    tmp_26_fu_7265_p4 <= mul_ln1171_26_fu_5878_p2(15 downto 5);
    tmp_27_fu_7309_p4 <= mul_ln1171_28_fu_5898_p2(14 downto 4);
    tmp_28_fu_7353_p4 <= mul_ln1171_30_fu_5937_p2(15 downto 5);
    tmp_29_fu_7397_p4 <= mul_ln1171_29_fu_5927_p2(15 downto 5);
    tmp_2_fu_6639_p4 <= mul_ln1171_9_fu_5594_p2(15 downto 5);
    tmp_30_fu_7441_p4 <= mul_ln1171_31_fu_5947_p2(14 downto 4);
    tmp_31_fu_7485_p4 <= mul_ln1171_33_fu_5986_p2(15 downto 5);
    tmp_32_fu_7529_p4 <= mul_ln1171_32_fu_5976_p2(15 downto 5);
    tmp_33_fu_7573_p4 <= mul_ln1171_34_fu_5996_p2(14 downto 4);
    tmp_34_fu_7617_p4 <= mul_ln1171_36_fu_6035_p2(15 downto 5);
    tmp_35_fu_7645_p4 <= mul_ln1171_35_fu_6025_p2(15 downto 5);
    tmp_36_fu_7689_p4 <= mul_ln1171_37_fu_6045_p2(14 downto 4);
    tmp_37_fu_7717_p4 <= mul_ln1171_39_fu_6084_p2(14 downto 4);
    tmp_38_fu_7761_p4 <= mul_ln1171_41_fu_6123_p2(15 downto 5);
    tmp_39_fu_7789_p4 <= mul_ln1171_40_fu_6113_p2(15 downto 5);
    tmp_3_fu_6667_p4 <= mul_ln1171_8_fu_5584_p2(15 downto 5);
    tmp_40_fu_7833_p4 <= mul_ln1171_42_fu_6133_p2(14 downto 4);
    tmp_41_fu_7877_p4 <= mul_ln1171_44_fu_6172_p2(15 downto 5);
    tmp_42_fu_7905_p4 <= mul_ln1171_43_fu_6162_p2(15 downto 5);
    tmp_43_fu_7949_p4 <= mul_ln1171_45_fu_6182_p2(14 downto 4);
    tmp_44_fu_7993_p4 <= mul_ln1171_47_fu_6221_p2(15 downto 5);
    tmp_45_fu_8021_p4 <= mul_ln1171_46_fu_6211_p2(15 downto 5);
    tmp_46_fu_8065_p4 <= mul_ln1171_48_fu_6231_p2(14 downto 4);
    tmp_47_fu_8093_p4 <= mul_ln1171_50_fu_6270_p2(15 downto 5);
    tmp_48_fu_8121_p4 <= mul_ln1171_49_fu_6260_p2(15 downto 5);
    tmp_49_fu_8165_p4 <= mul_ln1171_51_fu_6280_p2(14 downto 4);
    tmp_4_fu_6335_p4 <= mul_ln1171_1_fu_5457_p2(15 downto 5);
    tmp_50_fu_8209_p4 <= mul_ln1171_53_fu_6319_p2(15 downto 5);
    tmp_51_fu_8237_p4 <= mul_ln1171_52_fu_6309_p2(15 downto 5);
    tmp_52_fu_8281_p4 <= mul_ln1171_54_fu_6329_p2(14 downto 4);
    tmp_5_fu_6379_p4 <= mul_ln1171_fu_5447_p2(15 downto 5);
    tmp_6_fu_6423_p4 <= mul_ln1171_3_fu_5496_p2(15 downto 5);
    tmp_7_fu_6451_p4 <= mul_ln1171_2_fu_5486_p2(15 downto 5);
    tmp_8_fu_6495_p4 <= mul_ln1171_4_fu_5506_p2(14 downto 4);
    tmp_9_fu_6523_p4 <= mul_ln1171_6_fu_5545_p2(15 downto 5);
    tmp_s_fu_6551_p4 <= mul_ln1171_5_fu_5535_p2(15 downto 5);
    trunc_ln102_1_fu_4758_p1 <= jets_1(11 - 1 downto 0);
    trunc_ln102_2_fu_4835_p1 <= jets_2(11 - 1 downto 0);
    trunc_ln102_3_fu_4912_p1 <= jets_3(11 - 1 downto 0);
    trunc_ln102_4_fu_4989_p1 <= jets_4(11 - 1 downto 0);
    trunc_ln102_5_fu_5055_p1 <= jets_5(11 - 1 downto 0);
    trunc_ln102_6_fu_5132_p1 <= jets_6(11 - 1 downto 0);
    trunc_ln102_7_fu_5209_p1 <= jets_7(11 - 1 downto 0);
    trunc_ln102_8_fu_5286_p1 <= jets_8(11 - 1 downto 0);
    trunc_ln102_9_fu_5363_p1 <= jets_9(11 - 1 downto 0);
    trunc_ln102_fu_4681_p1 <= jets_0(11 - 1 downto 0);
    trunc_ln717_3_fu_6827_p4 <= mul_ln1171_13_fu_5653_p2(14 downto 2);
    trunc_ln717_s_fu_8325_p4 <= r_V_3_fu_6417_p2(26 downto 20);
    x_et_V_1_fu_4065_p1 <= egammas_0(9 - 1 downto 0);
    x_et_V_2_fu_4142_p1 <= egammas_1(9 - 1 downto 0);
    x_et_V_3_fu_4219_p1 <= egammas_2(9 - 1 downto 0);
    x_et_V_4_fu_4296_p1 <= egammas_3(9 - 1 downto 0);
    x_et_V_fu_4035_p1 <= etmiss(12 - 1 downto 0);
    x_eta_V_1_fu_4146_p4 <= egammas_1(16 downto 9);
    x_eta_V_2_fu_4223_p4 <= egammas_2(16 downto 9);
    x_eta_V_3_fu_4300_p4 <= egammas_3(16 downto 9);
    x_eta_V_fu_4069_p4 <= egammas_0(16 downto 9);
    x_phi_V_1_fu_4079_p4 <= egammas_0(24 downto 17);
    x_phi_V_2_fu_4156_p4 <= egammas_1(24 downto 17);
    x_phi_V_3_fu_4233_p4 <= egammas_2(24 downto 17);
    x_phi_V_4_fu_4310_p4 <= egammas_3(24 downto 17);
    x_phi_V_fu_4039_p4 <= etmiss(19 downto 12);
    zext_ln1171_14_fu_5875_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln102_reg_8563),19));
    zext_ln1171_16_fu_5924_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln102_1_reg_8589),19));
    zext_ln1171_18_fu_5973_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln102_2_reg_8615),19));
    zext_ln1171_20_fu_6022_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln102_3_reg_8641),19));
    zext_ln1171_24_fu_6110_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln102_5_reg_8688),19));
    zext_ln1171_26_fu_6159_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln102_6_reg_8714),19));
    zext_ln1171_28_fu_6208_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln102_7_reg_8740),19));
    zext_ln1171_2_fu_5483_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_et_V_1_reg_8355),17));
    zext_ln1171_30_fu_6257_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln102_8_reg_8766),19));
    zext_ln1171_32_fu_6306_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln102_9_reg_8792),19));
    zext_ln1171_33_fu_5679_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_reg_8459),17));
    zext_ln1171_34_fu_5728_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln98_2_reg_8485),17));
    zext_ln1171_35_fu_5777_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln98_4_reg_8511),17));
    zext_ln1171_36_fu_5826_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln98_6_reg_8537),17));
    zext_ln1171_4_fu_5532_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_et_V_2_reg_8381),17));
    zext_ln1171_6_fu_5581_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_et_V_3_reg_8407),17));
    zext_ln1171_8_fu_5630_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_et_V_4_reg_8433),17));
    zext_ln1171_fu_5444_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_et_V_reg_8340),20));
    zext_ln587_10_fu_4429_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(phi_V_10_fu_4373_p1),64));
    zext_ln587_11_fu_4440_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(phi_V_11_fu_4434_p2),64));
    zext_ln587_12_fu_4506_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(phi_V_12_fu_4450_p1),64));
    zext_ln587_13_fu_4517_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(phi_V_13_fu_4511_p2),64));
    zext_ln587_14_fu_4583_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(phi_V_14_fu_4527_p1),64));
    zext_ln587_15_fu_4594_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(phi_V_15_fu_4588_p2),64));
    zext_ln587_16_fu_4660_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(phi_V_16_fu_4604_p1),64));
    zext_ln587_17_fu_4671_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(phi_V_17_fu_4665_p2),64));
    zext_ln587_18_fu_4737_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(phi_V_18_fu_4695_p4),64));
    zext_ln587_19_fu_4748_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(phi_V_19_fu_4742_p2),64));
    zext_ln587_1_fu_4060_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(phi_V_1_fu_4054_p2),64));
    zext_ln587_20_fu_4814_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(phi_V_20_fu_4772_p4),64));
    zext_ln587_21_fu_4825_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(phi_V_21_fu_4819_p2),64));
    zext_ln587_22_fu_4891_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(phi_V_22_fu_4849_p4),64));
    zext_ln587_23_fu_4902_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(phi_V_23_fu_4896_p2),64));
    zext_ln587_24_fu_4968_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(phi_V_24_fu_4926_p4),64));
    zext_ln587_25_fu_4979_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(phi_V_25_fu_4973_p2),64));
    zext_ln587_26_fu_5045_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(phi_V_26_fu_5003_p4),64));
    zext_ln587_27_fu_5111_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(phi_V_27_fu_5069_p4),64));
    zext_ln587_28_fu_5122_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(phi_V_28_fu_5116_p2),64));
    zext_ln587_29_fu_5188_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(phi_V_29_fu_5146_p4),64));
    zext_ln587_2_fu_4121_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_phi_V_1_fu_4079_p4),64));
    zext_ln587_30_fu_5199_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(phi_V_30_fu_5193_p2),64));
    zext_ln587_31_fu_5265_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(phi_V_31_fu_5223_p4),64));
    zext_ln587_32_fu_5276_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(phi_V_32_fu_5270_p2),64));
    zext_ln587_33_fu_5342_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(phi_V_33_fu_5300_p4),64));
    zext_ln587_34_fu_5353_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(phi_V_34_fu_5347_p2),64));
    zext_ln587_35_fu_5419_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(phi_V_35_fu_5377_p4),64));
    zext_ln587_36_fu_5430_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(phi_V_36_fu_5424_p2),64));
    zext_ln587_3_fu_4132_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(phi_V_3_fu_4126_p2),64));
    zext_ln587_4_fu_4198_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_phi_V_2_fu_4156_p4),64));
    zext_ln587_5_fu_4209_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(phi_V_5_fu_4203_p2),64));
    zext_ln587_6_fu_4275_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_phi_V_3_fu_4233_p4),64));
    zext_ln587_7_fu_4286_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(phi_V_7_fu_4280_p2),64));
    zext_ln587_8_fu_4352_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_phi_V_4_fu_4310_p4),64));
    zext_ln587_9_fu_4363_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(phi_V_9_fu_4357_p2),64));
    zext_ln587_fu_4049_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_phi_V_fu_4039_p4),64));
end behav;
