Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/kasia/Documents/9_semestr/fpga/CodeGenerated/DE1_SOC/Squares/squares.qsys --block-symbol-file --output-directory=/home/kasia/Documents/9_semestr/fpga/CodeGenerated/DE1_SOC/Squares/squares --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Squares/squares.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 19.1]
Progress: Parameterizing module clk_0
Progress: Adding game_0 [game 1.0]
Progress: Parameterizing module game_0
Progress: Adding pll_0 [altera_pll 19.1]
Progress: Parameterizing module pll_0
Progress: Adding video_pll_0 [altera_up_avalon_video_pll 18.0]
Progress: Parameterizing module video_pll_0
Progress: Adding video_vga_controller_0 [altera_up_avalon_video_vga_controller 18.0]
Progress: Parameterizing module video_vga_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: squares.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: squares.pll_0: Able to implement PLL with user settings
Info: squares.video_vga_controller_0: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/kasia/Documents/9_semestr/fpga/CodeGenerated/DE1_SOC/Squares/squares.qsys --synthesis=VERILOG --output-directory=/home/kasia/Documents/9_semestr/fpga/CodeGenerated/DE1_SOC/Squares/squares/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Squares/squares.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 19.1]
Progress: Parameterizing module clk_0
Progress: Adding game_0 [game 1.0]
Progress: Parameterizing module game_0
Progress: Adding pll_0 [altera_pll 19.1]
Progress: Parameterizing module pll_0
Progress: Adding video_pll_0 [altera_up_avalon_video_pll 18.0]
Progress: Parameterizing module video_pll_0
Progress: Adding video_vga_controller_0 [altera_up_avalon_video_vga_controller 18.0]
Progress: Parameterizing module video_vga_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: squares.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: squares.pll_0: Able to implement PLL with user settings
Info: squares.video_vga_controller_0: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: squares: Generating squares "squares" for QUARTUS_SYNTH
Info: game_0: "squares" instantiated game "game_0"
Info: pll_0: "squares" instantiated altera_pll "pll_0"
Info: video_pll_0: "squares" instantiated altera_up_avalon_video_pll "video_pll_0"
Info: video_vga_controller_0: Starting Generation of VGA Controller
Info: video_vga_controller_0: "squares" instantiated altera_up_avalon_video_vga_controller "video_vga_controller_0"
Info: rst_controller: "squares" instantiated altera_reset_controller "rst_controller"
Info: video_pll: "video_pll_0" instantiated altera_pll "video_pll"
Info: reset_from_locked: "video_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: squares: Done "squares" with 8 modules, 13 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
