{
  "module_name": "mac.h",
  "hash_id": "e78ebacebfcefb548a1f42b9990fe405e72d6fc42103d0455ec514e07a21d151",
  "original_prompt": "Ingested from linux-6.6.14/drivers/staging/vt6656/mac.h",
  "human_readable_source": " \n \n\n#ifndef __MAC_H__\n#define __MAC_H__\n\n#include <linux/bits.h>\n#include \"device.h\"\n\n#define REV_ID_VT3253_A0\t0x00\n#define REV_ID_VT3253_A1\t0x01\n#define REV_ID_VT3253_B0\t0x08\n#define REV_ID_VT3253_B1\t0x09\n\n \n#define MAC_REG_BISTCMD\t\t0x04\n#define MAC_REG_BISTSR0\t\t0x05\n#define MAC_REG_BISTSR1\t\t0x06\n#define MAC_REG_BISTSR2\t\t0x07\n#define MAC_REG_I2MCSR\t\t0x08\n#define MAC_REG_I2MTGID\t\t0x09\n#define MAC_REG_I2MTGAD\t\t0x0a\n#define MAC_REG_I2MCFG\t\t0x0b\n#define MAC_REG_I2MDIPT\t\t0x0c\n#define MAC_REG_I2MDOPT\t\t0x0e\n#define MAC_REG_USBSUS\t\t0x0f\n\n#define MAC_REG_LOCALID\t\t0x14\n#define MAC_REG_TESTCFG\t\t0x15\n#define MAC_REG_JUMPER0\t\t0x16\n#define MAC_REG_JUMPER1\t\t0x17\n#define MAC_REG_TMCTL\t\t0x18\n#define MAC_REG_TMDATA0\t\t0x1c\n#define MAC_REG_TMDATA1\t\t0x1d\n#define MAC_REG_TMDATA2\t\t0x1e\n#define MAC_REG_TMDATA3\t\t0x1f\n\n \n#define MAC_REG_LRT\t\t0x20\n#define MAC_REG_SRT\t\t0x21\n#define MAC_REG_SIFS\t\t0x22\n#define MAC_REG_DIFS\t\t0x23\n#define MAC_REG_EIFS\t\t0x24\n#define MAC_REG_SLOT\t\t0x25\n#define MAC_REG_BI\t\t0x26\n#define MAC_REG_CWMAXMIN0\t0x28\n#define MAC_REG_LINKOFFTOTM\t0x2a\n#define MAC_REG_SWTMOT\t\t0x2b\n#define MAC_REG_RTSOKCNT\t0x2c\n#define MAC_REG_RTSFAILCNT\t0x2d\n#define MAC_REG_ACKFAILCNT\t0x2e\n#define MAC_REG_FCSERRCNT\t0x2f\n\n \n#define MAC_REG_TSFCNTR\t\t0x30\n#define MAC_REG_NEXTTBTT\t0x38\n#define MAC_REG_TSFOFST\t\t0x40\n#define MAC_REG_TFTCTL\t\t0x48\n\n \n#define MAC_REG_ENCFG0\t\t0x4c\n#define MAC_REG_ENCFG1\t\t0x4d\n#define MAC_REG_ENCFG2\t\t0x4e\n\n#define MAC_REG_CFG\t\t0x50\n#define MAC_REG_TEST\t\t0x52\n#define MAC_REG_HOSTCR\t\t0x54\n#define MAC_REG_MACCR\t\t0x55\n#define MAC_REG_RCR\t\t0x56\n#define MAC_REG_TCR\t\t0x57\n#define MAC_REG_IMR\t\t0x58\n#define MAC_REG_ISR\t\t0x5c\n#define MAC_REG_ISR1\t\t0x5d\n\n \n#define MAC_REG_PSCFG\t\t0x60\n#define MAC_REG_PSCTL\t\t0x61\n#define MAC_REG_PSPWRSIG\t0x62\n#define MAC_REG_BBCR13\t\t0x63\n#define MAC_REG_AIDATIM\t\t0x64\n#define MAC_REG_PWBT\t\t0x66\n#define MAC_REG_WAKEOKTMR\t0x68\n#define MAC_REG_CALTMR\t\t0x69\n#define MAC_REG_SYNSPACCNT\t0x6a\n#define MAC_REG_WAKSYNOPT\t0x6b\n\n \n#define MAC_REG_BBREGCTL\t0x6c\n#define MAC_REG_CHANNEL\t\t0x6d\n#define MAC_REG_BBREGADR\t0x6e\n#define MAC_REG_BBREGDATA\t0x6f\n#define MAC_REG_IFREGCTL\t0x70\n#define MAC_REG_IFDATA\t\t0x71\n#define MAC_REG_ITRTMSET\t0x74\n#define MAC_REG_PAPEDELAY\t0x77\n#define MAC_REG_SOFTPWRCTL\t0x78\n#define MAC_REG_SOFTPWRCTL2\t0x79\n#define MAC_REG_GPIOCTL0\t0x7a\n#define MAC_REG_GPIOCTL1\t0x7b\n\n \n#define MAC_REG_MISCFFNDEX\t0xbc\n#define MAC_REG_MISCFFCTL\t0xbe\n#define MAC_REG_MISCFFDATA\t0xc0\n\n \n#define MAC_REG_PAR0\t\t0xc4\n#define MAC_REG_PAR4\t\t0xc8\n#define MAC_REG_BSSID0\t\t0xcc\n#define MAC_REG_BSSID4\t\t0xd0\n#define MAC_REG_MAR0\t\t0xd4\n#define MAC_REG_MAR4\t\t0xd8\n\n \n#define MAC_REG_RSPINF_B_1\t0xdC\n#define MAC_REG_RSPINF_B_2\t0xe0\n#define MAC_REG_RSPINF_B_5\t0xe4\n#define MAC_REG_RSPINF_B_11\t0xe8\n#define MAC_REG_RSPINF_A_6\t0xec\n#define MAC_REG_RSPINF_A_9\t0xee\n#define MAC_REG_RSPINF_A_12\t0xf0\n#define MAC_REG_RSPINF_A_18\t0xf2\n#define MAC_REG_RSPINF_A_24\t0xf4\n#define MAC_REG_RSPINF_A_36\t0xf6\n#define MAC_REG_RSPINF_A_48\t0xf8\n#define MAC_REG_RSPINF_A_54\t0xfa\n#define MAC_REG_RSPINF_A_72\t0xfc\n\n \n#define I2MCFG_BOUNDCTL\t\tBIT(7)\n#define I2MCFG_WAITCTL\t\tBIT(5)\n#define I2MCFG_SCLOECTL\t\tBIT(4)\n#define I2MCFG_WBUSYCTL\t\tBIT(3)\n#define I2MCFG_NORETRY\t\tBIT(2)\n#define I2MCFG_I2MLDSEQ\t\tBIT(1)\n#define I2MCFG_I2CMFAST\t\tBIT(0)\n\n \n#define I2MCSR_EEMW\t\tBIT(7)\n#define I2MCSR_EEMR\t\tBIT(6)\n#define I2MCSR_AUTOLD\t\tBIT(3)\n#define I2MCSR_NACK\t\tBIT(1)\n#define I2MCSR_DONE\t\tBIT(0)\n\n \n#define TMCTL_TSUSP\t\tBIT(2)\n#define TMCTL_TMD\t\tBIT(1)\n#define TMCTL_TE\t\tBIT(0)\n\n \n#define TFTCTL_HWUTSF\t\tBIT(7)\n#define TFTCTL_TBTTSYNC\t\tBIT(6)\n#define TFTCTL_HWUTSFEN\t\tBIT(5)\n#define TFTCTL_TSFCNTRRD\tBIT(4)\n#define TFTCTL_TBTTSYNCEN\tBIT(3)\n#define TFTCTL_TSFSYNCEN\tBIT(2)\n#define TFTCTL_TSFCNTRST\tBIT(1)\n#define TFTCTL_TSFCNTREN\tBIT(0)\n\n \n#define EN_CFG_BB_TYPE_A\t0x00\n#define EN_CFG_BB_TYPE_B\tBIT(0)\n#define EN_CFG_BB_TYPE_G\tBIT(1)\n#define EN_CFG_BB_TYPE_MASK\t(EN_CFG_BB_TYPE_B | EN_CFG_BB_TYPE_G)\n#define EN_CFG_PROTECT_MD\tBIT(5)\n\n \n#define EN_CFG_BCN_SUS_IND\tBIT(0)\n#define EN_CFG_BCN_SUS_CLR\tBIT(1)\n\n \n#define EN_CFG_NXTBTTCFPSTR\tBIT(0)\n#define EN_CFG_BARKER_PREAM\tBIT(1)\n#define EN_CFG_PKT_BURST_MD\tBIT(2)\n\n \n#define CFG_TKIPOPT\t\tBIT(7)\n#define CFG_RXDMAOPT\t\tBIT(6)\n#define CFG_TMOT_SW\t\tBIT(5)\n#define CFG_TMOT_HWLONG\t\tBIT(4)\n#define CFG_TMOT_HW\t\t0x00\n#define CFG_CFPENDOPT\t\tBIT(3)\n#define CFG_BCNSUSEN\t\tBIT(2)\n#define CFG_NOTXTIMEOUT\t\tBIT(1)\n#define CFG_NOBUFOPT\t\tBIT(0)\n\n \n#define TEST_LBEXT\t\tBIT(7)\n#define TEST_LBINT\t\tBIT(6)\n#define TEST_LBNONE\t\t0x00\n#define TEST_SOFTINT\t\tBIT(5)\n#define TEST_CONTTX\t\tBIT(4)\n#define TEST_TXPE\t\tBIT(3)\n#define TEST_NAVDIS\t\tBIT(2)\n#define TEST_NOCTS\t\tBIT(1)\n#define TEST_NOACK\t\tBIT(0)\n\n \n#define HOSTCR_TXONST\t\tBIT(7)\n#define HOSTCR_RXONST\t\tBIT(6)\n#define HOSTCR_ADHOC\t\tBIT(5)\n#define HOSTCR_AP\t\tBIT(4)\n#define HOSTCR_TXON\t\tBIT(3)\n#define HOSTCR_RXON\t\tBIT(2)\n#define HOSTCR_MACEN\t\tBIT(1)\n#define HOSTCR_SOFTRST\t\tBIT(0)\n\n \n#define MACCR_SYNCFLUSHOK\tBIT(2)\n#define MACCR_SYNCFLUSH\t\tBIT(1)\n#define MACCR_CLRNAV\t\tBIT(0)\n\n \n#define RCR_SSID\t\tBIT(7)\n#define RCR_RXALLTYPE\t\tBIT(6)\n#define RCR_UNICAST\t\tBIT(5)\n#define RCR_BROADCAST\t\tBIT(4)\n#define RCR_MULTICAST\t\tBIT(3)\n#define RCR_WPAERR\t\tBIT(2)\n#define RCR_ERRCRC\t\tBIT(1)\n#define RCR_BSSID\t\tBIT(0)\n\n \n#define TCR_SYNCDCFOPT\t\tBIT(1)\n#define TCR_AUTOBCNTX\t\tBIT(0)\n\n \n#define ISR_GPIO3\t\tBIT(6)\n#define ISR_RXNOBUF\t\tBIT(3)\n#define ISR_MIBNEARFULL\t\tBIT(2)\n#define ISR_SOFTINT\t\tBIT(1)\n#define ISR_FETALERR\t\tBIT(0)\n\n#define LEDSTS_STS\t\t0x06\n#define LEDSTS_TMLEN\t\t0x78\n#define LEDSTS_OFF\t\t0x00\n#define LEDSTS_ON\t\t0x02\n#define LEDSTS_SLOW\t\t0x04\n#define LEDSTS_INTER\t\t0x06\n\n \n#define ISR_WATCHDOG\t\tBIT(7)\n#define ISR_SOFTTIMER\t\tBIT(6)\n#define ISR_GPIO0\t\tBIT(5)\n#define ISR_TBTT\t\tBIT(4)\n#define ISR_RXDMA0\t\tBIT(3)\n#define ISR_BNTX\t\tBIT(2)\n#define ISR_ACTX\t\tBIT(0)\n\n \n#define PSCFG_PHILIPMD\t\tBIT(6)\n#define PSCFG_WAKECALEN\t\tBIT(5)\n#define PSCFG_WAKETMREN\t\tBIT(4)\n#define PSCFG_BBPSPROG\t\tBIT(3)\n#define PSCFG_WAKESYN\t\tBIT(2)\n#define PSCFG_SLEEPSYN\t\tBIT(1)\n#define PSCFG_AUTOSLEEP\t\tBIT(0)\n\n \n#define PSCTL_WAKEDONE\t\tBIT(5)\n#define PSCTL_PS\t\tBIT(4)\n#define PSCTL_GO2DOZE\t\tBIT(3)\n#define PSCTL_LNBCN\t\tBIT(2)\n#define PSCTL_ALBCN\t\tBIT(1)\n#define PSCTL_PSEN\t\tBIT(0)\n\n \n#define PSSIG_WPE3\t\tBIT(7)\n#define PSSIG_WPE2\t\tBIT(6)\n#define PSSIG_WPE1\t\tBIT(5)\n#define PSSIG_WRADIOPE\t\tBIT(4)\n#define PSSIG_SPE3\t\tBIT(3)\n#define PSSIG_SPE2\t\tBIT(2)\n#define PSSIG_SPE1\t\tBIT(1)\n#define PSSIG_SRADIOPE\t\tBIT(0)\n\n \n#define BBREGCTL_DONE\t\tBIT(2)\n#define BBREGCTL_REGR\t\tBIT(1)\n#define BBREGCTL_REGW\t\tBIT(0)\n\n \n#define IFREGCTL_DONE\t\tBIT(2)\n#define IFREGCTL_IFRF\t\tBIT(1)\n#define IFREGCTL_REGW\t\tBIT(0)\n\n \n#define SOFTPWRCTL_RFLEOPT\tBIT(3)\n#define SOFTPWRCTL_TXPEINV\tBIT(1)\n#define SOFTPWRCTL_SWPECTI\tBIT(0)\n#define SOFTPWRCTL_SWPAPE\tBIT(5)\n#define SOFTPWRCTL_SWCALEN\tBIT(4)\n#define SOFTPWRCTL_SWRADIO_PE\tBIT(3)\n#define SOFTPWRCTL_SWPE2\tBIT(2)\n#define SOFTPWRCTL_SWPE1\tBIT(1)\n#define SOFTPWRCTL_SWPE3\tBIT(0)\n\n \n#define GPIO3_MD\t\tBIT(5)\n#define GPIO3_DATA\t\tBIT(6)\n#define GPIO3_INTMD\t\tBIT(7)\n\n \n#define MISCFFCTL_WRITE\t\tBIT(0)\n\n \n#define MAC_LB_EXT\t\tBIT(1)\n#define MAC_LB_INTERNAL\t\tBIT(0)\n#define MAC_LB_NONE\t\t0x00\n\n \n#define PKT_TYPE_NONE\t\t0x00  \n#define PKT_TYPE_ALL_MULTICAST\tBIT(7)\n#define PKT_TYPE_PROMISCUOUS\tBIT(6)\n#define PKT_TYPE_DIRECTED\tBIT(5)\t \n#define PKT_TYPE_BROADCAST\tBIT(4)\n#define PKT_TYPE_MULTICAST\tBIT(3)\n#define PKT_TYPE_ERROR_WPA\tBIT(2)\n#define PKT_TYPE_ERROR_CRC\tBIT(1)\n#define PKT_TYPE_BSSID\t\tBIT(0)\n\n#define DEFAULT_BI\t\t0x200\n\n \n#define MISCFIFO_KEYETRY0\t32\n#define MISCFIFO_KEYENTRYSIZE\t22\n\n#define MAC_REVISION_A0\t\t0x00\n#define MAC_REVISION_A1\t\t0x01\n\nstruct vnt_mac_set_key {\n\tunion {\n\t\tstruct {\n\t\t\tu8 addr[ETH_ALEN];\n\t\t\t__le16 key_ctl;\n\t\t} write __packed;\n\t\tu32 swap[2];\n\t} u;\n\tu8 key[WLAN_KEY_LEN_CCMP];\n} __packed;\n\nint vnt_mac_set_filter(struct vnt_private *priv, u64 mc_filter);\nint vnt_mac_shutdown(struct vnt_private *priv);\nint vnt_mac_set_bb_type(struct vnt_private *priv, u8 type);\nint vnt_mac_disable_keyentry(struct vnt_private *priv, u8 entry_idx);\nint vnt_mac_set_keyentry(struct vnt_private *priv, u16 key_ctl, u32 entry_idx,\n\t\t\t u32 key_idx, u8 *addr, u8 *key);\nint vnt_mac_reg_bits_off(struct vnt_private *priv, u8 reg_ofs, u8 bits);\nint vnt_mac_reg_bits_on(struct vnt_private *priv, u8 reg_ofs, u8 bits);\nint vnt_mac_write_word(struct vnt_private *priv, u8 reg_ofs, u16 word);\nint vnt_mac_set_bssid_addr(struct vnt_private *priv, u8 *addr);\nint vnt_mac_enable_protect_mode(struct vnt_private *priv);\nint vnt_mac_disable_protect_mode(struct vnt_private *priv);\nint vnt_mac_enable_barker_preamble_mode(struct vnt_private *priv);\nint vnt_mac_disable_barker_preamble_mode(struct vnt_private *priv);\nint vnt_mac_set_beacon_interval(struct vnt_private *priv, u16 interval);\nint vnt_mac_set_led(struct vnt_private *privpriv, u8 state, u8 led);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}