DIV_ROUND_CLOSEST,FUNC_0
EINVAL,VAR_0
I2S_CFG2_AFCNTR,VAR_1
I2S_CGFR_CHLEN,VAR_2
I2S_CGFR_I2SDIV_MASK,VAR_3
I2S_CGFR_I2SDIV_MAX,VAR_4
I2S_CGFR_I2SDIV_SET,FUNC_1
I2S_CGFR_ODD,VAR_5
I2S_CGFR_ODD_SHIFT,VAR_6
SND_SOC_DAIFMT_DSP_A,VAR_7
SND_SOC_DAIFMT_FORMAT_MASK,VAR_8
STM32_I2S_CFG2_REG,VAR_9
STM32_I2S_CGFR_REG,VAR_10
clk_get_rate,FUNC_2
clk_set_parent,FUNC_3
dev_dbg,FUNC_4
dev_err,FUNC_5
dev_warn,FUNC_6
params_rate,FUNC_7
regmap_read,FUNC_8
regmap_update_bits,FUNC_9
snd_soc_dai_get_drvdata,FUNC_10
stm32_i2s_configure_clock,FUNC_11
cpu_dai,VAR_11
params,VAR_12
i2s,VAR_13
i2s_clock_rate,VAR_14
tmp,VAR_15
div,VAR_16
real_div,VAR_17
nb_bits,VAR_18
frame_len,VAR_19
rate,VAR_20
ret,VAR_21
cgfr,VAR_22
cgfr_mask,VAR_23
odd,VAR_24
