$date
	Sun Apr  6 02:39:48 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 4 ! count [3:0] $end
$var reg 1 " Y $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 1 " Y $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 4 % count [3:0] $end
$var reg 3 & index [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b1 %
0$
0#
1"
b1 !
$end
#5
1#
#10
0#
1$
#15
b1 &
1#
#20
0#
#25
b11 !
b11 %
b10 &
1#
#30
0#
#35
b101 !
b101 %
b11 &
1#
#40
0#
#45
b111 !
b111 %
b100 &
1#
#50
0#
#55
b1001 !
b1001 %
b101 &
1#
#60
0#
#65
b1011 !
b1011 %
b110 &
1#
#70
0#
#75
b1101 !
b1101 %
b111 &
1#
#80
0#
#85
b1111 !
b1111 %
b0 &
1#
#90
0#
#95
b1 !
b1 %
b1 &
1#
#100
0#
#105
b11 !
b11 %
b10 &
1#
#110
0#
0"
#115
b101 !
b101 %
b1 &
1#
#120
0#
#125
b11 !
b11 %
b0 &
1#
#130
0#
#135
b1 !
b1 %
b111 &
1#
#140
0#
#145
b1111 !
b1111 %
b110 &
1#
#150
0#
#155
b1101 !
b1101 %
b101 &
1#
#160
0#
#165
b1011 !
b1011 %
b100 &
1#
#170
0#
#175
b1001 !
b1001 %
b11 &
1#
#180
0#
#185
b111 !
b111 %
b10 &
1#
#190
0#
#195
b101 !
b101 %
b1 &
1#
#200
0#
#205
b11 !
b11 %
b0 &
1#
#210
