[
	{
		"original_line": "        if (($abstime > tstop - aperture) && ($abstime <= tstop))", 
		"bug_line": "        if (($abstime > tstop - aperture) &&& ($abstime <= tstop))",
		"error_description": "Invalid operator '&&&' used instead of logical AND '&&'. VerilogA requires '&&' for logical operations; '&&&' is syntactically incorrect."
	},
	{
		"original_line": "`include "constants.h"", 
		"bug_line": "`include "constants.h",
		"error_description": "Unterminated string in include directive due to missing closing double quote"
	},
	{
		"original_line": "        V(Pout, Nout) <+ V(hold);", 
		"bug_line": "        V(Pout, Nout) <+ V(hold;",
		"error_description": "Missing closing parenthesis for the function call V(hold). The expression becomes V(hold; which is invalid syntax due to the unterminated parentheses and misplaced semicolon inside the argument list."
	},
	{
		"original_line": "            $bound_step(tc);", 
		"bug_line": "            $bound_step(tc;",
		"error_description": "Missing closing parenthesis for function call. The function $bound_step requires parentheses around its argument, and the closing ')' was removed."
	},
	{
		"original_line": "parameter real tdelay=0 from [0:inf);", 
		"bug_line": "parameter real tdelay=0 from [0:inf};",
		"error_description": "Mismatched interval delimiter: used curly brace '}' instead of parenthesis ')' to close the interval specification"
	},
	{
		"original_line": "    analog begin", 
		"bug_line": "    analog begn",
		"error_description": "Misspelled 'begin' keyword as 'begn' causing unterminated analog block"
	},
	{
		"original_line": "input Pin, Nin;", 
		"bug_line": "input Pin, Nin",
		"error_description": "Missing semicolon at the end of the input port declaration, which is required in VerilogA syntax to terminate statements."
	},
	{
		"original_line": "parameter real period=1 from (0:inf);", 
		"bug_line": "parameter real period=1 from (0;inf);",
		"error_description": "The colon in the range expression (0:inf) was replaced with a semicolon, creating invalid syntax for the interval specification."
	},
	{
		"original_line": "`include "discipline.h"", 
		"bug_line": "`include "discipline.h",
		"error_description": "Unterminated string literal due to missing closing double quote"
	},
	{
		"original_line": "`include "discipline.h"", 
		"bug_line": "`inlcude "discipline.h"",
		"error_description": "Misspelled 'include' directive as 'inlcude' - Verilog preprocessor directives require exact spelling, causing unrecognized command error."
	},
	{
		"original_line": "parameter real period=1 from (0:inf);", 
		"bug_line": "parameter real period=1 from (0,inf);",
		"error_description": "Replaced colon ':' with comma ',' in range specification (0:inf), making the syntax invalid for range expressions which require colons to separate limits."
	},
	{
		"original_line": "parameter real tdelay=0 from [0:inf);", 
		"bug_line": "parameter real tdelay=0 from [0,inf);",
		"error_description": "Replaced colon ':' with comma ',' in the range specifier [0,inf), making it syntactically invalid for defining a range in VerilogA."
	},
	{
		"original_line": "parameter real period=1 from (0:inf);", 
		"bug_line": "parameter real period=1 from (0:inf)",
		"error_description": "Missing semicolon at the end of the parameter declaration statement"
	},
	{
		"original_line": "        @(timer(tstop));", 
		"bug_line": "        @(timer(tstop)",
		"error_description": "Missing closing parenthesis and semicolon - event control requires ')' to close the event expression and ';' to terminate the statement."
	},
	{
		"original_line": "        I(hold) <+ 1.0e-12 * V(hold);", 
		"bug_line": "        I(hold) <+ 1.0e-12 * V(hold)",
		"error_description": "Missing semicolon at end of statement"
	},
	{
		"original_line": "        output Pout, Nout;", 
		"bug_line": "        output Pout, Nout",
		"error_description": "Missing semicolon at the end of the output port declaration"
	},
	{
		"original_line": "    analog begin", 
		"bug_line": "    analg begin",
		"error_description": "Misspelled keyword 'analog' as 'analg'. VerilogA requires the 'analog' keyword to define analog blocks."
	},
	{
		"original_line": "input Pin, Nin;", 
		"bug_line": "input Pin, Nin",
		"error_description": "Missing semicolon at the end of the input declaration statement"
	},
	{
		"original_line": "@(timer(tstop));", 
		"bug_line": "@(timer(tstop);",
		"error_description": "Missing closing parenthesis for the timer function call within the event control statement. The original had two closing parentheses: one to close the function argument list and another to close the event control. The modified version lacks the parenthesis that terminates the function call, resulting in unbalanced parentheses."
	},
	{
		"original_line": "                    $bound_step(tc);", 
		"bug_line": "                    $bound_step(tc;",
		"error_description": "Missing closing parenthesis for the $bound_step system task call"
	}
]