{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525203778224 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525203778229 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 01 15:42:58 2018 " "Processing started: Tue May 01 15:42:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525203778229 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1525203778229 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off breakout -c breakout_de2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off breakout -c breakout_de2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1525203778229 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "breakout_de2_7_1200mv_85c_slow.vo N:/Veralog/1/Final Project 4-28/simulation/modelsim/ simulation " "Generated file breakout_de2_7_1200mv_85c_slow.vo in folder \"N:/Veralog/1/Final Project 4-28/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1525203784048 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "breakout_de2_7_1200mv_0c_slow.vo N:/Veralog/1/Final Project 4-28/simulation/modelsim/ simulation " "Generated file breakout_de2_7_1200mv_0c_slow.vo in folder \"N:/Veralog/1/Final Project 4-28/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1525203784530 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "breakout_de2_min_1200mv_0c_fast.vo N:/Veralog/1/Final Project 4-28/simulation/modelsim/ simulation " "Generated file breakout_de2_min_1200mv_0c_fast.vo in folder \"N:/Veralog/1/Final Project 4-28/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1525203785009 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "breakout_de2.vo N:/Veralog/1/Final Project 4-28/simulation/modelsim/ simulation " "Generated file breakout_de2.vo in folder \"N:/Veralog/1/Final Project 4-28/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1525203785493 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "breakout_de2_7_1200mv_85c_v_slow.sdo N:/Veralog/1/Final Project 4-28/simulation/modelsim/ simulation " "Generated file breakout_de2_7_1200mv_85c_v_slow.sdo in folder \"N:/Veralog/1/Final Project 4-28/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1525203785758 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "breakout_de2_7_1200mv_0c_v_slow.sdo N:/Veralog/1/Final Project 4-28/simulation/modelsim/ simulation " "Generated file breakout_de2_7_1200mv_0c_v_slow.sdo in folder \"N:/Veralog/1/Final Project 4-28/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1525203786026 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "breakout_de2_min_1200mv_0c_v_fast.sdo N:/Veralog/1/Final Project 4-28/simulation/modelsim/ simulation " "Generated file breakout_de2_min_1200mv_0c_v_fast.sdo in folder \"N:/Veralog/1/Final Project 4-28/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1525203786288 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "breakout_de2_v.sdo N:/Veralog/1/Final Project 4-28/simulation/modelsim/ simulation " "Generated file breakout_de2_v.sdo in folder \"N:/Veralog/1/Final Project 4-28/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1525203786549 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "744 " "Peak virtual memory: 744 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525203786700 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 01 15:43:06 2018 " "Processing ended: Tue May 01 15:43:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525203786700 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525203786700 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525203786700 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1525203786700 ""}
