// Seed: 3504350210
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout logic [7:0] id_1;
  assign id_1[""] = -1'd0;
endmodule
module module_1 #(
    parameter id_1  = 32'd92,
    parameter id_12 = 32'd73,
    parameter id_18 = 32'd29,
    parameter id_5  = 32'd58
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    _id_18
);
  inout wire _id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  inout logic [7:0] id_13;
  input wire _id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout logic [7:0] id_6;
  output wire _id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire _id_1;
  logic [id_5  -  id_12 : 'b0] id_19, id_20 = 1;
  assign id_13[id_1!==id_18] = id_19;
  module_0 modCall_1 (
      id_6,
      id_4
  );
  assign id_6[1] = id_2 ? 1 : -1;
endmodule
