// Seed: 3795951577
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  output wire id_24;
  output wire id_23;
  input wire id_22;
  inout wire id_21;
  inout wire id_20;
  inout wire id_19;
  inout wire id_18;
  inout wire id_17;
  assign module_1.id_0 = 0;
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_25;
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    output wor id_2,
    input tri id_3,
    input tri id_4,
    input supply1 id_5,
    input supply0 id_6,
    input wire id_7,
    output logic id_8,
    input tri1 id_9,
    input uwire id_10,
    output wand id_11,
    output tri1 id_12,
    input tri1 id_13
);
  wire id_15;
  always if (1 && 1) id_8 = 1;
  logic id_16;
  ;
  logic id_17, id_18;
  module_0 modCall_1 (
      id_16,
      id_17,
      id_18,
      id_15,
      id_16,
      id_17,
      id_18,
      id_18,
      id_17,
      id_18,
      id_17,
      id_16,
      id_16,
      id_15,
      id_17,
      id_16,
      id_16,
      id_18,
      id_16,
      id_18,
      id_18,
      id_16,
      id_17,
      id_16
  );
  assign id_2 = id_7;
endmodule
