Analysis & Synthesis report for z80soc
Sun Nov 07 22:50:52 2010
Quartus II Version 8.1 Build 163 10/28/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Added for RAM Pass-Through Logic
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for vram3200x8:vram|altsyncram:altsyncram_component|altsyncram_7jk1:auto_generated
 17. Source assignments for charram2k:cram|altsyncram:altsyncram_component|altsyncram_0on1:auto_generated
 18. Source assignments for sram:ram|altsyncram:altsyncram_component|altsyncram_l5f1:auto_generated
 19. Source assignments for rom:rom_inst|altsyncram:altsyncram_component|altsyncram_hda1:auto_generated
 20. Source assignments for T80se:z80_inst|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0|altsyncram_imi1:auto_generated
 21. Source assignments for T80se:z80_inst|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_1|altsyncram_imi1:auto_generated
 22. Parameter Settings for User Entity Instance: T80se:z80_inst
 23. Parameter Settings for User Entity Instance: T80se:z80_inst|T80:u0
 24. Parameter Settings for User Entity Instance: T80se:z80_inst|T80:u0|T80_MCode:mcode
 25. Parameter Settings for User Entity Instance: T80se:z80_inst|T80:u0|T80_ALU:alu
 26. Parameter Settings for User Entity Instance: vram3200x8:vram|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: charram2k:cram|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: sram:ram|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: rom:rom_inst|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: video_PLL:video_PLL_inst|altpll:altpll_component
 31. Parameter Settings for Inferred Entity Instance: T80se:z80_inst|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0
 32. Parameter Settings for Inferred Entity Instance: T80se:z80_inst|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_1
 33. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Nov 07 22:50:51 2010    ;
; Quartus II Version                 ; 8.1 Build 163 10/28/2008 SJ Full Version ;
; Revision Name                      ; z80soc                                   ;
; Top-level Entity Name              ; TOP_DE1                                  ;
; Family                             ; Cyclone III                              ;
; Total logic elements               ; 2,375                                    ;
;     Total combinational functions  ; 2,375                                    ;
;     Dedicated logic registers      ; 519                                      ;
; Total registers                    ; 519                                      ;
; Total pins                         ; 48                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 221,312                                  ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 1                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP3C10E144C8       ;                    ;
; Top-level entity name                                          ; top_de1            ; z80soc             ;
; Family name                                                    ; Cyclone III        ; Stratix II         ;
; Use smart compilation                                          ; On                 ; Off                ;
; Use Generated Physical Constraints File                        ; Off                ;                    ;
; Auto Shift Register Replacement                                ; Off                ; Auto               ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Perform gate-level register retiming                           ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax         ; On                 ; On                 ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto DSP Block Replacement                                     ; On                 ; On                 ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM Block Balancing                                       ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                           ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                       ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------+
; memoryCores/charram2k.vhd        ; yes             ; User Wizard-Generated File             ; E:/WORK/fpga/u10/memoryCores/charram2k.vhd                         ;
; memoryCores/vram3200x8.vhd       ; yes             ; User Wizard-Generated File             ; E:/WORK/fpga/u10/memoryCores/vram3200x8.vhd                        ;
; vhdl/keyboard.VHD                ; yes             ; User VHDL File                         ; E:/WORK/fpga/u10/vhdl/keyboard.VHD                                 ;
; vhdl/ps2bkd.vhd                  ; yes             ; User VHDL File                         ; E:/WORK/fpga/u10/vhdl/ps2bkd.vhd                                   ;
; vhdl/video_PLL.vhd               ; yes             ; User Wizard-Generated File             ; E:/WORK/fpga/u10/vhdl/video_PLL.vhd                                ;
; vhdl/T80.vhd                     ; yes             ; User VHDL File                         ; E:/WORK/fpga/u10/vhdl/T80.vhd                                      ;
; vhdl/T80_ALU.vhd                 ; yes             ; User VHDL File                         ; E:/WORK/fpga/u10/vhdl/T80_ALU.vhd                                  ;
; vhdl/T80_MCode.vhd               ; yes             ; User VHDL File                         ; E:/WORK/fpga/u10/vhdl/T80_MCode.vhd                                ;
; vhdl/T80_Pack.vhd                ; yes             ; User VHDL File                         ; E:/WORK/fpga/u10/vhdl/T80_Pack.vhd                                 ;
; vhdl/T80_Reg.vhd                 ; yes             ; User VHDL File                         ; E:/WORK/fpga/u10/vhdl/T80_Reg.vhd                                  ;
; vhdl/T80se.vhd                   ; yes             ; User VHDL File                         ; E:/WORK/fpga/u10/vhdl/T80se.vhd                                    ;
; vhdl/video.vhd                   ; yes             ; User VHDL File                         ; E:/WORK/fpga/u10/vhdl/video.vhd                                    ;
; vhdl/clk_div.vhd                 ; yes             ; User VHDL File                         ; E:/WORK/fpga/u10/vhdl/clk_div.vhd                                  ;
; vhdl/clock_357mhz.vhd            ; yes             ; User VHDL File                         ; E:/WORK/fpga/u10/vhdl/clock_357mhz.vhd                             ;
; vhdl/top_de1.vhd                 ; yes             ; User VHDL File                         ; E:/WORK/fpga/u10/vhdl/top_de1.vhd                                  ;
; vhdl/vga_sync.vhd                ; yes             ; User VHDL File                         ; E:/WORK/fpga/u10/vhdl/vga_sync.vhd                                 ;
; memoryCores/sram.vhd             ; yes             ; User Wizard-Generated File             ; E:/WORK/fpga/u10/memoryCores/sram.vhd                              ;
; memoryCores/rom.vhd              ; yes             ; User Wizard-Generated File             ; E:/WORK/fpga/u10/memoryCores/rom.vhd                               ;
; ../rom/test01.hex                ; yes             ; User Hexadecimal (Intel-Format) File   ; E:/WORK/fpga/u10/rom/test01.hex                                    ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf        ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/81/quartus/libraries/megafunctions/stratix_ram_block.inc ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/81/quartus/libraries/megafunctions/lpm_mux.inc           ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/81/quartus/libraries/megafunctions/lpm_decode.inc        ;
; aglobal81.inc                    ; yes             ; Megafunction                           ; c:/altera/81/quartus/libraries/megafunctions/aglobal81.inc         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/81/quartus/libraries/megafunctions/a_rdenreg.inc         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/81/quartus/libraries/megafunctions/altrom.inc            ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/81/quartus/libraries/megafunctions/altram.inc            ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/81/quartus/libraries/megafunctions/altdpram.inc          ;
; altqpram.inc                     ; yes             ; Megafunction                           ; c:/altera/81/quartus/libraries/megafunctions/altqpram.inc          ;
; db/altsyncram_7jk1.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/WORK/fpga/u10/db/altsyncram_7jk1.tdf                            ;
; db/altsyncram_0on1.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/WORK/fpga/u10/db/altsyncram_0on1.tdf                            ;
; ../rom/lat9-08.mif               ; yes             ; Auto-Found Memory Initialization File  ; E:/WORK/fpga/u10/rom/lat9-08.mif                                   ;
; db/altsyncram_l5f1.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/WORK/fpga/u10/db/altsyncram_l5f1.tdf                            ;
; db/decode_ara.tdf                ; yes             ; Auto-Generated Megafunction            ; E:/WORK/fpga/u10/db/decode_ara.tdf                                 ;
; db/decode_37a.tdf                ; yes             ; Auto-Generated Megafunction            ; E:/WORK/fpga/u10/db/decode_37a.tdf                                 ;
; db/mux_qlb.tdf                   ; yes             ; Auto-Generated Megafunction            ; E:/WORK/fpga/u10/db/mux_qlb.tdf                                    ;
; db/altsyncram_hda1.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/WORK/fpga/u10/db/altsyncram_hda1.tdf                            ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/altera/81/quartus/libraries/megafunctions/altpll.tdf            ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; c:/altera/81/quartus/libraries/megafunctions/stratix_pll.inc       ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; c:/altera/81/quartus/libraries/megafunctions/stratixii_pll.inc     ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; c:/altera/81/quartus/libraries/megafunctions/cycloneii_pll.inc     ;
; db/altsyncram_imi1.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/WORK/fpga/u10/db/altsyncram_imi1.tdf                            ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                          ;
+---------------------------------------------+--------------------------------------------------------+
; Resource                                    ; Usage                                                  ;
+---------------------------------------------+--------------------------------------------------------+
; Estimated Total logic elements              ; 2,375                                                  ;
;                                             ;                                                        ;
; Total combinational functions               ; 2375                                                   ;
; Logic element usage by number of LUT inputs ;                                                        ;
;     -- 4 input functions                    ; 1585                                                   ;
;     -- 3 input functions                    ; 506                                                    ;
;     -- <=2 input functions                  ; 284                                                    ;
;                                             ;                                                        ;
; Logic elements by mode                      ;                                                        ;
;     -- normal mode                          ; 2179                                                   ;
;     -- arithmetic mode                      ; 196                                                    ;
;                                             ;                                                        ;
; Total registers                             ; 519                                                    ;
;     -- Dedicated logic registers            ; 519                                                    ;
;     -- I/O registers                        ; 0                                                      ;
;                                             ;                                                        ;
; I/O pins                                    ; 48                                                     ;
; Total memory bits                           ; 221312                                                 ;
; Total PLLs                                  ; 1                                                      ;
; Maximum fan-out node                        ; video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 507                                                    ;
; Total fan-out                               ; 10987                                                  ;
; Average fan-out                             ; 3.59                                                   ;
+---------------------------------------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                              ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                 ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------+--------------+
; |TOP_DE1                                        ; 2375 (174)        ; 519 (38)     ; 221312      ; 0            ; 0       ; 0         ; 48   ; 0            ; |TOP_DE1                                                                                            ; work         ;
;    |T80se:z80_inst|                             ; 1952 (10)         ; 366 (12)     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE1|T80se:z80_inst                                                                             ; work         ;
;       |T80:u0|                                  ; 1942 (812)        ; 354 (202)    ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE1|T80se:z80_inst|T80:u0                                                                      ; work         ;
;          |T80_ALU:alu|                          ; 446 (446)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE1|T80se:z80_inst|T80:u0|T80_ALU:alu                                                          ; work         ;
;          |T80_MCode:mcode|                      ; 490 (490)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE1|T80se:z80_inst|T80:u0|T80_MCode:mcode                                                      ; work         ;
;          |T80_Reg:Regs|                         ; 194 (194)         ; 152 (152)    ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE1|T80se:z80_inst|T80:u0|T80_Reg:Regs                                                         ; work         ;
;             |altsyncram:RegsH_rtl_1|            ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE1|T80se:z80_inst|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_1                                  ; work         ;
;                |altsyncram_imi1:auto_generated| ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE1|T80se:z80_inst|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_1|altsyncram_imi1:auto_generated   ; work         ;
;             |altsyncram:RegsL_rtl_0|            ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE1|T80se:z80_inst|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0                                  ; work         ;
;                |altsyncram_imi1:auto_generated| ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE1|T80se:z80_inst|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0|altsyncram_imi1:auto_generated   ; work         ;
;    |charram2k:cram|                             ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE1|charram2k:cram                                                                             ; work         ;
;       |altsyncram:altsyncram_component|         ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE1|charram2k:cram|altsyncram:altsyncram_component                                             ; work         ;
;          |altsyncram_0on1:auto_generated|       ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE1|charram2k:cram|altsyncram:altsyncram_component|altsyncram_0on1:auto_generated              ; work         ;
;    |clk_div:clkdiv_inst|                        ; 31 (31)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE1|clk_div:clkdiv_inst                                                                        ; work         ;
;    |ps2kbd:ps2_kbd_inst|                        ; 147 (130)         ; 36 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE1|ps2kbd:ps2_kbd_inst                                                                        ; work         ;
;       |keyboard:kbd_inst|                       ; 17 (17)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE1|ps2kbd:ps2_kbd_inst|keyboard:kbd_inst                                                      ; work         ;
;    |rom:rom_inst|                               ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE1|rom:rom_inst                                                                               ; work         ;
;       |altsyncram:altsyncram_component|         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE1|rom:rom_inst|altsyncram:altsyncram_component                                               ; work         ;
;          |altsyncram_hda1:auto_generated|       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE1|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_hda1:auto_generated                ; work         ;
;    |sram:ram|                                   ; 2 (0)             ; 1 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE1|sram:ram                                                                                   ; work         ;
;       |altsyncram:altsyncram_component|         ; 2 (0)             ; 1 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE1|sram:ram|altsyncram:altsyncram_component                                                   ; work         ;
;          |altsyncram_l5f1:auto_generated|       ; 2 (0)             ; 1 (1)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE1|sram:ram|altsyncram:altsyncram_component|altsyncram_l5f1:auto_generated                    ; work         ;
;             |decode_ara:decode3|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE1|sram:ram|altsyncram:altsyncram_component|altsyncram_l5f1:auto_generated|decode_ara:decode3 ; work         ;
;    |video:video_inst|                           ; 69 (22)           ; 46 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE1|video:video_inst                                                                           ; work         ;
;       |VGA_SYNC:vga_sync_inst|                  ; 47 (47)           ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE1|video:video_inst|VGA_SYNC:vga_sync_inst                                                    ; work         ;
;    |video_PLL:video_PLL_inst|                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE1|video_PLL:video_PLL_inst                                                                   ; work         ;
;       |altpll:altpll_component|                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE1|video_PLL:video_PLL_inst|altpll:altpll_component                                           ; work         ;
;    |vram3200x8:vram|                            ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE1|vram3200x8:vram                                                                            ; work         ;
;       |altsyncram:altsyncram_component|         ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE1|vram3200x8:vram|altsyncram:altsyncram_component                                            ; work         ;
;          |altsyncram_7jk1:auto_generated|       ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE1|vram3200x8:vram|altsyncram:altsyncram_component|altsyncram_7jk1:auto_generated             ; work         ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------+
; Name                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                ;
+-----------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------+
; T80se:z80_inst|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_1|altsyncram_imi1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64     ; None               ;
; T80se:z80_inst|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0|altsyncram_imi1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64     ; None               ;
; charram2k:cram|altsyncram:altsyncram_component|altsyncram_0on1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384  ; ../rom/lat9-08.mif ;
; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_hda1:auto_generated|ALTSYNCRAM              ; AUTO ; ROM              ; 1024         ; 8            ; --           ; --           ; 8192   ; ../rom/test01.hex  ;
; sram:ram|altsyncram:altsyncram_component|altsyncram_l5f1:auto_generated|ALTSYNCRAM                  ; AUTO ; Single Port      ; 16384        ; 8            ; --           ; --           ; 131072 ; None               ;
; vram3200x8:vram|altsyncram:altsyncram_component|altsyncram_7jk1:auto_generated|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 8192         ; 8            ; 8192         ; 8            ; 65536  ; None               ;
+-----------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; SRAM_nOE$latch                                      ; LessThan2           ; yes                    ;
; SRAM_nWE$latch                                      ; LessThan2           ; yes                    ;
; ram_wea                                             ; LessThan2           ; yes                    ;
; vram_address[0]                                     ; vram_address[0]~1   ; yes                    ;
; vram_address[1]                                     ; vram_address[0]~1   ; yes                    ;
; vram_address[2]                                     ; vram_address[0]~1   ; yes                    ;
; vram_address[3]                                     ; vram_address[0]~1   ; yes                    ;
; vram_address[4]                                     ; vram_address[0]~1   ; yes                    ;
; vram_address[5]                                     ; vram_address[0]~1   ; yes                    ;
; vram_address[6]                                     ; vram_address[0]~1   ; yes                    ;
; vram_address[7]                                     ; vram_address[0]~1   ; yes                    ;
; vram_address[8]                                     ; vram_address[0]~1   ; yes                    ;
; vram_address[9]                                     ; vram_address[0]~1   ; yes                    ;
; vram_address[10]                                    ; vram_address[0]~1   ; yes                    ;
; vram_address[11]                                    ; vram_address[0]~1   ; yes                    ;
; vram_address[12]                                    ; vram_address[0]~1   ; yes                    ;
; Number of user-specified and inferred latches = 16  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                      ;
+--------------------------------------------------------------+--------------------------------------------------------------------------+
; Register name                                                ; Reason for Removal                                                       ;
+--------------------------------------------------------------+--------------------------------------------------------------------------+
; video:video_inst|VGA_SYNC:vga_sync_inst|red_out[2]           ; Stuck at GND due to stuck port data_in                                   ;
; video:video_inst|VGA_SYNC:vga_sync_inst|green_out[2]         ; Stuck at GND due to stuck port data_in                                   ;
; video:video_inst|VGA_SYNC:vga_sync_inst|blue_out[2]          ; Stuck at GND due to stuck port data_in                                   ;
; T80se:z80_inst|T80:u0|OldNMI_n                               ; Lost fanout                                                              ;
; T80se:z80_inst|T80:u0|BusReq_s                               ; Stuck at GND due to stuck port data_in                                   ;
; T80se:z80_inst|T80:u0|INT_s                                  ; Stuck at GND due to stuck port data_in                                   ;
; T80se:z80_inst|T80:u0|BusAck                                 ; Stuck at GND due to stuck port data_in                                   ;
; video:video_inst|VGA_SYNC:vga_sync_inst|red_out[0]           ; Stuck at GND due to stuck port data_in                                   ;
; video:video_inst|VGA_SYNC:vga_sync_inst|blue_out[0]          ; Stuck at GND due to stuck port data_in                                   ;
; T80se:z80_inst|T80:u0|IntE_FF1                               ; Lost fanout                                                              ;
; T80se:z80_inst|T80:u0|NMI_s                                  ; Stuck at GND due to stuck port data_in                                   ;
; T80se:z80_inst|T80:u0|IntCycle                               ; Stuck at GND due to stuck port data_in                                   ;
; T80se:z80_inst|T80:u0|IStatus[0..1]                          ; Lost fanout                                                              ;
; T80se:z80_inst|T80:u0|NMICycle                               ; Stuck at GND due to stuck port data_in                                   ;
; T80se:z80_inst|T80:u0|Auto_Wait_t2                           ; Lost fanout                                                              ;
; T80se:z80_inst|T80:u0|Auto_Wait_t1                           ; Lost fanout                                                              ;
; video:video_inst|VGA_SYNC:vga_sync_inst|blue_out[1]          ; Merged with video:video_inst|VGA_SYNC:vga_sync_inst|red_out[1]           ;
; video:video_inst|VGA_SYNC:vga_sync_inst|green_out[0..1]      ; Merged with video:video_inst|VGA_SYNC:vga_sync_inst|red_out[1]           ;
; video:video_inst|VGA_SYNC:vga_sync_inst|pixel_row[9]         ; Stuck at GND due to stuck port data_in                                   ;
; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsH_0__0__256_bypass[1] ; Merged with T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsL_0__0__256_bypass[1] ;
; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsH_0__0__256_bypass[2] ; Merged with T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsL_0__0__256_bypass[2] ;
; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsH_0__0__256_bypass[3] ; Merged with T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsL_0__0__256_bypass[3] ;
; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsH_0__0__256_bypass[4] ; Merged with T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsL_0__0__256_bypass[4] ;
; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsH_0__0__256_bypass[5] ; Merged with T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsL_0__0__256_bypass[5] ;
; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsH_0__0__256_bypass[6] ; Merged with T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsL_0__0__256_bypass[6] ;
; Total Number of Removed Registers = 27                       ;                                                                          ;
+--------------------------------------------------------------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                      ;
+--------------------------------+---------------------------+---------------------------------------------------------------------+
; Register name                  ; Reason for Removal        ; Registers Removed due to This Register                              ;
+--------------------------------+---------------------------+---------------------------------------------------------------------+
; T80se:z80_inst|T80:u0|BusReq_s ; Stuck at GND              ; T80se:z80_inst|T80:u0|BusAck, T80se:z80_inst|T80:u0|IntCycle,       ;
;                                ; due to stuck port data_in ; T80se:z80_inst|T80:u0|IStatus[0], T80se:z80_inst|T80:u0|IStatus[1], ;
;                                ;                           ; T80se:z80_inst|T80:u0|NMICycle, T80se:z80_inst|T80:u0|Auto_Wait_t2, ;
;                                ;                           ; T80se:z80_inst|T80:u0|Auto_Wait_t1                                  ;
; T80se:z80_inst|T80:u0|INT_s    ; Stuck at GND              ; T80se:z80_inst|T80:u0|IntE_FF1                                      ;
;                                ; due to stuck port data_in ;                                                                     ;
+--------------------------------+---------------------------+---------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 519   ;
; Number of registers using Synchronous Clear  ; 17    ;
; Number of registers using Synchronous Load   ; 35    ;
; Number of registers using Asynchronous Clear ; 176   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 341   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; T80se:z80_inst|T80:u0|F[6]              ; 11      ;
; T80se:z80_inst|T80:u0|F[0]              ; 16      ;
; T80se:z80_inst|T80:u0|F[2]              ; 8       ;
; T80se:z80_inst|T80:u0|F[7]              ; 7       ;
; T80se:z80_inst|T80:u0|MCycle[0]         ; 93      ;
; T80se:z80_inst|T80:u0|SP[0]             ; 4       ;
; T80se:z80_inst|T80:u0|SP[1]             ; 4       ;
; T80se:z80_inst|T80:u0|SP[2]             ; 4       ;
; T80se:z80_inst|T80:u0|SP[3]             ; 4       ;
; T80se:z80_inst|T80:u0|SP[4]             ; 4       ;
; T80se:z80_inst|T80:u0|SP[5]             ; 4       ;
; T80se:z80_inst|T80:u0|SP[6]             ; 4       ;
; T80se:z80_inst|T80:u0|SP[7]             ; 4       ;
; T80se:z80_inst|T80:u0|SP[8]             ; 4       ;
; T80se:z80_inst|T80:u0|ACC[0]            ; 7       ;
; T80se:z80_inst|T80:u0|SP[9]             ; 4       ;
; T80se:z80_inst|T80:u0|ACC[1]            ; 7       ;
; T80se:z80_inst|T80:u0|SP[10]            ; 4       ;
; T80se:z80_inst|T80:u0|ACC[2]            ; 7       ;
; T80se:z80_inst|T80:u0|SP[11]            ; 4       ;
; T80se:z80_inst|T80:u0|ACC[3]            ; 9       ;
; T80se:z80_inst|T80:u0|SP[12]            ; 4       ;
; T80se:z80_inst|T80:u0|ACC[4]            ; 7       ;
; T80se:z80_inst|T80:u0|SP[13]            ; 4       ;
; T80se:z80_inst|T80:u0|ACC[5]            ; 9       ;
; T80se:z80_inst|WR_n                     ; 8       ;
; T80se:z80_inst|IORQ_n                   ; 10      ;
; T80se:z80_inst|MREQ_n                   ; 11      ;
; T80se:z80_inst|RD_n                     ; 4       ;
; T80se:z80_inst|T80:u0|F[1]              ; 17      ;
; T80se:z80_inst|T80:u0|F[4]              ; 6       ;
; T80se:z80_inst|T80:u0|Fp[6]             ; 1       ;
; T80se:z80_inst|T80:u0|Fp[0]             ; 1       ;
; T80se:z80_inst|T80:u0|Fp[2]             ; 1       ;
; T80se:z80_inst|T80:u0|Fp[7]             ; 1       ;
; T80se:z80_inst|T80:u0|ACC[6]            ; 7       ;
; T80se:z80_inst|T80:u0|ACC[7]            ; 7       ;
; T80se:z80_inst|T80:u0|Ap[0]             ; 1       ;
; T80se:z80_inst|T80:u0|Ap[1]             ; 1       ;
; T80se:z80_inst|T80:u0|Ap[2]             ; 1       ;
; T80se:z80_inst|T80:u0|Ap[3]             ; 1       ;
; T80se:z80_inst|T80:u0|Ap[4]             ; 1       ;
; T80se:z80_inst|T80:u0|Ap[5]             ; 1       ;
; T80se:z80_inst|T80:u0|SP[15]            ; 4       ;
; T80se:z80_inst|T80:u0|SP[14]            ; 4       ;
; T80se:z80_inst|T80:u0|Fp[1]             ; 1       ;
; T80se:z80_inst|T80:u0|Fp[4]             ; 1       ;
; T80se:z80_inst|T80:u0|F[5]              ; 2       ;
; T80se:z80_inst|T80:u0|F[3]              ; 2       ;
; T80se:z80_inst|T80:u0|Ap[6]             ; 1       ;
; T80se:z80_inst|T80:u0|Ap[7]             ; 1       ;
; T80se:z80_inst|T80:u0|Fp[5]             ; 1       ;
; T80se:z80_inst|T80:u0|Fp[3]             ; 1       ;
; Total number of inverted registers = 53 ;         ;
+-----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                         ;
+---------------------------------------------------------------+----------------------------------------------------+
; Register Name                                                 ; RAM Name                                           ;
+---------------------------------------------------------------+----------------------------------------------------+
; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsL_0__0__256_bypass[0]  ; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsL[0][0]~256 ;
; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsL_0__0__256_bypass[1]  ; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsL[0][0]~256 ;
; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsL_0__0__256_bypass[2]  ; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsL[0][0]~256 ;
; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsL_0__0__256_bypass[3]  ; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsL[0][0]~256 ;
; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsL_0__0__256_bypass[4]  ; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsL[0][0]~256 ;
; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsL_0__0__256_bypass[5]  ; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsL[0][0]~256 ;
; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsL_0__0__256_bypass[6]  ; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsL[0][0]~256 ;
; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsL_0__0__256_bypass[7]  ; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsL[0][0]~256 ;
; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsL_0__0__256_bypass[8]  ; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsL[0][0]~256 ;
; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsL_0__0__256_bypass[9]  ; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsL[0][0]~256 ;
; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsL_0__0__256_bypass[10] ; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsL[0][0]~256 ;
; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsL_0__0__256_bypass[11] ; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsL[0][0]~256 ;
; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsL_0__0__256_bypass[12] ; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsL[0][0]~256 ;
; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsL_0__0__256_bypass[13] ; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsL[0][0]~256 ;
; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsL_0__0__256_bypass[14] ; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsL[0][0]~256 ;
; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsH_0__0__256_bypass[0]  ; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsH[0][0]~256 ;
; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsH_0__0__256_bypass[1]  ; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsH[0][0]~256 ;
; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsH_0__0__256_bypass[2]  ; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsH[0][0]~256 ;
; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsH_0__0__256_bypass[3]  ; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsH[0][0]~256 ;
; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsH_0__0__256_bypass[4]  ; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsH[0][0]~256 ;
; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsH_0__0__256_bypass[5]  ; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsH[0][0]~256 ;
; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsH_0__0__256_bypass[6]  ; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsH[0][0]~256 ;
; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsH_0__0__256_bypass[7]  ; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsH[0][0]~256 ;
; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsH_0__0__256_bypass[8]  ; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsH[0][0]~256 ;
; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsH_0__0__256_bypass[9]  ; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsH[0][0]~256 ;
; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsH_0__0__256_bypass[10] ; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsH[0][0]~256 ;
; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsH_0__0__256_bypass[11] ; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsH[0][0]~256 ;
; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsH_0__0__256_bypass[12] ; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsH[0][0]~256 ;
; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsH_0__0__256_bypass[13] ; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsH[0][0]~256 ;
; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsH_0__0__256_bypass[14] ; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsH[0][0]~256 ;
+---------------------------------------------------------------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                  ;
+-----------------------------------+----------------------------------------------------+------+
; Register Name                     ; Megafunction                                       ; Type ;
+-----------------------------------+----------------------------------------------------+------+
; T80se:z80_inst|T80:u0|RegAddrC[2] ; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsH[0][0]~256 ; RAM  ;
; T80se:z80_inst|T80:u0|RegAddrC[1] ; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsH[0][0]~256 ; RAM  ;
; T80se:z80_inst|T80:u0|RegAddrC[0] ; T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsH[0][0]~256 ; RAM  ;
+-----------------------------------+----------------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TOP_DE1|T80se:z80_inst|T80:u0|ALU_Op_r[0]              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |TOP_DE1|page_reg[2]                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TOP_DE1|T80se:z80_inst|T80:u0|Read_To_Reg_r[0]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TOP_DE1|T80se:z80_inst|T80:u0|XY_State[1]              ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |TOP_DE1|T80se:z80_inst|T80:u0|R[4]                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |TOP_DE1|T80se:z80_inst|T80:u0|IR[0]                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |TOP_DE1|T80se:z80_inst|T80:u0|MCycle[2]                ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |TOP_DE1|\cursorxy:VID_X[1]                             ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |TOP_DE1|\cursorxy:VID_Y[1]                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |TOP_DE1|ps2_ascii_reg1[4]                              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |TOP_DE1|ps2kbd:ps2_kbd_inst|keyboard:kbd_inst|INCNT[0] ;
; 12:1               ; 8 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TOP_DE1|T80se:z80_inst|T80:u0|BusA[5]                  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |TOP_DE1|T80se:z80_inst|T80:u0|BusB[7]                  ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TOP_DE1|T80se:z80_inst|T80:u0|ISet[1]                  ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |TOP_DE1|T80se:z80_inst|T80:u0|TmpAddr[7]               ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TOP_DE1|T80se:z80_inst|T80:u0|TmpAddr[5]               ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_DE1|T80se:z80_inst|T80:u0|TmpAddr[13]              ;
; 11:1               ; 7 bits    ; 49 LEs        ; 21 LEs               ; 28 LEs                 ; Yes        ; |TOP_DE1|T80se:z80_inst|T80:u0|PC[2]                    ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |TOP_DE1|T80se:z80_inst|T80:u0|PC[14]                   ;
; 17:1               ; 8 bits    ; 88 LEs        ; 32 LEs               ; 56 LEs                 ; Yes        ; |TOP_DE1|T80se:z80_inst|T80:u0|A[6]                     ;
; 17:1               ; 8 bits    ; 88 LEs        ; 40 LEs               ; 48 LEs                 ; Yes        ; |TOP_DE1|T80se:z80_inst|T80:u0|A[10]                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |TOP_DE1|T80se:z80_inst|T80:u0|DO[2]                    ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_DE1|T80se:z80_inst|T80:u0|SP[7]                    ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_DE1|T80se:z80_inst|T80:u0|SP[14]                   ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; Yes        ; |TOP_DE1|T80se:z80_inst|T80:u0|ACC[4]                   ;
; 18:1               ; 2 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |TOP_DE1|T80se:z80_inst|T80:u0|F[3]                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |TOP_DE1|T80se:z80_inst|T80:u0|T80_ALU:alu|Q_t~52       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |TOP_DE1|T80se:z80_inst|T80:u0|T80_MCode:mcode|Mux47    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |TOP_DE1|T80se:z80_inst|T80:u0|T80_ALU:alu|DAA_Q[1]     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TOP_DE1|T80se:z80_inst|T80:u0|RegAddrC~4               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TOP_DE1|T80se:z80_inst|T80:u0|Save_Mux[1]              ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; No         ; |TOP_DE1|T80se:z80_inst|T80:u0|T80_ALU:alu|Mux10        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TOP_DE1|T80se:z80_inst|T80:u0|T80_ALU:alu|DAA_Q[6]     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |TOP_DE1|T80se:z80_inst|T80:u0|RegDIL[3]                ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |TOP_DE1|T80se:z80_inst|T80:u0|T80_Reg:Regs|Mux29       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |TOP_DE1|T80se:z80_inst|T80:u0|T80_Reg:Regs|Mux5        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |TOP_DE1|T80se:z80_inst|T80:u0|RegAddrA[0]              ;
; 17:1               ; 4 bits    ; 44 LEs        ; 24 LEs               ; 20 LEs                 ; No         ; |TOP_DE1|T80se:z80_inst|T80:u0|Save_Mux[2]              ;
; 9:1                ; 3 bits    ; 18 LEs        ; 15 LEs               ; 3 LEs                  ; No         ; |TOP_DE1|CPU_DI[0]~54                                   ;
; 9:1                ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |TOP_DE1|CPU_DI[4]~86                                   ;
; 19:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; No         ; |TOP_DE1|T80se:z80_inst|T80:u0|RegWEH                   ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |TOP_DE1|T80se:z80_inst|T80:u0|Save_Mux[7]              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for vram3200x8:vram|altsyncram:altsyncram_component|altsyncram_7jk1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for charram2k:cram|altsyncram:altsyncram_component|altsyncram_0on1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for sram:ram|altsyncram:altsyncram_component|altsyncram_l5f1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for rom:rom_inst|altsyncram:altsyncram_component|altsyncram_hda1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for T80se:z80_inst|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0|altsyncram_imi1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for T80se:z80_inst|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_1|altsyncram_imi1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T80se:z80_inst ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; mode           ; 0     ; Signed Integer                     ;
; t2write        ; 1     ; Signed Integer                     ;
; iowait         ; 1     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T80se:z80_inst|T80:u0 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; mode           ; 0     ; Signed Integer                            ;
; iowait         ; 1     ; Signed Integer                            ;
; flag_c         ; 0     ; Signed Integer                            ;
; flag_n         ; 1     ; Signed Integer                            ;
; flag_p         ; 2     ; Signed Integer                            ;
; flag_x         ; 3     ; Signed Integer                            ;
; flag_h         ; 4     ; Signed Integer                            ;
; flag_y         ; 5     ; Signed Integer                            ;
; flag_z         ; 6     ; Signed Integer                            ;
; flag_s         ; 7     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T80se:z80_inst|T80:u0|T80_MCode:mcode ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; mode           ; 0     ; Signed Integer                                            ;
; flag_c         ; 0     ; Signed Integer                                            ;
; flag_n         ; 1     ; Signed Integer                                            ;
; flag_p         ; 2     ; Signed Integer                                            ;
; flag_x         ; 3     ; Signed Integer                                            ;
; flag_h         ; 4     ; Signed Integer                                            ;
; flag_y         ; 5     ; Signed Integer                                            ;
; flag_z         ; 6     ; Signed Integer                                            ;
; flag_s         ; 7     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T80se:z80_inst|T80:u0|T80_ALU:alu ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; mode           ; 0     ; Signed Integer                                        ;
; flag_c         ; 0     ; Signed Integer                                        ;
; flag_n         ; 1     ; Signed Integer                                        ;
; flag_p         ; 2     ; Signed Integer                                        ;
; flag_x         ; 3     ; Signed Integer                                        ;
; flag_h         ; 4     ; Signed Integer                                        ;
; flag_y         ; 5     ; Signed Integer                                        ;
; flag_z         ; 6     ; Signed Integer                                        ;
; flag_s         ; 7     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vram3200x8:vram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                   ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                   ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 8                    ; Signed Integer                   ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                   ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_7jk1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: charram2k:cram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                  ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                  ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 8                    ; Signed Integer                  ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                  ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; ../rom/lat9-08.mif   ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_0on1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------+
; Parameter Name                     ; Value                ; Type                      ;
+------------------------------------+----------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                   ;
; WIDTH_A                            ; 8                    ; Signed Integer            ;
; WIDTHAD_A                          ; 14                   ; Signed Integer            ;
; NUMWORDS_A                         ; 16384                ; Signed Integer            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WIDTH_B                            ; 1                    ; Untyped                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_l5f1      ; Untyped                   ;
+------------------------------------+----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; ../rom/test01.hex    ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_hda1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_PLL:video_PLL_inst|altpll:altpll_component ;
+-------------------------------+-------------------+-------------------------------------------+
; Parameter Name                ; Value             ; Type                                      ;
+-------------------------------+-------------------+-------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                   ;
; PLL_TYPE                      ; AUTO              ; Untyped                                   ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                   ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                   ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                   ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                            ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                   ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                   ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                   ;
; LOCK_HIGH                     ; 1                 ; Untyped                                   ;
; LOCK_LOW                      ; 1                 ; Untyped                                   ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                   ;
; SKIP_VCO                      ; OFF               ; Untyped                                   ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                   ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                   ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                   ;
; BANDWIDTH                     ; 0                 ; Untyped                                   ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                   ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                   ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                   ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                   ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                   ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                   ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                   ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                   ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                   ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                   ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                   ;
; CLK1_MULTIPLY_BY              ; 1                 ; Signed Integer                            ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                            ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                   ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                   ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                   ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                   ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                   ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                   ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                   ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                   ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                            ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                            ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                   ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                   ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                   ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                   ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                   ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                   ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                   ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                   ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                   ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                   ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                   ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                   ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                   ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                   ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                   ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                   ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                   ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                   ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                   ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                   ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                   ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                   ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                   ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                   ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                            ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                   ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                   ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                   ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                   ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                   ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                   ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                   ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                   ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                   ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                   ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                   ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                   ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                   ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                   ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                   ;
; VCO_MIN                       ; 0                 ; Untyped                                   ;
; VCO_MAX                       ; 0                 ; Untyped                                   ;
; VCO_CENTER                    ; 0                 ; Untyped                                   ;
; PFD_MIN                       ; 0                 ; Untyped                                   ;
; PFD_MAX                       ; 0                 ; Untyped                                   ;
; M_INITIAL                     ; 0                 ; Untyped                                   ;
; M                             ; 0                 ; Untyped                                   ;
; N                             ; 1                 ; Untyped                                   ;
; M2                            ; 1                 ; Untyped                                   ;
; N2                            ; 1                 ; Untyped                                   ;
; SS                            ; 1                 ; Untyped                                   ;
; C0_HIGH                       ; 0                 ; Untyped                                   ;
; C1_HIGH                       ; 0                 ; Untyped                                   ;
; C2_HIGH                       ; 0                 ; Untyped                                   ;
; C3_HIGH                       ; 0                 ; Untyped                                   ;
; C4_HIGH                       ; 0                 ; Untyped                                   ;
; C5_HIGH                       ; 0                 ; Untyped                                   ;
; C6_HIGH                       ; 0                 ; Untyped                                   ;
; C7_HIGH                       ; 0                 ; Untyped                                   ;
; C8_HIGH                       ; 0                 ; Untyped                                   ;
; C9_HIGH                       ; 0                 ; Untyped                                   ;
; C0_LOW                        ; 0                 ; Untyped                                   ;
; C1_LOW                        ; 0                 ; Untyped                                   ;
; C2_LOW                        ; 0                 ; Untyped                                   ;
; C3_LOW                        ; 0                 ; Untyped                                   ;
; C4_LOW                        ; 0                 ; Untyped                                   ;
; C5_LOW                        ; 0                 ; Untyped                                   ;
; C6_LOW                        ; 0                 ; Untyped                                   ;
; C7_LOW                        ; 0                 ; Untyped                                   ;
; C8_LOW                        ; 0                 ; Untyped                                   ;
; C9_LOW                        ; 0                 ; Untyped                                   ;
; C0_INITIAL                    ; 0                 ; Untyped                                   ;
; C1_INITIAL                    ; 0                 ; Untyped                                   ;
; C2_INITIAL                    ; 0                 ; Untyped                                   ;
; C3_INITIAL                    ; 0                 ; Untyped                                   ;
; C4_INITIAL                    ; 0                 ; Untyped                                   ;
; C5_INITIAL                    ; 0                 ; Untyped                                   ;
; C6_INITIAL                    ; 0                 ; Untyped                                   ;
; C7_INITIAL                    ; 0                 ; Untyped                                   ;
; C8_INITIAL                    ; 0                 ; Untyped                                   ;
; C9_INITIAL                    ; 0                 ; Untyped                                   ;
; C0_MODE                       ; BYPASS            ; Untyped                                   ;
; C1_MODE                       ; BYPASS            ; Untyped                                   ;
; C2_MODE                       ; BYPASS            ; Untyped                                   ;
; C3_MODE                       ; BYPASS            ; Untyped                                   ;
; C4_MODE                       ; BYPASS            ; Untyped                                   ;
; C5_MODE                       ; BYPASS            ; Untyped                                   ;
; C6_MODE                       ; BYPASS            ; Untyped                                   ;
; C7_MODE                       ; BYPASS            ; Untyped                                   ;
; C8_MODE                       ; BYPASS            ; Untyped                                   ;
; C9_MODE                       ; BYPASS            ; Untyped                                   ;
; C0_PH                         ; 0                 ; Untyped                                   ;
; C1_PH                         ; 0                 ; Untyped                                   ;
; C2_PH                         ; 0                 ; Untyped                                   ;
; C3_PH                         ; 0                 ; Untyped                                   ;
; C4_PH                         ; 0                 ; Untyped                                   ;
; C5_PH                         ; 0                 ; Untyped                                   ;
; C6_PH                         ; 0                 ; Untyped                                   ;
; C7_PH                         ; 0                 ; Untyped                                   ;
; C8_PH                         ; 0                 ; Untyped                                   ;
; C9_PH                         ; 0                 ; Untyped                                   ;
; L0_HIGH                       ; 1                 ; Untyped                                   ;
; L1_HIGH                       ; 1                 ; Untyped                                   ;
; G0_HIGH                       ; 1                 ; Untyped                                   ;
; G1_HIGH                       ; 1                 ; Untyped                                   ;
; G2_HIGH                       ; 1                 ; Untyped                                   ;
; G3_HIGH                       ; 1                 ; Untyped                                   ;
; E0_HIGH                       ; 1                 ; Untyped                                   ;
; E1_HIGH                       ; 1                 ; Untyped                                   ;
; E2_HIGH                       ; 1                 ; Untyped                                   ;
; E3_HIGH                       ; 1                 ; Untyped                                   ;
; L0_LOW                        ; 1                 ; Untyped                                   ;
; L1_LOW                        ; 1                 ; Untyped                                   ;
; G0_LOW                        ; 1                 ; Untyped                                   ;
; G1_LOW                        ; 1                 ; Untyped                                   ;
; G2_LOW                        ; 1                 ; Untyped                                   ;
; G3_LOW                        ; 1                 ; Untyped                                   ;
; E0_LOW                        ; 1                 ; Untyped                                   ;
; E1_LOW                        ; 1                 ; Untyped                                   ;
; E2_LOW                        ; 1                 ; Untyped                                   ;
; E3_LOW                        ; 1                 ; Untyped                                   ;
; L0_INITIAL                    ; 1                 ; Untyped                                   ;
; L1_INITIAL                    ; 1                 ; Untyped                                   ;
; G0_INITIAL                    ; 1                 ; Untyped                                   ;
; G1_INITIAL                    ; 1                 ; Untyped                                   ;
; G2_INITIAL                    ; 1                 ; Untyped                                   ;
; G3_INITIAL                    ; 1                 ; Untyped                                   ;
; E0_INITIAL                    ; 1                 ; Untyped                                   ;
; E1_INITIAL                    ; 1                 ; Untyped                                   ;
; E2_INITIAL                    ; 1                 ; Untyped                                   ;
; E3_INITIAL                    ; 1                 ; Untyped                                   ;
; L0_MODE                       ; BYPASS            ; Untyped                                   ;
; L1_MODE                       ; BYPASS            ; Untyped                                   ;
; G0_MODE                       ; BYPASS            ; Untyped                                   ;
; G1_MODE                       ; BYPASS            ; Untyped                                   ;
; G2_MODE                       ; BYPASS            ; Untyped                                   ;
; G3_MODE                       ; BYPASS            ; Untyped                                   ;
; E0_MODE                       ; BYPASS            ; Untyped                                   ;
; E1_MODE                       ; BYPASS            ; Untyped                                   ;
; E2_MODE                       ; BYPASS            ; Untyped                                   ;
; E3_MODE                       ; BYPASS            ; Untyped                                   ;
; L0_PH                         ; 0                 ; Untyped                                   ;
; L1_PH                         ; 0                 ; Untyped                                   ;
; G0_PH                         ; 0                 ; Untyped                                   ;
; G1_PH                         ; 0                 ; Untyped                                   ;
; G2_PH                         ; 0                 ; Untyped                                   ;
; G3_PH                         ; 0                 ; Untyped                                   ;
; E0_PH                         ; 0                 ; Untyped                                   ;
; E1_PH                         ; 0                 ; Untyped                                   ;
; E2_PH                         ; 0                 ; Untyped                                   ;
; E3_PH                         ; 0                 ; Untyped                                   ;
; M_PH                          ; 0                 ; Untyped                                   ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                   ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                   ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                   ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                   ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                   ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                   ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                   ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                   ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                   ;
; CLK0_COUNTER                  ; G0                ; Untyped                                   ;
; CLK1_COUNTER                  ; G0                ; Untyped                                   ;
; CLK2_COUNTER                  ; G0                ; Untyped                                   ;
; CLK3_COUNTER                  ; G0                ; Untyped                                   ;
; CLK4_COUNTER                  ; G0                ; Untyped                                   ;
; CLK5_COUNTER                  ; G0                ; Untyped                                   ;
; CLK6_COUNTER                  ; E0                ; Untyped                                   ;
; CLK7_COUNTER                  ; E1                ; Untyped                                   ;
; CLK8_COUNTER                  ; E2                ; Untyped                                   ;
; CLK9_COUNTER                  ; E3                ; Untyped                                   ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                   ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                   ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                   ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                   ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                   ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                   ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                   ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                   ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                   ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                   ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                   ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                   ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                   ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                   ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                   ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                   ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                   ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                   ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                   ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                   ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                   ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                   ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                   ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                   ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                   ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                   ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                   ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                   ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                   ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                   ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                   ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                   ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                                   ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                   ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                   ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                   ;
; PORT_CLK6                     ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_CLK7                     ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_CLK8                     ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_CLK9                     ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                   ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                   ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                   ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                   ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                   ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                   ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                   ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                   ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                   ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                   ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                   ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                                   ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                   ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                   ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                   ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                   ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                   ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                   ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                   ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                   ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                   ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                   ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                   ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                   ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                   ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                   ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                   ;
; DEVICE_FAMILY                 ; Cyclone III       ; Untyped                                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                   ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                            ;
+-------------------------------+-------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: T80se:z80_inst|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                        ;
; WIDTH_A                            ; 8                    ; Untyped                                        ;
; WIDTHAD_A                          ; 3                    ; Untyped                                        ;
; NUMWORDS_A                         ; 8                    ; Untyped                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 8                    ; Untyped                                        ;
; WIDTHAD_B                          ; 3                    ; Untyped                                        ;
; NUMWORDS_B                         ; 8                    ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_imi1      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: T80se:z80_inst|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_1 ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                        ;
; WIDTH_A                            ; 8                    ; Untyped                                        ;
; WIDTHAD_A                          ; 3                    ; Untyped                                        ;
; NUMWORDS_A                         ; 8                    ; Untyped                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 8                    ; Untyped                                        ;
; WIDTHAD_B                          ; 3                    ; Untyped                                        ;
; NUMWORDS_B                         ; 8                    ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_imi1      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 8.1 Build 163 10/28/2008 SJ Full Version
    Info: Processing started: Sun Nov 07 22:48:10 2010
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off z80soc -c z80soc
Info: Found 2 design units, including 1 entities, in source file memoryCores/charram2k.vhd
    Info: Found design unit 1: charram2k-SYN
    Info: Found entity 1: charram2k
Info: Found 2 design units, including 1 entities, in source file memoryCores/vram3200x8.vhd
    Info: Found design unit 1: vram3200x8-SYN
    Info: Found entity 1: vram3200x8
Info: Found 2 design units, including 1 entities, in source file vhdl/keyboard.VHD
    Info: Found design unit 1: keyboard-a
    Info: Found entity 1: keyboard
Info: Found 2 design units, including 1 entities, in source file vhdl/ps2bkd.vhd
    Info: Found design unit 1: ps2kbd-rtl
    Info: Found entity 1: ps2kbd
Info: Found 2 design units, including 1 entities, in source file vhdl/video_PLL.vhd
    Info: Found design unit 1: video_pll-SYN
    Info: Found entity 1: video_PLL
Info: Found 2 design units, including 1 entities, in source file vhdl/T80.vhd
    Info: Found design unit 1: T80-rtl
    Info: Found entity 1: T80
Info: Found 2 design units, including 1 entities, in source file vhdl/T80_ALU.vhd
    Info: Found design unit 1: T80_ALU-rtl
    Info: Found entity 1: T80_ALU
Info: Found 2 design units, including 1 entities, in source file vhdl/T80_MCode.vhd
    Info: Found design unit 1: T80_MCode-rtl
    Info: Found entity 1: T80_MCode
Info: Found 1 design units, including 0 entities, in source file vhdl/T80_Pack.vhd
    Info: Found design unit 1: T80_Pack
Info: Found 2 design units, including 1 entities, in source file vhdl/T80_Reg.vhd
    Info: Found design unit 1: T80_Reg-rtl
    Info: Found entity 1: T80_Reg
Info: Found 2 design units, including 1 entities, in source file vhdl/T80se.vhd
    Info: Found design unit 1: T80se-rtl
    Info: Found entity 1: T80se
Info: Found 2 design units, including 1 entities, in source file vhdl/char_rom.VHD
    Info: Found design unit 1: Char_ROM-a
    Info: Found entity 1: Char_ROM
Info: Found 2 design units, including 1 entities, in source file vhdl/video.vhd
    Info: Found design unit 1: video-A
    Info: Found entity 1: video
Info: Found 2 design units, including 1 entities, in source file vhdl/clk_div.vhd
    Info: Found design unit 1: clk_div-a
    Info: Found entity 1: clk_div
Info: Found 2 design units, including 1 entities, in source file vhdl/clock_357mhz.vhd
    Info: Found design unit 1: Clock_357Mhz-rtl
    Info: Found entity 1: Clock_357Mhz
Info: Found 2 design units, including 1 entities, in source file vhdl/top_de1.vhd
    Info: Found design unit 1: TOP_DE1-rtl
    Info: Found entity 1: TOP_DE1
Info: Found 2 design units, including 1 entities, in source file vhdl/vga_sync.vhd
    Info: Found design unit 1: VGA_SYNC-a
    Info: Found entity 1: VGA_SYNC
Info: Found 1 design units, including 0 entities, in source file vhdl/z80soc_pack.vhd
    Info: Found design unit 1: z80soc_pack
Info: Found 2 design units, including 1 entities, in source file memoryCores/sram.vhd
    Info: Found design unit 1: sram-SYN
    Info: Found entity 1: sram
Info: Found 2 design units, including 1 entities, in source file memoryCores/rom.vhd
    Info: Found design unit 1: rom-SYN
    Info: Found entity 1: rom
Info: Found 2 design units, including 1 entities, in source file lpm_rom0.vhd
    Info: Found design unit 1: lpm_rom0-SYN
    Info: Found entity 1: lpm_rom0
Info: Elaborating entity "top_de1" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top_de1.vhd(208): object "CPU_nRFSH" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at top_de1.vhd(229): object "clk10hz" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at top_de1.vhd(231): object "clk_x_mhz" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at top_de1.vhd(240): object "vram_web" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at top_de1.vhd(249): used implicit default value for signal "cram_address" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at top_de1.vhd(251): used implicit default value for signal "cram_dina" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at top_de1.vhd(255): used implicit default value for signal "cram_wea" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at top_de1.vhd(256): object "cram_web" assigned a value but never read
Info (10041): Inferred latch for "SRAM_nOE" at top_de1.vhd(296)
Info (10041): Inferred latch for "SRAM_nWE" at top_de1.vhd(295)
Info (10041): Inferred latch for "ram_wea" at top_de1.vhd(290)
Info (10041): Inferred latch for "vram_address[0]" at top_de1.vhd(276)
Info (10041): Inferred latch for "vram_address[1]" at top_de1.vhd(276)
Info (10041): Inferred latch for "vram_address[2]" at top_de1.vhd(276)
Info (10041): Inferred latch for "vram_address[3]" at top_de1.vhd(276)
Info (10041): Inferred latch for "vram_address[4]" at top_de1.vhd(276)
Info (10041): Inferred latch for "vram_address[5]" at top_de1.vhd(276)
Info (10041): Inferred latch for "vram_address[6]" at top_de1.vhd(276)
Info (10041): Inferred latch for "vram_address[7]" at top_de1.vhd(276)
Info (10041): Inferred latch for "vram_address[8]" at top_de1.vhd(276)
Info (10041): Inferred latch for "vram_address[9]" at top_de1.vhd(276)
Info (10041): Inferred latch for "vram_address[10]" at top_de1.vhd(276)
Info (10041): Inferred latch for "vram_address[11]" at top_de1.vhd(276)
Info (10041): Inferred latch for "vram_address[12]" at top_de1.vhd(276)
Info: Elaborating entity "T80se" for hierarchy "T80se:z80_inst"
Info: Elaborating entity "T80" for hierarchy "T80se:z80_inst|T80:u0"
Info: Elaborating entity "T80_MCode" for hierarchy "T80se:z80_inst|T80:u0|T80_MCode:mcode"
Info: Elaborating entity "T80_ALU" for hierarchy "T80se:z80_inst|T80:u0|T80_ALU:alu"
Info: Elaborating entity "T80_Reg" for hierarchy "T80se:z80_inst|T80:u0|T80_Reg:Regs"
Info: Elaborating entity "video" for hierarchy "video:video_inst"
Warning (10036): Verilog HDL or VHDL warning at video.vhd(38): object "video_on_sig" assigned a value but never read
Info: Elaborating entity "VGA_SYNC" for hierarchy "video:video_inst|VGA_SYNC:vga_sync_inst"
Info: Elaborating entity "vram3200x8" for hierarchy "vram3200x8:vram"
Info: Elaborating entity "altsyncram" for hierarchy "vram3200x8:vram|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "vram3200x8:vram|altsyncram:altsyncram_component"
Info: Instantiated megafunction "vram3200x8:vram|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_input_b" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "clock_enable_output_b" = "BYPASS"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "8192"
    Info: Parameter "numwords_b" = "8192"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_b" = "CLOCK1"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "widthad_a" = "13"
    Info: Parameter "widthad_b" = "13"
    Info: Parameter "width_a" = "8"
    Info: Parameter "width_b" = "8"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7jk1.tdf
    Info: Found entity 1: altsyncram_7jk1
Info: Elaborating entity "altsyncram_7jk1" for hierarchy "vram3200x8:vram|altsyncram:altsyncram_component|altsyncram_7jk1:auto_generated"
Info: Elaborating entity "charram2k" for hierarchy "charram2k:cram"
Info: Elaborating entity "altsyncram" for hierarchy "charram2k:cram|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "charram2k:cram|altsyncram:altsyncram_component"
Info: Instantiated megafunction "charram2k:cram|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_input_b" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "clock_enable_output_b" = "BYPASS"
    Info: Parameter "init_file" = "../rom/lat9-08.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "2048"
    Info: Parameter "numwords_b" = "2048"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "widthad_a" = "11"
    Info: Parameter "widthad_b" = "11"
    Info: Parameter "width_a" = "8"
    Info: Parameter "width_b" = "8"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_0on1.tdf
    Info: Found entity 1: altsyncram_0on1
Info: Elaborating entity "altsyncram_0on1" for hierarchy "charram2k:cram|altsyncram:altsyncram_component|altsyncram_0on1:auto_generated"
Info: Elaborating entity "sram" for hierarchy "sram:ram"
Info: Elaborating entity "altsyncram" for hierarchy "sram:ram|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "sram:ram|altsyncram:altsyncram_component"
Info: Instantiated megafunction "sram:ram|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "16384"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info: Parameter "widthad_a" = "14"
    Info: Parameter "width_a" = "8"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_l5f1.tdf
    Info: Found entity 1: altsyncram_l5f1
Info: Elaborating entity "altsyncram_l5f1" for hierarchy "sram:ram|altsyncram:altsyncram_component|altsyncram_l5f1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/decode_ara.tdf
    Info: Found entity 1: decode_ara
Info: Elaborating entity "decode_ara" for hierarchy "sram:ram|altsyncram:altsyncram_component|altsyncram_l5f1:auto_generated|decode_ara:decode3"
Info: Found 1 design units, including 1 entities, in source file db/decode_37a.tdf
    Info: Found entity 1: decode_37a
Info: Elaborating entity "decode_37a" for hierarchy "sram:ram|altsyncram:altsyncram_component|altsyncram_l5f1:auto_generated|decode_37a:rden_decode"
Info: Found 1 design units, including 1 entities, in source file db/mux_qlb.tdf
    Info: Found entity 1: mux_qlb
Info: Elaborating entity "mux_qlb" for hierarchy "sram:ram|altsyncram:altsyncram_component|altsyncram_l5f1:auto_generated|mux_qlb:mux2"
Info: Elaborating entity "rom" for hierarchy "rom:rom_inst"
Info: Elaborating entity "altsyncram" for hierarchy "rom:rom_inst|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "rom:rom_inst|altsyncram:altsyncram_component"
Info: Instantiated megafunction "rom:rom_inst|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "../rom/test01.hex"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "1024"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "widthad_a" = "10"
    Info: Parameter "width_a" = "8"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_hda1.tdf
    Info: Found entity 1: altsyncram_hda1
Info: Elaborating entity "altsyncram_hda1" for hierarchy "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_hda1:auto_generated"
Warning: Byte addressed memory initialization file "test01.hex" was read in the word-addressed format
Warning: Width of data items in "test01.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 20 warnings, reporting 10
    Warning: Data at line (1) of memory initialization file "test01.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (2) of memory initialization file "test01.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (3) of memory initialization file "test01.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (4) of memory initialization file "test01.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (5) of memory initialization file "test01.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (6) of memory initialization file "test01.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (7) of memory initialization file "test01.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (8) of memory initialization file "test01.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (9) of memory initialization file "test01.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (10) of memory initialization file "test01.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
Critical Warning: Memory depth (1024) in the design file differs from memory depth (619) in the Memory Initialization File "test01.hex" -- setting initial value for remaining addresses to 0
Info: Elaborating entity "video_PLL" for hierarchy "video_PLL:video_PLL_inst"
Info: Elaborating entity "altpll" for hierarchy "video_PLL:video_PLL_inst|altpll:altpll_component"
Info: Elaborated megafunction instantiation "video_PLL:video_PLL_inst|altpll:altpll_component"
Info: Instantiated megafunction "video_PLL:video_PLL_inst|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "2"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "1"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "1"
    Info: Parameter "clk1_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
Info: Elaborating entity "clk_div" for hierarchy "clk_div:clkdiv_inst"
Info: Elaborating entity "Clock_357Mhz" for hierarchy "Clock_357Mhz:clock_z80_inst"
Warning (10492): VHDL Process Statement warning at clock_357mhz.vhd(31): signal "clock_357Mhz_int" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "ps2kbd" for hierarchy "ps2kbd:ps2_kbd_inst"
Warning (10492): VHDL Process Statement warning at ps2bkd.vhd(49): signal "caps" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ps2bkd.vhd(49): signal "scan_code_sig" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "keyboard" for hierarchy "ps2kbd:ps2_kbd_inst|keyboard:kbd_inst"
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted tri-state buffer "CPU_DI[0]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "CPU_DI[1]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "CPU_DI[2]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "CPU_DI[3]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "CPU_DI[4]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "CPU_DI[5]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "CPU_DI[6]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "CPU_DI[7]" feeding internal logic into a wire
Warning: Inferred RAM node "T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsL[0][0]~256" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning: Inferred RAM node "T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsH[0][0]~256" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info: Inferred 2 megafunctions from design logic
    Info: Inferred altsyncram megafunction from the following design logic: "T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsL[0][0]~256" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 8
        Info: Parameter WIDTHAD_A set to 3
        Info: Parameter NUMWORDS_A set to 8
        Info: Parameter WIDTH_B set to 8
        Info: Parameter WIDTHAD_B set to 3
        Info: Parameter NUMWORDS_B set to 8
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info: Inferred altsyncram megafunction from the following design logic: "T80se:z80_inst|T80:u0|T80_Reg:Regs|RegsH[0][0]~256" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 8
        Info: Parameter WIDTHAD_A set to 3
        Info: Parameter NUMWORDS_A set to 8
        Info: Parameter WIDTH_B set to 8
        Info: Parameter WIDTHAD_B set to 3
        Info: Parameter NUMWORDS_B set to 8
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info: Elaborated megafunction instantiation "T80se:z80_inst|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0"
Info: Instantiated megafunction "T80se:z80_inst|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "8"
    Info: Parameter "WIDTHAD_A" = "3"
    Info: Parameter "NUMWORDS_A" = "8"
    Info: Parameter "WIDTH_B" = "8"
    Info: Parameter "WIDTHAD_B" = "3"
    Info: Parameter "NUMWORDS_B" = "8"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_imi1.tdf
    Info: Found entity 1: altsyncram_imi1
Warning: The following bidir pins have no drivers
    Warning: Bidir "PS2_MSDAT" has no driver
    Warning: Bidir "PS2_MSCLK" has no driver
    Warning: Bidir "PS2_KBDAT" has no driver
    Warning: Bidir "PS2_KBCLK" has no driver
Warning: Latch vram_address[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal T80se:z80_inst|T80:u0|A[0]
Warning: Latch vram_address[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal T80se:z80_inst|T80:u0|A[1]
Warning: Latch vram_address[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal T80se:z80_inst|T80:u0|A[2]
Warning: Latch vram_address[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal T80se:z80_inst|T80:u0|A[3]
Warning: Latch vram_address[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal T80se:z80_inst|T80:u0|A[4]
Warning: Latch vram_address[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal T80se:z80_inst|T80:u0|A[5]
Warning: Latch vram_address[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal T80se:z80_inst|T80:u0|A[6]
Warning: Latch vram_address[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal T80se:z80_inst|T80:u0|A[7]
Warning: Latch vram_address[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal T80se:z80_inst|T80:u0|A[8]
Warning: Latch vram_address[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal T80se:z80_inst|T80:u0|A[9]
Warning: Latch vram_address[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal T80se:z80_inst|T80:u0|A[10]
Warning: Latch vram_address[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal T80se:z80_inst|T80:u0|A[11]
Warning: Latch vram_address[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal T80se:z80_inst|T80:u0|A[12]
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "SRAM_nCE0" is stuck at GND
    Warning (13410): Pin "SRAM_nCE1" is stuck at VCC
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
Info: 6 registers lost all their fanouts during netlist optimizations. The first 6 are displayed below.
    Info: Register "T80se:z80_inst|T80:u0|OldNMI_n" lost all its fanouts during netlist optimizations.
    Info: Register "T80se:z80_inst|T80:u0|IntE_FF1" lost all its fanouts during netlist optimizations.
    Info: Register "T80se:z80_inst|T80:u0|IStatus[0]" lost all its fanouts during netlist optimizations.
    Info: Register "T80se:z80_inst|T80:u0|IStatus[1]" lost all its fanouts during netlist optimizations.
    Info: Register "T80se:z80_inst|T80:u0|Auto_Wait_t2" lost all its fanouts during netlist optimizations.
    Info: Register "T80se:z80_inst|T80:u0|Auto_Wait_t1" lost all its fanouts during netlist optimizations.
Info: Implemented 2751 device resources after synthesis - the final resource count might be different
    Info: Implemented 2 input pins
    Info: Implemented 34 output pins
    Info: Implemented 12 bidirectional pins
    Info: Implemented 2646 logic cells
    Info: Implemented 56 RAM segments
    Info: Implemented 1 ClockLock PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 75 warnings
    Info: Peak virtual memory: 201 megabytes
    Info: Processing ended: Sun Nov 07 22:50:53 2010
    Info: Elapsed time: 00:02:43
    Info: Total CPU time (on all processors): 00:02:37


