{"blackbox_models": ["/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/synthesis/runs/RUN_2025-03-12_10-28-58/tmp/4c4c435d5449403381307490e4c42bf7.bb.v"], "libs_synth": ["/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/synthesis/runs/RUN_2025-03-12_10-28-58/tmp/fb412ab6abdb4c74bbbbecf01cfb453b.lib"]}