\doxysection{LSE Configuration}
\label{group___r_c_c___l_s_e___configuration}\index{LSE Configuration@{LSE Configuration}}
Collaboration diagram for LSE Configuration\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=325pt]{group___r_c_c___l_s_e___configuration}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSE\+\_\+\+CONFIG}(\+\_\+\+\_\+\+STATE\+\_\+\+\_\+)~($\ast$(\textbf{ \+\_\+\+\_\+\+IO} uint8\+\_\+t $\ast$) \textbf{ RCC\+\_\+\+BDCR\+\_\+\+BYTE0\+\_\+\+ADDRESS} = (\+\_\+\+\_\+\+STATE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the External Low Speed oscillator (LSE). \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
~\newline
 

\doxysubsection{Macro Definition Documentation}
\mbox{\label{group___r_c_c___l_s_e___configuration_ga6b2b48f429e347c1c9c469122c64798b}} 
\index{LSE Configuration@{LSE Configuration}!\_\_HAL\_RCC\_LSE\_CONFIG@{\_\_HAL\_RCC\_LSE\_CONFIG}}
\index{\_\_HAL\_RCC\_LSE\_CONFIG@{\_\_HAL\_RCC\_LSE\_CONFIG}!LSE Configuration@{LSE Configuration}}
\doxysubsubsection{\_\_HAL\_RCC\_LSE\_CONFIG}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSE\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+STATE\+\_\+\+\_\+ }\end{DoxyParamCaption})~($\ast$(\textbf{ \+\_\+\+\_\+\+IO} uint8\+\_\+t $\ast$) \textbf{ RCC\+\_\+\+BDCR\+\_\+\+BYTE0\+\_\+\+ADDRESS} = (\+\_\+\+\_\+\+STATE\+\_\+\+\_\+))}



Macro to configure the External Low Speed oscillator (LSE). 

\begin{DoxyNote}{Note}
Transition LSE Bypass to LSE On and LSE On to LSE Bypass are not supported by this macro. User should request a transition to LSE Off first and then LSE On or LSE Bypass. 

As the LSE is in the Backup domain and write access is denied to this domain after reset, you have to enable write access using \doxyref{HAL\+\_\+\+PWR\+\_\+\+Enable\+Bk\+Up\+Access()}{p.}{group___p_w_r___exported___functions___group1_ga3d07cef39bf294db4aed7e06e5dbf9af} function before to configure the LSE (to be done once after reset). ~\newline
 

After enabling the LSE (RCC\+\_\+\+LSE\+\_\+\+ON or RCC\+\_\+\+LSE\+\_\+\+BYPASS), the application software should wait on LSERDY flag to be set indicating that LSE clock is stable and can be used to clock the RTC. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+STATE$<$/strong$>$} & specifies the new state of the LSE. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+LSE\+\_\+\+OFF\+: turn OFF the LSE oscillator, LSERDY flag goes low after 6 LSE oscillator clock cycles. \item RCC\+\_\+\+LSE\+\_\+\+ON\+: turn ON the LSE oscillator. \item RCC\+\_\+\+LSE\+\_\+\+BYPASS\+: LSE oscillator bypassed with external clock. \end{DoxyItemize}
\\
\hline
\end{DoxyParams}


Definition at line 934 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

