/*



  parameter int pADDR_W = 8 ;
  parameter int pDAT_W  = 8 ;
  parameter int pNUM    = 8 ;
  parameter bit pPIPE   = 0 ;



  logic                 pc_3gpp_alpha_ram__iclk            ;
  logic                 pc_3gpp_alpha_ram__ireset          ;
  logic                 pc_3gpp_alpha_ram__iclkena         ;
  logic                 pc_3gpp_alpha_ram__iwrite          ;
  logic [pADDR_W-1 : 0] pc_3gpp_alpha_ram__iwaddr          ;
  logic                 pc_3gpp_alpha_ram__iwsel           ;
  logic  [pDAT_W-1 : 0] pc_3gpp_alpha_ram__iwdat  [pNUM/2] ;
  logic [pADDR_W-1 : 0] pc_3gpp_alpha_ram__iraddr          ;
  logic  [pDAT_W-1 : 0] pc_3gpp_alpha_ram__ordat  [pNUM]   ;



  pc_3gpp_alpha_ram
  #(
    .pADDR_W ( pADDR_W ) ,
    .pDAT_W  ( pDAT_W  ) ,
    .pNUM    ( pNUM    ) ,
    .pPIPE   ( pPIPE   )
  )
  pc_3gpp_alpha_ram
  (
    .iclk    ( pc_3gpp_alpha_ram__iclk    ) ,
    .ireset  ( pc_3gpp_alpha_ram__ireset  ) ,
    .iclkena ( pc_3gpp_alpha_ram__iclkena ) ,
    .iwrite  ( pc_3gpp_alpha_ram__iwrite  ) ,
    .iwaddr  ( pc_3gpp_alpha_ram__iwaddr  ) ,
    .iwsel   ( pc_3gpp_alpha_ram__iwsel   ) ,
    .iwdat   ( pc_3gpp_alpha_ram__iwdat   ) ,
    .iraddr  ( pc_3gpp_alpha_ram__iraddr  ) ,
    .ordat   ( pc_3gpp_alpha_ram__ordat   )
  );


  assign pc_3gpp_alpha_ram__iclk    = '0 ;
  assign pc_3gpp_alpha_ram__ireset  = '0 ;
  assign pc_3gpp_alpha_ram__iclkena = '0 ;
  assign pc_3gpp_alpha_ram__iwrite  = '0 ;
  assign pc_3gpp_alpha_ram__iwaddr  = '0 ;
  assign pc_3gpp_alpha_ram__iwsel   = '0 ;
  assign pc_3gpp_alpha_ram__iwdat   = '0 ;
  assign pc_3gpp_alpha_ram__iraddr  = '0 ;



*/

//
// Project       : polar code 3gpp
// Author        : Shekhalev Denis (des00)
// Workfile      : pc_3gpp_alpha_ram.v
// Description   : Alpha (LLR) ram for intermediate layer LLR data. Ram used in decoder
//


module pc_3gpp_alpha_ram
#(
  parameter int pADDR_W = 8 ,
  parameter int pDAT_W  = 8 ,
  parameter int pNUM    = 8 ,
  parameter bit pPIPE   = 0
)
(
  iclk    ,
  ireset  ,
  iclkena ,
  //
  iwrite  ,
  iwaddr  ,
  iwsel   ,
  iwdat   ,
  //
  iraddr  ,
  ordat
);

  //------------------------------------------------------------------------------------------------------
  //
  //------------------------------------------------------------------------------------------------------

  input  logic                        iclk            ;
  input  logic                        ireset          ;
  input  logic                        iclkena         ;
  //
  input  logic                        iwrite          ;
  input  logic        [pADDR_W-1 : 0] iwaddr          ;
  input  logic                        iwsel           ;
  input  logic signed  [pDAT_W-1 : 0] iwdat  [pNUM/2] ;
  //
  input  logic        [pADDR_W-1 : 0] iraddr          ;
  output logic signed  [pDAT_W-1 : 0] ordat  [pNUM]   ;

  //------------------------------------------------------------------------------------------------------
  //
  //------------------------------------------------------------------------------------------------------

  localparam int cDAT_W = pDAT_W * pNUM/2;

  logic [cDAT_W-1 : 0] wdat;

  logic [cDAT_W-1 : 0] ram0 [2**pADDR_W];
  logic [cDAT_W-1 : 0] ram1 [2**pADDR_W];

  logic [cDAT_W-1 : 0] rdat [2][2];

  //------------------------------------------------------------------------------------------------------
  //
  //------------------------------------------------------------------------------------------------------

  always_comb begin
    for (int i = 0; i < pNUM/2; i++) begin
      wdat[i*pDAT_W +: pDAT_W] = iwdat[i];
    end
  end

  always_ff @(posedge iclk) begin
    if (iclkena) begin
      if (iwrite) begin
        if (iwsel)
          ram1[iwaddr] <= wdat;
        else
          ram0[iwaddr] <= wdat;
      end
      rdat[0][0]  <= ram0[iraddr];
      rdat[0][1]  <= ram1[iraddr];
      //
      rdat[1]     <= rdat[0];
    end
  end

  always_comb begin
    for (int i = 0; i < pNUM/2; i++) begin
      ordat[i +      0] = rdat[pPIPE][0][i*pDAT_W +: pDAT_W];
      ordat[i + pNUM/2] = rdat[pPIPE][1][i*pDAT_W +: pDAT_W];
    end
  end

endmodule
