[
    {
        "PEBS": "2",
        "CollectPEBSRecord": "2",
        "EventCode": "0x00",
        "Counter": "Fixed counter 0",
        "UMask": "0x1",
        "PEBScounters": "32",
        "EventName": "INST_RETIRED.ANY",
        "SampleAfterValue": "2000003"
    },
    {
        "PEBS": "2",
        "CollectPEBSRecord": "3",
        "EventCode": "0x00",
        "Counter": "Fixed counter 0",
        "UMask": "0x1",
        "PEBScounters": "32",
        "EventName": "INST_RETIRED.PREC_DIST",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of Architectural instructions retired. A macro-fused uop is counted as 2 instructions. A REP prefixed instruction should be counted as single instruction (not per iteration) -  architectural event"
    },
    {
        "CollectPEBSRecord": "2",
        "PublicDescription": "This event counts the number of core cycles while the thread is not in a halt state. The thread enters the halt state when it is running the HLT instruction. This event is a component in many key event ratios. The core frequency may change from time to time due to transitions associated with Enhanced Intel SpeedStep Technology or TM2. For this reason this event may have a changing ratio with regards to time. When the core frequency is constant, this event can approximate elapsed time while the core was not in the halt state. It is counted on a dedicated fixed counter, leaving the four (eight when Hyperthreading is disabled) programmable counters available for other events",
        "EventCode": "0x00",
        "Counter": "Fixed counter 1",
        "UMask": "0x2",
        "PEBScounters": "33",
        "EventName": "CPU_CLK_UNHALTED.THREAD",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Core cycles when the thread is not in halt state"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x00",
        "Counter": "Fixed counter 2",
        "UMask": "0x3",
        "PEBScounters": "34",
        "EventName": "CPU_CLK_UNHALTED.REF_TSC",
        "SampleAfterValue": "2000003"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x03",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x2",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "LD_BLOCKS.STORE_FORWARD",
        "SampleAfterValue": "100003",
        "BriefDescription": "Number of cases a load got Block-On-Store final block as it has an overlap with a preceding store accessing overlapping linear address and could not forward from it as a result (when forward was eligible)."
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x03",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x8",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "LD_BLOCKS.NO_SR",
        "SampleAfterValue": "100003",
        "BriefDescription": "Number of cases where a load uop was blocked when lack of split registers was the dominant blocking reason."
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x07",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x1",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "LD_BLOCKS_PARTIAL.ADDRESS_ALIAS",
        "SampleAfterValue": "100003",
        "BriefDescription": "Number of cases a load got blocked due to False dependencies in MOB due to partial compare upon Loosenet check & dependency was resolved by Enhanced Loosenet mechanism"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x0D",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x1",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "INT_MISC.RECOVERY_CYCLES",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Core cycles waiting for the checkpoints in RAT to be recovered or for RS Instant Reclamation; after JEClear or Nuke caused by this thread. Starting CNL, count just recovery-in-progress  cycles triggered by this thread (assured to apply to one thread a time by the uarch)."
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x0D",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x3",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "INT_MISC.ALL_RECOVERY_CYCLES",
        "SampleAfterValue": "2000003",
        "CounterMask": "1"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x0D",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x80",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "INT_MISC.CLEAR_RESTEER_CYCLES",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles after recovery from JEClear/Nuke is done, till first uop is issued from corrected path (for that clearing thread)."
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x0E",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x1",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "UOPS_ISSUED.ANY",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of Uops issued. Counts the number of Uops issued by the Register Allocation Table to the Reservation Station"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x0E",
        "Invert": "1",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x1",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "UOPS_ISSUED.STALL_CYCLES",
        "SampleAfterValue": "2000003",
        "CounterMask": "1"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x14",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x9",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "ARITH.DIVIDER_ACTIVE",
        "SampleAfterValue": "2000003",
        "CounterMask": "1"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x3C",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x0",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "CPU_CLK_UNHALTED.THREAD_P",
        "SampleAfterValue": "2000003"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x3C",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x0",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "CPU_CLK_UNHALTED.RING0_TRANS",
        "SampleAfterValue": "100007",
        "CounterMask": "1",
        "EdgeDetect": "1"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x3C",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x1",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "CPU_CLK_THREAD_UNHALTED.REF_XCLK",
        "SampleAfterValue": "2503",
        "BriefDescription": "Count \"Bus Clock\" pulses ANDed with ThreadsActive. \"Bus Clock\" is Crystal clock in SKL -  architectural event"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x3C",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x1",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "CPU_CLK_UNHALTED.REF_XCLK",
        "SampleAfterValue": "2503"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x3C",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x2",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "CPU_CLK_THREAD_UNHALTED.ONE_THREAD_ACTIVE",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Reference cycles when a thread is active and the other thread in inactive.  Counts at Crystal clock rate (as SubEv 0 does). Does not count for both threads in same cycle by definition."
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x3C",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x2",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "CPU_CLK_UNHALTED.ONE_THREAD_ACTIVE",
        "SampleAfterValue": "2503"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x3C",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x8",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "CPU_CLK_UNHALTED.REF_CORE",
        "SampleAfterValue": "2000003"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x4C",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x1",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "LOAD_HIT_PRE.SW_PF",
        "SampleAfterValue": "100003",
        "BriefDescription": "Demand Load or SW prefetch dispatches that hit and was squashed on fill buffer allocated for SW prefetch (any type: NTA; T0/1/2; PrefetchW)"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x5E",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x1",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "RS_EVENTS.EMPTY_CYCLES",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles the RS is empty for this thread. Account for both RS_EU and RS_MEM portions."
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x5E",
        "Invert": "1",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x1",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "RS_EVENTS.EMPTY_END",
        "SampleAfterValue": "2000003",
        "CounterMask": "1",
        "EdgeDetect": "1"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x87",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x1",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "ILD_STALL.LCP",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Stall cycles due to length changing prefixes (66, 67 when they change the length of the decoded instruction). Occurrences count is proportional to number of prefixes in a 16B-line"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xA1",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x1",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "UOPS_DISPATCHED_PORT.PORT_0",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of Uops dispatched on port 0 (ALU int / 2nd Branch)"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xA1",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x2",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "UOPS_DISPATCHED_PORT.PORT_1",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of Uops dispatched on port 1 (ALU / 256b)"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xA1",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x4",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "UOPS_DISPATCHED_PORT.PORT_2_3",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of Uops dispatched on port 2 and 3 (Load)"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xA1",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x10",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "UOPS_DISPATCHED_PORT.PORT_4_9",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of Uops dispatched on port 4 and 9 (STD)"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xA1",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x20",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "UOPS_DISPATCHED_PORT.PORT_5",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of Uops dispatched on port 5 (ALU / 256b / 512b / FMA in servers)"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xA1",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x40",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "UOPS_DISPATCHED_PORT.PORT_6",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of Uops dispatched on port 6 (simple ALU / Branch). Simple ALU is Integer Arithmetic (ADD/SUB), Logic, Shift, LEA with scale=1."
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xA1",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x80",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "UOPS_DISPATCHED_PORT.PORT_7_8",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of Uops dispatched on port 7 and 8 (STA)"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xA2",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x1",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "RESOURCE_STALLS.ANY",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles Allocation is stalled due to Resource Related reason. That is stalls due to *any* u-arch structure getting full, including: LB, SB, RS, ROB, BOB, LM, PRRT, PHT, COW, or PRF FreeLists gets empty. Also in case of stalls due to: Scoreboards, FPCW, MXCSR, Other. (not intended to be a full list)"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xA2",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x8",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "RESOURCE_STALLS.SB",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles Allocator is stalled due to Store Buffer full. This event does not include SB drain cycles (e.g. after Nuke)."
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xA3",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x1",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "CYCLE_ACTIVITY.CYCLES_L2_MISS",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles while L2 cache miss demand load is outstanding.",
        "CounterMask": "1"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xA3",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x4",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "CYCLE_ACTIVITY.STALLS_TOTAL",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Total execution stalls.",
        "CounterMask": "4"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xA3",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x5",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "CYCLE_ACTIVITY.STALLS_L2_MISS",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Execution stalls while L2 cache miss demand load is outstanding.",
        "CounterMask": "5"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xA3",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x8",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "CYCLE_ACTIVITY.CYCLES_L1D_MISS",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles while L1 cache miss demand load is outstanding.",
        "CounterMask": "8"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xA3",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0xc",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "CYCLE_ACTIVITY.STALLS_L1D_MISS",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Execution stalls while L1 cache miss demand load is outstanding.",
        "CounterMask": "12"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xA3",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x10",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "CYCLE_ACTIVITY.CYCLES_MEM_ANY",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles while memory subsystem has an outstanding load.",
        "CounterMask": "16"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xA3",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x14",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "CYCLE_ACTIVITY.STALLS_MEM_ANY",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Execution stalls while memory subsystem has an outstanding load.",
        "CounterMask": "20"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xA6",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x2",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "EXE_ACTIVITY.1_PORTS_UTIL",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles total of 1 uop executed on all ports and RS was not empty"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xA6",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x4",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "EXE_ACTIVITY.2_PORTS_UTIL",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles total of 2 uops executed on all ports and RS was not empty"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xA6",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x8",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "EXE_ACTIVITY.3_PORTS_UTIL",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles total of 3 uops executed on all ports and RS was not empty"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xA6",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x10",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "EXE_ACTIVITY.4_PORTS_UTIL",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles total of 4 uops executed on all ports and RS was not empty"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xA6",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x20",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "EXE_ACTIVITY.BOUND_ON_LOADS",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles LDM was not empty and thread was active. Increment by 4 for every such cycle."
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xA6",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x40",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "EXE_ACTIVITY.BOUND_ON_STORES",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles where loads did not caused execution stalls and SB (Store Buffer) was full and thread was active. Starting CNL increment by 2 for every such cycle.",
        "CounterMask": "2"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xA6",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x80",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "EXE_ACTIVITY.EXE_BOUND_0_PORTS",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Cycles total of 0 uops executed on all ports, RS was not empty, LDM was empty, SB (Store Buffer) was not full and thread was active."
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xA8",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x1",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "LSD.UOPS",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of Uops delivered by the LS (Loop Stream Detector). LSD replays uops from the IDQ if next conditions are met:\n1. Loop is an almost infinitely predicted loop by BPU: For loop bodies with a single taken branch; 11 iterations are required. For loop bodies with N taken branches (N>1); 18/N iterations are required.\n2. Whole Loop fits into the DSB cache (all iterations supplied by DSB)\n3. Loop single iteration has up to 60 uops in MT-mode or up"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xA8",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x1",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "LSD.CYCLES_ACTIVE",
        "SampleAfterValue": "2000003",
        "CounterMask": "1"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xA8",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x1",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "LSD.CYCLES_4_UOPS",
        "SampleAfterValue": "2000003",
        "CounterMask": "4"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xB1",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x1",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "UOPS_EXECUTED.THREAD",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of uops executed per-thread each cycle"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xB1",
        "Invert": "1",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x1",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "UOPS_EXECUTED.STALL_CYCLES",
        "SampleAfterValue": "2000003",
        "CounterMask": "1"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xB1",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x1",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "UOPS_EXECUTED.CYCLES_GE_1_UOP_EXEC",
        "SampleAfterValue": "2000003",
        "CounterMask": "1"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xB1",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x1",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "UOPS_EXECUTED.CYCLES_GE_2_UOPS_EXEC",
        "SampleAfterValue": "2000003",
        "CounterMask": "2"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xB1",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x1",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "UOPS_EXECUTED.CYCLES_GE_3_UOPS_EXEC",
        "SampleAfterValue": "2000003",
        "CounterMask": "3"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xB1",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x1",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "UOPS_EXECUTED.CYCLES_GE_4_UOPS_EXEC",
        "SampleAfterValue": "2000003",
        "CounterMask": "4"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xB1",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x2",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "UOPS_EXECUTED.CORE",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of uops executed from any thread"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xB1",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x2",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "UOPS_EXECUTED.CORE_CYCLES_GE_1",
        "SampleAfterValue": "2000003",
        "CounterMask": "1"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xB1",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x2",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "UOPS_EXECUTED.CORE_CYCLES_GE_2",
        "SampleAfterValue": "2000003",
        "CounterMask": "2"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xB1",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x2",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "UOPS_EXECUTED.CORE_CYCLES_GE_3",
        "SampleAfterValue": "2000003",
        "CounterMask": "3"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xB1",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x2",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "UOPS_EXECUTED.CORE_CYCLES_GE_4",
        "SampleAfterValue": "2000003",
        "CounterMask": "4"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xB1",
        "Invert": "1",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x2",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "UOPS_EXECUTED.CORE_CYCLES_NONE",
        "SampleAfterValue": "2000003",
        "CounterMask": "1"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xB1",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x10",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "UOPS_EXECUTED.X87",
        "SampleAfterValue": "2000003",
        "BriefDescription": "x87 arithmetic FP uops executed (decoded out of X87 instructions only). Refer to SKL PerfMon HAS section \"6.1 FP_ARITH_INST_RETIRED HPC event\" for definition of arithmetic uops."
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xC0",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x0",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "INST_RETIRED.ANY_P",
        "SampleAfterValue": "2000003"
    },
    {
        "PEBS": "2",
        "CollectPEBSRecord": "2",
        "EventCode": "0xC0",
        "Invert": "1",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x1",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "INST_RETIRED.TOTAL_CYCLES",
        "SampleAfterValue": "2000003",
        "CounterMask": "10"
    },
    {
        "PEBS": "2",
        "CollectPEBSRecord": "2",
        "EventCode": "0xC2",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x2",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "UOPS_RETIRED.RETIRE_SLOTS",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of Guaranteed retirement slots retired this cycle"
    },
    {
        "PEBS": "2",
        "CollectPEBSRecord": "2",
        "EventCode": "0xC2",
        "Invert": "1",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x2",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "UOPS_RETIRED.STALL_CYCLES",
        "SampleAfterValue": "2000003",
        "CounterMask": "1"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xC2",
        "Invert": "1",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x2",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "UOPS_RETIRED.TOTAL_CYCLES",
        "SampleAfterValue": "2000003",
        "CounterMask": "10"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xC3",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x1",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "MACHINE_CLEARS.COUNT",
        "SampleAfterValue": "100003",
        "BriefDescription": "Number of machine clears (nukes) of any type.",
        "CounterMask": "1",
        "EdgeDetect": "1"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xC3",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x4",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "MACHINE_CLEARS.SMC",
        "SampleAfterValue": "100003",
        "BriefDescription": "SMC - Self-Modifying Code or Cross-Modifying Code detected. Counts number of times the event is pended."
    },
    {
        "PEBS": "2",
        "CollectPEBSRecord": "2",
        "EventCode": "0xC4",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x1",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "BR_INST_RETIRED.CONDITIONAL",
        "SampleAfterValue": "400009",
        "BriefDescription": "Conditional branch instructions retired",
        "Data_LA": "1"
    },
    {
        "PEBS": "2",
        "CollectPEBSRecord": "2",
        "EventCode": "0xC4",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x2",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "BR_INST_RETIRED.NEAR_CALL",
        "SampleAfterValue": "100007",
        "BriefDescription": "Near call (direct & indirect) instructions retired",
        "Data_LA": "1"
    },
    {
        "PEBS": "2",
        "CollectPEBSRecord": "2",
        "EventCode": "0xC4",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x4",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "BR_INST_RETIRED.ALL_BRANCHES",
        "SampleAfterValue": "400009",
        "BriefDescription": "All (macro) branch instructions retired -  architectural event",
        "Data_LA": "1"
    },
    {
        "PEBS": "2",
        "CollectPEBSRecord": "2",
        "EventCode": "0xC4",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x8",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "BR_INST_RETIRED.NEAR_RETURN",
        "SampleAfterValue": "100007",
        "BriefDescription": "Return instructions retired.",
        "Data_LA": "1"
    },
    {
        "PEBS": "2",
        "CollectPEBSRecord": "2",
        "EventCode": "0xC4",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x10",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "BR_INST_RETIRED.NOT_TAKEN",
        "SampleAfterValue": "400009",
        "BriefDescription": "Non-taken branch instructions retired",
        "Data_LA": "1"
    },
    {
        "PEBS": "2",
        "CollectPEBSRecord": "2",
        "EventCode": "0xC4",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x20",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "BR_INST_RETIRED.NEAR_TAKEN",
        "SampleAfterValue": "400009",
        "BriefDescription": "Near taken branch instructions retired",
        "Data_LA": "1"
    },
    {
        "PEBS": "2",
        "CollectPEBSRecord": "2",
        "EventCode": "0xC4",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x40",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "BR_INST_RETIRED.FAR_BRANCH",
        "SampleAfterValue": "100007",
        "BriefDescription": "Far branch instructions retired.",
        "Data_LA": "1"
    },
    {
        "PEBS": "2",
        "CollectPEBSRecord": "2",
        "EventCode": "0xC4",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x80",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "BR_INST_RETIRED.INDIRECT",
        "SampleAfterValue": "100003",
        "BriefDescription": "All indirect branch instructions retired (excluding RETs. TSX aborts is considered indirect branch).",
        "Data_LA": "1"
    },
    {
        "PEBS": "2",
        "CollectPEBSRecord": "2",
        "EventCode": "0xC5",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x1",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "BR_MISP_RETIRED.CONDITIONAL",
        "SampleAfterValue": "400009",
        "BriefDescription": "Miss-predicted conditional branch instructions retired",
        "Data_LA": "1"
    },
    {
        "PEBS": "2",
        "CollectPEBSRecord": "2",
        "EventCode": "0xC5",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x4",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "BR_MISP_RETIRED.ALL_BRANCHES",
        "SampleAfterValue": "400009",
        "BriefDescription": "All miss-predicted (macro) branch instructions retired -  architectural event",
        "Data_LA": "1"
    },
    {
        "PEBS": "2",
        "CollectPEBSRecord": "2",
        "EventCode": "0xC5",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x20",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "BR_MISP_RETIRED.NEAR_TAKEN",
        "SampleAfterValue": "400009",
        "BriefDescription": "Miss-predicted taken near branch instructions retired (i.e. were misspredicted and taken)",
        "Data_LA": "1"
    },
    {
        "PEBS": "2",
        "CollectPEBSRecord": "2",
        "EventCode": "0xC5",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x80",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "BR_MISP_RETIRED.INDIRECT",
        "SampleAfterValue": "100003",
        "BriefDescription": "All miss-predicted indirect branch instructions retired (excluding RETs. TSX aborts is considered indirect branch).",
        "Data_LA": "1"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xCC",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x20",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "ROB_MISC_EVENTS.LBR_INSERTS",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Count each time there is an update to the LBR stack. This assumes LBRs are properly enabled & take into account the LBR filtering done by LBR_SELECT register. Return that pops an entry in callstack mode is counted."
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xE6",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x1",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "BACLEARS.ANY",
        "SampleAfterValue": "100003",
        "BriefDescription": "Number of total BAClears due to any reason"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xEC",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x2",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "CPU_CLK_UNHALTED.CORE",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Core cycles that the thread is un-halted. This event ping-pongs between two active threads."
    }
]