{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/tmp/baee56b47a94406190368c779895b725.lib ",
   "modules": {
      "\\controller": {
         "num_wires":         128,
         "num_wire_bits":     160,
         "num_pub_wires":     6,
         "num_pub_wire_bits": 23,
         "num_ports":         5,
         "num_port_bits":     19,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         145,
         "num_cells_by_type": {
            "$_ANDNOT_": 35,
            "$_AND_": 3,
            "$_DFFE_PP_": 8,
            "$_MUX_": 8,
            "$_NAND_": 4,
            "$_NOR_": 1,
            "$_NOT_": 11,
            "$_ORNOT_": 8,
            "$_OR_": 39,
            "$_SDFF_PN0_": 1,
            "$_SDFF_PN1_": 1,
            "$_SDFF_PP0_": 10,
            "$_XNOR_": 5,
            "$_XOR_": 11
         }
      }
   },
      "design": {
         "num_wires":         128,
         "num_wire_bits":     160,
         "num_pub_wires":     6,
         "num_pub_wire_bits": 23,
         "num_ports":         5,
         "num_port_bits":     19,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         145,
         "num_cells_by_type": {
            "$_ANDNOT_": 35,
            "$_AND_": 3,
            "$_DFFE_PP_": 8,
            "$_MUX_": 8,
            "$_NAND_": 4,
            "$_NOR_": 1,
            "$_NOT_": 11,
            "$_ORNOT_": 8,
            "$_OR_": 39,
            "$_SDFF_PN0_": 1,
            "$_SDFF_PN1_": 1,
            "$_SDFF_PP0_": 10,
            "$_XNOR_": 5,
            "$_XOR_": 11
         }
      }
}

