
DACN_BLackpill.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c680  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000684  0800c820  0800c820  0000d820  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cea4  0800cea4  0000e2c4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800cea4  0800cea4  0000dea4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ceac  0800ceac  0000e2c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ceac  0800ceac  0000deac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ceb0  0800ceb0  0000deb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002c4  20000000  0800ceb4  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001f5c  200002c4  0800d178  0000e2c4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002220  0800d178  0000f220  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e2c4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016117  00000000  00000000  0000e2f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003a32  00000000  00000000  0002440b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013e0  00000000  00000000  00027e40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f23  00000000  00000000  00029220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b40f  00000000  00000000  0002a143  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019a76  00000000  00000000  00045552  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009de41  00000000  00000000  0005efc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fce09  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000640c  00000000  00000000  000fce4c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  00103258  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200002c4 	.word	0x200002c4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800c808 	.word	0x0800c808

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200002c8 	.word	0x200002c8
 80001dc:	0800c808 	.word	0x0800c808

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b988 	b.w	8000f80 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	468e      	mov	lr, r1
 8000c90:	4604      	mov	r4, r0
 8000c92:	4688      	mov	r8, r1
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d14a      	bne.n	8000d2e <__udivmoddi4+0xa6>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4617      	mov	r7, r2
 8000c9c:	d962      	bls.n	8000d64 <__udivmoddi4+0xdc>
 8000c9e:	fab2 f682 	clz	r6, r2
 8000ca2:	b14e      	cbz	r6, 8000cb8 <__udivmoddi4+0x30>
 8000ca4:	f1c6 0320 	rsb	r3, r6, #32
 8000ca8:	fa01 f806 	lsl.w	r8, r1, r6
 8000cac:	fa20 f303 	lsr.w	r3, r0, r3
 8000cb0:	40b7      	lsls	r7, r6
 8000cb2:	ea43 0808 	orr.w	r8, r3, r8
 8000cb6:	40b4      	lsls	r4, r6
 8000cb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cbc:	fa1f fc87 	uxth.w	ip, r7
 8000cc0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cc4:	0c23      	lsrs	r3, r4, #16
 8000cc6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cca:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cce:	fb01 f20c 	mul.w	r2, r1, ip
 8000cd2:	429a      	cmp	r2, r3
 8000cd4:	d909      	bls.n	8000cea <__udivmoddi4+0x62>
 8000cd6:	18fb      	adds	r3, r7, r3
 8000cd8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cdc:	f080 80ea 	bcs.w	8000eb4 <__udivmoddi4+0x22c>
 8000ce0:	429a      	cmp	r2, r3
 8000ce2:	f240 80e7 	bls.w	8000eb4 <__udivmoddi4+0x22c>
 8000ce6:	3902      	subs	r1, #2
 8000ce8:	443b      	add	r3, r7
 8000cea:	1a9a      	subs	r2, r3, r2
 8000cec:	b2a3      	uxth	r3, r4
 8000cee:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cf2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cf6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cfa:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cfe:	459c      	cmp	ip, r3
 8000d00:	d909      	bls.n	8000d16 <__udivmoddi4+0x8e>
 8000d02:	18fb      	adds	r3, r7, r3
 8000d04:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d08:	f080 80d6 	bcs.w	8000eb8 <__udivmoddi4+0x230>
 8000d0c:	459c      	cmp	ip, r3
 8000d0e:	f240 80d3 	bls.w	8000eb8 <__udivmoddi4+0x230>
 8000d12:	443b      	add	r3, r7
 8000d14:	3802      	subs	r0, #2
 8000d16:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d1a:	eba3 030c 	sub.w	r3, r3, ip
 8000d1e:	2100      	movs	r1, #0
 8000d20:	b11d      	cbz	r5, 8000d2a <__udivmoddi4+0xa2>
 8000d22:	40f3      	lsrs	r3, r6
 8000d24:	2200      	movs	r2, #0
 8000d26:	e9c5 3200 	strd	r3, r2, [r5]
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d905      	bls.n	8000d3e <__udivmoddi4+0xb6>
 8000d32:	b10d      	cbz	r5, 8000d38 <__udivmoddi4+0xb0>
 8000d34:	e9c5 0100 	strd	r0, r1, [r5]
 8000d38:	2100      	movs	r1, #0
 8000d3a:	4608      	mov	r0, r1
 8000d3c:	e7f5      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d3e:	fab3 f183 	clz	r1, r3
 8000d42:	2900      	cmp	r1, #0
 8000d44:	d146      	bne.n	8000dd4 <__udivmoddi4+0x14c>
 8000d46:	4573      	cmp	r3, lr
 8000d48:	d302      	bcc.n	8000d50 <__udivmoddi4+0xc8>
 8000d4a:	4282      	cmp	r2, r0
 8000d4c:	f200 8105 	bhi.w	8000f5a <__udivmoddi4+0x2d2>
 8000d50:	1a84      	subs	r4, r0, r2
 8000d52:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d56:	2001      	movs	r0, #1
 8000d58:	4690      	mov	r8, r2
 8000d5a:	2d00      	cmp	r5, #0
 8000d5c:	d0e5      	beq.n	8000d2a <__udivmoddi4+0xa2>
 8000d5e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d62:	e7e2      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d64:	2a00      	cmp	r2, #0
 8000d66:	f000 8090 	beq.w	8000e8a <__udivmoddi4+0x202>
 8000d6a:	fab2 f682 	clz	r6, r2
 8000d6e:	2e00      	cmp	r6, #0
 8000d70:	f040 80a4 	bne.w	8000ebc <__udivmoddi4+0x234>
 8000d74:	1a8a      	subs	r2, r1, r2
 8000d76:	0c03      	lsrs	r3, r0, #16
 8000d78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d7c:	b280      	uxth	r0, r0
 8000d7e:	b2bc      	uxth	r4, r7
 8000d80:	2101      	movs	r1, #1
 8000d82:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d86:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d8e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d92:	429a      	cmp	r2, r3
 8000d94:	d907      	bls.n	8000da6 <__udivmoddi4+0x11e>
 8000d96:	18fb      	adds	r3, r7, r3
 8000d98:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d9c:	d202      	bcs.n	8000da4 <__udivmoddi4+0x11c>
 8000d9e:	429a      	cmp	r2, r3
 8000da0:	f200 80e0 	bhi.w	8000f64 <__udivmoddi4+0x2dc>
 8000da4:	46c4      	mov	ip, r8
 8000da6:	1a9b      	subs	r3, r3, r2
 8000da8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000dac:	fb0e 3312 	mls	r3, lr, r2, r3
 8000db0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000db4:	fb02 f404 	mul.w	r4, r2, r4
 8000db8:	429c      	cmp	r4, r3
 8000dba:	d907      	bls.n	8000dcc <__udivmoddi4+0x144>
 8000dbc:	18fb      	adds	r3, r7, r3
 8000dbe:	f102 30ff 	add.w	r0, r2, #4294967295
 8000dc2:	d202      	bcs.n	8000dca <__udivmoddi4+0x142>
 8000dc4:	429c      	cmp	r4, r3
 8000dc6:	f200 80ca 	bhi.w	8000f5e <__udivmoddi4+0x2d6>
 8000dca:	4602      	mov	r2, r0
 8000dcc:	1b1b      	subs	r3, r3, r4
 8000dce:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dd2:	e7a5      	b.n	8000d20 <__udivmoddi4+0x98>
 8000dd4:	f1c1 0620 	rsb	r6, r1, #32
 8000dd8:	408b      	lsls	r3, r1
 8000dda:	fa22 f706 	lsr.w	r7, r2, r6
 8000dde:	431f      	orrs	r7, r3
 8000de0:	fa0e f401 	lsl.w	r4, lr, r1
 8000de4:	fa20 f306 	lsr.w	r3, r0, r6
 8000de8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000dec:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000df0:	4323      	orrs	r3, r4
 8000df2:	fa00 f801 	lsl.w	r8, r0, r1
 8000df6:	fa1f fc87 	uxth.w	ip, r7
 8000dfa:	fbbe f0f9 	udiv	r0, lr, r9
 8000dfe:	0c1c      	lsrs	r4, r3, #16
 8000e00:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e04:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e08:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e0c:	45a6      	cmp	lr, r4
 8000e0e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e12:	d909      	bls.n	8000e28 <__udivmoddi4+0x1a0>
 8000e14:	193c      	adds	r4, r7, r4
 8000e16:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e1a:	f080 809c 	bcs.w	8000f56 <__udivmoddi4+0x2ce>
 8000e1e:	45a6      	cmp	lr, r4
 8000e20:	f240 8099 	bls.w	8000f56 <__udivmoddi4+0x2ce>
 8000e24:	3802      	subs	r0, #2
 8000e26:	443c      	add	r4, r7
 8000e28:	eba4 040e 	sub.w	r4, r4, lr
 8000e2c:	fa1f fe83 	uxth.w	lr, r3
 8000e30:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e34:	fb09 4413 	mls	r4, r9, r3, r4
 8000e38:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e3c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e40:	45a4      	cmp	ip, r4
 8000e42:	d908      	bls.n	8000e56 <__udivmoddi4+0x1ce>
 8000e44:	193c      	adds	r4, r7, r4
 8000e46:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e4a:	f080 8082 	bcs.w	8000f52 <__udivmoddi4+0x2ca>
 8000e4e:	45a4      	cmp	ip, r4
 8000e50:	d97f      	bls.n	8000f52 <__udivmoddi4+0x2ca>
 8000e52:	3b02      	subs	r3, #2
 8000e54:	443c      	add	r4, r7
 8000e56:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e5a:	eba4 040c 	sub.w	r4, r4, ip
 8000e5e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e62:	4564      	cmp	r4, ip
 8000e64:	4673      	mov	r3, lr
 8000e66:	46e1      	mov	r9, ip
 8000e68:	d362      	bcc.n	8000f30 <__udivmoddi4+0x2a8>
 8000e6a:	d05f      	beq.n	8000f2c <__udivmoddi4+0x2a4>
 8000e6c:	b15d      	cbz	r5, 8000e86 <__udivmoddi4+0x1fe>
 8000e6e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e72:	eb64 0409 	sbc.w	r4, r4, r9
 8000e76:	fa04 f606 	lsl.w	r6, r4, r6
 8000e7a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e7e:	431e      	orrs	r6, r3
 8000e80:	40cc      	lsrs	r4, r1
 8000e82:	e9c5 6400 	strd	r6, r4, [r5]
 8000e86:	2100      	movs	r1, #0
 8000e88:	e74f      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000e8a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e8e:	0c01      	lsrs	r1, r0, #16
 8000e90:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e94:	b280      	uxth	r0, r0
 8000e96:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e9a:	463b      	mov	r3, r7
 8000e9c:	4638      	mov	r0, r7
 8000e9e:	463c      	mov	r4, r7
 8000ea0:	46b8      	mov	r8, r7
 8000ea2:	46be      	mov	lr, r7
 8000ea4:	2620      	movs	r6, #32
 8000ea6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eaa:	eba2 0208 	sub.w	r2, r2, r8
 8000eae:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000eb2:	e766      	b.n	8000d82 <__udivmoddi4+0xfa>
 8000eb4:	4601      	mov	r1, r0
 8000eb6:	e718      	b.n	8000cea <__udivmoddi4+0x62>
 8000eb8:	4610      	mov	r0, r2
 8000eba:	e72c      	b.n	8000d16 <__udivmoddi4+0x8e>
 8000ebc:	f1c6 0220 	rsb	r2, r6, #32
 8000ec0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ec4:	40b7      	lsls	r7, r6
 8000ec6:	40b1      	lsls	r1, r6
 8000ec8:	fa20 f202 	lsr.w	r2, r0, r2
 8000ecc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ed0:	430a      	orrs	r2, r1
 8000ed2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ed6:	b2bc      	uxth	r4, r7
 8000ed8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000edc:	0c11      	lsrs	r1, r2, #16
 8000ede:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ee2:	fb08 f904 	mul.w	r9, r8, r4
 8000ee6:	40b0      	lsls	r0, r6
 8000ee8:	4589      	cmp	r9, r1
 8000eea:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000eee:	b280      	uxth	r0, r0
 8000ef0:	d93e      	bls.n	8000f70 <__udivmoddi4+0x2e8>
 8000ef2:	1879      	adds	r1, r7, r1
 8000ef4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ef8:	d201      	bcs.n	8000efe <__udivmoddi4+0x276>
 8000efa:	4589      	cmp	r9, r1
 8000efc:	d81f      	bhi.n	8000f3e <__udivmoddi4+0x2b6>
 8000efe:	eba1 0109 	sub.w	r1, r1, r9
 8000f02:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f06:	fb09 f804 	mul.w	r8, r9, r4
 8000f0a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f0e:	b292      	uxth	r2, r2
 8000f10:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f14:	4542      	cmp	r2, r8
 8000f16:	d229      	bcs.n	8000f6c <__udivmoddi4+0x2e4>
 8000f18:	18ba      	adds	r2, r7, r2
 8000f1a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f1e:	d2c4      	bcs.n	8000eaa <__udivmoddi4+0x222>
 8000f20:	4542      	cmp	r2, r8
 8000f22:	d2c2      	bcs.n	8000eaa <__udivmoddi4+0x222>
 8000f24:	f1a9 0102 	sub.w	r1, r9, #2
 8000f28:	443a      	add	r2, r7
 8000f2a:	e7be      	b.n	8000eaa <__udivmoddi4+0x222>
 8000f2c:	45f0      	cmp	r8, lr
 8000f2e:	d29d      	bcs.n	8000e6c <__udivmoddi4+0x1e4>
 8000f30:	ebbe 0302 	subs.w	r3, lr, r2
 8000f34:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f38:	3801      	subs	r0, #1
 8000f3a:	46e1      	mov	r9, ip
 8000f3c:	e796      	b.n	8000e6c <__udivmoddi4+0x1e4>
 8000f3e:	eba7 0909 	sub.w	r9, r7, r9
 8000f42:	4449      	add	r1, r9
 8000f44:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f48:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f4c:	fb09 f804 	mul.w	r8, r9, r4
 8000f50:	e7db      	b.n	8000f0a <__udivmoddi4+0x282>
 8000f52:	4673      	mov	r3, lr
 8000f54:	e77f      	b.n	8000e56 <__udivmoddi4+0x1ce>
 8000f56:	4650      	mov	r0, sl
 8000f58:	e766      	b.n	8000e28 <__udivmoddi4+0x1a0>
 8000f5a:	4608      	mov	r0, r1
 8000f5c:	e6fd      	b.n	8000d5a <__udivmoddi4+0xd2>
 8000f5e:	443b      	add	r3, r7
 8000f60:	3a02      	subs	r2, #2
 8000f62:	e733      	b.n	8000dcc <__udivmoddi4+0x144>
 8000f64:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f68:	443b      	add	r3, r7
 8000f6a:	e71c      	b.n	8000da6 <__udivmoddi4+0x11e>
 8000f6c:	4649      	mov	r1, r9
 8000f6e:	e79c      	b.n	8000eaa <__udivmoddi4+0x222>
 8000f70:	eba1 0109 	sub.w	r1, r1, r9
 8000f74:	46c4      	mov	ip, r8
 8000f76:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f7a:	fb09 f804 	mul.w	r8, r9, r4
 8000f7e:	e7c4      	b.n	8000f0a <__udivmoddi4+0x282>

08000f80 <__aeabi_idiv0>:
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop

08000f84 <USB_Print>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void USB_Print(char* msg) {
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b082      	sub	sp, #8
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
    CDC_Transmit_FS((uint8_t*)msg, strlen(msg));
 8000f8c:	6878      	ldr	r0, [r7, #4]
 8000f8e:	f7ff f977 	bl	8000280 <strlen>
 8000f92:	4603      	mov	r3, r0
 8000f94:	b29b      	uxth	r3, r3
 8000f96:	4619      	mov	r1, r3
 8000f98:	6878      	ldr	r0, [r7, #4]
 8000f9a:	f008 f999 	bl	80092d0 <CDC_Transmit_FS>
    HAL_Delay(10);
 8000f9e:	200a      	movs	r0, #10
 8000fa0:	f000 ffce 	bl	8001f40 <HAL_Delay>
}
 8000fa4:	bf00      	nop
 8000fa6:	3708      	adds	r7, #8
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bd80      	pop	{r7, pc}

08000fac <Init_RAW_Tracking>:

//  Khi to tracking RAW
void Init_RAW_Tracking(void) {
 8000fac:	b480      	push	{r7}
 8000fae:	b083      	sub	sp, #12
 8000fb0:	af00      	add	r7, sp, #0
    for(int i = 0; i < NUM_SENSORS; i++) {
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	607b      	str	r3, [r7, #4]
 8000fb6:	e00d      	b.n	8000fd4 <Init_RAW_Tracking+0x28>
        sensor_min[i] = 1023;  // Max 10-bit value
 8000fb8:	4a0c      	ldr	r2, [pc, #48]	@ (8000fec <Init_RAW_Tracking+0x40>)
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8000fc0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        sensor_max[i] = 0;
 8000fc4:	4a0a      	ldr	r2, [pc, #40]	@ (8000ff0 <Init_RAW_Tracking+0x44>)
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	2100      	movs	r1, #0
 8000fca:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for(int i = 0; i < NUM_SENSORS; i++) {
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	3301      	adds	r3, #1
 8000fd2:	607b      	str	r3, [r7, #4]
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	2b04      	cmp	r3, #4
 8000fd8:	ddee      	ble.n	8000fb8 <Init_RAW_Tracking+0xc>
    }
    tracking_done = 0;
 8000fda:	4b06      	ldr	r3, [pc, #24]	@ (8000ff4 <Init_RAW_Tracking+0x48>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	701a      	strb	r2, [r3, #0]
}
 8000fe0:	bf00      	nop
 8000fe2:	370c      	adds	r7, #12
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fea:	4770      	bx	lr
 8000fec:	200003dc 	.word	0x200003dc
 8000ff0:	200003e8 	.word	0x200003e8
 8000ff4:	200004e0 	.word	0x200004e0

08000ff8 <Track_RAW_For_10s>:

//  Track RAW MIN/MAX trong 10 giy
void Track_RAW_For_10s(void) {
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b086      	sub	sp, #24
 8000ffc:	af00      	add	r7, sp, #0
    sprintf(usb_buffer, "\r\n>>> Tracking RAW MIN/MAX for 10 seconds...\r\n");
 8000ffe:	4964      	ldr	r1, [pc, #400]	@ (8001190 <Track_RAW_For_10s+0x198>)
 8001000:	4864      	ldr	r0, [pc, #400]	@ (8001194 <Track_RAW_For_10s+0x19c>)
 8001002:	f009 facf 	bl	800a5a4 <siprintf>
    USB_Print(usb_buffer);
 8001006:	4863      	ldr	r0, [pc, #396]	@ (8001194 <Track_RAW_For_10s+0x19c>)
 8001008:	f7ff ffbc 	bl	8000f84 <USB_Print>
    sprintf(usb_buffer, ">>> Move sensors over BLACK and WHITE surfaces!\r\n\r\n");
 800100c:	4962      	ldr	r1, [pc, #392]	@ (8001198 <Track_RAW_For_10s+0x1a0>)
 800100e:	4861      	ldr	r0, [pc, #388]	@ (8001194 <Track_RAW_For_10s+0x19c>)
 8001010:	f009 fac8 	bl	800a5a4 <siprintf>
    USB_Print(usb_buffer);
 8001014:	485f      	ldr	r0, [pc, #380]	@ (8001194 <Track_RAW_For_10s+0x19c>)
 8001016:	f7ff ffb5 	bl	8000f84 <USB_Print>

    // Reset tracking
    Init_RAW_Tracking();
 800101a:	f7ff ffc7 	bl	8000fac <Init_RAW_Tracking>

    uint32_t start_time = HAL_GetTick();
 800101e:	f000 ff83 	bl	8001f28 <HAL_GetTick>
 8001022:	60b8      	str	r0, [r7, #8]
    uint32_t duration = 10000;  // 10 seconds
 8001024:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001028:	607b      	str	r3, [r7, #4]

    while((HAL_GetTick() - start_time) < duration) {
 800102a:	e055      	b.n	80010d8 <Track_RAW_For_10s+0xe0>
        // Track RAW min/max
        for(int i = 0; i < NUM_SENSORS; i++) {
 800102c:	2300      	movs	r3, #0
 800102e:	617b      	str	r3, [r7, #20]
 8001030:	e02a      	b.n	8001088 <Track_RAW_For_10s+0x90>
            if(adc_values[i] < sensor_min[i]) {
 8001032:	4a5a      	ldr	r2, [pc, #360]	@ (800119c <Track_RAW_For_10s+0x1a4>)
 8001034:	697b      	ldr	r3, [r7, #20]
 8001036:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800103a:	b29a      	uxth	r2, r3
 800103c:	4958      	ldr	r1, [pc, #352]	@ (80011a0 <Track_RAW_For_10s+0x1a8>)
 800103e:	697b      	ldr	r3, [r7, #20]
 8001040:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001044:	429a      	cmp	r2, r3
 8001046:	d208      	bcs.n	800105a <Track_RAW_For_10s+0x62>
                sensor_min[i] = adc_values[i];
 8001048:	4a54      	ldr	r2, [pc, #336]	@ (800119c <Track_RAW_For_10s+0x1a4>)
 800104a:	697b      	ldr	r3, [r7, #20]
 800104c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001050:	b299      	uxth	r1, r3
 8001052:	4a53      	ldr	r2, [pc, #332]	@ (80011a0 <Track_RAW_For_10s+0x1a8>)
 8001054:	697b      	ldr	r3, [r7, #20]
 8001056:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            }
            if(adc_values[i] > sensor_max[i]) {
 800105a:	4a50      	ldr	r2, [pc, #320]	@ (800119c <Track_RAW_For_10s+0x1a4>)
 800105c:	697b      	ldr	r3, [r7, #20]
 800105e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001062:	b29a      	uxth	r2, r3
 8001064:	494f      	ldr	r1, [pc, #316]	@ (80011a4 <Track_RAW_For_10s+0x1ac>)
 8001066:	697b      	ldr	r3, [r7, #20]
 8001068:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800106c:	429a      	cmp	r2, r3
 800106e:	d908      	bls.n	8001082 <Track_RAW_For_10s+0x8a>
                sensor_max[i] = adc_values[i];
 8001070:	4a4a      	ldr	r2, [pc, #296]	@ (800119c <Track_RAW_For_10s+0x1a4>)
 8001072:	697b      	ldr	r3, [r7, #20]
 8001074:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001078:	b299      	uxth	r1, r3
 800107a:	4a4a      	ldr	r2, [pc, #296]	@ (80011a4 <Track_RAW_For_10s+0x1ac>)
 800107c:	697b      	ldr	r3, [r7, #20]
 800107e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        for(int i = 0; i < NUM_SENSORS; i++) {
 8001082:	697b      	ldr	r3, [r7, #20]
 8001084:	3301      	adds	r3, #1
 8001086:	617b      	str	r3, [r7, #20]
 8001088:	697b      	ldr	r3, [r7, #20]
 800108a:	2b04      	cmp	r3, #4
 800108c:	ddd1      	ble.n	8001032 <Track_RAW_For_10s+0x3a>
            }
        }

        // Print countdown mi 1 giy
        static uint32_t last_print = 0;
        if((HAL_GetTick() - last_print) >= 1000) {
 800108e:	f000 ff4b 	bl	8001f28 <HAL_GetTick>
 8001092:	4602      	mov	r2, r0
 8001094:	4b44      	ldr	r3, [pc, #272]	@ (80011a8 <Track_RAW_For_10s+0x1b0>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	1ad3      	subs	r3, r2, r3
 800109a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800109e:	d318      	bcc.n	80010d2 <Track_RAW_For_10s+0xda>
            uint32_t remaining = (duration - (HAL_GetTick() - start_time)) / 1000;
 80010a0:	f000 ff42 	bl	8001f28 <HAL_GetTick>
 80010a4:	4602      	mov	r2, r0
 80010a6:	68bb      	ldr	r3, [r7, #8]
 80010a8:	1a9a      	subs	r2, r3, r2
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	4413      	add	r3, r2
 80010ae:	4a3f      	ldr	r2, [pc, #252]	@ (80011ac <Track_RAW_For_10s+0x1b4>)
 80010b0:	fba2 2303 	umull	r2, r3, r2, r3
 80010b4:	099b      	lsrs	r3, r3, #6
 80010b6:	603b      	str	r3, [r7, #0]
            sprintf(usb_buffer, ">>> Time remaining: %lu seconds...\r\n", remaining);
 80010b8:	683a      	ldr	r2, [r7, #0]
 80010ba:	493d      	ldr	r1, [pc, #244]	@ (80011b0 <Track_RAW_For_10s+0x1b8>)
 80010bc:	4835      	ldr	r0, [pc, #212]	@ (8001194 <Track_RAW_For_10s+0x19c>)
 80010be:	f009 fa71 	bl	800a5a4 <siprintf>
            USB_Print(usb_buffer);
 80010c2:	4834      	ldr	r0, [pc, #208]	@ (8001194 <Track_RAW_For_10s+0x19c>)
 80010c4:	f7ff ff5e 	bl	8000f84 <USB_Print>
            last_print = HAL_GetTick();
 80010c8:	f000 ff2e 	bl	8001f28 <HAL_GetTick>
 80010cc:	4603      	mov	r3, r0
 80010ce:	4a36      	ldr	r2, [pc, #216]	@ (80011a8 <Track_RAW_For_10s+0x1b0>)
 80010d0:	6013      	str	r3, [r2, #0]
        }

        HAL_Delay(50);
 80010d2:	2032      	movs	r0, #50	@ 0x32
 80010d4:	f000 ff34 	bl	8001f40 <HAL_Delay>
    while((HAL_GetTick() - start_time) < duration) {
 80010d8:	f000 ff26 	bl	8001f28 <HAL_GetTick>
 80010dc:	4602      	mov	r2, r0
 80010de:	68bb      	ldr	r3, [r7, #8]
 80010e0:	1ad3      	subs	r3, r2, r3
 80010e2:	687a      	ldr	r2, [r7, #4]
 80010e4:	429a      	cmp	r2, r3
 80010e6:	d8a1      	bhi.n	800102c <Track_RAW_For_10s+0x34>
    }

    tracking_done = 1;
 80010e8:	4b32      	ldr	r3, [pc, #200]	@ (80011b4 <Track_RAW_For_10s+0x1bc>)
 80010ea:	2201      	movs	r2, #1
 80010ec:	701a      	strb	r2, [r3, #0]

    sprintf(usb_buffer, "\r\n>>> RAW tracking complete!\r\n");
 80010ee:	4932      	ldr	r1, [pc, #200]	@ (80011b8 <Track_RAW_For_10s+0x1c0>)
 80010f0:	4828      	ldr	r0, [pc, #160]	@ (8001194 <Track_RAW_For_10s+0x19c>)
 80010f2:	f009 fa57 	bl	800a5a4 <siprintf>
    USB_Print(usb_buffer);
 80010f6:	4827      	ldr	r0, [pc, #156]	@ (8001194 <Track_RAW_For_10s+0x19c>)
 80010f8:	f7ff ff44 	bl	8000f84 <USB_Print>

    // Hin th kt qu
    sprintf(usb_buffer, "RAW MIN: ");
 80010fc:	492f      	ldr	r1, [pc, #188]	@ (80011bc <Track_RAW_For_10s+0x1c4>)
 80010fe:	4825      	ldr	r0, [pc, #148]	@ (8001194 <Track_RAW_For_10s+0x19c>)
 8001100:	f009 fa50 	bl	800a5a4 <siprintf>
    USB_Print(usb_buffer);
 8001104:	4823      	ldr	r0, [pc, #140]	@ (8001194 <Track_RAW_For_10s+0x19c>)
 8001106:	f7ff ff3d 	bl	8000f84 <USB_Print>
    for(int i = 0; i < NUM_SENSORS; i++) {
 800110a:	2300      	movs	r3, #0
 800110c:	613b      	str	r3, [r7, #16]
 800110e:	e00e      	b.n	800112e <Track_RAW_For_10s+0x136>
        sprintf(usb_buffer, "%4d ", sensor_min[i]);
 8001110:	4a23      	ldr	r2, [pc, #140]	@ (80011a0 <Track_RAW_For_10s+0x1a8>)
 8001112:	693b      	ldr	r3, [r7, #16]
 8001114:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001118:	461a      	mov	r2, r3
 800111a:	4929      	ldr	r1, [pc, #164]	@ (80011c0 <Track_RAW_For_10s+0x1c8>)
 800111c:	481d      	ldr	r0, [pc, #116]	@ (8001194 <Track_RAW_For_10s+0x19c>)
 800111e:	f009 fa41 	bl	800a5a4 <siprintf>
        USB_Print(usb_buffer);
 8001122:	481c      	ldr	r0, [pc, #112]	@ (8001194 <Track_RAW_For_10s+0x19c>)
 8001124:	f7ff ff2e 	bl	8000f84 <USB_Print>
    for(int i = 0; i < NUM_SENSORS; i++) {
 8001128:	693b      	ldr	r3, [r7, #16]
 800112a:	3301      	adds	r3, #1
 800112c:	613b      	str	r3, [r7, #16]
 800112e:	693b      	ldr	r3, [r7, #16]
 8001130:	2b04      	cmp	r3, #4
 8001132:	dded      	ble.n	8001110 <Track_RAW_For_10s+0x118>
    }
    sprintf(usb_buffer, "\r\n");
 8001134:	4923      	ldr	r1, [pc, #140]	@ (80011c4 <Track_RAW_For_10s+0x1cc>)
 8001136:	4817      	ldr	r0, [pc, #92]	@ (8001194 <Track_RAW_For_10s+0x19c>)
 8001138:	f009 fa34 	bl	800a5a4 <siprintf>
    USB_Print(usb_buffer);
 800113c:	4815      	ldr	r0, [pc, #84]	@ (8001194 <Track_RAW_For_10s+0x19c>)
 800113e:	f7ff ff21 	bl	8000f84 <USB_Print>

    sprintf(usb_buffer, "RAW MAX: ");
 8001142:	4921      	ldr	r1, [pc, #132]	@ (80011c8 <Track_RAW_For_10s+0x1d0>)
 8001144:	4813      	ldr	r0, [pc, #76]	@ (8001194 <Track_RAW_For_10s+0x19c>)
 8001146:	f009 fa2d 	bl	800a5a4 <siprintf>
    USB_Print(usb_buffer);
 800114a:	4812      	ldr	r0, [pc, #72]	@ (8001194 <Track_RAW_For_10s+0x19c>)
 800114c:	f7ff ff1a 	bl	8000f84 <USB_Print>
    for(int i = 0; i < NUM_SENSORS; i++) {
 8001150:	2300      	movs	r3, #0
 8001152:	60fb      	str	r3, [r7, #12]
 8001154:	e00e      	b.n	8001174 <Track_RAW_For_10s+0x17c>
        sprintf(usb_buffer, "%4d ", sensor_max[i]);
 8001156:	4a13      	ldr	r2, [pc, #76]	@ (80011a4 <Track_RAW_For_10s+0x1ac>)
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800115e:	461a      	mov	r2, r3
 8001160:	4917      	ldr	r1, [pc, #92]	@ (80011c0 <Track_RAW_For_10s+0x1c8>)
 8001162:	480c      	ldr	r0, [pc, #48]	@ (8001194 <Track_RAW_For_10s+0x19c>)
 8001164:	f009 fa1e 	bl	800a5a4 <siprintf>
        USB_Print(usb_buffer);
 8001168:	480a      	ldr	r0, [pc, #40]	@ (8001194 <Track_RAW_For_10s+0x19c>)
 800116a:	f7ff ff0b 	bl	8000f84 <USB_Print>
    for(int i = 0; i < NUM_SENSORS; i++) {
 800116e:	68fb      	ldr	r3, [r7, #12]
 8001170:	3301      	adds	r3, #1
 8001172:	60fb      	str	r3, [r7, #12]
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	2b04      	cmp	r3, #4
 8001178:	dded      	ble.n	8001156 <Track_RAW_For_10s+0x15e>
    }
    sprintf(usb_buffer, "\r\n\r\n");
 800117a:	4914      	ldr	r1, [pc, #80]	@ (80011cc <Track_RAW_For_10s+0x1d4>)
 800117c:	4805      	ldr	r0, [pc, #20]	@ (8001194 <Track_RAW_For_10s+0x19c>)
 800117e:	f009 fa11 	bl	800a5a4 <siprintf>
    USB_Print(usb_buffer);
 8001182:	4804      	ldr	r0, [pc, #16]	@ (8001194 <Track_RAW_For_10s+0x19c>)
 8001184:	f7ff fefe 	bl	8000f84 <USB_Print>
}
 8001188:	bf00      	nop
 800118a:	3718      	adds	r7, #24
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}
 8001190:	0800c820 	.word	0x0800c820
 8001194:	20000418 	.word	0x20000418
 8001198:	0800c850 	.word	0x0800c850
 800119c:	200003d0 	.word	0x200003d0
 80011a0:	200003dc 	.word	0x200003dc
 80011a4:	200003e8 	.word	0x200003e8
 80011a8:	200004e4 	.word	0x200004e4
 80011ac:	10624dd3 	.word	0x10624dd3
 80011b0:	0800c884 	.word	0x0800c884
 80011b4:	200004e0 	.word	0x200004e0
 80011b8:	0800c8ac 	.word	0x0800c8ac
 80011bc:	0800c8cc 	.word	0x0800c8cc
 80011c0:	0800c8d8 	.word	0x0800c8d8
 80011c4:	0800c8e0 	.word	0x0800c8e0
 80011c8:	0800c8e4 	.word	0x0800c8e4
 80011cc:	0800c8f0 	.word	0x0800c8f0

080011d0 <Compute_YJ0_RAW>:

//  Tnh Y_j0 t RAW
void Compute_YJ0_RAW(void) {
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b088      	sub	sp, #32
 80011d4:	af00      	add	r7, sp, #0
    if(!tracking_done) {
 80011d6:	4b51      	ldr	r3, [pc, #324]	@ (800131c <Compute_YJ0_RAW+0x14c>)
 80011d8:	781b      	ldrb	r3, [r3, #0]
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d107      	bne.n	80011ee <Compute_YJ0_RAW+0x1e>
        sprintf(usb_buffer, "\r\n>>> ERROR: Please complete tracking first!\r\n\r\n");
 80011de:	4950      	ldr	r1, [pc, #320]	@ (8001320 <Compute_YJ0_RAW+0x150>)
 80011e0:	4850      	ldr	r0, [pc, #320]	@ (8001324 <Compute_YJ0_RAW+0x154>)
 80011e2:	f009 f9df 	bl	800a5a4 <siprintf>
        USB_Print(usb_buffer);
 80011e6:	484f      	ldr	r0, [pc, #316]	@ (8001324 <Compute_YJ0_RAW+0x154>)
 80011e8:	f7ff fecc 	bl	8000f84 <USB_Print>
        return;
 80011ec:	e092      	b.n	8001314 <Compute_YJ0_RAW+0x144>
    }

    // Tnh y_min_avg v y_max_avg t RAW
    uint32_t sum_min = 0;
 80011ee:	2300      	movs	r3, #0
 80011f0:	61fb      	str	r3, [r7, #28]
    uint32_t sum_max = 0;
 80011f2:	2300      	movs	r3, #0
 80011f4:	61bb      	str	r3, [r7, #24]

    for(int i = 0; i < NUM_SENSORS; i++) {
 80011f6:	2300      	movs	r3, #0
 80011f8:	617b      	str	r3, [r7, #20]
 80011fa:	e012      	b.n	8001222 <Compute_YJ0_RAW+0x52>
        sum_min += sensor_min[i];
 80011fc:	4a4a      	ldr	r2, [pc, #296]	@ (8001328 <Compute_YJ0_RAW+0x158>)
 80011fe:	697b      	ldr	r3, [r7, #20]
 8001200:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001204:	461a      	mov	r2, r3
 8001206:	69fb      	ldr	r3, [r7, #28]
 8001208:	4413      	add	r3, r2
 800120a:	61fb      	str	r3, [r7, #28]
        sum_max += sensor_max[i];
 800120c:	4a47      	ldr	r2, [pc, #284]	@ (800132c <Compute_YJ0_RAW+0x15c>)
 800120e:	697b      	ldr	r3, [r7, #20]
 8001210:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001214:	461a      	mov	r2, r3
 8001216:	69bb      	ldr	r3, [r7, #24]
 8001218:	4413      	add	r3, r2
 800121a:	61bb      	str	r3, [r7, #24]
    for(int i = 0; i < NUM_SENSORS; i++) {
 800121c:	697b      	ldr	r3, [r7, #20]
 800121e:	3301      	adds	r3, #1
 8001220:	617b      	str	r3, [r7, #20]
 8001222:	697b      	ldr	r3, [r7, #20]
 8001224:	2b04      	cmp	r3, #4
 8001226:	dde9      	ble.n	80011fc <Compute_YJ0_RAW+0x2c>
    }

    y_min_avg = (float)sum_min / NUM_SENSORS;
 8001228:	69fb      	ldr	r3, [r7, #28]
 800122a:	ee07 3a90 	vmov	s15, r3
 800122e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001232:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 8001236:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800123a:	4b3d      	ldr	r3, [pc, #244]	@ (8001330 <Compute_YJ0_RAW+0x160>)
 800123c:	edc3 7a00 	vstr	s15, [r3]
    y_max_avg = (float)sum_max / NUM_SENSORS;
 8001240:	69bb      	ldr	r3, [r7, #24]
 8001242:	ee07 3a90 	vmov	s15, r3
 8001246:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800124a:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 800124e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001252:	4b38      	ldr	r3, [pc, #224]	@ (8001334 <Compute_YJ0_RAW+0x164>)
 8001254:	edc3 7a00 	vstr	s15, [r3]

    // Tnh y_j0 cho tng cm bin
    for(int i = 0; i < NUM_SENSORS; i++) {
 8001258:	2300      	movs	r3, #0
 800125a:	613b      	str	r3, [r7, #16]
 800125c:	e057      	b.n	800130e <Compute_YJ0_RAW+0x13e>
        float x_max_i = (float)sensor_max[i];  // RAW max
 800125e:	4a33      	ldr	r2, [pc, #204]	@ (800132c <Compute_YJ0_RAW+0x15c>)
 8001260:	693b      	ldr	r3, [r7, #16]
 8001262:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001266:	ee07 3a90 	vmov	s15, r3
 800126a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800126e:	edc7 7a03 	vstr	s15, [r7, #12]
        float x_min_i = (float)sensor_min[i];  // RAW min
 8001272:	4a2d      	ldr	r2, [pc, #180]	@ (8001328 <Compute_YJ0_RAW+0x158>)
 8001274:	693b      	ldr	r3, [r7, #16]
 8001276:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800127a:	ee07 3a90 	vmov	s15, r3
 800127e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001282:	edc7 7a02 	vstr	s15, [r7, #8]
        float x_ij = (float)adc_values[i];     // RAW hin ti
 8001286:	4a2c      	ldr	r2, [pc, #176]	@ (8001338 <Compute_YJ0_RAW+0x168>)
 8001288:	693b      	ldr	r3, [r7, #16]
 800128a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800128e:	b29b      	uxth	r3, r3
 8001290:	ee07 3a90 	vmov	s15, r3
 8001294:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001298:	edc7 7a01 	vstr	s15, [r7, #4]

        // Cng thc: y_j0 = y_min + [(y_max - y_min) / (x_max,i - x_min,i)]  (x_ij - x_min,i)
        if((x_max_i - x_min_i) > 0) {
 800129c:	ed97 7a03 	vldr	s14, [r7, #12]
 80012a0:	edd7 7a02 	vldr	s15, [r7, #8]
 80012a4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012a8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012b0:	dd23      	ble.n	80012fa <Compute_YJ0_RAW+0x12a>
            sensor_y_j0[i] = y_min_avg +
                            ((y_max_avg - y_min_avg) / (x_max_i - x_min_i)) *
 80012b2:	4b20      	ldr	r3, [pc, #128]	@ (8001334 <Compute_YJ0_RAW+0x164>)
 80012b4:	ed93 7a00 	vldr	s14, [r3]
 80012b8:	4b1d      	ldr	r3, [pc, #116]	@ (8001330 <Compute_YJ0_RAW+0x160>)
 80012ba:	edd3 7a00 	vldr	s15, [r3]
 80012be:	ee77 6a67 	vsub.f32	s13, s14, s15
 80012c2:	ed97 7a03 	vldr	s14, [r7, #12]
 80012c6:	edd7 7a02 	vldr	s15, [r7, #8]
 80012ca:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                            (x_ij - x_min_i);
 80012d2:	edd7 6a01 	vldr	s13, [r7, #4]
 80012d6:	edd7 7a02 	vldr	s15, [r7, #8]
 80012da:	ee76 7ae7 	vsub.f32	s15, s13, s15
                            ((y_max_avg - y_min_avg) / (x_max_i - x_min_i)) *
 80012de:	ee27 7a27 	vmul.f32	s14, s14, s15
            sensor_y_j0[i] = y_min_avg +
 80012e2:	4b13      	ldr	r3, [pc, #76]	@ (8001330 <Compute_YJ0_RAW+0x160>)
 80012e4:	edd3 7a00 	vldr	s15, [r3]
 80012e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012ec:	4a13      	ldr	r2, [pc, #76]	@ (800133c <Compute_YJ0_RAW+0x16c>)
 80012ee:	693b      	ldr	r3, [r7, #16]
 80012f0:	009b      	lsls	r3, r3, #2
 80012f2:	4413      	add	r3, r2
 80012f4:	edc3 7a00 	vstr	s15, [r3]
 80012f8:	e006      	b.n	8001308 <Compute_YJ0_RAW+0x138>
        } else {
            sensor_y_j0[i] = y_min_avg;
 80012fa:	4b0d      	ldr	r3, [pc, #52]	@ (8001330 <Compute_YJ0_RAW+0x160>)
 80012fc:	681a      	ldr	r2, [r3, #0]
 80012fe:	490f      	ldr	r1, [pc, #60]	@ (800133c <Compute_YJ0_RAW+0x16c>)
 8001300:	693b      	ldr	r3, [r7, #16]
 8001302:	009b      	lsls	r3, r3, #2
 8001304:	440b      	add	r3, r1
 8001306:	601a      	str	r2, [r3, #0]
    for(int i = 0; i < NUM_SENSORS; i++) {
 8001308:	693b      	ldr	r3, [r7, #16]
 800130a:	3301      	adds	r3, #1
 800130c:	613b      	str	r3, [r7, #16]
 800130e:	693b      	ldr	r3, [r7, #16]
 8001310:	2b04      	cmp	r3, #4
 8001312:	dda4      	ble.n	800125e <Compute_YJ0_RAW+0x8e>
        }
    }
}
 8001314:	3720      	adds	r7, #32
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	200004e0 	.word	0x200004e0
 8001320:	0800c8f8 	.word	0x0800c8f8
 8001324:	20000418 	.word	0x20000418
 8001328:	200003dc 	.word	0x200003dc
 800132c:	200003e8 	.word	0x200003e8
 8001330:	20000408 	.word	0x20000408
 8001334:	2000040c 	.word	0x2000040c
 8001338:	200003d0 	.word	0x200003d0
 800133c:	200003f4 	.word	0x200003f4

08001340 <Compute_X_RAW>:

//  Tnh X position t Y_j0
void Compute_X_RAW(void) {
 8001340:	b5b0      	push	{r4, r5, r7, lr}
 8001342:	b088      	sub	sp, #32
 8001344:	af00      	add	r7, sp, #0
    if(!tracking_done) {
 8001346:	4b44      	ldr	r3, [pc, #272]	@ (8001458 <Compute_X_RAW+0x118>)
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	2b00      	cmp	r3, #0
 800134c:	d107      	bne.n	800135e <Compute_X_RAW+0x1e>
        sprintf(usb_buffer, "\r\n>>> ERROR: Please complete tracking first!\r\n\r\n");
 800134e:	4943      	ldr	r1, [pc, #268]	@ (800145c <Compute_X_RAW+0x11c>)
 8001350:	4843      	ldr	r0, [pc, #268]	@ (8001460 <Compute_X_RAW+0x120>)
 8001352:	f009 f927 	bl	800a5a4 <siprintf>
        USB_Print(usb_buffer);
 8001356:	4842      	ldr	r0, [pc, #264]	@ (8001460 <Compute_X_RAW+0x120>)
 8001358:	f7ff fe14 	bl	8000f84 <USB_Print>
        return;
 800135c:	e072      	b.n	8001444 <Compute_X_RAW+0x104>
    }

    const float L_cb = 12.0;
 800135e:	4b41      	ldr	r3, [pc, #260]	@ (8001464 <Compute_X_RAW+0x124>)
 8001360:	61fb      	str	r3, [r7, #28]

    float y1 = sensor_y_j0[0];
 8001362:	4b41      	ldr	r3, [pc, #260]	@ (8001468 <Compute_X_RAW+0x128>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	61bb      	str	r3, [r7, #24]
    float y2 = sensor_y_j0[1];
 8001368:	4b3f      	ldr	r3, [pc, #252]	@ (8001468 <Compute_X_RAW+0x128>)
 800136a:	685b      	ldr	r3, [r3, #4]
 800136c:	617b      	str	r3, [r7, #20]
    float y3 = sensor_y_j0[2];
 800136e:	4b3e      	ldr	r3, [pc, #248]	@ (8001468 <Compute_X_RAW+0x128>)
 8001370:	689b      	ldr	r3, [r3, #8]
 8001372:	613b      	str	r3, [r7, #16]
    float y4 = sensor_y_j0[3];
 8001374:	4b3c      	ldr	r3, [pc, #240]	@ (8001468 <Compute_X_RAW+0x128>)
 8001376:	68db      	ldr	r3, [r3, #12]
 8001378:	60fb      	str	r3, [r7, #12]
    float y5 = sensor_y_j0[4];
 800137a:	4b3b      	ldr	r3, [pc, #236]	@ (8001468 <Compute_X_RAW+0x128>)
 800137c:	691b      	ldr	r3, [r3, #16]
 800137e:	60bb      	str	r3, [r7, #8]

    float sum_y = y1 + y2 + y3 + y4 + y5;
 8001380:	ed97 7a06 	vldr	s14, [r7, #24]
 8001384:	edd7 7a05 	vldr	s15, [r7, #20]
 8001388:	ee37 7a27 	vadd.f32	s14, s14, s15
 800138c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001390:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001394:	edd7 7a03 	vldr	s15, [r7, #12]
 8001398:	ee77 7a27 	vadd.f32	s15, s14, s15
 800139c:	ed97 7a02 	vldr	s14, [r7, #8]
 80013a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013a4:	edc7 7a01 	vstr	s15, [r7, #4]

    if(sum_y < 0.01) {
 80013a8:	6878      	ldr	r0, [r7, #4]
 80013aa:	f7ff f8d5 	bl	8000558 <__aeabi_f2d>
 80013ae:	a328      	add	r3, pc, #160	@ (adr r3, 8001450 <Compute_X_RAW+0x110>)
 80013b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013b4:	f7ff fb9a 	bl	8000aec <__aeabi_dcmplt>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d00b      	beq.n	80013d6 <Compute_X_RAW+0x96>
        sprintf(usb_buffer, "\r\n>>> ERROR: Sum of y values too small!\r\n\r\n");
 80013be:	492b      	ldr	r1, [pc, #172]	@ (800146c <Compute_X_RAW+0x12c>)
 80013c0:	4827      	ldr	r0, [pc, #156]	@ (8001460 <Compute_X_RAW+0x120>)
 80013c2:	f009 f8ef 	bl	800a5a4 <siprintf>
        USB_Print(usb_buffer);
 80013c6:	4826      	ldr	r0, [pc, #152]	@ (8001460 <Compute_X_RAW+0x120>)
 80013c8:	f7ff fddc 	bl	8000f84 <USB_Print>
        line_position_X = 0.0;
 80013cc:	4b28      	ldr	r3, [pc, #160]	@ (8001470 <Compute_X_RAW+0x130>)
 80013ce:	f04f 0200 	mov.w	r2, #0
 80013d2:	601a      	str	r2, [r3, #0]
        return;
 80013d4:	e036      	b.n	8001444 <Compute_X_RAW+0x104>
    }

    // X = L_cb  [2(y_5 - y_1) + (y_4 - y_2)] / y_i
    float numerator = 2.0 * (y5 - y1) + (y4 - y2);
 80013d6:	ed97 7a02 	vldr	s14, [r7, #8]
 80013da:	edd7 7a06 	vldr	s15, [r7, #24]
 80013de:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013e2:	ee17 0a90 	vmov	r0, s15
 80013e6:	f7ff f8b7 	bl	8000558 <__aeabi_f2d>
 80013ea:	4602      	mov	r2, r0
 80013ec:	460b      	mov	r3, r1
 80013ee:	f7fe ff55 	bl	800029c <__adddf3>
 80013f2:	4602      	mov	r2, r0
 80013f4:	460b      	mov	r3, r1
 80013f6:	4614      	mov	r4, r2
 80013f8:	461d      	mov	r5, r3
 80013fa:	ed97 7a03 	vldr	s14, [r7, #12]
 80013fe:	edd7 7a05 	vldr	s15, [r7, #20]
 8001402:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001406:	ee17 0a90 	vmov	r0, s15
 800140a:	f7ff f8a5 	bl	8000558 <__aeabi_f2d>
 800140e:	4602      	mov	r2, r0
 8001410:	460b      	mov	r3, r1
 8001412:	4620      	mov	r0, r4
 8001414:	4629      	mov	r1, r5
 8001416:	f7fe ff41 	bl	800029c <__adddf3>
 800141a:	4602      	mov	r2, r0
 800141c:	460b      	mov	r3, r1
 800141e:	4610      	mov	r0, r2
 8001420:	4619      	mov	r1, r3
 8001422:	f7ff fbc9 	bl	8000bb8 <__aeabi_d2f>
 8001426:	4603      	mov	r3, r0
 8001428:	603b      	str	r3, [r7, #0]
    line_position_X = L_cb * (numerator / sum_y);
 800142a:	edd7 6a00 	vldr	s13, [r7]
 800142e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001432:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001436:	edd7 7a07 	vldr	s15, [r7, #28]
 800143a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800143e:	4b0c      	ldr	r3, [pc, #48]	@ (8001470 <Compute_X_RAW+0x130>)
 8001440:	edc3 7a00 	vstr	s15, [r3]
}
 8001444:	3720      	adds	r7, #32
 8001446:	46bd      	mov	sp, r7
 8001448:	bdb0      	pop	{r4, r5, r7, pc}
 800144a:	bf00      	nop
 800144c:	f3af 8000 	nop.w
 8001450:	47ae147b 	.word	0x47ae147b
 8001454:	3f847ae1 	.word	0x3f847ae1
 8001458:	200004e0 	.word	0x200004e0
 800145c:	0800c8f8 	.word	0x0800c8f8
 8001460:	20000418 	.word	0x20000418
 8001464:	41400000 	.word	0x41400000
 8001468:	200003f4 	.word	0x200003f4
 800146c:	0800c92c 	.word	0x0800c92c
 8001470:	20000410 	.word	0x20000410

08001474 <Print_Y>:

//  In X position
void Print_Y(void){
 8001474:	b580      	push	{r7, lr}
 8001476:	af00      	add	r7, sp, #0
	sprintf(usb_buffer, "Y_1: %.2f mm\r\n", sensor_y_j0[0]);
 8001478:	4b23      	ldr	r3, [pc, #140]	@ (8001508 <Print_Y+0x94>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	4618      	mov	r0, r3
 800147e:	f7ff f86b 	bl	8000558 <__aeabi_f2d>
 8001482:	4602      	mov	r2, r0
 8001484:	460b      	mov	r3, r1
 8001486:	4921      	ldr	r1, [pc, #132]	@ (800150c <Print_Y+0x98>)
 8001488:	4821      	ldr	r0, [pc, #132]	@ (8001510 <Print_Y+0x9c>)
 800148a:	f009 f88b 	bl	800a5a4 <siprintf>
	        USB_Print(usb_buffer);
 800148e:	4820      	ldr	r0, [pc, #128]	@ (8001510 <Print_Y+0x9c>)
 8001490:	f7ff fd78 	bl	8000f84 <USB_Print>
	    	sprintf(usb_buffer, "Y_2: %.2f mm\r\n", sensor_y_j0[1]);
 8001494:	4b1c      	ldr	r3, [pc, #112]	@ (8001508 <Print_Y+0x94>)
 8001496:	685b      	ldr	r3, [r3, #4]
 8001498:	4618      	mov	r0, r3
 800149a:	f7ff f85d 	bl	8000558 <__aeabi_f2d>
 800149e:	4602      	mov	r2, r0
 80014a0:	460b      	mov	r3, r1
 80014a2:	491c      	ldr	r1, [pc, #112]	@ (8001514 <Print_Y+0xa0>)
 80014a4:	481a      	ldr	r0, [pc, #104]	@ (8001510 <Print_Y+0x9c>)
 80014a6:	f009 f87d 	bl	800a5a4 <siprintf>
	    	        USB_Print(usb_buffer);
 80014aa:	4819      	ldr	r0, [pc, #100]	@ (8001510 <Print_Y+0x9c>)
 80014ac:	f7ff fd6a 	bl	8000f84 <USB_Print>
	    	    	sprintf(usb_buffer, "Y_3: %.2f mm\r\n", sensor_y_j0[2]);
 80014b0:	4b15      	ldr	r3, [pc, #84]	@ (8001508 <Print_Y+0x94>)
 80014b2:	689b      	ldr	r3, [r3, #8]
 80014b4:	4618      	mov	r0, r3
 80014b6:	f7ff f84f 	bl	8000558 <__aeabi_f2d>
 80014ba:	4602      	mov	r2, r0
 80014bc:	460b      	mov	r3, r1
 80014be:	4916      	ldr	r1, [pc, #88]	@ (8001518 <Print_Y+0xa4>)
 80014c0:	4813      	ldr	r0, [pc, #76]	@ (8001510 <Print_Y+0x9c>)
 80014c2:	f009 f86f 	bl	800a5a4 <siprintf>
	    	    	        USB_Print(usb_buffer);
 80014c6:	4812      	ldr	r0, [pc, #72]	@ (8001510 <Print_Y+0x9c>)
 80014c8:	f7ff fd5c 	bl	8000f84 <USB_Print>
	    	    	    	sprintf(usb_buffer, "Y_4: %.2f mm\r\n", sensor_y_j0[3]);
 80014cc:	4b0e      	ldr	r3, [pc, #56]	@ (8001508 <Print_Y+0x94>)
 80014ce:	68db      	ldr	r3, [r3, #12]
 80014d0:	4618      	mov	r0, r3
 80014d2:	f7ff f841 	bl	8000558 <__aeabi_f2d>
 80014d6:	4602      	mov	r2, r0
 80014d8:	460b      	mov	r3, r1
 80014da:	4910      	ldr	r1, [pc, #64]	@ (800151c <Print_Y+0xa8>)
 80014dc:	480c      	ldr	r0, [pc, #48]	@ (8001510 <Print_Y+0x9c>)
 80014de:	f009 f861 	bl	800a5a4 <siprintf>
	    	    	    	        USB_Print(usb_buffer);
 80014e2:	480b      	ldr	r0, [pc, #44]	@ (8001510 <Print_Y+0x9c>)
 80014e4:	f7ff fd4e 	bl	8000f84 <USB_Print>
	    	    	    	    	sprintf(usb_buffer, "Y_5: %.2f mm\r\n", sensor_y_j0[4]);
 80014e8:	4b07      	ldr	r3, [pc, #28]	@ (8001508 <Print_Y+0x94>)
 80014ea:	691b      	ldr	r3, [r3, #16]
 80014ec:	4618      	mov	r0, r3
 80014ee:	f7ff f833 	bl	8000558 <__aeabi_f2d>
 80014f2:	4602      	mov	r2, r0
 80014f4:	460b      	mov	r3, r1
 80014f6:	490a      	ldr	r1, [pc, #40]	@ (8001520 <Print_Y+0xac>)
 80014f8:	4805      	ldr	r0, [pc, #20]	@ (8001510 <Print_Y+0x9c>)
 80014fa:	f009 f853 	bl	800a5a4 <siprintf>
	    	    	    	    	        USB_Print(usb_buffer);
 80014fe:	4804      	ldr	r0, [pc, #16]	@ (8001510 <Print_Y+0x9c>)
 8001500:	f7ff fd40 	bl	8000f84 <USB_Print>
}
 8001504:	bf00      	nop
 8001506:	bd80      	pop	{r7, pc}
 8001508:	200003f4 	.word	0x200003f4
 800150c:	0800c958 	.word	0x0800c958
 8001510:	20000418 	.word	0x20000418
 8001514:	0800c968 	.word	0x0800c968
 8001518:	0800c978 	.word	0x0800c978
 800151c:	0800c988 	.word	0x0800c988
 8001520:	0800c998 	.word	0x0800c998

08001524 <Print_X_Position>:
void Print_X_Position(void) {
 8001524:	b580      	push	{r7, lr}
 8001526:	af00      	add	r7, sp, #0
    sprintf(usb_buffer, "\r\n========== LINE POSITION ==========\r\n");
 8001528:	490e      	ldr	r1, [pc, #56]	@ (8001564 <Print_X_Position+0x40>)
 800152a:	480f      	ldr	r0, [pc, #60]	@ (8001568 <Print_X_Position+0x44>)
 800152c:	f009 f83a 	bl	800a5a4 <siprintf>
    USB_Print(usb_buffer);
 8001530:	480d      	ldr	r0, [pc, #52]	@ (8001568 <Print_X_Position+0x44>)
 8001532:	f7ff fd27 	bl	8000f84 <USB_Print>

    sprintf(usb_buffer, "X = %.2f mm\r\n", line_position_X);
 8001536:	4b0d      	ldr	r3, [pc, #52]	@ (800156c <Print_X_Position+0x48>)
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	4618      	mov	r0, r3
 800153c:	f7ff f80c 	bl	8000558 <__aeabi_f2d>
 8001540:	4602      	mov	r2, r0
 8001542:	460b      	mov	r3, r1
 8001544:	490a      	ldr	r1, [pc, #40]	@ (8001570 <Print_X_Position+0x4c>)
 8001546:	4808      	ldr	r0, [pc, #32]	@ (8001568 <Print_X_Position+0x44>)
 8001548:	f009 f82c 	bl	800a5a4 <siprintf>
    USB_Print(usb_buffer);
 800154c:	4806      	ldr	r0, [pc, #24]	@ (8001568 <Print_X_Position+0x44>)
 800154e:	f7ff fd19 	bl	8000f84 <USB_Print>

    sprintf(usb_buffer, "===================================\r\n\r\n");
 8001552:	4908      	ldr	r1, [pc, #32]	@ (8001574 <Print_X_Position+0x50>)
 8001554:	4804      	ldr	r0, [pc, #16]	@ (8001568 <Print_X_Position+0x44>)
 8001556:	f009 f825 	bl	800a5a4 <siprintf>
    USB_Print(usb_buffer);
 800155a:	4803      	ldr	r0, [pc, #12]	@ (8001568 <Print_X_Position+0x44>)
 800155c:	f7ff fd12 	bl	8000f84 <USB_Print>
}
 8001560:	bf00      	nop
 8001562:	bd80      	pop	{r7, pc}
 8001564:	0800c9a8 	.word	0x0800c9a8
 8001568:	20000418 	.word	0x20000418
 800156c:	20000410 	.word	0x20000410
 8001570:	0800c9d0 	.word	0x0800c9d0
 8001574:	0800c9e0 	.word	0x0800c9e0

08001578 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	af00      	add	r7, sp, #0
  HAL_Init();
 800157c:	f000 fc6e 	bl	8001e5c <HAL_Init>
  SystemClock_Config();
 8001580:	f000 f870 	bl	8001664 <SystemClock_Config>

  MX_GPIO_Init();
 8001584:	f000 f9d4 	bl	8001930 <MX_GPIO_Init>
  MX_DMA_Init();
 8001588:	f000 f9b2 	bl	80018f0 <MX_DMA_Init>
  MX_ADC1_Init();
 800158c:	f000 f8d6 	bl	800173c <MX_ADC1_Init>
  MX_USB_DEVICE_Init();
 8001590:	f007 fdc4 	bl	800911c <MX_USB_DEVICE_Init>
  MX_TIM4_Init();
 8001594:	f000 f95e 	bl	8001854 <MX_TIM4_Init>

  /* USER CODE BEGIN 2 */

  HAL_Delay(2000);  // Wait for USB
 8001598:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800159c:	f000 fcd0 	bl	8001f40 <HAL_Delay>

  // Initialize
  Init_RAW_Tracking();
 80015a0:	f7ff fd04 	bl	8000fac <Init_RAW_Tracking>

  // Start ADC with DMA
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_values, NUM_SENSORS);
 80015a4:	2205      	movs	r2, #5
 80015a6:	4926      	ldr	r1, [pc, #152]	@ (8001640 <main+0xc8>)
 80015a8:	4826      	ldr	r0, [pc, #152]	@ (8001644 <main+0xcc>)
 80015aa:	f000 fe41 	bl	8002230 <HAL_ADC_Start_DMA>
  HAL_Delay(100);
 80015ae:	2064      	movs	r0, #100	@ 0x64
 80015b0:	f000 fcc6 	bl	8001f40 <HAL_Delay>

  // Welcome message
  sprintf(usb_buffer, "\r\n=== 10-bit RAW ADC Line Follower ===\r\n");
 80015b4:	4924      	ldr	r1, [pc, #144]	@ (8001648 <main+0xd0>)
 80015b6:	4825      	ldr	r0, [pc, #148]	@ (800164c <main+0xd4>)
 80015b8:	f008 fff4 	bl	800a5a4 <siprintf>
  USB_Print(usb_buffer);
 80015bc:	4823      	ldr	r0, [pc, #140]	@ (800164c <main+0xd4>)
 80015be:	f7ff fce1 	bl	8000f84 <USB_Print>

  sprintf(usb_buffer, "Commands:\r\n");
 80015c2:	4923      	ldr	r1, [pc, #140]	@ (8001650 <main+0xd8>)
 80015c4:	4821      	ldr	r0, [pc, #132]	@ (800164c <main+0xd4>)
 80015c6:	f008 ffed 	bl	800a5a4 <siprintf>
  USB_Print(usb_buffer);
 80015ca:	4820      	ldr	r0, [pc, #128]	@ (800164c <main+0xd4>)
 80015cc:	f7ff fcda 	bl	8000f84 <USB_Print>
  sprintf(usb_buffer, "  '1' - Start 10s tracking (move over black/white)\r\n");
 80015d0:	4920      	ldr	r1, [pc, #128]	@ (8001654 <main+0xdc>)
 80015d2:	481e      	ldr	r0, [pc, #120]	@ (800164c <main+0xd4>)
 80015d4:	f008 ffe6 	bl	800a5a4 <siprintf>
  USB_Print(usb_buffer);
 80015d8:	481c      	ldr	r0, [pc, #112]	@ (800164c <main+0xd4>)
 80015da:	f7ff fcd3 	bl	8000f84 <USB_Print>
  sprintf(usb_buffer, "  '3' - Show current RAW values\r\n\r\n");
 80015de:	491e      	ldr	r1, [pc, #120]	@ (8001658 <main+0xe0>)
 80015e0:	481a      	ldr	r0, [pc, #104]	@ (800164c <main+0xd4>)
 80015e2:	f008 ffdf 	bl	800a5a4 <siprintf>
  USB_Print(usb_buffer);
 80015e6:	4819      	ldr	r0, [pc, #100]	@ (800164c <main+0xd4>)
 80015e8:	f7ff fccc 	bl	8000f84 <USB_Print>
  /* Infinite loop */
  while (1)
  {
    /* USER CODE BEGIN 3 */

    switch(calib_state) {
 80015ec:	4b1b      	ldr	r3, [pc, #108]	@ (800165c <main+0xe4>)
 80015ee:	781b      	ldrb	r3, [r3, #0]
 80015f0:	2b02      	cmp	r3, #2
 80015f2:	d017      	beq.n	8001624 <main+0xac>
 80015f4:	2b02      	cmp	r3, #2
 80015f6:	dcf9      	bgt.n	80015ec <main+0x74>
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d002      	beq.n	8001602 <main+0x8a>
 80015fc:	2b01      	cmp	r3, #1
 80015fe:	d004      	beq.n	800160a <main+0x92>
 8001600:	e7f4      	b.n	80015ec <main+0x74>
      case CALIB_IDLE:
        // Idle - waiting for command
        HAL_Delay(100);
 8001602:	2064      	movs	r0, #100	@ 0x64
 8001604:	f000 fc9c 	bl	8001f40 <HAL_Delay>
        break;
 8001608:	e018      	b.n	800163c <main+0xc4>

      case CALIB_TRACKING_RAW:
        // Track 10s  lu MIN/MAX
        Track_RAW_For_10s();
 800160a:	f7ff fcf5 	bl	8000ff8 <Track_RAW_For_10s>

        sprintf(usb_buffer, "\r\n>>> Starting continuous X computation...\r\n\r\n");
 800160e:	4914      	ldr	r1, [pc, #80]	@ (8001660 <main+0xe8>)
 8001610:	480e      	ldr	r0, [pc, #56]	@ (800164c <main+0xd4>)
 8001612:	f008 ffc7 	bl	800a5a4 <siprintf>
        USB_Print(usb_buffer);
 8001616:	480d      	ldr	r0, [pc, #52]	@ (800164c <main+0xd4>)
 8001618:	f7ff fcb4 	bl	8000f84 <USB_Print>

        //  Chuyn sang COMPUTE_X v KHNG BAO GI QUAY LI
        calib_state = CALIB_COMPUTE_X;
 800161c:	4b0f      	ldr	r3, [pc, #60]	@ (800165c <main+0xe4>)
 800161e:	2202      	movs	r2, #2
 8001620:	701a      	strb	r2, [r3, #0]
        break;
 8001622:	e00b      	b.n	800163c <main+0xc4>

      case CALIB_COMPUTE_X:
        //  VNG LP V HN - tnh X lin tc

        // Tnh Y_j0 t RAW hin ti (dng min/max  lu)
        Compute_YJ0_RAW();
 8001624:	f7ff fdd4 	bl	80011d0 <Compute_YJ0_RAW>

        // Tnh X
        Compute_X_RAW();
 8001628:	f7ff fe8a 	bl	8001340 <Compute_X_RAW>

        // In X
        Print_Y();
 800162c:	f7ff ff22 	bl	8001474 <Print_Y>
        Print_X_Position();
 8001630:	f7ff ff78 	bl	8001524 <Print_X_Position>

        //  Delay ngn  khng spam qu nhanh
        HAL_Delay(100);  // 100ms = 10 ln/giy
 8001634:	2064      	movs	r0, #100	@ 0x64
 8001636:	f000 fc83 	bl	8001f40 <HAL_Delay>

        //  KHNG BREAK - vn  state CALIB_COMPUTE_X
        break;
 800163a:	bf00      	nop
    switch(calib_state) {
 800163c:	e7d6      	b.n	80015ec <main+0x74>
 800163e:	bf00      	nop
 8001640:	200003d0 	.word	0x200003d0
 8001644:	200002e0 	.word	0x200002e0
 8001648:	0800ca08 	.word	0x0800ca08
 800164c:	20000418 	.word	0x20000418
 8001650:	0800ca34 	.word	0x0800ca34
 8001654:	0800ca40 	.word	0x0800ca40
 8001658:	0800ca78 	.word	0x0800ca78
 800165c:	20000414 	.word	0x20000414
 8001660:	0800ca9c 	.word	0x0800ca9c

08001664 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b094      	sub	sp, #80	@ 0x50
 8001668:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800166a:	f107 0320 	add.w	r3, r7, #32
 800166e:	2230      	movs	r2, #48	@ 0x30
 8001670:	2100      	movs	r1, #0
 8001672:	4618      	mov	r0, r3
 8001674:	f008 fffb 	bl	800a66e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001678:	f107 030c 	add.w	r3, r7, #12
 800167c:	2200      	movs	r2, #0
 800167e:	601a      	str	r2, [r3, #0]
 8001680:	605a      	str	r2, [r3, #4]
 8001682:	609a      	str	r2, [r3, #8]
 8001684:	60da      	str	r2, [r3, #12]
 8001686:	611a      	str	r2, [r3, #16]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001688:	2300      	movs	r3, #0
 800168a:	60bb      	str	r3, [r7, #8]
 800168c:	4b29      	ldr	r3, [pc, #164]	@ (8001734 <SystemClock_Config+0xd0>)
 800168e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001690:	4a28      	ldr	r2, [pc, #160]	@ (8001734 <SystemClock_Config+0xd0>)
 8001692:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001696:	6413      	str	r3, [r2, #64]	@ 0x40
 8001698:	4b26      	ldr	r3, [pc, #152]	@ (8001734 <SystemClock_Config+0xd0>)
 800169a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800169c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016a0:	60bb      	str	r3, [r7, #8]
 80016a2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80016a4:	2300      	movs	r3, #0
 80016a6:	607b      	str	r3, [r7, #4]
 80016a8:	4b23      	ldr	r3, [pc, #140]	@ (8001738 <SystemClock_Config+0xd4>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	4a22      	ldr	r2, [pc, #136]	@ (8001738 <SystemClock_Config+0xd4>)
 80016ae:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80016b2:	6013      	str	r3, [r2, #0]
 80016b4:	4b20      	ldr	r3, [pc, #128]	@ (8001738 <SystemClock_Config+0xd4>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80016bc:	607b      	str	r3, [r7, #4]
 80016be:	687b      	ldr	r3, [r7, #4]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 80016c0:	2303      	movs	r3, #3
 80016c2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80016c4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80016c8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80016ca:	2301      	movs	r3, #1
 80016cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80016ce:	2310      	movs	r3, #16
 80016d0:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016d2:	2302      	movs	r3, #2
 80016d4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80016d6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80016da:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 15;
 80016dc:	230f      	movs	r3, #15
 80016de:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 80016e0:	2390      	movs	r3, #144	@ 0x90
 80016e2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80016e4:	2302      	movs	r3, #2
 80016e6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 5;
 80016e8:	2305      	movs	r3, #5
 80016ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016ec:	f107 0320 	add.w	r3, r7, #32
 80016f0:	4618      	mov	r0, r3
 80016f2:	f003 f9cb 	bl	8004a8c <HAL_RCC_OscConfig>
 80016f6:	4603      	mov	r3, r0
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d001      	beq.n	8001700 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80016fc:	f000 f962 	bl	80019c4 <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001700:	230f      	movs	r3, #15
 8001702:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001704:	2300      	movs	r3, #0
 8001706:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001708:	2300      	movs	r3, #0
 800170a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800170c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001710:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001712:	2300      	movs	r3, #0
 8001714:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001716:	f107 030c 	add.w	r3, r7, #12
 800171a:	2100      	movs	r1, #0
 800171c:	4618      	mov	r0, r3
 800171e:	f003 fc2d 	bl	8004f7c <HAL_RCC_ClockConfig>
 8001722:	4603      	mov	r3, r0
 8001724:	2b00      	cmp	r3, #0
 8001726:	d001      	beq.n	800172c <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8001728:	f000 f94c 	bl	80019c4 <Error_Handler>
  }
}
 800172c:	bf00      	nop
 800172e:	3750      	adds	r7, #80	@ 0x50
 8001730:	46bd      	mov	sp, r7
 8001732:	bd80      	pop	{r7, pc}
 8001734:	40023800 	.word	0x40023800
 8001738:	40007000 	.word	0x40007000

0800173c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b084      	sub	sp, #16
 8001740:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8001742:	463b      	mov	r3, r7
 8001744:	2200      	movs	r2, #0
 8001746:	601a      	str	r2, [r3, #0]
 8001748:	605a      	str	r2, [r3, #4]
 800174a:	609a      	str	r2, [r3, #8]
 800174c:	60da      	str	r2, [r3, #12]

  hadc1.Instance = ADC1;
 800174e:	4b3e      	ldr	r3, [pc, #248]	@ (8001848 <MX_ADC1_Init+0x10c>)
 8001750:	4a3e      	ldr	r2, [pc, #248]	@ (800184c <MX_ADC1_Init+0x110>)
 8001752:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001754:	4b3c      	ldr	r3, [pc, #240]	@ (8001848 <MX_ADC1_Init+0x10c>)
 8001756:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800175a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_10B;  //  10-bit
 800175c:	4b3a      	ldr	r3, [pc, #232]	@ (8001848 <MX_ADC1_Init+0x10c>)
 800175e:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001762:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001764:	4b38      	ldr	r3, [pc, #224]	@ (8001848 <MX_ADC1_Init+0x10c>)
 8001766:	2201      	movs	r2, #1
 8001768:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800176a:	4b37      	ldr	r3, [pc, #220]	@ (8001848 <MX_ADC1_Init+0x10c>)
 800176c:	2201      	movs	r2, #1
 800176e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001770:	4b35      	ldr	r3, [pc, #212]	@ (8001848 <MX_ADC1_Init+0x10c>)
 8001772:	2200      	movs	r2, #0
 8001774:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001778:	4b33      	ldr	r3, [pc, #204]	@ (8001848 <MX_ADC1_Init+0x10c>)
 800177a:	2200      	movs	r2, #0
 800177c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800177e:	4b32      	ldr	r3, [pc, #200]	@ (8001848 <MX_ADC1_Init+0x10c>)
 8001780:	4a33      	ldr	r2, [pc, #204]	@ (8001850 <MX_ADC1_Init+0x114>)
 8001782:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001784:	4b30      	ldr	r3, [pc, #192]	@ (8001848 <MX_ADC1_Init+0x10c>)
 8001786:	2200      	movs	r2, #0
 8001788:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 5;
 800178a:	4b2f      	ldr	r3, [pc, #188]	@ (8001848 <MX_ADC1_Init+0x10c>)
 800178c:	2205      	movs	r2, #5
 800178e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001790:	4b2d      	ldr	r3, [pc, #180]	@ (8001848 <MX_ADC1_Init+0x10c>)
 8001792:	2201      	movs	r2, #1
 8001794:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001798:	4b2b      	ldr	r3, [pc, #172]	@ (8001848 <MX_ADC1_Init+0x10c>)
 800179a:	2200      	movs	r2, #0
 800179c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800179e:	482a      	ldr	r0, [pc, #168]	@ (8001848 <MX_ADC1_Init+0x10c>)
 80017a0:	f000 fbf2 	bl	8001f88 <HAL_ADC_Init>
 80017a4:	4603      	mov	r3, r0
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d001      	beq.n	80017ae <MX_ADC1_Init+0x72>
  {
    Error_Handler();
 80017aa:	f000 f90b 	bl	80019c4 <Error_Handler>
  }

  // Channel 0 - PA0
  sConfig.Channel = ADC_CHANNEL_0;
 80017ae:	2300      	movs	r3, #0
 80017b0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80017b2:	2301      	movs	r3, #1
 80017b4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 80017b6:	2304      	movs	r3, #4
 80017b8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80017ba:	463b      	mov	r3, r7
 80017bc:	4619      	mov	r1, r3
 80017be:	4822      	ldr	r0, [pc, #136]	@ (8001848 <MX_ADC1_Init+0x10c>)
 80017c0:	f000 fe52 	bl	8002468 <HAL_ADC_ConfigChannel>
 80017c4:	4603      	mov	r3, r0
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d001      	beq.n	80017ce <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 80017ca:	f000 f8fb 	bl	80019c4 <Error_Handler>
  }

  // Channel 1 - PA1
  sConfig.Channel = ADC_CHANNEL_1;
 80017ce:	2301      	movs	r3, #1
 80017d0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80017d2:	2302      	movs	r3, #2
 80017d4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80017d6:	463b      	mov	r3, r7
 80017d8:	4619      	mov	r1, r3
 80017da:	481b      	ldr	r0, [pc, #108]	@ (8001848 <MX_ADC1_Init+0x10c>)
 80017dc:	f000 fe44 	bl	8002468 <HAL_ADC_ConfigChannel>
 80017e0:	4603      	mov	r3, r0
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d001      	beq.n	80017ea <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 80017e6:	f000 f8ed 	bl	80019c4 <Error_Handler>
  }

  // Channel 2 - PA2
  sConfig.Channel = ADC_CHANNEL_2;
 80017ea:	2302      	movs	r3, #2
 80017ec:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 80017ee:	2303      	movs	r3, #3
 80017f0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80017f2:	463b      	mov	r3, r7
 80017f4:	4619      	mov	r1, r3
 80017f6:	4814      	ldr	r0, [pc, #80]	@ (8001848 <MX_ADC1_Init+0x10c>)
 80017f8:	f000 fe36 	bl	8002468 <HAL_ADC_ConfigChannel>
 80017fc:	4603      	mov	r3, r0
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d001      	beq.n	8001806 <MX_ADC1_Init+0xca>
  {
    Error_Handler();
 8001802:	f000 f8df 	bl	80019c4 <Error_Handler>
  }

  // Channel 3 - PA3
  sConfig.Channel = ADC_CHANNEL_3;
 8001806:	2303      	movs	r3, #3
 8001808:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 800180a:	2304      	movs	r3, #4
 800180c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800180e:	463b      	mov	r3, r7
 8001810:	4619      	mov	r1, r3
 8001812:	480d      	ldr	r0, [pc, #52]	@ (8001848 <MX_ADC1_Init+0x10c>)
 8001814:	f000 fe28 	bl	8002468 <HAL_ADC_ConfigChannel>
 8001818:	4603      	mov	r3, r0
 800181a:	2b00      	cmp	r3, #0
 800181c:	d001      	beq.n	8001822 <MX_ADC1_Init+0xe6>
  {
    Error_Handler();
 800181e:	f000 f8d1 	bl	80019c4 <Error_Handler>
  }

  // Channel 4 - PA4
  sConfig.Channel = ADC_CHANNEL_4;
 8001822:	2304      	movs	r3, #4
 8001824:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8001826:	2305      	movs	r3, #5
 8001828:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800182a:	463b      	mov	r3, r7
 800182c:	4619      	mov	r1, r3
 800182e:	4806      	ldr	r0, [pc, #24]	@ (8001848 <MX_ADC1_Init+0x10c>)
 8001830:	f000 fe1a 	bl	8002468 <HAL_ADC_ConfigChannel>
 8001834:	4603      	mov	r3, r0
 8001836:	2b00      	cmp	r3, #0
 8001838:	d001      	beq.n	800183e <MX_ADC1_Init+0x102>
  {
    Error_Handler();
 800183a:	f000 f8c3 	bl	80019c4 <Error_Handler>
  }
}
 800183e:	bf00      	nop
 8001840:	3710      	adds	r7, #16
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	200002e0 	.word	0x200002e0
 800184c:	40012000 	.word	0x40012000
 8001850:	0f000001 	.word	0x0f000001

08001854 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b086      	sub	sp, #24
 8001858:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800185a:	f107 0308 	add.w	r3, r7, #8
 800185e:	2200      	movs	r2, #0
 8001860:	601a      	str	r2, [r3, #0]
 8001862:	605a      	str	r2, [r3, #4]
 8001864:	609a      	str	r2, [r3, #8]
 8001866:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001868:	463b      	mov	r3, r7
 800186a:	2200      	movs	r2, #0
 800186c:	601a      	str	r2, [r3, #0]
 800186e:	605a      	str	r2, [r3, #4]

  htim4.Instance = TIM4;
 8001870:	4b1d      	ldr	r3, [pc, #116]	@ (80018e8 <MX_TIM4_Init+0x94>)
 8001872:	4a1e      	ldr	r2, [pc, #120]	@ (80018ec <MX_TIM4_Init+0x98>)
 8001874:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001876:	4b1c      	ldr	r3, [pc, #112]	@ (80018e8 <MX_TIM4_Init+0x94>)
 8001878:	2200      	movs	r2, #0
 800187a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800187c:	4b1a      	ldr	r3, [pc, #104]	@ (80018e8 <MX_TIM4_Init+0x94>)
 800187e:	2200      	movs	r2, #0
 8001880:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001882:	4b19      	ldr	r3, [pc, #100]	@ (80018e8 <MX_TIM4_Init+0x94>)
 8001884:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001888:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800188a:	4b17      	ldr	r3, [pc, #92]	@ (80018e8 <MX_TIM4_Init+0x94>)
 800188c:	2200      	movs	r2, #0
 800188e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001890:	4b15      	ldr	r3, [pc, #84]	@ (80018e8 <MX_TIM4_Init+0x94>)
 8001892:	2200      	movs	r2, #0
 8001894:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001896:	4814      	ldr	r0, [pc, #80]	@ (80018e8 <MX_TIM4_Init+0x94>)
 8001898:	f003 fd28 	bl	80052ec <HAL_TIM_Base_Init>
 800189c:	4603      	mov	r3, r0
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d001      	beq.n	80018a6 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 80018a2:	f000 f88f 	bl	80019c4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018a6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80018aa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80018ac:	f107 0308 	add.w	r3, r7, #8
 80018b0:	4619      	mov	r1, r3
 80018b2:	480d      	ldr	r0, [pc, #52]	@ (80018e8 <MX_TIM4_Init+0x94>)
 80018b4:	f003 fe59 	bl	800556a <HAL_TIM_ConfigClockSource>
 80018b8:	4603      	mov	r3, r0
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d001      	beq.n	80018c2 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 80018be:	f000 f881 	bl	80019c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018c2:	2300      	movs	r3, #0
 80018c4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018c6:	2300      	movs	r3, #0
 80018c8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80018ca:	463b      	mov	r3, r7
 80018cc:	4619      	mov	r1, r3
 80018ce:	4806      	ldr	r0, [pc, #24]	@ (80018e8 <MX_TIM4_Init+0x94>)
 80018d0:	f004 f864 	bl	800599c <HAL_TIMEx_MasterConfigSynchronization>
 80018d4:	4603      	mov	r3, r0
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d001      	beq.n	80018de <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 80018da:	f000 f873 	bl	80019c4 <Error_Handler>
  }
}
 80018de:	bf00      	nop
 80018e0:	3718      	adds	r7, #24
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}
 80018e6:	bf00      	nop
 80018e8:	20000388 	.word	0x20000388
 80018ec:	40000800 	.word	0x40000800

080018f0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b082      	sub	sp, #8
 80018f4:	af00      	add	r7, sp, #0
  __HAL_RCC_DMA2_CLK_ENABLE();
 80018f6:	2300      	movs	r3, #0
 80018f8:	607b      	str	r3, [r7, #4]
 80018fa:	4b0c      	ldr	r3, [pc, #48]	@ (800192c <MX_DMA_Init+0x3c>)
 80018fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018fe:	4a0b      	ldr	r2, [pc, #44]	@ (800192c <MX_DMA_Init+0x3c>)
 8001900:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001904:	6313      	str	r3, [r2, #48]	@ 0x30
 8001906:	4b09      	ldr	r3, [pc, #36]	@ (800192c <MX_DMA_Init+0x3c>)
 8001908:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800190a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800190e:	607b      	str	r3, [r7, #4]
 8001910:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001912:	2200      	movs	r2, #0
 8001914:	2100      	movs	r1, #0
 8001916:	2038      	movs	r0, #56	@ 0x38
 8001918:	f001 f93b 	bl	8002b92 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800191c:	2038      	movs	r0, #56	@ 0x38
 800191e:	f001 f954 	bl	8002bca <HAL_NVIC_EnableIRQ>
}
 8001922:	bf00      	nop
 8001924:	3708      	adds	r7, #8
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}
 800192a:	bf00      	nop
 800192c:	40023800 	.word	0x40023800

08001930 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b088      	sub	sp, #32
 8001934:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001936:	f107 030c 	add.w	r3, r7, #12
 800193a:	2200      	movs	r2, #0
 800193c:	601a      	str	r2, [r3, #0]
 800193e:	605a      	str	r2, [r3, #4]
 8001940:	609a      	str	r2, [r3, #8]
 8001942:	60da      	str	r2, [r3, #12]
 8001944:	611a      	str	r2, [r3, #16]

  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001946:	2300      	movs	r3, #0
 8001948:	60bb      	str	r3, [r7, #8]
 800194a:	4b1c      	ldr	r3, [pc, #112]	@ (80019bc <MX_GPIO_Init+0x8c>)
 800194c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800194e:	4a1b      	ldr	r2, [pc, #108]	@ (80019bc <MX_GPIO_Init+0x8c>)
 8001950:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001954:	6313      	str	r3, [r2, #48]	@ 0x30
 8001956:	4b19      	ldr	r3, [pc, #100]	@ (80019bc <MX_GPIO_Init+0x8c>)
 8001958:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800195a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800195e:	60bb      	str	r3, [r7, #8]
 8001960:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001962:	2300      	movs	r3, #0
 8001964:	607b      	str	r3, [r7, #4]
 8001966:	4b15      	ldr	r3, [pc, #84]	@ (80019bc <MX_GPIO_Init+0x8c>)
 8001968:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800196a:	4a14      	ldr	r2, [pc, #80]	@ (80019bc <MX_GPIO_Init+0x8c>)
 800196c:	f043 0301 	orr.w	r3, r3, #1
 8001970:	6313      	str	r3, [r2, #48]	@ 0x30
 8001972:	4b12      	ldr	r3, [pc, #72]	@ (80019bc <MX_GPIO_Init+0x8c>)
 8001974:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001976:	f003 0301 	and.w	r3, r3, #1
 800197a:	607b      	str	r3, [r7, #4]
 800197c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800197e:	2300      	movs	r3, #0
 8001980:	603b      	str	r3, [r7, #0]
 8001982:	4b0e      	ldr	r3, [pc, #56]	@ (80019bc <MX_GPIO_Init+0x8c>)
 8001984:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001986:	4a0d      	ldr	r2, [pc, #52]	@ (80019bc <MX_GPIO_Init+0x8c>)
 8001988:	f043 0302 	orr.w	r3, r3, #2
 800198c:	6313      	str	r3, [r2, #48]	@ 0x30
 800198e:	4b0b      	ldr	r3, [pc, #44]	@ (80019bc <MX_GPIO_Init+0x8c>)
 8001990:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001992:	f003 0302 	and.w	r3, r3, #2
 8001996:	603b      	str	r3, [r7, #0]
 8001998:	683b      	ldr	r3, [r7, #0]

  // Configure PA0-PA4 as Analog
  GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 |
 800199a:	231f      	movs	r3, #31
 800199c:	60fb      	str	r3, [r7, #12]
                        GPIO_PIN_3 | GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800199e:	2303      	movs	r3, #3
 80019a0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a2:	2300      	movs	r3, #0
 80019a4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019a6:	f107 030c 	add.w	r3, r7, #12
 80019aa:	4619      	mov	r1, r3
 80019ac:	4804      	ldr	r0, [pc, #16]	@ (80019c0 <MX_GPIO_Init+0x90>)
 80019ae:	f001 fc97 	bl	80032e0 <HAL_GPIO_Init>
}
 80019b2:	bf00      	nop
 80019b4:	3720      	adds	r7, #32
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}
 80019ba:	bf00      	nop
 80019bc:	40023800 	.word	0x40023800
 80019c0:	40020000 	.word	0x40020000

080019c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019c4:	b480      	push	{r7}
 80019c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019c8:	b672      	cpsid	i
}
 80019ca:	bf00      	nop
  __disable_irq();
  while (1)
 80019cc:	bf00      	nop
 80019ce:	e7fd      	b.n	80019cc <Error_Handler+0x8>

080019d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019d0:	b480      	push	{r7}
 80019d2:	b083      	sub	sp, #12
 80019d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019d6:	2300      	movs	r3, #0
 80019d8:	607b      	str	r3, [r7, #4]
 80019da:	4b10      	ldr	r3, [pc, #64]	@ (8001a1c <HAL_MspInit+0x4c>)
 80019dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019de:	4a0f      	ldr	r2, [pc, #60]	@ (8001a1c <HAL_MspInit+0x4c>)
 80019e0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80019e6:	4b0d      	ldr	r3, [pc, #52]	@ (8001a1c <HAL_MspInit+0x4c>)
 80019e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80019ee:	607b      	str	r3, [r7, #4]
 80019f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019f2:	2300      	movs	r3, #0
 80019f4:	603b      	str	r3, [r7, #0]
 80019f6:	4b09      	ldr	r3, [pc, #36]	@ (8001a1c <HAL_MspInit+0x4c>)
 80019f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019fa:	4a08      	ldr	r2, [pc, #32]	@ (8001a1c <HAL_MspInit+0x4c>)
 80019fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a00:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a02:	4b06      	ldr	r3, [pc, #24]	@ (8001a1c <HAL_MspInit+0x4c>)
 8001a04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a0a:	603b      	str	r3, [r7, #0]
 8001a0c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a0e:	bf00      	nop
 8001a10:	370c      	adds	r7, #12
 8001a12:	46bd      	mov	sp, r7
 8001a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a18:	4770      	bx	lr
 8001a1a:	bf00      	nop
 8001a1c:	40023800 	.word	0x40023800

08001a20 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b08a      	sub	sp, #40	@ 0x28
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a28:	f107 0314 	add.w	r3, r7, #20
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	601a      	str	r2, [r3, #0]
 8001a30:	605a      	str	r2, [r3, #4]
 8001a32:	609a      	str	r2, [r3, #8]
 8001a34:	60da      	str	r2, [r3, #12]
 8001a36:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	4a40      	ldr	r2, [pc, #256]	@ (8001b40 <HAL_ADC_MspInit+0x120>)
 8001a3e:	4293      	cmp	r3, r2
 8001a40:	d179      	bne.n	8001b36 <HAL_ADC_MspInit+0x116>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001a42:	2300      	movs	r3, #0
 8001a44:	613b      	str	r3, [r7, #16]
 8001a46:	4b3f      	ldr	r3, [pc, #252]	@ (8001b44 <HAL_ADC_MspInit+0x124>)
 8001a48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a4a:	4a3e      	ldr	r2, [pc, #248]	@ (8001b44 <HAL_ADC_MspInit+0x124>)
 8001a4c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a50:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a52:	4b3c      	ldr	r3, [pc, #240]	@ (8001b44 <HAL_ADC_MspInit+0x124>)
 8001a54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a5a:	613b      	str	r3, [r7, #16]
 8001a5c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a5e:	2300      	movs	r3, #0
 8001a60:	60fb      	str	r3, [r7, #12]
 8001a62:	4b38      	ldr	r3, [pc, #224]	@ (8001b44 <HAL_ADC_MspInit+0x124>)
 8001a64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a66:	4a37      	ldr	r2, [pc, #220]	@ (8001b44 <HAL_ADC_MspInit+0x124>)
 8001a68:	f043 0301 	orr.w	r3, r3, #1
 8001a6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a6e:	4b35      	ldr	r3, [pc, #212]	@ (8001b44 <HAL_ADC_MspInit+0x124>)
 8001a70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a72:	f003 0301 	and.w	r3, r3, #1
 8001a76:	60fb      	str	r3, [r7, #12]
 8001a78:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	60bb      	str	r3, [r7, #8]
 8001a7e:	4b31      	ldr	r3, [pc, #196]	@ (8001b44 <HAL_ADC_MspInit+0x124>)
 8001a80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a82:	4a30      	ldr	r2, [pc, #192]	@ (8001b44 <HAL_ADC_MspInit+0x124>)
 8001a84:	f043 0302 	orr.w	r3, r3, #2
 8001a88:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a8a:	4b2e      	ldr	r3, [pc, #184]	@ (8001b44 <HAL_ADC_MspInit+0x124>)
 8001a8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a8e:	f003 0302 	and.w	r3, r3, #2
 8001a92:	60bb      	str	r3, [r7, #8]
 8001a94:	68bb      	ldr	r3, [r7, #8]
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001a96:	23ff      	movs	r3, #255	@ 0xff
 8001a98:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a9a:	2303      	movs	r3, #3
 8001a9c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aa2:	f107 0314 	add.w	r3, r7, #20
 8001aa6:	4619      	mov	r1, r3
 8001aa8:	4827      	ldr	r0, [pc, #156]	@ (8001b48 <HAL_ADC_MspInit+0x128>)
 8001aaa:	f001 fc19 	bl	80032e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001aae:	2303      	movs	r3, #3
 8001ab0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ab2:	2303      	movs	r3, #3
 8001ab4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001aba:	f107 0314 	add.w	r3, r7, #20
 8001abe:	4619      	mov	r1, r3
 8001ac0:	4822      	ldr	r0, [pc, #136]	@ (8001b4c <HAL_ADC_MspInit+0x12c>)
 8001ac2:	f001 fc0d 	bl	80032e0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001ac6:	4b22      	ldr	r3, [pc, #136]	@ (8001b50 <HAL_ADC_MspInit+0x130>)
 8001ac8:	4a22      	ldr	r2, [pc, #136]	@ (8001b54 <HAL_ADC_MspInit+0x134>)
 8001aca:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001acc:	4b20      	ldr	r3, [pc, #128]	@ (8001b50 <HAL_ADC_MspInit+0x130>)
 8001ace:	2200      	movs	r2, #0
 8001ad0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001ad2:	4b1f      	ldr	r3, [pc, #124]	@ (8001b50 <HAL_ADC_MspInit+0x130>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ad8:	4b1d      	ldr	r3, [pc, #116]	@ (8001b50 <HAL_ADC_MspInit+0x130>)
 8001ada:	2200      	movs	r2, #0
 8001adc:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001ade:	4b1c      	ldr	r3, [pc, #112]	@ (8001b50 <HAL_ADC_MspInit+0x130>)
 8001ae0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001ae4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001ae6:	4b1a      	ldr	r3, [pc, #104]	@ (8001b50 <HAL_ADC_MspInit+0x130>)
 8001ae8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001aec:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001aee:	4b18      	ldr	r3, [pc, #96]	@ (8001b50 <HAL_ADC_MspInit+0x130>)
 8001af0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001af4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001af6:	4b16      	ldr	r3, [pc, #88]	@ (8001b50 <HAL_ADC_MspInit+0x130>)
 8001af8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001afc:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001afe:	4b14      	ldr	r3, [pc, #80]	@ (8001b50 <HAL_ADC_MspInit+0x130>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001b04:	4b12      	ldr	r3, [pc, #72]	@ (8001b50 <HAL_ADC_MspInit+0x130>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001b0a:	4811      	ldr	r0, [pc, #68]	@ (8001b50 <HAL_ADC_MspInit+0x130>)
 8001b0c:	f001 f878 	bl	8002c00 <HAL_DMA_Init>
 8001b10:	4603      	mov	r3, r0
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d001      	beq.n	8001b1a <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 8001b16:	f7ff ff55 	bl	80019c4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	4a0c      	ldr	r2, [pc, #48]	@ (8001b50 <HAL_ADC_MspInit+0x130>)
 8001b1e:	639a      	str	r2, [r3, #56]	@ 0x38
 8001b20:	4a0b      	ldr	r2, [pc, #44]	@ (8001b50 <HAL_ADC_MspInit+0x130>)
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001b26:	2200      	movs	r2, #0
 8001b28:	2100      	movs	r1, #0
 8001b2a:	2012      	movs	r0, #18
 8001b2c:	f001 f831 	bl	8002b92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001b30:	2012      	movs	r0, #18
 8001b32:	f001 f84a 	bl	8002bca <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001b36:	bf00      	nop
 8001b38:	3728      	adds	r7, #40	@ 0x28
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	40012000 	.word	0x40012000
 8001b44:	40023800 	.word	0x40023800
 8001b48:	40020000 	.word	0x40020000
 8001b4c:	40020400 	.word	0x40020400
 8001b50:	20000328 	.word	0x20000328
 8001b54:	40026410 	.word	0x40026410

08001b58 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b084      	sub	sp, #16
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	4a0e      	ldr	r2, [pc, #56]	@ (8001ba0 <HAL_TIM_Base_MspInit+0x48>)
 8001b66:	4293      	cmp	r3, r2
 8001b68:	d115      	bne.n	8001b96 <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM4_MspInit 0 */

    /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	60fb      	str	r3, [r7, #12]
 8001b6e:	4b0d      	ldr	r3, [pc, #52]	@ (8001ba4 <HAL_TIM_Base_MspInit+0x4c>)
 8001b70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b72:	4a0c      	ldr	r2, [pc, #48]	@ (8001ba4 <HAL_TIM_Base_MspInit+0x4c>)
 8001b74:	f043 0304 	orr.w	r3, r3, #4
 8001b78:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b7a:	4b0a      	ldr	r3, [pc, #40]	@ (8001ba4 <HAL_TIM_Base_MspInit+0x4c>)
 8001b7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b7e:	f003 0304 	and.w	r3, r3, #4
 8001b82:	60fb      	str	r3, [r7, #12]
 8001b84:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001b86:	2200      	movs	r2, #0
 8001b88:	2100      	movs	r1, #0
 8001b8a:	201e      	movs	r0, #30
 8001b8c:	f001 f801 	bl	8002b92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001b90:	201e      	movs	r0, #30
 8001b92:	f001 f81a 	bl	8002bca <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM4_MspInit 1 */

  }

}
 8001b96:	bf00      	nop
 8001b98:	3710      	adds	r7, #16
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	40000800 	.word	0x40000800
 8001ba4:	40023800 	.word	0x40023800

08001ba8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001bac:	bf00      	nop
 8001bae:	e7fd      	b.n	8001bac <NMI_Handler+0x4>

08001bb0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001bb4:	bf00      	nop
 8001bb6:	e7fd      	b.n	8001bb4 <HardFault_Handler+0x4>

08001bb8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001bbc:	bf00      	nop
 8001bbe:	e7fd      	b.n	8001bbc <MemManage_Handler+0x4>

08001bc0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001bc4:	bf00      	nop
 8001bc6:	e7fd      	b.n	8001bc4 <BusFault_Handler+0x4>

08001bc8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001bcc:	bf00      	nop
 8001bce:	e7fd      	b.n	8001bcc <UsageFault_Handler+0x4>

08001bd0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001bd4:	bf00      	nop
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bdc:	4770      	bx	lr

08001bde <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001bde:	b480      	push	{r7}
 8001be0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001be2:	bf00      	nop
 8001be4:	46bd      	mov	sp, r7
 8001be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bea:	4770      	bx	lr

08001bec <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001bec:	b480      	push	{r7}
 8001bee:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001bf0:	bf00      	nop
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf8:	4770      	bx	lr

08001bfa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001bfa:	b580      	push	{r7, lr}
 8001bfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001bfe:	f000 f97f 	bl	8001f00 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c02:	bf00      	nop
 8001c04:	bd80      	pop	{r7, pc}
	...

08001c08 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001c0c:	4802      	ldr	r0, [pc, #8]	@ (8001c18 <ADC_IRQHandler+0x10>)
 8001c0e:	f000 f9fe 	bl	800200e <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001c12:	bf00      	nop
 8001c14:	bd80      	pop	{r7, pc}
 8001c16:	bf00      	nop
 8001c18:	200002e0 	.word	0x200002e0

08001c1c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001c20:	4802      	ldr	r0, [pc, #8]	@ (8001c2c <TIM4_IRQHandler+0x10>)
 8001c22:	f003 fbb2 	bl	800538a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001c26:	bf00      	nop
 8001c28:	bd80      	pop	{r7, pc}
 8001c2a:	bf00      	nop
 8001c2c:	20000388 	.word	0x20000388

08001c30 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001c34:	4802      	ldr	r0, [pc, #8]	@ (8001c40 <DMA2_Stream0_IRQHandler+0x10>)
 8001c36:	f001 f8e9 	bl	8002e0c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001c3a:	bf00      	nop
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	20000328 	.word	0x20000328

08001c44 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001c48:	4802      	ldr	r0, [pc, #8]	@ (8001c54 <OTG_FS_IRQHandler+0x10>)
 8001c4a:	f001 fe11 	bl	8003870 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001c4e:	bf00      	nop
 8001c50:	bd80      	pop	{r7, pc}
 8001c52:	bf00      	nop
 8001c54:	200019d0 	.word	0x200019d0

08001c58 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	af00      	add	r7, sp, #0
  return 1;
 8001c5c:	2301      	movs	r3, #1
}
 8001c5e:	4618      	mov	r0, r3
 8001c60:	46bd      	mov	sp, r7
 8001c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c66:	4770      	bx	lr

08001c68 <_kill>:

int _kill(int pid, int sig)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b082      	sub	sp, #8
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
 8001c70:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001c72:	f008 fd4f 	bl	800a714 <__errno>
 8001c76:	4603      	mov	r3, r0
 8001c78:	2216      	movs	r2, #22
 8001c7a:	601a      	str	r2, [r3, #0]
  return -1;
 8001c7c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c80:	4618      	mov	r0, r3
 8001c82:	3708      	adds	r7, #8
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bd80      	pop	{r7, pc}

08001c88 <_exit>:

void _exit (int status)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b082      	sub	sp, #8
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001c90:	f04f 31ff 	mov.w	r1, #4294967295
 8001c94:	6878      	ldr	r0, [r7, #4]
 8001c96:	f7ff ffe7 	bl	8001c68 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001c9a:	bf00      	nop
 8001c9c:	e7fd      	b.n	8001c9a <_exit+0x12>

08001c9e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c9e:	b580      	push	{r7, lr}
 8001ca0:	b086      	sub	sp, #24
 8001ca2:	af00      	add	r7, sp, #0
 8001ca4:	60f8      	str	r0, [r7, #12]
 8001ca6:	60b9      	str	r1, [r7, #8]
 8001ca8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001caa:	2300      	movs	r3, #0
 8001cac:	617b      	str	r3, [r7, #20]
 8001cae:	e00a      	b.n	8001cc6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001cb0:	f3af 8000 	nop.w
 8001cb4:	4601      	mov	r1, r0
 8001cb6:	68bb      	ldr	r3, [r7, #8]
 8001cb8:	1c5a      	adds	r2, r3, #1
 8001cba:	60ba      	str	r2, [r7, #8]
 8001cbc:	b2ca      	uxtb	r2, r1
 8001cbe:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cc0:	697b      	ldr	r3, [r7, #20]
 8001cc2:	3301      	adds	r3, #1
 8001cc4:	617b      	str	r3, [r7, #20]
 8001cc6:	697a      	ldr	r2, [r7, #20]
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	429a      	cmp	r2, r3
 8001ccc:	dbf0      	blt.n	8001cb0 <_read+0x12>
  }

  return len;
 8001cce:	687b      	ldr	r3, [r7, #4]
}
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	3718      	adds	r7, #24
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd80      	pop	{r7, pc}

08001cd8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b086      	sub	sp, #24
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	60f8      	str	r0, [r7, #12]
 8001ce0:	60b9      	str	r1, [r7, #8]
 8001ce2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	617b      	str	r3, [r7, #20]
 8001ce8:	e009      	b.n	8001cfe <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001cea:	68bb      	ldr	r3, [r7, #8]
 8001cec:	1c5a      	adds	r2, r3, #1
 8001cee:	60ba      	str	r2, [r7, #8]
 8001cf0:	781b      	ldrb	r3, [r3, #0]
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cf8:	697b      	ldr	r3, [r7, #20]
 8001cfa:	3301      	adds	r3, #1
 8001cfc:	617b      	str	r3, [r7, #20]
 8001cfe:	697a      	ldr	r2, [r7, #20]
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	429a      	cmp	r2, r3
 8001d04:	dbf1      	blt.n	8001cea <_write+0x12>
  }
  return len;
 8001d06:	687b      	ldr	r3, [r7, #4]
}
 8001d08:	4618      	mov	r0, r3
 8001d0a:	3718      	adds	r7, #24
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	bd80      	pop	{r7, pc}

08001d10 <_close>:

int _close(int file)
{
 8001d10:	b480      	push	{r7}
 8001d12:	b083      	sub	sp, #12
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d18:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	370c      	adds	r7, #12
 8001d20:	46bd      	mov	sp, r7
 8001d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d26:	4770      	bx	lr

08001d28 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	b083      	sub	sp, #12
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
 8001d30:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001d38:	605a      	str	r2, [r3, #4]
  return 0;
 8001d3a:	2300      	movs	r3, #0
}
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	370c      	adds	r7, #12
 8001d40:	46bd      	mov	sp, r7
 8001d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d46:	4770      	bx	lr

08001d48 <_isatty>:

int _isatty(int file)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	b083      	sub	sp, #12
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d50:	2301      	movs	r3, #1
}
 8001d52:	4618      	mov	r0, r3
 8001d54:	370c      	adds	r7, #12
 8001d56:	46bd      	mov	sp, r7
 8001d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5c:	4770      	bx	lr

08001d5e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d5e:	b480      	push	{r7}
 8001d60:	b085      	sub	sp, #20
 8001d62:	af00      	add	r7, sp, #0
 8001d64:	60f8      	str	r0, [r7, #12]
 8001d66:	60b9      	str	r1, [r7, #8]
 8001d68:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001d6a:	2300      	movs	r3, #0
}
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	3714      	adds	r7, #20
 8001d70:	46bd      	mov	sp, r7
 8001d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d76:	4770      	bx	lr

08001d78 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b086      	sub	sp, #24
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d80:	4a14      	ldr	r2, [pc, #80]	@ (8001dd4 <_sbrk+0x5c>)
 8001d82:	4b15      	ldr	r3, [pc, #84]	@ (8001dd8 <_sbrk+0x60>)
 8001d84:	1ad3      	subs	r3, r2, r3
 8001d86:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d88:	697b      	ldr	r3, [r7, #20]
 8001d8a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d8c:	4b13      	ldr	r3, [pc, #76]	@ (8001ddc <_sbrk+0x64>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d102      	bne.n	8001d9a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d94:	4b11      	ldr	r3, [pc, #68]	@ (8001ddc <_sbrk+0x64>)
 8001d96:	4a12      	ldr	r2, [pc, #72]	@ (8001de0 <_sbrk+0x68>)
 8001d98:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d9a:	4b10      	ldr	r3, [pc, #64]	@ (8001ddc <_sbrk+0x64>)
 8001d9c:	681a      	ldr	r2, [r3, #0]
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	4413      	add	r3, r2
 8001da2:	693a      	ldr	r2, [r7, #16]
 8001da4:	429a      	cmp	r2, r3
 8001da6:	d207      	bcs.n	8001db8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001da8:	f008 fcb4 	bl	800a714 <__errno>
 8001dac:	4603      	mov	r3, r0
 8001dae:	220c      	movs	r2, #12
 8001db0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001db2:	f04f 33ff 	mov.w	r3, #4294967295
 8001db6:	e009      	b.n	8001dcc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001db8:	4b08      	ldr	r3, [pc, #32]	@ (8001ddc <_sbrk+0x64>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001dbe:	4b07      	ldr	r3, [pc, #28]	@ (8001ddc <_sbrk+0x64>)
 8001dc0:	681a      	ldr	r2, [r3, #0]
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	4413      	add	r3, r2
 8001dc6:	4a05      	ldr	r2, [pc, #20]	@ (8001ddc <_sbrk+0x64>)
 8001dc8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001dca:	68fb      	ldr	r3, [r7, #12]
}
 8001dcc:	4618      	mov	r0, r3
 8001dce:	3718      	adds	r7, #24
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bd80      	pop	{r7, pc}
 8001dd4:	20020000 	.word	0x20020000
 8001dd8:	00000400 	.word	0x00000400
 8001ddc:	200004e8 	.word	0x200004e8
 8001de0:	20002220 	.word	0x20002220

08001de4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001de4:	b480      	push	{r7}
 8001de6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001de8:	4b06      	ldr	r3, [pc, #24]	@ (8001e04 <SystemInit+0x20>)
 8001dea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001dee:	4a05      	ldr	r2, [pc, #20]	@ (8001e04 <SystemInit+0x20>)
 8001df0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001df4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001df8:	bf00      	nop
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e00:	4770      	bx	lr
 8001e02:	bf00      	nop
 8001e04:	e000ed00 	.word	0xe000ed00

08001e08 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001e08:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001e40 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001e0c:	f7ff ffea 	bl	8001de4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001e10:	480c      	ldr	r0, [pc, #48]	@ (8001e44 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001e12:	490d      	ldr	r1, [pc, #52]	@ (8001e48 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001e14:	4a0d      	ldr	r2, [pc, #52]	@ (8001e4c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001e16:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e18:	e002      	b.n	8001e20 <LoopCopyDataInit>

08001e1a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e1a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e1c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e1e:	3304      	adds	r3, #4

08001e20 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e20:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e22:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e24:	d3f9      	bcc.n	8001e1a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e26:	4a0a      	ldr	r2, [pc, #40]	@ (8001e50 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001e28:	4c0a      	ldr	r4, [pc, #40]	@ (8001e54 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001e2a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e2c:	e001      	b.n	8001e32 <LoopFillZerobss>

08001e2e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e2e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e30:	3204      	adds	r2, #4

08001e32 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e32:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e34:	d3fb      	bcc.n	8001e2e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001e36:	f008 fc73 	bl	800a720 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001e3a:	f7ff fb9d 	bl	8001578 <main>
  bx  lr    
 8001e3e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001e40:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001e44:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e48:	200002c4 	.word	0x200002c4
  ldr r2, =_sidata
 8001e4c:	0800ceb4 	.word	0x0800ceb4
  ldr r2, =_sbss
 8001e50:	200002c4 	.word	0x200002c4
  ldr r4, =_ebss
 8001e54:	20002220 	.word	0x20002220

08001e58 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001e58:	e7fe      	b.n	8001e58 <DMA1_Stream0_IRQHandler>
	...

08001e5c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001e60:	4b0e      	ldr	r3, [pc, #56]	@ (8001e9c <HAL_Init+0x40>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	4a0d      	ldr	r2, [pc, #52]	@ (8001e9c <HAL_Init+0x40>)
 8001e66:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001e6a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001e6c:	4b0b      	ldr	r3, [pc, #44]	@ (8001e9c <HAL_Init+0x40>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	4a0a      	ldr	r2, [pc, #40]	@ (8001e9c <HAL_Init+0x40>)
 8001e72:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001e76:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e78:	4b08      	ldr	r3, [pc, #32]	@ (8001e9c <HAL_Init+0x40>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	4a07      	ldr	r2, [pc, #28]	@ (8001e9c <HAL_Init+0x40>)
 8001e7e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e82:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e84:	2003      	movs	r0, #3
 8001e86:	f000 fe79 	bl	8002b7c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e8a:	200f      	movs	r0, #15
 8001e8c:	f000 f808 	bl	8001ea0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e90:	f7ff fd9e 	bl	80019d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e94:	2300      	movs	r3, #0
}
 8001e96:	4618      	mov	r0, r3
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	40023c00 	.word	0x40023c00

08001ea0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b082      	sub	sp, #8
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ea8:	4b12      	ldr	r3, [pc, #72]	@ (8001ef4 <HAL_InitTick+0x54>)
 8001eaa:	681a      	ldr	r2, [r3, #0]
 8001eac:	4b12      	ldr	r3, [pc, #72]	@ (8001ef8 <HAL_InitTick+0x58>)
 8001eae:	781b      	ldrb	r3, [r3, #0]
 8001eb0:	4619      	mov	r1, r3
 8001eb2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001eb6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001eba:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	f000 fe91 	bl	8002be6 <HAL_SYSTICK_Config>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d001      	beq.n	8001ece <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001eca:	2301      	movs	r3, #1
 8001ecc:	e00e      	b.n	8001eec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	2b0f      	cmp	r3, #15
 8001ed2:	d80a      	bhi.n	8001eea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	6879      	ldr	r1, [r7, #4]
 8001ed8:	f04f 30ff 	mov.w	r0, #4294967295
 8001edc:	f000 fe59 	bl	8002b92 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ee0:	4a06      	ldr	r2, [pc, #24]	@ (8001efc <HAL_InitTick+0x5c>)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	e000      	b.n	8001eec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001eea:	2301      	movs	r3, #1
}
 8001eec:	4618      	mov	r0, r3
 8001eee:	3708      	adds	r7, #8
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	bd80      	pop	{r7, pc}
 8001ef4:	20000000 	.word	0x20000000
 8001ef8:	20000008 	.word	0x20000008
 8001efc:	20000004 	.word	0x20000004

08001f00 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f00:	b480      	push	{r7}
 8001f02:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f04:	4b06      	ldr	r3, [pc, #24]	@ (8001f20 <HAL_IncTick+0x20>)
 8001f06:	781b      	ldrb	r3, [r3, #0]
 8001f08:	461a      	mov	r2, r3
 8001f0a:	4b06      	ldr	r3, [pc, #24]	@ (8001f24 <HAL_IncTick+0x24>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	4413      	add	r3, r2
 8001f10:	4a04      	ldr	r2, [pc, #16]	@ (8001f24 <HAL_IncTick+0x24>)
 8001f12:	6013      	str	r3, [r2, #0]
}
 8001f14:	bf00      	nop
 8001f16:	46bd      	mov	sp, r7
 8001f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1c:	4770      	bx	lr
 8001f1e:	bf00      	nop
 8001f20:	20000008 	.word	0x20000008
 8001f24:	200004ec 	.word	0x200004ec

08001f28 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	af00      	add	r7, sp, #0
  return uwTick;
 8001f2c:	4b03      	ldr	r3, [pc, #12]	@ (8001f3c <HAL_GetTick+0x14>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
}
 8001f30:	4618      	mov	r0, r3
 8001f32:	46bd      	mov	sp, r7
 8001f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f38:	4770      	bx	lr
 8001f3a:	bf00      	nop
 8001f3c:	200004ec 	.word	0x200004ec

08001f40 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b084      	sub	sp, #16
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f48:	f7ff ffee 	bl	8001f28 <HAL_GetTick>
 8001f4c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f58:	d005      	beq.n	8001f66 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f5a:	4b0a      	ldr	r3, [pc, #40]	@ (8001f84 <HAL_Delay+0x44>)
 8001f5c:	781b      	ldrb	r3, [r3, #0]
 8001f5e:	461a      	mov	r2, r3
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	4413      	add	r3, r2
 8001f64:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001f66:	bf00      	nop
 8001f68:	f7ff ffde 	bl	8001f28 <HAL_GetTick>
 8001f6c:	4602      	mov	r2, r0
 8001f6e:	68bb      	ldr	r3, [r7, #8]
 8001f70:	1ad3      	subs	r3, r2, r3
 8001f72:	68fa      	ldr	r2, [r7, #12]
 8001f74:	429a      	cmp	r2, r3
 8001f76:	d8f7      	bhi.n	8001f68 <HAL_Delay+0x28>
  {
  }
}
 8001f78:	bf00      	nop
 8001f7a:	bf00      	nop
 8001f7c:	3710      	adds	r7, #16
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	20000008 	.word	0x20000008

08001f88 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b084      	sub	sp, #16
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f90:	2300      	movs	r3, #0
 8001f92:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d101      	bne.n	8001f9e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	e033      	b.n	8002006 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d109      	bne.n	8001fba <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001fa6:	6878      	ldr	r0, [r7, #4]
 8001fa8:	f7ff fd3a 	bl	8001a20 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	2200      	movs	r2, #0
 8001fb0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fbe:	f003 0310 	and.w	r3, r3, #16
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d118      	bne.n	8001ff8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fca:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001fce:	f023 0302 	bic.w	r3, r3, #2
 8001fd2:	f043 0202 	orr.w	r2, r3, #2
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001fda:	6878      	ldr	r0, [r7, #4]
 8001fdc:	f000 fb76 	bl	80026cc <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fea:	f023 0303 	bic.w	r3, r3, #3
 8001fee:	f043 0201 	orr.w	r2, r3, #1
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	641a      	str	r2, [r3, #64]	@ 0x40
 8001ff6:	e001      	b.n	8001ffc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001ff8:	2301      	movs	r3, #1
 8001ffa:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	2200      	movs	r2, #0
 8002000:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002004:	7bfb      	ldrb	r3, [r7, #15]
}
 8002006:	4618      	mov	r0, r3
 8002008:	3710      	adds	r7, #16
 800200a:	46bd      	mov	sp, r7
 800200c:	bd80      	pop	{r7, pc}

0800200e <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 800200e:	b580      	push	{r7, lr}
 8002010:	b086      	sub	sp, #24
 8002012:	af00      	add	r7, sp, #0
 8002014:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002016:	2300      	movs	r3, #0
 8002018:	617b      	str	r3, [r7, #20]
 800201a:	2300      	movs	r3, #0
 800201c:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	685b      	ldr	r3, [r3, #4]
 800202c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	f003 0302 	and.w	r3, r3, #2
 8002034:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8002036:	68bb      	ldr	r3, [r7, #8]
 8002038:	f003 0320 	and.w	r3, r3, #32
 800203c:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 800203e:	697b      	ldr	r3, [r7, #20]
 8002040:	2b00      	cmp	r3, #0
 8002042:	d049      	beq.n	80020d8 <HAL_ADC_IRQHandler+0xca>
 8002044:	693b      	ldr	r3, [r7, #16]
 8002046:	2b00      	cmp	r3, #0
 8002048:	d046      	beq.n	80020d8 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800204e:	f003 0310 	and.w	r3, r3, #16
 8002052:	2b00      	cmp	r3, #0
 8002054:	d105      	bne.n	8002062 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800205a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	689b      	ldr	r3, [r3, #8]
 8002068:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800206c:	2b00      	cmp	r3, #0
 800206e:	d12b      	bne.n	80020c8 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002074:	2b00      	cmp	r3, #0
 8002076:	d127      	bne.n	80020c8 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800207e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002082:	2b00      	cmp	r3, #0
 8002084:	d006      	beq.n	8002094 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	689b      	ldr	r3, [r3, #8]
 800208c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002090:	2b00      	cmp	r3, #0
 8002092:	d119      	bne.n	80020c8 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	685a      	ldr	r2, [r3, #4]
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f022 0220 	bic.w	r2, r2, #32
 80020a2:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020a8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020b4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d105      	bne.n	80020c8 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020c0:	f043 0201 	orr.w	r2, r3, #1
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80020c8:	6878      	ldr	r0, [r7, #4]
 80020ca:	f000 f9a5 	bl	8002418 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f06f 0212 	mvn.w	r2, #18
 80020d6:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	f003 0304 	and.w	r3, r3, #4
 80020de:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 80020e0:	68bb      	ldr	r3, [r7, #8]
 80020e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020e6:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 80020e8:	697b      	ldr	r3, [r7, #20]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d057      	beq.n	800219e <HAL_ADC_IRQHandler+0x190>
 80020ee:	693b      	ldr	r3, [r7, #16]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d054      	beq.n	800219e <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020f8:	f003 0310 	and.w	r3, r3, #16
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d105      	bne.n	800210c <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002104:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	689b      	ldr	r3, [r3, #8]
 8002112:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8002116:	2b00      	cmp	r3, #0
 8002118:	d139      	bne.n	800218e <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002120:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002124:	2b00      	cmp	r3, #0
 8002126:	d006      	beq.n	8002136 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	689b      	ldr	r3, [r3, #8]
 800212e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002132:	2b00      	cmp	r3, #0
 8002134:	d12b      	bne.n	800218e <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	685b      	ldr	r3, [r3, #4]
 800213c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002140:	2b00      	cmp	r3, #0
 8002142:	d124      	bne.n	800218e <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	689b      	ldr	r3, [r3, #8]
 800214a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800214e:	2b00      	cmp	r3, #0
 8002150:	d11d      	bne.n	800218e <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002156:	2b00      	cmp	r3, #0
 8002158:	d119      	bne.n	800218e <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	685a      	ldr	r2, [r3, #4]
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002168:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800216e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800217a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800217e:	2b00      	cmp	r3, #0
 8002180:	d105      	bne.n	800218e <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002186:	f043 0201 	orr.w	r2, r3, #1
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800218e:	6878      	ldr	r0, [r7, #4]
 8002190:	f000 fc1a 	bl	80029c8 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f06f 020c 	mvn.w	r2, #12
 800219c:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	f003 0301 	and.w	r3, r3, #1
 80021a4:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 80021a6:	68bb      	ldr	r3, [r7, #8]
 80021a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80021ac:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 80021ae:	697b      	ldr	r3, [r7, #20]
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d017      	beq.n	80021e4 <HAL_ADC_IRQHandler+0x1d6>
 80021b4:	693b      	ldr	r3, [r7, #16]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d014      	beq.n	80021e4 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f003 0301 	and.w	r3, r3, #1
 80021c4:	2b01      	cmp	r3, #1
 80021c6:	d10d      	bne.n	80021e4 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021cc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80021d4:	6878      	ldr	r0, [r7, #4]
 80021d6:	f000 f933 	bl	8002440 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f06f 0201 	mvn.w	r2, #1
 80021e2:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	f003 0320 	and.w	r3, r3, #32
 80021ea:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 80021ec:	68bb      	ldr	r3, [r7, #8]
 80021ee:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80021f2:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 80021f4:	697b      	ldr	r3, [r7, #20]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d015      	beq.n	8002226 <HAL_ADC_IRQHandler+0x218>
 80021fa:	693b      	ldr	r3, [r7, #16]
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d012      	beq.n	8002226 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002204:	f043 0202 	orr.w	r2, r3, #2
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f06f 0220 	mvn.w	r2, #32
 8002214:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8002216:	6878      	ldr	r0, [r7, #4]
 8002218:	f000 f91c 	bl	8002454 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f06f 0220 	mvn.w	r2, #32
 8002224:	601a      	str	r2, [r3, #0]
  }
}
 8002226:	bf00      	nop
 8002228:	3718      	adds	r7, #24
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}
	...

08002230 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b088      	sub	sp, #32
 8002234:	af00      	add	r7, sp, #0
 8002236:	60f8      	str	r0, [r7, #12]
 8002238:	60b9      	str	r1, [r7, #8]
 800223a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 800223c:	2300      	movs	r3, #0
 800223e:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002240:	2300      	movs	r3, #0
 8002242:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800224a:	2b01      	cmp	r3, #1
 800224c:	d101      	bne.n	8002252 <HAL_ADC_Start_DMA+0x22>
 800224e:	2302      	movs	r3, #2
 8002250:	e0d0      	b.n	80023f4 <HAL_ADC_Start_DMA+0x1c4>
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	2201      	movs	r2, #1
 8002256:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	689b      	ldr	r3, [r3, #8]
 8002260:	f003 0301 	and.w	r3, r3, #1
 8002264:	2b01      	cmp	r3, #1
 8002266:	d018      	beq.n	800229a <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	689a      	ldr	r2, [r3, #8]
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f042 0201 	orr.w	r2, r2, #1
 8002276:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002278:	4b60      	ldr	r3, [pc, #384]	@ (80023fc <HAL_ADC_Start_DMA+0x1cc>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	4a60      	ldr	r2, [pc, #384]	@ (8002400 <HAL_ADC_Start_DMA+0x1d0>)
 800227e:	fba2 2303 	umull	r2, r3, r2, r3
 8002282:	0c9a      	lsrs	r2, r3, #18
 8002284:	4613      	mov	r3, r2
 8002286:	005b      	lsls	r3, r3, #1
 8002288:	4413      	add	r3, r2
 800228a:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 800228c:	e002      	b.n	8002294 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 800228e:	697b      	ldr	r3, [r7, #20]
 8002290:	3b01      	subs	r3, #1
 8002292:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8002294:	697b      	ldr	r3, [r7, #20]
 8002296:	2b00      	cmp	r3, #0
 8002298:	d1f9      	bne.n	800228e <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	689b      	ldr	r3, [r3, #8]
 80022a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022a4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80022a8:	d107      	bne.n	80022ba <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	689a      	ldr	r2, [r3, #8]
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80022b8:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	689b      	ldr	r3, [r3, #8]
 80022c0:	f003 0301 	and.w	r3, r3, #1
 80022c4:	2b01      	cmp	r3, #1
 80022c6:	f040 8088 	bne.w	80023da <HAL_ADC_Start_DMA+0x1aa>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ce:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80022d2:	f023 0301 	bic.w	r3, r3, #1
 80022d6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d007      	beq.n	80022fc <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022f0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80022f4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002300:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002304:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002308:	d106      	bne.n	8002318 <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800230e:	f023 0206 	bic.w	r2, r3, #6
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	645a      	str	r2, [r3, #68]	@ 0x44
 8002316:	e002      	b.n	800231e <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	2200      	movs	r2, #0
 800231c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	2200      	movs	r2, #0
 8002322:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002326:	4b37      	ldr	r3, [pc, #220]	@ (8002404 <HAL_ADC_Start_DMA+0x1d4>)
 8002328:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800232e:	4a36      	ldr	r2, [pc, #216]	@ (8002408 <HAL_ADC_Start_DMA+0x1d8>)
 8002330:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002336:	4a35      	ldr	r2, [pc, #212]	@ (800240c <HAL_ADC_Start_DMA+0x1dc>)
 8002338:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800233e:	4a34      	ldr	r2, [pc, #208]	@ (8002410 <HAL_ADC_Start_DMA+0x1e0>)
 8002340:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800234a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	685a      	ldr	r2, [r3, #4]
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 800235a:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	689a      	ldr	r2, [r3, #8]
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800236a:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	334c      	adds	r3, #76	@ 0x4c
 8002376:	4619      	mov	r1, r3
 8002378:	68ba      	ldr	r2, [r7, #8]
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	f000 fcee 	bl	8002d5c <HAL_DMA_Start_IT>
 8002380:	4603      	mov	r3, r0
 8002382:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002384:	69bb      	ldr	r3, [r7, #24]
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	f003 031f 	and.w	r3, r3, #31
 800238c:	2b00      	cmp	r3, #0
 800238e:	d10f      	bne.n	80023b0 <HAL_ADC_Start_DMA+0x180>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	689b      	ldr	r3, [r3, #8]
 8002396:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800239a:	2b00      	cmp	r3, #0
 800239c:	d129      	bne.n	80023f2 <HAL_ADC_Start_DMA+0x1c2>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	689a      	ldr	r2, [r3, #8]
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80023ac:	609a      	str	r2, [r3, #8]
 80023ae:	e020      	b.n	80023f2 <HAL_ADC_Start_DMA+0x1c2>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	4a17      	ldr	r2, [pc, #92]	@ (8002414 <HAL_ADC_Start_DMA+0x1e4>)
 80023b6:	4293      	cmp	r3, r2
 80023b8:	d11b      	bne.n	80023f2 <HAL_ADC_Start_DMA+0x1c2>
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	689b      	ldr	r3, [r3, #8]
 80023c0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d114      	bne.n	80023f2 <HAL_ADC_Start_DMA+0x1c2>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	689a      	ldr	r2, [r3, #8]
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80023d6:	609a      	str	r2, [r3, #8]
 80023d8:	e00b      	b.n	80023f2 <HAL_ADC_Start_DMA+0x1c2>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023de:	f043 0210 	orr.w	r2, r3, #16
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023ea:	f043 0201 	orr.w	r2, r3, #1
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 80023f2:	7ffb      	ldrb	r3, [r7, #31]
}
 80023f4:	4618      	mov	r0, r3
 80023f6:	3720      	adds	r7, #32
 80023f8:	46bd      	mov	sp, r7
 80023fa:	bd80      	pop	{r7, pc}
 80023fc:	20000000 	.word	0x20000000
 8002400:	431bde83 	.word	0x431bde83
 8002404:	40012300 	.word	0x40012300
 8002408:	080028c5 	.word	0x080028c5
 800240c:	0800297f 	.word	0x0800297f
 8002410:	0800299b 	.word	0x0800299b
 8002414:	40012000 	.word	0x40012000

08002418 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002418:	b480      	push	{r7}
 800241a:	b083      	sub	sp, #12
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002420:	bf00      	nop
 8002422:	370c      	adds	r7, #12
 8002424:	46bd      	mov	sp, r7
 8002426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242a:	4770      	bx	lr

0800242c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800242c:	b480      	push	{r7}
 800242e:	b083      	sub	sp, #12
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002434:	bf00      	nop
 8002436:	370c      	adds	r7, #12
 8002438:	46bd      	mov	sp, r7
 800243a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243e:	4770      	bx	lr

08002440 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002440:	b480      	push	{r7}
 8002442:	b083      	sub	sp, #12
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002448:	bf00      	nop
 800244a:	370c      	adds	r7, #12
 800244c:	46bd      	mov	sp, r7
 800244e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002452:	4770      	bx	lr

08002454 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002454:	b480      	push	{r7}
 8002456:	b083      	sub	sp, #12
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800245c:	bf00      	nop
 800245e:	370c      	adds	r7, #12
 8002460:	46bd      	mov	sp, r7
 8002462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002466:	4770      	bx	lr

08002468 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002468:	b480      	push	{r7}
 800246a:	b085      	sub	sp, #20
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
 8002470:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002472:	2300      	movs	r3, #0
 8002474:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800247c:	2b01      	cmp	r3, #1
 800247e:	d101      	bne.n	8002484 <HAL_ADC_ConfigChannel+0x1c>
 8002480:	2302      	movs	r3, #2
 8002482:	e113      	b.n	80026ac <HAL_ADC_ConfigChannel+0x244>
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2201      	movs	r2, #1
 8002488:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	2b09      	cmp	r3, #9
 8002492:	d925      	bls.n	80024e0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	68d9      	ldr	r1, [r3, #12]
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	b29b      	uxth	r3, r3
 80024a0:	461a      	mov	r2, r3
 80024a2:	4613      	mov	r3, r2
 80024a4:	005b      	lsls	r3, r3, #1
 80024a6:	4413      	add	r3, r2
 80024a8:	3b1e      	subs	r3, #30
 80024aa:	2207      	movs	r2, #7
 80024ac:	fa02 f303 	lsl.w	r3, r2, r3
 80024b0:	43da      	mvns	r2, r3
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	400a      	ands	r2, r1
 80024b8:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	68d9      	ldr	r1, [r3, #12]
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	689a      	ldr	r2, [r3, #8]
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	b29b      	uxth	r3, r3
 80024ca:	4618      	mov	r0, r3
 80024cc:	4603      	mov	r3, r0
 80024ce:	005b      	lsls	r3, r3, #1
 80024d0:	4403      	add	r3, r0
 80024d2:	3b1e      	subs	r3, #30
 80024d4:	409a      	lsls	r2, r3
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	430a      	orrs	r2, r1
 80024dc:	60da      	str	r2, [r3, #12]
 80024de:	e022      	b.n	8002526 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	6919      	ldr	r1, [r3, #16]
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	b29b      	uxth	r3, r3
 80024ec:	461a      	mov	r2, r3
 80024ee:	4613      	mov	r3, r2
 80024f0:	005b      	lsls	r3, r3, #1
 80024f2:	4413      	add	r3, r2
 80024f4:	2207      	movs	r2, #7
 80024f6:	fa02 f303 	lsl.w	r3, r2, r3
 80024fa:	43da      	mvns	r2, r3
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	400a      	ands	r2, r1
 8002502:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	6919      	ldr	r1, [r3, #16]
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	689a      	ldr	r2, [r3, #8]
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	b29b      	uxth	r3, r3
 8002514:	4618      	mov	r0, r3
 8002516:	4603      	mov	r3, r0
 8002518:	005b      	lsls	r3, r3, #1
 800251a:	4403      	add	r3, r0
 800251c:	409a      	lsls	r2, r3
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	430a      	orrs	r2, r1
 8002524:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	2b06      	cmp	r3, #6
 800252c:	d824      	bhi.n	8002578 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	685a      	ldr	r2, [r3, #4]
 8002538:	4613      	mov	r3, r2
 800253a:	009b      	lsls	r3, r3, #2
 800253c:	4413      	add	r3, r2
 800253e:	3b05      	subs	r3, #5
 8002540:	221f      	movs	r2, #31
 8002542:	fa02 f303 	lsl.w	r3, r2, r3
 8002546:	43da      	mvns	r2, r3
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	400a      	ands	r2, r1
 800254e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	b29b      	uxth	r3, r3
 800255c:	4618      	mov	r0, r3
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	685a      	ldr	r2, [r3, #4]
 8002562:	4613      	mov	r3, r2
 8002564:	009b      	lsls	r3, r3, #2
 8002566:	4413      	add	r3, r2
 8002568:	3b05      	subs	r3, #5
 800256a:	fa00 f203 	lsl.w	r2, r0, r3
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	430a      	orrs	r2, r1
 8002574:	635a      	str	r2, [r3, #52]	@ 0x34
 8002576:	e04c      	b.n	8002612 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	685b      	ldr	r3, [r3, #4]
 800257c:	2b0c      	cmp	r3, #12
 800257e:	d824      	bhi.n	80025ca <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	685a      	ldr	r2, [r3, #4]
 800258a:	4613      	mov	r3, r2
 800258c:	009b      	lsls	r3, r3, #2
 800258e:	4413      	add	r3, r2
 8002590:	3b23      	subs	r3, #35	@ 0x23
 8002592:	221f      	movs	r2, #31
 8002594:	fa02 f303 	lsl.w	r3, r2, r3
 8002598:	43da      	mvns	r2, r3
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	400a      	ands	r2, r1
 80025a0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	b29b      	uxth	r3, r3
 80025ae:	4618      	mov	r0, r3
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	685a      	ldr	r2, [r3, #4]
 80025b4:	4613      	mov	r3, r2
 80025b6:	009b      	lsls	r3, r3, #2
 80025b8:	4413      	add	r3, r2
 80025ba:	3b23      	subs	r3, #35	@ 0x23
 80025bc:	fa00 f203 	lsl.w	r2, r0, r3
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	430a      	orrs	r2, r1
 80025c6:	631a      	str	r2, [r3, #48]	@ 0x30
 80025c8:	e023      	b.n	8002612 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	685a      	ldr	r2, [r3, #4]
 80025d4:	4613      	mov	r3, r2
 80025d6:	009b      	lsls	r3, r3, #2
 80025d8:	4413      	add	r3, r2
 80025da:	3b41      	subs	r3, #65	@ 0x41
 80025dc:	221f      	movs	r2, #31
 80025de:	fa02 f303 	lsl.w	r3, r2, r3
 80025e2:	43da      	mvns	r2, r3
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	400a      	ands	r2, r1
 80025ea:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	b29b      	uxth	r3, r3
 80025f8:	4618      	mov	r0, r3
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	685a      	ldr	r2, [r3, #4]
 80025fe:	4613      	mov	r3, r2
 8002600:	009b      	lsls	r3, r3, #2
 8002602:	4413      	add	r3, r2
 8002604:	3b41      	subs	r3, #65	@ 0x41
 8002606:	fa00 f203 	lsl.w	r2, r0, r3
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	430a      	orrs	r2, r1
 8002610:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002612:	4b29      	ldr	r3, [pc, #164]	@ (80026b8 <HAL_ADC_ConfigChannel+0x250>)
 8002614:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4a28      	ldr	r2, [pc, #160]	@ (80026bc <HAL_ADC_ConfigChannel+0x254>)
 800261c:	4293      	cmp	r3, r2
 800261e:	d10f      	bne.n	8002640 <HAL_ADC_ConfigChannel+0x1d8>
 8002620:	683b      	ldr	r3, [r7, #0]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	2b12      	cmp	r3, #18
 8002626:	d10b      	bne.n	8002640 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	685b      	ldr	r3, [r3, #4]
 800262c:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	4a1d      	ldr	r2, [pc, #116]	@ (80026bc <HAL_ADC_ConfigChannel+0x254>)
 8002646:	4293      	cmp	r3, r2
 8002648:	d12b      	bne.n	80026a2 <HAL_ADC_ConfigChannel+0x23a>
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	4a1c      	ldr	r2, [pc, #112]	@ (80026c0 <HAL_ADC_ConfigChannel+0x258>)
 8002650:	4293      	cmp	r3, r2
 8002652:	d003      	beq.n	800265c <HAL_ADC_ConfigChannel+0x1f4>
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	2b11      	cmp	r3, #17
 800265a:	d122      	bne.n	80026a2 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	685b      	ldr	r3, [r3, #4]
 800266c:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4a11      	ldr	r2, [pc, #68]	@ (80026c0 <HAL_ADC_ConfigChannel+0x258>)
 800267a:	4293      	cmp	r3, r2
 800267c:	d111      	bne.n	80026a2 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800267e:	4b11      	ldr	r3, [pc, #68]	@ (80026c4 <HAL_ADC_ConfigChannel+0x25c>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	4a11      	ldr	r2, [pc, #68]	@ (80026c8 <HAL_ADC_ConfigChannel+0x260>)
 8002684:	fba2 2303 	umull	r2, r3, r2, r3
 8002688:	0c9a      	lsrs	r2, r3, #18
 800268a:	4613      	mov	r3, r2
 800268c:	009b      	lsls	r3, r3, #2
 800268e:	4413      	add	r3, r2
 8002690:	005b      	lsls	r3, r3, #1
 8002692:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002694:	e002      	b.n	800269c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002696:	68bb      	ldr	r3, [r7, #8]
 8002698:	3b01      	subs	r3, #1
 800269a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800269c:	68bb      	ldr	r3, [r7, #8]
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d1f9      	bne.n	8002696 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	2200      	movs	r2, #0
 80026a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80026aa:	2300      	movs	r3, #0
}
 80026ac:	4618      	mov	r0, r3
 80026ae:	3714      	adds	r7, #20
 80026b0:	46bd      	mov	sp, r7
 80026b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b6:	4770      	bx	lr
 80026b8:	40012300 	.word	0x40012300
 80026bc:	40012000 	.word	0x40012000
 80026c0:	10000012 	.word	0x10000012
 80026c4:	20000000 	.word	0x20000000
 80026c8:	431bde83 	.word	0x431bde83

080026cc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b085      	sub	sp, #20
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80026d4:	4b79      	ldr	r3, [pc, #484]	@ (80028bc <ADC_Init+0x1f0>)
 80026d6:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	685a      	ldr	r2, [r3, #4]
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	431a      	orrs	r2, r3
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	685a      	ldr	r2, [r3, #4]
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002700:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	6859      	ldr	r1, [r3, #4]
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	691b      	ldr	r3, [r3, #16]
 800270c:	021a      	lsls	r2, r3, #8
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	430a      	orrs	r2, r1
 8002714:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	685a      	ldr	r2, [r3, #4]
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002724:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	6859      	ldr	r1, [r3, #4]
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	689a      	ldr	r2, [r3, #8]
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	430a      	orrs	r2, r1
 8002736:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	689a      	ldr	r2, [r3, #8]
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002746:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	6899      	ldr	r1, [r3, #8]
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	68da      	ldr	r2, [r3, #12]
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	430a      	orrs	r2, r1
 8002758:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800275e:	4a58      	ldr	r2, [pc, #352]	@ (80028c0 <ADC_Init+0x1f4>)
 8002760:	4293      	cmp	r3, r2
 8002762:	d022      	beq.n	80027aa <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	689a      	ldr	r2, [r3, #8]
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002772:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	6899      	ldr	r1, [r3, #8]
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	430a      	orrs	r2, r1
 8002784:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	689a      	ldr	r2, [r3, #8]
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002794:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	6899      	ldr	r1, [r3, #8]
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	430a      	orrs	r2, r1
 80027a6:	609a      	str	r2, [r3, #8]
 80027a8:	e00f      	b.n	80027ca <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	689a      	ldr	r2, [r3, #8]
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80027b8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	689a      	ldr	r2, [r3, #8]
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80027c8:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	689a      	ldr	r2, [r3, #8]
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f022 0202 	bic.w	r2, r2, #2
 80027d8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	6899      	ldr	r1, [r3, #8]
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	7e1b      	ldrb	r3, [r3, #24]
 80027e4:	005a      	lsls	r2, r3, #1
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	430a      	orrs	r2, r1
 80027ec:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d01b      	beq.n	8002830 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	685a      	ldr	r2, [r3, #4]
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002806:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	685a      	ldr	r2, [r3, #4]
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002816:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	6859      	ldr	r1, [r3, #4]
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002822:	3b01      	subs	r3, #1
 8002824:	035a      	lsls	r2, r3, #13
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	430a      	orrs	r2, r1
 800282c:	605a      	str	r2, [r3, #4]
 800282e:	e007      	b.n	8002840 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	685a      	ldr	r2, [r3, #4]
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800283e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800284e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	69db      	ldr	r3, [r3, #28]
 800285a:	3b01      	subs	r3, #1
 800285c:	051a      	lsls	r2, r3, #20
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	430a      	orrs	r2, r1
 8002864:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	689a      	ldr	r2, [r3, #8]
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002874:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	6899      	ldr	r1, [r3, #8]
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002882:	025a      	lsls	r2, r3, #9
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	430a      	orrs	r2, r1
 800288a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	689a      	ldr	r2, [r3, #8]
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800289a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	6899      	ldr	r1, [r3, #8]
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	695b      	ldr	r3, [r3, #20]
 80028a6:	029a      	lsls	r2, r3, #10
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	430a      	orrs	r2, r1
 80028ae:	609a      	str	r2, [r3, #8]
}
 80028b0:	bf00      	nop
 80028b2:	3714      	adds	r7, #20
 80028b4:	46bd      	mov	sp, r7
 80028b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ba:	4770      	bx	lr
 80028bc:	40012300 	.word	0x40012300
 80028c0:	0f000001 	.word	0x0f000001

080028c4 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b084      	sub	sp, #16
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028d0:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028d6:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d13c      	bne.n	8002958 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028e2:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	689b      	ldr	r3, [r3, #8]
 80028f0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d12b      	bne.n	8002950 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d127      	bne.n	8002950 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002906:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800290a:	2b00      	cmp	r3, #0
 800290c:	d006      	beq.n	800291c <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	689b      	ldr	r3, [r3, #8]
 8002914:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002918:	2b00      	cmp	r3, #0
 800291a:	d119      	bne.n	8002950 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	685a      	ldr	r2, [r3, #4]
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f022 0220 	bic.w	r2, r2, #32
 800292a:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002930:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800293c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002940:	2b00      	cmp	r3, #0
 8002942:	d105      	bne.n	8002950 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002948:	f043 0201 	orr.w	r2, r3, #1
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002950:	68f8      	ldr	r0, [r7, #12]
 8002952:	f7ff fd61 	bl	8002418 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002956:	e00e      	b.n	8002976 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800295c:	f003 0310 	and.w	r3, r3, #16
 8002960:	2b00      	cmp	r3, #0
 8002962:	d003      	beq.n	800296c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002964:	68f8      	ldr	r0, [r7, #12]
 8002966:	f7ff fd75 	bl	8002454 <HAL_ADC_ErrorCallback>
}
 800296a:	e004      	b.n	8002976 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002970:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002972:	6878      	ldr	r0, [r7, #4]
 8002974:	4798      	blx	r3
}
 8002976:	bf00      	nop
 8002978:	3710      	adds	r7, #16
 800297a:	46bd      	mov	sp, r7
 800297c:	bd80      	pop	{r7, pc}

0800297e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800297e:	b580      	push	{r7, lr}
 8002980:	b084      	sub	sp, #16
 8002982:	af00      	add	r7, sp, #0
 8002984:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800298a:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800298c:	68f8      	ldr	r0, [r7, #12]
 800298e:	f7ff fd4d 	bl	800242c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002992:	bf00      	nop
 8002994:	3710      	adds	r7, #16
 8002996:	46bd      	mov	sp, r7
 8002998:	bd80      	pop	{r7, pc}

0800299a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800299a:	b580      	push	{r7, lr}
 800299c:	b084      	sub	sp, #16
 800299e:	af00      	add	r7, sp, #0
 80029a0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029a6:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	2240      	movs	r2, #64	@ 0x40
 80029ac:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029b2:	f043 0204 	orr.w	r2, r3, #4
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80029ba:	68f8      	ldr	r0, [r7, #12]
 80029bc:	f7ff fd4a 	bl	8002454 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80029c0:	bf00      	nop
 80029c2:	3710      	adds	r7, #16
 80029c4:	46bd      	mov	sp, r7
 80029c6:	bd80      	pop	{r7, pc}

080029c8 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b083      	sub	sp, #12
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80029d0:	bf00      	nop
 80029d2:	370c      	adds	r7, #12
 80029d4:	46bd      	mov	sp, r7
 80029d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029da:	4770      	bx	lr

080029dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029dc:	b480      	push	{r7}
 80029de:	b085      	sub	sp, #20
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	f003 0307 	and.w	r3, r3, #7
 80029ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80029ec:	4b0c      	ldr	r3, [pc, #48]	@ (8002a20 <__NVIC_SetPriorityGrouping+0x44>)
 80029ee:	68db      	ldr	r3, [r3, #12]
 80029f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80029f2:	68ba      	ldr	r2, [r7, #8]
 80029f4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80029f8:	4013      	ands	r3, r2
 80029fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a00:	68bb      	ldr	r3, [r7, #8]
 8002a02:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a04:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002a08:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a0c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a0e:	4a04      	ldr	r2, [pc, #16]	@ (8002a20 <__NVIC_SetPriorityGrouping+0x44>)
 8002a10:	68bb      	ldr	r3, [r7, #8]
 8002a12:	60d3      	str	r3, [r2, #12]
}
 8002a14:	bf00      	nop
 8002a16:	3714      	adds	r7, #20
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1e:	4770      	bx	lr
 8002a20:	e000ed00 	.word	0xe000ed00

08002a24 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a24:	b480      	push	{r7}
 8002a26:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a28:	4b04      	ldr	r3, [pc, #16]	@ (8002a3c <__NVIC_GetPriorityGrouping+0x18>)
 8002a2a:	68db      	ldr	r3, [r3, #12]
 8002a2c:	0a1b      	lsrs	r3, r3, #8
 8002a2e:	f003 0307 	and.w	r3, r3, #7
}
 8002a32:	4618      	mov	r0, r3
 8002a34:	46bd      	mov	sp, r7
 8002a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3a:	4770      	bx	lr
 8002a3c:	e000ed00 	.word	0xe000ed00

08002a40 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a40:	b480      	push	{r7}
 8002a42:	b083      	sub	sp, #12
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	4603      	mov	r3, r0
 8002a48:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	db0b      	blt.n	8002a6a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a52:	79fb      	ldrb	r3, [r7, #7]
 8002a54:	f003 021f 	and.w	r2, r3, #31
 8002a58:	4907      	ldr	r1, [pc, #28]	@ (8002a78 <__NVIC_EnableIRQ+0x38>)
 8002a5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a5e:	095b      	lsrs	r3, r3, #5
 8002a60:	2001      	movs	r0, #1
 8002a62:	fa00 f202 	lsl.w	r2, r0, r2
 8002a66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002a6a:	bf00      	nop
 8002a6c:	370c      	adds	r7, #12
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a74:	4770      	bx	lr
 8002a76:	bf00      	nop
 8002a78:	e000e100 	.word	0xe000e100

08002a7c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	b083      	sub	sp, #12
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	4603      	mov	r3, r0
 8002a84:	6039      	str	r1, [r7, #0]
 8002a86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	db0a      	blt.n	8002aa6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	b2da      	uxtb	r2, r3
 8002a94:	490c      	ldr	r1, [pc, #48]	@ (8002ac8 <__NVIC_SetPriority+0x4c>)
 8002a96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a9a:	0112      	lsls	r2, r2, #4
 8002a9c:	b2d2      	uxtb	r2, r2
 8002a9e:	440b      	add	r3, r1
 8002aa0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002aa4:	e00a      	b.n	8002abc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	b2da      	uxtb	r2, r3
 8002aaa:	4908      	ldr	r1, [pc, #32]	@ (8002acc <__NVIC_SetPriority+0x50>)
 8002aac:	79fb      	ldrb	r3, [r7, #7]
 8002aae:	f003 030f 	and.w	r3, r3, #15
 8002ab2:	3b04      	subs	r3, #4
 8002ab4:	0112      	lsls	r2, r2, #4
 8002ab6:	b2d2      	uxtb	r2, r2
 8002ab8:	440b      	add	r3, r1
 8002aba:	761a      	strb	r2, [r3, #24]
}
 8002abc:	bf00      	nop
 8002abe:	370c      	adds	r7, #12
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac6:	4770      	bx	lr
 8002ac8:	e000e100 	.word	0xe000e100
 8002acc:	e000ed00 	.word	0xe000ed00

08002ad0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	b089      	sub	sp, #36	@ 0x24
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	60f8      	str	r0, [r7, #12]
 8002ad8:	60b9      	str	r1, [r7, #8]
 8002ada:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	f003 0307 	and.w	r3, r3, #7
 8002ae2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ae4:	69fb      	ldr	r3, [r7, #28]
 8002ae6:	f1c3 0307 	rsb	r3, r3, #7
 8002aea:	2b04      	cmp	r3, #4
 8002aec:	bf28      	it	cs
 8002aee:	2304      	movcs	r3, #4
 8002af0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002af2:	69fb      	ldr	r3, [r7, #28]
 8002af4:	3304      	adds	r3, #4
 8002af6:	2b06      	cmp	r3, #6
 8002af8:	d902      	bls.n	8002b00 <NVIC_EncodePriority+0x30>
 8002afa:	69fb      	ldr	r3, [r7, #28]
 8002afc:	3b03      	subs	r3, #3
 8002afe:	e000      	b.n	8002b02 <NVIC_EncodePriority+0x32>
 8002b00:	2300      	movs	r3, #0
 8002b02:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b04:	f04f 32ff 	mov.w	r2, #4294967295
 8002b08:	69bb      	ldr	r3, [r7, #24]
 8002b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b0e:	43da      	mvns	r2, r3
 8002b10:	68bb      	ldr	r3, [r7, #8]
 8002b12:	401a      	ands	r2, r3
 8002b14:	697b      	ldr	r3, [r7, #20]
 8002b16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b18:	f04f 31ff 	mov.w	r1, #4294967295
 8002b1c:	697b      	ldr	r3, [r7, #20]
 8002b1e:	fa01 f303 	lsl.w	r3, r1, r3
 8002b22:	43d9      	mvns	r1, r3
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b28:	4313      	orrs	r3, r2
         );
}
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	3724      	adds	r7, #36	@ 0x24
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b34:	4770      	bx	lr
	...

08002b38 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b082      	sub	sp, #8
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	3b01      	subs	r3, #1
 8002b44:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002b48:	d301      	bcc.n	8002b4e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	e00f      	b.n	8002b6e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b4e:	4a0a      	ldr	r2, [pc, #40]	@ (8002b78 <SysTick_Config+0x40>)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	3b01      	subs	r3, #1
 8002b54:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b56:	210f      	movs	r1, #15
 8002b58:	f04f 30ff 	mov.w	r0, #4294967295
 8002b5c:	f7ff ff8e 	bl	8002a7c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b60:	4b05      	ldr	r3, [pc, #20]	@ (8002b78 <SysTick_Config+0x40>)
 8002b62:	2200      	movs	r2, #0
 8002b64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b66:	4b04      	ldr	r3, [pc, #16]	@ (8002b78 <SysTick_Config+0x40>)
 8002b68:	2207      	movs	r2, #7
 8002b6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b6c:	2300      	movs	r3, #0
}
 8002b6e:	4618      	mov	r0, r3
 8002b70:	3708      	adds	r7, #8
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bd80      	pop	{r7, pc}
 8002b76:	bf00      	nop
 8002b78:	e000e010 	.word	0xe000e010

08002b7c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b082      	sub	sp, #8
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b84:	6878      	ldr	r0, [r7, #4]
 8002b86:	f7ff ff29 	bl	80029dc <__NVIC_SetPriorityGrouping>
}
 8002b8a:	bf00      	nop
 8002b8c:	3708      	adds	r7, #8
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bd80      	pop	{r7, pc}

08002b92 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002b92:	b580      	push	{r7, lr}
 8002b94:	b086      	sub	sp, #24
 8002b96:	af00      	add	r7, sp, #0
 8002b98:	4603      	mov	r3, r0
 8002b9a:	60b9      	str	r1, [r7, #8]
 8002b9c:	607a      	str	r2, [r7, #4]
 8002b9e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ba4:	f7ff ff3e 	bl	8002a24 <__NVIC_GetPriorityGrouping>
 8002ba8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002baa:	687a      	ldr	r2, [r7, #4]
 8002bac:	68b9      	ldr	r1, [r7, #8]
 8002bae:	6978      	ldr	r0, [r7, #20]
 8002bb0:	f7ff ff8e 	bl	8002ad0 <NVIC_EncodePriority>
 8002bb4:	4602      	mov	r2, r0
 8002bb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002bba:	4611      	mov	r1, r2
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	f7ff ff5d 	bl	8002a7c <__NVIC_SetPriority>
}
 8002bc2:	bf00      	nop
 8002bc4:	3718      	adds	r7, #24
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	bd80      	pop	{r7, pc}

08002bca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bca:	b580      	push	{r7, lr}
 8002bcc:	b082      	sub	sp, #8
 8002bce:	af00      	add	r7, sp, #0
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002bd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bd8:	4618      	mov	r0, r3
 8002bda:	f7ff ff31 	bl	8002a40 <__NVIC_EnableIRQ>
}
 8002bde:	bf00      	nop
 8002be0:	3708      	adds	r7, #8
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bd80      	pop	{r7, pc}

08002be6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002be6:	b580      	push	{r7, lr}
 8002be8:	b082      	sub	sp, #8
 8002bea:	af00      	add	r7, sp, #0
 8002bec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002bee:	6878      	ldr	r0, [r7, #4]
 8002bf0:	f7ff ffa2 	bl	8002b38 <SysTick_Config>
 8002bf4:	4603      	mov	r3, r0
}
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	3708      	adds	r7, #8
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}
	...

08002c00 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b086      	sub	sp, #24
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002c08:	2300      	movs	r3, #0
 8002c0a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002c0c:	f7ff f98c 	bl	8001f28 <HAL_GetTick>
 8002c10:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d101      	bne.n	8002c1c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002c18:	2301      	movs	r3, #1
 8002c1a:	e099      	b.n	8002d50 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2202      	movs	r2, #2
 8002c20:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2200      	movs	r2, #0
 8002c28:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	681a      	ldr	r2, [r3, #0]
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f022 0201 	bic.w	r2, r2, #1
 8002c3a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c3c:	e00f      	b.n	8002c5e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002c3e:	f7ff f973 	bl	8001f28 <HAL_GetTick>
 8002c42:	4602      	mov	r2, r0
 8002c44:	693b      	ldr	r3, [r7, #16]
 8002c46:	1ad3      	subs	r3, r2, r3
 8002c48:	2b05      	cmp	r3, #5
 8002c4a:	d908      	bls.n	8002c5e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2220      	movs	r2, #32
 8002c50:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	2203      	movs	r2, #3
 8002c56:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002c5a:	2303      	movs	r3, #3
 8002c5c:	e078      	b.n	8002d50 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f003 0301 	and.w	r3, r3, #1
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d1e8      	bne.n	8002c3e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002c74:	697a      	ldr	r2, [r7, #20]
 8002c76:	4b38      	ldr	r3, [pc, #224]	@ (8002d58 <HAL_DMA_Init+0x158>)
 8002c78:	4013      	ands	r3, r2
 8002c7a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	685a      	ldr	r2, [r3, #4]
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	689b      	ldr	r3, [r3, #8]
 8002c84:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002c8a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	691b      	ldr	r3, [r3, #16]
 8002c90:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c96:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	699b      	ldr	r3, [r3, #24]
 8002c9c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ca2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6a1b      	ldr	r3, [r3, #32]
 8002ca8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002caa:	697a      	ldr	r2, [r7, #20]
 8002cac:	4313      	orrs	r3, r2
 8002cae:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cb4:	2b04      	cmp	r3, #4
 8002cb6:	d107      	bne.n	8002cc8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cc0:	4313      	orrs	r3, r2
 8002cc2:	697a      	ldr	r2, [r7, #20]
 8002cc4:	4313      	orrs	r3, r2
 8002cc6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	697a      	ldr	r2, [r7, #20]
 8002cce:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	695b      	ldr	r3, [r3, #20]
 8002cd6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002cd8:	697b      	ldr	r3, [r7, #20]
 8002cda:	f023 0307 	bic.w	r3, r3, #7
 8002cde:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ce4:	697a      	ldr	r2, [r7, #20]
 8002ce6:	4313      	orrs	r3, r2
 8002ce8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cee:	2b04      	cmp	r3, #4
 8002cf0:	d117      	bne.n	8002d22 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cf6:	697a      	ldr	r2, [r7, #20]
 8002cf8:	4313      	orrs	r3, r2
 8002cfa:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d00e      	beq.n	8002d22 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002d04:	6878      	ldr	r0, [r7, #4]
 8002d06:	f000 fa6f 	bl	80031e8 <DMA_CheckFifoParam>
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d008      	beq.n	8002d22 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2240      	movs	r2, #64	@ 0x40
 8002d14:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	2201      	movs	r2, #1
 8002d1a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002d1e:	2301      	movs	r3, #1
 8002d20:	e016      	b.n	8002d50 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	697a      	ldr	r2, [r7, #20]
 8002d28:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002d2a:	6878      	ldr	r0, [r7, #4]
 8002d2c:	f000 fa26 	bl	800317c <DMA_CalcBaseAndBitshift>
 8002d30:	4603      	mov	r3, r0
 8002d32:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d38:	223f      	movs	r2, #63	@ 0x3f
 8002d3a:	409a      	lsls	r2, r3
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2200      	movs	r2, #0
 8002d44:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	2201      	movs	r2, #1
 8002d4a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002d4e:	2300      	movs	r3, #0
}
 8002d50:	4618      	mov	r0, r3
 8002d52:	3718      	adds	r7, #24
 8002d54:	46bd      	mov	sp, r7
 8002d56:	bd80      	pop	{r7, pc}
 8002d58:	f010803f 	.word	0xf010803f

08002d5c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b086      	sub	sp, #24
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	60f8      	str	r0, [r7, #12]
 8002d64:	60b9      	str	r1, [r7, #8]
 8002d66:	607a      	str	r2, [r7, #4]
 8002d68:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d72:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002d7a:	2b01      	cmp	r3, #1
 8002d7c:	d101      	bne.n	8002d82 <HAL_DMA_Start_IT+0x26>
 8002d7e:	2302      	movs	r3, #2
 8002d80:	e040      	b.n	8002e04 <HAL_DMA_Start_IT+0xa8>
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	2201      	movs	r2, #1
 8002d86:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002d90:	b2db      	uxtb	r3, r3
 8002d92:	2b01      	cmp	r3, #1
 8002d94:	d12f      	bne.n	8002df6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	2202      	movs	r2, #2
 8002d9a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	2200      	movs	r2, #0
 8002da2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	687a      	ldr	r2, [r7, #4]
 8002da8:	68b9      	ldr	r1, [r7, #8]
 8002daa:	68f8      	ldr	r0, [r7, #12]
 8002dac:	f000 f9b8 	bl	8003120 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002db4:	223f      	movs	r2, #63	@ 0x3f
 8002db6:	409a      	lsls	r2, r3
 8002db8:	693b      	ldr	r3, [r7, #16]
 8002dba:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	681a      	ldr	r2, [r3, #0]
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f042 0216 	orr.w	r2, r2, #22
 8002dca:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d007      	beq.n	8002de4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	681a      	ldr	r2, [r3, #0]
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f042 0208 	orr.w	r2, r2, #8
 8002de2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	681a      	ldr	r2, [r3, #0]
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f042 0201 	orr.w	r2, r2, #1
 8002df2:	601a      	str	r2, [r3, #0]
 8002df4:	e005      	b.n	8002e02 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	2200      	movs	r2, #0
 8002dfa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002dfe:	2302      	movs	r3, #2
 8002e00:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002e02:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e04:	4618      	mov	r0, r3
 8002e06:	3718      	adds	r7, #24
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	bd80      	pop	{r7, pc}

08002e0c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b086      	sub	sp, #24
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002e14:	2300      	movs	r3, #0
 8002e16:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002e18:	4b8e      	ldr	r3, [pc, #568]	@ (8003054 <HAL_DMA_IRQHandler+0x248>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4a8e      	ldr	r2, [pc, #568]	@ (8003058 <HAL_DMA_IRQHandler+0x24c>)
 8002e1e:	fba2 2303 	umull	r2, r3, r2, r3
 8002e22:	0a9b      	lsrs	r3, r3, #10
 8002e24:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e2a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002e2c:	693b      	ldr	r3, [r7, #16]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e36:	2208      	movs	r2, #8
 8002e38:	409a      	lsls	r2, r3
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	4013      	ands	r3, r2
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d01a      	beq.n	8002e78 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f003 0304 	and.w	r3, r3, #4
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d013      	beq.n	8002e78 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	681a      	ldr	r2, [r3, #0]
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f022 0204 	bic.w	r2, r2, #4
 8002e5e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e64:	2208      	movs	r2, #8
 8002e66:	409a      	lsls	r2, r3
 8002e68:	693b      	ldr	r3, [r7, #16]
 8002e6a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e70:	f043 0201 	orr.w	r2, r3, #1
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e7c:	2201      	movs	r2, #1
 8002e7e:	409a      	lsls	r2, r3
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	4013      	ands	r3, r2
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d012      	beq.n	8002eae <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	695b      	ldr	r3, [r3, #20]
 8002e8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d00b      	beq.n	8002eae <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e9a:	2201      	movs	r2, #1
 8002e9c:	409a      	lsls	r2, r3
 8002e9e:	693b      	ldr	r3, [r7, #16]
 8002ea0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ea6:	f043 0202 	orr.w	r2, r3, #2
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002eb2:	2204      	movs	r2, #4
 8002eb4:	409a      	lsls	r2, r3
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	4013      	ands	r3, r2
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d012      	beq.n	8002ee4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f003 0302 	and.w	r3, r3, #2
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d00b      	beq.n	8002ee4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ed0:	2204      	movs	r2, #4
 8002ed2:	409a      	lsls	r2, r3
 8002ed4:	693b      	ldr	r3, [r7, #16]
 8002ed6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002edc:	f043 0204 	orr.w	r2, r3, #4
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ee8:	2210      	movs	r2, #16
 8002eea:	409a      	lsls	r2, r3
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	4013      	ands	r3, r2
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d043      	beq.n	8002f7c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f003 0308 	and.w	r3, r3, #8
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d03c      	beq.n	8002f7c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f06:	2210      	movs	r2, #16
 8002f08:	409a      	lsls	r2, r3
 8002f0a:	693b      	ldr	r3, [r7, #16]
 8002f0c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d018      	beq.n	8002f4e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d108      	bne.n	8002f3c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d024      	beq.n	8002f7c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f36:	6878      	ldr	r0, [r7, #4]
 8002f38:	4798      	blx	r3
 8002f3a:	e01f      	b.n	8002f7c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d01b      	beq.n	8002f7c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f48:	6878      	ldr	r0, [r7, #4]
 8002f4a:	4798      	blx	r3
 8002f4c:	e016      	b.n	8002f7c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d107      	bne.n	8002f6c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	681a      	ldr	r2, [r3, #0]
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f022 0208 	bic.w	r2, r2, #8
 8002f6a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d003      	beq.n	8002f7c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f78:	6878      	ldr	r0, [r7, #4]
 8002f7a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f80:	2220      	movs	r2, #32
 8002f82:	409a      	lsls	r2, r3
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	4013      	ands	r3, r2
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	f000 808f 	beq.w	80030ac <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f003 0310 	and.w	r3, r3, #16
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	f000 8087 	beq.w	80030ac <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fa2:	2220      	movs	r2, #32
 8002fa4:	409a      	lsls	r2, r3
 8002fa6:	693b      	ldr	r3, [r7, #16]
 8002fa8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002fb0:	b2db      	uxtb	r3, r3
 8002fb2:	2b05      	cmp	r3, #5
 8002fb4:	d136      	bne.n	8003024 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	681a      	ldr	r2, [r3, #0]
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f022 0216 	bic.w	r2, r2, #22
 8002fc4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	695a      	ldr	r2, [r3, #20]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002fd4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d103      	bne.n	8002fe6 <HAL_DMA_IRQHandler+0x1da>
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d007      	beq.n	8002ff6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	681a      	ldr	r2, [r3, #0]
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f022 0208 	bic.w	r2, r2, #8
 8002ff4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ffa:	223f      	movs	r2, #63	@ 0x3f
 8002ffc:	409a      	lsls	r2, r3
 8002ffe:	693b      	ldr	r3, [r7, #16]
 8003000:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2201      	movs	r2, #1
 8003006:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	2200      	movs	r2, #0
 800300e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003016:	2b00      	cmp	r3, #0
 8003018:	d07e      	beq.n	8003118 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800301e:	6878      	ldr	r0, [r7, #4]
 8003020:	4798      	blx	r3
        }
        return;
 8003022:	e079      	b.n	8003118 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800302e:	2b00      	cmp	r3, #0
 8003030:	d01d      	beq.n	800306e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800303c:	2b00      	cmp	r3, #0
 800303e:	d10d      	bne.n	800305c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003044:	2b00      	cmp	r3, #0
 8003046:	d031      	beq.n	80030ac <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800304c:	6878      	ldr	r0, [r7, #4]
 800304e:	4798      	blx	r3
 8003050:	e02c      	b.n	80030ac <HAL_DMA_IRQHandler+0x2a0>
 8003052:	bf00      	nop
 8003054:	20000000 	.word	0x20000000
 8003058:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003060:	2b00      	cmp	r3, #0
 8003062:	d023      	beq.n	80030ac <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003068:	6878      	ldr	r0, [r7, #4]
 800306a:	4798      	blx	r3
 800306c:	e01e      	b.n	80030ac <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003078:	2b00      	cmp	r3, #0
 800307a:	d10f      	bne.n	800309c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	681a      	ldr	r2, [r3, #0]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f022 0210 	bic.w	r2, r2, #16
 800308a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2201      	movs	r2, #1
 8003090:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2200      	movs	r2, #0
 8003098:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d003      	beq.n	80030ac <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030a8:	6878      	ldr	r0, [r7, #4]
 80030aa:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d032      	beq.n	800311a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030b8:	f003 0301 	and.w	r3, r3, #1
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d022      	beq.n	8003106 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2205      	movs	r2, #5
 80030c4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	681a      	ldr	r2, [r3, #0]
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f022 0201 	bic.w	r2, r2, #1
 80030d6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80030d8:	68bb      	ldr	r3, [r7, #8]
 80030da:	3301      	adds	r3, #1
 80030dc:	60bb      	str	r3, [r7, #8]
 80030de:	697a      	ldr	r2, [r7, #20]
 80030e0:	429a      	cmp	r2, r3
 80030e2:	d307      	bcc.n	80030f4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f003 0301 	and.w	r3, r3, #1
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d1f2      	bne.n	80030d8 <HAL_DMA_IRQHandler+0x2cc>
 80030f2:	e000      	b.n	80030f6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80030f4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2201      	movs	r2, #1
 80030fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	2200      	movs	r2, #0
 8003102:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800310a:	2b00      	cmp	r3, #0
 800310c:	d005      	beq.n	800311a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003112:	6878      	ldr	r0, [r7, #4]
 8003114:	4798      	blx	r3
 8003116:	e000      	b.n	800311a <HAL_DMA_IRQHandler+0x30e>
        return;
 8003118:	bf00      	nop
    }
  }
}
 800311a:	3718      	adds	r7, #24
 800311c:	46bd      	mov	sp, r7
 800311e:	bd80      	pop	{r7, pc}

08003120 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003120:	b480      	push	{r7}
 8003122:	b085      	sub	sp, #20
 8003124:	af00      	add	r7, sp, #0
 8003126:	60f8      	str	r0, [r7, #12]
 8003128:	60b9      	str	r1, [r7, #8]
 800312a:	607a      	str	r2, [r7, #4]
 800312c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	681a      	ldr	r2, [r3, #0]
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800313c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	683a      	ldr	r2, [r7, #0]
 8003144:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	689b      	ldr	r3, [r3, #8]
 800314a:	2b40      	cmp	r3, #64	@ 0x40
 800314c:	d108      	bne.n	8003160 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	687a      	ldr	r2, [r7, #4]
 8003154:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	68ba      	ldr	r2, [r7, #8]
 800315c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800315e:	e007      	b.n	8003170 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	68ba      	ldr	r2, [r7, #8]
 8003166:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	687a      	ldr	r2, [r7, #4]
 800316e:	60da      	str	r2, [r3, #12]
}
 8003170:	bf00      	nop
 8003172:	3714      	adds	r7, #20
 8003174:	46bd      	mov	sp, r7
 8003176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317a:	4770      	bx	lr

0800317c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800317c:	b480      	push	{r7}
 800317e:	b085      	sub	sp, #20
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	b2db      	uxtb	r3, r3
 800318a:	3b10      	subs	r3, #16
 800318c:	4a14      	ldr	r2, [pc, #80]	@ (80031e0 <DMA_CalcBaseAndBitshift+0x64>)
 800318e:	fba2 2303 	umull	r2, r3, r2, r3
 8003192:	091b      	lsrs	r3, r3, #4
 8003194:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003196:	4a13      	ldr	r2, [pc, #76]	@ (80031e4 <DMA_CalcBaseAndBitshift+0x68>)
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	4413      	add	r3, r2
 800319c:	781b      	ldrb	r3, [r3, #0]
 800319e:	461a      	mov	r2, r3
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	2b03      	cmp	r3, #3
 80031a8:	d909      	bls.n	80031be <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80031b2:	f023 0303 	bic.w	r3, r3, #3
 80031b6:	1d1a      	adds	r2, r3, #4
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	659a      	str	r2, [r3, #88]	@ 0x58
 80031bc:	e007      	b.n	80031ce <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80031c6:	f023 0303 	bic.w	r3, r3, #3
 80031ca:	687a      	ldr	r2, [r7, #4]
 80031cc:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80031d2:	4618      	mov	r0, r3
 80031d4:	3714      	adds	r7, #20
 80031d6:	46bd      	mov	sp, r7
 80031d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031dc:	4770      	bx	lr
 80031de:	bf00      	nop
 80031e0:	aaaaaaab 	.word	0xaaaaaaab
 80031e4:	0800cb24 	.word	0x0800cb24

080031e8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80031e8:	b480      	push	{r7}
 80031ea:	b085      	sub	sp, #20
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80031f0:	2300      	movs	r3, #0
 80031f2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031f8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	699b      	ldr	r3, [r3, #24]
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d11f      	bne.n	8003242 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003202:	68bb      	ldr	r3, [r7, #8]
 8003204:	2b03      	cmp	r3, #3
 8003206:	d856      	bhi.n	80032b6 <DMA_CheckFifoParam+0xce>
 8003208:	a201      	add	r2, pc, #4	@ (adr r2, 8003210 <DMA_CheckFifoParam+0x28>)
 800320a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800320e:	bf00      	nop
 8003210:	08003221 	.word	0x08003221
 8003214:	08003233 	.word	0x08003233
 8003218:	08003221 	.word	0x08003221
 800321c:	080032b7 	.word	0x080032b7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003224:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003228:	2b00      	cmp	r3, #0
 800322a:	d046      	beq.n	80032ba <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800322c:	2301      	movs	r3, #1
 800322e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003230:	e043      	b.n	80032ba <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003236:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800323a:	d140      	bne.n	80032be <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800323c:	2301      	movs	r3, #1
 800323e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003240:	e03d      	b.n	80032be <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	699b      	ldr	r3, [r3, #24]
 8003246:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800324a:	d121      	bne.n	8003290 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800324c:	68bb      	ldr	r3, [r7, #8]
 800324e:	2b03      	cmp	r3, #3
 8003250:	d837      	bhi.n	80032c2 <DMA_CheckFifoParam+0xda>
 8003252:	a201      	add	r2, pc, #4	@ (adr r2, 8003258 <DMA_CheckFifoParam+0x70>)
 8003254:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003258:	08003269 	.word	0x08003269
 800325c:	0800326f 	.word	0x0800326f
 8003260:	08003269 	.word	0x08003269
 8003264:	08003281 	.word	0x08003281
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003268:	2301      	movs	r3, #1
 800326a:	73fb      	strb	r3, [r7, #15]
      break;
 800326c:	e030      	b.n	80032d0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003272:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003276:	2b00      	cmp	r3, #0
 8003278:	d025      	beq.n	80032c6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800327a:	2301      	movs	r3, #1
 800327c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800327e:	e022      	b.n	80032c6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003284:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003288:	d11f      	bne.n	80032ca <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800328a:	2301      	movs	r3, #1
 800328c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800328e:	e01c      	b.n	80032ca <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003290:	68bb      	ldr	r3, [r7, #8]
 8003292:	2b02      	cmp	r3, #2
 8003294:	d903      	bls.n	800329e <DMA_CheckFifoParam+0xb6>
 8003296:	68bb      	ldr	r3, [r7, #8]
 8003298:	2b03      	cmp	r3, #3
 800329a:	d003      	beq.n	80032a4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800329c:	e018      	b.n	80032d0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800329e:	2301      	movs	r3, #1
 80032a0:	73fb      	strb	r3, [r7, #15]
      break;
 80032a2:	e015      	b.n	80032d0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032a8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d00e      	beq.n	80032ce <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80032b0:	2301      	movs	r3, #1
 80032b2:	73fb      	strb	r3, [r7, #15]
      break;
 80032b4:	e00b      	b.n	80032ce <DMA_CheckFifoParam+0xe6>
      break;
 80032b6:	bf00      	nop
 80032b8:	e00a      	b.n	80032d0 <DMA_CheckFifoParam+0xe8>
      break;
 80032ba:	bf00      	nop
 80032bc:	e008      	b.n	80032d0 <DMA_CheckFifoParam+0xe8>
      break;
 80032be:	bf00      	nop
 80032c0:	e006      	b.n	80032d0 <DMA_CheckFifoParam+0xe8>
      break;
 80032c2:	bf00      	nop
 80032c4:	e004      	b.n	80032d0 <DMA_CheckFifoParam+0xe8>
      break;
 80032c6:	bf00      	nop
 80032c8:	e002      	b.n	80032d0 <DMA_CheckFifoParam+0xe8>
      break;   
 80032ca:	bf00      	nop
 80032cc:	e000      	b.n	80032d0 <DMA_CheckFifoParam+0xe8>
      break;
 80032ce:	bf00      	nop
    }
  } 
  
  return status; 
 80032d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80032d2:	4618      	mov	r0, r3
 80032d4:	3714      	adds	r7, #20
 80032d6:	46bd      	mov	sp, r7
 80032d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032dc:	4770      	bx	lr
 80032de:	bf00      	nop

080032e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80032e0:	b480      	push	{r7}
 80032e2:	b089      	sub	sp, #36	@ 0x24
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
 80032e8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80032ea:	2300      	movs	r3, #0
 80032ec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80032ee:	2300      	movs	r3, #0
 80032f0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80032f2:	2300      	movs	r3, #0
 80032f4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80032f6:	2300      	movs	r3, #0
 80032f8:	61fb      	str	r3, [r7, #28]
 80032fa:	e159      	b.n	80035b0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80032fc:	2201      	movs	r2, #1
 80032fe:	69fb      	ldr	r3, [r7, #28]
 8003300:	fa02 f303 	lsl.w	r3, r2, r3
 8003304:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003306:	683b      	ldr	r3, [r7, #0]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	697a      	ldr	r2, [r7, #20]
 800330c:	4013      	ands	r3, r2
 800330e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003310:	693a      	ldr	r2, [r7, #16]
 8003312:	697b      	ldr	r3, [r7, #20]
 8003314:	429a      	cmp	r2, r3
 8003316:	f040 8148 	bne.w	80035aa <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	685b      	ldr	r3, [r3, #4]
 800331e:	f003 0303 	and.w	r3, r3, #3
 8003322:	2b01      	cmp	r3, #1
 8003324:	d005      	beq.n	8003332 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	685b      	ldr	r3, [r3, #4]
 800332a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800332e:	2b02      	cmp	r3, #2
 8003330:	d130      	bne.n	8003394 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	689b      	ldr	r3, [r3, #8]
 8003336:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003338:	69fb      	ldr	r3, [r7, #28]
 800333a:	005b      	lsls	r3, r3, #1
 800333c:	2203      	movs	r2, #3
 800333e:	fa02 f303 	lsl.w	r3, r2, r3
 8003342:	43db      	mvns	r3, r3
 8003344:	69ba      	ldr	r2, [r7, #24]
 8003346:	4013      	ands	r3, r2
 8003348:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800334a:	683b      	ldr	r3, [r7, #0]
 800334c:	68da      	ldr	r2, [r3, #12]
 800334e:	69fb      	ldr	r3, [r7, #28]
 8003350:	005b      	lsls	r3, r3, #1
 8003352:	fa02 f303 	lsl.w	r3, r2, r3
 8003356:	69ba      	ldr	r2, [r7, #24]
 8003358:	4313      	orrs	r3, r2
 800335a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	69ba      	ldr	r2, [r7, #24]
 8003360:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	685b      	ldr	r3, [r3, #4]
 8003366:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003368:	2201      	movs	r2, #1
 800336a:	69fb      	ldr	r3, [r7, #28]
 800336c:	fa02 f303 	lsl.w	r3, r2, r3
 8003370:	43db      	mvns	r3, r3
 8003372:	69ba      	ldr	r2, [r7, #24]
 8003374:	4013      	ands	r3, r2
 8003376:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	685b      	ldr	r3, [r3, #4]
 800337c:	091b      	lsrs	r3, r3, #4
 800337e:	f003 0201 	and.w	r2, r3, #1
 8003382:	69fb      	ldr	r3, [r7, #28]
 8003384:	fa02 f303 	lsl.w	r3, r2, r3
 8003388:	69ba      	ldr	r2, [r7, #24]
 800338a:	4313      	orrs	r3, r2
 800338c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	69ba      	ldr	r2, [r7, #24]
 8003392:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	685b      	ldr	r3, [r3, #4]
 8003398:	f003 0303 	and.w	r3, r3, #3
 800339c:	2b03      	cmp	r3, #3
 800339e:	d017      	beq.n	80033d0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	68db      	ldr	r3, [r3, #12]
 80033a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80033a6:	69fb      	ldr	r3, [r7, #28]
 80033a8:	005b      	lsls	r3, r3, #1
 80033aa:	2203      	movs	r2, #3
 80033ac:	fa02 f303 	lsl.w	r3, r2, r3
 80033b0:	43db      	mvns	r3, r3
 80033b2:	69ba      	ldr	r2, [r7, #24]
 80033b4:	4013      	ands	r3, r2
 80033b6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	689a      	ldr	r2, [r3, #8]
 80033bc:	69fb      	ldr	r3, [r7, #28]
 80033be:	005b      	lsls	r3, r3, #1
 80033c0:	fa02 f303 	lsl.w	r3, r2, r3
 80033c4:	69ba      	ldr	r2, [r7, #24]
 80033c6:	4313      	orrs	r3, r2
 80033c8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	69ba      	ldr	r2, [r7, #24]
 80033ce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	f003 0303 	and.w	r3, r3, #3
 80033d8:	2b02      	cmp	r3, #2
 80033da:	d123      	bne.n	8003424 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80033dc:	69fb      	ldr	r3, [r7, #28]
 80033de:	08da      	lsrs	r2, r3, #3
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	3208      	adds	r2, #8
 80033e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80033e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80033ea:	69fb      	ldr	r3, [r7, #28]
 80033ec:	f003 0307 	and.w	r3, r3, #7
 80033f0:	009b      	lsls	r3, r3, #2
 80033f2:	220f      	movs	r2, #15
 80033f4:	fa02 f303 	lsl.w	r3, r2, r3
 80033f8:	43db      	mvns	r3, r3
 80033fa:	69ba      	ldr	r2, [r7, #24]
 80033fc:	4013      	ands	r3, r2
 80033fe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	691a      	ldr	r2, [r3, #16]
 8003404:	69fb      	ldr	r3, [r7, #28]
 8003406:	f003 0307 	and.w	r3, r3, #7
 800340a:	009b      	lsls	r3, r3, #2
 800340c:	fa02 f303 	lsl.w	r3, r2, r3
 8003410:	69ba      	ldr	r2, [r7, #24]
 8003412:	4313      	orrs	r3, r2
 8003414:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003416:	69fb      	ldr	r3, [r7, #28]
 8003418:	08da      	lsrs	r2, r3, #3
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	3208      	adds	r2, #8
 800341e:	69b9      	ldr	r1, [r7, #24]
 8003420:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800342a:	69fb      	ldr	r3, [r7, #28]
 800342c:	005b      	lsls	r3, r3, #1
 800342e:	2203      	movs	r2, #3
 8003430:	fa02 f303 	lsl.w	r3, r2, r3
 8003434:	43db      	mvns	r3, r3
 8003436:	69ba      	ldr	r2, [r7, #24]
 8003438:	4013      	ands	r3, r2
 800343a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	685b      	ldr	r3, [r3, #4]
 8003440:	f003 0203 	and.w	r2, r3, #3
 8003444:	69fb      	ldr	r3, [r7, #28]
 8003446:	005b      	lsls	r3, r3, #1
 8003448:	fa02 f303 	lsl.w	r3, r2, r3
 800344c:	69ba      	ldr	r2, [r7, #24]
 800344e:	4313      	orrs	r3, r2
 8003450:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	69ba      	ldr	r2, [r7, #24]
 8003456:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003458:	683b      	ldr	r3, [r7, #0]
 800345a:	685b      	ldr	r3, [r3, #4]
 800345c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003460:	2b00      	cmp	r3, #0
 8003462:	f000 80a2 	beq.w	80035aa <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003466:	2300      	movs	r3, #0
 8003468:	60fb      	str	r3, [r7, #12]
 800346a:	4b57      	ldr	r3, [pc, #348]	@ (80035c8 <HAL_GPIO_Init+0x2e8>)
 800346c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800346e:	4a56      	ldr	r2, [pc, #344]	@ (80035c8 <HAL_GPIO_Init+0x2e8>)
 8003470:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003474:	6453      	str	r3, [r2, #68]	@ 0x44
 8003476:	4b54      	ldr	r3, [pc, #336]	@ (80035c8 <HAL_GPIO_Init+0x2e8>)
 8003478:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800347a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800347e:	60fb      	str	r3, [r7, #12]
 8003480:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003482:	4a52      	ldr	r2, [pc, #328]	@ (80035cc <HAL_GPIO_Init+0x2ec>)
 8003484:	69fb      	ldr	r3, [r7, #28]
 8003486:	089b      	lsrs	r3, r3, #2
 8003488:	3302      	adds	r3, #2
 800348a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800348e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003490:	69fb      	ldr	r3, [r7, #28]
 8003492:	f003 0303 	and.w	r3, r3, #3
 8003496:	009b      	lsls	r3, r3, #2
 8003498:	220f      	movs	r2, #15
 800349a:	fa02 f303 	lsl.w	r3, r2, r3
 800349e:	43db      	mvns	r3, r3
 80034a0:	69ba      	ldr	r2, [r7, #24]
 80034a2:	4013      	ands	r3, r2
 80034a4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	4a49      	ldr	r2, [pc, #292]	@ (80035d0 <HAL_GPIO_Init+0x2f0>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d019      	beq.n	80034e2 <HAL_GPIO_Init+0x202>
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	4a48      	ldr	r2, [pc, #288]	@ (80035d4 <HAL_GPIO_Init+0x2f4>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d013      	beq.n	80034de <HAL_GPIO_Init+0x1fe>
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	4a47      	ldr	r2, [pc, #284]	@ (80035d8 <HAL_GPIO_Init+0x2f8>)
 80034ba:	4293      	cmp	r3, r2
 80034bc:	d00d      	beq.n	80034da <HAL_GPIO_Init+0x1fa>
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	4a46      	ldr	r2, [pc, #280]	@ (80035dc <HAL_GPIO_Init+0x2fc>)
 80034c2:	4293      	cmp	r3, r2
 80034c4:	d007      	beq.n	80034d6 <HAL_GPIO_Init+0x1f6>
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	4a45      	ldr	r2, [pc, #276]	@ (80035e0 <HAL_GPIO_Init+0x300>)
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d101      	bne.n	80034d2 <HAL_GPIO_Init+0x1f2>
 80034ce:	2304      	movs	r3, #4
 80034d0:	e008      	b.n	80034e4 <HAL_GPIO_Init+0x204>
 80034d2:	2307      	movs	r3, #7
 80034d4:	e006      	b.n	80034e4 <HAL_GPIO_Init+0x204>
 80034d6:	2303      	movs	r3, #3
 80034d8:	e004      	b.n	80034e4 <HAL_GPIO_Init+0x204>
 80034da:	2302      	movs	r3, #2
 80034dc:	e002      	b.n	80034e4 <HAL_GPIO_Init+0x204>
 80034de:	2301      	movs	r3, #1
 80034e0:	e000      	b.n	80034e4 <HAL_GPIO_Init+0x204>
 80034e2:	2300      	movs	r3, #0
 80034e4:	69fa      	ldr	r2, [r7, #28]
 80034e6:	f002 0203 	and.w	r2, r2, #3
 80034ea:	0092      	lsls	r2, r2, #2
 80034ec:	4093      	lsls	r3, r2
 80034ee:	69ba      	ldr	r2, [r7, #24]
 80034f0:	4313      	orrs	r3, r2
 80034f2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80034f4:	4935      	ldr	r1, [pc, #212]	@ (80035cc <HAL_GPIO_Init+0x2ec>)
 80034f6:	69fb      	ldr	r3, [r7, #28]
 80034f8:	089b      	lsrs	r3, r3, #2
 80034fa:	3302      	adds	r3, #2
 80034fc:	69ba      	ldr	r2, [r7, #24]
 80034fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003502:	4b38      	ldr	r3, [pc, #224]	@ (80035e4 <HAL_GPIO_Init+0x304>)
 8003504:	689b      	ldr	r3, [r3, #8]
 8003506:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003508:	693b      	ldr	r3, [r7, #16]
 800350a:	43db      	mvns	r3, r3
 800350c:	69ba      	ldr	r2, [r7, #24]
 800350e:	4013      	ands	r3, r2
 8003510:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003512:	683b      	ldr	r3, [r7, #0]
 8003514:	685b      	ldr	r3, [r3, #4]
 8003516:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800351a:	2b00      	cmp	r3, #0
 800351c:	d003      	beq.n	8003526 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800351e:	69ba      	ldr	r2, [r7, #24]
 8003520:	693b      	ldr	r3, [r7, #16]
 8003522:	4313      	orrs	r3, r2
 8003524:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003526:	4a2f      	ldr	r2, [pc, #188]	@ (80035e4 <HAL_GPIO_Init+0x304>)
 8003528:	69bb      	ldr	r3, [r7, #24]
 800352a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800352c:	4b2d      	ldr	r3, [pc, #180]	@ (80035e4 <HAL_GPIO_Init+0x304>)
 800352e:	68db      	ldr	r3, [r3, #12]
 8003530:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003532:	693b      	ldr	r3, [r7, #16]
 8003534:	43db      	mvns	r3, r3
 8003536:	69ba      	ldr	r2, [r7, #24]
 8003538:	4013      	ands	r3, r2
 800353a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003544:	2b00      	cmp	r3, #0
 8003546:	d003      	beq.n	8003550 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003548:	69ba      	ldr	r2, [r7, #24]
 800354a:	693b      	ldr	r3, [r7, #16]
 800354c:	4313      	orrs	r3, r2
 800354e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003550:	4a24      	ldr	r2, [pc, #144]	@ (80035e4 <HAL_GPIO_Init+0x304>)
 8003552:	69bb      	ldr	r3, [r7, #24]
 8003554:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003556:	4b23      	ldr	r3, [pc, #140]	@ (80035e4 <HAL_GPIO_Init+0x304>)
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800355c:	693b      	ldr	r3, [r7, #16]
 800355e:	43db      	mvns	r3, r3
 8003560:	69ba      	ldr	r2, [r7, #24]
 8003562:	4013      	ands	r3, r2
 8003564:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	685b      	ldr	r3, [r3, #4]
 800356a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800356e:	2b00      	cmp	r3, #0
 8003570:	d003      	beq.n	800357a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003572:	69ba      	ldr	r2, [r7, #24]
 8003574:	693b      	ldr	r3, [r7, #16]
 8003576:	4313      	orrs	r3, r2
 8003578:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800357a:	4a1a      	ldr	r2, [pc, #104]	@ (80035e4 <HAL_GPIO_Init+0x304>)
 800357c:	69bb      	ldr	r3, [r7, #24]
 800357e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003580:	4b18      	ldr	r3, [pc, #96]	@ (80035e4 <HAL_GPIO_Init+0x304>)
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003586:	693b      	ldr	r3, [r7, #16]
 8003588:	43db      	mvns	r3, r3
 800358a:	69ba      	ldr	r2, [r7, #24]
 800358c:	4013      	ands	r3, r2
 800358e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	685b      	ldr	r3, [r3, #4]
 8003594:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003598:	2b00      	cmp	r3, #0
 800359a:	d003      	beq.n	80035a4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800359c:	69ba      	ldr	r2, [r7, #24]
 800359e:	693b      	ldr	r3, [r7, #16]
 80035a0:	4313      	orrs	r3, r2
 80035a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80035a4:	4a0f      	ldr	r2, [pc, #60]	@ (80035e4 <HAL_GPIO_Init+0x304>)
 80035a6:	69bb      	ldr	r3, [r7, #24]
 80035a8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80035aa:	69fb      	ldr	r3, [r7, #28]
 80035ac:	3301      	adds	r3, #1
 80035ae:	61fb      	str	r3, [r7, #28]
 80035b0:	69fb      	ldr	r3, [r7, #28]
 80035b2:	2b0f      	cmp	r3, #15
 80035b4:	f67f aea2 	bls.w	80032fc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80035b8:	bf00      	nop
 80035ba:	bf00      	nop
 80035bc:	3724      	adds	r7, #36	@ 0x24
 80035be:	46bd      	mov	sp, r7
 80035c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c4:	4770      	bx	lr
 80035c6:	bf00      	nop
 80035c8:	40023800 	.word	0x40023800
 80035cc:	40013800 	.word	0x40013800
 80035d0:	40020000 	.word	0x40020000
 80035d4:	40020400 	.word	0x40020400
 80035d8:	40020800 	.word	0x40020800
 80035dc:	40020c00 	.word	0x40020c00
 80035e0:	40021000 	.word	0x40021000
 80035e4:	40013c00 	.word	0x40013c00

080035e8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b086      	sub	sp, #24
 80035ec:	af02      	add	r7, sp, #8
 80035ee:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d101      	bne.n	80035fa <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80035f6:	2301      	movs	r3, #1
 80035f8:	e101      	b.n	80037fe <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003606:	b2db      	uxtb	r3, r3
 8003608:	2b00      	cmp	r3, #0
 800360a:	d106      	bne.n	800361a <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2200      	movs	r2, #0
 8003610:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003614:	6878      	ldr	r0, [r7, #4]
 8003616:	f005 ffa3 	bl	8009560 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2203      	movs	r2, #3
 800361e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003622:	68bb      	ldr	r3, [r7, #8]
 8003624:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003628:	d102      	bne.n	8003630 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2200      	movs	r2, #0
 800362e:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4618      	mov	r0, r3
 8003636:	f002 fb4a 	bl	8005cce <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6818      	ldr	r0, [r3, #0]
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	7c1a      	ldrb	r2, [r3, #16]
 8003642:	f88d 2000 	strb.w	r2, [sp]
 8003646:	3304      	adds	r3, #4
 8003648:	cb0e      	ldmia	r3, {r1, r2, r3}
 800364a:	f002 fa29 	bl	8005aa0 <USB_CoreInit>
 800364e:	4603      	mov	r3, r0
 8003650:	2b00      	cmp	r3, #0
 8003652:	d005      	beq.n	8003660 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2202      	movs	r2, #2
 8003658:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800365c:	2301      	movs	r3, #1
 800365e:	e0ce      	b.n	80037fe <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	2100      	movs	r1, #0
 8003666:	4618      	mov	r0, r3
 8003668:	f002 fb42 	bl	8005cf0 <USB_SetCurrentMode>
 800366c:	4603      	mov	r3, r0
 800366e:	2b00      	cmp	r3, #0
 8003670:	d005      	beq.n	800367e <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	2202      	movs	r2, #2
 8003676:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800367a:	2301      	movs	r3, #1
 800367c:	e0bf      	b.n	80037fe <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800367e:	2300      	movs	r3, #0
 8003680:	73fb      	strb	r3, [r7, #15]
 8003682:	e04a      	b.n	800371a <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003684:	7bfa      	ldrb	r2, [r7, #15]
 8003686:	6879      	ldr	r1, [r7, #4]
 8003688:	4613      	mov	r3, r2
 800368a:	00db      	lsls	r3, r3, #3
 800368c:	4413      	add	r3, r2
 800368e:	009b      	lsls	r3, r3, #2
 8003690:	440b      	add	r3, r1
 8003692:	3315      	adds	r3, #21
 8003694:	2201      	movs	r2, #1
 8003696:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003698:	7bfa      	ldrb	r2, [r7, #15]
 800369a:	6879      	ldr	r1, [r7, #4]
 800369c:	4613      	mov	r3, r2
 800369e:	00db      	lsls	r3, r3, #3
 80036a0:	4413      	add	r3, r2
 80036a2:	009b      	lsls	r3, r3, #2
 80036a4:	440b      	add	r3, r1
 80036a6:	3314      	adds	r3, #20
 80036a8:	7bfa      	ldrb	r2, [r7, #15]
 80036aa:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80036ac:	7bfa      	ldrb	r2, [r7, #15]
 80036ae:	7bfb      	ldrb	r3, [r7, #15]
 80036b0:	b298      	uxth	r0, r3
 80036b2:	6879      	ldr	r1, [r7, #4]
 80036b4:	4613      	mov	r3, r2
 80036b6:	00db      	lsls	r3, r3, #3
 80036b8:	4413      	add	r3, r2
 80036ba:	009b      	lsls	r3, r3, #2
 80036bc:	440b      	add	r3, r1
 80036be:	332e      	adds	r3, #46	@ 0x2e
 80036c0:	4602      	mov	r2, r0
 80036c2:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80036c4:	7bfa      	ldrb	r2, [r7, #15]
 80036c6:	6879      	ldr	r1, [r7, #4]
 80036c8:	4613      	mov	r3, r2
 80036ca:	00db      	lsls	r3, r3, #3
 80036cc:	4413      	add	r3, r2
 80036ce:	009b      	lsls	r3, r3, #2
 80036d0:	440b      	add	r3, r1
 80036d2:	3318      	adds	r3, #24
 80036d4:	2200      	movs	r2, #0
 80036d6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80036d8:	7bfa      	ldrb	r2, [r7, #15]
 80036da:	6879      	ldr	r1, [r7, #4]
 80036dc:	4613      	mov	r3, r2
 80036de:	00db      	lsls	r3, r3, #3
 80036e0:	4413      	add	r3, r2
 80036e2:	009b      	lsls	r3, r3, #2
 80036e4:	440b      	add	r3, r1
 80036e6:	331c      	adds	r3, #28
 80036e8:	2200      	movs	r2, #0
 80036ea:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80036ec:	7bfa      	ldrb	r2, [r7, #15]
 80036ee:	6879      	ldr	r1, [r7, #4]
 80036f0:	4613      	mov	r3, r2
 80036f2:	00db      	lsls	r3, r3, #3
 80036f4:	4413      	add	r3, r2
 80036f6:	009b      	lsls	r3, r3, #2
 80036f8:	440b      	add	r3, r1
 80036fa:	3320      	adds	r3, #32
 80036fc:	2200      	movs	r2, #0
 80036fe:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003700:	7bfa      	ldrb	r2, [r7, #15]
 8003702:	6879      	ldr	r1, [r7, #4]
 8003704:	4613      	mov	r3, r2
 8003706:	00db      	lsls	r3, r3, #3
 8003708:	4413      	add	r3, r2
 800370a:	009b      	lsls	r3, r3, #2
 800370c:	440b      	add	r3, r1
 800370e:	3324      	adds	r3, #36	@ 0x24
 8003710:	2200      	movs	r2, #0
 8003712:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003714:	7bfb      	ldrb	r3, [r7, #15]
 8003716:	3301      	adds	r3, #1
 8003718:	73fb      	strb	r3, [r7, #15]
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	791b      	ldrb	r3, [r3, #4]
 800371e:	7bfa      	ldrb	r2, [r7, #15]
 8003720:	429a      	cmp	r2, r3
 8003722:	d3af      	bcc.n	8003684 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003724:	2300      	movs	r3, #0
 8003726:	73fb      	strb	r3, [r7, #15]
 8003728:	e044      	b.n	80037b4 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800372a:	7bfa      	ldrb	r2, [r7, #15]
 800372c:	6879      	ldr	r1, [r7, #4]
 800372e:	4613      	mov	r3, r2
 8003730:	00db      	lsls	r3, r3, #3
 8003732:	4413      	add	r3, r2
 8003734:	009b      	lsls	r3, r3, #2
 8003736:	440b      	add	r3, r1
 8003738:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800373c:	2200      	movs	r2, #0
 800373e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003740:	7bfa      	ldrb	r2, [r7, #15]
 8003742:	6879      	ldr	r1, [r7, #4]
 8003744:	4613      	mov	r3, r2
 8003746:	00db      	lsls	r3, r3, #3
 8003748:	4413      	add	r3, r2
 800374a:	009b      	lsls	r3, r3, #2
 800374c:	440b      	add	r3, r1
 800374e:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003752:	7bfa      	ldrb	r2, [r7, #15]
 8003754:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003756:	7bfa      	ldrb	r2, [r7, #15]
 8003758:	6879      	ldr	r1, [r7, #4]
 800375a:	4613      	mov	r3, r2
 800375c:	00db      	lsls	r3, r3, #3
 800375e:	4413      	add	r3, r2
 8003760:	009b      	lsls	r3, r3, #2
 8003762:	440b      	add	r3, r1
 8003764:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003768:	2200      	movs	r2, #0
 800376a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800376c:	7bfa      	ldrb	r2, [r7, #15]
 800376e:	6879      	ldr	r1, [r7, #4]
 8003770:	4613      	mov	r3, r2
 8003772:	00db      	lsls	r3, r3, #3
 8003774:	4413      	add	r3, r2
 8003776:	009b      	lsls	r3, r3, #2
 8003778:	440b      	add	r3, r1
 800377a:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800377e:	2200      	movs	r2, #0
 8003780:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003782:	7bfa      	ldrb	r2, [r7, #15]
 8003784:	6879      	ldr	r1, [r7, #4]
 8003786:	4613      	mov	r3, r2
 8003788:	00db      	lsls	r3, r3, #3
 800378a:	4413      	add	r3, r2
 800378c:	009b      	lsls	r3, r3, #2
 800378e:	440b      	add	r3, r1
 8003790:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003794:	2200      	movs	r2, #0
 8003796:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003798:	7bfa      	ldrb	r2, [r7, #15]
 800379a:	6879      	ldr	r1, [r7, #4]
 800379c:	4613      	mov	r3, r2
 800379e:	00db      	lsls	r3, r3, #3
 80037a0:	4413      	add	r3, r2
 80037a2:	009b      	lsls	r3, r3, #2
 80037a4:	440b      	add	r3, r1
 80037a6:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80037aa:	2200      	movs	r2, #0
 80037ac:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80037ae:	7bfb      	ldrb	r3, [r7, #15]
 80037b0:	3301      	adds	r3, #1
 80037b2:	73fb      	strb	r3, [r7, #15]
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	791b      	ldrb	r3, [r3, #4]
 80037b8:	7bfa      	ldrb	r2, [r7, #15]
 80037ba:	429a      	cmp	r2, r3
 80037bc:	d3b5      	bcc.n	800372a <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6818      	ldr	r0, [r3, #0]
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	7c1a      	ldrb	r2, [r3, #16]
 80037c6:	f88d 2000 	strb.w	r2, [sp]
 80037ca:	3304      	adds	r3, #4
 80037cc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80037ce:	f002 fadb 	bl	8005d88 <USB_DevInit>
 80037d2:	4603      	mov	r3, r0
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d005      	beq.n	80037e4 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2202      	movs	r2, #2
 80037dc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80037e0:	2301      	movs	r3, #1
 80037e2:	e00c      	b.n	80037fe <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2200      	movs	r2, #0
 80037e8:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	2201      	movs	r2, #1
 80037ee:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	4618      	mov	r0, r3
 80037f8:	f003 fb25 	bl	8006e46 <USB_DevDisconnect>

  return HAL_OK;
 80037fc:	2300      	movs	r3, #0
}
 80037fe:	4618      	mov	r0, r3
 8003800:	3710      	adds	r7, #16
 8003802:	46bd      	mov	sp, r7
 8003804:	bd80      	pop	{r7, pc}

08003806 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003806:	b580      	push	{r7, lr}
 8003808:	b084      	sub	sp, #16
 800380a:	af00      	add	r7, sp, #0
 800380c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800381a:	2b01      	cmp	r3, #1
 800381c:	d101      	bne.n	8003822 <HAL_PCD_Start+0x1c>
 800381e:	2302      	movs	r3, #2
 8003820:	e022      	b.n	8003868 <HAL_PCD_Start+0x62>
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	2201      	movs	r2, #1
 8003826:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	68db      	ldr	r3, [r3, #12]
 800382e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003832:	2b00      	cmp	r3, #0
 8003834:	d009      	beq.n	800384a <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800383a:	2b01      	cmp	r3, #1
 800383c:	d105      	bne.n	800384a <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003842:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	4618      	mov	r0, r3
 8003850:	f002 fa2c 	bl	8005cac <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	4618      	mov	r0, r3
 800385a:	f003 fad3 	bl	8006e04 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	2200      	movs	r2, #0
 8003862:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003866:	2300      	movs	r3, #0
}
 8003868:	4618      	mov	r0, r3
 800386a:	3710      	adds	r7, #16
 800386c:	46bd      	mov	sp, r7
 800386e:	bd80      	pop	{r7, pc}

08003870 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003870:	b590      	push	{r4, r7, lr}
 8003872:	b08d      	sub	sp, #52	@ 0x34
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800387e:	6a3b      	ldr	r3, [r7, #32]
 8003880:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	4618      	mov	r0, r3
 8003888:	f003 fb91 	bl	8006fae <USB_GetMode>
 800388c:	4603      	mov	r3, r0
 800388e:	2b00      	cmp	r3, #0
 8003890:	f040 848c 	bne.w	80041ac <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	4618      	mov	r0, r3
 800389a:	f003 faf5 	bl	8006e88 <USB_ReadInterrupts>
 800389e:	4603      	mov	r3, r0
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	f000 8482 	beq.w	80041aa <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80038a6:	69fb      	ldr	r3, [r7, #28]
 80038a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80038ac:	689b      	ldr	r3, [r3, #8]
 80038ae:	0a1b      	lsrs	r3, r3, #8
 80038b0:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	4618      	mov	r0, r3
 80038c0:	f003 fae2 	bl	8006e88 <USB_ReadInterrupts>
 80038c4:	4603      	mov	r3, r0
 80038c6:	f003 0302 	and.w	r3, r3, #2
 80038ca:	2b02      	cmp	r3, #2
 80038cc:	d107      	bne.n	80038de <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	695a      	ldr	r2, [r3, #20]
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f002 0202 	and.w	r2, r2, #2
 80038dc:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	4618      	mov	r0, r3
 80038e4:	f003 fad0 	bl	8006e88 <USB_ReadInterrupts>
 80038e8:	4603      	mov	r3, r0
 80038ea:	f003 0310 	and.w	r3, r3, #16
 80038ee:	2b10      	cmp	r3, #16
 80038f0:	d161      	bne.n	80039b6 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	699a      	ldr	r2, [r3, #24]
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f022 0210 	bic.w	r2, r2, #16
 8003900:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8003902:	6a3b      	ldr	r3, [r7, #32]
 8003904:	6a1b      	ldr	r3, [r3, #32]
 8003906:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8003908:	69bb      	ldr	r3, [r7, #24]
 800390a:	f003 020f 	and.w	r2, r3, #15
 800390e:	4613      	mov	r3, r2
 8003910:	00db      	lsls	r3, r3, #3
 8003912:	4413      	add	r3, r2
 8003914:	009b      	lsls	r3, r3, #2
 8003916:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800391a:	687a      	ldr	r2, [r7, #4]
 800391c:	4413      	add	r3, r2
 800391e:	3304      	adds	r3, #4
 8003920:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003922:	69bb      	ldr	r3, [r7, #24]
 8003924:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8003928:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800392c:	d124      	bne.n	8003978 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800392e:	69ba      	ldr	r2, [r7, #24]
 8003930:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8003934:	4013      	ands	r3, r2
 8003936:	2b00      	cmp	r3, #0
 8003938:	d035      	beq.n	80039a6 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800393a:	697b      	ldr	r3, [r7, #20]
 800393c:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800393e:	69bb      	ldr	r3, [r7, #24]
 8003940:	091b      	lsrs	r3, r3, #4
 8003942:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003944:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003948:	b29b      	uxth	r3, r3
 800394a:	461a      	mov	r2, r3
 800394c:	6a38      	ldr	r0, [r7, #32]
 800394e:	f003 f907 	bl	8006b60 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003952:	697b      	ldr	r3, [r7, #20]
 8003954:	68da      	ldr	r2, [r3, #12]
 8003956:	69bb      	ldr	r3, [r7, #24]
 8003958:	091b      	lsrs	r3, r3, #4
 800395a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800395e:	441a      	add	r2, r3
 8003960:	697b      	ldr	r3, [r7, #20]
 8003962:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003964:	697b      	ldr	r3, [r7, #20]
 8003966:	695a      	ldr	r2, [r3, #20]
 8003968:	69bb      	ldr	r3, [r7, #24]
 800396a:	091b      	lsrs	r3, r3, #4
 800396c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003970:	441a      	add	r2, r3
 8003972:	697b      	ldr	r3, [r7, #20]
 8003974:	615a      	str	r2, [r3, #20]
 8003976:	e016      	b.n	80039a6 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8003978:	69bb      	ldr	r3, [r7, #24]
 800397a:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800397e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003982:	d110      	bne.n	80039a6 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800398a:	2208      	movs	r2, #8
 800398c:	4619      	mov	r1, r3
 800398e:	6a38      	ldr	r0, [r7, #32]
 8003990:	f003 f8e6 	bl	8006b60 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003994:	697b      	ldr	r3, [r7, #20]
 8003996:	695a      	ldr	r2, [r3, #20]
 8003998:	69bb      	ldr	r3, [r7, #24]
 800399a:	091b      	lsrs	r3, r3, #4
 800399c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80039a0:	441a      	add	r2, r3
 80039a2:	697b      	ldr	r3, [r7, #20]
 80039a4:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	699a      	ldr	r2, [r3, #24]
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f042 0210 	orr.w	r2, r2, #16
 80039b4:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	4618      	mov	r0, r3
 80039bc:	f003 fa64 	bl	8006e88 <USB_ReadInterrupts>
 80039c0:	4603      	mov	r3, r0
 80039c2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80039c6:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80039ca:	f040 80a7 	bne.w	8003b1c <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80039ce:	2300      	movs	r3, #0
 80039d0:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	4618      	mov	r0, r3
 80039d8:	f003 fa69 	bl	8006eae <USB_ReadDevAllOutEpInterrupt>
 80039dc:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80039de:	e099      	b.n	8003b14 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80039e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039e2:	f003 0301 	and.w	r3, r3, #1
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	f000 808e 	beq.w	8003b08 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039f2:	b2d2      	uxtb	r2, r2
 80039f4:	4611      	mov	r1, r2
 80039f6:	4618      	mov	r0, r3
 80039f8:	f003 fa8d 	bl	8006f16 <USB_ReadDevOutEPInterrupt>
 80039fc:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80039fe:	693b      	ldr	r3, [r7, #16]
 8003a00:	f003 0301 	and.w	r3, r3, #1
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d00c      	beq.n	8003a22 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003a08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a0a:	015a      	lsls	r2, r3, #5
 8003a0c:	69fb      	ldr	r3, [r7, #28]
 8003a0e:	4413      	add	r3, r2
 8003a10:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003a14:	461a      	mov	r2, r3
 8003a16:	2301      	movs	r3, #1
 8003a18:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003a1a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003a1c:	6878      	ldr	r0, [r7, #4]
 8003a1e:	f000 fea3 	bl	8004768 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003a22:	693b      	ldr	r3, [r7, #16]
 8003a24:	f003 0308 	and.w	r3, r3, #8
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d00c      	beq.n	8003a46 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003a2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a2e:	015a      	lsls	r2, r3, #5
 8003a30:	69fb      	ldr	r3, [r7, #28]
 8003a32:	4413      	add	r3, r2
 8003a34:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003a38:	461a      	mov	r2, r3
 8003a3a:	2308      	movs	r3, #8
 8003a3c:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003a3e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003a40:	6878      	ldr	r0, [r7, #4]
 8003a42:	f000 ff79 	bl	8004938 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003a46:	693b      	ldr	r3, [r7, #16]
 8003a48:	f003 0310 	and.w	r3, r3, #16
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d008      	beq.n	8003a62 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003a50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a52:	015a      	lsls	r2, r3, #5
 8003a54:	69fb      	ldr	r3, [r7, #28]
 8003a56:	4413      	add	r3, r2
 8003a58:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003a5c:	461a      	mov	r2, r3
 8003a5e:	2310      	movs	r3, #16
 8003a60:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8003a62:	693b      	ldr	r3, [r7, #16]
 8003a64:	f003 0302 	and.w	r3, r3, #2
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d030      	beq.n	8003ace <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8003a6c:	6a3b      	ldr	r3, [r7, #32]
 8003a6e:	695b      	ldr	r3, [r3, #20]
 8003a70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a74:	2b80      	cmp	r3, #128	@ 0x80
 8003a76:	d109      	bne.n	8003a8c <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8003a78:	69fb      	ldr	r3, [r7, #28]
 8003a7a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	69fa      	ldr	r2, [r7, #28]
 8003a82:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003a86:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003a8a:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8003a8c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a8e:	4613      	mov	r3, r2
 8003a90:	00db      	lsls	r3, r3, #3
 8003a92:	4413      	add	r3, r2
 8003a94:	009b      	lsls	r3, r3, #2
 8003a96:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003a9a:	687a      	ldr	r2, [r7, #4]
 8003a9c:	4413      	add	r3, r2
 8003a9e:	3304      	adds	r3, #4
 8003aa0:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003aa2:	697b      	ldr	r3, [r7, #20]
 8003aa4:	78db      	ldrb	r3, [r3, #3]
 8003aa6:	2b01      	cmp	r3, #1
 8003aa8:	d108      	bne.n	8003abc <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8003aaa:	697b      	ldr	r3, [r7, #20]
 8003aac:	2200      	movs	r2, #0
 8003aae:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003ab0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ab2:	b2db      	uxtb	r3, r3
 8003ab4:	4619      	mov	r1, r3
 8003ab6:	6878      	ldr	r0, [r7, #4]
 8003ab8:	f005 fe4e 	bl	8009758 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8003abc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003abe:	015a      	lsls	r2, r3, #5
 8003ac0:	69fb      	ldr	r3, [r7, #28]
 8003ac2:	4413      	add	r3, r2
 8003ac4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003ac8:	461a      	mov	r2, r3
 8003aca:	2302      	movs	r3, #2
 8003acc:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003ace:	693b      	ldr	r3, [r7, #16]
 8003ad0:	f003 0320 	and.w	r3, r3, #32
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d008      	beq.n	8003aea <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003ad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ada:	015a      	lsls	r2, r3, #5
 8003adc:	69fb      	ldr	r3, [r7, #28]
 8003ade:	4413      	add	r3, r2
 8003ae0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003ae4:	461a      	mov	r2, r3
 8003ae6:	2320      	movs	r3, #32
 8003ae8:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003aea:	693b      	ldr	r3, [r7, #16]
 8003aec:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d009      	beq.n	8003b08 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003af4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003af6:	015a      	lsls	r2, r3, #5
 8003af8:	69fb      	ldr	r3, [r7, #28]
 8003afa:	4413      	add	r3, r2
 8003afc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003b00:	461a      	mov	r2, r3
 8003b02:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003b06:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003b08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b0a:	3301      	adds	r3, #1
 8003b0c:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003b0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b10:	085b      	lsrs	r3, r3, #1
 8003b12:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003b14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	f47f af62 	bne.w	80039e0 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4618      	mov	r0, r3
 8003b22:	f003 f9b1 	bl	8006e88 <USB_ReadInterrupts>
 8003b26:	4603      	mov	r3, r0
 8003b28:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003b2c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003b30:	f040 80db 	bne.w	8003cea <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	4618      	mov	r0, r3
 8003b3a:	f003 f9d2 	bl	8006ee2 <USB_ReadDevAllInEpInterrupt>
 8003b3e:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8003b40:	2300      	movs	r3, #0
 8003b42:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8003b44:	e0cd      	b.n	8003ce2 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003b46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b48:	f003 0301 	and.w	r3, r3, #1
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	f000 80c2 	beq.w	8003cd6 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b58:	b2d2      	uxtb	r2, r2
 8003b5a:	4611      	mov	r1, r2
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	f003 f9f8 	bl	8006f52 <USB_ReadDevInEPInterrupt>
 8003b62:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003b64:	693b      	ldr	r3, [r7, #16]
 8003b66:	f003 0301 	and.w	r3, r3, #1
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d057      	beq.n	8003c1e <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003b6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b70:	f003 030f 	and.w	r3, r3, #15
 8003b74:	2201      	movs	r2, #1
 8003b76:	fa02 f303 	lsl.w	r3, r2, r3
 8003b7a:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003b7c:	69fb      	ldr	r3, [r7, #28]
 8003b7e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003b82:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	43db      	mvns	r3, r3
 8003b88:	69f9      	ldr	r1, [r7, #28]
 8003b8a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003b8e:	4013      	ands	r3, r2
 8003b90:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003b92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b94:	015a      	lsls	r2, r3, #5
 8003b96:	69fb      	ldr	r3, [r7, #28]
 8003b98:	4413      	add	r3, r2
 8003b9a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003b9e:	461a      	mov	r2, r3
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	799b      	ldrb	r3, [r3, #6]
 8003ba8:	2b01      	cmp	r3, #1
 8003baa:	d132      	bne.n	8003c12 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003bac:	6879      	ldr	r1, [r7, #4]
 8003bae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003bb0:	4613      	mov	r3, r2
 8003bb2:	00db      	lsls	r3, r3, #3
 8003bb4:	4413      	add	r3, r2
 8003bb6:	009b      	lsls	r3, r3, #2
 8003bb8:	440b      	add	r3, r1
 8003bba:	3320      	adds	r3, #32
 8003bbc:	6819      	ldr	r1, [r3, #0]
 8003bbe:	6878      	ldr	r0, [r7, #4]
 8003bc0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003bc2:	4613      	mov	r3, r2
 8003bc4:	00db      	lsls	r3, r3, #3
 8003bc6:	4413      	add	r3, r2
 8003bc8:	009b      	lsls	r3, r3, #2
 8003bca:	4403      	add	r3, r0
 8003bcc:	331c      	adds	r3, #28
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	4419      	add	r1, r3
 8003bd2:	6878      	ldr	r0, [r7, #4]
 8003bd4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003bd6:	4613      	mov	r3, r2
 8003bd8:	00db      	lsls	r3, r3, #3
 8003bda:	4413      	add	r3, r2
 8003bdc:	009b      	lsls	r3, r3, #2
 8003bde:	4403      	add	r3, r0
 8003be0:	3320      	adds	r3, #32
 8003be2:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003be4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d113      	bne.n	8003c12 <HAL_PCD_IRQHandler+0x3a2>
 8003bea:	6879      	ldr	r1, [r7, #4]
 8003bec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003bee:	4613      	mov	r3, r2
 8003bf0:	00db      	lsls	r3, r3, #3
 8003bf2:	4413      	add	r3, r2
 8003bf4:	009b      	lsls	r3, r3, #2
 8003bf6:	440b      	add	r3, r1
 8003bf8:	3324      	adds	r3, #36	@ 0x24
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d108      	bne.n	8003c12 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6818      	ldr	r0, [r3, #0]
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003c0a:	461a      	mov	r2, r3
 8003c0c:	2101      	movs	r1, #1
 8003c0e:	f003 f9ff 	bl	8007010 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003c12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c14:	b2db      	uxtb	r3, r3
 8003c16:	4619      	mov	r1, r3
 8003c18:	6878      	ldr	r0, [r7, #4]
 8003c1a:	f005 fd22 	bl	8009662 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003c1e:	693b      	ldr	r3, [r7, #16]
 8003c20:	f003 0308 	and.w	r3, r3, #8
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d008      	beq.n	8003c3a <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003c28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c2a:	015a      	lsls	r2, r3, #5
 8003c2c:	69fb      	ldr	r3, [r7, #28]
 8003c2e:	4413      	add	r3, r2
 8003c30:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003c34:	461a      	mov	r2, r3
 8003c36:	2308      	movs	r3, #8
 8003c38:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003c3a:	693b      	ldr	r3, [r7, #16]
 8003c3c:	f003 0310 	and.w	r3, r3, #16
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d008      	beq.n	8003c56 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003c44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c46:	015a      	lsls	r2, r3, #5
 8003c48:	69fb      	ldr	r3, [r7, #28]
 8003c4a:	4413      	add	r3, r2
 8003c4c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003c50:	461a      	mov	r2, r3
 8003c52:	2310      	movs	r3, #16
 8003c54:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003c56:	693b      	ldr	r3, [r7, #16]
 8003c58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d008      	beq.n	8003c72 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003c60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c62:	015a      	lsls	r2, r3, #5
 8003c64:	69fb      	ldr	r3, [r7, #28]
 8003c66:	4413      	add	r3, r2
 8003c68:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003c6c:	461a      	mov	r2, r3
 8003c6e:	2340      	movs	r3, #64	@ 0x40
 8003c70:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003c72:	693b      	ldr	r3, [r7, #16]
 8003c74:	f003 0302 	and.w	r3, r3, #2
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d023      	beq.n	8003cc4 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8003c7c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003c7e:	6a38      	ldr	r0, [r7, #32]
 8003c80:	f002 f9e6 	bl	8006050 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8003c84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c86:	4613      	mov	r3, r2
 8003c88:	00db      	lsls	r3, r3, #3
 8003c8a:	4413      	add	r3, r2
 8003c8c:	009b      	lsls	r3, r3, #2
 8003c8e:	3310      	adds	r3, #16
 8003c90:	687a      	ldr	r2, [r7, #4]
 8003c92:	4413      	add	r3, r2
 8003c94:	3304      	adds	r3, #4
 8003c96:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003c98:	697b      	ldr	r3, [r7, #20]
 8003c9a:	78db      	ldrb	r3, [r3, #3]
 8003c9c:	2b01      	cmp	r3, #1
 8003c9e:	d108      	bne.n	8003cb2 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8003ca0:	697b      	ldr	r3, [r7, #20]
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003ca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ca8:	b2db      	uxtb	r3, r3
 8003caa:	4619      	mov	r1, r3
 8003cac:	6878      	ldr	r0, [r7, #4]
 8003cae:	f005 fd65 	bl	800977c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cb4:	015a      	lsls	r2, r3, #5
 8003cb6:	69fb      	ldr	r3, [r7, #28]
 8003cb8:	4413      	add	r3, r2
 8003cba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003cbe:	461a      	mov	r2, r3
 8003cc0:	2302      	movs	r3, #2
 8003cc2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003cc4:	693b      	ldr	r3, [r7, #16]
 8003cc6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d003      	beq.n	8003cd6 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003cce:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003cd0:	6878      	ldr	r0, [r7, #4]
 8003cd2:	f000 fcbd 	bl	8004650 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8003cd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cd8:	3301      	adds	r3, #1
 8003cda:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003cdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cde:	085b      	lsrs	r3, r3, #1
 8003ce0:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003ce2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	f47f af2e 	bne.w	8003b46 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	4618      	mov	r0, r3
 8003cf0:	f003 f8ca 	bl	8006e88 <USB_ReadInterrupts>
 8003cf4:	4603      	mov	r3, r0
 8003cf6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003cfe:	d122      	bne.n	8003d46 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003d00:	69fb      	ldr	r3, [r7, #28]
 8003d02:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	69fa      	ldr	r2, [r7, #28]
 8003d0a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003d0e:	f023 0301 	bic.w	r3, r3, #1
 8003d12:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8003d1a:	2b01      	cmp	r3, #1
 8003d1c:	d108      	bne.n	8003d30 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2200      	movs	r2, #0
 8003d22:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003d26:	2100      	movs	r1, #0
 8003d28:	6878      	ldr	r0, [r7, #4]
 8003d2a:	f000 fea3 	bl	8004a74 <HAL_PCDEx_LPM_Callback>
 8003d2e:	e002      	b.n	8003d36 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003d30:	6878      	ldr	r0, [r7, #4]
 8003d32:	f005 fd03 	bl	800973c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	695a      	ldr	r2, [r3, #20]
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8003d44:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	f003 f89c 	bl	8006e88 <USB_ReadInterrupts>
 8003d50:	4603      	mov	r3, r0
 8003d52:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003d56:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003d5a:	d112      	bne.n	8003d82 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003d5c:	69fb      	ldr	r3, [r7, #28]
 8003d5e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003d62:	689b      	ldr	r3, [r3, #8]
 8003d64:	f003 0301 	and.w	r3, r3, #1
 8003d68:	2b01      	cmp	r3, #1
 8003d6a:	d102      	bne.n	8003d72 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003d6c:	6878      	ldr	r0, [r7, #4]
 8003d6e:	f005 fcbf 	bl	80096f0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	695a      	ldr	r2, [r3, #20]
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8003d80:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	4618      	mov	r0, r3
 8003d88:	f003 f87e 	bl	8006e88 <USB_ReadInterrupts>
 8003d8c:	4603      	mov	r3, r0
 8003d8e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003d92:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d96:	f040 80b7 	bne.w	8003f08 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003d9a:	69fb      	ldr	r3, [r7, #28]
 8003d9c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003da0:	685b      	ldr	r3, [r3, #4]
 8003da2:	69fa      	ldr	r2, [r7, #28]
 8003da4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003da8:	f023 0301 	bic.w	r3, r3, #1
 8003dac:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	2110      	movs	r1, #16
 8003db4:	4618      	mov	r0, r3
 8003db6:	f002 f94b 	bl	8006050 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003dba:	2300      	movs	r3, #0
 8003dbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003dbe:	e046      	b.n	8003e4e <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003dc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003dc2:	015a      	lsls	r2, r3, #5
 8003dc4:	69fb      	ldr	r3, [r7, #28]
 8003dc6:	4413      	add	r3, r2
 8003dc8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003dcc:	461a      	mov	r2, r3
 8003dce:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003dd2:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003dd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003dd6:	015a      	lsls	r2, r3, #5
 8003dd8:	69fb      	ldr	r3, [r7, #28]
 8003dda:	4413      	add	r3, r2
 8003ddc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003de4:	0151      	lsls	r1, r2, #5
 8003de6:	69fa      	ldr	r2, [r7, #28]
 8003de8:	440a      	add	r2, r1
 8003dea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8003dee:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003df2:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003df4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003df6:	015a      	lsls	r2, r3, #5
 8003df8:	69fb      	ldr	r3, [r7, #28]
 8003dfa:	4413      	add	r3, r2
 8003dfc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003e00:	461a      	mov	r2, r3
 8003e02:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003e06:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003e08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e0a:	015a      	lsls	r2, r3, #5
 8003e0c:	69fb      	ldr	r3, [r7, #28]
 8003e0e:	4413      	add	r3, r2
 8003e10:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003e18:	0151      	lsls	r1, r2, #5
 8003e1a:	69fa      	ldr	r2, [r7, #28]
 8003e1c:	440a      	add	r2, r1
 8003e1e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8003e22:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003e26:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003e28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e2a:	015a      	lsls	r2, r3, #5
 8003e2c:	69fb      	ldr	r3, [r7, #28]
 8003e2e:	4413      	add	r3, r2
 8003e30:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003e38:	0151      	lsls	r1, r2, #5
 8003e3a:	69fa      	ldr	r2, [r7, #28]
 8003e3c:	440a      	add	r2, r1
 8003e3e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8003e42:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8003e46:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003e48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e4a:	3301      	adds	r3, #1
 8003e4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	791b      	ldrb	r3, [r3, #4]
 8003e52:	461a      	mov	r2, r3
 8003e54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e56:	4293      	cmp	r3, r2
 8003e58:	d3b2      	bcc.n	8003dc0 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003e5a:	69fb      	ldr	r3, [r7, #28]
 8003e5c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003e60:	69db      	ldr	r3, [r3, #28]
 8003e62:	69fa      	ldr	r2, [r7, #28]
 8003e64:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003e68:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8003e6c:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	7bdb      	ldrb	r3, [r3, #15]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d016      	beq.n	8003ea4 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003e76:	69fb      	ldr	r3, [r7, #28]
 8003e78:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003e7c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003e80:	69fa      	ldr	r2, [r7, #28]
 8003e82:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003e86:	f043 030b 	orr.w	r3, r3, #11
 8003e8a:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8003e8e:	69fb      	ldr	r3, [r7, #28]
 8003e90:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003e94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e96:	69fa      	ldr	r2, [r7, #28]
 8003e98:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003e9c:	f043 030b 	orr.w	r3, r3, #11
 8003ea0:	6453      	str	r3, [r2, #68]	@ 0x44
 8003ea2:	e015      	b.n	8003ed0 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003ea4:	69fb      	ldr	r3, [r7, #28]
 8003ea6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003eaa:	695b      	ldr	r3, [r3, #20]
 8003eac:	69fa      	ldr	r2, [r7, #28]
 8003eae:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003eb2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003eb6:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8003eba:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003ebc:	69fb      	ldr	r3, [r7, #28]
 8003ebe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003ec2:	691b      	ldr	r3, [r3, #16]
 8003ec4:	69fa      	ldr	r2, [r7, #28]
 8003ec6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003eca:	f043 030b 	orr.w	r3, r3, #11
 8003ece:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003ed0:	69fb      	ldr	r3, [r7, #28]
 8003ed2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	69fa      	ldr	r2, [r7, #28]
 8003eda:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003ede:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8003ee2:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6818      	ldr	r0, [r3, #0]
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003ef2:	461a      	mov	r2, r3
 8003ef4:	f003 f88c 	bl	8007010 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	695a      	ldr	r2, [r3, #20]
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8003f06:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	f002 ffbb 	bl	8006e88 <USB_ReadInterrupts>
 8003f12:	4603      	mov	r3, r0
 8003f14:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003f18:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003f1c:	d123      	bne.n	8003f66 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	4618      	mov	r0, r3
 8003f24:	f003 f851 	bl	8006fca <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	f002 f908 	bl	8006142 <USB_GetDevSpeed>
 8003f32:	4603      	mov	r3, r0
 8003f34:	461a      	mov	r2, r3
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681c      	ldr	r4, [r3, #0]
 8003f3e:	f001 f9c9 	bl	80052d4 <HAL_RCC_GetHCLKFreq>
 8003f42:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003f48:	461a      	mov	r2, r3
 8003f4a:	4620      	mov	r0, r4
 8003f4c:	f001 fe0c 	bl	8005b68 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8003f50:	6878      	ldr	r0, [r7, #4]
 8003f52:	f005 fbae 	bl	80096b2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	695a      	ldr	r2, [r3, #20]
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8003f64:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	f002 ff8c 	bl	8006e88 <USB_ReadInterrupts>
 8003f70:	4603      	mov	r3, r0
 8003f72:	f003 0308 	and.w	r3, r3, #8
 8003f76:	2b08      	cmp	r3, #8
 8003f78:	d10a      	bne.n	8003f90 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8003f7a:	6878      	ldr	r0, [r7, #4]
 8003f7c:	f005 fb8b 	bl	8009696 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	695a      	ldr	r2, [r3, #20]
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f002 0208 	and.w	r2, r2, #8
 8003f8e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	4618      	mov	r0, r3
 8003f96:	f002 ff77 	bl	8006e88 <USB_ReadInterrupts>
 8003f9a:	4603      	mov	r3, r0
 8003f9c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fa0:	2b80      	cmp	r3, #128	@ 0x80
 8003fa2:	d123      	bne.n	8003fec <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8003fa4:	6a3b      	ldr	r3, [r7, #32]
 8003fa6:	699b      	ldr	r3, [r3, #24]
 8003fa8:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003fac:	6a3b      	ldr	r3, [r7, #32]
 8003fae:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003fb0:	2301      	movs	r3, #1
 8003fb2:	627b      	str	r3, [r7, #36]	@ 0x24
 8003fb4:	e014      	b.n	8003fe0 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8003fb6:	6879      	ldr	r1, [r7, #4]
 8003fb8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003fba:	4613      	mov	r3, r2
 8003fbc:	00db      	lsls	r3, r3, #3
 8003fbe:	4413      	add	r3, r2
 8003fc0:	009b      	lsls	r3, r3, #2
 8003fc2:	440b      	add	r3, r1
 8003fc4:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8003fc8:	781b      	ldrb	r3, [r3, #0]
 8003fca:	2b01      	cmp	r3, #1
 8003fcc:	d105      	bne.n	8003fda <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8003fce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fd0:	b2db      	uxtb	r3, r3
 8003fd2:	4619      	mov	r1, r3
 8003fd4:	6878      	ldr	r0, [r7, #4]
 8003fd6:	f000 fb0a 	bl	80045ee <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003fda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fdc:	3301      	adds	r3, #1
 8003fde:	627b      	str	r3, [r7, #36]	@ 0x24
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	791b      	ldrb	r3, [r3, #4]
 8003fe4:	461a      	mov	r2, r3
 8003fe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fe8:	4293      	cmp	r3, r2
 8003fea:	d3e4      	bcc.n	8003fb6 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	f002 ff49 	bl	8006e88 <USB_ReadInterrupts>
 8003ff6:	4603      	mov	r3, r0
 8003ff8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003ffc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004000:	d13c      	bne.n	800407c <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004002:	2301      	movs	r3, #1
 8004004:	627b      	str	r3, [r7, #36]	@ 0x24
 8004006:	e02b      	b.n	8004060 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8004008:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800400a:	015a      	lsls	r2, r3, #5
 800400c:	69fb      	ldr	r3, [r7, #28]
 800400e:	4413      	add	r3, r2
 8004010:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004018:	6879      	ldr	r1, [r7, #4]
 800401a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800401c:	4613      	mov	r3, r2
 800401e:	00db      	lsls	r3, r3, #3
 8004020:	4413      	add	r3, r2
 8004022:	009b      	lsls	r3, r3, #2
 8004024:	440b      	add	r3, r1
 8004026:	3318      	adds	r3, #24
 8004028:	781b      	ldrb	r3, [r3, #0]
 800402a:	2b01      	cmp	r3, #1
 800402c:	d115      	bne.n	800405a <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800402e:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004030:	2b00      	cmp	r3, #0
 8004032:	da12      	bge.n	800405a <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8004034:	6879      	ldr	r1, [r7, #4]
 8004036:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004038:	4613      	mov	r3, r2
 800403a:	00db      	lsls	r3, r3, #3
 800403c:	4413      	add	r3, r2
 800403e:	009b      	lsls	r3, r3, #2
 8004040:	440b      	add	r3, r1
 8004042:	3317      	adds	r3, #23
 8004044:	2201      	movs	r2, #1
 8004046:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8004048:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800404a:	b2db      	uxtb	r3, r3
 800404c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004050:	b2db      	uxtb	r3, r3
 8004052:	4619      	mov	r1, r3
 8004054:	6878      	ldr	r0, [r7, #4]
 8004056:	f000 faca 	bl	80045ee <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800405a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800405c:	3301      	adds	r3, #1
 800405e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	791b      	ldrb	r3, [r3, #4]
 8004064:	461a      	mov	r2, r3
 8004066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004068:	4293      	cmp	r3, r2
 800406a:	d3cd      	bcc.n	8004008 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	695a      	ldr	r2, [r3, #20]
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800407a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	4618      	mov	r0, r3
 8004082:	f002 ff01 	bl	8006e88 <USB_ReadInterrupts>
 8004086:	4603      	mov	r3, r0
 8004088:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800408c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004090:	d156      	bne.n	8004140 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004092:	2301      	movs	r3, #1
 8004094:	627b      	str	r3, [r7, #36]	@ 0x24
 8004096:	e045      	b.n	8004124 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8004098:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800409a:	015a      	lsls	r2, r3, #5
 800409c:	69fb      	ldr	r3, [r7, #28]
 800409e:	4413      	add	r3, r2
 80040a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80040a8:	6879      	ldr	r1, [r7, #4]
 80040aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040ac:	4613      	mov	r3, r2
 80040ae:	00db      	lsls	r3, r3, #3
 80040b0:	4413      	add	r3, r2
 80040b2:	009b      	lsls	r3, r3, #2
 80040b4:	440b      	add	r3, r1
 80040b6:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80040ba:	781b      	ldrb	r3, [r3, #0]
 80040bc:	2b01      	cmp	r3, #1
 80040be:	d12e      	bne.n	800411e <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80040c0:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	da2b      	bge.n	800411e <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 80040c6:	69bb      	ldr	r3, [r7, #24]
 80040c8:	0c1a      	lsrs	r2, r3, #16
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 80040d0:	4053      	eors	r3, r2
 80040d2:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d121      	bne.n	800411e <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80040da:	6879      	ldr	r1, [r7, #4]
 80040dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040de:	4613      	mov	r3, r2
 80040e0:	00db      	lsls	r3, r3, #3
 80040e2:	4413      	add	r3, r2
 80040e4:	009b      	lsls	r3, r3, #2
 80040e6:	440b      	add	r3, r1
 80040e8:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80040ec:	2201      	movs	r2, #1
 80040ee:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80040f0:	6a3b      	ldr	r3, [r7, #32]
 80040f2:	699b      	ldr	r3, [r3, #24]
 80040f4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80040f8:	6a3b      	ldr	r3, [r7, #32]
 80040fa:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80040fc:	6a3b      	ldr	r3, [r7, #32]
 80040fe:	695b      	ldr	r3, [r3, #20]
 8004100:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004104:	2b00      	cmp	r3, #0
 8004106:	d10a      	bne.n	800411e <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8004108:	69fb      	ldr	r3, [r7, #28]
 800410a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800410e:	685b      	ldr	r3, [r3, #4]
 8004110:	69fa      	ldr	r2, [r7, #28]
 8004112:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004116:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800411a:	6053      	str	r3, [r2, #4]
            break;
 800411c:	e008      	b.n	8004130 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800411e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004120:	3301      	adds	r3, #1
 8004122:	627b      	str	r3, [r7, #36]	@ 0x24
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	791b      	ldrb	r3, [r3, #4]
 8004128:	461a      	mov	r2, r3
 800412a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800412c:	4293      	cmp	r3, r2
 800412e:	d3b3      	bcc.n	8004098 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	695a      	ldr	r2, [r3, #20]
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 800413e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4618      	mov	r0, r3
 8004146:	f002 fe9f 	bl	8006e88 <USB_ReadInterrupts>
 800414a:	4603      	mov	r3, r0
 800414c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004150:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004154:	d10a      	bne.n	800416c <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004156:	6878      	ldr	r0, [r7, #4]
 8004158:	f005 fb22 	bl	80097a0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	695a      	ldr	r2, [r3, #20]
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800416a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	4618      	mov	r0, r3
 8004172:	f002 fe89 	bl	8006e88 <USB_ReadInterrupts>
 8004176:	4603      	mov	r3, r0
 8004178:	f003 0304 	and.w	r3, r3, #4
 800417c:	2b04      	cmp	r3, #4
 800417e:	d115      	bne.n	80041ac <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	685b      	ldr	r3, [r3, #4]
 8004186:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004188:	69bb      	ldr	r3, [r7, #24]
 800418a:	f003 0304 	and.w	r3, r3, #4
 800418e:	2b00      	cmp	r3, #0
 8004190:	d002      	beq.n	8004198 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004192:	6878      	ldr	r0, [r7, #4]
 8004194:	f005 fb12 	bl	80097bc <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	6859      	ldr	r1, [r3, #4]
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	69ba      	ldr	r2, [r7, #24]
 80041a4:	430a      	orrs	r2, r1
 80041a6:	605a      	str	r2, [r3, #4]
 80041a8:	e000      	b.n	80041ac <HAL_PCD_IRQHandler+0x93c>
      return;
 80041aa:	bf00      	nop
    }
  }
}
 80041ac:	3734      	adds	r7, #52	@ 0x34
 80041ae:	46bd      	mov	sp, r7
 80041b0:	bd90      	pop	{r4, r7, pc}

080041b2 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80041b2:	b580      	push	{r7, lr}
 80041b4:	b082      	sub	sp, #8
 80041b6:	af00      	add	r7, sp, #0
 80041b8:	6078      	str	r0, [r7, #4]
 80041ba:	460b      	mov	r3, r1
 80041bc:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80041c4:	2b01      	cmp	r3, #1
 80041c6:	d101      	bne.n	80041cc <HAL_PCD_SetAddress+0x1a>
 80041c8:	2302      	movs	r3, #2
 80041ca:	e012      	b.n	80041f2 <HAL_PCD_SetAddress+0x40>
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2201      	movs	r2, #1
 80041d0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	78fa      	ldrb	r2, [r7, #3]
 80041d8:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	78fa      	ldrb	r2, [r7, #3]
 80041e0:	4611      	mov	r1, r2
 80041e2:	4618      	mov	r0, r3
 80041e4:	f002 fde8 	bl	8006db8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2200      	movs	r2, #0
 80041ec:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80041f0:	2300      	movs	r3, #0
}
 80041f2:	4618      	mov	r0, r3
 80041f4:	3708      	adds	r7, #8
 80041f6:	46bd      	mov	sp, r7
 80041f8:	bd80      	pop	{r7, pc}

080041fa <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80041fa:	b580      	push	{r7, lr}
 80041fc:	b084      	sub	sp, #16
 80041fe:	af00      	add	r7, sp, #0
 8004200:	6078      	str	r0, [r7, #4]
 8004202:	4608      	mov	r0, r1
 8004204:	4611      	mov	r1, r2
 8004206:	461a      	mov	r2, r3
 8004208:	4603      	mov	r3, r0
 800420a:	70fb      	strb	r3, [r7, #3]
 800420c:	460b      	mov	r3, r1
 800420e:	803b      	strh	r3, [r7, #0]
 8004210:	4613      	mov	r3, r2
 8004212:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8004214:	2300      	movs	r3, #0
 8004216:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004218:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800421c:	2b00      	cmp	r3, #0
 800421e:	da0f      	bge.n	8004240 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004220:	78fb      	ldrb	r3, [r7, #3]
 8004222:	f003 020f 	and.w	r2, r3, #15
 8004226:	4613      	mov	r3, r2
 8004228:	00db      	lsls	r3, r3, #3
 800422a:	4413      	add	r3, r2
 800422c:	009b      	lsls	r3, r3, #2
 800422e:	3310      	adds	r3, #16
 8004230:	687a      	ldr	r2, [r7, #4]
 8004232:	4413      	add	r3, r2
 8004234:	3304      	adds	r3, #4
 8004236:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	2201      	movs	r2, #1
 800423c:	705a      	strb	r2, [r3, #1]
 800423e:	e00f      	b.n	8004260 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004240:	78fb      	ldrb	r3, [r7, #3]
 8004242:	f003 020f 	and.w	r2, r3, #15
 8004246:	4613      	mov	r3, r2
 8004248:	00db      	lsls	r3, r3, #3
 800424a:	4413      	add	r3, r2
 800424c:	009b      	lsls	r3, r3, #2
 800424e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004252:	687a      	ldr	r2, [r7, #4]
 8004254:	4413      	add	r3, r2
 8004256:	3304      	adds	r3, #4
 8004258:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	2200      	movs	r2, #0
 800425e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004260:	78fb      	ldrb	r3, [r7, #3]
 8004262:	f003 030f 	and.w	r3, r3, #15
 8004266:	b2da      	uxtb	r2, r3
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800426c:	883b      	ldrh	r3, [r7, #0]
 800426e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	78ba      	ldrb	r2, [r7, #2]
 800427a:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	785b      	ldrb	r3, [r3, #1]
 8004280:	2b00      	cmp	r3, #0
 8004282:	d004      	beq.n	800428e <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	781b      	ldrb	r3, [r3, #0]
 8004288:	461a      	mov	r2, r3
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800428e:	78bb      	ldrb	r3, [r7, #2]
 8004290:	2b02      	cmp	r3, #2
 8004292:	d102      	bne.n	800429a <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	2200      	movs	r2, #0
 8004298:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80042a0:	2b01      	cmp	r3, #1
 80042a2:	d101      	bne.n	80042a8 <HAL_PCD_EP_Open+0xae>
 80042a4:	2302      	movs	r3, #2
 80042a6:	e00e      	b.n	80042c6 <HAL_PCD_EP_Open+0xcc>
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2201      	movs	r2, #1
 80042ac:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	68f9      	ldr	r1, [r7, #12]
 80042b6:	4618      	mov	r0, r3
 80042b8:	f001 ff68 	bl	800618c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2200      	movs	r2, #0
 80042c0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 80042c4:	7afb      	ldrb	r3, [r7, #11]
}
 80042c6:	4618      	mov	r0, r3
 80042c8:	3710      	adds	r7, #16
 80042ca:	46bd      	mov	sp, r7
 80042cc:	bd80      	pop	{r7, pc}

080042ce <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80042ce:	b580      	push	{r7, lr}
 80042d0:	b084      	sub	sp, #16
 80042d2:	af00      	add	r7, sp, #0
 80042d4:	6078      	str	r0, [r7, #4]
 80042d6:	460b      	mov	r3, r1
 80042d8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80042da:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	da0f      	bge.n	8004302 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80042e2:	78fb      	ldrb	r3, [r7, #3]
 80042e4:	f003 020f 	and.w	r2, r3, #15
 80042e8:	4613      	mov	r3, r2
 80042ea:	00db      	lsls	r3, r3, #3
 80042ec:	4413      	add	r3, r2
 80042ee:	009b      	lsls	r3, r3, #2
 80042f0:	3310      	adds	r3, #16
 80042f2:	687a      	ldr	r2, [r7, #4]
 80042f4:	4413      	add	r3, r2
 80042f6:	3304      	adds	r3, #4
 80042f8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	2201      	movs	r2, #1
 80042fe:	705a      	strb	r2, [r3, #1]
 8004300:	e00f      	b.n	8004322 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004302:	78fb      	ldrb	r3, [r7, #3]
 8004304:	f003 020f 	and.w	r2, r3, #15
 8004308:	4613      	mov	r3, r2
 800430a:	00db      	lsls	r3, r3, #3
 800430c:	4413      	add	r3, r2
 800430e:	009b      	lsls	r3, r3, #2
 8004310:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004314:	687a      	ldr	r2, [r7, #4]
 8004316:	4413      	add	r3, r2
 8004318:	3304      	adds	r3, #4
 800431a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	2200      	movs	r2, #0
 8004320:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8004322:	78fb      	ldrb	r3, [r7, #3]
 8004324:	f003 030f 	and.w	r3, r3, #15
 8004328:	b2da      	uxtb	r2, r3
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004334:	2b01      	cmp	r3, #1
 8004336:	d101      	bne.n	800433c <HAL_PCD_EP_Close+0x6e>
 8004338:	2302      	movs	r3, #2
 800433a:	e00e      	b.n	800435a <HAL_PCD_EP_Close+0x8c>
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2201      	movs	r2, #1
 8004340:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	68f9      	ldr	r1, [r7, #12]
 800434a:	4618      	mov	r0, r3
 800434c:	f001 ffa6 	bl	800629c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2200      	movs	r2, #0
 8004354:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8004358:	2300      	movs	r3, #0
}
 800435a:	4618      	mov	r0, r3
 800435c:	3710      	adds	r7, #16
 800435e:	46bd      	mov	sp, r7
 8004360:	bd80      	pop	{r7, pc}

08004362 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004362:	b580      	push	{r7, lr}
 8004364:	b086      	sub	sp, #24
 8004366:	af00      	add	r7, sp, #0
 8004368:	60f8      	str	r0, [r7, #12]
 800436a:	607a      	str	r2, [r7, #4]
 800436c:	603b      	str	r3, [r7, #0]
 800436e:	460b      	mov	r3, r1
 8004370:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004372:	7afb      	ldrb	r3, [r7, #11]
 8004374:	f003 020f 	and.w	r2, r3, #15
 8004378:	4613      	mov	r3, r2
 800437a:	00db      	lsls	r3, r3, #3
 800437c:	4413      	add	r3, r2
 800437e:	009b      	lsls	r3, r3, #2
 8004380:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004384:	68fa      	ldr	r2, [r7, #12]
 8004386:	4413      	add	r3, r2
 8004388:	3304      	adds	r3, #4
 800438a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800438c:	697b      	ldr	r3, [r7, #20]
 800438e:	687a      	ldr	r2, [r7, #4]
 8004390:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004392:	697b      	ldr	r3, [r7, #20]
 8004394:	683a      	ldr	r2, [r7, #0]
 8004396:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004398:	697b      	ldr	r3, [r7, #20]
 800439a:	2200      	movs	r2, #0
 800439c:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800439e:	697b      	ldr	r3, [r7, #20]
 80043a0:	2200      	movs	r2, #0
 80043a2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80043a4:	7afb      	ldrb	r3, [r7, #11]
 80043a6:	f003 030f 	and.w	r3, r3, #15
 80043aa:	b2da      	uxtb	r2, r3
 80043ac:	697b      	ldr	r3, [r7, #20]
 80043ae:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	799b      	ldrb	r3, [r3, #6]
 80043b4:	2b01      	cmp	r3, #1
 80043b6:	d102      	bne.n	80043be <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80043b8:	687a      	ldr	r2, [r7, #4]
 80043ba:	697b      	ldr	r3, [r7, #20]
 80043bc:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	6818      	ldr	r0, [r3, #0]
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	799b      	ldrb	r3, [r3, #6]
 80043c6:	461a      	mov	r2, r3
 80043c8:	6979      	ldr	r1, [r7, #20]
 80043ca:	f002 f843 	bl	8006454 <USB_EPStartXfer>

  return HAL_OK;
 80043ce:	2300      	movs	r3, #0
}
 80043d0:	4618      	mov	r0, r3
 80043d2:	3718      	adds	r7, #24
 80043d4:	46bd      	mov	sp, r7
 80043d6:	bd80      	pop	{r7, pc}

080043d8 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80043d8:	b480      	push	{r7}
 80043da:	b083      	sub	sp, #12
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
 80043e0:	460b      	mov	r3, r1
 80043e2:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80043e4:	78fb      	ldrb	r3, [r7, #3]
 80043e6:	f003 020f 	and.w	r2, r3, #15
 80043ea:	6879      	ldr	r1, [r7, #4]
 80043ec:	4613      	mov	r3, r2
 80043ee:	00db      	lsls	r3, r3, #3
 80043f0:	4413      	add	r3, r2
 80043f2:	009b      	lsls	r3, r3, #2
 80043f4:	440b      	add	r3, r1
 80043f6:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80043fa:	681b      	ldr	r3, [r3, #0]
}
 80043fc:	4618      	mov	r0, r3
 80043fe:	370c      	adds	r7, #12
 8004400:	46bd      	mov	sp, r7
 8004402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004406:	4770      	bx	lr

08004408 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b086      	sub	sp, #24
 800440c:	af00      	add	r7, sp, #0
 800440e:	60f8      	str	r0, [r7, #12]
 8004410:	607a      	str	r2, [r7, #4]
 8004412:	603b      	str	r3, [r7, #0]
 8004414:	460b      	mov	r3, r1
 8004416:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004418:	7afb      	ldrb	r3, [r7, #11]
 800441a:	f003 020f 	and.w	r2, r3, #15
 800441e:	4613      	mov	r3, r2
 8004420:	00db      	lsls	r3, r3, #3
 8004422:	4413      	add	r3, r2
 8004424:	009b      	lsls	r3, r3, #2
 8004426:	3310      	adds	r3, #16
 8004428:	68fa      	ldr	r2, [r7, #12]
 800442a:	4413      	add	r3, r2
 800442c:	3304      	adds	r3, #4
 800442e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004430:	697b      	ldr	r3, [r7, #20]
 8004432:	687a      	ldr	r2, [r7, #4]
 8004434:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004436:	697b      	ldr	r3, [r7, #20]
 8004438:	683a      	ldr	r2, [r7, #0]
 800443a:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800443c:	697b      	ldr	r3, [r7, #20]
 800443e:	2200      	movs	r2, #0
 8004440:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8004442:	697b      	ldr	r3, [r7, #20]
 8004444:	2201      	movs	r2, #1
 8004446:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004448:	7afb      	ldrb	r3, [r7, #11]
 800444a:	f003 030f 	and.w	r3, r3, #15
 800444e:	b2da      	uxtb	r2, r3
 8004450:	697b      	ldr	r3, [r7, #20]
 8004452:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	799b      	ldrb	r3, [r3, #6]
 8004458:	2b01      	cmp	r3, #1
 800445a:	d102      	bne.n	8004462 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800445c:	687a      	ldr	r2, [r7, #4]
 800445e:	697b      	ldr	r3, [r7, #20]
 8004460:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	6818      	ldr	r0, [r3, #0]
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	799b      	ldrb	r3, [r3, #6]
 800446a:	461a      	mov	r2, r3
 800446c:	6979      	ldr	r1, [r7, #20]
 800446e:	f001 fff1 	bl	8006454 <USB_EPStartXfer>

  return HAL_OK;
 8004472:	2300      	movs	r3, #0
}
 8004474:	4618      	mov	r0, r3
 8004476:	3718      	adds	r7, #24
 8004478:	46bd      	mov	sp, r7
 800447a:	bd80      	pop	{r7, pc}

0800447c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800447c:	b580      	push	{r7, lr}
 800447e:	b084      	sub	sp, #16
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
 8004484:	460b      	mov	r3, r1
 8004486:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004488:	78fb      	ldrb	r3, [r7, #3]
 800448a:	f003 030f 	and.w	r3, r3, #15
 800448e:	687a      	ldr	r2, [r7, #4]
 8004490:	7912      	ldrb	r2, [r2, #4]
 8004492:	4293      	cmp	r3, r2
 8004494:	d901      	bls.n	800449a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004496:	2301      	movs	r3, #1
 8004498:	e04f      	b.n	800453a <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800449a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	da0f      	bge.n	80044c2 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80044a2:	78fb      	ldrb	r3, [r7, #3]
 80044a4:	f003 020f 	and.w	r2, r3, #15
 80044a8:	4613      	mov	r3, r2
 80044aa:	00db      	lsls	r3, r3, #3
 80044ac:	4413      	add	r3, r2
 80044ae:	009b      	lsls	r3, r3, #2
 80044b0:	3310      	adds	r3, #16
 80044b2:	687a      	ldr	r2, [r7, #4]
 80044b4:	4413      	add	r3, r2
 80044b6:	3304      	adds	r3, #4
 80044b8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	2201      	movs	r2, #1
 80044be:	705a      	strb	r2, [r3, #1]
 80044c0:	e00d      	b.n	80044de <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80044c2:	78fa      	ldrb	r2, [r7, #3]
 80044c4:	4613      	mov	r3, r2
 80044c6:	00db      	lsls	r3, r3, #3
 80044c8:	4413      	add	r3, r2
 80044ca:	009b      	lsls	r3, r3, #2
 80044cc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80044d0:	687a      	ldr	r2, [r7, #4]
 80044d2:	4413      	add	r3, r2
 80044d4:	3304      	adds	r3, #4
 80044d6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	2200      	movs	r2, #0
 80044dc:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	2201      	movs	r2, #1
 80044e2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80044e4:	78fb      	ldrb	r3, [r7, #3]
 80044e6:	f003 030f 	and.w	r3, r3, #15
 80044ea:	b2da      	uxtb	r2, r3
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80044f6:	2b01      	cmp	r3, #1
 80044f8:	d101      	bne.n	80044fe <HAL_PCD_EP_SetStall+0x82>
 80044fa:	2302      	movs	r3, #2
 80044fc:	e01d      	b.n	800453a <HAL_PCD_EP_SetStall+0xbe>
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2201      	movs	r2, #1
 8004502:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	68f9      	ldr	r1, [r7, #12]
 800450c:	4618      	mov	r0, r3
 800450e:	f002 fb7f 	bl	8006c10 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004512:	78fb      	ldrb	r3, [r7, #3]
 8004514:	f003 030f 	and.w	r3, r3, #15
 8004518:	2b00      	cmp	r3, #0
 800451a:	d109      	bne.n	8004530 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6818      	ldr	r0, [r3, #0]
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	7999      	ldrb	r1, [r3, #6]
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800452a:	461a      	mov	r2, r3
 800452c:	f002 fd70 	bl	8007010 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2200      	movs	r2, #0
 8004534:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004538:	2300      	movs	r3, #0
}
 800453a:	4618      	mov	r0, r3
 800453c:	3710      	adds	r7, #16
 800453e:	46bd      	mov	sp, r7
 8004540:	bd80      	pop	{r7, pc}

08004542 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004542:	b580      	push	{r7, lr}
 8004544:	b084      	sub	sp, #16
 8004546:	af00      	add	r7, sp, #0
 8004548:	6078      	str	r0, [r7, #4]
 800454a:	460b      	mov	r3, r1
 800454c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800454e:	78fb      	ldrb	r3, [r7, #3]
 8004550:	f003 030f 	and.w	r3, r3, #15
 8004554:	687a      	ldr	r2, [r7, #4]
 8004556:	7912      	ldrb	r2, [r2, #4]
 8004558:	4293      	cmp	r3, r2
 800455a:	d901      	bls.n	8004560 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800455c:	2301      	movs	r3, #1
 800455e:	e042      	b.n	80045e6 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004560:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004564:	2b00      	cmp	r3, #0
 8004566:	da0f      	bge.n	8004588 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004568:	78fb      	ldrb	r3, [r7, #3]
 800456a:	f003 020f 	and.w	r2, r3, #15
 800456e:	4613      	mov	r3, r2
 8004570:	00db      	lsls	r3, r3, #3
 8004572:	4413      	add	r3, r2
 8004574:	009b      	lsls	r3, r3, #2
 8004576:	3310      	adds	r3, #16
 8004578:	687a      	ldr	r2, [r7, #4]
 800457a:	4413      	add	r3, r2
 800457c:	3304      	adds	r3, #4
 800457e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	2201      	movs	r2, #1
 8004584:	705a      	strb	r2, [r3, #1]
 8004586:	e00f      	b.n	80045a8 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004588:	78fb      	ldrb	r3, [r7, #3]
 800458a:	f003 020f 	and.w	r2, r3, #15
 800458e:	4613      	mov	r3, r2
 8004590:	00db      	lsls	r3, r3, #3
 8004592:	4413      	add	r3, r2
 8004594:	009b      	lsls	r3, r3, #2
 8004596:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800459a:	687a      	ldr	r2, [r7, #4]
 800459c:	4413      	add	r3, r2
 800459e:	3304      	adds	r3, #4
 80045a0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	2200      	movs	r2, #0
 80045a6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	2200      	movs	r2, #0
 80045ac:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80045ae:	78fb      	ldrb	r3, [r7, #3]
 80045b0:	f003 030f 	and.w	r3, r3, #15
 80045b4:	b2da      	uxtb	r2, r3
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80045c0:	2b01      	cmp	r3, #1
 80045c2:	d101      	bne.n	80045c8 <HAL_PCD_EP_ClrStall+0x86>
 80045c4:	2302      	movs	r3, #2
 80045c6:	e00e      	b.n	80045e6 <HAL_PCD_EP_ClrStall+0xa4>
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2201      	movs	r2, #1
 80045cc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	68f9      	ldr	r1, [r7, #12]
 80045d6:	4618      	mov	r0, r3
 80045d8:	f002 fb88 	bl	8006cec <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2200      	movs	r2, #0
 80045e0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80045e4:	2300      	movs	r3, #0
}
 80045e6:	4618      	mov	r0, r3
 80045e8:	3710      	adds	r7, #16
 80045ea:	46bd      	mov	sp, r7
 80045ec:	bd80      	pop	{r7, pc}

080045ee <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80045ee:	b580      	push	{r7, lr}
 80045f0:	b084      	sub	sp, #16
 80045f2:	af00      	add	r7, sp, #0
 80045f4:	6078      	str	r0, [r7, #4]
 80045f6:	460b      	mov	r3, r1
 80045f8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80045fa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	da0c      	bge.n	800461c <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004602:	78fb      	ldrb	r3, [r7, #3]
 8004604:	f003 020f 	and.w	r2, r3, #15
 8004608:	4613      	mov	r3, r2
 800460a:	00db      	lsls	r3, r3, #3
 800460c:	4413      	add	r3, r2
 800460e:	009b      	lsls	r3, r3, #2
 8004610:	3310      	adds	r3, #16
 8004612:	687a      	ldr	r2, [r7, #4]
 8004614:	4413      	add	r3, r2
 8004616:	3304      	adds	r3, #4
 8004618:	60fb      	str	r3, [r7, #12]
 800461a:	e00c      	b.n	8004636 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800461c:	78fb      	ldrb	r3, [r7, #3]
 800461e:	f003 020f 	and.w	r2, r3, #15
 8004622:	4613      	mov	r3, r2
 8004624:	00db      	lsls	r3, r3, #3
 8004626:	4413      	add	r3, r2
 8004628:	009b      	lsls	r3, r3, #2
 800462a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800462e:	687a      	ldr	r2, [r7, #4]
 8004630:	4413      	add	r3, r2
 8004632:	3304      	adds	r3, #4
 8004634:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	68f9      	ldr	r1, [r7, #12]
 800463c:	4618      	mov	r0, r3
 800463e:	f002 f9a7 	bl	8006990 <USB_EPStopXfer>
 8004642:	4603      	mov	r3, r0
 8004644:	72fb      	strb	r3, [r7, #11]

  return ret;
 8004646:	7afb      	ldrb	r3, [r7, #11]
}
 8004648:	4618      	mov	r0, r3
 800464a:	3710      	adds	r7, #16
 800464c:	46bd      	mov	sp, r7
 800464e:	bd80      	pop	{r7, pc}

08004650 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004650:	b580      	push	{r7, lr}
 8004652:	b08a      	sub	sp, #40	@ 0x28
 8004654:	af02      	add	r7, sp, #8
 8004656:	6078      	str	r0, [r7, #4]
 8004658:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004660:	697b      	ldr	r3, [r7, #20]
 8004662:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004664:	683a      	ldr	r2, [r7, #0]
 8004666:	4613      	mov	r3, r2
 8004668:	00db      	lsls	r3, r3, #3
 800466a:	4413      	add	r3, r2
 800466c:	009b      	lsls	r3, r3, #2
 800466e:	3310      	adds	r3, #16
 8004670:	687a      	ldr	r2, [r7, #4]
 8004672:	4413      	add	r3, r2
 8004674:	3304      	adds	r3, #4
 8004676:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	695a      	ldr	r2, [r3, #20]
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	691b      	ldr	r3, [r3, #16]
 8004680:	429a      	cmp	r2, r3
 8004682:	d901      	bls.n	8004688 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004684:	2301      	movs	r3, #1
 8004686:	e06b      	b.n	8004760 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	691a      	ldr	r2, [r3, #16]
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	695b      	ldr	r3, [r3, #20]
 8004690:	1ad3      	subs	r3, r2, r3
 8004692:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	689b      	ldr	r3, [r3, #8]
 8004698:	69fa      	ldr	r2, [r7, #28]
 800469a:	429a      	cmp	r2, r3
 800469c:	d902      	bls.n	80046a4 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	689b      	ldr	r3, [r3, #8]
 80046a2:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80046a4:	69fb      	ldr	r3, [r7, #28]
 80046a6:	3303      	adds	r3, #3
 80046a8:	089b      	lsrs	r3, r3, #2
 80046aa:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80046ac:	e02a      	b.n	8004704 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	691a      	ldr	r2, [r3, #16]
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	695b      	ldr	r3, [r3, #20]
 80046b6:	1ad3      	subs	r3, r2, r3
 80046b8:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	689b      	ldr	r3, [r3, #8]
 80046be:	69fa      	ldr	r2, [r7, #28]
 80046c0:	429a      	cmp	r2, r3
 80046c2:	d902      	bls.n	80046ca <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	689b      	ldr	r3, [r3, #8]
 80046c8:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80046ca:	69fb      	ldr	r3, [r7, #28]
 80046cc:	3303      	adds	r3, #3
 80046ce:	089b      	lsrs	r3, r3, #2
 80046d0:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	68d9      	ldr	r1, [r3, #12]
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	b2da      	uxtb	r2, r3
 80046da:	69fb      	ldr	r3, [r7, #28]
 80046dc:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80046e2:	9300      	str	r3, [sp, #0]
 80046e4:	4603      	mov	r3, r0
 80046e6:	6978      	ldr	r0, [r7, #20]
 80046e8:	f002 f9fc 	bl	8006ae4 <USB_WritePacket>

    ep->xfer_buff  += len;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	68da      	ldr	r2, [r3, #12]
 80046f0:	69fb      	ldr	r3, [r7, #28]
 80046f2:	441a      	add	r2, r3
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	695a      	ldr	r2, [r3, #20]
 80046fc:	69fb      	ldr	r3, [r7, #28]
 80046fe:	441a      	add	r2, r3
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	015a      	lsls	r2, r3, #5
 8004708:	693b      	ldr	r3, [r7, #16]
 800470a:	4413      	add	r3, r2
 800470c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004710:	699b      	ldr	r3, [r3, #24]
 8004712:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004714:	69ba      	ldr	r2, [r7, #24]
 8004716:	429a      	cmp	r2, r3
 8004718:	d809      	bhi.n	800472e <PCD_WriteEmptyTxFifo+0xde>
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	695a      	ldr	r2, [r3, #20]
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004722:	429a      	cmp	r2, r3
 8004724:	d203      	bcs.n	800472e <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	691b      	ldr	r3, [r3, #16]
 800472a:	2b00      	cmp	r3, #0
 800472c:	d1bf      	bne.n	80046ae <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	691a      	ldr	r2, [r3, #16]
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	695b      	ldr	r3, [r3, #20]
 8004736:	429a      	cmp	r2, r3
 8004738:	d811      	bhi.n	800475e <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	f003 030f 	and.w	r3, r3, #15
 8004740:	2201      	movs	r2, #1
 8004742:	fa02 f303 	lsl.w	r3, r2, r3
 8004746:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004748:	693b      	ldr	r3, [r7, #16]
 800474a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800474e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004750:	68bb      	ldr	r3, [r7, #8]
 8004752:	43db      	mvns	r3, r3
 8004754:	6939      	ldr	r1, [r7, #16]
 8004756:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800475a:	4013      	ands	r3, r2
 800475c:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800475e:	2300      	movs	r3, #0
}
 8004760:	4618      	mov	r0, r3
 8004762:	3720      	adds	r7, #32
 8004764:	46bd      	mov	sp, r7
 8004766:	bd80      	pop	{r7, pc}

08004768 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	b088      	sub	sp, #32
 800476c:	af00      	add	r7, sp, #0
 800476e:	6078      	str	r0, [r7, #4]
 8004770:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004778:	69fb      	ldr	r3, [r7, #28]
 800477a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800477c:	69fb      	ldr	r3, [r7, #28]
 800477e:	333c      	adds	r3, #60	@ 0x3c
 8004780:	3304      	adds	r3, #4
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	015a      	lsls	r2, r3, #5
 800478a:	69bb      	ldr	r3, [r7, #24]
 800478c:	4413      	add	r3, r2
 800478e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004792:	689b      	ldr	r3, [r3, #8]
 8004794:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	799b      	ldrb	r3, [r3, #6]
 800479a:	2b01      	cmp	r3, #1
 800479c:	d17b      	bne.n	8004896 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800479e:	693b      	ldr	r3, [r7, #16]
 80047a0:	f003 0308 	and.w	r3, r3, #8
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d015      	beq.n	80047d4 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80047a8:	697b      	ldr	r3, [r7, #20]
 80047aa:	4a61      	ldr	r2, [pc, #388]	@ (8004930 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80047ac:	4293      	cmp	r3, r2
 80047ae:	f240 80b9 	bls.w	8004924 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80047b2:	693b      	ldr	r3, [r7, #16]
 80047b4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	f000 80b3 	beq.w	8004924 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	015a      	lsls	r2, r3, #5
 80047c2:	69bb      	ldr	r3, [r7, #24]
 80047c4:	4413      	add	r3, r2
 80047c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80047ca:	461a      	mov	r2, r3
 80047cc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80047d0:	6093      	str	r3, [r2, #8]
 80047d2:	e0a7      	b.n	8004924 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80047d4:	693b      	ldr	r3, [r7, #16]
 80047d6:	f003 0320 	and.w	r3, r3, #32
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d009      	beq.n	80047f2 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	015a      	lsls	r2, r3, #5
 80047e2:	69bb      	ldr	r3, [r7, #24]
 80047e4:	4413      	add	r3, r2
 80047e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80047ea:	461a      	mov	r2, r3
 80047ec:	2320      	movs	r3, #32
 80047ee:	6093      	str	r3, [r2, #8]
 80047f0:	e098      	b.n	8004924 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80047f2:	693b      	ldr	r3, [r7, #16]
 80047f4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	f040 8093 	bne.w	8004924 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80047fe:	697b      	ldr	r3, [r7, #20]
 8004800:	4a4b      	ldr	r2, [pc, #300]	@ (8004930 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004802:	4293      	cmp	r3, r2
 8004804:	d90f      	bls.n	8004826 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004806:	693b      	ldr	r3, [r7, #16]
 8004808:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800480c:	2b00      	cmp	r3, #0
 800480e:	d00a      	beq.n	8004826 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	015a      	lsls	r2, r3, #5
 8004814:	69bb      	ldr	r3, [r7, #24]
 8004816:	4413      	add	r3, r2
 8004818:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800481c:	461a      	mov	r2, r3
 800481e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004822:	6093      	str	r3, [r2, #8]
 8004824:	e07e      	b.n	8004924 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8004826:	683a      	ldr	r2, [r7, #0]
 8004828:	4613      	mov	r3, r2
 800482a:	00db      	lsls	r3, r3, #3
 800482c:	4413      	add	r3, r2
 800482e:	009b      	lsls	r3, r3, #2
 8004830:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004834:	687a      	ldr	r2, [r7, #4]
 8004836:	4413      	add	r3, r2
 8004838:	3304      	adds	r3, #4
 800483a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	6a1a      	ldr	r2, [r3, #32]
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	0159      	lsls	r1, r3, #5
 8004844:	69bb      	ldr	r3, [r7, #24]
 8004846:	440b      	add	r3, r1
 8004848:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800484c:	691b      	ldr	r3, [r3, #16]
 800484e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004852:	1ad2      	subs	r2, r2, r3
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8004858:	683b      	ldr	r3, [r7, #0]
 800485a:	2b00      	cmp	r3, #0
 800485c:	d114      	bne.n	8004888 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	691b      	ldr	r3, [r3, #16]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d109      	bne.n	800487a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6818      	ldr	r0, [r3, #0]
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004870:	461a      	mov	r2, r3
 8004872:	2101      	movs	r1, #1
 8004874:	f002 fbcc 	bl	8007010 <USB_EP0_OutStart>
 8004878:	e006      	b.n	8004888 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	68da      	ldr	r2, [r3, #12]
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	695b      	ldr	r3, [r3, #20]
 8004882:	441a      	add	r2, r3
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	b2db      	uxtb	r3, r3
 800488c:	4619      	mov	r1, r3
 800488e:	6878      	ldr	r0, [r7, #4]
 8004890:	f004 fecc 	bl	800962c <HAL_PCD_DataOutStageCallback>
 8004894:	e046      	b.n	8004924 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004896:	697b      	ldr	r3, [r7, #20]
 8004898:	4a26      	ldr	r2, [pc, #152]	@ (8004934 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800489a:	4293      	cmp	r3, r2
 800489c:	d124      	bne.n	80048e8 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800489e:	693b      	ldr	r3, [r7, #16]
 80048a0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d00a      	beq.n	80048be <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	015a      	lsls	r2, r3, #5
 80048ac:	69bb      	ldr	r3, [r7, #24]
 80048ae:	4413      	add	r3, r2
 80048b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80048b4:	461a      	mov	r2, r3
 80048b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80048ba:	6093      	str	r3, [r2, #8]
 80048bc:	e032      	b.n	8004924 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80048be:	693b      	ldr	r3, [r7, #16]
 80048c0:	f003 0320 	and.w	r3, r3, #32
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d008      	beq.n	80048da <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	015a      	lsls	r2, r3, #5
 80048cc:	69bb      	ldr	r3, [r7, #24]
 80048ce:	4413      	add	r3, r2
 80048d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80048d4:	461a      	mov	r2, r3
 80048d6:	2320      	movs	r3, #32
 80048d8:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	b2db      	uxtb	r3, r3
 80048de:	4619      	mov	r1, r3
 80048e0:	6878      	ldr	r0, [r7, #4]
 80048e2:	f004 fea3 	bl	800962c <HAL_PCD_DataOutStageCallback>
 80048e6:	e01d      	b.n	8004924 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80048e8:	683b      	ldr	r3, [r7, #0]
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d114      	bne.n	8004918 <PCD_EP_OutXfrComplete_int+0x1b0>
 80048ee:	6879      	ldr	r1, [r7, #4]
 80048f0:	683a      	ldr	r2, [r7, #0]
 80048f2:	4613      	mov	r3, r2
 80048f4:	00db      	lsls	r3, r3, #3
 80048f6:	4413      	add	r3, r2
 80048f8:	009b      	lsls	r3, r3, #2
 80048fa:	440b      	add	r3, r1
 80048fc:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	2b00      	cmp	r3, #0
 8004904:	d108      	bne.n	8004918 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6818      	ldr	r0, [r3, #0]
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004910:	461a      	mov	r2, r3
 8004912:	2100      	movs	r1, #0
 8004914:	f002 fb7c 	bl	8007010 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	b2db      	uxtb	r3, r3
 800491c:	4619      	mov	r1, r3
 800491e:	6878      	ldr	r0, [r7, #4]
 8004920:	f004 fe84 	bl	800962c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004924:	2300      	movs	r3, #0
}
 8004926:	4618      	mov	r0, r3
 8004928:	3720      	adds	r7, #32
 800492a:	46bd      	mov	sp, r7
 800492c:	bd80      	pop	{r7, pc}
 800492e:	bf00      	nop
 8004930:	4f54300a 	.word	0x4f54300a
 8004934:	4f54310a 	.word	0x4f54310a

08004938 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b086      	sub	sp, #24
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
 8004940:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004948:	697b      	ldr	r3, [r7, #20]
 800494a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800494c:	697b      	ldr	r3, [r7, #20]
 800494e:	333c      	adds	r3, #60	@ 0x3c
 8004950:	3304      	adds	r3, #4
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	015a      	lsls	r2, r3, #5
 800495a:	693b      	ldr	r3, [r7, #16]
 800495c:	4413      	add	r3, r2
 800495e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004962:	689b      	ldr	r3, [r3, #8]
 8004964:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	4a15      	ldr	r2, [pc, #84]	@ (80049c0 <PCD_EP_OutSetupPacket_int+0x88>)
 800496a:	4293      	cmp	r3, r2
 800496c:	d90e      	bls.n	800498c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800496e:	68bb      	ldr	r3, [r7, #8]
 8004970:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004974:	2b00      	cmp	r3, #0
 8004976:	d009      	beq.n	800498c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	015a      	lsls	r2, r3, #5
 800497c:	693b      	ldr	r3, [r7, #16]
 800497e:	4413      	add	r3, r2
 8004980:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004984:	461a      	mov	r2, r3
 8004986:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800498a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800498c:	6878      	ldr	r0, [r7, #4]
 800498e:	f004 fe3b 	bl	8009608 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	4a0a      	ldr	r2, [pc, #40]	@ (80049c0 <PCD_EP_OutSetupPacket_int+0x88>)
 8004996:	4293      	cmp	r3, r2
 8004998:	d90c      	bls.n	80049b4 <PCD_EP_OutSetupPacket_int+0x7c>
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	799b      	ldrb	r3, [r3, #6]
 800499e:	2b01      	cmp	r3, #1
 80049a0:	d108      	bne.n	80049b4 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6818      	ldr	r0, [r3, #0]
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80049ac:	461a      	mov	r2, r3
 80049ae:	2101      	movs	r1, #1
 80049b0:	f002 fb2e 	bl	8007010 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80049b4:	2300      	movs	r3, #0
}
 80049b6:	4618      	mov	r0, r3
 80049b8:	3718      	adds	r7, #24
 80049ba:	46bd      	mov	sp, r7
 80049bc:	bd80      	pop	{r7, pc}
 80049be:	bf00      	nop
 80049c0:	4f54300a 	.word	0x4f54300a

080049c4 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80049c4:	b480      	push	{r7}
 80049c6:	b085      	sub	sp, #20
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
 80049cc:	460b      	mov	r3, r1
 80049ce:	70fb      	strb	r3, [r7, #3]
 80049d0:	4613      	mov	r3, r2
 80049d2:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049da:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80049dc:	78fb      	ldrb	r3, [r7, #3]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d107      	bne.n	80049f2 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80049e2:	883b      	ldrh	r3, [r7, #0]
 80049e4:	0419      	lsls	r1, r3, #16
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	68ba      	ldr	r2, [r7, #8]
 80049ec:	430a      	orrs	r2, r1
 80049ee:	629a      	str	r2, [r3, #40]	@ 0x28
 80049f0:	e028      	b.n	8004a44 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049f8:	0c1b      	lsrs	r3, r3, #16
 80049fa:	68ba      	ldr	r2, [r7, #8]
 80049fc:	4413      	add	r3, r2
 80049fe:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004a00:	2300      	movs	r3, #0
 8004a02:	73fb      	strb	r3, [r7, #15]
 8004a04:	e00d      	b.n	8004a22 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681a      	ldr	r2, [r3, #0]
 8004a0a:	7bfb      	ldrb	r3, [r7, #15]
 8004a0c:	3340      	adds	r3, #64	@ 0x40
 8004a0e:	009b      	lsls	r3, r3, #2
 8004a10:	4413      	add	r3, r2
 8004a12:	685b      	ldr	r3, [r3, #4]
 8004a14:	0c1b      	lsrs	r3, r3, #16
 8004a16:	68ba      	ldr	r2, [r7, #8]
 8004a18:	4413      	add	r3, r2
 8004a1a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004a1c:	7bfb      	ldrb	r3, [r7, #15]
 8004a1e:	3301      	adds	r3, #1
 8004a20:	73fb      	strb	r3, [r7, #15]
 8004a22:	7bfa      	ldrb	r2, [r7, #15]
 8004a24:	78fb      	ldrb	r3, [r7, #3]
 8004a26:	3b01      	subs	r3, #1
 8004a28:	429a      	cmp	r2, r3
 8004a2a:	d3ec      	bcc.n	8004a06 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004a2c:	883b      	ldrh	r3, [r7, #0]
 8004a2e:	0418      	lsls	r0, r3, #16
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6819      	ldr	r1, [r3, #0]
 8004a34:	78fb      	ldrb	r3, [r7, #3]
 8004a36:	3b01      	subs	r3, #1
 8004a38:	68ba      	ldr	r2, [r7, #8]
 8004a3a:	4302      	orrs	r2, r0
 8004a3c:	3340      	adds	r3, #64	@ 0x40
 8004a3e:	009b      	lsls	r3, r3, #2
 8004a40:	440b      	add	r3, r1
 8004a42:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004a44:	2300      	movs	r3, #0
}
 8004a46:	4618      	mov	r0, r3
 8004a48:	3714      	adds	r7, #20
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a50:	4770      	bx	lr

08004a52 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004a52:	b480      	push	{r7}
 8004a54:	b083      	sub	sp, #12
 8004a56:	af00      	add	r7, sp, #0
 8004a58:	6078      	str	r0, [r7, #4]
 8004a5a:	460b      	mov	r3, r1
 8004a5c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	887a      	ldrh	r2, [r7, #2]
 8004a64:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004a66:	2300      	movs	r3, #0
}
 8004a68:	4618      	mov	r0, r3
 8004a6a:	370c      	adds	r7, #12
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a72:	4770      	bx	lr

08004a74 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8004a74:	b480      	push	{r7}
 8004a76:	b083      	sub	sp, #12
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
 8004a7c:	460b      	mov	r3, r1
 8004a7e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8004a80:	bf00      	nop
 8004a82:	370c      	adds	r7, #12
 8004a84:	46bd      	mov	sp, r7
 8004a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8a:	4770      	bx	lr

08004a8c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b086      	sub	sp, #24
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d101      	bne.n	8004a9e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	e267      	b.n	8004f6e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f003 0301 	and.w	r3, r3, #1
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d075      	beq.n	8004b96 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004aaa:	4b88      	ldr	r3, [pc, #544]	@ (8004ccc <HAL_RCC_OscConfig+0x240>)
 8004aac:	689b      	ldr	r3, [r3, #8]
 8004aae:	f003 030c 	and.w	r3, r3, #12
 8004ab2:	2b04      	cmp	r3, #4
 8004ab4:	d00c      	beq.n	8004ad0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004ab6:	4b85      	ldr	r3, [pc, #532]	@ (8004ccc <HAL_RCC_OscConfig+0x240>)
 8004ab8:	689b      	ldr	r3, [r3, #8]
 8004aba:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004abe:	2b08      	cmp	r3, #8
 8004ac0:	d112      	bne.n	8004ae8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004ac2:	4b82      	ldr	r3, [pc, #520]	@ (8004ccc <HAL_RCC_OscConfig+0x240>)
 8004ac4:	685b      	ldr	r3, [r3, #4]
 8004ac6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004aca:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004ace:	d10b      	bne.n	8004ae8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ad0:	4b7e      	ldr	r3, [pc, #504]	@ (8004ccc <HAL_RCC_OscConfig+0x240>)
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d05b      	beq.n	8004b94 <HAL_RCC_OscConfig+0x108>
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	685b      	ldr	r3, [r3, #4]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d157      	bne.n	8004b94 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004ae4:	2301      	movs	r3, #1
 8004ae6:	e242      	b.n	8004f6e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	685b      	ldr	r3, [r3, #4]
 8004aec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004af0:	d106      	bne.n	8004b00 <HAL_RCC_OscConfig+0x74>
 8004af2:	4b76      	ldr	r3, [pc, #472]	@ (8004ccc <HAL_RCC_OscConfig+0x240>)
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	4a75      	ldr	r2, [pc, #468]	@ (8004ccc <HAL_RCC_OscConfig+0x240>)
 8004af8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004afc:	6013      	str	r3, [r2, #0]
 8004afe:	e01d      	b.n	8004b3c <HAL_RCC_OscConfig+0xb0>
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	685b      	ldr	r3, [r3, #4]
 8004b04:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004b08:	d10c      	bne.n	8004b24 <HAL_RCC_OscConfig+0x98>
 8004b0a:	4b70      	ldr	r3, [pc, #448]	@ (8004ccc <HAL_RCC_OscConfig+0x240>)
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	4a6f      	ldr	r2, [pc, #444]	@ (8004ccc <HAL_RCC_OscConfig+0x240>)
 8004b10:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004b14:	6013      	str	r3, [r2, #0]
 8004b16:	4b6d      	ldr	r3, [pc, #436]	@ (8004ccc <HAL_RCC_OscConfig+0x240>)
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	4a6c      	ldr	r2, [pc, #432]	@ (8004ccc <HAL_RCC_OscConfig+0x240>)
 8004b1c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b20:	6013      	str	r3, [r2, #0]
 8004b22:	e00b      	b.n	8004b3c <HAL_RCC_OscConfig+0xb0>
 8004b24:	4b69      	ldr	r3, [pc, #420]	@ (8004ccc <HAL_RCC_OscConfig+0x240>)
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	4a68      	ldr	r2, [pc, #416]	@ (8004ccc <HAL_RCC_OscConfig+0x240>)
 8004b2a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b2e:	6013      	str	r3, [r2, #0]
 8004b30:	4b66      	ldr	r3, [pc, #408]	@ (8004ccc <HAL_RCC_OscConfig+0x240>)
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	4a65      	ldr	r2, [pc, #404]	@ (8004ccc <HAL_RCC_OscConfig+0x240>)
 8004b36:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004b3a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	685b      	ldr	r3, [r3, #4]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d013      	beq.n	8004b6c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b44:	f7fd f9f0 	bl	8001f28 <HAL_GetTick>
 8004b48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b4a:	e008      	b.n	8004b5e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b4c:	f7fd f9ec 	bl	8001f28 <HAL_GetTick>
 8004b50:	4602      	mov	r2, r0
 8004b52:	693b      	ldr	r3, [r7, #16]
 8004b54:	1ad3      	subs	r3, r2, r3
 8004b56:	2b64      	cmp	r3, #100	@ 0x64
 8004b58:	d901      	bls.n	8004b5e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004b5a:	2303      	movs	r3, #3
 8004b5c:	e207      	b.n	8004f6e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b5e:	4b5b      	ldr	r3, [pc, #364]	@ (8004ccc <HAL_RCC_OscConfig+0x240>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d0f0      	beq.n	8004b4c <HAL_RCC_OscConfig+0xc0>
 8004b6a:	e014      	b.n	8004b96 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b6c:	f7fd f9dc 	bl	8001f28 <HAL_GetTick>
 8004b70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b72:	e008      	b.n	8004b86 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b74:	f7fd f9d8 	bl	8001f28 <HAL_GetTick>
 8004b78:	4602      	mov	r2, r0
 8004b7a:	693b      	ldr	r3, [r7, #16]
 8004b7c:	1ad3      	subs	r3, r2, r3
 8004b7e:	2b64      	cmp	r3, #100	@ 0x64
 8004b80:	d901      	bls.n	8004b86 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004b82:	2303      	movs	r3, #3
 8004b84:	e1f3      	b.n	8004f6e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b86:	4b51      	ldr	r3, [pc, #324]	@ (8004ccc <HAL_RCC_OscConfig+0x240>)
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d1f0      	bne.n	8004b74 <HAL_RCC_OscConfig+0xe8>
 8004b92:	e000      	b.n	8004b96 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b94:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f003 0302 	and.w	r3, r3, #2
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d063      	beq.n	8004c6a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004ba2:	4b4a      	ldr	r3, [pc, #296]	@ (8004ccc <HAL_RCC_OscConfig+0x240>)
 8004ba4:	689b      	ldr	r3, [r3, #8]
 8004ba6:	f003 030c 	and.w	r3, r3, #12
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d00b      	beq.n	8004bc6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004bae:	4b47      	ldr	r3, [pc, #284]	@ (8004ccc <HAL_RCC_OscConfig+0x240>)
 8004bb0:	689b      	ldr	r3, [r3, #8]
 8004bb2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004bb6:	2b08      	cmp	r3, #8
 8004bb8:	d11c      	bne.n	8004bf4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004bba:	4b44      	ldr	r3, [pc, #272]	@ (8004ccc <HAL_RCC_OscConfig+0x240>)
 8004bbc:	685b      	ldr	r3, [r3, #4]
 8004bbe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d116      	bne.n	8004bf4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004bc6:	4b41      	ldr	r3, [pc, #260]	@ (8004ccc <HAL_RCC_OscConfig+0x240>)
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f003 0302 	and.w	r3, r3, #2
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d005      	beq.n	8004bde <HAL_RCC_OscConfig+0x152>
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	68db      	ldr	r3, [r3, #12]
 8004bd6:	2b01      	cmp	r3, #1
 8004bd8:	d001      	beq.n	8004bde <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004bda:	2301      	movs	r3, #1
 8004bdc:	e1c7      	b.n	8004f6e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bde:	4b3b      	ldr	r3, [pc, #236]	@ (8004ccc <HAL_RCC_OscConfig+0x240>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	691b      	ldr	r3, [r3, #16]
 8004bea:	00db      	lsls	r3, r3, #3
 8004bec:	4937      	ldr	r1, [pc, #220]	@ (8004ccc <HAL_RCC_OscConfig+0x240>)
 8004bee:	4313      	orrs	r3, r2
 8004bf0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004bf2:	e03a      	b.n	8004c6a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	68db      	ldr	r3, [r3, #12]
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d020      	beq.n	8004c3e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004bfc:	4b34      	ldr	r3, [pc, #208]	@ (8004cd0 <HAL_RCC_OscConfig+0x244>)
 8004bfe:	2201      	movs	r2, #1
 8004c00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c02:	f7fd f991 	bl	8001f28 <HAL_GetTick>
 8004c06:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c08:	e008      	b.n	8004c1c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c0a:	f7fd f98d 	bl	8001f28 <HAL_GetTick>
 8004c0e:	4602      	mov	r2, r0
 8004c10:	693b      	ldr	r3, [r7, #16]
 8004c12:	1ad3      	subs	r3, r2, r3
 8004c14:	2b02      	cmp	r3, #2
 8004c16:	d901      	bls.n	8004c1c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004c18:	2303      	movs	r3, #3
 8004c1a:	e1a8      	b.n	8004f6e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c1c:	4b2b      	ldr	r3, [pc, #172]	@ (8004ccc <HAL_RCC_OscConfig+0x240>)
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f003 0302 	and.w	r3, r3, #2
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d0f0      	beq.n	8004c0a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c28:	4b28      	ldr	r3, [pc, #160]	@ (8004ccc <HAL_RCC_OscConfig+0x240>)
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	691b      	ldr	r3, [r3, #16]
 8004c34:	00db      	lsls	r3, r3, #3
 8004c36:	4925      	ldr	r1, [pc, #148]	@ (8004ccc <HAL_RCC_OscConfig+0x240>)
 8004c38:	4313      	orrs	r3, r2
 8004c3a:	600b      	str	r3, [r1, #0]
 8004c3c:	e015      	b.n	8004c6a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004c3e:	4b24      	ldr	r3, [pc, #144]	@ (8004cd0 <HAL_RCC_OscConfig+0x244>)
 8004c40:	2200      	movs	r2, #0
 8004c42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c44:	f7fd f970 	bl	8001f28 <HAL_GetTick>
 8004c48:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c4a:	e008      	b.n	8004c5e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c4c:	f7fd f96c 	bl	8001f28 <HAL_GetTick>
 8004c50:	4602      	mov	r2, r0
 8004c52:	693b      	ldr	r3, [r7, #16]
 8004c54:	1ad3      	subs	r3, r2, r3
 8004c56:	2b02      	cmp	r3, #2
 8004c58:	d901      	bls.n	8004c5e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004c5a:	2303      	movs	r3, #3
 8004c5c:	e187      	b.n	8004f6e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c5e:	4b1b      	ldr	r3, [pc, #108]	@ (8004ccc <HAL_RCC_OscConfig+0x240>)
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f003 0302 	and.w	r3, r3, #2
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d1f0      	bne.n	8004c4c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f003 0308 	and.w	r3, r3, #8
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d036      	beq.n	8004ce4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	695b      	ldr	r3, [r3, #20]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d016      	beq.n	8004cac <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004c7e:	4b15      	ldr	r3, [pc, #84]	@ (8004cd4 <HAL_RCC_OscConfig+0x248>)
 8004c80:	2201      	movs	r2, #1
 8004c82:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c84:	f7fd f950 	bl	8001f28 <HAL_GetTick>
 8004c88:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c8a:	e008      	b.n	8004c9e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c8c:	f7fd f94c 	bl	8001f28 <HAL_GetTick>
 8004c90:	4602      	mov	r2, r0
 8004c92:	693b      	ldr	r3, [r7, #16]
 8004c94:	1ad3      	subs	r3, r2, r3
 8004c96:	2b02      	cmp	r3, #2
 8004c98:	d901      	bls.n	8004c9e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004c9a:	2303      	movs	r3, #3
 8004c9c:	e167      	b.n	8004f6e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c9e:	4b0b      	ldr	r3, [pc, #44]	@ (8004ccc <HAL_RCC_OscConfig+0x240>)
 8004ca0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ca2:	f003 0302 	and.w	r3, r3, #2
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d0f0      	beq.n	8004c8c <HAL_RCC_OscConfig+0x200>
 8004caa:	e01b      	b.n	8004ce4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004cac:	4b09      	ldr	r3, [pc, #36]	@ (8004cd4 <HAL_RCC_OscConfig+0x248>)
 8004cae:	2200      	movs	r2, #0
 8004cb0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004cb2:	f7fd f939 	bl	8001f28 <HAL_GetTick>
 8004cb6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004cb8:	e00e      	b.n	8004cd8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004cba:	f7fd f935 	bl	8001f28 <HAL_GetTick>
 8004cbe:	4602      	mov	r2, r0
 8004cc0:	693b      	ldr	r3, [r7, #16]
 8004cc2:	1ad3      	subs	r3, r2, r3
 8004cc4:	2b02      	cmp	r3, #2
 8004cc6:	d907      	bls.n	8004cd8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004cc8:	2303      	movs	r3, #3
 8004cca:	e150      	b.n	8004f6e <HAL_RCC_OscConfig+0x4e2>
 8004ccc:	40023800 	.word	0x40023800
 8004cd0:	42470000 	.word	0x42470000
 8004cd4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004cd8:	4b88      	ldr	r3, [pc, #544]	@ (8004efc <HAL_RCC_OscConfig+0x470>)
 8004cda:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004cdc:	f003 0302 	and.w	r3, r3, #2
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d1ea      	bne.n	8004cba <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f003 0304 	and.w	r3, r3, #4
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	f000 8097 	beq.w	8004e20 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004cf2:	2300      	movs	r3, #0
 8004cf4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004cf6:	4b81      	ldr	r3, [pc, #516]	@ (8004efc <HAL_RCC_OscConfig+0x470>)
 8004cf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cfa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d10f      	bne.n	8004d22 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d02:	2300      	movs	r3, #0
 8004d04:	60bb      	str	r3, [r7, #8]
 8004d06:	4b7d      	ldr	r3, [pc, #500]	@ (8004efc <HAL_RCC_OscConfig+0x470>)
 8004d08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d0a:	4a7c      	ldr	r2, [pc, #496]	@ (8004efc <HAL_RCC_OscConfig+0x470>)
 8004d0c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d10:	6413      	str	r3, [r2, #64]	@ 0x40
 8004d12:	4b7a      	ldr	r3, [pc, #488]	@ (8004efc <HAL_RCC_OscConfig+0x470>)
 8004d14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d1a:	60bb      	str	r3, [r7, #8]
 8004d1c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d1e:	2301      	movs	r3, #1
 8004d20:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d22:	4b77      	ldr	r3, [pc, #476]	@ (8004f00 <HAL_RCC_OscConfig+0x474>)
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d118      	bne.n	8004d60 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004d2e:	4b74      	ldr	r3, [pc, #464]	@ (8004f00 <HAL_RCC_OscConfig+0x474>)
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	4a73      	ldr	r2, [pc, #460]	@ (8004f00 <HAL_RCC_OscConfig+0x474>)
 8004d34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d38:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004d3a:	f7fd f8f5 	bl	8001f28 <HAL_GetTick>
 8004d3e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d40:	e008      	b.n	8004d54 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d42:	f7fd f8f1 	bl	8001f28 <HAL_GetTick>
 8004d46:	4602      	mov	r2, r0
 8004d48:	693b      	ldr	r3, [r7, #16]
 8004d4a:	1ad3      	subs	r3, r2, r3
 8004d4c:	2b02      	cmp	r3, #2
 8004d4e:	d901      	bls.n	8004d54 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004d50:	2303      	movs	r3, #3
 8004d52:	e10c      	b.n	8004f6e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d54:	4b6a      	ldr	r3, [pc, #424]	@ (8004f00 <HAL_RCC_OscConfig+0x474>)
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d0f0      	beq.n	8004d42 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	689b      	ldr	r3, [r3, #8]
 8004d64:	2b01      	cmp	r3, #1
 8004d66:	d106      	bne.n	8004d76 <HAL_RCC_OscConfig+0x2ea>
 8004d68:	4b64      	ldr	r3, [pc, #400]	@ (8004efc <HAL_RCC_OscConfig+0x470>)
 8004d6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d6c:	4a63      	ldr	r2, [pc, #396]	@ (8004efc <HAL_RCC_OscConfig+0x470>)
 8004d6e:	f043 0301 	orr.w	r3, r3, #1
 8004d72:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d74:	e01c      	b.n	8004db0 <HAL_RCC_OscConfig+0x324>
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	689b      	ldr	r3, [r3, #8]
 8004d7a:	2b05      	cmp	r3, #5
 8004d7c:	d10c      	bne.n	8004d98 <HAL_RCC_OscConfig+0x30c>
 8004d7e:	4b5f      	ldr	r3, [pc, #380]	@ (8004efc <HAL_RCC_OscConfig+0x470>)
 8004d80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d82:	4a5e      	ldr	r2, [pc, #376]	@ (8004efc <HAL_RCC_OscConfig+0x470>)
 8004d84:	f043 0304 	orr.w	r3, r3, #4
 8004d88:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d8a:	4b5c      	ldr	r3, [pc, #368]	@ (8004efc <HAL_RCC_OscConfig+0x470>)
 8004d8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d8e:	4a5b      	ldr	r2, [pc, #364]	@ (8004efc <HAL_RCC_OscConfig+0x470>)
 8004d90:	f043 0301 	orr.w	r3, r3, #1
 8004d94:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d96:	e00b      	b.n	8004db0 <HAL_RCC_OscConfig+0x324>
 8004d98:	4b58      	ldr	r3, [pc, #352]	@ (8004efc <HAL_RCC_OscConfig+0x470>)
 8004d9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d9c:	4a57      	ldr	r2, [pc, #348]	@ (8004efc <HAL_RCC_OscConfig+0x470>)
 8004d9e:	f023 0301 	bic.w	r3, r3, #1
 8004da2:	6713      	str	r3, [r2, #112]	@ 0x70
 8004da4:	4b55      	ldr	r3, [pc, #340]	@ (8004efc <HAL_RCC_OscConfig+0x470>)
 8004da6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004da8:	4a54      	ldr	r2, [pc, #336]	@ (8004efc <HAL_RCC_OscConfig+0x470>)
 8004daa:	f023 0304 	bic.w	r3, r3, #4
 8004dae:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	689b      	ldr	r3, [r3, #8]
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d015      	beq.n	8004de4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004db8:	f7fd f8b6 	bl	8001f28 <HAL_GetTick>
 8004dbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004dbe:	e00a      	b.n	8004dd6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004dc0:	f7fd f8b2 	bl	8001f28 <HAL_GetTick>
 8004dc4:	4602      	mov	r2, r0
 8004dc6:	693b      	ldr	r3, [r7, #16]
 8004dc8:	1ad3      	subs	r3, r2, r3
 8004dca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004dce:	4293      	cmp	r3, r2
 8004dd0:	d901      	bls.n	8004dd6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004dd2:	2303      	movs	r3, #3
 8004dd4:	e0cb      	b.n	8004f6e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004dd6:	4b49      	ldr	r3, [pc, #292]	@ (8004efc <HAL_RCC_OscConfig+0x470>)
 8004dd8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dda:	f003 0302 	and.w	r3, r3, #2
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d0ee      	beq.n	8004dc0 <HAL_RCC_OscConfig+0x334>
 8004de2:	e014      	b.n	8004e0e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004de4:	f7fd f8a0 	bl	8001f28 <HAL_GetTick>
 8004de8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004dea:	e00a      	b.n	8004e02 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004dec:	f7fd f89c 	bl	8001f28 <HAL_GetTick>
 8004df0:	4602      	mov	r2, r0
 8004df2:	693b      	ldr	r3, [r7, #16]
 8004df4:	1ad3      	subs	r3, r2, r3
 8004df6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004dfa:	4293      	cmp	r3, r2
 8004dfc:	d901      	bls.n	8004e02 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004dfe:	2303      	movs	r3, #3
 8004e00:	e0b5      	b.n	8004f6e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e02:	4b3e      	ldr	r3, [pc, #248]	@ (8004efc <HAL_RCC_OscConfig+0x470>)
 8004e04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e06:	f003 0302 	and.w	r3, r3, #2
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d1ee      	bne.n	8004dec <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004e0e:	7dfb      	ldrb	r3, [r7, #23]
 8004e10:	2b01      	cmp	r3, #1
 8004e12:	d105      	bne.n	8004e20 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e14:	4b39      	ldr	r3, [pc, #228]	@ (8004efc <HAL_RCC_OscConfig+0x470>)
 8004e16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e18:	4a38      	ldr	r2, [pc, #224]	@ (8004efc <HAL_RCC_OscConfig+0x470>)
 8004e1a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004e1e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	699b      	ldr	r3, [r3, #24]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	f000 80a1 	beq.w	8004f6c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004e2a:	4b34      	ldr	r3, [pc, #208]	@ (8004efc <HAL_RCC_OscConfig+0x470>)
 8004e2c:	689b      	ldr	r3, [r3, #8]
 8004e2e:	f003 030c 	and.w	r3, r3, #12
 8004e32:	2b08      	cmp	r3, #8
 8004e34:	d05c      	beq.n	8004ef0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	699b      	ldr	r3, [r3, #24]
 8004e3a:	2b02      	cmp	r3, #2
 8004e3c:	d141      	bne.n	8004ec2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e3e:	4b31      	ldr	r3, [pc, #196]	@ (8004f04 <HAL_RCC_OscConfig+0x478>)
 8004e40:	2200      	movs	r2, #0
 8004e42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e44:	f7fd f870 	bl	8001f28 <HAL_GetTick>
 8004e48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e4a:	e008      	b.n	8004e5e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e4c:	f7fd f86c 	bl	8001f28 <HAL_GetTick>
 8004e50:	4602      	mov	r2, r0
 8004e52:	693b      	ldr	r3, [r7, #16]
 8004e54:	1ad3      	subs	r3, r2, r3
 8004e56:	2b02      	cmp	r3, #2
 8004e58:	d901      	bls.n	8004e5e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004e5a:	2303      	movs	r3, #3
 8004e5c:	e087      	b.n	8004f6e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e5e:	4b27      	ldr	r3, [pc, #156]	@ (8004efc <HAL_RCC_OscConfig+0x470>)
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d1f0      	bne.n	8004e4c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	69da      	ldr	r2, [r3, #28]
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6a1b      	ldr	r3, [r3, #32]
 8004e72:	431a      	orrs	r2, r3
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e78:	019b      	lsls	r3, r3, #6
 8004e7a:	431a      	orrs	r2, r3
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e80:	085b      	lsrs	r3, r3, #1
 8004e82:	3b01      	subs	r3, #1
 8004e84:	041b      	lsls	r3, r3, #16
 8004e86:	431a      	orrs	r2, r3
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e8c:	061b      	lsls	r3, r3, #24
 8004e8e:	491b      	ldr	r1, [pc, #108]	@ (8004efc <HAL_RCC_OscConfig+0x470>)
 8004e90:	4313      	orrs	r3, r2
 8004e92:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004e94:	4b1b      	ldr	r3, [pc, #108]	@ (8004f04 <HAL_RCC_OscConfig+0x478>)
 8004e96:	2201      	movs	r2, #1
 8004e98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e9a:	f7fd f845 	bl	8001f28 <HAL_GetTick>
 8004e9e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ea0:	e008      	b.n	8004eb4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ea2:	f7fd f841 	bl	8001f28 <HAL_GetTick>
 8004ea6:	4602      	mov	r2, r0
 8004ea8:	693b      	ldr	r3, [r7, #16]
 8004eaa:	1ad3      	subs	r3, r2, r3
 8004eac:	2b02      	cmp	r3, #2
 8004eae:	d901      	bls.n	8004eb4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004eb0:	2303      	movs	r3, #3
 8004eb2:	e05c      	b.n	8004f6e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004eb4:	4b11      	ldr	r3, [pc, #68]	@ (8004efc <HAL_RCC_OscConfig+0x470>)
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d0f0      	beq.n	8004ea2 <HAL_RCC_OscConfig+0x416>
 8004ec0:	e054      	b.n	8004f6c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ec2:	4b10      	ldr	r3, [pc, #64]	@ (8004f04 <HAL_RCC_OscConfig+0x478>)
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ec8:	f7fd f82e 	bl	8001f28 <HAL_GetTick>
 8004ecc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ece:	e008      	b.n	8004ee2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ed0:	f7fd f82a 	bl	8001f28 <HAL_GetTick>
 8004ed4:	4602      	mov	r2, r0
 8004ed6:	693b      	ldr	r3, [r7, #16]
 8004ed8:	1ad3      	subs	r3, r2, r3
 8004eda:	2b02      	cmp	r3, #2
 8004edc:	d901      	bls.n	8004ee2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004ede:	2303      	movs	r3, #3
 8004ee0:	e045      	b.n	8004f6e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ee2:	4b06      	ldr	r3, [pc, #24]	@ (8004efc <HAL_RCC_OscConfig+0x470>)
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d1f0      	bne.n	8004ed0 <HAL_RCC_OscConfig+0x444>
 8004eee:	e03d      	b.n	8004f6c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	699b      	ldr	r3, [r3, #24]
 8004ef4:	2b01      	cmp	r3, #1
 8004ef6:	d107      	bne.n	8004f08 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004ef8:	2301      	movs	r3, #1
 8004efa:	e038      	b.n	8004f6e <HAL_RCC_OscConfig+0x4e2>
 8004efc:	40023800 	.word	0x40023800
 8004f00:	40007000 	.word	0x40007000
 8004f04:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004f08:	4b1b      	ldr	r3, [pc, #108]	@ (8004f78 <HAL_RCC_OscConfig+0x4ec>)
 8004f0a:	685b      	ldr	r3, [r3, #4]
 8004f0c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	699b      	ldr	r3, [r3, #24]
 8004f12:	2b01      	cmp	r3, #1
 8004f14:	d028      	beq.n	8004f68 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004f20:	429a      	cmp	r2, r3
 8004f22:	d121      	bne.n	8004f68 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f2e:	429a      	cmp	r2, r3
 8004f30:	d11a      	bne.n	8004f68 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004f32:	68fa      	ldr	r2, [r7, #12]
 8004f34:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004f38:	4013      	ands	r3, r2
 8004f3a:	687a      	ldr	r2, [r7, #4]
 8004f3c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004f3e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d111      	bne.n	8004f68 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f4e:	085b      	lsrs	r3, r3, #1
 8004f50:	3b01      	subs	r3, #1
 8004f52:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004f54:	429a      	cmp	r2, r3
 8004f56:	d107      	bne.n	8004f68 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f62:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004f64:	429a      	cmp	r2, r3
 8004f66:	d001      	beq.n	8004f6c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004f68:	2301      	movs	r3, #1
 8004f6a:	e000      	b.n	8004f6e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004f6c:	2300      	movs	r3, #0
}
 8004f6e:	4618      	mov	r0, r3
 8004f70:	3718      	adds	r7, #24
 8004f72:	46bd      	mov	sp, r7
 8004f74:	bd80      	pop	{r7, pc}
 8004f76:	bf00      	nop
 8004f78:	40023800 	.word	0x40023800

08004f7c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004f7c:	b580      	push	{r7, lr}
 8004f7e:	b084      	sub	sp, #16
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
 8004f84:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d101      	bne.n	8004f90 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004f8c:	2301      	movs	r3, #1
 8004f8e:	e0cc      	b.n	800512a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004f90:	4b68      	ldr	r3, [pc, #416]	@ (8005134 <HAL_RCC_ClockConfig+0x1b8>)
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	f003 0307 	and.w	r3, r3, #7
 8004f98:	683a      	ldr	r2, [r7, #0]
 8004f9a:	429a      	cmp	r2, r3
 8004f9c:	d90c      	bls.n	8004fb8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f9e:	4b65      	ldr	r3, [pc, #404]	@ (8005134 <HAL_RCC_ClockConfig+0x1b8>)
 8004fa0:	683a      	ldr	r2, [r7, #0]
 8004fa2:	b2d2      	uxtb	r2, r2
 8004fa4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004fa6:	4b63      	ldr	r3, [pc, #396]	@ (8005134 <HAL_RCC_ClockConfig+0x1b8>)
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f003 0307 	and.w	r3, r3, #7
 8004fae:	683a      	ldr	r2, [r7, #0]
 8004fb0:	429a      	cmp	r2, r3
 8004fb2:	d001      	beq.n	8004fb8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004fb4:	2301      	movs	r3, #1
 8004fb6:	e0b8      	b.n	800512a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f003 0302 	and.w	r3, r3, #2
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d020      	beq.n	8005006 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f003 0304 	and.w	r3, r3, #4
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d005      	beq.n	8004fdc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004fd0:	4b59      	ldr	r3, [pc, #356]	@ (8005138 <HAL_RCC_ClockConfig+0x1bc>)
 8004fd2:	689b      	ldr	r3, [r3, #8]
 8004fd4:	4a58      	ldr	r2, [pc, #352]	@ (8005138 <HAL_RCC_ClockConfig+0x1bc>)
 8004fd6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004fda:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f003 0308 	and.w	r3, r3, #8
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d005      	beq.n	8004ff4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004fe8:	4b53      	ldr	r3, [pc, #332]	@ (8005138 <HAL_RCC_ClockConfig+0x1bc>)
 8004fea:	689b      	ldr	r3, [r3, #8]
 8004fec:	4a52      	ldr	r2, [pc, #328]	@ (8005138 <HAL_RCC_ClockConfig+0x1bc>)
 8004fee:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004ff2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ff4:	4b50      	ldr	r3, [pc, #320]	@ (8005138 <HAL_RCC_ClockConfig+0x1bc>)
 8004ff6:	689b      	ldr	r3, [r3, #8]
 8004ff8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	689b      	ldr	r3, [r3, #8]
 8005000:	494d      	ldr	r1, [pc, #308]	@ (8005138 <HAL_RCC_ClockConfig+0x1bc>)
 8005002:	4313      	orrs	r3, r2
 8005004:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f003 0301 	and.w	r3, r3, #1
 800500e:	2b00      	cmp	r3, #0
 8005010:	d044      	beq.n	800509c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	685b      	ldr	r3, [r3, #4]
 8005016:	2b01      	cmp	r3, #1
 8005018:	d107      	bne.n	800502a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800501a:	4b47      	ldr	r3, [pc, #284]	@ (8005138 <HAL_RCC_ClockConfig+0x1bc>)
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005022:	2b00      	cmp	r3, #0
 8005024:	d119      	bne.n	800505a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005026:	2301      	movs	r3, #1
 8005028:	e07f      	b.n	800512a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	685b      	ldr	r3, [r3, #4]
 800502e:	2b02      	cmp	r3, #2
 8005030:	d003      	beq.n	800503a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005036:	2b03      	cmp	r3, #3
 8005038:	d107      	bne.n	800504a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800503a:	4b3f      	ldr	r3, [pc, #252]	@ (8005138 <HAL_RCC_ClockConfig+0x1bc>)
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005042:	2b00      	cmp	r3, #0
 8005044:	d109      	bne.n	800505a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005046:	2301      	movs	r3, #1
 8005048:	e06f      	b.n	800512a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800504a:	4b3b      	ldr	r3, [pc, #236]	@ (8005138 <HAL_RCC_ClockConfig+0x1bc>)
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f003 0302 	and.w	r3, r3, #2
 8005052:	2b00      	cmp	r3, #0
 8005054:	d101      	bne.n	800505a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005056:	2301      	movs	r3, #1
 8005058:	e067      	b.n	800512a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800505a:	4b37      	ldr	r3, [pc, #220]	@ (8005138 <HAL_RCC_ClockConfig+0x1bc>)
 800505c:	689b      	ldr	r3, [r3, #8]
 800505e:	f023 0203 	bic.w	r2, r3, #3
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	685b      	ldr	r3, [r3, #4]
 8005066:	4934      	ldr	r1, [pc, #208]	@ (8005138 <HAL_RCC_ClockConfig+0x1bc>)
 8005068:	4313      	orrs	r3, r2
 800506a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800506c:	f7fc ff5c 	bl	8001f28 <HAL_GetTick>
 8005070:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005072:	e00a      	b.n	800508a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005074:	f7fc ff58 	bl	8001f28 <HAL_GetTick>
 8005078:	4602      	mov	r2, r0
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	1ad3      	subs	r3, r2, r3
 800507e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005082:	4293      	cmp	r3, r2
 8005084:	d901      	bls.n	800508a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005086:	2303      	movs	r3, #3
 8005088:	e04f      	b.n	800512a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800508a:	4b2b      	ldr	r3, [pc, #172]	@ (8005138 <HAL_RCC_ClockConfig+0x1bc>)
 800508c:	689b      	ldr	r3, [r3, #8]
 800508e:	f003 020c 	and.w	r2, r3, #12
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	685b      	ldr	r3, [r3, #4]
 8005096:	009b      	lsls	r3, r3, #2
 8005098:	429a      	cmp	r2, r3
 800509a:	d1eb      	bne.n	8005074 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800509c:	4b25      	ldr	r3, [pc, #148]	@ (8005134 <HAL_RCC_ClockConfig+0x1b8>)
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f003 0307 	and.w	r3, r3, #7
 80050a4:	683a      	ldr	r2, [r7, #0]
 80050a6:	429a      	cmp	r2, r3
 80050a8:	d20c      	bcs.n	80050c4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80050aa:	4b22      	ldr	r3, [pc, #136]	@ (8005134 <HAL_RCC_ClockConfig+0x1b8>)
 80050ac:	683a      	ldr	r2, [r7, #0]
 80050ae:	b2d2      	uxtb	r2, r2
 80050b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80050b2:	4b20      	ldr	r3, [pc, #128]	@ (8005134 <HAL_RCC_ClockConfig+0x1b8>)
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f003 0307 	and.w	r3, r3, #7
 80050ba:	683a      	ldr	r2, [r7, #0]
 80050bc:	429a      	cmp	r2, r3
 80050be:	d001      	beq.n	80050c4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80050c0:	2301      	movs	r3, #1
 80050c2:	e032      	b.n	800512a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f003 0304 	and.w	r3, r3, #4
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d008      	beq.n	80050e2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80050d0:	4b19      	ldr	r3, [pc, #100]	@ (8005138 <HAL_RCC_ClockConfig+0x1bc>)
 80050d2:	689b      	ldr	r3, [r3, #8]
 80050d4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	68db      	ldr	r3, [r3, #12]
 80050dc:	4916      	ldr	r1, [pc, #88]	@ (8005138 <HAL_RCC_ClockConfig+0x1bc>)
 80050de:	4313      	orrs	r3, r2
 80050e0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f003 0308 	and.w	r3, r3, #8
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d009      	beq.n	8005102 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80050ee:	4b12      	ldr	r3, [pc, #72]	@ (8005138 <HAL_RCC_ClockConfig+0x1bc>)
 80050f0:	689b      	ldr	r3, [r3, #8]
 80050f2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	691b      	ldr	r3, [r3, #16]
 80050fa:	00db      	lsls	r3, r3, #3
 80050fc:	490e      	ldr	r1, [pc, #56]	@ (8005138 <HAL_RCC_ClockConfig+0x1bc>)
 80050fe:	4313      	orrs	r3, r2
 8005100:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005102:	f000 f821 	bl	8005148 <HAL_RCC_GetSysClockFreq>
 8005106:	4602      	mov	r2, r0
 8005108:	4b0b      	ldr	r3, [pc, #44]	@ (8005138 <HAL_RCC_ClockConfig+0x1bc>)
 800510a:	689b      	ldr	r3, [r3, #8]
 800510c:	091b      	lsrs	r3, r3, #4
 800510e:	f003 030f 	and.w	r3, r3, #15
 8005112:	490a      	ldr	r1, [pc, #40]	@ (800513c <HAL_RCC_ClockConfig+0x1c0>)
 8005114:	5ccb      	ldrb	r3, [r1, r3]
 8005116:	fa22 f303 	lsr.w	r3, r2, r3
 800511a:	4a09      	ldr	r2, [pc, #36]	@ (8005140 <HAL_RCC_ClockConfig+0x1c4>)
 800511c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800511e:	4b09      	ldr	r3, [pc, #36]	@ (8005144 <HAL_RCC_ClockConfig+0x1c8>)
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	4618      	mov	r0, r3
 8005124:	f7fc febc 	bl	8001ea0 <HAL_InitTick>

  return HAL_OK;
 8005128:	2300      	movs	r3, #0
}
 800512a:	4618      	mov	r0, r3
 800512c:	3710      	adds	r7, #16
 800512e:	46bd      	mov	sp, r7
 8005130:	bd80      	pop	{r7, pc}
 8005132:	bf00      	nop
 8005134:	40023c00 	.word	0x40023c00
 8005138:	40023800 	.word	0x40023800
 800513c:	0800cb14 	.word	0x0800cb14
 8005140:	20000000 	.word	0x20000000
 8005144:	20000004 	.word	0x20000004

08005148 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005148:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800514c:	b090      	sub	sp, #64	@ 0x40
 800514e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005150:	2300      	movs	r3, #0
 8005152:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8005154:	2300      	movs	r3, #0
 8005156:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8005158:	2300      	movs	r3, #0
 800515a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 800515c:	2300      	movs	r3, #0
 800515e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005160:	4b59      	ldr	r3, [pc, #356]	@ (80052c8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005162:	689b      	ldr	r3, [r3, #8]
 8005164:	f003 030c 	and.w	r3, r3, #12
 8005168:	2b08      	cmp	r3, #8
 800516a:	d00d      	beq.n	8005188 <HAL_RCC_GetSysClockFreq+0x40>
 800516c:	2b08      	cmp	r3, #8
 800516e:	f200 80a1 	bhi.w	80052b4 <HAL_RCC_GetSysClockFreq+0x16c>
 8005172:	2b00      	cmp	r3, #0
 8005174:	d002      	beq.n	800517c <HAL_RCC_GetSysClockFreq+0x34>
 8005176:	2b04      	cmp	r3, #4
 8005178:	d003      	beq.n	8005182 <HAL_RCC_GetSysClockFreq+0x3a>
 800517a:	e09b      	b.n	80052b4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800517c:	4b53      	ldr	r3, [pc, #332]	@ (80052cc <HAL_RCC_GetSysClockFreq+0x184>)
 800517e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005180:	e09b      	b.n	80052ba <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005182:	4b53      	ldr	r3, [pc, #332]	@ (80052d0 <HAL_RCC_GetSysClockFreq+0x188>)
 8005184:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005186:	e098      	b.n	80052ba <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005188:	4b4f      	ldr	r3, [pc, #316]	@ (80052c8 <HAL_RCC_GetSysClockFreq+0x180>)
 800518a:	685b      	ldr	r3, [r3, #4]
 800518c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005190:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005192:	4b4d      	ldr	r3, [pc, #308]	@ (80052c8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005194:	685b      	ldr	r3, [r3, #4]
 8005196:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800519a:	2b00      	cmp	r3, #0
 800519c:	d028      	beq.n	80051f0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800519e:	4b4a      	ldr	r3, [pc, #296]	@ (80052c8 <HAL_RCC_GetSysClockFreq+0x180>)
 80051a0:	685b      	ldr	r3, [r3, #4]
 80051a2:	099b      	lsrs	r3, r3, #6
 80051a4:	2200      	movs	r2, #0
 80051a6:	623b      	str	r3, [r7, #32]
 80051a8:	627a      	str	r2, [r7, #36]	@ 0x24
 80051aa:	6a3b      	ldr	r3, [r7, #32]
 80051ac:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80051b0:	2100      	movs	r1, #0
 80051b2:	4b47      	ldr	r3, [pc, #284]	@ (80052d0 <HAL_RCC_GetSysClockFreq+0x188>)
 80051b4:	fb03 f201 	mul.w	r2, r3, r1
 80051b8:	2300      	movs	r3, #0
 80051ba:	fb00 f303 	mul.w	r3, r0, r3
 80051be:	4413      	add	r3, r2
 80051c0:	4a43      	ldr	r2, [pc, #268]	@ (80052d0 <HAL_RCC_GetSysClockFreq+0x188>)
 80051c2:	fba0 1202 	umull	r1, r2, r0, r2
 80051c6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80051c8:	460a      	mov	r2, r1
 80051ca:	62ba      	str	r2, [r7, #40]	@ 0x28
 80051cc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80051ce:	4413      	add	r3, r2
 80051d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80051d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80051d4:	2200      	movs	r2, #0
 80051d6:	61bb      	str	r3, [r7, #24]
 80051d8:	61fa      	str	r2, [r7, #28]
 80051da:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80051de:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80051e2:	f7fb fd39 	bl	8000c58 <__aeabi_uldivmod>
 80051e6:	4602      	mov	r2, r0
 80051e8:	460b      	mov	r3, r1
 80051ea:	4613      	mov	r3, r2
 80051ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80051ee:	e053      	b.n	8005298 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80051f0:	4b35      	ldr	r3, [pc, #212]	@ (80052c8 <HAL_RCC_GetSysClockFreq+0x180>)
 80051f2:	685b      	ldr	r3, [r3, #4]
 80051f4:	099b      	lsrs	r3, r3, #6
 80051f6:	2200      	movs	r2, #0
 80051f8:	613b      	str	r3, [r7, #16]
 80051fa:	617a      	str	r2, [r7, #20]
 80051fc:	693b      	ldr	r3, [r7, #16]
 80051fe:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005202:	f04f 0b00 	mov.w	fp, #0
 8005206:	4652      	mov	r2, sl
 8005208:	465b      	mov	r3, fp
 800520a:	f04f 0000 	mov.w	r0, #0
 800520e:	f04f 0100 	mov.w	r1, #0
 8005212:	0159      	lsls	r1, r3, #5
 8005214:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005218:	0150      	lsls	r0, r2, #5
 800521a:	4602      	mov	r2, r0
 800521c:	460b      	mov	r3, r1
 800521e:	ebb2 080a 	subs.w	r8, r2, sl
 8005222:	eb63 090b 	sbc.w	r9, r3, fp
 8005226:	f04f 0200 	mov.w	r2, #0
 800522a:	f04f 0300 	mov.w	r3, #0
 800522e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005232:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005236:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800523a:	ebb2 0408 	subs.w	r4, r2, r8
 800523e:	eb63 0509 	sbc.w	r5, r3, r9
 8005242:	f04f 0200 	mov.w	r2, #0
 8005246:	f04f 0300 	mov.w	r3, #0
 800524a:	00eb      	lsls	r3, r5, #3
 800524c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005250:	00e2      	lsls	r2, r4, #3
 8005252:	4614      	mov	r4, r2
 8005254:	461d      	mov	r5, r3
 8005256:	eb14 030a 	adds.w	r3, r4, sl
 800525a:	603b      	str	r3, [r7, #0]
 800525c:	eb45 030b 	adc.w	r3, r5, fp
 8005260:	607b      	str	r3, [r7, #4]
 8005262:	f04f 0200 	mov.w	r2, #0
 8005266:	f04f 0300 	mov.w	r3, #0
 800526a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800526e:	4629      	mov	r1, r5
 8005270:	028b      	lsls	r3, r1, #10
 8005272:	4621      	mov	r1, r4
 8005274:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005278:	4621      	mov	r1, r4
 800527a:	028a      	lsls	r2, r1, #10
 800527c:	4610      	mov	r0, r2
 800527e:	4619      	mov	r1, r3
 8005280:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005282:	2200      	movs	r2, #0
 8005284:	60bb      	str	r3, [r7, #8]
 8005286:	60fa      	str	r2, [r7, #12]
 8005288:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800528c:	f7fb fce4 	bl	8000c58 <__aeabi_uldivmod>
 8005290:	4602      	mov	r2, r0
 8005292:	460b      	mov	r3, r1
 8005294:	4613      	mov	r3, r2
 8005296:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005298:	4b0b      	ldr	r3, [pc, #44]	@ (80052c8 <HAL_RCC_GetSysClockFreq+0x180>)
 800529a:	685b      	ldr	r3, [r3, #4]
 800529c:	0c1b      	lsrs	r3, r3, #16
 800529e:	f003 0303 	and.w	r3, r3, #3
 80052a2:	3301      	adds	r3, #1
 80052a4:	005b      	lsls	r3, r3, #1
 80052a6:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80052a8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80052aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80052b0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80052b2:	e002      	b.n	80052ba <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80052b4:	4b05      	ldr	r3, [pc, #20]	@ (80052cc <HAL_RCC_GetSysClockFreq+0x184>)
 80052b6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80052b8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80052ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80052bc:	4618      	mov	r0, r3
 80052be:	3740      	adds	r7, #64	@ 0x40
 80052c0:	46bd      	mov	sp, r7
 80052c2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80052c6:	bf00      	nop
 80052c8:	40023800 	.word	0x40023800
 80052cc:	00f42400 	.word	0x00f42400
 80052d0:	017d7840 	.word	0x017d7840

080052d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80052d4:	b480      	push	{r7}
 80052d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80052d8:	4b03      	ldr	r3, [pc, #12]	@ (80052e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80052da:	681b      	ldr	r3, [r3, #0]
}
 80052dc:	4618      	mov	r0, r3
 80052de:	46bd      	mov	sp, r7
 80052e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e4:	4770      	bx	lr
 80052e6:	bf00      	nop
 80052e8:	20000000 	.word	0x20000000

080052ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80052ec:	b580      	push	{r7, lr}
 80052ee:	b082      	sub	sp, #8
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d101      	bne.n	80052fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80052fa:	2301      	movs	r3, #1
 80052fc:	e041      	b.n	8005382 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005304:	b2db      	uxtb	r3, r3
 8005306:	2b00      	cmp	r3, #0
 8005308:	d106      	bne.n	8005318 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2200      	movs	r2, #0
 800530e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005312:	6878      	ldr	r0, [r7, #4]
 8005314:	f7fc fc20 	bl	8001b58 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2202      	movs	r2, #2
 800531c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681a      	ldr	r2, [r3, #0]
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	3304      	adds	r3, #4
 8005328:	4619      	mov	r1, r3
 800532a:	4610      	mov	r0, r2
 800532c:	f000 fa16 	bl	800575c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2201      	movs	r2, #1
 8005334:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2201      	movs	r2, #1
 800533c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2201      	movs	r2, #1
 8005344:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2201      	movs	r2, #1
 800534c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2201      	movs	r2, #1
 8005354:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2201      	movs	r2, #1
 800535c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2201      	movs	r2, #1
 8005364:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2201      	movs	r2, #1
 800536c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	2201      	movs	r2, #1
 8005374:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2201      	movs	r2, #1
 800537c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005380:	2300      	movs	r3, #0
}
 8005382:	4618      	mov	r0, r3
 8005384:	3708      	adds	r7, #8
 8005386:	46bd      	mov	sp, r7
 8005388:	bd80      	pop	{r7, pc}

0800538a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800538a:	b580      	push	{r7, lr}
 800538c:	b084      	sub	sp, #16
 800538e:	af00      	add	r7, sp, #0
 8005390:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	68db      	ldr	r3, [r3, #12]
 8005398:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	691b      	ldr	r3, [r3, #16]
 80053a0:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80053a2:	68bb      	ldr	r3, [r7, #8]
 80053a4:	f003 0302 	and.w	r3, r3, #2
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d020      	beq.n	80053ee <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	f003 0302 	and.w	r3, r3, #2
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d01b      	beq.n	80053ee <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f06f 0202 	mvn.w	r2, #2
 80053be:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2201      	movs	r2, #1
 80053c4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	699b      	ldr	r3, [r3, #24]
 80053cc:	f003 0303 	and.w	r3, r3, #3
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d003      	beq.n	80053dc <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80053d4:	6878      	ldr	r0, [r7, #4]
 80053d6:	f000 f9a3 	bl	8005720 <HAL_TIM_IC_CaptureCallback>
 80053da:	e005      	b.n	80053e8 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80053dc:	6878      	ldr	r0, [r7, #4]
 80053de:	f000 f995 	bl	800570c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053e2:	6878      	ldr	r0, [r7, #4]
 80053e4:	f000 f9a6 	bl	8005734 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2200      	movs	r2, #0
 80053ec:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80053ee:	68bb      	ldr	r3, [r7, #8]
 80053f0:	f003 0304 	and.w	r3, r3, #4
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d020      	beq.n	800543a <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	f003 0304 	and.w	r3, r3, #4
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d01b      	beq.n	800543a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f06f 0204 	mvn.w	r2, #4
 800540a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2202      	movs	r2, #2
 8005410:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	699b      	ldr	r3, [r3, #24]
 8005418:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800541c:	2b00      	cmp	r3, #0
 800541e:	d003      	beq.n	8005428 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005420:	6878      	ldr	r0, [r7, #4]
 8005422:	f000 f97d 	bl	8005720 <HAL_TIM_IC_CaptureCallback>
 8005426:	e005      	b.n	8005434 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005428:	6878      	ldr	r0, [r7, #4]
 800542a:	f000 f96f 	bl	800570c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800542e:	6878      	ldr	r0, [r7, #4]
 8005430:	f000 f980 	bl	8005734 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2200      	movs	r2, #0
 8005438:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800543a:	68bb      	ldr	r3, [r7, #8]
 800543c:	f003 0308 	and.w	r3, r3, #8
 8005440:	2b00      	cmp	r3, #0
 8005442:	d020      	beq.n	8005486 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	f003 0308 	and.w	r3, r3, #8
 800544a:	2b00      	cmp	r3, #0
 800544c:	d01b      	beq.n	8005486 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f06f 0208 	mvn.w	r2, #8
 8005456:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2204      	movs	r2, #4
 800545c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	69db      	ldr	r3, [r3, #28]
 8005464:	f003 0303 	and.w	r3, r3, #3
 8005468:	2b00      	cmp	r3, #0
 800546a:	d003      	beq.n	8005474 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800546c:	6878      	ldr	r0, [r7, #4]
 800546e:	f000 f957 	bl	8005720 <HAL_TIM_IC_CaptureCallback>
 8005472:	e005      	b.n	8005480 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005474:	6878      	ldr	r0, [r7, #4]
 8005476:	f000 f949 	bl	800570c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800547a:	6878      	ldr	r0, [r7, #4]
 800547c:	f000 f95a 	bl	8005734 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2200      	movs	r2, #0
 8005484:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005486:	68bb      	ldr	r3, [r7, #8]
 8005488:	f003 0310 	and.w	r3, r3, #16
 800548c:	2b00      	cmp	r3, #0
 800548e:	d020      	beq.n	80054d2 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	f003 0310 	and.w	r3, r3, #16
 8005496:	2b00      	cmp	r3, #0
 8005498:	d01b      	beq.n	80054d2 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	f06f 0210 	mvn.w	r2, #16
 80054a2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	2208      	movs	r2, #8
 80054a8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	69db      	ldr	r3, [r3, #28]
 80054b0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d003      	beq.n	80054c0 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80054b8:	6878      	ldr	r0, [r7, #4]
 80054ba:	f000 f931 	bl	8005720 <HAL_TIM_IC_CaptureCallback>
 80054be:	e005      	b.n	80054cc <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80054c0:	6878      	ldr	r0, [r7, #4]
 80054c2:	f000 f923 	bl	800570c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054c6:	6878      	ldr	r0, [r7, #4]
 80054c8:	f000 f934 	bl	8005734 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2200      	movs	r2, #0
 80054d0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80054d2:	68bb      	ldr	r3, [r7, #8]
 80054d4:	f003 0301 	and.w	r3, r3, #1
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d00c      	beq.n	80054f6 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	f003 0301 	and.w	r3, r3, #1
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d007      	beq.n	80054f6 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f06f 0201 	mvn.w	r2, #1
 80054ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80054f0:	6878      	ldr	r0, [r7, #4]
 80054f2:	f000 f901 	bl	80056f8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80054f6:	68bb      	ldr	r3, [r7, #8]
 80054f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d00c      	beq.n	800551a <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005506:	2b00      	cmp	r3, #0
 8005508:	d007      	beq.n	800551a <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005512:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005514:	6878      	ldr	r0, [r7, #4]
 8005516:	f000 fab9 	bl	8005a8c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800551a:	68bb      	ldr	r3, [r7, #8]
 800551c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005520:	2b00      	cmp	r3, #0
 8005522:	d00c      	beq.n	800553e <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800552a:	2b00      	cmp	r3, #0
 800552c:	d007      	beq.n	800553e <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005536:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005538:	6878      	ldr	r0, [r7, #4]
 800553a:	f000 f905 	bl	8005748 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800553e:	68bb      	ldr	r3, [r7, #8]
 8005540:	f003 0320 	and.w	r3, r3, #32
 8005544:	2b00      	cmp	r3, #0
 8005546:	d00c      	beq.n	8005562 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	f003 0320 	and.w	r3, r3, #32
 800554e:	2b00      	cmp	r3, #0
 8005550:	d007      	beq.n	8005562 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	f06f 0220 	mvn.w	r2, #32
 800555a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800555c:	6878      	ldr	r0, [r7, #4]
 800555e:	f000 fa8b 	bl	8005a78 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005562:	bf00      	nop
 8005564:	3710      	adds	r7, #16
 8005566:	46bd      	mov	sp, r7
 8005568:	bd80      	pop	{r7, pc}

0800556a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800556a:	b580      	push	{r7, lr}
 800556c:	b084      	sub	sp, #16
 800556e:	af00      	add	r7, sp, #0
 8005570:	6078      	str	r0, [r7, #4]
 8005572:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005574:	2300      	movs	r3, #0
 8005576:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800557e:	2b01      	cmp	r3, #1
 8005580:	d101      	bne.n	8005586 <HAL_TIM_ConfigClockSource+0x1c>
 8005582:	2302      	movs	r3, #2
 8005584:	e0b4      	b.n	80056f0 <HAL_TIM_ConfigClockSource+0x186>
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	2201      	movs	r2, #1
 800558a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	2202      	movs	r2, #2
 8005592:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	689b      	ldr	r3, [r3, #8]
 800559c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800559e:	68bb      	ldr	r3, [r7, #8]
 80055a0:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80055a4:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80055a6:	68bb      	ldr	r3, [r7, #8]
 80055a8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80055ac:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	68ba      	ldr	r2, [r7, #8]
 80055b4:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80055b6:	683b      	ldr	r3, [r7, #0]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80055be:	d03e      	beq.n	800563e <HAL_TIM_ConfigClockSource+0xd4>
 80055c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80055c4:	f200 8087 	bhi.w	80056d6 <HAL_TIM_ConfigClockSource+0x16c>
 80055c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80055cc:	f000 8086 	beq.w	80056dc <HAL_TIM_ConfigClockSource+0x172>
 80055d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80055d4:	d87f      	bhi.n	80056d6 <HAL_TIM_ConfigClockSource+0x16c>
 80055d6:	2b70      	cmp	r3, #112	@ 0x70
 80055d8:	d01a      	beq.n	8005610 <HAL_TIM_ConfigClockSource+0xa6>
 80055da:	2b70      	cmp	r3, #112	@ 0x70
 80055dc:	d87b      	bhi.n	80056d6 <HAL_TIM_ConfigClockSource+0x16c>
 80055de:	2b60      	cmp	r3, #96	@ 0x60
 80055e0:	d050      	beq.n	8005684 <HAL_TIM_ConfigClockSource+0x11a>
 80055e2:	2b60      	cmp	r3, #96	@ 0x60
 80055e4:	d877      	bhi.n	80056d6 <HAL_TIM_ConfigClockSource+0x16c>
 80055e6:	2b50      	cmp	r3, #80	@ 0x50
 80055e8:	d03c      	beq.n	8005664 <HAL_TIM_ConfigClockSource+0xfa>
 80055ea:	2b50      	cmp	r3, #80	@ 0x50
 80055ec:	d873      	bhi.n	80056d6 <HAL_TIM_ConfigClockSource+0x16c>
 80055ee:	2b40      	cmp	r3, #64	@ 0x40
 80055f0:	d058      	beq.n	80056a4 <HAL_TIM_ConfigClockSource+0x13a>
 80055f2:	2b40      	cmp	r3, #64	@ 0x40
 80055f4:	d86f      	bhi.n	80056d6 <HAL_TIM_ConfigClockSource+0x16c>
 80055f6:	2b30      	cmp	r3, #48	@ 0x30
 80055f8:	d064      	beq.n	80056c4 <HAL_TIM_ConfigClockSource+0x15a>
 80055fa:	2b30      	cmp	r3, #48	@ 0x30
 80055fc:	d86b      	bhi.n	80056d6 <HAL_TIM_ConfigClockSource+0x16c>
 80055fe:	2b20      	cmp	r3, #32
 8005600:	d060      	beq.n	80056c4 <HAL_TIM_ConfigClockSource+0x15a>
 8005602:	2b20      	cmp	r3, #32
 8005604:	d867      	bhi.n	80056d6 <HAL_TIM_ConfigClockSource+0x16c>
 8005606:	2b00      	cmp	r3, #0
 8005608:	d05c      	beq.n	80056c4 <HAL_TIM_ConfigClockSource+0x15a>
 800560a:	2b10      	cmp	r3, #16
 800560c:	d05a      	beq.n	80056c4 <HAL_TIM_ConfigClockSource+0x15a>
 800560e:	e062      	b.n	80056d6 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005614:	683b      	ldr	r3, [r7, #0]
 8005616:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800561c:	683b      	ldr	r3, [r7, #0]
 800561e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005620:	f000 f99c 	bl	800595c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	689b      	ldr	r3, [r3, #8]
 800562a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800562c:	68bb      	ldr	r3, [r7, #8]
 800562e:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005632:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	68ba      	ldr	r2, [r7, #8]
 800563a:	609a      	str	r2, [r3, #8]
      break;
 800563c:	e04f      	b.n	80056de <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005642:	683b      	ldr	r3, [r7, #0]
 8005644:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005646:	683b      	ldr	r3, [r7, #0]
 8005648:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800564a:	683b      	ldr	r3, [r7, #0]
 800564c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800564e:	f000 f985 	bl	800595c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	689a      	ldr	r2, [r3, #8]
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005660:	609a      	str	r2, [r3, #8]
      break;
 8005662:	e03c      	b.n	80056de <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005668:	683b      	ldr	r3, [r7, #0]
 800566a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800566c:	683b      	ldr	r3, [r7, #0]
 800566e:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005670:	461a      	mov	r2, r3
 8005672:	f000 f8f9 	bl	8005868 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	2150      	movs	r1, #80	@ 0x50
 800567c:	4618      	mov	r0, r3
 800567e:	f000 f952 	bl	8005926 <TIM_ITRx_SetConfig>
      break;
 8005682:	e02c      	b.n	80056de <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800568c:	683b      	ldr	r3, [r7, #0]
 800568e:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005690:	461a      	mov	r2, r3
 8005692:	f000 f918 	bl	80058c6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	2160      	movs	r1, #96	@ 0x60
 800569c:	4618      	mov	r0, r3
 800569e:	f000 f942 	bl	8005926 <TIM_ITRx_SetConfig>
      break;
 80056a2:	e01c      	b.n	80056de <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80056a8:	683b      	ldr	r3, [r7, #0]
 80056aa:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80056b0:	461a      	mov	r2, r3
 80056b2:	f000 f8d9 	bl	8005868 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	2140      	movs	r1, #64	@ 0x40
 80056bc:	4618      	mov	r0, r3
 80056be:	f000 f932 	bl	8005926 <TIM_ITRx_SetConfig>
      break;
 80056c2:	e00c      	b.n	80056de <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681a      	ldr	r2, [r3, #0]
 80056c8:	683b      	ldr	r3, [r7, #0]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	4619      	mov	r1, r3
 80056ce:	4610      	mov	r0, r2
 80056d0:	f000 f929 	bl	8005926 <TIM_ITRx_SetConfig>
      break;
 80056d4:	e003      	b.n	80056de <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80056d6:	2301      	movs	r3, #1
 80056d8:	73fb      	strb	r3, [r7, #15]
      break;
 80056da:	e000      	b.n	80056de <HAL_TIM_ConfigClockSource+0x174>
      break;
 80056dc:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	2201      	movs	r2, #1
 80056e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	2200      	movs	r2, #0
 80056ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80056ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80056f0:	4618      	mov	r0, r3
 80056f2:	3710      	adds	r7, #16
 80056f4:	46bd      	mov	sp, r7
 80056f6:	bd80      	pop	{r7, pc}

080056f8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80056f8:	b480      	push	{r7}
 80056fa:	b083      	sub	sp, #12
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005700:	bf00      	nop
 8005702:	370c      	adds	r7, #12
 8005704:	46bd      	mov	sp, r7
 8005706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570a:	4770      	bx	lr

0800570c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800570c:	b480      	push	{r7}
 800570e:	b083      	sub	sp, #12
 8005710:	af00      	add	r7, sp, #0
 8005712:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005714:	bf00      	nop
 8005716:	370c      	adds	r7, #12
 8005718:	46bd      	mov	sp, r7
 800571a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571e:	4770      	bx	lr

08005720 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005720:	b480      	push	{r7}
 8005722:	b083      	sub	sp, #12
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005728:	bf00      	nop
 800572a:	370c      	adds	r7, #12
 800572c:	46bd      	mov	sp, r7
 800572e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005732:	4770      	bx	lr

08005734 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005734:	b480      	push	{r7}
 8005736:	b083      	sub	sp, #12
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800573c:	bf00      	nop
 800573e:	370c      	adds	r7, #12
 8005740:	46bd      	mov	sp, r7
 8005742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005746:	4770      	bx	lr

08005748 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005748:	b480      	push	{r7}
 800574a:	b083      	sub	sp, #12
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005750:	bf00      	nop
 8005752:	370c      	adds	r7, #12
 8005754:	46bd      	mov	sp, r7
 8005756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575a:	4770      	bx	lr

0800575c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800575c:	b480      	push	{r7}
 800575e:	b085      	sub	sp, #20
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]
 8005764:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	4a37      	ldr	r2, [pc, #220]	@ (800584c <TIM_Base_SetConfig+0xf0>)
 8005770:	4293      	cmp	r3, r2
 8005772:	d00f      	beq.n	8005794 <TIM_Base_SetConfig+0x38>
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800577a:	d00b      	beq.n	8005794 <TIM_Base_SetConfig+0x38>
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	4a34      	ldr	r2, [pc, #208]	@ (8005850 <TIM_Base_SetConfig+0xf4>)
 8005780:	4293      	cmp	r3, r2
 8005782:	d007      	beq.n	8005794 <TIM_Base_SetConfig+0x38>
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	4a33      	ldr	r2, [pc, #204]	@ (8005854 <TIM_Base_SetConfig+0xf8>)
 8005788:	4293      	cmp	r3, r2
 800578a:	d003      	beq.n	8005794 <TIM_Base_SetConfig+0x38>
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	4a32      	ldr	r2, [pc, #200]	@ (8005858 <TIM_Base_SetConfig+0xfc>)
 8005790:	4293      	cmp	r3, r2
 8005792:	d108      	bne.n	80057a6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800579a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800579c:	683b      	ldr	r3, [r7, #0]
 800579e:	685b      	ldr	r3, [r3, #4]
 80057a0:	68fa      	ldr	r2, [r7, #12]
 80057a2:	4313      	orrs	r3, r2
 80057a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	4a28      	ldr	r2, [pc, #160]	@ (800584c <TIM_Base_SetConfig+0xf0>)
 80057aa:	4293      	cmp	r3, r2
 80057ac:	d01b      	beq.n	80057e6 <TIM_Base_SetConfig+0x8a>
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80057b4:	d017      	beq.n	80057e6 <TIM_Base_SetConfig+0x8a>
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	4a25      	ldr	r2, [pc, #148]	@ (8005850 <TIM_Base_SetConfig+0xf4>)
 80057ba:	4293      	cmp	r3, r2
 80057bc:	d013      	beq.n	80057e6 <TIM_Base_SetConfig+0x8a>
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	4a24      	ldr	r2, [pc, #144]	@ (8005854 <TIM_Base_SetConfig+0xf8>)
 80057c2:	4293      	cmp	r3, r2
 80057c4:	d00f      	beq.n	80057e6 <TIM_Base_SetConfig+0x8a>
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	4a23      	ldr	r2, [pc, #140]	@ (8005858 <TIM_Base_SetConfig+0xfc>)
 80057ca:	4293      	cmp	r3, r2
 80057cc:	d00b      	beq.n	80057e6 <TIM_Base_SetConfig+0x8a>
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	4a22      	ldr	r2, [pc, #136]	@ (800585c <TIM_Base_SetConfig+0x100>)
 80057d2:	4293      	cmp	r3, r2
 80057d4:	d007      	beq.n	80057e6 <TIM_Base_SetConfig+0x8a>
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	4a21      	ldr	r2, [pc, #132]	@ (8005860 <TIM_Base_SetConfig+0x104>)
 80057da:	4293      	cmp	r3, r2
 80057dc:	d003      	beq.n	80057e6 <TIM_Base_SetConfig+0x8a>
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	4a20      	ldr	r2, [pc, #128]	@ (8005864 <TIM_Base_SetConfig+0x108>)
 80057e2:	4293      	cmp	r3, r2
 80057e4:	d108      	bne.n	80057f8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80057ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80057ee:	683b      	ldr	r3, [r7, #0]
 80057f0:	68db      	ldr	r3, [r3, #12]
 80057f2:	68fa      	ldr	r2, [r7, #12]
 80057f4:	4313      	orrs	r3, r2
 80057f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80057fe:	683b      	ldr	r3, [r7, #0]
 8005800:	695b      	ldr	r3, [r3, #20]
 8005802:	4313      	orrs	r3, r2
 8005804:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005806:	683b      	ldr	r3, [r7, #0]
 8005808:	689a      	ldr	r2, [r3, #8]
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800580e:	683b      	ldr	r3, [r7, #0]
 8005810:	681a      	ldr	r2, [r3, #0]
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	4a0c      	ldr	r2, [pc, #48]	@ (800584c <TIM_Base_SetConfig+0xf0>)
 800581a:	4293      	cmp	r3, r2
 800581c:	d103      	bne.n	8005826 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800581e:	683b      	ldr	r3, [r7, #0]
 8005820:	691a      	ldr	r2, [r3, #16]
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f043 0204 	orr.w	r2, r3, #4
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	2201      	movs	r2, #1
 8005836:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	68fa      	ldr	r2, [r7, #12]
 800583c:	601a      	str	r2, [r3, #0]
}
 800583e:	bf00      	nop
 8005840:	3714      	adds	r7, #20
 8005842:	46bd      	mov	sp, r7
 8005844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005848:	4770      	bx	lr
 800584a:	bf00      	nop
 800584c:	40010000 	.word	0x40010000
 8005850:	40000400 	.word	0x40000400
 8005854:	40000800 	.word	0x40000800
 8005858:	40000c00 	.word	0x40000c00
 800585c:	40014000 	.word	0x40014000
 8005860:	40014400 	.word	0x40014400
 8005864:	40014800 	.word	0x40014800

08005868 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005868:	b480      	push	{r7}
 800586a:	b087      	sub	sp, #28
 800586c:	af00      	add	r7, sp, #0
 800586e:	60f8      	str	r0, [r7, #12]
 8005870:	60b9      	str	r1, [r7, #8]
 8005872:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	6a1b      	ldr	r3, [r3, #32]
 8005878:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	6a1b      	ldr	r3, [r3, #32]
 800587e:	f023 0201 	bic.w	r2, r3, #1
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	699b      	ldr	r3, [r3, #24]
 800588a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800588c:	693b      	ldr	r3, [r7, #16]
 800588e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005892:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	011b      	lsls	r3, r3, #4
 8005898:	693a      	ldr	r2, [r7, #16]
 800589a:	4313      	orrs	r3, r2
 800589c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800589e:	697b      	ldr	r3, [r7, #20]
 80058a0:	f023 030a 	bic.w	r3, r3, #10
 80058a4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80058a6:	697a      	ldr	r2, [r7, #20]
 80058a8:	68bb      	ldr	r3, [r7, #8]
 80058aa:	4313      	orrs	r3, r2
 80058ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	693a      	ldr	r2, [r7, #16]
 80058b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	697a      	ldr	r2, [r7, #20]
 80058b8:	621a      	str	r2, [r3, #32]
}
 80058ba:	bf00      	nop
 80058bc:	371c      	adds	r7, #28
 80058be:	46bd      	mov	sp, r7
 80058c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c4:	4770      	bx	lr

080058c6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80058c6:	b480      	push	{r7}
 80058c8:	b087      	sub	sp, #28
 80058ca:	af00      	add	r7, sp, #0
 80058cc:	60f8      	str	r0, [r7, #12]
 80058ce:	60b9      	str	r1, [r7, #8]
 80058d0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	6a1b      	ldr	r3, [r3, #32]
 80058d6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	6a1b      	ldr	r3, [r3, #32]
 80058dc:	f023 0210 	bic.w	r2, r3, #16
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	699b      	ldr	r3, [r3, #24]
 80058e8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80058ea:	693b      	ldr	r3, [r7, #16]
 80058ec:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80058f0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	031b      	lsls	r3, r3, #12
 80058f6:	693a      	ldr	r2, [r7, #16]
 80058f8:	4313      	orrs	r3, r2
 80058fa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80058fc:	697b      	ldr	r3, [r7, #20]
 80058fe:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005902:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005904:	68bb      	ldr	r3, [r7, #8]
 8005906:	011b      	lsls	r3, r3, #4
 8005908:	697a      	ldr	r2, [r7, #20]
 800590a:	4313      	orrs	r3, r2
 800590c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	693a      	ldr	r2, [r7, #16]
 8005912:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	697a      	ldr	r2, [r7, #20]
 8005918:	621a      	str	r2, [r3, #32]
}
 800591a:	bf00      	nop
 800591c:	371c      	adds	r7, #28
 800591e:	46bd      	mov	sp, r7
 8005920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005924:	4770      	bx	lr

08005926 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005926:	b480      	push	{r7}
 8005928:	b085      	sub	sp, #20
 800592a:	af00      	add	r7, sp, #0
 800592c:	6078      	str	r0, [r7, #4]
 800592e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	689b      	ldr	r3, [r3, #8]
 8005934:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800593c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800593e:	683a      	ldr	r2, [r7, #0]
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	4313      	orrs	r3, r2
 8005944:	f043 0307 	orr.w	r3, r3, #7
 8005948:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	68fa      	ldr	r2, [r7, #12]
 800594e:	609a      	str	r2, [r3, #8]
}
 8005950:	bf00      	nop
 8005952:	3714      	adds	r7, #20
 8005954:	46bd      	mov	sp, r7
 8005956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595a:	4770      	bx	lr

0800595c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800595c:	b480      	push	{r7}
 800595e:	b087      	sub	sp, #28
 8005960:	af00      	add	r7, sp, #0
 8005962:	60f8      	str	r0, [r7, #12]
 8005964:	60b9      	str	r1, [r7, #8]
 8005966:	607a      	str	r2, [r7, #4]
 8005968:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	689b      	ldr	r3, [r3, #8]
 800596e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005970:	697b      	ldr	r3, [r7, #20]
 8005972:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005976:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005978:	683b      	ldr	r3, [r7, #0]
 800597a:	021a      	lsls	r2, r3, #8
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	431a      	orrs	r2, r3
 8005980:	68bb      	ldr	r3, [r7, #8]
 8005982:	4313      	orrs	r3, r2
 8005984:	697a      	ldr	r2, [r7, #20]
 8005986:	4313      	orrs	r3, r2
 8005988:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	697a      	ldr	r2, [r7, #20]
 800598e:	609a      	str	r2, [r3, #8]
}
 8005990:	bf00      	nop
 8005992:	371c      	adds	r7, #28
 8005994:	46bd      	mov	sp, r7
 8005996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599a:	4770      	bx	lr

0800599c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800599c:	b480      	push	{r7}
 800599e:	b085      	sub	sp, #20
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	6078      	str	r0, [r7, #4]
 80059a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80059ac:	2b01      	cmp	r3, #1
 80059ae:	d101      	bne.n	80059b4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80059b0:	2302      	movs	r3, #2
 80059b2:	e050      	b.n	8005a56 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	2201      	movs	r2, #1
 80059b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	2202      	movs	r2, #2
 80059c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	685b      	ldr	r3, [r3, #4]
 80059ca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	689b      	ldr	r3, [r3, #8]
 80059d2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80059da:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	68fa      	ldr	r2, [r7, #12]
 80059e2:	4313      	orrs	r3, r2
 80059e4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	68fa      	ldr	r2, [r7, #12]
 80059ec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	4a1c      	ldr	r2, [pc, #112]	@ (8005a64 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80059f4:	4293      	cmp	r3, r2
 80059f6:	d018      	beq.n	8005a2a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a00:	d013      	beq.n	8005a2a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	4a18      	ldr	r2, [pc, #96]	@ (8005a68 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005a08:	4293      	cmp	r3, r2
 8005a0a:	d00e      	beq.n	8005a2a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	4a16      	ldr	r2, [pc, #88]	@ (8005a6c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005a12:	4293      	cmp	r3, r2
 8005a14:	d009      	beq.n	8005a2a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	4a15      	ldr	r2, [pc, #84]	@ (8005a70 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005a1c:	4293      	cmp	r3, r2
 8005a1e:	d004      	beq.n	8005a2a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	4a13      	ldr	r2, [pc, #76]	@ (8005a74 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005a26:	4293      	cmp	r3, r2
 8005a28:	d10c      	bne.n	8005a44 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005a2a:	68bb      	ldr	r3, [r7, #8]
 8005a2c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005a30:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005a32:	683b      	ldr	r3, [r7, #0]
 8005a34:	685b      	ldr	r3, [r3, #4]
 8005a36:	68ba      	ldr	r2, [r7, #8]
 8005a38:	4313      	orrs	r3, r2
 8005a3a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	68ba      	ldr	r2, [r7, #8]
 8005a42:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2201      	movs	r2, #1
 8005a48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2200      	movs	r2, #0
 8005a50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005a54:	2300      	movs	r3, #0
}
 8005a56:	4618      	mov	r0, r3
 8005a58:	3714      	adds	r7, #20
 8005a5a:	46bd      	mov	sp, r7
 8005a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a60:	4770      	bx	lr
 8005a62:	bf00      	nop
 8005a64:	40010000 	.word	0x40010000
 8005a68:	40000400 	.word	0x40000400
 8005a6c:	40000800 	.word	0x40000800
 8005a70:	40000c00 	.word	0x40000c00
 8005a74:	40014000 	.word	0x40014000

08005a78 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005a78:	b480      	push	{r7}
 8005a7a:	b083      	sub	sp, #12
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005a80:	bf00      	nop
 8005a82:	370c      	adds	r7, #12
 8005a84:	46bd      	mov	sp, r7
 8005a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8a:	4770      	bx	lr

08005a8c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005a8c:	b480      	push	{r7}
 8005a8e:	b083      	sub	sp, #12
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005a94:	bf00      	nop
 8005a96:	370c      	adds	r7, #12
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9e:	4770      	bx	lr

08005aa0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005aa0:	b084      	sub	sp, #16
 8005aa2:	b580      	push	{r7, lr}
 8005aa4:	b084      	sub	sp, #16
 8005aa6:	af00      	add	r7, sp, #0
 8005aa8:	6078      	str	r0, [r7, #4]
 8005aaa:	f107 001c 	add.w	r0, r7, #28
 8005aae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005ab2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8005ab6:	2b01      	cmp	r3, #1
 8005ab8:	d123      	bne.n	8005b02 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005abe:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	68db      	ldr	r3, [r3, #12]
 8005aca:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8005ace:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005ad2:	687a      	ldr	r2, [r7, #4]
 8005ad4:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	68db      	ldr	r3, [r3, #12]
 8005ada:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005ae2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005ae6:	2b01      	cmp	r3, #1
 8005ae8:	d105      	bne.n	8005af6 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	68db      	ldr	r3, [r3, #12]
 8005aee:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005af6:	6878      	ldr	r0, [r7, #4]
 8005af8:	f001 fae8 	bl	80070cc <USB_CoreReset>
 8005afc:	4603      	mov	r3, r0
 8005afe:	73fb      	strb	r3, [r7, #15]
 8005b00:	e01b      	b.n	8005b3a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	68db      	ldr	r3, [r3, #12]
 8005b06:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005b0e:	6878      	ldr	r0, [r7, #4]
 8005b10:	f001 fadc 	bl	80070cc <USB_CoreReset>
 8005b14:	4603      	mov	r3, r0
 8005b16:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005b18:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d106      	bne.n	8005b2e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b24:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	639a      	str	r2, [r3, #56]	@ 0x38
 8005b2c:	e005      	b.n	8005b3a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b32:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005b3a:	7fbb      	ldrb	r3, [r7, #30]
 8005b3c:	2b01      	cmp	r3, #1
 8005b3e:	d10b      	bne.n	8005b58 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	689b      	ldr	r3, [r3, #8]
 8005b44:	f043 0206 	orr.w	r2, r3, #6
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	689b      	ldr	r3, [r3, #8]
 8005b50:	f043 0220 	orr.w	r2, r3, #32
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005b58:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b5a:	4618      	mov	r0, r3
 8005b5c:	3710      	adds	r7, #16
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005b64:	b004      	add	sp, #16
 8005b66:	4770      	bx	lr

08005b68 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8005b68:	b480      	push	{r7}
 8005b6a:	b087      	sub	sp, #28
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	60f8      	str	r0, [r7, #12]
 8005b70:	60b9      	str	r1, [r7, #8]
 8005b72:	4613      	mov	r3, r2
 8005b74:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8005b76:	79fb      	ldrb	r3, [r7, #7]
 8005b78:	2b02      	cmp	r3, #2
 8005b7a:	d165      	bne.n	8005c48 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8005b7c:	68bb      	ldr	r3, [r7, #8]
 8005b7e:	4a41      	ldr	r2, [pc, #260]	@ (8005c84 <USB_SetTurnaroundTime+0x11c>)
 8005b80:	4293      	cmp	r3, r2
 8005b82:	d906      	bls.n	8005b92 <USB_SetTurnaroundTime+0x2a>
 8005b84:	68bb      	ldr	r3, [r7, #8]
 8005b86:	4a40      	ldr	r2, [pc, #256]	@ (8005c88 <USB_SetTurnaroundTime+0x120>)
 8005b88:	4293      	cmp	r3, r2
 8005b8a:	d202      	bcs.n	8005b92 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8005b8c:	230f      	movs	r3, #15
 8005b8e:	617b      	str	r3, [r7, #20]
 8005b90:	e062      	b.n	8005c58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8005b92:	68bb      	ldr	r3, [r7, #8]
 8005b94:	4a3c      	ldr	r2, [pc, #240]	@ (8005c88 <USB_SetTurnaroundTime+0x120>)
 8005b96:	4293      	cmp	r3, r2
 8005b98:	d306      	bcc.n	8005ba8 <USB_SetTurnaroundTime+0x40>
 8005b9a:	68bb      	ldr	r3, [r7, #8]
 8005b9c:	4a3b      	ldr	r2, [pc, #236]	@ (8005c8c <USB_SetTurnaroundTime+0x124>)
 8005b9e:	4293      	cmp	r3, r2
 8005ba0:	d202      	bcs.n	8005ba8 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8005ba2:	230e      	movs	r3, #14
 8005ba4:	617b      	str	r3, [r7, #20]
 8005ba6:	e057      	b.n	8005c58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8005ba8:	68bb      	ldr	r3, [r7, #8]
 8005baa:	4a38      	ldr	r2, [pc, #224]	@ (8005c8c <USB_SetTurnaroundTime+0x124>)
 8005bac:	4293      	cmp	r3, r2
 8005bae:	d306      	bcc.n	8005bbe <USB_SetTurnaroundTime+0x56>
 8005bb0:	68bb      	ldr	r3, [r7, #8]
 8005bb2:	4a37      	ldr	r2, [pc, #220]	@ (8005c90 <USB_SetTurnaroundTime+0x128>)
 8005bb4:	4293      	cmp	r3, r2
 8005bb6:	d202      	bcs.n	8005bbe <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8005bb8:	230d      	movs	r3, #13
 8005bba:	617b      	str	r3, [r7, #20]
 8005bbc:	e04c      	b.n	8005c58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8005bbe:	68bb      	ldr	r3, [r7, #8]
 8005bc0:	4a33      	ldr	r2, [pc, #204]	@ (8005c90 <USB_SetTurnaroundTime+0x128>)
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	d306      	bcc.n	8005bd4 <USB_SetTurnaroundTime+0x6c>
 8005bc6:	68bb      	ldr	r3, [r7, #8]
 8005bc8:	4a32      	ldr	r2, [pc, #200]	@ (8005c94 <USB_SetTurnaroundTime+0x12c>)
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d802      	bhi.n	8005bd4 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8005bce:	230c      	movs	r3, #12
 8005bd0:	617b      	str	r3, [r7, #20]
 8005bd2:	e041      	b.n	8005c58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8005bd4:	68bb      	ldr	r3, [r7, #8]
 8005bd6:	4a2f      	ldr	r2, [pc, #188]	@ (8005c94 <USB_SetTurnaroundTime+0x12c>)
 8005bd8:	4293      	cmp	r3, r2
 8005bda:	d906      	bls.n	8005bea <USB_SetTurnaroundTime+0x82>
 8005bdc:	68bb      	ldr	r3, [r7, #8]
 8005bde:	4a2e      	ldr	r2, [pc, #184]	@ (8005c98 <USB_SetTurnaroundTime+0x130>)
 8005be0:	4293      	cmp	r3, r2
 8005be2:	d802      	bhi.n	8005bea <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8005be4:	230b      	movs	r3, #11
 8005be6:	617b      	str	r3, [r7, #20]
 8005be8:	e036      	b.n	8005c58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8005bea:	68bb      	ldr	r3, [r7, #8]
 8005bec:	4a2a      	ldr	r2, [pc, #168]	@ (8005c98 <USB_SetTurnaroundTime+0x130>)
 8005bee:	4293      	cmp	r3, r2
 8005bf0:	d906      	bls.n	8005c00 <USB_SetTurnaroundTime+0x98>
 8005bf2:	68bb      	ldr	r3, [r7, #8]
 8005bf4:	4a29      	ldr	r2, [pc, #164]	@ (8005c9c <USB_SetTurnaroundTime+0x134>)
 8005bf6:	4293      	cmp	r3, r2
 8005bf8:	d802      	bhi.n	8005c00 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8005bfa:	230a      	movs	r3, #10
 8005bfc:	617b      	str	r3, [r7, #20]
 8005bfe:	e02b      	b.n	8005c58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8005c00:	68bb      	ldr	r3, [r7, #8]
 8005c02:	4a26      	ldr	r2, [pc, #152]	@ (8005c9c <USB_SetTurnaroundTime+0x134>)
 8005c04:	4293      	cmp	r3, r2
 8005c06:	d906      	bls.n	8005c16 <USB_SetTurnaroundTime+0xae>
 8005c08:	68bb      	ldr	r3, [r7, #8]
 8005c0a:	4a25      	ldr	r2, [pc, #148]	@ (8005ca0 <USB_SetTurnaroundTime+0x138>)
 8005c0c:	4293      	cmp	r3, r2
 8005c0e:	d202      	bcs.n	8005c16 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8005c10:	2309      	movs	r3, #9
 8005c12:	617b      	str	r3, [r7, #20]
 8005c14:	e020      	b.n	8005c58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8005c16:	68bb      	ldr	r3, [r7, #8]
 8005c18:	4a21      	ldr	r2, [pc, #132]	@ (8005ca0 <USB_SetTurnaroundTime+0x138>)
 8005c1a:	4293      	cmp	r3, r2
 8005c1c:	d306      	bcc.n	8005c2c <USB_SetTurnaroundTime+0xc4>
 8005c1e:	68bb      	ldr	r3, [r7, #8]
 8005c20:	4a20      	ldr	r2, [pc, #128]	@ (8005ca4 <USB_SetTurnaroundTime+0x13c>)
 8005c22:	4293      	cmp	r3, r2
 8005c24:	d802      	bhi.n	8005c2c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8005c26:	2308      	movs	r3, #8
 8005c28:	617b      	str	r3, [r7, #20]
 8005c2a:	e015      	b.n	8005c58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8005c2c:	68bb      	ldr	r3, [r7, #8]
 8005c2e:	4a1d      	ldr	r2, [pc, #116]	@ (8005ca4 <USB_SetTurnaroundTime+0x13c>)
 8005c30:	4293      	cmp	r3, r2
 8005c32:	d906      	bls.n	8005c42 <USB_SetTurnaroundTime+0xda>
 8005c34:	68bb      	ldr	r3, [r7, #8]
 8005c36:	4a1c      	ldr	r2, [pc, #112]	@ (8005ca8 <USB_SetTurnaroundTime+0x140>)
 8005c38:	4293      	cmp	r3, r2
 8005c3a:	d202      	bcs.n	8005c42 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8005c3c:	2307      	movs	r3, #7
 8005c3e:	617b      	str	r3, [r7, #20]
 8005c40:	e00a      	b.n	8005c58 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8005c42:	2306      	movs	r3, #6
 8005c44:	617b      	str	r3, [r7, #20]
 8005c46:	e007      	b.n	8005c58 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8005c48:	79fb      	ldrb	r3, [r7, #7]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d102      	bne.n	8005c54 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8005c4e:	2309      	movs	r3, #9
 8005c50:	617b      	str	r3, [r7, #20]
 8005c52:	e001      	b.n	8005c58 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8005c54:	2309      	movs	r3, #9
 8005c56:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	68db      	ldr	r3, [r3, #12]
 8005c5c:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	68da      	ldr	r2, [r3, #12]
 8005c68:	697b      	ldr	r3, [r7, #20]
 8005c6a:	029b      	lsls	r3, r3, #10
 8005c6c:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8005c70:	431a      	orrs	r2, r3
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005c76:	2300      	movs	r3, #0
}
 8005c78:	4618      	mov	r0, r3
 8005c7a:	371c      	adds	r7, #28
 8005c7c:	46bd      	mov	sp, r7
 8005c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c82:	4770      	bx	lr
 8005c84:	00d8acbf 	.word	0x00d8acbf
 8005c88:	00e4e1c0 	.word	0x00e4e1c0
 8005c8c:	00f42400 	.word	0x00f42400
 8005c90:	01067380 	.word	0x01067380
 8005c94:	011a499f 	.word	0x011a499f
 8005c98:	01312cff 	.word	0x01312cff
 8005c9c:	014ca43f 	.word	0x014ca43f
 8005ca0:	016e3600 	.word	0x016e3600
 8005ca4:	01a6ab1f 	.word	0x01a6ab1f
 8005ca8:	01e84800 	.word	0x01e84800

08005cac <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005cac:	b480      	push	{r7}
 8005cae:	b083      	sub	sp, #12
 8005cb0:	af00      	add	r7, sp, #0
 8005cb2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	689b      	ldr	r3, [r3, #8]
 8005cb8:	f043 0201 	orr.w	r2, r3, #1
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005cc0:	2300      	movs	r3, #0
}
 8005cc2:	4618      	mov	r0, r3
 8005cc4:	370c      	adds	r7, #12
 8005cc6:	46bd      	mov	sp, r7
 8005cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ccc:	4770      	bx	lr

08005cce <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005cce:	b480      	push	{r7}
 8005cd0:	b083      	sub	sp, #12
 8005cd2:	af00      	add	r7, sp, #0
 8005cd4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	689b      	ldr	r3, [r3, #8]
 8005cda:	f023 0201 	bic.w	r2, r3, #1
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005ce2:	2300      	movs	r3, #0
}
 8005ce4:	4618      	mov	r0, r3
 8005ce6:	370c      	adds	r7, #12
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cee:	4770      	bx	lr

08005cf0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005cf0:	b580      	push	{r7, lr}
 8005cf2:	b084      	sub	sp, #16
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	6078      	str	r0, [r7, #4]
 8005cf8:	460b      	mov	r3, r1
 8005cfa:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	68db      	ldr	r3, [r3, #12]
 8005d04:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005d0c:	78fb      	ldrb	r3, [r7, #3]
 8005d0e:	2b01      	cmp	r3, #1
 8005d10:	d115      	bne.n	8005d3e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	68db      	ldr	r3, [r3, #12]
 8005d16:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005d1e:	200a      	movs	r0, #10
 8005d20:	f7fc f90e 	bl	8001f40 <HAL_Delay>
      ms += 10U;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	330a      	adds	r3, #10
 8005d28:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005d2a:	6878      	ldr	r0, [r7, #4]
 8005d2c:	f001 f93f 	bl	8006fae <USB_GetMode>
 8005d30:	4603      	mov	r3, r0
 8005d32:	2b01      	cmp	r3, #1
 8005d34:	d01e      	beq.n	8005d74 <USB_SetCurrentMode+0x84>
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	2bc7      	cmp	r3, #199	@ 0xc7
 8005d3a:	d9f0      	bls.n	8005d1e <USB_SetCurrentMode+0x2e>
 8005d3c:	e01a      	b.n	8005d74 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005d3e:	78fb      	ldrb	r3, [r7, #3]
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d115      	bne.n	8005d70 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	68db      	ldr	r3, [r3, #12]
 8005d48:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005d50:	200a      	movs	r0, #10
 8005d52:	f7fc f8f5 	bl	8001f40 <HAL_Delay>
      ms += 10U;
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	330a      	adds	r3, #10
 8005d5a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005d5c:	6878      	ldr	r0, [r7, #4]
 8005d5e:	f001 f926 	bl	8006fae <USB_GetMode>
 8005d62:	4603      	mov	r3, r0
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d005      	beq.n	8005d74 <USB_SetCurrentMode+0x84>
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	2bc7      	cmp	r3, #199	@ 0xc7
 8005d6c:	d9f0      	bls.n	8005d50 <USB_SetCurrentMode+0x60>
 8005d6e:	e001      	b.n	8005d74 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005d70:	2301      	movs	r3, #1
 8005d72:	e005      	b.n	8005d80 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	2bc8      	cmp	r3, #200	@ 0xc8
 8005d78:	d101      	bne.n	8005d7e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005d7a:	2301      	movs	r3, #1
 8005d7c:	e000      	b.n	8005d80 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005d7e:	2300      	movs	r3, #0
}
 8005d80:	4618      	mov	r0, r3
 8005d82:	3710      	adds	r7, #16
 8005d84:	46bd      	mov	sp, r7
 8005d86:	bd80      	pop	{r7, pc}

08005d88 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005d88:	b084      	sub	sp, #16
 8005d8a:	b580      	push	{r7, lr}
 8005d8c:	b086      	sub	sp, #24
 8005d8e:	af00      	add	r7, sp, #0
 8005d90:	6078      	str	r0, [r7, #4]
 8005d92:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8005d96:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005d9a:	2300      	movs	r3, #0
 8005d9c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005da2:	2300      	movs	r3, #0
 8005da4:	613b      	str	r3, [r7, #16]
 8005da6:	e009      	b.n	8005dbc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005da8:	687a      	ldr	r2, [r7, #4]
 8005daa:	693b      	ldr	r3, [r7, #16]
 8005dac:	3340      	adds	r3, #64	@ 0x40
 8005dae:	009b      	lsls	r3, r3, #2
 8005db0:	4413      	add	r3, r2
 8005db2:	2200      	movs	r2, #0
 8005db4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005db6:	693b      	ldr	r3, [r7, #16]
 8005db8:	3301      	adds	r3, #1
 8005dba:	613b      	str	r3, [r7, #16]
 8005dbc:	693b      	ldr	r3, [r7, #16]
 8005dbe:	2b0e      	cmp	r3, #14
 8005dc0:	d9f2      	bls.n	8005da8 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005dc2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d11c      	bne.n	8005e04 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005dd0:	685b      	ldr	r3, [r3, #4]
 8005dd2:	68fa      	ldr	r2, [r7, #12]
 8005dd4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005dd8:	f043 0302 	orr.w	r3, r3, #2
 8005ddc:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005de2:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dee:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dfa:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	639a      	str	r2, [r3, #56]	@ 0x38
 8005e02:	e00b      	b.n	8005e1c <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e08:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e14:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005e22:	461a      	mov	r2, r3
 8005e24:	2300      	movs	r3, #0
 8005e26:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005e28:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005e2c:	2b01      	cmp	r3, #1
 8005e2e:	d10d      	bne.n	8005e4c <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005e30:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d104      	bne.n	8005e42 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005e38:	2100      	movs	r1, #0
 8005e3a:	6878      	ldr	r0, [r7, #4]
 8005e3c:	f000 f968 	bl	8006110 <USB_SetDevSpeed>
 8005e40:	e008      	b.n	8005e54 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005e42:	2101      	movs	r1, #1
 8005e44:	6878      	ldr	r0, [r7, #4]
 8005e46:	f000 f963 	bl	8006110 <USB_SetDevSpeed>
 8005e4a:	e003      	b.n	8005e54 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005e4c:	2103      	movs	r1, #3
 8005e4e:	6878      	ldr	r0, [r7, #4]
 8005e50:	f000 f95e 	bl	8006110 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005e54:	2110      	movs	r1, #16
 8005e56:	6878      	ldr	r0, [r7, #4]
 8005e58:	f000 f8fa 	bl	8006050 <USB_FlushTxFifo>
 8005e5c:	4603      	mov	r3, r0
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d001      	beq.n	8005e66 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8005e62:	2301      	movs	r3, #1
 8005e64:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005e66:	6878      	ldr	r0, [r7, #4]
 8005e68:	f000 f924 	bl	80060b4 <USB_FlushRxFifo>
 8005e6c:	4603      	mov	r3, r0
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d001      	beq.n	8005e76 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8005e72:	2301      	movs	r3, #1
 8005e74:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005e7c:	461a      	mov	r2, r3
 8005e7e:	2300      	movs	r3, #0
 8005e80:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005e88:	461a      	mov	r2, r3
 8005e8a:	2300      	movs	r3, #0
 8005e8c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005e94:	461a      	mov	r2, r3
 8005e96:	2300      	movs	r3, #0
 8005e98:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005e9a:	2300      	movs	r3, #0
 8005e9c:	613b      	str	r3, [r7, #16]
 8005e9e:	e043      	b.n	8005f28 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005ea0:	693b      	ldr	r3, [r7, #16]
 8005ea2:	015a      	lsls	r2, r3, #5
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	4413      	add	r3, r2
 8005ea8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005eb2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005eb6:	d118      	bne.n	8005eea <USB_DevInit+0x162>
    {
      if (i == 0U)
 8005eb8:	693b      	ldr	r3, [r7, #16]
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d10a      	bne.n	8005ed4 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005ebe:	693b      	ldr	r3, [r7, #16]
 8005ec0:	015a      	lsls	r2, r3, #5
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	4413      	add	r3, r2
 8005ec6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005eca:	461a      	mov	r2, r3
 8005ecc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005ed0:	6013      	str	r3, [r2, #0]
 8005ed2:	e013      	b.n	8005efc <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005ed4:	693b      	ldr	r3, [r7, #16]
 8005ed6:	015a      	lsls	r2, r3, #5
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	4413      	add	r3, r2
 8005edc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ee0:	461a      	mov	r2, r3
 8005ee2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005ee6:	6013      	str	r3, [r2, #0]
 8005ee8:	e008      	b.n	8005efc <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005eea:	693b      	ldr	r3, [r7, #16]
 8005eec:	015a      	lsls	r2, r3, #5
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	4413      	add	r3, r2
 8005ef2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ef6:	461a      	mov	r2, r3
 8005ef8:	2300      	movs	r3, #0
 8005efa:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005efc:	693b      	ldr	r3, [r7, #16]
 8005efe:	015a      	lsls	r2, r3, #5
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	4413      	add	r3, r2
 8005f04:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f08:	461a      	mov	r2, r3
 8005f0a:	2300      	movs	r3, #0
 8005f0c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005f0e:	693b      	ldr	r3, [r7, #16]
 8005f10:	015a      	lsls	r2, r3, #5
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	4413      	add	r3, r2
 8005f16:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f1a:	461a      	mov	r2, r3
 8005f1c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005f20:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005f22:	693b      	ldr	r3, [r7, #16]
 8005f24:	3301      	adds	r3, #1
 8005f26:	613b      	str	r3, [r7, #16]
 8005f28:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005f2c:	461a      	mov	r2, r3
 8005f2e:	693b      	ldr	r3, [r7, #16]
 8005f30:	4293      	cmp	r3, r2
 8005f32:	d3b5      	bcc.n	8005ea0 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005f34:	2300      	movs	r3, #0
 8005f36:	613b      	str	r3, [r7, #16]
 8005f38:	e043      	b.n	8005fc2 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005f3a:	693b      	ldr	r3, [r7, #16]
 8005f3c:	015a      	lsls	r2, r3, #5
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	4413      	add	r3, r2
 8005f42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005f4c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005f50:	d118      	bne.n	8005f84 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8005f52:	693b      	ldr	r3, [r7, #16]
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d10a      	bne.n	8005f6e <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005f58:	693b      	ldr	r3, [r7, #16]
 8005f5a:	015a      	lsls	r2, r3, #5
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	4413      	add	r3, r2
 8005f60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f64:	461a      	mov	r2, r3
 8005f66:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005f6a:	6013      	str	r3, [r2, #0]
 8005f6c:	e013      	b.n	8005f96 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005f6e:	693b      	ldr	r3, [r7, #16]
 8005f70:	015a      	lsls	r2, r3, #5
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	4413      	add	r3, r2
 8005f76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f7a:	461a      	mov	r2, r3
 8005f7c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005f80:	6013      	str	r3, [r2, #0]
 8005f82:	e008      	b.n	8005f96 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005f84:	693b      	ldr	r3, [r7, #16]
 8005f86:	015a      	lsls	r2, r3, #5
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	4413      	add	r3, r2
 8005f8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f90:	461a      	mov	r2, r3
 8005f92:	2300      	movs	r3, #0
 8005f94:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005f96:	693b      	ldr	r3, [r7, #16]
 8005f98:	015a      	lsls	r2, r3, #5
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	4413      	add	r3, r2
 8005f9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005fa2:	461a      	mov	r2, r3
 8005fa4:	2300      	movs	r3, #0
 8005fa6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005fa8:	693b      	ldr	r3, [r7, #16]
 8005faa:	015a      	lsls	r2, r3, #5
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	4413      	add	r3, r2
 8005fb0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005fb4:	461a      	mov	r2, r3
 8005fb6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005fba:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005fbc:	693b      	ldr	r3, [r7, #16]
 8005fbe:	3301      	adds	r3, #1
 8005fc0:	613b      	str	r3, [r7, #16]
 8005fc2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005fc6:	461a      	mov	r2, r3
 8005fc8:	693b      	ldr	r3, [r7, #16]
 8005fca:	4293      	cmp	r3, r2
 8005fcc:	d3b5      	bcc.n	8005f3a <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005fd4:	691b      	ldr	r3, [r3, #16]
 8005fd6:	68fa      	ldr	r2, [r7, #12]
 8005fd8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005fdc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005fe0:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8005fee:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005ff0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d105      	bne.n	8006004 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	699b      	ldr	r3, [r3, #24]
 8005ffc:	f043 0210 	orr.w	r2, r3, #16
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	699a      	ldr	r2, [r3, #24]
 8006008:	4b10      	ldr	r3, [pc, #64]	@ (800604c <USB_DevInit+0x2c4>)
 800600a:	4313      	orrs	r3, r2
 800600c:	687a      	ldr	r2, [r7, #4]
 800600e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006010:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8006014:	2b00      	cmp	r3, #0
 8006016:	d005      	beq.n	8006024 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	699b      	ldr	r3, [r3, #24]
 800601c:	f043 0208 	orr.w	r2, r3, #8
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006024:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006028:	2b01      	cmp	r3, #1
 800602a:	d107      	bne.n	800603c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	699b      	ldr	r3, [r3, #24]
 8006030:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006034:	f043 0304 	orr.w	r3, r3, #4
 8006038:	687a      	ldr	r2, [r7, #4]
 800603a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800603c:	7dfb      	ldrb	r3, [r7, #23]
}
 800603e:	4618      	mov	r0, r3
 8006040:	3718      	adds	r7, #24
 8006042:	46bd      	mov	sp, r7
 8006044:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006048:	b004      	add	sp, #16
 800604a:	4770      	bx	lr
 800604c:	803c3800 	.word	0x803c3800

08006050 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006050:	b480      	push	{r7}
 8006052:	b085      	sub	sp, #20
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
 8006058:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800605a:	2300      	movs	r3, #0
 800605c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	3301      	adds	r3, #1
 8006062:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800606a:	d901      	bls.n	8006070 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800606c:	2303      	movs	r3, #3
 800606e:	e01b      	b.n	80060a8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	691b      	ldr	r3, [r3, #16]
 8006074:	2b00      	cmp	r3, #0
 8006076:	daf2      	bge.n	800605e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006078:	2300      	movs	r3, #0
 800607a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800607c:	683b      	ldr	r3, [r7, #0]
 800607e:	019b      	lsls	r3, r3, #6
 8006080:	f043 0220 	orr.w	r2, r3, #32
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	3301      	adds	r3, #1
 800608c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006094:	d901      	bls.n	800609a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006096:	2303      	movs	r3, #3
 8006098:	e006      	b.n	80060a8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	691b      	ldr	r3, [r3, #16]
 800609e:	f003 0320 	and.w	r3, r3, #32
 80060a2:	2b20      	cmp	r3, #32
 80060a4:	d0f0      	beq.n	8006088 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80060a6:	2300      	movs	r3, #0
}
 80060a8:	4618      	mov	r0, r3
 80060aa:	3714      	adds	r7, #20
 80060ac:	46bd      	mov	sp, r7
 80060ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b2:	4770      	bx	lr

080060b4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80060b4:	b480      	push	{r7}
 80060b6:	b085      	sub	sp, #20
 80060b8:	af00      	add	r7, sp, #0
 80060ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80060bc:	2300      	movs	r3, #0
 80060be:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	3301      	adds	r3, #1
 80060c4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80060cc:	d901      	bls.n	80060d2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80060ce:	2303      	movs	r3, #3
 80060d0:	e018      	b.n	8006104 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	691b      	ldr	r3, [r3, #16]
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	daf2      	bge.n	80060c0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80060da:	2300      	movs	r3, #0
 80060dc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	2210      	movs	r2, #16
 80060e2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	3301      	adds	r3, #1
 80060e8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80060f0:	d901      	bls.n	80060f6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80060f2:	2303      	movs	r3, #3
 80060f4:	e006      	b.n	8006104 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	691b      	ldr	r3, [r3, #16]
 80060fa:	f003 0310 	and.w	r3, r3, #16
 80060fe:	2b10      	cmp	r3, #16
 8006100:	d0f0      	beq.n	80060e4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006102:	2300      	movs	r3, #0
}
 8006104:	4618      	mov	r0, r3
 8006106:	3714      	adds	r7, #20
 8006108:	46bd      	mov	sp, r7
 800610a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800610e:	4770      	bx	lr

08006110 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006110:	b480      	push	{r7}
 8006112:	b085      	sub	sp, #20
 8006114:	af00      	add	r7, sp, #0
 8006116:	6078      	str	r0, [r7, #4]
 8006118:	460b      	mov	r3, r1
 800611a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006126:	681a      	ldr	r2, [r3, #0]
 8006128:	78fb      	ldrb	r3, [r7, #3]
 800612a:	68f9      	ldr	r1, [r7, #12]
 800612c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006130:	4313      	orrs	r3, r2
 8006132:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006134:	2300      	movs	r3, #0
}
 8006136:	4618      	mov	r0, r3
 8006138:	3714      	adds	r7, #20
 800613a:	46bd      	mov	sp, r7
 800613c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006140:	4770      	bx	lr

08006142 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8006142:	b480      	push	{r7}
 8006144:	b087      	sub	sp, #28
 8006146:	af00      	add	r7, sp, #0
 8006148:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800614e:	693b      	ldr	r3, [r7, #16]
 8006150:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006154:	689b      	ldr	r3, [r3, #8]
 8006156:	f003 0306 	and.w	r3, r3, #6
 800615a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	2b00      	cmp	r3, #0
 8006160:	d102      	bne.n	8006168 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8006162:	2300      	movs	r3, #0
 8006164:	75fb      	strb	r3, [r7, #23]
 8006166:	e00a      	b.n	800617e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	2b02      	cmp	r3, #2
 800616c:	d002      	beq.n	8006174 <USB_GetDevSpeed+0x32>
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	2b06      	cmp	r3, #6
 8006172:	d102      	bne.n	800617a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8006174:	2302      	movs	r3, #2
 8006176:	75fb      	strb	r3, [r7, #23]
 8006178:	e001      	b.n	800617e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800617a:	230f      	movs	r3, #15
 800617c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800617e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006180:	4618      	mov	r0, r3
 8006182:	371c      	adds	r7, #28
 8006184:	46bd      	mov	sp, r7
 8006186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618a:	4770      	bx	lr

0800618c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800618c:	b480      	push	{r7}
 800618e:	b085      	sub	sp, #20
 8006190:	af00      	add	r7, sp, #0
 8006192:	6078      	str	r0, [r7, #4]
 8006194:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800619a:	683b      	ldr	r3, [r7, #0]
 800619c:	781b      	ldrb	r3, [r3, #0]
 800619e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80061a0:	683b      	ldr	r3, [r7, #0]
 80061a2:	785b      	ldrb	r3, [r3, #1]
 80061a4:	2b01      	cmp	r3, #1
 80061a6:	d13a      	bne.n	800621e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80061ae:	69da      	ldr	r2, [r3, #28]
 80061b0:	683b      	ldr	r3, [r7, #0]
 80061b2:	781b      	ldrb	r3, [r3, #0]
 80061b4:	f003 030f 	and.w	r3, r3, #15
 80061b8:	2101      	movs	r1, #1
 80061ba:	fa01 f303 	lsl.w	r3, r1, r3
 80061be:	b29b      	uxth	r3, r3
 80061c0:	68f9      	ldr	r1, [r7, #12]
 80061c2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80061c6:	4313      	orrs	r3, r2
 80061c8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80061ca:	68bb      	ldr	r3, [r7, #8]
 80061cc:	015a      	lsls	r2, r3, #5
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	4413      	add	r3, r2
 80061d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d155      	bne.n	800628c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80061e0:	68bb      	ldr	r3, [r7, #8]
 80061e2:	015a      	lsls	r2, r3, #5
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	4413      	add	r3, r2
 80061e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80061ec:	681a      	ldr	r2, [r3, #0]
 80061ee:	683b      	ldr	r3, [r7, #0]
 80061f0:	689b      	ldr	r3, [r3, #8]
 80061f2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80061f6:	683b      	ldr	r3, [r7, #0]
 80061f8:	791b      	ldrb	r3, [r3, #4]
 80061fa:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80061fc:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80061fe:	68bb      	ldr	r3, [r7, #8]
 8006200:	059b      	lsls	r3, r3, #22
 8006202:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006204:	4313      	orrs	r3, r2
 8006206:	68ba      	ldr	r2, [r7, #8]
 8006208:	0151      	lsls	r1, r2, #5
 800620a:	68fa      	ldr	r2, [r7, #12]
 800620c:	440a      	add	r2, r1
 800620e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006212:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006216:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800621a:	6013      	str	r3, [r2, #0]
 800621c:	e036      	b.n	800628c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006224:	69da      	ldr	r2, [r3, #28]
 8006226:	683b      	ldr	r3, [r7, #0]
 8006228:	781b      	ldrb	r3, [r3, #0]
 800622a:	f003 030f 	and.w	r3, r3, #15
 800622e:	2101      	movs	r1, #1
 8006230:	fa01 f303 	lsl.w	r3, r1, r3
 8006234:	041b      	lsls	r3, r3, #16
 8006236:	68f9      	ldr	r1, [r7, #12]
 8006238:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800623c:	4313      	orrs	r3, r2
 800623e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8006240:	68bb      	ldr	r3, [r7, #8]
 8006242:	015a      	lsls	r2, r3, #5
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	4413      	add	r3, r2
 8006248:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006252:	2b00      	cmp	r3, #0
 8006254:	d11a      	bne.n	800628c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006256:	68bb      	ldr	r3, [r7, #8]
 8006258:	015a      	lsls	r2, r3, #5
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	4413      	add	r3, r2
 800625e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006262:	681a      	ldr	r2, [r3, #0]
 8006264:	683b      	ldr	r3, [r7, #0]
 8006266:	689b      	ldr	r3, [r3, #8]
 8006268:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800626c:	683b      	ldr	r3, [r7, #0]
 800626e:	791b      	ldrb	r3, [r3, #4]
 8006270:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006272:	430b      	orrs	r3, r1
 8006274:	4313      	orrs	r3, r2
 8006276:	68ba      	ldr	r2, [r7, #8]
 8006278:	0151      	lsls	r1, r2, #5
 800627a:	68fa      	ldr	r2, [r7, #12]
 800627c:	440a      	add	r2, r1
 800627e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006282:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006286:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800628a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800628c:	2300      	movs	r3, #0
}
 800628e:	4618      	mov	r0, r3
 8006290:	3714      	adds	r7, #20
 8006292:	46bd      	mov	sp, r7
 8006294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006298:	4770      	bx	lr
	...

0800629c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800629c:	b480      	push	{r7}
 800629e:	b085      	sub	sp, #20
 80062a0:	af00      	add	r7, sp, #0
 80062a2:	6078      	str	r0, [r7, #4]
 80062a4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80062aa:	683b      	ldr	r3, [r7, #0]
 80062ac:	781b      	ldrb	r3, [r3, #0]
 80062ae:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80062b0:	683b      	ldr	r3, [r7, #0]
 80062b2:	785b      	ldrb	r3, [r3, #1]
 80062b4:	2b01      	cmp	r3, #1
 80062b6:	d161      	bne.n	800637c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80062b8:	68bb      	ldr	r3, [r7, #8]
 80062ba:	015a      	lsls	r2, r3, #5
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	4413      	add	r3, r2
 80062c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80062ca:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80062ce:	d11f      	bne.n	8006310 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80062d0:	68bb      	ldr	r3, [r7, #8]
 80062d2:	015a      	lsls	r2, r3, #5
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	4413      	add	r3, r2
 80062d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	68ba      	ldr	r2, [r7, #8]
 80062e0:	0151      	lsls	r1, r2, #5
 80062e2:	68fa      	ldr	r2, [r7, #12]
 80062e4:	440a      	add	r2, r1
 80062e6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80062ea:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80062ee:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80062f0:	68bb      	ldr	r3, [r7, #8]
 80062f2:	015a      	lsls	r2, r3, #5
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	4413      	add	r3, r2
 80062f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	68ba      	ldr	r2, [r7, #8]
 8006300:	0151      	lsls	r1, r2, #5
 8006302:	68fa      	ldr	r2, [r7, #12]
 8006304:	440a      	add	r2, r1
 8006306:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800630a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800630e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006316:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006318:	683b      	ldr	r3, [r7, #0]
 800631a:	781b      	ldrb	r3, [r3, #0]
 800631c:	f003 030f 	and.w	r3, r3, #15
 8006320:	2101      	movs	r1, #1
 8006322:	fa01 f303 	lsl.w	r3, r1, r3
 8006326:	b29b      	uxth	r3, r3
 8006328:	43db      	mvns	r3, r3
 800632a:	68f9      	ldr	r1, [r7, #12]
 800632c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006330:	4013      	ands	r3, r2
 8006332:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800633a:	69da      	ldr	r2, [r3, #28]
 800633c:	683b      	ldr	r3, [r7, #0]
 800633e:	781b      	ldrb	r3, [r3, #0]
 8006340:	f003 030f 	and.w	r3, r3, #15
 8006344:	2101      	movs	r1, #1
 8006346:	fa01 f303 	lsl.w	r3, r1, r3
 800634a:	b29b      	uxth	r3, r3
 800634c:	43db      	mvns	r3, r3
 800634e:	68f9      	ldr	r1, [r7, #12]
 8006350:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006354:	4013      	ands	r3, r2
 8006356:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8006358:	68bb      	ldr	r3, [r7, #8]
 800635a:	015a      	lsls	r2, r3, #5
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	4413      	add	r3, r2
 8006360:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006364:	681a      	ldr	r2, [r3, #0]
 8006366:	68bb      	ldr	r3, [r7, #8]
 8006368:	0159      	lsls	r1, r3, #5
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	440b      	add	r3, r1
 800636e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006372:	4619      	mov	r1, r3
 8006374:	4b35      	ldr	r3, [pc, #212]	@ (800644c <USB_DeactivateEndpoint+0x1b0>)
 8006376:	4013      	ands	r3, r2
 8006378:	600b      	str	r3, [r1, #0]
 800637a:	e060      	b.n	800643e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800637c:	68bb      	ldr	r3, [r7, #8]
 800637e:	015a      	lsls	r2, r3, #5
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	4413      	add	r3, r2
 8006384:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800638e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006392:	d11f      	bne.n	80063d4 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006394:	68bb      	ldr	r3, [r7, #8]
 8006396:	015a      	lsls	r2, r3, #5
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	4413      	add	r3, r2
 800639c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	68ba      	ldr	r2, [r7, #8]
 80063a4:	0151      	lsls	r1, r2, #5
 80063a6:	68fa      	ldr	r2, [r7, #12]
 80063a8:	440a      	add	r2, r1
 80063aa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80063ae:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80063b2:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80063b4:	68bb      	ldr	r3, [r7, #8]
 80063b6:	015a      	lsls	r2, r3, #5
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	4413      	add	r3, r2
 80063bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	68ba      	ldr	r2, [r7, #8]
 80063c4:	0151      	lsls	r1, r2, #5
 80063c6:	68fa      	ldr	r2, [r7, #12]
 80063c8:	440a      	add	r2, r1
 80063ca:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80063ce:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80063d2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80063da:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80063dc:	683b      	ldr	r3, [r7, #0]
 80063de:	781b      	ldrb	r3, [r3, #0]
 80063e0:	f003 030f 	and.w	r3, r3, #15
 80063e4:	2101      	movs	r1, #1
 80063e6:	fa01 f303 	lsl.w	r3, r1, r3
 80063ea:	041b      	lsls	r3, r3, #16
 80063ec:	43db      	mvns	r3, r3
 80063ee:	68f9      	ldr	r1, [r7, #12]
 80063f0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80063f4:	4013      	ands	r3, r2
 80063f6:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80063fe:	69da      	ldr	r2, [r3, #28]
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	781b      	ldrb	r3, [r3, #0]
 8006404:	f003 030f 	and.w	r3, r3, #15
 8006408:	2101      	movs	r1, #1
 800640a:	fa01 f303 	lsl.w	r3, r1, r3
 800640e:	041b      	lsls	r3, r3, #16
 8006410:	43db      	mvns	r3, r3
 8006412:	68f9      	ldr	r1, [r7, #12]
 8006414:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006418:	4013      	ands	r3, r2
 800641a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800641c:	68bb      	ldr	r3, [r7, #8]
 800641e:	015a      	lsls	r2, r3, #5
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	4413      	add	r3, r2
 8006424:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006428:	681a      	ldr	r2, [r3, #0]
 800642a:	68bb      	ldr	r3, [r7, #8]
 800642c:	0159      	lsls	r1, r3, #5
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	440b      	add	r3, r1
 8006432:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006436:	4619      	mov	r1, r3
 8006438:	4b05      	ldr	r3, [pc, #20]	@ (8006450 <USB_DeactivateEndpoint+0x1b4>)
 800643a:	4013      	ands	r3, r2
 800643c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800643e:	2300      	movs	r3, #0
}
 8006440:	4618      	mov	r0, r3
 8006442:	3714      	adds	r7, #20
 8006444:	46bd      	mov	sp, r7
 8006446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800644a:	4770      	bx	lr
 800644c:	ec337800 	.word	0xec337800
 8006450:	eff37800 	.word	0xeff37800

08006454 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8006454:	b580      	push	{r7, lr}
 8006456:	b08a      	sub	sp, #40	@ 0x28
 8006458:	af02      	add	r7, sp, #8
 800645a:	60f8      	str	r0, [r7, #12]
 800645c:	60b9      	str	r1, [r7, #8]
 800645e:	4613      	mov	r3, r2
 8006460:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8006466:	68bb      	ldr	r3, [r7, #8]
 8006468:	781b      	ldrb	r3, [r3, #0]
 800646a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800646c:	68bb      	ldr	r3, [r7, #8]
 800646e:	785b      	ldrb	r3, [r3, #1]
 8006470:	2b01      	cmp	r3, #1
 8006472:	f040 817f 	bne.w	8006774 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8006476:	68bb      	ldr	r3, [r7, #8]
 8006478:	691b      	ldr	r3, [r3, #16]
 800647a:	2b00      	cmp	r3, #0
 800647c:	d132      	bne.n	80064e4 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800647e:	69bb      	ldr	r3, [r7, #24]
 8006480:	015a      	lsls	r2, r3, #5
 8006482:	69fb      	ldr	r3, [r7, #28]
 8006484:	4413      	add	r3, r2
 8006486:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800648a:	691b      	ldr	r3, [r3, #16]
 800648c:	69ba      	ldr	r2, [r7, #24]
 800648e:	0151      	lsls	r1, r2, #5
 8006490:	69fa      	ldr	r2, [r7, #28]
 8006492:	440a      	add	r2, r1
 8006494:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006498:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800649c:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80064a0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80064a2:	69bb      	ldr	r3, [r7, #24]
 80064a4:	015a      	lsls	r2, r3, #5
 80064a6:	69fb      	ldr	r3, [r7, #28]
 80064a8:	4413      	add	r3, r2
 80064aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064ae:	691b      	ldr	r3, [r3, #16]
 80064b0:	69ba      	ldr	r2, [r7, #24]
 80064b2:	0151      	lsls	r1, r2, #5
 80064b4:	69fa      	ldr	r2, [r7, #28]
 80064b6:	440a      	add	r2, r1
 80064b8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80064bc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80064c0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80064c2:	69bb      	ldr	r3, [r7, #24]
 80064c4:	015a      	lsls	r2, r3, #5
 80064c6:	69fb      	ldr	r3, [r7, #28]
 80064c8:	4413      	add	r3, r2
 80064ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064ce:	691b      	ldr	r3, [r3, #16]
 80064d0:	69ba      	ldr	r2, [r7, #24]
 80064d2:	0151      	lsls	r1, r2, #5
 80064d4:	69fa      	ldr	r2, [r7, #28]
 80064d6:	440a      	add	r2, r1
 80064d8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80064dc:	0cdb      	lsrs	r3, r3, #19
 80064de:	04db      	lsls	r3, r3, #19
 80064e0:	6113      	str	r3, [r2, #16]
 80064e2:	e097      	b.n	8006614 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80064e4:	69bb      	ldr	r3, [r7, #24]
 80064e6:	015a      	lsls	r2, r3, #5
 80064e8:	69fb      	ldr	r3, [r7, #28]
 80064ea:	4413      	add	r3, r2
 80064ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064f0:	691b      	ldr	r3, [r3, #16]
 80064f2:	69ba      	ldr	r2, [r7, #24]
 80064f4:	0151      	lsls	r1, r2, #5
 80064f6:	69fa      	ldr	r2, [r7, #28]
 80064f8:	440a      	add	r2, r1
 80064fa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80064fe:	0cdb      	lsrs	r3, r3, #19
 8006500:	04db      	lsls	r3, r3, #19
 8006502:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006504:	69bb      	ldr	r3, [r7, #24]
 8006506:	015a      	lsls	r2, r3, #5
 8006508:	69fb      	ldr	r3, [r7, #28]
 800650a:	4413      	add	r3, r2
 800650c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006510:	691b      	ldr	r3, [r3, #16]
 8006512:	69ba      	ldr	r2, [r7, #24]
 8006514:	0151      	lsls	r1, r2, #5
 8006516:	69fa      	ldr	r2, [r7, #28]
 8006518:	440a      	add	r2, r1
 800651a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800651e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8006522:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8006526:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8006528:	69bb      	ldr	r3, [r7, #24]
 800652a:	2b00      	cmp	r3, #0
 800652c:	d11a      	bne.n	8006564 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800652e:	68bb      	ldr	r3, [r7, #8]
 8006530:	691a      	ldr	r2, [r3, #16]
 8006532:	68bb      	ldr	r3, [r7, #8]
 8006534:	689b      	ldr	r3, [r3, #8]
 8006536:	429a      	cmp	r2, r3
 8006538:	d903      	bls.n	8006542 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800653a:	68bb      	ldr	r3, [r7, #8]
 800653c:	689a      	ldr	r2, [r3, #8]
 800653e:	68bb      	ldr	r3, [r7, #8]
 8006540:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006542:	69bb      	ldr	r3, [r7, #24]
 8006544:	015a      	lsls	r2, r3, #5
 8006546:	69fb      	ldr	r3, [r7, #28]
 8006548:	4413      	add	r3, r2
 800654a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800654e:	691b      	ldr	r3, [r3, #16]
 8006550:	69ba      	ldr	r2, [r7, #24]
 8006552:	0151      	lsls	r1, r2, #5
 8006554:	69fa      	ldr	r2, [r7, #28]
 8006556:	440a      	add	r2, r1
 8006558:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800655c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006560:	6113      	str	r3, [r2, #16]
 8006562:	e044      	b.n	80065ee <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006564:	68bb      	ldr	r3, [r7, #8]
 8006566:	691a      	ldr	r2, [r3, #16]
 8006568:	68bb      	ldr	r3, [r7, #8]
 800656a:	689b      	ldr	r3, [r3, #8]
 800656c:	4413      	add	r3, r2
 800656e:	1e5a      	subs	r2, r3, #1
 8006570:	68bb      	ldr	r3, [r7, #8]
 8006572:	689b      	ldr	r3, [r3, #8]
 8006574:	fbb2 f3f3 	udiv	r3, r2, r3
 8006578:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800657a:	69bb      	ldr	r3, [r7, #24]
 800657c:	015a      	lsls	r2, r3, #5
 800657e:	69fb      	ldr	r3, [r7, #28]
 8006580:	4413      	add	r3, r2
 8006582:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006586:	691a      	ldr	r2, [r3, #16]
 8006588:	8afb      	ldrh	r3, [r7, #22]
 800658a:	04d9      	lsls	r1, r3, #19
 800658c:	4ba4      	ldr	r3, [pc, #656]	@ (8006820 <USB_EPStartXfer+0x3cc>)
 800658e:	400b      	ands	r3, r1
 8006590:	69b9      	ldr	r1, [r7, #24]
 8006592:	0148      	lsls	r0, r1, #5
 8006594:	69f9      	ldr	r1, [r7, #28]
 8006596:	4401      	add	r1, r0
 8006598:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800659c:	4313      	orrs	r3, r2
 800659e:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 80065a0:	68bb      	ldr	r3, [r7, #8]
 80065a2:	791b      	ldrb	r3, [r3, #4]
 80065a4:	2b01      	cmp	r3, #1
 80065a6:	d122      	bne.n	80065ee <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80065a8:	69bb      	ldr	r3, [r7, #24]
 80065aa:	015a      	lsls	r2, r3, #5
 80065ac:	69fb      	ldr	r3, [r7, #28]
 80065ae:	4413      	add	r3, r2
 80065b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80065b4:	691b      	ldr	r3, [r3, #16]
 80065b6:	69ba      	ldr	r2, [r7, #24]
 80065b8:	0151      	lsls	r1, r2, #5
 80065ba:	69fa      	ldr	r2, [r7, #28]
 80065bc:	440a      	add	r2, r1
 80065be:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80065c2:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80065c6:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 80065c8:	69bb      	ldr	r3, [r7, #24]
 80065ca:	015a      	lsls	r2, r3, #5
 80065cc:	69fb      	ldr	r3, [r7, #28]
 80065ce:	4413      	add	r3, r2
 80065d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80065d4:	691a      	ldr	r2, [r3, #16]
 80065d6:	8afb      	ldrh	r3, [r7, #22]
 80065d8:	075b      	lsls	r3, r3, #29
 80065da:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 80065de:	69b9      	ldr	r1, [r7, #24]
 80065e0:	0148      	lsls	r0, r1, #5
 80065e2:	69f9      	ldr	r1, [r7, #28]
 80065e4:	4401      	add	r1, r0
 80065e6:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80065ea:	4313      	orrs	r3, r2
 80065ec:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80065ee:	69bb      	ldr	r3, [r7, #24]
 80065f0:	015a      	lsls	r2, r3, #5
 80065f2:	69fb      	ldr	r3, [r7, #28]
 80065f4:	4413      	add	r3, r2
 80065f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80065fa:	691a      	ldr	r2, [r3, #16]
 80065fc:	68bb      	ldr	r3, [r7, #8]
 80065fe:	691b      	ldr	r3, [r3, #16]
 8006600:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006604:	69b9      	ldr	r1, [r7, #24]
 8006606:	0148      	lsls	r0, r1, #5
 8006608:	69f9      	ldr	r1, [r7, #28]
 800660a:	4401      	add	r1, r0
 800660c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006610:	4313      	orrs	r3, r2
 8006612:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8006614:	79fb      	ldrb	r3, [r7, #7]
 8006616:	2b01      	cmp	r3, #1
 8006618:	d14b      	bne.n	80066b2 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800661a:	68bb      	ldr	r3, [r7, #8]
 800661c:	69db      	ldr	r3, [r3, #28]
 800661e:	2b00      	cmp	r3, #0
 8006620:	d009      	beq.n	8006636 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006622:	69bb      	ldr	r3, [r7, #24]
 8006624:	015a      	lsls	r2, r3, #5
 8006626:	69fb      	ldr	r3, [r7, #28]
 8006628:	4413      	add	r3, r2
 800662a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800662e:	461a      	mov	r2, r3
 8006630:	68bb      	ldr	r3, [r7, #8]
 8006632:	69db      	ldr	r3, [r3, #28]
 8006634:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8006636:	68bb      	ldr	r3, [r7, #8]
 8006638:	791b      	ldrb	r3, [r3, #4]
 800663a:	2b01      	cmp	r3, #1
 800663c:	d128      	bne.n	8006690 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800663e:	69fb      	ldr	r3, [r7, #28]
 8006640:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006644:	689b      	ldr	r3, [r3, #8]
 8006646:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800664a:	2b00      	cmp	r3, #0
 800664c:	d110      	bne.n	8006670 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800664e:	69bb      	ldr	r3, [r7, #24]
 8006650:	015a      	lsls	r2, r3, #5
 8006652:	69fb      	ldr	r3, [r7, #28]
 8006654:	4413      	add	r3, r2
 8006656:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	69ba      	ldr	r2, [r7, #24]
 800665e:	0151      	lsls	r1, r2, #5
 8006660:	69fa      	ldr	r2, [r7, #28]
 8006662:	440a      	add	r2, r1
 8006664:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006668:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800666c:	6013      	str	r3, [r2, #0]
 800666e:	e00f      	b.n	8006690 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006670:	69bb      	ldr	r3, [r7, #24]
 8006672:	015a      	lsls	r2, r3, #5
 8006674:	69fb      	ldr	r3, [r7, #28]
 8006676:	4413      	add	r3, r2
 8006678:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	69ba      	ldr	r2, [r7, #24]
 8006680:	0151      	lsls	r1, r2, #5
 8006682:	69fa      	ldr	r2, [r7, #28]
 8006684:	440a      	add	r2, r1
 8006686:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800668a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800668e:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006690:	69bb      	ldr	r3, [r7, #24]
 8006692:	015a      	lsls	r2, r3, #5
 8006694:	69fb      	ldr	r3, [r7, #28]
 8006696:	4413      	add	r3, r2
 8006698:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	69ba      	ldr	r2, [r7, #24]
 80066a0:	0151      	lsls	r1, r2, #5
 80066a2:	69fa      	ldr	r2, [r7, #28]
 80066a4:	440a      	add	r2, r1
 80066a6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80066aa:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80066ae:	6013      	str	r3, [r2, #0]
 80066b0:	e166      	b.n	8006980 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80066b2:	69bb      	ldr	r3, [r7, #24]
 80066b4:	015a      	lsls	r2, r3, #5
 80066b6:	69fb      	ldr	r3, [r7, #28]
 80066b8:	4413      	add	r3, r2
 80066ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	69ba      	ldr	r2, [r7, #24]
 80066c2:	0151      	lsls	r1, r2, #5
 80066c4:	69fa      	ldr	r2, [r7, #28]
 80066c6:	440a      	add	r2, r1
 80066c8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80066cc:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80066d0:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80066d2:	68bb      	ldr	r3, [r7, #8]
 80066d4:	791b      	ldrb	r3, [r3, #4]
 80066d6:	2b01      	cmp	r3, #1
 80066d8:	d015      	beq.n	8006706 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80066da:	68bb      	ldr	r3, [r7, #8]
 80066dc:	691b      	ldr	r3, [r3, #16]
 80066de:	2b00      	cmp	r3, #0
 80066e0:	f000 814e 	beq.w	8006980 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80066e4:	69fb      	ldr	r3, [r7, #28]
 80066e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80066ea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80066ec:	68bb      	ldr	r3, [r7, #8]
 80066ee:	781b      	ldrb	r3, [r3, #0]
 80066f0:	f003 030f 	and.w	r3, r3, #15
 80066f4:	2101      	movs	r1, #1
 80066f6:	fa01 f303 	lsl.w	r3, r1, r3
 80066fa:	69f9      	ldr	r1, [r7, #28]
 80066fc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006700:	4313      	orrs	r3, r2
 8006702:	634b      	str	r3, [r1, #52]	@ 0x34
 8006704:	e13c      	b.n	8006980 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006706:	69fb      	ldr	r3, [r7, #28]
 8006708:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800670c:	689b      	ldr	r3, [r3, #8]
 800670e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006712:	2b00      	cmp	r3, #0
 8006714:	d110      	bne.n	8006738 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006716:	69bb      	ldr	r3, [r7, #24]
 8006718:	015a      	lsls	r2, r3, #5
 800671a:	69fb      	ldr	r3, [r7, #28]
 800671c:	4413      	add	r3, r2
 800671e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	69ba      	ldr	r2, [r7, #24]
 8006726:	0151      	lsls	r1, r2, #5
 8006728:	69fa      	ldr	r2, [r7, #28]
 800672a:	440a      	add	r2, r1
 800672c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006730:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006734:	6013      	str	r3, [r2, #0]
 8006736:	e00f      	b.n	8006758 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006738:	69bb      	ldr	r3, [r7, #24]
 800673a:	015a      	lsls	r2, r3, #5
 800673c:	69fb      	ldr	r3, [r7, #28]
 800673e:	4413      	add	r3, r2
 8006740:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	69ba      	ldr	r2, [r7, #24]
 8006748:	0151      	lsls	r1, r2, #5
 800674a:	69fa      	ldr	r2, [r7, #28]
 800674c:	440a      	add	r2, r1
 800674e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006752:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006756:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8006758:	68bb      	ldr	r3, [r7, #8]
 800675a:	68d9      	ldr	r1, [r3, #12]
 800675c:	68bb      	ldr	r3, [r7, #8]
 800675e:	781a      	ldrb	r2, [r3, #0]
 8006760:	68bb      	ldr	r3, [r7, #8]
 8006762:	691b      	ldr	r3, [r3, #16]
 8006764:	b298      	uxth	r0, r3
 8006766:	79fb      	ldrb	r3, [r7, #7]
 8006768:	9300      	str	r3, [sp, #0]
 800676a:	4603      	mov	r3, r0
 800676c:	68f8      	ldr	r0, [r7, #12]
 800676e:	f000 f9b9 	bl	8006ae4 <USB_WritePacket>
 8006772:	e105      	b.n	8006980 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006774:	69bb      	ldr	r3, [r7, #24]
 8006776:	015a      	lsls	r2, r3, #5
 8006778:	69fb      	ldr	r3, [r7, #28]
 800677a:	4413      	add	r3, r2
 800677c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006780:	691b      	ldr	r3, [r3, #16]
 8006782:	69ba      	ldr	r2, [r7, #24]
 8006784:	0151      	lsls	r1, r2, #5
 8006786:	69fa      	ldr	r2, [r7, #28]
 8006788:	440a      	add	r2, r1
 800678a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800678e:	0cdb      	lsrs	r3, r3, #19
 8006790:	04db      	lsls	r3, r3, #19
 8006792:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006794:	69bb      	ldr	r3, [r7, #24]
 8006796:	015a      	lsls	r2, r3, #5
 8006798:	69fb      	ldr	r3, [r7, #28]
 800679a:	4413      	add	r3, r2
 800679c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80067a0:	691b      	ldr	r3, [r3, #16]
 80067a2:	69ba      	ldr	r2, [r7, #24]
 80067a4:	0151      	lsls	r1, r2, #5
 80067a6:	69fa      	ldr	r2, [r7, #28]
 80067a8:	440a      	add	r2, r1
 80067aa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80067ae:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80067b2:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80067b6:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 80067b8:	69bb      	ldr	r3, [r7, #24]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d132      	bne.n	8006824 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 80067be:	68bb      	ldr	r3, [r7, #8]
 80067c0:	691b      	ldr	r3, [r3, #16]
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d003      	beq.n	80067ce <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 80067c6:	68bb      	ldr	r3, [r7, #8]
 80067c8:	689a      	ldr	r2, [r3, #8]
 80067ca:	68bb      	ldr	r3, [r7, #8]
 80067cc:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 80067ce:	68bb      	ldr	r3, [r7, #8]
 80067d0:	689a      	ldr	r2, [r3, #8]
 80067d2:	68bb      	ldr	r3, [r7, #8]
 80067d4:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80067d6:	69bb      	ldr	r3, [r7, #24]
 80067d8:	015a      	lsls	r2, r3, #5
 80067da:	69fb      	ldr	r3, [r7, #28]
 80067dc:	4413      	add	r3, r2
 80067de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80067e2:	691a      	ldr	r2, [r3, #16]
 80067e4:	68bb      	ldr	r3, [r7, #8]
 80067e6:	6a1b      	ldr	r3, [r3, #32]
 80067e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80067ec:	69b9      	ldr	r1, [r7, #24]
 80067ee:	0148      	lsls	r0, r1, #5
 80067f0:	69f9      	ldr	r1, [r7, #28]
 80067f2:	4401      	add	r1, r0
 80067f4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80067f8:	4313      	orrs	r3, r2
 80067fa:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80067fc:	69bb      	ldr	r3, [r7, #24]
 80067fe:	015a      	lsls	r2, r3, #5
 8006800:	69fb      	ldr	r3, [r7, #28]
 8006802:	4413      	add	r3, r2
 8006804:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006808:	691b      	ldr	r3, [r3, #16]
 800680a:	69ba      	ldr	r2, [r7, #24]
 800680c:	0151      	lsls	r1, r2, #5
 800680e:	69fa      	ldr	r2, [r7, #28]
 8006810:	440a      	add	r2, r1
 8006812:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006816:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800681a:	6113      	str	r3, [r2, #16]
 800681c:	e062      	b.n	80068e4 <USB_EPStartXfer+0x490>
 800681e:	bf00      	nop
 8006820:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8006824:	68bb      	ldr	r3, [r7, #8]
 8006826:	691b      	ldr	r3, [r3, #16]
 8006828:	2b00      	cmp	r3, #0
 800682a:	d123      	bne.n	8006874 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800682c:	69bb      	ldr	r3, [r7, #24]
 800682e:	015a      	lsls	r2, r3, #5
 8006830:	69fb      	ldr	r3, [r7, #28]
 8006832:	4413      	add	r3, r2
 8006834:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006838:	691a      	ldr	r2, [r3, #16]
 800683a:	68bb      	ldr	r3, [r7, #8]
 800683c:	689b      	ldr	r3, [r3, #8]
 800683e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006842:	69b9      	ldr	r1, [r7, #24]
 8006844:	0148      	lsls	r0, r1, #5
 8006846:	69f9      	ldr	r1, [r7, #28]
 8006848:	4401      	add	r1, r0
 800684a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800684e:	4313      	orrs	r3, r2
 8006850:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006852:	69bb      	ldr	r3, [r7, #24]
 8006854:	015a      	lsls	r2, r3, #5
 8006856:	69fb      	ldr	r3, [r7, #28]
 8006858:	4413      	add	r3, r2
 800685a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800685e:	691b      	ldr	r3, [r3, #16]
 8006860:	69ba      	ldr	r2, [r7, #24]
 8006862:	0151      	lsls	r1, r2, #5
 8006864:	69fa      	ldr	r2, [r7, #28]
 8006866:	440a      	add	r2, r1
 8006868:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800686c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006870:	6113      	str	r3, [r2, #16]
 8006872:	e037      	b.n	80068e4 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006874:	68bb      	ldr	r3, [r7, #8]
 8006876:	691a      	ldr	r2, [r3, #16]
 8006878:	68bb      	ldr	r3, [r7, #8]
 800687a:	689b      	ldr	r3, [r3, #8]
 800687c:	4413      	add	r3, r2
 800687e:	1e5a      	subs	r2, r3, #1
 8006880:	68bb      	ldr	r3, [r7, #8]
 8006882:	689b      	ldr	r3, [r3, #8]
 8006884:	fbb2 f3f3 	udiv	r3, r2, r3
 8006888:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800688a:	68bb      	ldr	r3, [r7, #8]
 800688c:	689b      	ldr	r3, [r3, #8]
 800688e:	8afa      	ldrh	r2, [r7, #22]
 8006890:	fb03 f202 	mul.w	r2, r3, r2
 8006894:	68bb      	ldr	r3, [r7, #8]
 8006896:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8006898:	69bb      	ldr	r3, [r7, #24]
 800689a:	015a      	lsls	r2, r3, #5
 800689c:	69fb      	ldr	r3, [r7, #28]
 800689e:	4413      	add	r3, r2
 80068a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80068a4:	691a      	ldr	r2, [r3, #16]
 80068a6:	8afb      	ldrh	r3, [r7, #22]
 80068a8:	04d9      	lsls	r1, r3, #19
 80068aa:	4b38      	ldr	r3, [pc, #224]	@ (800698c <USB_EPStartXfer+0x538>)
 80068ac:	400b      	ands	r3, r1
 80068ae:	69b9      	ldr	r1, [r7, #24]
 80068b0:	0148      	lsls	r0, r1, #5
 80068b2:	69f9      	ldr	r1, [r7, #28]
 80068b4:	4401      	add	r1, r0
 80068b6:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80068ba:	4313      	orrs	r3, r2
 80068bc:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80068be:	69bb      	ldr	r3, [r7, #24]
 80068c0:	015a      	lsls	r2, r3, #5
 80068c2:	69fb      	ldr	r3, [r7, #28]
 80068c4:	4413      	add	r3, r2
 80068c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80068ca:	691a      	ldr	r2, [r3, #16]
 80068cc:	68bb      	ldr	r3, [r7, #8]
 80068ce:	6a1b      	ldr	r3, [r3, #32]
 80068d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80068d4:	69b9      	ldr	r1, [r7, #24]
 80068d6:	0148      	lsls	r0, r1, #5
 80068d8:	69f9      	ldr	r1, [r7, #28]
 80068da:	4401      	add	r1, r0
 80068dc:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80068e0:	4313      	orrs	r3, r2
 80068e2:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 80068e4:	79fb      	ldrb	r3, [r7, #7]
 80068e6:	2b01      	cmp	r3, #1
 80068e8:	d10d      	bne.n	8006906 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80068ea:	68bb      	ldr	r3, [r7, #8]
 80068ec:	68db      	ldr	r3, [r3, #12]
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d009      	beq.n	8006906 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80068f2:	68bb      	ldr	r3, [r7, #8]
 80068f4:	68d9      	ldr	r1, [r3, #12]
 80068f6:	69bb      	ldr	r3, [r7, #24]
 80068f8:	015a      	lsls	r2, r3, #5
 80068fa:	69fb      	ldr	r3, [r7, #28]
 80068fc:	4413      	add	r3, r2
 80068fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006902:	460a      	mov	r2, r1
 8006904:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8006906:	68bb      	ldr	r3, [r7, #8]
 8006908:	791b      	ldrb	r3, [r3, #4]
 800690a:	2b01      	cmp	r3, #1
 800690c:	d128      	bne.n	8006960 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800690e:	69fb      	ldr	r3, [r7, #28]
 8006910:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006914:	689b      	ldr	r3, [r3, #8]
 8006916:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800691a:	2b00      	cmp	r3, #0
 800691c:	d110      	bne.n	8006940 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800691e:	69bb      	ldr	r3, [r7, #24]
 8006920:	015a      	lsls	r2, r3, #5
 8006922:	69fb      	ldr	r3, [r7, #28]
 8006924:	4413      	add	r3, r2
 8006926:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	69ba      	ldr	r2, [r7, #24]
 800692e:	0151      	lsls	r1, r2, #5
 8006930:	69fa      	ldr	r2, [r7, #28]
 8006932:	440a      	add	r2, r1
 8006934:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006938:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800693c:	6013      	str	r3, [r2, #0]
 800693e:	e00f      	b.n	8006960 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8006940:	69bb      	ldr	r3, [r7, #24]
 8006942:	015a      	lsls	r2, r3, #5
 8006944:	69fb      	ldr	r3, [r7, #28]
 8006946:	4413      	add	r3, r2
 8006948:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	69ba      	ldr	r2, [r7, #24]
 8006950:	0151      	lsls	r1, r2, #5
 8006952:	69fa      	ldr	r2, [r7, #28]
 8006954:	440a      	add	r2, r1
 8006956:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800695a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800695e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006960:	69bb      	ldr	r3, [r7, #24]
 8006962:	015a      	lsls	r2, r3, #5
 8006964:	69fb      	ldr	r3, [r7, #28]
 8006966:	4413      	add	r3, r2
 8006968:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	69ba      	ldr	r2, [r7, #24]
 8006970:	0151      	lsls	r1, r2, #5
 8006972:	69fa      	ldr	r2, [r7, #28]
 8006974:	440a      	add	r2, r1
 8006976:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800697a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800697e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006980:	2300      	movs	r3, #0
}
 8006982:	4618      	mov	r0, r3
 8006984:	3720      	adds	r7, #32
 8006986:	46bd      	mov	sp, r7
 8006988:	bd80      	pop	{r7, pc}
 800698a:	bf00      	nop
 800698c:	1ff80000 	.word	0x1ff80000

08006990 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006990:	b480      	push	{r7}
 8006992:	b087      	sub	sp, #28
 8006994:	af00      	add	r7, sp, #0
 8006996:	6078      	str	r0, [r7, #4]
 8006998:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800699a:	2300      	movs	r3, #0
 800699c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800699e:	2300      	movs	r3, #0
 80069a0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80069a6:	683b      	ldr	r3, [r7, #0]
 80069a8:	785b      	ldrb	r3, [r3, #1]
 80069aa:	2b01      	cmp	r3, #1
 80069ac:	d14a      	bne.n	8006a44 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80069ae:	683b      	ldr	r3, [r7, #0]
 80069b0:	781b      	ldrb	r3, [r3, #0]
 80069b2:	015a      	lsls	r2, r3, #5
 80069b4:	693b      	ldr	r3, [r7, #16]
 80069b6:	4413      	add	r3, r2
 80069b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80069c2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80069c6:	f040 8086 	bne.w	8006ad6 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80069ca:	683b      	ldr	r3, [r7, #0]
 80069cc:	781b      	ldrb	r3, [r3, #0]
 80069ce:	015a      	lsls	r2, r3, #5
 80069d0:	693b      	ldr	r3, [r7, #16]
 80069d2:	4413      	add	r3, r2
 80069d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	683a      	ldr	r2, [r7, #0]
 80069dc:	7812      	ldrb	r2, [r2, #0]
 80069de:	0151      	lsls	r1, r2, #5
 80069e0:	693a      	ldr	r2, [r7, #16]
 80069e2:	440a      	add	r2, r1
 80069e4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80069e8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80069ec:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80069ee:	683b      	ldr	r3, [r7, #0]
 80069f0:	781b      	ldrb	r3, [r3, #0]
 80069f2:	015a      	lsls	r2, r3, #5
 80069f4:	693b      	ldr	r3, [r7, #16]
 80069f6:	4413      	add	r3, r2
 80069f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	683a      	ldr	r2, [r7, #0]
 8006a00:	7812      	ldrb	r2, [r2, #0]
 8006a02:	0151      	lsls	r1, r2, #5
 8006a04:	693a      	ldr	r2, [r7, #16]
 8006a06:	440a      	add	r2, r1
 8006a08:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006a0c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006a10:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	3301      	adds	r3, #1
 8006a16:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	f242 7210 	movw	r2, #10000	@ 0x2710
 8006a1e:	4293      	cmp	r3, r2
 8006a20:	d902      	bls.n	8006a28 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8006a22:	2301      	movs	r3, #1
 8006a24:	75fb      	strb	r3, [r7, #23]
          break;
 8006a26:	e056      	b.n	8006ad6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8006a28:	683b      	ldr	r3, [r7, #0]
 8006a2a:	781b      	ldrb	r3, [r3, #0]
 8006a2c:	015a      	lsls	r2, r3, #5
 8006a2e:	693b      	ldr	r3, [r7, #16]
 8006a30:	4413      	add	r3, r2
 8006a32:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006a3c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006a40:	d0e7      	beq.n	8006a12 <USB_EPStopXfer+0x82>
 8006a42:	e048      	b.n	8006ad6 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006a44:	683b      	ldr	r3, [r7, #0]
 8006a46:	781b      	ldrb	r3, [r3, #0]
 8006a48:	015a      	lsls	r2, r3, #5
 8006a4a:	693b      	ldr	r3, [r7, #16]
 8006a4c:	4413      	add	r3, r2
 8006a4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006a58:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006a5c:	d13b      	bne.n	8006ad6 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8006a5e:	683b      	ldr	r3, [r7, #0]
 8006a60:	781b      	ldrb	r3, [r3, #0]
 8006a62:	015a      	lsls	r2, r3, #5
 8006a64:	693b      	ldr	r3, [r7, #16]
 8006a66:	4413      	add	r3, r2
 8006a68:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	683a      	ldr	r2, [r7, #0]
 8006a70:	7812      	ldrb	r2, [r2, #0]
 8006a72:	0151      	lsls	r1, r2, #5
 8006a74:	693a      	ldr	r2, [r7, #16]
 8006a76:	440a      	add	r2, r1
 8006a78:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006a7c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006a80:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8006a82:	683b      	ldr	r3, [r7, #0]
 8006a84:	781b      	ldrb	r3, [r3, #0]
 8006a86:	015a      	lsls	r2, r3, #5
 8006a88:	693b      	ldr	r3, [r7, #16]
 8006a8a:	4413      	add	r3, r2
 8006a8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	683a      	ldr	r2, [r7, #0]
 8006a94:	7812      	ldrb	r2, [r2, #0]
 8006a96:	0151      	lsls	r1, r2, #5
 8006a98:	693a      	ldr	r2, [r7, #16]
 8006a9a:	440a      	add	r2, r1
 8006a9c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006aa0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006aa4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	3301      	adds	r3, #1
 8006aaa:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	f242 7210 	movw	r2, #10000	@ 0x2710
 8006ab2:	4293      	cmp	r3, r2
 8006ab4:	d902      	bls.n	8006abc <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8006ab6:	2301      	movs	r3, #1
 8006ab8:	75fb      	strb	r3, [r7, #23]
          break;
 8006aba:	e00c      	b.n	8006ad6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8006abc:	683b      	ldr	r3, [r7, #0]
 8006abe:	781b      	ldrb	r3, [r3, #0]
 8006ac0:	015a      	lsls	r2, r3, #5
 8006ac2:	693b      	ldr	r3, [r7, #16]
 8006ac4:	4413      	add	r3, r2
 8006ac6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006ad0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006ad4:	d0e7      	beq.n	8006aa6 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8006ad6:	7dfb      	ldrb	r3, [r7, #23]
}
 8006ad8:	4618      	mov	r0, r3
 8006ada:	371c      	adds	r7, #28
 8006adc:	46bd      	mov	sp, r7
 8006ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae2:	4770      	bx	lr

08006ae4 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006ae4:	b480      	push	{r7}
 8006ae6:	b089      	sub	sp, #36	@ 0x24
 8006ae8:	af00      	add	r7, sp, #0
 8006aea:	60f8      	str	r0, [r7, #12]
 8006aec:	60b9      	str	r1, [r7, #8]
 8006aee:	4611      	mov	r1, r2
 8006af0:	461a      	mov	r2, r3
 8006af2:	460b      	mov	r3, r1
 8006af4:	71fb      	strb	r3, [r7, #7]
 8006af6:	4613      	mov	r3, r2
 8006af8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8006afe:	68bb      	ldr	r3, [r7, #8]
 8006b00:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8006b02:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d123      	bne.n	8006b52 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8006b0a:	88bb      	ldrh	r3, [r7, #4]
 8006b0c:	3303      	adds	r3, #3
 8006b0e:	089b      	lsrs	r3, r3, #2
 8006b10:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006b12:	2300      	movs	r3, #0
 8006b14:	61bb      	str	r3, [r7, #24]
 8006b16:	e018      	b.n	8006b4a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006b18:	79fb      	ldrb	r3, [r7, #7]
 8006b1a:	031a      	lsls	r2, r3, #12
 8006b1c:	697b      	ldr	r3, [r7, #20]
 8006b1e:	4413      	add	r3, r2
 8006b20:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006b24:	461a      	mov	r2, r3
 8006b26:	69fb      	ldr	r3, [r7, #28]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006b2c:	69fb      	ldr	r3, [r7, #28]
 8006b2e:	3301      	adds	r3, #1
 8006b30:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006b32:	69fb      	ldr	r3, [r7, #28]
 8006b34:	3301      	adds	r3, #1
 8006b36:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006b38:	69fb      	ldr	r3, [r7, #28]
 8006b3a:	3301      	adds	r3, #1
 8006b3c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006b3e:	69fb      	ldr	r3, [r7, #28]
 8006b40:	3301      	adds	r3, #1
 8006b42:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006b44:	69bb      	ldr	r3, [r7, #24]
 8006b46:	3301      	adds	r3, #1
 8006b48:	61bb      	str	r3, [r7, #24]
 8006b4a:	69ba      	ldr	r2, [r7, #24]
 8006b4c:	693b      	ldr	r3, [r7, #16]
 8006b4e:	429a      	cmp	r2, r3
 8006b50:	d3e2      	bcc.n	8006b18 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8006b52:	2300      	movs	r3, #0
}
 8006b54:	4618      	mov	r0, r3
 8006b56:	3724      	adds	r7, #36	@ 0x24
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5e:	4770      	bx	lr

08006b60 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006b60:	b480      	push	{r7}
 8006b62:	b08b      	sub	sp, #44	@ 0x2c
 8006b64:	af00      	add	r7, sp, #0
 8006b66:	60f8      	str	r0, [r7, #12]
 8006b68:	60b9      	str	r1, [r7, #8]
 8006b6a:	4613      	mov	r3, r2
 8006b6c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8006b72:	68bb      	ldr	r3, [r7, #8]
 8006b74:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8006b76:	88fb      	ldrh	r3, [r7, #6]
 8006b78:	089b      	lsrs	r3, r3, #2
 8006b7a:	b29b      	uxth	r3, r3
 8006b7c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8006b7e:	88fb      	ldrh	r3, [r7, #6]
 8006b80:	f003 0303 	and.w	r3, r3, #3
 8006b84:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8006b86:	2300      	movs	r3, #0
 8006b88:	623b      	str	r3, [r7, #32]
 8006b8a:	e014      	b.n	8006bb6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006b8c:	69bb      	ldr	r3, [r7, #24]
 8006b8e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006b92:	681a      	ldr	r2, [r3, #0]
 8006b94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b96:	601a      	str	r2, [r3, #0]
    pDest++;
 8006b98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b9a:	3301      	adds	r3, #1
 8006b9c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006b9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ba0:	3301      	adds	r3, #1
 8006ba2:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006ba4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ba6:	3301      	adds	r3, #1
 8006ba8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bac:	3301      	adds	r3, #1
 8006bae:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8006bb0:	6a3b      	ldr	r3, [r7, #32]
 8006bb2:	3301      	adds	r3, #1
 8006bb4:	623b      	str	r3, [r7, #32]
 8006bb6:	6a3a      	ldr	r2, [r7, #32]
 8006bb8:	697b      	ldr	r3, [r7, #20]
 8006bba:	429a      	cmp	r2, r3
 8006bbc:	d3e6      	bcc.n	8006b8c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8006bbe:	8bfb      	ldrh	r3, [r7, #30]
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d01e      	beq.n	8006c02 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8006bc4:	2300      	movs	r3, #0
 8006bc6:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8006bc8:	69bb      	ldr	r3, [r7, #24]
 8006bca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006bce:	461a      	mov	r2, r3
 8006bd0:	f107 0310 	add.w	r3, r7, #16
 8006bd4:	6812      	ldr	r2, [r2, #0]
 8006bd6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8006bd8:	693a      	ldr	r2, [r7, #16]
 8006bda:	6a3b      	ldr	r3, [r7, #32]
 8006bdc:	b2db      	uxtb	r3, r3
 8006bde:	00db      	lsls	r3, r3, #3
 8006be0:	fa22 f303 	lsr.w	r3, r2, r3
 8006be4:	b2da      	uxtb	r2, r3
 8006be6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006be8:	701a      	strb	r2, [r3, #0]
      i++;
 8006bea:	6a3b      	ldr	r3, [r7, #32]
 8006bec:	3301      	adds	r3, #1
 8006bee:	623b      	str	r3, [r7, #32]
      pDest++;
 8006bf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bf2:	3301      	adds	r3, #1
 8006bf4:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8006bf6:	8bfb      	ldrh	r3, [r7, #30]
 8006bf8:	3b01      	subs	r3, #1
 8006bfa:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006bfc:	8bfb      	ldrh	r3, [r7, #30]
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d1ea      	bne.n	8006bd8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8006c02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006c04:	4618      	mov	r0, r3
 8006c06:	372c      	adds	r7, #44	@ 0x2c
 8006c08:	46bd      	mov	sp, r7
 8006c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c0e:	4770      	bx	lr

08006c10 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006c10:	b480      	push	{r7}
 8006c12:	b085      	sub	sp, #20
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	6078      	str	r0, [r7, #4]
 8006c18:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006c1e:	683b      	ldr	r3, [r7, #0]
 8006c20:	781b      	ldrb	r3, [r3, #0]
 8006c22:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006c24:	683b      	ldr	r3, [r7, #0]
 8006c26:	785b      	ldrb	r3, [r3, #1]
 8006c28:	2b01      	cmp	r3, #1
 8006c2a:	d12c      	bne.n	8006c86 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006c2c:	68bb      	ldr	r3, [r7, #8]
 8006c2e:	015a      	lsls	r2, r3, #5
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	4413      	add	r3, r2
 8006c34:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	db12      	blt.n	8006c64 <USB_EPSetStall+0x54>
 8006c3e:	68bb      	ldr	r3, [r7, #8]
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d00f      	beq.n	8006c64 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8006c44:	68bb      	ldr	r3, [r7, #8]
 8006c46:	015a      	lsls	r2, r3, #5
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	4413      	add	r3, r2
 8006c4c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	68ba      	ldr	r2, [r7, #8]
 8006c54:	0151      	lsls	r1, r2, #5
 8006c56:	68fa      	ldr	r2, [r7, #12]
 8006c58:	440a      	add	r2, r1
 8006c5a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006c5e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006c62:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8006c64:	68bb      	ldr	r3, [r7, #8]
 8006c66:	015a      	lsls	r2, r3, #5
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	4413      	add	r3, r2
 8006c6c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	68ba      	ldr	r2, [r7, #8]
 8006c74:	0151      	lsls	r1, r2, #5
 8006c76:	68fa      	ldr	r2, [r7, #12]
 8006c78:	440a      	add	r2, r1
 8006c7a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006c7e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006c82:	6013      	str	r3, [r2, #0]
 8006c84:	e02b      	b.n	8006cde <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006c86:	68bb      	ldr	r3, [r7, #8]
 8006c88:	015a      	lsls	r2, r3, #5
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	4413      	add	r3, r2
 8006c8e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	db12      	blt.n	8006cbe <USB_EPSetStall+0xae>
 8006c98:	68bb      	ldr	r3, [r7, #8]
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d00f      	beq.n	8006cbe <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8006c9e:	68bb      	ldr	r3, [r7, #8]
 8006ca0:	015a      	lsls	r2, r3, #5
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	4413      	add	r3, r2
 8006ca6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	68ba      	ldr	r2, [r7, #8]
 8006cae:	0151      	lsls	r1, r2, #5
 8006cb0:	68fa      	ldr	r2, [r7, #12]
 8006cb2:	440a      	add	r2, r1
 8006cb4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006cb8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006cbc:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8006cbe:	68bb      	ldr	r3, [r7, #8]
 8006cc0:	015a      	lsls	r2, r3, #5
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	4413      	add	r3, r2
 8006cc6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	68ba      	ldr	r2, [r7, #8]
 8006cce:	0151      	lsls	r1, r2, #5
 8006cd0:	68fa      	ldr	r2, [r7, #12]
 8006cd2:	440a      	add	r2, r1
 8006cd4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006cd8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006cdc:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006cde:	2300      	movs	r3, #0
}
 8006ce0:	4618      	mov	r0, r3
 8006ce2:	3714      	adds	r7, #20
 8006ce4:	46bd      	mov	sp, r7
 8006ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cea:	4770      	bx	lr

08006cec <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006cec:	b480      	push	{r7}
 8006cee:	b085      	sub	sp, #20
 8006cf0:	af00      	add	r7, sp, #0
 8006cf2:	6078      	str	r0, [r7, #4]
 8006cf4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006cfa:	683b      	ldr	r3, [r7, #0]
 8006cfc:	781b      	ldrb	r3, [r3, #0]
 8006cfe:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006d00:	683b      	ldr	r3, [r7, #0]
 8006d02:	785b      	ldrb	r3, [r3, #1]
 8006d04:	2b01      	cmp	r3, #1
 8006d06:	d128      	bne.n	8006d5a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006d08:	68bb      	ldr	r3, [r7, #8]
 8006d0a:	015a      	lsls	r2, r3, #5
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	4413      	add	r3, r2
 8006d10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	68ba      	ldr	r2, [r7, #8]
 8006d18:	0151      	lsls	r1, r2, #5
 8006d1a:	68fa      	ldr	r2, [r7, #12]
 8006d1c:	440a      	add	r2, r1
 8006d1e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006d22:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006d26:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006d28:	683b      	ldr	r3, [r7, #0]
 8006d2a:	791b      	ldrb	r3, [r3, #4]
 8006d2c:	2b03      	cmp	r3, #3
 8006d2e:	d003      	beq.n	8006d38 <USB_EPClearStall+0x4c>
 8006d30:	683b      	ldr	r3, [r7, #0]
 8006d32:	791b      	ldrb	r3, [r3, #4]
 8006d34:	2b02      	cmp	r3, #2
 8006d36:	d138      	bne.n	8006daa <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006d38:	68bb      	ldr	r3, [r7, #8]
 8006d3a:	015a      	lsls	r2, r3, #5
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	4413      	add	r3, r2
 8006d40:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	68ba      	ldr	r2, [r7, #8]
 8006d48:	0151      	lsls	r1, r2, #5
 8006d4a:	68fa      	ldr	r2, [r7, #12]
 8006d4c:	440a      	add	r2, r1
 8006d4e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006d52:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006d56:	6013      	str	r3, [r2, #0]
 8006d58:	e027      	b.n	8006daa <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006d5a:	68bb      	ldr	r3, [r7, #8]
 8006d5c:	015a      	lsls	r2, r3, #5
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	4413      	add	r3, r2
 8006d62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	68ba      	ldr	r2, [r7, #8]
 8006d6a:	0151      	lsls	r1, r2, #5
 8006d6c:	68fa      	ldr	r2, [r7, #12]
 8006d6e:	440a      	add	r2, r1
 8006d70:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006d74:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006d78:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006d7a:	683b      	ldr	r3, [r7, #0]
 8006d7c:	791b      	ldrb	r3, [r3, #4]
 8006d7e:	2b03      	cmp	r3, #3
 8006d80:	d003      	beq.n	8006d8a <USB_EPClearStall+0x9e>
 8006d82:	683b      	ldr	r3, [r7, #0]
 8006d84:	791b      	ldrb	r3, [r3, #4]
 8006d86:	2b02      	cmp	r3, #2
 8006d88:	d10f      	bne.n	8006daa <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006d8a:	68bb      	ldr	r3, [r7, #8]
 8006d8c:	015a      	lsls	r2, r3, #5
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	4413      	add	r3, r2
 8006d92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	68ba      	ldr	r2, [r7, #8]
 8006d9a:	0151      	lsls	r1, r2, #5
 8006d9c:	68fa      	ldr	r2, [r7, #12]
 8006d9e:	440a      	add	r2, r1
 8006da0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006da4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006da8:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8006daa:	2300      	movs	r3, #0
}
 8006dac:	4618      	mov	r0, r3
 8006dae:	3714      	adds	r7, #20
 8006db0:	46bd      	mov	sp, r7
 8006db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db6:	4770      	bx	lr

08006db8 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8006db8:	b480      	push	{r7}
 8006dba:	b085      	sub	sp, #20
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	6078      	str	r0, [r7, #4]
 8006dc0:	460b      	mov	r3, r1
 8006dc2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	68fa      	ldr	r2, [r7, #12]
 8006dd2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006dd6:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8006dda:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006de2:	681a      	ldr	r2, [r3, #0]
 8006de4:	78fb      	ldrb	r3, [r7, #3]
 8006de6:	011b      	lsls	r3, r3, #4
 8006de8:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8006dec:	68f9      	ldr	r1, [r7, #12]
 8006dee:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006df2:	4313      	orrs	r3, r2
 8006df4:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8006df6:	2300      	movs	r3, #0
}
 8006df8:	4618      	mov	r0, r3
 8006dfa:	3714      	adds	r7, #20
 8006dfc:	46bd      	mov	sp, r7
 8006dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e02:	4770      	bx	lr

08006e04 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006e04:	b480      	push	{r7}
 8006e06:	b085      	sub	sp, #20
 8006e08:	af00      	add	r7, sp, #0
 8006e0a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	68fa      	ldr	r2, [r7, #12]
 8006e1a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006e1e:	f023 0303 	bic.w	r3, r3, #3
 8006e22:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e2a:	685b      	ldr	r3, [r3, #4]
 8006e2c:	68fa      	ldr	r2, [r7, #12]
 8006e2e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006e32:	f023 0302 	bic.w	r3, r3, #2
 8006e36:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006e38:	2300      	movs	r3, #0
}
 8006e3a:	4618      	mov	r0, r3
 8006e3c:	3714      	adds	r7, #20
 8006e3e:	46bd      	mov	sp, r7
 8006e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e44:	4770      	bx	lr

08006e46 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006e46:	b480      	push	{r7}
 8006e48:	b085      	sub	sp, #20
 8006e4a:	af00      	add	r7, sp, #0
 8006e4c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	68fa      	ldr	r2, [r7, #12]
 8006e5c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006e60:	f023 0303 	bic.w	r3, r3, #3
 8006e64:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e6c:	685b      	ldr	r3, [r3, #4]
 8006e6e:	68fa      	ldr	r2, [r7, #12]
 8006e70:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006e74:	f043 0302 	orr.w	r3, r3, #2
 8006e78:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006e7a:	2300      	movs	r3, #0
}
 8006e7c:	4618      	mov	r0, r3
 8006e7e:	3714      	adds	r7, #20
 8006e80:	46bd      	mov	sp, r7
 8006e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e86:	4770      	bx	lr

08006e88 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8006e88:	b480      	push	{r7}
 8006e8a:	b085      	sub	sp, #20
 8006e8c:	af00      	add	r7, sp, #0
 8006e8e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	695b      	ldr	r3, [r3, #20]
 8006e94:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	699b      	ldr	r3, [r3, #24]
 8006e9a:	68fa      	ldr	r2, [r7, #12]
 8006e9c:	4013      	ands	r3, r2
 8006e9e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006ea0:	68fb      	ldr	r3, [r7, #12]
}
 8006ea2:	4618      	mov	r0, r3
 8006ea4:	3714      	adds	r7, #20
 8006ea6:	46bd      	mov	sp, r7
 8006ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eac:	4770      	bx	lr

08006eae <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006eae:	b480      	push	{r7}
 8006eb0:	b085      	sub	sp, #20
 8006eb2:	af00      	add	r7, sp, #0
 8006eb4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ec0:	699b      	ldr	r3, [r3, #24]
 8006ec2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006eca:	69db      	ldr	r3, [r3, #28]
 8006ecc:	68ba      	ldr	r2, [r7, #8]
 8006ece:	4013      	ands	r3, r2
 8006ed0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8006ed2:	68bb      	ldr	r3, [r7, #8]
 8006ed4:	0c1b      	lsrs	r3, r3, #16
}
 8006ed6:	4618      	mov	r0, r3
 8006ed8:	3714      	adds	r7, #20
 8006eda:	46bd      	mov	sp, r7
 8006edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee0:	4770      	bx	lr

08006ee2 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006ee2:	b480      	push	{r7}
 8006ee4:	b085      	sub	sp, #20
 8006ee6:	af00      	add	r7, sp, #0
 8006ee8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ef4:	699b      	ldr	r3, [r3, #24]
 8006ef6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006efe:	69db      	ldr	r3, [r3, #28]
 8006f00:	68ba      	ldr	r2, [r7, #8]
 8006f02:	4013      	ands	r3, r2
 8006f04:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8006f06:	68bb      	ldr	r3, [r7, #8]
 8006f08:	b29b      	uxth	r3, r3
}
 8006f0a:	4618      	mov	r0, r3
 8006f0c:	3714      	adds	r7, #20
 8006f0e:	46bd      	mov	sp, r7
 8006f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f14:	4770      	bx	lr

08006f16 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006f16:	b480      	push	{r7}
 8006f18:	b085      	sub	sp, #20
 8006f1a:	af00      	add	r7, sp, #0
 8006f1c:	6078      	str	r0, [r7, #4]
 8006f1e:	460b      	mov	r3, r1
 8006f20:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8006f26:	78fb      	ldrb	r3, [r7, #3]
 8006f28:	015a      	lsls	r2, r3, #5
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	4413      	add	r3, r2
 8006f2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f32:	689b      	ldr	r3, [r3, #8]
 8006f34:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f3c:	695b      	ldr	r3, [r3, #20]
 8006f3e:	68ba      	ldr	r2, [r7, #8]
 8006f40:	4013      	ands	r3, r2
 8006f42:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006f44:	68bb      	ldr	r3, [r7, #8]
}
 8006f46:	4618      	mov	r0, r3
 8006f48:	3714      	adds	r7, #20
 8006f4a:	46bd      	mov	sp, r7
 8006f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f50:	4770      	bx	lr

08006f52 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006f52:	b480      	push	{r7}
 8006f54:	b087      	sub	sp, #28
 8006f56:	af00      	add	r7, sp, #0
 8006f58:	6078      	str	r0, [r7, #4]
 8006f5a:	460b      	mov	r3, r1
 8006f5c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8006f62:	697b      	ldr	r3, [r7, #20]
 8006f64:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f68:	691b      	ldr	r3, [r3, #16]
 8006f6a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8006f6c:	697b      	ldr	r3, [r7, #20]
 8006f6e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f74:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8006f76:	78fb      	ldrb	r3, [r7, #3]
 8006f78:	f003 030f 	and.w	r3, r3, #15
 8006f7c:	68fa      	ldr	r2, [r7, #12]
 8006f7e:	fa22 f303 	lsr.w	r3, r2, r3
 8006f82:	01db      	lsls	r3, r3, #7
 8006f84:	b2db      	uxtb	r3, r3
 8006f86:	693a      	ldr	r2, [r7, #16]
 8006f88:	4313      	orrs	r3, r2
 8006f8a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8006f8c:	78fb      	ldrb	r3, [r7, #3]
 8006f8e:	015a      	lsls	r2, r3, #5
 8006f90:	697b      	ldr	r3, [r7, #20]
 8006f92:	4413      	add	r3, r2
 8006f94:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f98:	689b      	ldr	r3, [r3, #8]
 8006f9a:	693a      	ldr	r2, [r7, #16]
 8006f9c:	4013      	ands	r3, r2
 8006f9e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006fa0:	68bb      	ldr	r3, [r7, #8]
}
 8006fa2:	4618      	mov	r0, r3
 8006fa4:	371c      	adds	r7, #28
 8006fa6:	46bd      	mov	sp, r7
 8006fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fac:	4770      	bx	lr

08006fae <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006fae:	b480      	push	{r7}
 8006fb0:	b083      	sub	sp, #12
 8006fb2:	af00      	add	r7, sp, #0
 8006fb4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	695b      	ldr	r3, [r3, #20]
 8006fba:	f003 0301 	and.w	r3, r3, #1
}
 8006fbe:	4618      	mov	r0, r3
 8006fc0:	370c      	adds	r7, #12
 8006fc2:	46bd      	mov	sp, r7
 8006fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc8:	4770      	bx	lr

08006fca <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8006fca:	b480      	push	{r7}
 8006fcc:	b085      	sub	sp, #20
 8006fce:	af00      	add	r7, sp, #0
 8006fd0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	68fa      	ldr	r2, [r7, #12]
 8006fe0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006fe4:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8006fe8:	f023 0307 	bic.w	r3, r3, #7
 8006fec:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ff4:	685b      	ldr	r3, [r3, #4]
 8006ff6:	68fa      	ldr	r2, [r7, #12]
 8006ff8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006ffc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007000:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007002:	2300      	movs	r3, #0
}
 8007004:	4618      	mov	r0, r3
 8007006:	3714      	adds	r7, #20
 8007008:	46bd      	mov	sp, r7
 800700a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800700e:	4770      	bx	lr

08007010 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8007010:	b480      	push	{r7}
 8007012:	b087      	sub	sp, #28
 8007014:	af00      	add	r7, sp, #0
 8007016:	60f8      	str	r0, [r7, #12]
 8007018:	460b      	mov	r3, r1
 800701a:	607a      	str	r2, [r7, #4]
 800701c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	333c      	adds	r3, #60	@ 0x3c
 8007026:	3304      	adds	r3, #4
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800702c:	693b      	ldr	r3, [r7, #16]
 800702e:	4a26      	ldr	r2, [pc, #152]	@ (80070c8 <USB_EP0_OutStart+0xb8>)
 8007030:	4293      	cmp	r3, r2
 8007032:	d90a      	bls.n	800704a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007034:	697b      	ldr	r3, [r7, #20]
 8007036:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007040:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007044:	d101      	bne.n	800704a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8007046:	2300      	movs	r3, #0
 8007048:	e037      	b.n	80070ba <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800704a:	697b      	ldr	r3, [r7, #20]
 800704c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007050:	461a      	mov	r2, r3
 8007052:	2300      	movs	r3, #0
 8007054:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007056:	697b      	ldr	r3, [r7, #20]
 8007058:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800705c:	691b      	ldr	r3, [r3, #16]
 800705e:	697a      	ldr	r2, [r7, #20]
 8007060:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007064:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007068:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800706a:	697b      	ldr	r3, [r7, #20]
 800706c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007070:	691b      	ldr	r3, [r3, #16]
 8007072:	697a      	ldr	r2, [r7, #20]
 8007074:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007078:	f043 0318 	orr.w	r3, r3, #24
 800707c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800707e:	697b      	ldr	r3, [r7, #20]
 8007080:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007084:	691b      	ldr	r3, [r3, #16]
 8007086:	697a      	ldr	r2, [r7, #20]
 8007088:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800708c:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8007090:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8007092:	7afb      	ldrb	r3, [r7, #11]
 8007094:	2b01      	cmp	r3, #1
 8007096:	d10f      	bne.n	80070b8 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8007098:	697b      	ldr	r3, [r7, #20]
 800709a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800709e:	461a      	mov	r2, r3
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80070a4:	697b      	ldr	r3, [r7, #20]
 80070a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	697a      	ldr	r2, [r7, #20]
 80070ae:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80070b2:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 80070b6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80070b8:	2300      	movs	r3, #0
}
 80070ba:	4618      	mov	r0, r3
 80070bc:	371c      	adds	r7, #28
 80070be:	46bd      	mov	sp, r7
 80070c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c4:	4770      	bx	lr
 80070c6:	bf00      	nop
 80070c8:	4f54300a 	.word	0x4f54300a

080070cc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80070cc:	b480      	push	{r7}
 80070ce:	b085      	sub	sp, #20
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80070d4:	2300      	movs	r3, #0
 80070d6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	3301      	adds	r3, #1
 80070dc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80070e4:	d901      	bls.n	80070ea <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80070e6:	2303      	movs	r3, #3
 80070e8:	e022      	b.n	8007130 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	691b      	ldr	r3, [r3, #16]
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	daf2      	bge.n	80070d8 <USB_CoreReset+0xc>

  count = 10U;
 80070f2:	230a      	movs	r3, #10
 80070f4:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80070f6:	e002      	b.n	80070fe <USB_CoreReset+0x32>
  {
    count--;
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	3b01      	subs	r3, #1
 80070fc:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	2b00      	cmp	r3, #0
 8007102:	d1f9      	bne.n	80070f8 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	691b      	ldr	r3, [r3, #16]
 8007108:	f043 0201 	orr.w	r2, r3, #1
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	3301      	adds	r3, #1
 8007114:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800711c:	d901      	bls.n	8007122 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800711e:	2303      	movs	r3, #3
 8007120:	e006      	b.n	8007130 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	691b      	ldr	r3, [r3, #16]
 8007126:	f003 0301 	and.w	r3, r3, #1
 800712a:	2b01      	cmp	r3, #1
 800712c:	d0f0      	beq.n	8007110 <USB_CoreReset+0x44>

  return HAL_OK;
 800712e:	2300      	movs	r3, #0
}
 8007130:	4618      	mov	r0, r3
 8007132:	3714      	adds	r7, #20
 8007134:	46bd      	mov	sp, r7
 8007136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800713a:	4770      	bx	lr

0800713c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800713c:	b580      	push	{r7, lr}
 800713e:	b084      	sub	sp, #16
 8007140:	af00      	add	r7, sp, #0
 8007142:	6078      	str	r0, [r7, #4]
 8007144:	460b      	mov	r3, r1
 8007146:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007148:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800714c:	f002 fcce 	bl	8009aec <USBD_static_malloc>
 8007150:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	2b00      	cmp	r3, #0
 8007156:	d109      	bne.n	800716c <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	32b0      	adds	r2, #176	@ 0xb0
 8007162:	2100      	movs	r1, #0
 8007164:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8007168:	2302      	movs	r3, #2
 800716a:	e0d4      	b.n	8007316 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800716c:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8007170:	2100      	movs	r1, #0
 8007172:	68f8      	ldr	r0, [r7, #12]
 8007174:	f003 fa7b 	bl	800a66e <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	32b0      	adds	r2, #176	@ 0xb0
 8007182:	68f9      	ldr	r1, [r7, #12]
 8007184:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	32b0      	adds	r2, #176	@ 0xb0
 8007192:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	7c1b      	ldrb	r3, [r3, #16]
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d138      	bne.n	8007216 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80071a4:	4b5e      	ldr	r3, [pc, #376]	@ (8007320 <USBD_CDC_Init+0x1e4>)
 80071a6:	7819      	ldrb	r1, [r3, #0]
 80071a8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80071ac:	2202      	movs	r2, #2
 80071ae:	6878      	ldr	r0, [r7, #4]
 80071b0:	f002 fb79 	bl	80098a6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80071b4:	4b5a      	ldr	r3, [pc, #360]	@ (8007320 <USBD_CDC_Init+0x1e4>)
 80071b6:	781b      	ldrb	r3, [r3, #0]
 80071b8:	f003 020f 	and.w	r2, r3, #15
 80071bc:	6879      	ldr	r1, [r7, #4]
 80071be:	4613      	mov	r3, r2
 80071c0:	009b      	lsls	r3, r3, #2
 80071c2:	4413      	add	r3, r2
 80071c4:	009b      	lsls	r3, r3, #2
 80071c6:	440b      	add	r3, r1
 80071c8:	3323      	adds	r3, #35	@ 0x23
 80071ca:	2201      	movs	r2, #1
 80071cc:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80071ce:	4b55      	ldr	r3, [pc, #340]	@ (8007324 <USBD_CDC_Init+0x1e8>)
 80071d0:	7819      	ldrb	r1, [r3, #0]
 80071d2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80071d6:	2202      	movs	r2, #2
 80071d8:	6878      	ldr	r0, [r7, #4]
 80071da:	f002 fb64 	bl	80098a6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80071de:	4b51      	ldr	r3, [pc, #324]	@ (8007324 <USBD_CDC_Init+0x1e8>)
 80071e0:	781b      	ldrb	r3, [r3, #0]
 80071e2:	f003 020f 	and.w	r2, r3, #15
 80071e6:	6879      	ldr	r1, [r7, #4]
 80071e8:	4613      	mov	r3, r2
 80071ea:	009b      	lsls	r3, r3, #2
 80071ec:	4413      	add	r3, r2
 80071ee:	009b      	lsls	r3, r3, #2
 80071f0:	440b      	add	r3, r1
 80071f2:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80071f6:	2201      	movs	r2, #1
 80071f8:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80071fa:	4b4b      	ldr	r3, [pc, #300]	@ (8007328 <USBD_CDC_Init+0x1ec>)
 80071fc:	781b      	ldrb	r3, [r3, #0]
 80071fe:	f003 020f 	and.w	r2, r3, #15
 8007202:	6879      	ldr	r1, [r7, #4]
 8007204:	4613      	mov	r3, r2
 8007206:	009b      	lsls	r3, r3, #2
 8007208:	4413      	add	r3, r2
 800720a:	009b      	lsls	r3, r3, #2
 800720c:	440b      	add	r3, r1
 800720e:	331c      	adds	r3, #28
 8007210:	2210      	movs	r2, #16
 8007212:	601a      	str	r2, [r3, #0]
 8007214:	e035      	b.n	8007282 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8007216:	4b42      	ldr	r3, [pc, #264]	@ (8007320 <USBD_CDC_Init+0x1e4>)
 8007218:	7819      	ldrb	r1, [r3, #0]
 800721a:	2340      	movs	r3, #64	@ 0x40
 800721c:	2202      	movs	r2, #2
 800721e:	6878      	ldr	r0, [r7, #4]
 8007220:	f002 fb41 	bl	80098a6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8007224:	4b3e      	ldr	r3, [pc, #248]	@ (8007320 <USBD_CDC_Init+0x1e4>)
 8007226:	781b      	ldrb	r3, [r3, #0]
 8007228:	f003 020f 	and.w	r2, r3, #15
 800722c:	6879      	ldr	r1, [r7, #4]
 800722e:	4613      	mov	r3, r2
 8007230:	009b      	lsls	r3, r3, #2
 8007232:	4413      	add	r3, r2
 8007234:	009b      	lsls	r3, r3, #2
 8007236:	440b      	add	r3, r1
 8007238:	3323      	adds	r3, #35	@ 0x23
 800723a:	2201      	movs	r2, #1
 800723c:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800723e:	4b39      	ldr	r3, [pc, #228]	@ (8007324 <USBD_CDC_Init+0x1e8>)
 8007240:	7819      	ldrb	r1, [r3, #0]
 8007242:	2340      	movs	r3, #64	@ 0x40
 8007244:	2202      	movs	r2, #2
 8007246:	6878      	ldr	r0, [r7, #4]
 8007248:	f002 fb2d 	bl	80098a6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800724c:	4b35      	ldr	r3, [pc, #212]	@ (8007324 <USBD_CDC_Init+0x1e8>)
 800724e:	781b      	ldrb	r3, [r3, #0]
 8007250:	f003 020f 	and.w	r2, r3, #15
 8007254:	6879      	ldr	r1, [r7, #4]
 8007256:	4613      	mov	r3, r2
 8007258:	009b      	lsls	r3, r3, #2
 800725a:	4413      	add	r3, r2
 800725c:	009b      	lsls	r3, r3, #2
 800725e:	440b      	add	r3, r1
 8007260:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8007264:	2201      	movs	r2, #1
 8007266:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8007268:	4b2f      	ldr	r3, [pc, #188]	@ (8007328 <USBD_CDC_Init+0x1ec>)
 800726a:	781b      	ldrb	r3, [r3, #0]
 800726c:	f003 020f 	and.w	r2, r3, #15
 8007270:	6879      	ldr	r1, [r7, #4]
 8007272:	4613      	mov	r3, r2
 8007274:	009b      	lsls	r3, r3, #2
 8007276:	4413      	add	r3, r2
 8007278:	009b      	lsls	r3, r3, #2
 800727a:	440b      	add	r3, r1
 800727c:	331c      	adds	r3, #28
 800727e:	2210      	movs	r2, #16
 8007280:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8007282:	4b29      	ldr	r3, [pc, #164]	@ (8007328 <USBD_CDC_Init+0x1ec>)
 8007284:	7819      	ldrb	r1, [r3, #0]
 8007286:	2308      	movs	r3, #8
 8007288:	2203      	movs	r2, #3
 800728a:	6878      	ldr	r0, [r7, #4]
 800728c:	f002 fb0b 	bl	80098a6 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8007290:	4b25      	ldr	r3, [pc, #148]	@ (8007328 <USBD_CDC_Init+0x1ec>)
 8007292:	781b      	ldrb	r3, [r3, #0]
 8007294:	f003 020f 	and.w	r2, r3, #15
 8007298:	6879      	ldr	r1, [r7, #4]
 800729a:	4613      	mov	r3, r2
 800729c:	009b      	lsls	r3, r3, #2
 800729e:	4413      	add	r3, r2
 80072a0:	009b      	lsls	r3, r3, #2
 80072a2:	440b      	add	r3, r1
 80072a4:	3323      	adds	r3, #35	@ 0x23
 80072a6:	2201      	movs	r2, #1
 80072a8:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	2200      	movs	r2, #0
 80072ae:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80072b8:	687a      	ldr	r2, [r7, #4]
 80072ba:	33b0      	adds	r3, #176	@ 0xb0
 80072bc:	009b      	lsls	r3, r3, #2
 80072be:	4413      	add	r3, r2
 80072c0:	685b      	ldr	r3, [r3, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	2200      	movs	r2, #0
 80072ca:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	2200      	movs	r2, #0
 80072d2:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d101      	bne.n	80072e4 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 80072e0:	2302      	movs	r3, #2
 80072e2:	e018      	b.n	8007316 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	7c1b      	ldrb	r3, [r3, #16]
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d10a      	bne.n	8007302 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80072ec:	4b0d      	ldr	r3, [pc, #52]	@ (8007324 <USBD_CDC_Init+0x1e8>)
 80072ee:	7819      	ldrb	r1, [r3, #0]
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80072f6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80072fa:	6878      	ldr	r0, [r7, #4]
 80072fc:	f002 fbc2 	bl	8009a84 <USBD_LL_PrepareReceive>
 8007300:	e008      	b.n	8007314 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007302:	4b08      	ldr	r3, [pc, #32]	@ (8007324 <USBD_CDC_Init+0x1e8>)
 8007304:	7819      	ldrb	r1, [r3, #0]
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800730c:	2340      	movs	r3, #64	@ 0x40
 800730e:	6878      	ldr	r0, [r7, #4]
 8007310:	f002 fbb8 	bl	8009a84 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007314:	2300      	movs	r3, #0
}
 8007316:	4618      	mov	r0, r3
 8007318:	3710      	adds	r7, #16
 800731a:	46bd      	mov	sp, r7
 800731c:	bd80      	pop	{r7, pc}
 800731e:	bf00      	nop
 8007320:	20000093 	.word	0x20000093
 8007324:	20000094 	.word	0x20000094
 8007328:	20000095 	.word	0x20000095

0800732c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800732c:	b580      	push	{r7, lr}
 800732e:	b082      	sub	sp, #8
 8007330:	af00      	add	r7, sp, #0
 8007332:	6078      	str	r0, [r7, #4]
 8007334:	460b      	mov	r3, r1
 8007336:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8007338:	4b3a      	ldr	r3, [pc, #232]	@ (8007424 <USBD_CDC_DeInit+0xf8>)
 800733a:	781b      	ldrb	r3, [r3, #0]
 800733c:	4619      	mov	r1, r3
 800733e:	6878      	ldr	r0, [r7, #4]
 8007340:	f002 fad7 	bl	80098f2 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8007344:	4b37      	ldr	r3, [pc, #220]	@ (8007424 <USBD_CDC_DeInit+0xf8>)
 8007346:	781b      	ldrb	r3, [r3, #0]
 8007348:	f003 020f 	and.w	r2, r3, #15
 800734c:	6879      	ldr	r1, [r7, #4]
 800734e:	4613      	mov	r3, r2
 8007350:	009b      	lsls	r3, r3, #2
 8007352:	4413      	add	r3, r2
 8007354:	009b      	lsls	r3, r3, #2
 8007356:	440b      	add	r3, r1
 8007358:	3323      	adds	r3, #35	@ 0x23
 800735a:	2200      	movs	r2, #0
 800735c:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800735e:	4b32      	ldr	r3, [pc, #200]	@ (8007428 <USBD_CDC_DeInit+0xfc>)
 8007360:	781b      	ldrb	r3, [r3, #0]
 8007362:	4619      	mov	r1, r3
 8007364:	6878      	ldr	r0, [r7, #4]
 8007366:	f002 fac4 	bl	80098f2 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800736a:	4b2f      	ldr	r3, [pc, #188]	@ (8007428 <USBD_CDC_DeInit+0xfc>)
 800736c:	781b      	ldrb	r3, [r3, #0]
 800736e:	f003 020f 	and.w	r2, r3, #15
 8007372:	6879      	ldr	r1, [r7, #4]
 8007374:	4613      	mov	r3, r2
 8007376:	009b      	lsls	r3, r3, #2
 8007378:	4413      	add	r3, r2
 800737a:	009b      	lsls	r3, r3, #2
 800737c:	440b      	add	r3, r1
 800737e:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8007382:	2200      	movs	r2, #0
 8007384:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8007386:	4b29      	ldr	r3, [pc, #164]	@ (800742c <USBD_CDC_DeInit+0x100>)
 8007388:	781b      	ldrb	r3, [r3, #0]
 800738a:	4619      	mov	r1, r3
 800738c:	6878      	ldr	r0, [r7, #4]
 800738e:	f002 fab0 	bl	80098f2 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8007392:	4b26      	ldr	r3, [pc, #152]	@ (800742c <USBD_CDC_DeInit+0x100>)
 8007394:	781b      	ldrb	r3, [r3, #0]
 8007396:	f003 020f 	and.w	r2, r3, #15
 800739a:	6879      	ldr	r1, [r7, #4]
 800739c:	4613      	mov	r3, r2
 800739e:	009b      	lsls	r3, r3, #2
 80073a0:	4413      	add	r3, r2
 80073a2:	009b      	lsls	r3, r3, #2
 80073a4:	440b      	add	r3, r1
 80073a6:	3323      	adds	r3, #35	@ 0x23
 80073a8:	2200      	movs	r2, #0
 80073aa:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80073ac:	4b1f      	ldr	r3, [pc, #124]	@ (800742c <USBD_CDC_DeInit+0x100>)
 80073ae:	781b      	ldrb	r3, [r3, #0]
 80073b0:	f003 020f 	and.w	r2, r3, #15
 80073b4:	6879      	ldr	r1, [r7, #4]
 80073b6:	4613      	mov	r3, r2
 80073b8:	009b      	lsls	r3, r3, #2
 80073ba:	4413      	add	r3, r2
 80073bc:	009b      	lsls	r3, r3, #2
 80073be:	440b      	add	r3, r1
 80073c0:	331c      	adds	r3, #28
 80073c2:	2200      	movs	r2, #0
 80073c4:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	32b0      	adds	r2, #176	@ 0xb0
 80073d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d01f      	beq.n	8007418 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80073de:	687a      	ldr	r2, [r7, #4]
 80073e0:	33b0      	adds	r3, #176	@ 0xb0
 80073e2:	009b      	lsls	r3, r3, #2
 80073e4:	4413      	add	r3, r2
 80073e6:	685b      	ldr	r3, [r3, #4]
 80073e8:	685b      	ldr	r3, [r3, #4]
 80073ea:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	32b0      	adds	r2, #176	@ 0xb0
 80073f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80073fa:	4618      	mov	r0, r3
 80073fc:	f002 fb84 	bl	8009b08 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	32b0      	adds	r2, #176	@ 0xb0
 800740a:	2100      	movs	r1, #0
 800740c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	2200      	movs	r2, #0
 8007414:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8007418:	2300      	movs	r3, #0
}
 800741a:	4618      	mov	r0, r3
 800741c:	3708      	adds	r7, #8
 800741e:	46bd      	mov	sp, r7
 8007420:	bd80      	pop	{r7, pc}
 8007422:	bf00      	nop
 8007424:	20000093 	.word	0x20000093
 8007428:	20000094 	.word	0x20000094
 800742c:	20000095 	.word	0x20000095

08007430 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8007430:	b580      	push	{r7, lr}
 8007432:	b086      	sub	sp, #24
 8007434:	af00      	add	r7, sp, #0
 8007436:	6078      	str	r0, [r7, #4]
 8007438:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	32b0      	adds	r2, #176	@ 0xb0
 8007444:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007448:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800744a:	2300      	movs	r3, #0
 800744c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800744e:	2300      	movs	r3, #0
 8007450:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8007452:	2300      	movs	r3, #0
 8007454:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8007456:	693b      	ldr	r3, [r7, #16]
 8007458:	2b00      	cmp	r3, #0
 800745a:	d101      	bne.n	8007460 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800745c:	2303      	movs	r3, #3
 800745e:	e0bf      	b.n	80075e0 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007460:	683b      	ldr	r3, [r7, #0]
 8007462:	781b      	ldrb	r3, [r3, #0]
 8007464:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007468:	2b00      	cmp	r3, #0
 800746a:	d050      	beq.n	800750e <USBD_CDC_Setup+0xde>
 800746c:	2b20      	cmp	r3, #32
 800746e:	f040 80af 	bne.w	80075d0 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8007472:	683b      	ldr	r3, [r7, #0]
 8007474:	88db      	ldrh	r3, [r3, #6]
 8007476:	2b00      	cmp	r3, #0
 8007478:	d03a      	beq.n	80074f0 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800747a:	683b      	ldr	r3, [r7, #0]
 800747c:	781b      	ldrb	r3, [r3, #0]
 800747e:	b25b      	sxtb	r3, r3
 8007480:	2b00      	cmp	r3, #0
 8007482:	da1b      	bge.n	80074bc <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800748a:	687a      	ldr	r2, [r7, #4]
 800748c:	33b0      	adds	r3, #176	@ 0xb0
 800748e:	009b      	lsls	r3, r3, #2
 8007490:	4413      	add	r3, r2
 8007492:	685b      	ldr	r3, [r3, #4]
 8007494:	689b      	ldr	r3, [r3, #8]
 8007496:	683a      	ldr	r2, [r7, #0]
 8007498:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800749a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800749c:	683a      	ldr	r2, [r7, #0]
 800749e:	88d2      	ldrh	r2, [r2, #6]
 80074a0:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80074a2:	683b      	ldr	r3, [r7, #0]
 80074a4:	88db      	ldrh	r3, [r3, #6]
 80074a6:	2b07      	cmp	r3, #7
 80074a8:	bf28      	it	cs
 80074aa:	2307      	movcs	r3, #7
 80074ac:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80074ae:	693b      	ldr	r3, [r7, #16]
 80074b0:	89fa      	ldrh	r2, [r7, #14]
 80074b2:	4619      	mov	r1, r3
 80074b4:	6878      	ldr	r0, [r7, #4]
 80074b6:	f001 fda9 	bl	800900c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 80074ba:	e090      	b.n	80075de <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 80074bc:	683b      	ldr	r3, [r7, #0]
 80074be:	785a      	ldrb	r2, [r3, #1]
 80074c0:	693b      	ldr	r3, [r7, #16]
 80074c2:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80074c6:	683b      	ldr	r3, [r7, #0]
 80074c8:	88db      	ldrh	r3, [r3, #6]
 80074ca:	2b3f      	cmp	r3, #63	@ 0x3f
 80074cc:	d803      	bhi.n	80074d6 <USBD_CDC_Setup+0xa6>
 80074ce:	683b      	ldr	r3, [r7, #0]
 80074d0:	88db      	ldrh	r3, [r3, #6]
 80074d2:	b2da      	uxtb	r2, r3
 80074d4:	e000      	b.n	80074d8 <USBD_CDC_Setup+0xa8>
 80074d6:	2240      	movs	r2, #64	@ 0x40
 80074d8:	693b      	ldr	r3, [r7, #16]
 80074da:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80074de:	6939      	ldr	r1, [r7, #16]
 80074e0:	693b      	ldr	r3, [r7, #16]
 80074e2:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 80074e6:	461a      	mov	r2, r3
 80074e8:	6878      	ldr	r0, [r7, #4]
 80074ea:	f001 fdbe 	bl	800906a <USBD_CtlPrepareRx>
      break;
 80074ee:	e076      	b.n	80075de <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80074f6:	687a      	ldr	r2, [r7, #4]
 80074f8:	33b0      	adds	r3, #176	@ 0xb0
 80074fa:	009b      	lsls	r3, r3, #2
 80074fc:	4413      	add	r3, r2
 80074fe:	685b      	ldr	r3, [r3, #4]
 8007500:	689b      	ldr	r3, [r3, #8]
 8007502:	683a      	ldr	r2, [r7, #0]
 8007504:	7850      	ldrb	r0, [r2, #1]
 8007506:	2200      	movs	r2, #0
 8007508:	6839      	ldr	r1, [r7, #0]
 800750a:	4798      	blx	r3
      break;
 800750c:	e067      	b.n	80075de <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800750e:	683b      	ldr	r3, [r7, #0]
 8007510:	785b      	ldrb	r3, [r3, #1]
 8007512:	2b0b      	cmp	r3, #11
 8007514:	d851      	bhi.n	80075ba <USBD_CDC_Setup+0x18a>
 8007516:	a201      	add	r2, pc, #4	@ (adr r2, 800751c <USBD_CDC_Setup+0xec>)
 8007518:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800751c:	0800754d 	.word	0x0800754d
 8007520:	080075c9 	.word	0x080075c9
 8007524:	080075bb 	.word	0x080075bb
 8007528:	080075bb 	.word	0x080075bb
 800752c:	080075bb 	.word	0x080075bb
 8007530:	080075bb 	.word	0x080075bb
 8007534:	080075bb 	.word	0x080075bb
 8007538:	080075bb 	.word	0x080075bb
 800753c:	080075bb 	.word	0x080075bb
 8007540:	080075bb 	.word	0x080075bb
 8007544:	08007577 	.word	0x08007577
 8007548:	080075a1 	.word	0x080075a1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007552:	b2db      	uxtb	r3, r3
 8007554:	2b03      	cmp	r3, #3
 8007556:	d107      	bne.n	8007568 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8007558:	f107 030a 	add.w	r3, r7, #10
 800755c:	2202      	movs	r2, #2
 800755e:	4619      	mov	r1, r3
 8007560:	6878      	ldr	r0, [r7, #4]
 8007562:	f001 fd53 	bl	800900c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007566:	e032      	b.n	80075ce <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007568:	6839      	ldr	r1, [r7, #0]
 800756a:	6878      	ldr	r0, [r7, #4]
 800756c:	f001 fcd1 	bl	8008f12 <USBD_CtlError>
            ret = USBD_FAIL;
 8007570:	2303      	movs	r3, #3
 8007572:	75fb      	strb	r3, [r7, #23]
          break;
 8007574:	e02b      	b.n	80075ce <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800757c:	b2db      	uxtb	r3, r3
 800757e:	2b03      	cmp	r3, #3
 8007580:	d107      	bne.n	8007592 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8007582:	f107 030d 	add.w	r3, r7, #13
 8007586:	2201      	movs	r2, #1
 8007588:	4619      	mov	r1, r3
 800758a:	6878      	ldr	r0, [r7, #4]
 800758c:	f001 fd3e 	bl	800900c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007590:	e01d      	b.n	80075ce <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007592:	6839      	ldr	r1, [r7, #0]
 8007594:	6878      	ldr	r0, [r7, #4]
 8007596:	f001 fcbc 	bl	8008f12 <USBD_CtlError>
            ret = USBD_FAIL;
 800759a:	2303      	movs	r3, #3
 800759c:	75fb      	strb	r3, [r7, #23]
          break;
 800759e:	e016      	b.n	80075ce <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80075a6:	b2db      	uxtb	r3, r3
 80075a8:	2b03      	cmp	r3, #3
 80075aa:	d00f      	beq.n	80075cc <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 80075ac:	6839      	ldr	r1, [r7, #0]
 80075ae:	6878      	ldr	r0, [r7, #4]
 80075b0:	f001 fcaf 	bl	8008f12 <USBD_CtlError>
            ret = USBD_FAIL;
 80075b4:	2303      	movs	r3, #3
 80075b6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80075b8:	e008      	b.n	80075cc <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80075ba:	6839      	ldr	r1, [r7, #0]
 80075bc:	6878      	ldr	r0, [r7, #4]
 80075be:	f001 fca8 	bl	8008f12 <USBD_CtlError>
          ret = USBD_FAIL;
 80075c2:	2303      	movs	r3, #3
 80075c4:	75fb      	strb	r3, [r7, #23]
          break;
 80075c6:	e002      	b.n	80075ce <USBD_CDC_Setup+0x19e>
          break;
 80075c8:	bf00      	nop
 80075ca:	e008      	b.n	80075de <USBD_CDC_Setup+0x1ae>
          break;
 80075cc:	bf00      	nop
      }
      break;
 80075ce:	e006      	b.n	80075de <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80075d0:	6839      	ldr	r1, [r7, #0]
 80075d2:	6878      	ldr	r0, [r7, #4]
 80075d4:	f001 fc9d 	bl	8008f12 <USBD_CtlError>
      ret = USBD_FAIL;
 80075d8:	2303      	movs	r3, #3
 80075da:	75fb      	strb	r3, [r7, #23]
      break;
 80075dc:	bf00      	nop
  }

  return (uint8_t)ret;
 80075de:	7dfb      	ldrb	r3, [r7, #23]
}
 80075e0:	4618      	mov	r0, r3
 80075e2:	3718      	adds	r7, #24
 80075e4:	46bd      	mov	sp, r7
 80075e6:	bd80      	pop	{r7, pc}

080075e8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80075e8:	b580      	push	{r7, lr}
 80075ea:	b084      	sub	sp, #16
 80075ec:	af00      	add	r7, sp, #0
 80075ee:	6078      	str	r0, [r7, #4]
 80075f0:	460b      	mov	r3, r1
 80075f2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80075fa:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	32b0      	adds	r2, #176	@ 0xb0
 8007606:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800760a:	2b00      	cmp	r3, #0
 800760c:	d101      	bne.n	8007612 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800760e:	2303      	movs	r3, #3
 8007610:	e065      	b.n	80076de <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	32b0      	adds	r2, #176	@ 0xb0
 800761c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007620:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007622:	78fb      	ldrb	r3, [r7, #3]
 8007624:	f003 020f 	and.w	r2, r3, #15
 8007628:	6879      	ldr	r1, [r7, #4]
 800762a:	4613      	mov	r3, r2
 800762c:	009b      	lsls	r3, r3, #2
 800762e:	4413      	add	r3, r2
 8007630:	009b      	lsls	r3, r3, #2
 8007632:	440b      	add	r3, r1
 8007634:	3314      	adds	r3, #20
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	2b00      	cmp	r3, #0
 800763a:	d02f      	beq.n	800769c <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800763c:	78fb      	ldrb	r3, [r7, #3]
 800763e:	f003 020f 	and.w	r2, r3, #15
 8007642:	6879      	ldr	r1, [r7, #4]
 8007644:	4613      	mov	r3, r2
 8007646:	009b      	lsls	r3, r3, #2
 8007648:	4413      	add	r3, r2
 800764a:	009b      	lsls	r3, r3, #2
 800764c:	440b      	add	r3, r1
 800764e:	3314      	adds	r3, #20
 8007650:	681a      	ldr	r2, [r3, #0]
 8007652:	78fb      	ldrb	r3, [r7, #3]
 8007654:	f003 010f 	and.w	r1, r3, #15
 8007658:	68f8      	ldr	r0, [r7, #12]
 800765a:	460b      	mov	r3, r1
 800765c:	00db      	lsls	r3, r3, #3
 800765e:	440b      	add	r3, r1
 8007660:	009b      	lsls	r3, r3, #2
 8007662:	4403      	add	r3, r0
 8007664:	331c      	adds	r3, #28
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	fbb2 f1f3 	udiv	r1, r2, r3
 800766c:	fb01 f303 	mul.w	r3, r1, r3
 8007670:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007672:	2b00      	cmp	r3, #0
 8007674:	d112      	bne.n	800769c <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8007676:	78fb      	ldrb	r3, [r7, #3]
 8007678:	f003 020f 	and.w	r2, r3, #15
 800767c:	6879      	ldr	r1, [r7, #4]
 800767e:	4613      	mov	r3, r2
 8007680:	009b      	lsls	r3, r3, #2
 8007682:	4413      	add	r3, r2
 8007684:	009b      	lsls	r3, r3, #2
 8007686:	440b      	add	r3, r1
 8007688:	3314      	adds	r3, #20
 800768a:	2200      	movs	r2, #0
 800768c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800768e:	78f9      	ldrb	r1, [r7, #3]
 8007690:	2300      	movs	r3, #0
 8007692:	2200      	movs	r2, #0
 8007694:	6878      	ldr	r0, [r7, #4]
 8007696:	f002 f9d4 	bl	8009a42 <USBD_LL_Transmit>
 800769a:	e01f      	b.n	80076dc <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800769c:	68bb      	ldr	r3, [r7, #8]
 800769e:	2200      	movs	r2, #0
 80076a0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80076aa:	687a      	ldr	r2, [r7, #4]
 80076ac:	33b0      	adds	r3, #176	@ 0xb0
 80076ae:	009b      	lsls	r3, r3, #2
 80076b0:	4413      	add	r3, r2
 80076b2:	685b      	ldr	r3, [r3, #4]
 80076b4:	691b      	ldr	r3, [r3, #16]
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d010      	beq.n	80076dc <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80076c0:	687a      	ldr	r2, [r7, #4]
 80076c2:	33b0      	adds	r3, #176	@ 0xb0
 80076c4:	009b      	lsls	r3, r3, #2
 80076c6:	4413      	add	r3, r2
 80076c8:	685b      	ldr	r3, [r3, #4]
 80076ca:	691b      	ldr	r3, [r3, #16]
 80076cc:	68ba      	ldr	r2, [r7, #8]
 80076ce:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 80076d2:	68ba      	ldr	r2, [r7, #8]
 80076d4:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 80076d8:	78fa      	ldrb	r2, [r7, #3]
 80076da:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80076dc:	2300      	movs	r3, #0
}
 80076de:	4618      	mov	r0, r3
 80076e0:	3710      	adds	r7, #16
 80076e2:	46bd      	mov	sp, r7
 80076e4:	bd80      	pop	{r7, pc}

080076e6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80076e6:	b580      	push	{r7, lr}
 80076e8:	b084      	sub	sp, #16
 80076ea:	af00      	add	r7, sp, #0
 80076ec:	6078      	str	r0, [r7, #4]
 80076ee:	460b      	mov	r3, r1
 80076f0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	32b0      	adds	r2, #176	@ 0xb0
 80076fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007700:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	32b0      	adds	r2, #176	@ 0xb0
 800770c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007710:	2b00      	cmp	r3, #0
 8007712:	d101      	bne.n	8007718 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8007714:	2303      	movs	r3, #3
 8007716:	e01a      	b.n	800774e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007718:	78fb      	ldrb	r3, [r7, #3]
 800771a:	4619      	mov	r1, r3
 800771c:	6878      	ldr	r0, [r7, #4]
 800771e:	f002 f9d2 	bl	8009ac6 <USBD_LL_GetRxDataSize>
 8007722:	4602      	mov	r2, r0
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007730:	687a      	ldr	r2, [r7, #4]
 8007732:	33b0      	adds	r3, #176	@ 0xb0
 8007734:	009b      	lsls	r3, r3, #2
 8007736:	4413      	add	r3, r2
 8007738:	685b      	ldr	r3, [r3, #4]
 800773a:	68db      	ldr	r3, [r3, #12]
 800773c:	68fa      	ldr	r2, [r7, #12]
 800773e:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8007742:	68fa      	ldr	r2, [r7, #12]
 8007744:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8007748:	4611      	mov	r1, r2
 800774a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800774c:	2300      	movs	r3, #0
}
 800774e:	4618      	mov	r0, r3
 8007750:	3710      	adds	r7, #16
 8007752:	46bd      	mov	sp, r7
 8007754:	bd80      	pop	{r7, pc}

08007756 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007756:	b580      	push	{r7, lr}
 8007758:	b084      	sub	sp, #16
 800775a:	af00      	add	r7, sp, #0
 800775c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	32b0      	adds	r2, #176	@ 0xb0
 8007768:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800776c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	2b00      	cmp	r3, #0
 8007772:	d101      	bne.n	8007778 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8007774:	2303      	movs	r3, #3
 8007776:	e024      	b.n	80077c2 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800777e:	687a      	ldr	r2, [r7, #4]
 8007780:	33b0      	adds	r3, #176	@ 0xb0
 8007782:	009b      	lsls	r3, r3, #2
 8007784:	4413      	add	r3, r2
 8007786:	685b      	ldr	r3, [r3, #4]
 8007788:	2b00      	cmp	r3, #0
 800778a:	d019      	beq.n	80077c0 <USBD_CDC_EP0_RxReady+0x6a>
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8007792:	2bff      	cmp	r3, #255	@ 0xff
 8007794:	d014      	beq.n	80077c0 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800779c:	687a      	ldr	r2, [r7, #4]
 800779e:	33b0      	adds	r3, #176	@ 0xb0
 80077a0:	009b      	lsls	r3, r3, #2
 80077a2:	4413      	add	r3, r2
 80077a4:	685b      	ldr	r3, [r3, #4]
 80077a6:	689b      	ldr	r3, [r3, #8]
 80077a8:	68fa      	ldr	r2, [r7, #12]
 80077aa:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 80077ae:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 80077b0:	68fa      	ldr	r2, [r7, #12]
 80077b2:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80077b6:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	22ff      	movs	r2, #255	@ 0xff
 80077bc:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 80077c0:	2300      	movs	r3, #0
}
 80077c2:	4618      	mov	r0, r3
 80077c4:	3710      	adds	r7, #16
 80077c6:	46bd      	mov	sp, r7
 80077c8:	bd80      	pop	{r7, pc}
	...

080077cc <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80077cc:	b580      	push	{r7, lr}
 80077ce:	b086      	sub	sp, #24
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80077d4:	2182      	movs	r1, #130	@ 0x82
 80077d6:	4818      	ldr	r0, [pc, #96]	@ (8007838 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80077d8:	f000 fd62 	bl	80082a0 <USBD_GetEpDesc>
 80077dc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80077de:	2101      	movs	r1, #1
 80077e0:	4815      	ldr	r0, [pc, #84]	@ (8007838 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80077e2:	f000 fd5d 	bl	80082a0 <USBD_GetEpDesc>
 80077e6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80077e8:	2181      	movs	r1, #129	@ 0x81
 80077ea:	4813      	ldr	r0, [pc, #76]	@ (8007838 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80077ec:	f000 fd58 	bl	80082a0 <USBD_GetEpDesc>
 80077f0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80077f2:	697b      	ldr	r3, [r7, #20]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d002      	beq.n	80077fe <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80077f8:	697b      	ldr	r3, [r7, #20]
 80077fa:	2210      	movs	r2, #16
 80077fc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80077fe:	693b      	ldr	r3, [r7, #16]
 8007800:	2b00      	cmp	r3, #0
 8007802:	d006      	beq.n	8007812 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007804:	693b      	ldr	r3, [r7, #16]
 8007806:	2200      	movs	r2, #0
 8007808:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800780c:	711a      	strb	r2, [r3, #4]
 800780e:	2200      	movs	r2, #0
 8007810:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	2b00      	cmp	r3, #0
 8007816:	d006      	beq.n	8007826 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	2200      	movs	r2, #0
 800781c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007820:	711a      	strb	r2, [r3, #4]
 8007822:	2200      	movs	r2, #0
 8007824:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	2243      	movs	r2, #67	@ 0x43
 800782a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800782c:	4b02      	ldr	r3, [pc, #8]	@ (8007838 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800782e:	4618      	mov	r0, r3
 8007830:	3718      	adds	r7, #24
 8007832:	46bd      	mov	sp, r7
 8007834:	bd80      	pop	{r7, pc}
 8007836:	bf00      	nop
 8007838:	20000050 	.word	0x20000050

0800783c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800783c:	b580      	push	{r7, lr}
 800783e:	b086      	sub	sp, #24
 8007840:	af00      	add	r7, sp, #0
 8007842:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007844:	2182      	movs	r1, #130	@ 0x82
 8007846:	4818      	ldr	r0, [pc, #96]	@ (80078a8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007848:	f000 fd2a 	bl	80082a0 <USBD_GetEpDesc>
 800784c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800784e:	2101      	movs	r1, #1
 8007850:	4815      	ldr	r0, [pc, #84]	@ (80078a8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007852:	f000 fd25 	bl	80082a0 <USBD_GetEpDesc>
 8007856:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007858:	2181      	movs	r1, #129	@ 0x81
 800785a:	4813      	ldr	r0, [pc, #76]	@ (80078a8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800785c:	f000 fd20 	bl	80082a0 <USBD_GetEpDesc>
 8007860:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007862:	697b      	ldr	r3, [r7, #20]
 8007864:	2b00      	cmp	r3, #0
 8007866:	d002      	beq.n	800786e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8007868:	697b      	ldr	r3, [r7, #20]
 800786a:	2210      	movs	r2, #16
 800786c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800786e:	693b      	ldr	r3, [r7, #16]
 8007870:	2b00      	cmp	r3, #0
 8007872:	d006      	beq.n	8007882 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007874:	693b      	ldr	r3, [r7, #16]
 8007876:	2200      	movs	r2, #0
 8007878:	711a      	strb	r2, [r3, #4]
 800787a:	2200      	movs	r2, #0
 800787c:	f042 0202 	orr.w	r2, r2, #2
 8007880:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	2b00      	cmp	r3, #0
 8007886:	d006      	beq.n	8007896 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	2200      	movs	r2, #0
 800788c:	711a      	strb	r2, [r3, #4]
 800788e:	2200      	movs	r2, #0
 8007890:	f042 0202 	orr.w	r2, r2, #2
 8007894:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	2243      	movs	r2, #67	@ 0x43
 800789a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800789c:	4b02      	ldr	r3, [pc, #8]	@ (80078a8 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800789e:	4618      	mov	r0, r3
 80078a0:	3718      	adds	r7, #24
 80078a2:	46bd      	mov	sp, r7
 80078a4:	bd80      	pop	{r7, pc}
 80078a6:	bf00      	nop
 80078a8:	20000050 	.word	0x20000050

080078ac <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80078ac:	b580      	push	{r7, lr}
 80078ae:	b086      	sub	sp, #24
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80078b4:	2182      	movs	r1, #130	@ 0x82
 80078b6:	4818      	ldr	r0, [pc, #96]	@ (8007918 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80078b8:	f000 fcf2 	bl	80082a0 <USBD_GetEpDesc>
 80078bc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80078be:	2101      	movs	r1, #1
 80078c0:	4815      	ldr	r0, [pc, #84]	@ (8007918 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80078c2:	f000 fced 	bl	80082a0 <USBD_GetEpDesc>
 80078c6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80078c8:	2181      	movs	r1, #129	@ 0x81
 80078ca:	4813      	ldr	r0, [pc, #76]	@ (8007918 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80078cc:	f000 fce8 	bl	80082a0 <USBD_GetEpDesc>
 80078d0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80078d2:	697b      	ldr	r3, [r7, #20]
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d002      	beq.n	80078de <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80078d8:	697b      	ldr	r3, [r7, #20]
 80078da:	2210      	movs	r2, #16
 80078dc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80078de:	693b      	ldr	r3, [r7, #16]
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d006      	beq.n	80078f2 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80078e4:	693b      	ldr	r3, [r7, #16]
 80078e6:	2200      	movs	r2, #0
 80078e8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80078ec:	711a      	strb	r2, [r3, #4]
 80078ee:	2200      	movs	r2, #0
 80078f0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d006      	beq.n	8007906 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	2200      	movs	r2, #0
 80078fc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007900:	711a      	strb	r2, [r3, #4]
 8007902:	2200      	movs	r2, #0
 8007904:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	2243      	movs	r2, #67	@ 0x43
 800790a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800790c:	4b02      	ldr	r3, [pc, #8]	@ (8007918 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800790e:	4618      	mov	r0, r3
 8007910:	3718      	adds	r7, #24
 8007912:	46bd      	mov	sp, r7
 8007914:	bd80      	pop	{r7, pc}
 8007916:	bf00      	nop
 8007918:	20000050 	.word	0x20000050

0800791c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800791c:	b480      	push	{r7}
 800791e:	b083      	sub	sp, #12
 8007920:	af00      	add	r7, sp, #0
 8007922:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	220a      	movs	r2, #10
 8007928:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800792a:	4b03      	ldr	r3, [pc, #12]	@ (8007938 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800792c:	4618      	mov	r0, r3
 800792e:	370c      	adds	r7, #12
 8007930:	46bd      	mov	sp, r7
 8007932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007936:	4770      	bx	lr
 8007938:	2000000c 	.word	0x2000000c

0800793c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800793c:	b480      	push	{r7}
 800793e:	b083      	sub	sp, #12
 8007940:	af00      	add	r7, sp, #0
 8007942:	6078      	str	r0, [r7, #4]
 8007944:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8007946:	683b      	ldr	r3, [r7, #0]
 8007948:	2b00      	cmp	r3, #0
 800794a:	d101      	bne.n	8007950 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800794c:	2303      	movs	r3, #3
 800794e:	e009      	b.n	8007964 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007956:	687a      	ldr	r2, [r7, #4]
 8007958:	33b0      	adds	r3, #176	@ 0xb0
 800795a:	009b      	lsls	r3, r3, #2
 800795c:	4413      	add	r3, r2
 800795e:	683a      	ldr	r2, [r7, #0]
 8007960:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8007962:	2300      	movs	r3, #0
}
 8007964:	4618      	mov	r0, r3
 8007966:	370c      	adds	r7, #12
 8007968:	46bd      	mov	sp, r7
 800796a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800796e:	4770      	bx	lr

08007970 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8007970:	b480      	push	{r7}
 8007972:	b087      	sub	sp, #28
 8007974:	af00      	add	r7, sp, #0
 8007976:	60f8      	str	r0, [r7, #12]
 8007978:	60b9      	str	r1, [r7, #8]
 800797a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	32b0      	adds	r2, #176	@ 0xb0
 8007986:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800798a:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800798c:	697b      	ldr	r3, [r7, #20]
 800798e:	2b00      	cmp	r3, #0
 8007990:	d101      	bne.n	8007996 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8007992:	2303      	movs	r3, #3
 8007994:	e008      	b.n	80079a8 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8007996:	697b      	ldr	r3, [r7, #20]
 8007998:	68ba      	ldr	r2, [r7, #8]
 800799a:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800799e:	697b      	ldr	r3, [r7, #20]
 80079a0:	687a      	ldr	r2, [r7, #4]
 80079a2:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 80079a6:	2300      	movs	r3, #0
}
 80079a8:	4618      	mov	r0, r3
 80079aa:	371c      	adds	r7, #28
 80079ac:	46bd      	mov	sp, r7
 80079ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b2:	4770      	bx	lr

080079b4 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80079b4:	b480      	push	{r7}
 80079b6:	b085      	sub	sp, #20
 80079b8:	af00      	add	r7, sp, #0
 80079ba:	6078      	str	r0, [r7, #4]
 80079bc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	32b0      	adds	r2, #176	@ 0xb0
 80079c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80079cc:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d101      	bne.n	80079d8 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 80079d4:	2303      	movs	r3, #3
 80079d6:	e004      	b.n	80079e2 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	683a      	ldr	r2, [r7, #0]
 80079dc:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 80079e0:	2300      	movs	r3, #0
}
 80079e2:	4618      	mov	r0, r3
 80079e4:	3714      	adds	r7, #20
 80079e6:	46bd      	mov	sp, r7
 80079e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ec:	4770      	bx	lr
	...

080079f0 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80079f0:	b580      	push	{r7, lr}
 80079f2:	b084      	sub	sp, #16
 80079f4:	af00      	add	r7, sp, #0
 80079f6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	32b0      	adds	r2, #176	@ 0xb0
 8007a02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a06:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8007a08:	2301      	movs	r3, #1
 8007a0a:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8007a0c:	68bb      	ldr	r3, [r7, #8]
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d101      	bne.n	8007a16 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8007a12:	2303      	movs	r3, #3
 8007a14:	e025      	b.n	8007a62 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8007a16:	68bb      	ldr	r3, [r7, #8]
 8007a18:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d11f      	bne.n	8007a60 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8007a20:	68bb      	ldr	r3, [r7, #8]
 8007a22:	2201      	movs	r2, #1
 8007a24:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8007a28:	4b10      	ldr	r3, [pc, #64]	@ (8007a6c <USBD_CDC_TransmitPacket+0x7c>)
 8007a2a:	781b      	ldrb	r3, [r3, #0]
 8007a2c:	f003 020f 	and.w	r2, r3, #15
 8007a30:	68bb      	ldr	r3, [r7, #8]
 8007a32:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8007a36:	6878      	ldr	r0, [r7, #4]
 8007a38:	4613      	mov	r3, r2
 8007a3a:	009b      	lsls	r3, r3, #2
 8007a3c:	4413      	add	r3, r2
 8007a3e:	009b      	lsls	r3, r3, #2
 8007a40:	4403      	add	r3, r0
 8007a42:	3314      	adds	r3, #20
 8007a44:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8007a46:	4b09      	ldr	r3, [pc, #36]	@ (8007a6c <USBD_CDC_TransmitPacket+0x7c>)
 8007a48:	7819      	ldrb	r1, [r3, #0]
 8007a4a:	68bb      	ldr	r3, [r7, #8]
 8007a4c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8007a50:	68bb      	ldr	r3, [r7, #8]
 8007a52:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8007a56:	6878      	ldr	r0, [r7, #4]
 8007a58:	f001 fff3 	bl	8009a42 <USBD_LL_Transmit>

    ret = USBD_OK;
 8007a5c:	2300      	movs	r3, #0
 8007a5e:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8007a60:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a62:	4618      	mov	r0, r3
 8007a64:	3710      	adds	r7, #16
 8007a66:	46bd      	mov	sp, r7
 8007a68:	bd80      	pop	{r7, pc}
 8007a6a:	bf00      	nop
 8007a6c:	20000093 	.word	0x20000093

08007a70 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8007a70:	b580      	push	{r7, lr}
 8007a72:	b084      	sub	sp, #16
 8007a74:	af00      	add	r7, sp, #0
 8007a76:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	32b0      	adds	r2, #176	@ 0xb0
 8007a82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a86:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	32b0      	adds	r2, #176	@ 0xb0
 8007a92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d101      	bne.n	8007a9e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8007a9a:	2303      	movs	r3, #3
 8007a9c:	e018      	b.n	8007ad0 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	7c1b      	ldrb	r3, [r3, #16]
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d10a      	bne.n	8007abc <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007aa6:	4b0c      	ldr	r3, [pc, #48]	@ (8007ad8 <USBD_CDC_ReceivePacket+0x68>)
 8007aa8:	7819      	ldrb	r1, [r3, #0]
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007ab0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007ab4:	6878      	ldr	r0, [r7, #4]
 8007ab6:	f001 ffe5 	bl	8009a84 <USBD_LL_PrepareReceive>
 8007aba:	e008      	b.n	8007ace <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007abc:	4b06      	ldr	r3, [pc, #24]	@ (8007ad8 <USBD_CDC_ReceivePacket+0x68>)
 8007abe:	7819      	ldrb	r1, [r3, #0]
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007ac6:	2340      	movs	r3, #64	@ 0x40
 8007ac8:	6878      	ldr	r0, [r7, #4]
 8007aca:	f001 ffdb 	bl	8009a84 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007ace:	2300      	movs	r3, #0
}
 8007ad0:	4618      	mov	r0, r3
 8007ad2:	3710      	adds	r7, #16
 8007ad4:	46bd      	mov	sp, r7
 8007ad6:	bd80      	pop	{r7, pc}
 8007ad8:	20000094 	.word	0x20000094

08007adc <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007adc:	b580      	push	{r7, lr}
 8007ade:	b086      	sub	sp, #24
 8007ae0:	af00      	add	r7, sp, #0
 8007ae2:	60f8      	str	r0, [r7, #12]
 8007ae4:	60b9      	str	r1, [r7, #8]
 8007ae6:	4613      	mov	r3, r2
 8007ae8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d101      	bne.n	8007af4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007af0:	2303      	movs	r3, #3
 8007af2:	e01f      	b.n	8007b34 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	2200      	movs	r2, #0
 8007af8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	2200      	movs	r2, #0
 8007b00:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	2200      	movs	r2, #0
 8007b08:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007b0c:	68bb      	ldr	r3, [r7, #8]
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d003      	beq.n	8007b1a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	68ba      	ldr	r2, [r7, #8]
 8007b16:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	2201      	movs	r2, #1
 8007b1e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	79fa      	ldrb	r2, [r7, #7]
 8007b26:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8007b28:	68f8      	ldr	r0, [r7, #12]
 8007b2a:	f001 fe55 	bl	80097d8 <USBD_LL_Init>
 8007b2e:	4603      	mov	r3, r0
 8007b30:	75fb      	strb	r3, [r7, #23]

  return ret;
 8007b32:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b34:	4618      	mov	r0, r3
 8007b36:	3718      	adds	r7, #24
 8007b38:	46bd      	mov	sp, r7
 8007b3a:	bd80      	pop	{r7, pc}

08007b3c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007b3c:	b580      	push	{r7, lr}
 8007b3e:	b084      	sub	sp, #16
 8007b40:	af00      	add	r7, sp, #0
 8007b42:	6078      	str	r0, [r7, #4]
 8007b44:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007b46:	2300      	movs	r3, #0
 8007b48:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8007b4a:	683b      	ldr	r3, [r7, #0]
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d101      	bne.n	8007b54 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007b50:	2303      	movs	r3, #3
 8007b52:	e025      	b.n	8007ba0 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	683a      	ldr	r2, [r7, #0]
 8007b58:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	32ae      	adds	r2, #174	@ 0xae
 8007b66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d00f      	beq.n	8007b90 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	32ae      	adds	r2, #174	@ 0xae
 8007b7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b80:	f107 020e 	add.w	r2, r7, #14
 8007b84:	4610      	mov	r0, r2
 8007b86:	4798      	blx	r3
 8007b88:	4602      	mov	r2, r0
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8007b96:	1c5a      	adds	r2, r3, #1
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8007b9e:	2300      	movs	r3, #0
}
 8007ba0:	4618      	mov	r0, r3
 8007ba2:	3710      	adds	r7, #16
 8007ba4:	46bd      	mov	sp, r7
 8007ba6:	bd80      	pop	{r7, pc}

08007ba8 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007ba8:	b580      	push	{r7, lr}
 8007baa:	b082      	sub	sp, #8
 8007bac:	af00      	add	r7, sp, #0
 8007bae:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8007bb0:	6878      	ldr	r0, [r7, #4]
 8007bb2:	f001 fe5d 	bl	8009870 <USBD_LL_Start>
 8007bb6:	4603      	mov	r3, r0
}
 8007bb8:	4618      	mov	r0, r3
 8007bba:	3708      	adds	r7, #8
 8007bbc:	46bd      	mov	sp, r7
 8007bbe:	bd80      	pop	{r7, pc}

08007bc0 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8007bc0:	b480      	push	{r7}
 8007bc2:	b083      	sub	sp, #12
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007bc8:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8007bca:	4618      	mov	r0, r3
 8007bcc:	370c      	adds	r7, #12
 8007bce:	46bd      	mov	sp, r7
 8007bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd4:	4770      	bx	lr

08007bd6 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007bd6:	b580      	push	{r7, lr}
 8007bd8:	b084      	sub	sp, #16
 8007bda:	af00      	add	r7, sp, #0
 8007bdc:	6078      	str	r0, [r7, #4]
 8007bde:	460b      	mov	r3, r1
 8007be0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8007be2:	2300      	movs	r3, #0
 8007be4:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d009      	beq.n	8007c04 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	78fa      	ldrb	r2, [r7, #3]
 8007bfa:	4611      	mov	r1, r2
 8007bfc:	6878      	ldr	r0, [r7, #4]
 8007bfe:	4798      	blx	r3
 8007c00:	4603      	mov	r3, r0
 8007c02:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007c04:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c06:	4618      	mov	r0, r3
 8007c08:	3710      	adds	r7, #16
 8007c0a:	46bd      	mov	sp, r7
 8007c0c:	bd80      	pop	{r7, pc}

08007c0e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007c0e:	b580      	push	{r7, lr}
 8007c10:	b084      	sub	sp, #16
 8007c12:	af00      	add	r7, sp, #0
 8007c14:	6078      	str	r0, [r7, #4]
 8007c16:	460b      	mov	r3, r1
 8007c18:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8007c1a:	2300      	movs	r3, #0
 8007c1c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007c24:	685b      	ldr	r3, [r3, #4]
 8007c26:	78fa      	ldrb	r2, [r7, #3]
 8007c28:	4611      	mov	r1, r2
 8007c2a:	6878      	ldr	r0, [r7, #4]
 8007c2c:	4798      	blx	r3
 8007c2e:	4603      	mov	r3, r0
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d001      	beq.n	8007c38 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8007c34:	2303      	movs	r3, #3
 8007c36:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007c38:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c3a:	4618      	mov	r0, r3
 8007c3c:	3710      	adds	r7, #16
 8007c3e:	46bd      	mov	sp, r7
 8007c40:	bd80      	pop	{r7, pc}

08007c42 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007c42:	b580      	push	{r7, lr}
 8007c44:	b084      	sub	sp, #16
 8007c46:	af00      	add	r7, sp, #0
 8007c48:	6078      	str	r0, [r7, #4]
 8007c4a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007c52:	6839      	ldr	r1, [r7, #0]
 8007c54:	4618      	mov	r0, r3
 8007c56:	f001 f922 	bl	8008e9e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	2201      	movs	r2, #1
 8007c5e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8007c68:	461a      	mov	r2, r3
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007c76:	f003 031f 	and.w	r3, r3, #31
 8007c7a:	2b02      	cmp	r3, #2
 8007c7c:	d01a      	beq.n	8007cb4 <USBD_LL_SetupStage+0x72>
 8007c7e:	2b02      	cmp	r3, #2
 8007c80:	d822      	bhi.n	8007cc8 <USBD_LL_SetupStage+0x86>
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d002      	beq.n	8007c8c <USBD_LL_SetupStage+0x4a>
 8007c86:	2b01      	cmp	r3, #1
 8007c88:	d00a      	beq.n	8007ca0 <USBD_LL_SetupStage+0x5e>
 8007c8a:	e01d      	b.n	8007cc8 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007c92:	4619      	mov	r1, r3
 8007c94:	6878      	ldr	r0, [r7, #4]
 8007c96:	f000 fb77 	bl	8008388 <USBD_StdDevReq>
 8007c9a:	4603      	mov	r3, r0
 8007c9c:	73fb      	strb	r3, [r7, #15]
      break;
 8007c9e:	e020      	b.n	8007ce2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007ca6:	4619      	mov	r1, r3
 8007ca8:	6878      	ldr	r0, [r7, #4]
 8007caa:	f000 fbdf 	bl	800846c <USBD_StdItfReq>
 8007cae:	4603      	mov	r3, r0
 8007cb0:	73fb      	strb	r3, [r7, #15]
      break;
 8007cb2:	e016      	b.n	8007ce2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007cba:	4619      	mov	r1, r3
 8007cbc:	6878      	ldr	r0, [r7, #4]
 8007cbe:	f000 fc41 	bl	8008544 <USBD_StdEPReq>
 8007cc2:	4603      	mov	r3, r0
 8007cc4:	73fb      	strb	r3, [r7, #15]
      break;
 8007cc6:	e00c      	b.n	8007ce2 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007cce:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8007cd2:	b2db      	uxtb	r3, r3
 8007cd4:	4619      	mov	r1, r3
 8007cd6:	6878      	ldr	r0, [r7, #4]
 8007cd8:	f001 fe2a 	bl	8009930 <USBD_LL_StallEP>
 8007cdc:	4603      	mov	r3, r0
 8007cde:	73fb      	strb	r3, [r7, #15]
      break;
 8007ce0:	bf00      	nop
  }

  return ret;
 8007ce2:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ce4:	4618      	mov	r0, r3
 8007ce6:	3710      	adds	r7, #16
 8007ce8:	46bd      	mov	sp, r7
 8007cea:	bd80      	pop	{r7, pc}

08007cec <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007cec:	b580      	push	{r7, lr}
 8007cee:	b086      	sub	sp, #24
 8007cf0:	af00      	add	r7, sp, #0
 8007cf2:	60f8      	str	r0, [r7, #12]
 8007cf4:	460b      	mov	r3, r1
 8007cf6:	607a      	str	r2, [r7, #4]
 8007cf8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8007cfa:	2300      	movs	r3, #0
 8007cfc:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8007cfe:	7afb      	ldrb	r3, [r7, #11]
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d177      	bne.n	8007df4 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8007d0a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007d12:	2b03      	cmp	r3, #3
 8007d14:	f040 80a1 	bne.w	8007e5a <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8007d18:	693b      	ldr	r3, [r7, #16]
 8007d1a:	685b      	ldr	r3, [r3, #4]
 8007d1c:	693a      	ldr	r2, [r7, #16]
 8007d1e:	8992      	ldrh	r2, [r2, #12]
 8007d20:	4293      	cmp	r3, r2
 8007d22:	d91c      	bls.n	8007d5e <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8007d24:	693b      	ldr	r3, [r7, #16]
 8007d26:	685b      	ldr	r3, [r3, #4]
 8007d28:	693a      	ldr	r2, [r7, #16]
 8007d2a:	8992      	ldrh	r2, [r2, #12]
 8007d2c:	1a9a      	subs	r2, r3, r2
 8007d2e:	693b      	ldr	r3, [r7, #16]
 8007d30:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8007d32:	693b      	ldr	r3, [r7, #16]
 8007d34:	691b      	ldr	r3, [r3, #16]
 8007d36:	693a      	ldr	r2, [r7, #16]
 8007d38:	8992      	ldrh	r2, [r2, #12]
 8007d3a:	441a      	add	r2, r3
 8007d3c:	693b      	ldr	r3, [r7, #16]
 8007d3e:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8007d40:	693b      	ldr	r3, [r7, #16]
 8007d42:	6919      	ldr	r1, [r3, #16]
 8007d44:	693b      	ldr	r3, [r7, #16]
 8007d46:	899b      	ldrh	r3, [r3, #12]
 8007d48:	461a      	mov	r2, r3
 8007d4a:	693b      	ldr	r3, [r7, #16]
 8007d4c:	685b      	ldr	r3, [r3, #4]
 8007d4e:	4293      	cmp	r3, r2
 8007d50:	bf38      	it	cc
 8007d52:	4613      	movcc	r3, r2
 8007d54:	461a      	mov	r2, r3
 8007d56:	68f8      	ldr	r0, [r7, #12]
 8007d58:	f001 f9a8 	bl	80090ac <USBD_CtlContinueRx>
 8007d5c:	e07d      	b.n	8007e5a <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007d64:	f003 031f 	and.w	r3, r3, #31
 8007d68:	2b02      	cmp	r3, #2
 8007d6a:	d014      	beq.n	8007d96 <USBD_LL_DataOutStage+0xaa>
 8007d6c:	2b02      	cmp	r3, #2
 8007d6e:	d81d      	bhi.n	8007dac <USBD_LL_DataOutStage+0xc0>
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d002      	beq.n	8007d7a <USBD_LL_DataOutStage+0x8e>
 8007d74:	2b01      	cmp	r3, #1
 8007d76:	d003      	beq.n	8007d80 <USBD_LL_DataOutStage+0x94>
 8007d78:	e018      	b.n	8007dac <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8007d7a:	2300      	movs	r3, #0
 8007d7c:	75bb      	strb	r3, [r7, #22]
            break;
 8007d7e:	e018      	b.n	8007db2 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007d86:	b2db      	uxtb	r3, r3
 8007d88:	4619      	mov	r1, r3
 8007d8a:	68f8      	ldr	r0, [r7, #12]
 8007d8c:	f000 fa6e 	bl	800826c <USBD_CoreFindIF>
 8007d90:	4603      	mov	r3, r0
 8007d92:	75bb      	strb	r3, [r7, #22]
            break;
 8007d94:	e00d      	b.n	8007db2 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007d9c:	b2db      	uxtb	r3, r3
 8007d9e:	4619      	mov	r1, r3
 8007da0:	68f8      	ldr	r0, [r7, #12]
 8007da2:	f000 fa70 	bl	8008286 <USBD_CoreFindEP>
 8007da6:	4603      	mov	r3, r0
 8007da8:	75bb      	strb	r3, [r7, #22]
            break;
 8007daa:	e002      	b.n	8007db2 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8007dac:	2300      	movs	r3, #0
 8007dae:	75bb      	strb	r3, [r7, #22]
            break;
 8007db0:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8007db2:	7dbb      	ldrb	r3, [r7, #22]
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d119      	bne.n	8007dec <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007dbe:	b2db      	uxtb	r3, r3
 8007dc0:	2b03      	cmp	r3, #3
 8007dc2:	d113      	bne.n	8007dec <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8007dc4:	7dba      	ldrb	r2, [r7, #22]
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	32ae      	adds	r2, #174	@ 0xae
 8007dca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007dce:	691b      	ldr	r3, [r3, #16]
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d00b      	beq.n	8007dec <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8007dd4:	7dba      	ldrb	r2, [r7, #22]
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8007ddc:	7dba      	ldrb	r2, [r7, #22]
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	32ae      	adds	r2, #174	@ 0xae
 8007de2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007de6:	691b      	ldr	r3, [r3, #16]
 8007de8:	68f8      	ldr	r0, [r7, #12]
 8007dea:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8007dec:	68f8      	ldr	r0, [r7, #12]
 8007dee:	f001 f96e 	bl	80090ce <USBD_CtlSendStatus>
 8007df2:	e032      	b.n	8007e5a <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8007df4:	7afb      	ldrb	r3, [r7, #11]
 8007df6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007dfa:	b2db      	uxtb	r3, r3
 8007dfc:	4619      	mov	r1, r3
 8007dfe:	68f8      	ldr	r0, [r7, #12]
 8007e00:	f000 fa41 	bl	8008286 <USBD_CoreFindEP>
 8007e04:	4603      	mov	r3, r0
 8007e06:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007e08:	7dbb      	ldrb	r3, [r7, #22]
 8007e0a:	2bff      	cmp	r3, #255	@ 0xff
 8007e0c:	d025      	beq.n	8007e5a <USBD_LL_DataOutStage+0x16e>
 8007e0e:	7dbb      	ldrb	r3, [r7, #22]
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d122      	bne.n	8007e5a <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007e1a:	b2db      	uxtb	r3, r3
 8007e1c:	2b03      	cmp	r3, #3
 8007e1e:	d117      	bne.n	8007e50 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8007e20:	7dba      	ldrb	r2, [r7, #22]
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	32ae      	adds	r2, #174	@ 0xae
 8007e26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e2a:	699b      	ldr	r3, [r3, #24]
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d00f      	beq.n	8007e50 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8007e30:	7dba      	ldrb	r2, [r7, #22]
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8007e38:	7dba      	ldrb	r2, [r7, #22]
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	32ae      	adds	r2, #174	@ 0xae
 8007e3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e42:	699b      	ldr	r3, [r3, #24]
 8007e44:	7afa      	ldrb	r2, [r7, #11]
 8007e46:	4611      	mov	r1, r2
 8007e48:	68f8      	ldr	r0, [r7, #12]
 8007e4a:	4798      	blx	r3
 8007e4c:	4603      	mov	r3, r0
 8007e4e:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8007e50:	7dfb      	ldrb	r3, [r7, #23]
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d001      	beq.n	8007e5a <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 8007e56:	7dfb      	ldrb	r3, [r7, #23]
 8007e58:	e000      	b.n	8007e5c <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 8007e5a:	2300      	movs	r3, #0
}
 8007e5c:	4618      	mov	r0, r3
 8007e5e:	3718      	adds	r7, #24
 8007e60:	46bd      	mov	sp, r7
 8007e62:	bd80      	pop	{r7, pc}

08007e64 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007e64:	b580      	push	{r7, lr}
 8007e66:	b086      	sub	sp, #24
 8007e68:	af00      	add	r7, sp, #0
 8007e6a:	60f8      	str	r0, [r7, #12]
 8007e6c:	460b      	mov	r3, r1
 8007e6e:	607a      	str	r2, [r7, #4]
 8007e70:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8007e72:	7afb      	ldrb	r3, [r7, #11]
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d178      	bne.n	8007f6a <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	3314      	adds	r3, #20
 8007e7c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007e84:	2b02      	cmp	r3, #2
 8007e86:	d163      	bne.n	8007f50 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 8007e88:	693b      	ldr	r3, [r7, #16]
 8007e8a:	685b      	ldr	r3, [r3, #4]
 8007e8c:	693a      	ldr	r2, [r7, #16]
 8007e8e:	8992      	ldrh	r2, [r2, #12]
 8007e90:	4293      	cmp	r3, r2
 8007e92:	d91c      	bls.n	8007ece <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8007e94:	693b      	ldr	r3, [r7, #16]
 8007e96:	685b      	ldr	r3, [r3, #4]
 8007e98:	693a      	ldr	r2, [r7, #16]
 8007e9a:	8992      	ldrh	r2, [r2, #12]
 8007e9c:	1a9a      	subs	r2, r3, r2
 8007e9e:	693b      	ldr	r3, [r7, #16]
 8007ea0:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8007ea2:	693b      	ldr	r3, [r7, #16]
 8007ea4:	691b      	ldr	r3, [r3, #16]
 8007ea6:	693a      	ldr	r2, [r7, #16]
 8007ea8:	8992      	ldrh	r2, [r2, #12]
 8007eaa:	441a      	add	r2, r3
 8007eac:	693b      	ldr	r3, [r7, #16]
 8007eae:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8007eb0:	693b      	ldr	r3, [r7, #16]
 8007eb2:	6919      	ldr	r1, [r3, #16]
 8007eb4:	693b      	ldr	r3, [r7, #16]
 8007eb6:	685b      	ldr	r3, [r3, #4]
 8007eb8:	461a      	mov	r2, r3
 8007eba:	68f8      	ldr	r0, [r7, #12]
 8007ebc:	f001 f8c4 	bl	8009048 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007ec0:	2300      	movs	r3, #0
 8007ec2:	2200      	movs	r2, #0
 8007ec4:	2100      	movs	r1, #0
 8007ec6:	68f8      	ldr	r0, [r7, #12]
 8007ec8:	f001 fddc 	bl	8009a84 <USBD_LL_PrepareReceive>
 8007ecc:	e040      	b.n	8007f50 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8007ece:	693b      	ldr	r3, [r7, #16]
 8007ed0:	899b      	ldrh	r3, [r3, #12]
 8007ed2:	461a      	mov	r2, r3
 8007ed4:	693b      	ldr	r3, [r7, #16]
 8007ed6:	685b      	ldr	r3, [r3, #4]
 8007ed8:	429a      	cmp	r2, r3
 8007eda:	d11c      	bne.n	8007f16 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8007edc:	693b      	ldr	r3, [r7, #16]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	693a      	ldr	r2, [r7, #16]
 8007ee2:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8007ee4:	4293      	cmp	r3, r2
 8007ee6:	d316      	bcc.n	8007f16 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 8007ee8:	693b      	ldr	r3, [r7, #16]
 8007eea:	681a      	ldr	r2, [r3, #0]
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007ef2:	429a      	cmp	r2, r3
 8007ef4:	d20f      	bcs.n	8007f16 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007ef6:	2200      	movs	r2, #0
 8007ef8:	2100      	movs	r1, #0
 8007efa:	68f8      	ldr	r0, [r7, #12]
 8007efc:	f001 f8a4 	bl	8009048 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	2200      	movs	r2, #0
 8007f04:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007f08:	2300      	movs	r3, #0
 8007f0a:	2200      	movs	r2, #0
 8007f0c:	2100      	movs	r1, #0
 8007f0e:	68f8      	ldr	r0, [r7, #12]
 8007f10:	f001 fdb8 	bl	8009a84 <USBD_LL_PrepareReceive>
 8007f14:	e01c      	b.n	8007f50 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007f1c:	b2db      	uxtb	r3, r3
 8007f1e:	2b03      	cmp	r3, #3
 8007f20:	d10f      	bne.n	8007f42 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007f28:	68db      	ldr	r3, [r3, #12]
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d009      	beq.n	8007f42 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	2200      	movs	r2, #0
 8007f32:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007f3c:	68db      	ldr	r3, [r3, #12]
 8007f3e:	68f8      	ldr	r0, [r7, #12]
 8007f40:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8007f42:	2180      	movs	r1, #128	@ 0x80
 8007f44:	68f8      	ldr	r0, [r7, #12]
 8007f46:	f001 fcf3 	bl	8009930 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8007f4a:	68f8      	ldr	r0, [r7, #12]
 8007f4c:	f001 f8d2 	bl	80090f4 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d03a      	beq.n	8007fd0 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 8007f5a:	68f8      	ldr	r0, [r7, #12]
 8007f5c:	f7ff fe30 	bl	8007bc0 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	2200      	movs	r2, #0
 8007f64:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8007f68:	e032      	b.n	8007fd0 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8007f6a:	7afb      	ldrb	r3, [r7, #11]
 8007f6c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007f70:	b2db      	uxtb	r3, r3
 8007f72:	4619      	mov	r1, r3
 8007f74:	68f8      	ldr	r0, [r7, #12]
 8007f76:	f000 f986 	bl	8008286 <USBD_CoreFindEP>
 8007f7a:	4603      	mov	r3, r0
 8007f7c:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007f7e:	7dfb      	ldrb	r3, [r7, #23]
 8007f80:	2bff      	cmp	r3, #255	@ 0xff
 8007f82:	d025      	beq.n	8007fd0 <USBD_LL_DataInStage+0x16c>
 8007f84:	7dfb      	ldrb	r3, [r7, #23]
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d122      	bne.n	8007fd0 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007f90:	b2db      	uxtb	r3, r3
 8007f92:	2b03      	cmp	r3, #3
 8007f94:	d11c      	bne.n	8007fd0 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8007f96:	7dfa      	ldrb	r2, [r7, #23]
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	32ae      	adds	r2, #174	@ 0xae
 8007f9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fa0:	695b      	ldr	r3, [r3, #20]
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d014      	beq.n	8007fd0 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 8007fa6:	7dfa      	ldrb	r2, [r7, #23]
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8007fae:	7dfa      	ldrb	r2, [r7, #23]
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	32ae      	adds	r2, #174	@ 0xae
 8007fb4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fb8:	695b      	ldr	r3, [r3, #20]
 8007fba:	7afa      	ldrb	r2, [r7, #11]
 8007fbc:	4611      	mov	r1, r2
 8007fbe:	68f8      	ldr	r0, [r7, #12]
 8007fc0:	4798      	blx	r3
 8007fc2:	4603      	mov	r3, r0
 8007fc4:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8007fc6:	7dbb      	ldrb	r3, [r7, #22]
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d001      	beq.n	8007fd0 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8007fcc:	7dbb      	ldrb	r3, [r7, #22]
 8007fce:	e000      	b.n	8007fd2 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8007fd0:	2300      	movs	r3, #0
}
 8007fd2:	4618      	mov	r0, r3
 8007fd4:	3718      	adds	r7, #24
 8007fd6:	46bd      	mov	sp, r7
 8007fd8:	bd80      	pop	{r7, pc}

08007fda <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007fda:	b580      	push	{r7, lr}
 8007fdc:	b084      	sub	sp, #16
 8007fde:	af00      	add	r7, sp, #0
 8007fe0:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8007fe2:	2300      	movs	r3, #0
 8007fe4:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	2201      	movs	r2, #1
 8007fea:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	2200      	movs	r2, #0
 8007ff2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	2200      	movs	r2, #0
 8007ffa:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	2200      	movs	r2, #0
 8008000:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	2200      	movs	r2, #0
 8008008:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008012:	2b00      	cmp	r3, #0
 8008014:	d014      	beq.n	8008040 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800801c:	685b      	ldr	r3, [r3, #4]
 800801e:	2b00      	cmp	r3, #0
 8008020:	d00e      	beq.n	8008040 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008028:	685b      	ldr	r3, [r3, #4]
 800802a:	687a      	ldr	r2, [r7, #4]
 800802c:	6852      	ldr	r2, [r2, #4]
 800802e:	b2d2      	uxtb	r2, r2
 8008030:	4611      	mov	r1, r2
 8008032:	6878      	ldr	r0, [r7, #4]
 8008034:	4798      	blx	r3
 8008036:	4603      	mov	r3, r0
 8008038:	2b00      	cmp	r3, #0
 800803a:	d001      	beq.n	8008040 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800803c:	2303      	movs	r3, #3
 800803e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008040:	2340      	movs	r3, #64	@ 0x40
 8008042:	2200      	movs	r2, #0
 8008044:	2100      	movs	r1, #0
 8008046:	6878      	ldr	r0, [r7, #4]
 8008048:	f001 fc2d 	bl	80098a6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	2201      	movs	r2, #1
 8008050:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	2240      	movs	r2, #64	@ 0x40
 8008058:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800805c:	2340      	movs	r3, #64	@ 0x40
 800805e:	2200      	movs	r2, #0
 8008060:	2180      	movs	r1, #128	@ 0x80
 8008062:	6878      	ldr	r0, [r7, #4]
 8008064:	f001 fc1f 	bl	80098a6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	2201      	movs	r2, #1
 800806c:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	2240      	movs	r2, #64	@ 0x40
 8008074:	841a      	strh	r2, [r3, #32]

  return ret;
 8008076:	7bfb      	ldrb	r3, [r7, #15]
}
 8008078:	4618      	mov	r0, r3
 800807a:	3710      	adds	r7, #16
 800807c:	46bd      	mov	sp, r7
 800807e:	bd80      	pop	{r7, pc}

08008080 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8008080:	b480      	push	{r7}
 8008082:	b083      	sub	sp, #12
 8008084:	af00      	add	r7, sp, #0
 8008086:	6078      	str	r0, [r7, #4]
 8008088:	460b      	mov	r3, r1
 800808a:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	78fa      	ldrb	r2, [r7, #3]
 8008090:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8008092:	2300      	movs	r3, #0
}
 8008094:	4618      	mov	r0, r3
 8008096:	370c      	adds	r7, #12
 8008098:	46bd      	mov	sp, r7
 800809a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800809e:	4770      	bx	lr

080080a0 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80080a0:	b480      	push	{r7}
 80080a2:	b083      	sub	sp, #12
 80080a4:	af00      	add	r7, sp, #0
 80080a6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80080ae:	b2db      	uxtb	r3, r3
 80080b0:	2b04      	cmp	r3, #4
 80080b2:	d006      	beq.n	80080c2 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80080ba:	b2da      	uxtb	r2, r3
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	2204      	movs	r2, #4
 80080c6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 80080ca:	2300      	movs	r3, #0
}
 80080cc:	4618      	mov	r0, r3
 80080ce:	370c      	adds	r7, #12
 80080d0:	46bd      	mov	sp, r7
 80080d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d6:	4770      	bx	lr

080080d8 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80080d8:	b480      	push	{r7}
 80080da:	b083      	sub	sp, #12
 80080dc:	af00      	add	r7, sp, #0
 80080de:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80080e6:	b2db      	uxtb	r3, r3
 80080e8:	2b04      	cmp	r3, #4
 80080ea:	d106      	bne.n	80080fa <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 80080f2:	b2da      	uxtb	r2, r3
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 80080fa:	2300      	movs	r3, #0
}
 80080fc:	4618      	mov	r0, r3
 80080fe:	370c      	adds	r7, #12
 8008100:	46bd      	mov	sp, r7
 8008102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008106:	4770      	bx	lr

08008108 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8008108:	b580      	push	{r7, lr}
 800810a:	b082      	sub	sp, #8
 800810c:	af00      	add	r7, sp, #0
 800810e:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008116:	b2db      	uxtb	r3, r3
 8008118:	2b03      	cmp	r3, #3
 800811a:	d110      	bne.n	800813e <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008122:	2b00      	cmp	r3, #0
 8008124:	d00b      	beq.n	800813e <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800812c:	69db      	ldr	r3, [r3, #28]
 800812e:	2b00      	cmp	r3, #0
 8008130:	d005      	beq.n	800813e <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008138:	69db      	ldr	r3, [r3, #28]
 800813a:	6878      	ldr	r0, [r7, #4]
 800813c:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800813e:	2300      	movs	r3, #0
}
 8008140:	4618      	mov	r0, r3
 8008142:	3708      	adds	r7, #8
 8008144:	46bd      	mov	sp, r7
 8008146:	bd80      	pop	{r7, pc}

08008148 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8008148:	b580      	push	{r7, lr}
 800814a:	b082      	sub	sp, #8
 800814c:	af00      	add	r7, sp, #0
 800814e:	6078      	str	r0, [r7, #4]
 8008150:	460b      	mov	r3, r1
 8008152:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	32ae      	adds	r2, #174	@ 0xae
 800815e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008162:	2b00      	cmp	r3, #0
 8008164:	d101      	bne.n	800816a <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8008166:	2303      	movs	r3, #3
 8008168:	e01c      	b.n	80081a4 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008170:	b2db      	uxtb	r3, r3
 8008172:	2b03      	cmp	r3, #3
 8008174:	d115      	bne.n	80081a2 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	32ae      	adds	r2, #174	@ 0xae
 8008180:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008184:	6a1b      	ldr	r3, [r3, #32]
 8008186:	2b00      	cmp	r3, #0
 8008188:	d00b      	beq.n	80081a2 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	32ae      	adds	r2, #174	@ 0xae
 8008194:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008198:	6a1b      	ldr	r3, [r3, #32]
 800819a:	78fa      	ldrb	r2, [r7, #3]
 800819c:	4611      	mov	r1, r2
 800819e:	6878      	ldr	r0, [r7, #4]
 80081a0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80081a2:	2300      	movs	r3, #0
}
 80081a4:	4618      	mov	r0, r3
 80081a6:	3708      	adds	r7, #8
 80081a8:	46bd      	mov	sp, r7
 80081aa:	bd80      	pop	{r7, pc}

080081ac <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80081ac:	b580      	push	{r7, lr}
 80081ae:	b082      	sub	sp, #8
 80081b0:	af00      	add	r7, sp, #0
 80081b2:	6078      	str	r0, [r7, #4]
 80081b4:	460b      	mov	r3, r1
 80081b6:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	32ae      	adds	r2, #174	@ 0xae
 80081c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d101      	bne.n	80081ce <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 80081ca:	2303      	movs	r3, #3
 80081cc:	e01c      	b.n	8008208 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80081d4:	b2db      	uxtb	r3, r3
 80081d6:	2b03      	cmp	r3, #3
 80081d8:	d115      	bne.n	8008206 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	32ae      	adds	r2, #174	@ 0xae
 80081e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d00b      	beq.n	8008206 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	32ae      	adds	r2, #174	@ 0xae
 80081f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081fe:	78fa      	ldrb	r2, [r7, #3]
 8008200:	4611      	mov	r1, r2
 8008202:	6878      	ldr	r0, [r7, #4]
 8008204:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008206:	2300      	movs	r3, #0
}
 8008208:	4618      	mov	r0, r3
 800820a:	3708      	adds	r7, #8
 800820c:	46bd      	mov	sp, r7
 800820e:	bd80      	pop	{r7, pc}

08008210 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8008210:	b480      	push	{r7}
 8008212:	b083      	sub	sp, #12
 8008214:	af00      	add	r7, sp, #0
 8008216:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008218:	2300      	movs	r3, #0
}
 800821a:	4618      	mov	r0, r3
 800821c:	370c      	adds	r7, #12
 800821e:	46bd      	mov	sp, r7
 8008220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008224:	4770      	bx	lr

08008226 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8008226:	b580      	push	{r7, lr}
 8008228:	b084      	sub	sp, #16
 800822a:	af00      	add	r7, sp, #0
 800822c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800822e:	2300      	movs	r3, #0
 8008230:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	2201      	movs	r2, #1
 8008236:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008240:	2b00      	cmp	r3, #0
 8008242:	d00e      	beq.n	8008262 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800824a:	685b      	ldr	r3, [r3, #4]
 800824c:	687a      	ldr	r2, [r7, #4]
 800824e:	6852      	ldr	r2, [r2, #4]
 8008250:	b2d2      	uxtb	r2, r2
 8008252:	4611      	mov	r1, r2
 8008254:	6878      	ldr	r0, [r7, #4]
 8008256:	4798      	blx	r3
 8008258:	4603      	mov	r3, r0
 800825a:	2b00      	cmp	r3, #0
 800825c:	d001      	beq.n	8008262 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800825e:	2303      	movs	r3, #3
 8008260:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008262:	7bfb      	ldrb	r3, [r7, #15]
}
 8008264:	4618      	mov	r0, r3
 8008266:	3710      	adds	r7, #16
 8008268:	46bd      	mov	sp, r7
 800826a:	bd80      	pop	{r7, pc}

0800826c <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800826c:	b480      	push	{r7}
 800826e:	b083      	sub	sp, #12
 8008270:	af00      	add	r7, sp, #0
 8008272:	6078      	str	r0, [r7, #4]
 8008274:	460b      	mov	r3, r1
 8008276:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8008278:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800827a:	4618      	mov	r0, r3
 800827c:	370c      	adds	r7, #12
 800827e:	46bd      	mov	sp, r7
 8008280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008284:	4770      	bx	lr

08008286 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8008286:	b480      	push	{r7}
 8008288:	b083      	sub	sp, #12
 800828a:	af00      	add	r7, sp, #0
 800828c:	6078      	str	r0, [r7, #4]
 800828e:	460b      	mov	r3, r1
 8008290:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8008292:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8008294:	4618      	mov	r0, r3
 8008296:	370c      	adds	r7, #12
 8008298:	46bd      	mov	sp, r7
 800829a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800829e:	4770      	bx	lr

080082a0 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 80082a0:	b580      	push	{r7, lr}
 80082a2:	b086      	sub	sp, #24
 80082a4:	af00      	add	r7, sp, #0
 80082a6:	6078      	str	r0, [r7, #4]
 80082a8:	460b      	mov	r3, r1
 80082aa:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80082b4:	2300      	movs	r3, #0
 80082b6:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	885b      	ldrh	r3, [r3, #2]
 80082bc:	b29b      	uxth	r3, r3
 80082be:	68fa      	ldr	r2, [r7, #12]
 80082c0:	7812      	ldrb	r2, [r2, #0]
 80082c2:	4293      	cmp	r3, r2
 80082c4:	d91f      	bls.n	8008306 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	781b      	ldrb	r3, [r3, #0]
 80082ca:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 80082cc:	e013      	b.n	80082f6 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 80082ce:	f107 030a 	add.w	r3, r7, #10
 80082d2:	4619      	mov	r1, r3
 80082d4:	6978      	ldr	r0, [r7, #20]
 80082d6:	f000 f81b 	bl	8008310 <USBD_GetNextDesc>
 80082da:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80082dc:	697b      	ldr	r3, [r7, #20]
 80082de:	785b      	ldrb	r3, [r3, #1]
 80082e0:	2b05      	cmp	r3, #5
 80082e2:	d108      	bne.n	80082f6 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 80082e4:	697b      	ldr	r3, [r7, #20]
 80082e6:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 80082e8:	693b      	ldr	r3, [r7, #16]
 80082ea:	789b      	ldrb	r3, [r3, #2]
 80082ec:	78fa      	ldrb	r2, [r7, #3]
 80082ee:	429a      	cmp	r2, r3
 80082f0:	d008      	beq.n	8008304 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 80082f2:	2300      	movs	r3, #0
 80082f4:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	885b      	ldrh	r3, [r3, #2]
 80082fa:	b29a      	uxth	r2, r3
 80082fc:	897b      	ldrh	r3, [r7, #10]
 80082fe:	429a      	cmp	r2, r3
 8008300:	d8e5      	bhi.n	80082ce <USBD_GetEpDesc+0x2e>
 8008302:	e000      	b.n	8008306 <USBD_GetEpDesc+0x66>
          break;
 8008304:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8008306:	693b      	ldr	r3, [r7, #16]
}
 8008308:	4618      	mov	r0, r3
 800830a:	3718      	adds	r7, #24
 800830c:	46bd      	mov	sp, r7
 800830e:	bd80      	pop	{r7, pc}

08008310 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8008310:	b480      	push	{r7}
 8008312:	b085      	sub	sp, #20
 8008314:	af00      	add	r7, sp, #0
 8008316:	6078      	str	r0, [r7, #4]
 8008318:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800831e:	683b      	ldr	r3, [r7, #0]
 8008320:	881b      	ldrh	r3, [r3, #0]
 8008322:	68fa      	ldr	r2, [r7, #12]
 8008324:	7812      	ldrb	r2, [r2, #0]
 8008326:	4413      	add	r3, r2
 8008328:	b29a      	uxth	r2, r3
 800832a:	683b      	ldr	r3, [r7, #0]
 800832c:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	781b      	ldrb	r3, [r3, #0]
 8008332:	461a      	mov	r2, r3
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	4413      	add	r3, r2
 8008338:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800833a:	68fb      	ldr	r3, [r7, #12]
}
 800833c:	4618      	mov	r0, r3
 800833e:	3714      	adds	r7, #20
 8008340:	46bd      	mov	sp, r7
 8008342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008346:	4770      	bx	lr

08008348 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8008348:	b480      	push	{r7}
 800834a:	b087      	sub	sp, #28
 800834c:	af00      	add	r7, sp, #0
 800834e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8008354:	697b      	ldr	r3, [r7, #20]
 8008356:	781b      	ldrb	r3, [r3, #0]
 8008358:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800835a:	697b      	ldr	r3, [r7, #20]
 800835c:	3301      	adds	r3, #1
 800835e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8008360:	697b      	ldr	r3, [r7, #20]
 8008362:	781b      	ldrb	r3, [r3, #0]
 8008364:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8008366:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800836a:	021b      	lsls	r3, r3, #8
 800836c:	b21a      	sxth	r2, r3
 800836e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008372:	4313      	orrs	r3, r2
 8008374:	b21b      	sxth	r3, r3
 8008376:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8008378:	89fb      	ldrh	r3, [r7, #14]
}
 800837a:	4618      	mov	r0, r3
 800837c:	371c      	adds	r7, #28
 800837e:	46bd      	mov	sp, r7
 8008380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008384:	4770      	bx	lr
	...

08008388 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008388:	b580      	push	{r7, lr}
 800838a:	b084      	sub	sp, #16
 800838c:	af00      	add	r7, sp, #0
 800838e:	6078      	str	r0, [r7, #4]
 8008390:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008392:	2300      	movs	r3, #0
 8008394:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008396:	683b      	ldr	r3, [r7, #0]
 8008398:	781b      	ldrb	r3, [r3, #0]
 800839a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800839e:	2b40      	cmp	r3, #64	@ 0x40
 80083a0:	d005      	beq.n	80083ae <USBD_StdDevReq+0x26>
 80083a2:	2b40      	cmp	r3, #64	@ 0x40
 80083a4:	d857      	bhi.n	8008456 <USBD_StdDevReq+0xce>
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d00f      	beq.n	80083ca <USBD_StdDevReq+0x42>
 80083aa:	2b20      	cmp	r3, #32
 80083ac:	d153      	bne.n	8008456 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	32ae      	adds	r2, #174	@ 0xae
 80083b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80083bc:	689b      	ldr	r3, [r3, #8]
 80083be:	6839      	ldr	r1, [r7, #0]
 80083c0:	6878      	ldr	r0, [r7, #4]
 80083c2:	4798      	blx	r3
 80083c4:	4603      	mov	r3, r0
 80083c6:	73fb      	strb	r3, [r7, #15]
      break;
 80083c8:	e04a      	b.n	8008460 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80083ca:	683b      	ldr	r3, [r7, #0]
 80083cc:	785b      	ldrb	r3, [r3, #1]
 80083ce:	2b09      	cmp	r3, #9
 80083d0:	d83b      	bhi.n	800844a <USBD_StdDevReq+0xc2>
 80083d2:	a201      	add	r2, pc, #4	@ (adr r2, 80083d8 <USBD_StdDevReq+0x50>)
 80083d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083d8:	0800842d 	.word	0x0800842d
 80083dc:	08008441 	.word	0x08008441
 80083e0:	0800844b 	.word	0x0800844b
 80083e4:	08008437 	.word	0x08008437
 80083e8:	0800844b 	.word	0x0800844b
 80083ec:	0800840b 	.word	0x0800840b
 80083f0:	08008401 	.word	0x08008401
 80083f4:	0800844b 	.word	0x0800844b
 80083f8:	08008423 	.word	0x08008423
 80083fc:	08008415 	.word	0x08008415
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008400:	6839      	ldr	r1, [r7, #0]
 8008402:	6878      	ldr	r0, [r7, #4]
 8008404:	f000 fa3e 	bl	8008884 <USBD_GetDescriptor>
          break;
 8008408:	e024      	b.n	8008454 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800840a:	6839      	ldr	r1, [r7, #0]
 800840c:	6878      	ldr	r0, [r7, #4]
 800840e:	f000 fba3 	bl	8008b58 <USBD_SetAddress>
          break;
 8008412:	e01f      	b.n	8008454 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8008414:	6839      	ldr	r1, [r7, #0]
 8008416:	6878      	ldr	r0, [r7, #4]
 8008418:	f000 fbe2 	bl	8008be0 <USBD_SetConfig>
 800841c:	4603      	mov	r3, r0
 800841e:	73fb      	strb	r3, [r7, #15]
          break;
 8008420:	e018      	b.n	8008454 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8008422:	6839      	ldr	r1, [r7, #0]
 8008424:	6878      	ldr	r0, [r7, #4]
 8008426:	f000 fc85 	bl	8008d34 <USBD_GetConfig>
          break;
 800842a:	e013      	b.n	8008454 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800842c:	6839      	ldr	r1, [r7, #0]
 800842e:	6878      	ldr	r0, [r7, #4]
 8008430:	f000 fcb6 	bl	8008da0 <USBD_GetStatus>
          break;
 8008434:	e00e      	b.n	8008454 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8008436:	6839      	ldr	r1, [r7, #0]
 8008438:	6878      	ldr	r0, [r7, #4]
 800843a:	f000 fce5 	bl	8008e08 <USBD_SetFeature>
          break;
 800843e:	e009      	b.n	8008454 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008440:	6839      	ldr	r1, [r7, #0]
 8008442:	6878      	ldr	r0, [r7, #4]
 8008444:	f000 fd09 	bl	8008e5a <USBD_ClrFeature>
          break;
 8008448:	e004      	b.n	8008454 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800844a:	6839      	ldr	r1, [r7, #0]
 800844c:	6878      	ldr	r0, [r7, #4]
 800844e:	f000 fd60 	bl	8008f12 <USBD_CtlError>
          break;
 8008452:	bf00      	nop
      }
      break;
 8008454:	e004      	b.n	8008460 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8008456:	6839      	ldr	r1, [r7, #0]
 8008458:	6878      	ldr	r0, [r7, #4]
 800845a:	f000 fd5a 	bl	8008f12 <USBD_CtlError>
      break;
 800845e:	bf00      	nop
  }

  return ret;
 8008460:	7bfb      	ldrb	r3, [r7, #15]
}
 8008462:	4618      	mov	r0, r3
 8008464:	3710      	adds	r7, #16
 8008466:	46bd      	mov	sp, r7
 8008468:	bd80      	pop	{r7, pc}
 800846a:	bf00      	nop

0800846c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800846c:	b580      	push	{r7, lr}
 800846e:	b084      	sub	sp, #16
 8008470:	af00      	add	r7, sp, #0
 8008472:	6078      	str	r0, [r7, #4]
 8008474:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008476:	2300      	movs	r3, #0
 8008478:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800847a:	683b      	ldr	r3, [r7, #0]
 800847c:	781b      	ldrb	r3, [r3, #0]
 800847e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008482:	2b40      	cmp	r3, #64	@ 0x40
 8008484:	d005      	beq.n	8008492 <USBD_StdItfReq+0x26>
 8008486:	2b40      	cmp	r3, #64	@ 0x40
 8008488:	d852      	bhi.n	8008530 <USBD_StdItfReq+0xc4>
 800848a:	2b00      	cmp	r3, #0
 800848c:	d001      	beq.n	8008492 <USBD_StdItfReq+0x26>
 800848e:	2b20      	cmp	r3, #32
 8008490:	d14e      	bne.n	8008530 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008498:	b2db      	uxtb	r3, r3
 800849a:	3b01      	subs	r3, #1
 800849c:	2b02      	cmp	r3, #2
 800849e:	d840      	bhi.n	8008522 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80084a0:	683b      	ldr	r3, [r7, #0]
 80084a2:	889b      	ldrh	r3, [r3, #4]
 80084a4:	b2db      	uxtb	r3, r3
 80084a6:	2b01      	cmp	r3, #1
 80084a8:	d836      	bhi.n	8008518 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80084aa:	683b      	ldr	r3, [r7, #0]
 80084ac:	889b      	ldrh	r3, [r3, #4]
 80084ae:	b2db      	uxtb	r3, r3
 80084b0:	4619      	mov	r1, r3
 80084b2:	6878      	ldr	r0, [r7, #4]
 80084b4:	f7ff feda 	bl	800826c <USBD_CoreFindIF>
 80084b8:	4603      	mov	r3, r0
 80084ba:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80084bc:	7bbb      	ldrb	r3, [r7, #14]
 80084be:	2bff      	cmp	r3, #255	@ 0xff
 80084c0:	d01d      	beq.n	80084fe <USBD_StdItfReq+0x92>
 80084c2:	7bbb      	ldrb	r3, [r7, #14]
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d11a      	bne.n	80084fe <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80084c8:	7bba      	ldrb	r2, [r7, #14]
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	32ae      	adds	r2, #174	@ 0xae
 80084ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084d2:	689b      	ldr	r3, [r3, #8]
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d00f      	beq.n	80084f8 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80084d8:	7bba      	ldrb	r2, [r7, #14]
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80084e0:	7bba      	ldrb	r2, [r7, #14]
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	32ae      	adds	r2, #174	@ 0xae
 80084e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084ea:	689b      	ldr	r3, [r3, #8]
 80084ec:	6839      	ldr	r1, [r7, #0]
 80084ee:	6878      	ldr	r0, [r7, #4]
 80084f0:	4798      	blx	r3
 80084f2:	4603      	mov	r3, r0
 80084f4:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80084f6:	e004      	b.n	8008502 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80084f8:	2303      	movs	r3, #3
 80084fa:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80084fc:	e001      	b.n	8008502 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80084fe:	2303      	movs	r3, #3
 8008500:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008502:	683b      	ldr	r3, [r7, #0]
 8008504:	88db      	ldrh	r3, [r3, #6]
 8008506:	2b00      	cmp	r3, #0
 8008508:	d110      	bne.n	800852c <USBD_StdItfReq+0xc0>
 800850a:	7bfb      	ldrb	r3, [r7, #15]
 800850c:	2b00      	cmp	r3, #0
 800850e:	d10d      	bne.n	800852c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8008510:	6878      	ldr	r0, [r7, #4]
 8008512:	f000 fddc 	bl	80090ce <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008516:	e009      	b.n	800852c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8008518:	6839      	ldr	r1, [r7, #0]
 800851a:	6878      	ldr	r0, [r7, #4]
 800851c:	f000 fcf9 	bl	8008f12 <USBD_CtlError>
          break;
 8008520:	e004      	b.n	800852c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8008522:	6839      	ldr	r1, [r7, #0]
 8008524:	6878      	ldr	r0, [r7, #4]
 8008526:	f000 fcf4 	bl	8008f12 <USBD_CtlError>
          break;
 800852a:	e000      	b.n	800852e <USBD_StdItfReq+0xc2>
          break;
 800852c:	bf00      	nop
      }
      break;
 800852e:	e004      	b.n	800853a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8008530:	6839      	ldr	r1, [r7, #0]
 8008532:	6878      	ldr	r0, [r7, #4]
 8008534:	f000 fced 	bl	8008f12 <USBD_CtlError>
      break;
 8008538:	bf00      	nop
  }

  return ret;
 800853a:	7bfb      	ldrb	r3, [r7, #15]
}
 800853c:	4618      	mov	r0, r3
 800853e:	3710      	adds	r7, #16
 8008540:	46bd      	mov	sp, r7
 8008542:	bd80      	pop	{r7, pc}

08008544 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008544:	b580      	push	{r7, lr}
 8008546:	b084      	sub	sp, #16
 8008548:	af00      	add	r7, sp, #0
 800854a:	6078      	str	r0, [r7, #4]
 800854c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800854e:	2300      	movs	r3, #0
 8008550:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8008552:	683b      	ldr	r3, [r7, #0]
 8008554:	889b      	ldrh	r3, [r3, #4]
 8008556:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008558:	683b      	ldr	r3, [r7, #0]
 800855a:	781b      	ldrb	r3, [r3, #0]
 800855c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008560:	2b40      	cmp	r3, #64	@ 0x40
 8008562:	d007      	beq.n	8008574 <USBD_StdEPReq+0x30>
 8008564:	2b40      	cmp	r3, #64	@ 0x40
 8008566:	f200 8181 	bhi.w	800886c <USBD_StdEPReq+0x328>
 800856a:	2b00      	cmp	r3, #0
 800856c:	d02a      	beq.n	80085c4 <USBD_StdEPReq+0x80>
 800856e:	2b20      	cmp	r3, #32
 8008570:	f040 817c 	bne.w	800886c <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8008574:	7bbb      	ldrb	r3, [r7, #14]
 8008576:	4619      	mov	r1, r3
 8008578:	6878      	ldr	r0, [r7, #4]
 800857a:	f7ff fe84 	bl	8008286 <USBD_CoreFindEP>
 800857e:	4603      	mov	r3, r0
 8008580:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008582:	7b7b      	ldrb	r3, [r7, #13]
 8008584:	2bff      	cmp	r3, #255	@ 0xff
 8008586:	f000 8176 	beq.w	8008876 <USBD_StdEPReq+0x332>
 800858a:	7b7b      	ldrb	r3, [r7, #13]
 800858c:	2b00      	cmp	r3, #0
 800858e:	f040 8172 	bne.w	8008876 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 8008592:	7b7a      	ldrb	r2, [r7, #13]
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800859a:	7b7a      	ldrb	r2, [r7, #13]
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	32ae      	adds	r2, #174	@ 0xae
 80085a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80085a4:	689b      	ldr	r3, [r3, #8]
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	f000 8165 	beq.w	8008876 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 80085ac:	7b7a      	ldrb	r2, [r7, #13]
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	32ae      	adds	r2, #174	@ 0xae
 80085b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80085b6:	689b      	ldr	r3, [r3, #8]
 80085b8:	6839      	ldr	r1, [r7, #0]
 80085ba:	6878      	ldr	r0, [r7, #4]
 80085bc:	4798      	blx	r3
 80085be:	4603      	mov	r3, r0
 80085c0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80085c2:	e158      	b.n	8008876 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80085c4:	683b      	ldr	r3, [r7, #0]
 80085c6:	785b      	ldrb	r3, [r3, #1]
 80085c8:	2b03      	cmp	r3, #3
 80085ca:	d008      	beq.n	80085de <USBD_StdEPReq+0x9a>
 80085cc:	2b03      	cmp	r3, #3
 80085ce:	f300 8147 	bgt.w	8008860 <USBD_StdEPReq+0x31c>
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	f000 809b 	beq.w	800870e <USBD_StdEPReq+0x1ca>
 80085d8:	2b01      	cmp	r3, #1
 80085da:	d03c      	beq.n	8008656 <USBD_StdEPReq+0x112>
 80085dc:	e140      	b.n	8008860 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80085e4:	b2db      	uxtb	r3, r3
 80085e6:	2b02      	cmp	r3, #2
 80085e8:	d002      	beq.n	80085f0 <USBD_StdEPReq+0xac>
 80085ea:	2b03      	cmp	r3, #3
 80085ec:	d016      	beq.n	800861c <USBD_StdEPReq+0xd8>
 80085ee:	e02c      	b.n	800864a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80085f0:	7bbb      	ldrb	r3, [r7, #14]
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d00d      	beq.n	8008612 <USBD_StdEPReq+0xce>
 80085f6:	7bbb      	ldrb	r3, [r7, #14]
 80085f8:	2b80      	cmp	r3, #128	@ 0x80
 80085fa:	d00a      	beq.n	8008612 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80085fc:	7bbb      	ldrb	r3, [r7, #14]
 80085fe:	4619      	mov	r1, r3
 8008600:	6878      	ldr	r0, [r7, #4]
 8008602:	f001 f995 	bl	8009930 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008606:	2180      	movs	r1, #128	@ 0x80
 8008608:	6878      	ldr	r0, [r7, #4]
 800860a:	f001 f991 	bl	8009930 <USBD_LL_StallEP>
 800860e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008610:	e020      	b.n	8008654 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8008612:	6839      	ldr	r1, [r7, #0]
 8008614:	6878      	ldr	r0, [r7, #4]
 8008616:	f000 fc7c 	bl	8008f12 <USBD_CtlError>
              break;
 800861a:	e01b      	b.n	8008654 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800861c:	683b      	ldr	r3, [r7, #0]
 800861e:	885b      	ldrh	r3, [r3, #2]
 8008620:	2b00      	cmp	r3, #0
 8008622:	d10e      	bne.n	8008642 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008624:	7bbb      	ldrb	r3, [r7, #14]
 8008626:	2b00      	cmp	r3, #0
 8008628:	d00b      	beq.n	8008642 <USBD_StdEPReq+0xfe>
 800862a:	7bbb      	ldrb	r3, [r7, #14]
 800862c:	2b80      	cmp	r3, #128	@ 0x80
 800862e:	d008      	beq.n	8008642 <USBD_StdEPReq+0xfe>
 8008630:	683b      	ldr	r3, [r7, #0]
 8008632:	88db      	ldrh	r3, [r3, #6]
 8008634:	2b00      	cmp	r3, #0
 8008636:	d104      	bne.n	8008642 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8008638:	7bbb      	ldrb	r3, [r7, #14]
 800863a:	4619      	mov	r1, r3
 800863c:	6878      	ldr	r0, [r7, #4]
 800863e:	f001 f977 	bl	8009930 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8008642:	6878      	ldr	r0, [r7, #4]
 8008644:	f000 fd43 	bl	80090ce <USBD_CtlSendStatus>

              break;
 8008648:	e004      	b.n	8008654 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800864a:	6839      	ldr	r1, [r7, #0]
 800864c:	6878      	ldr	r0, [r7, #4]
 800864e:	f000 fc60 	bl	8008f12 <USBD_CtlError>
              break;
 8008652:	bf00      	nop
          }
          break;
 8008654:	e109      	b.n	800886a <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800865c:	b2db      	uxtb	r3, r3
 800865e:	2b02      	cmp	r3, #2
 8008660:	d002      	beq.n	8008668 <USBD_StdEPReq+0x124>
 8008662:	2b03      	cmp	r3, #3
 8008664:	d016      	beq.n	8008694 <USBD_StdEPReq+0x150>
 8008666:	e04b      	b.n	8008700 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008668:	7bbb      	ldrb	r3, [r7, #14]
 800866a:	2b00      	cmp	r3, #0
 800866c:	d00d      	beq.n	800868a <USBD_StdEPReq+0x146>
 800866e:	7bbb      	ldrb	r3, [r7, #14]
 8008670:	2b80      	cmp	r3, #128	@ 0x80
 8008672:	d00a      	beq.n	800868a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008674:	7bbb      	ldrb	r3, [r7, #14]
 8008676:	4619      	mov	r1, r3
 8008678:	6878      	ldr	r0, [r7, #4]
 800867a:	f001 f959 	bl	8009930 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800867e:	2180      	movs	r1, #128	@ 0x80
 8008680:	6878      	ldr	r0, [r7, #4]
 8008682:	f001 f955 	bl	8009930 <USBD_LL_StallEP>
 8008686:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008688:	e040      	b.n	800870c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800868a:	6839      	ldr	r1, [r7, #0]
 800868c:	6878      	ldr	r0, [r7, #4]
 800868e:	f000 fc40 	bl	8008f12 <USBD_CtlError>
              break;
 8008692:	e03b      	b.n	800870c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008694:	683b      	ldr	r3, [r7, #0]
 8008696:	885b      	ldrh	r3, [r3, #2]
 8008698:	2b00      	cmp	r3, #0
 800869a:	d136      	bne.n	800870a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800869c:	7bbb      	ldrb	r3, [r7, #14]
 800869e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d004      	beq.n	80086b0 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80086a6:	7bbb      	ldrb	r3, [r7, #14]
 80086a8:	4619      	mov	r1, r3
 80086aa:	6878      	ldr	r0, [r7, #4]
 80086ac:	f001 f95f 	bl	800996e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80086b0:	6878      	ldr	r0, [r7, #4]
 80086b2:	f000 fd0c 	bl	80090ce <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80086b6:	7bbb      	ldrb	r3, [r7, #14]
 80086b8:	4619      	mov	r1, r3
 80086ba:	6878      	ldr	r0, [r7, #4]
 80086bc:	f7ff fde3 	bl	8008286 <USBD_CoreFindEP>
 80086c0:	4603      	mov	r3, r0
 80086c2:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80086c4:	7b7b      	ldrb	r3, [r7, #13]
 80086c6:	2bff      	cmp	r3, #255	@ 0xff
 80086c8:	d01f      	beq.n	800870a <USBD_StdEPReq+0x1c6>
 80086ca:	7b7b      	ldrb	r3, [r7, #13]
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d11c      	bne.n	800870a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 80086d0:	7b7a      	ldrb	r2, [r7, #13]
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 80086d8:	7b7a      	ldrb	r2, [r7, #13]
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	32ae      	adds	r2, #174	@ 0xae
 80086de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80086e2:	689b      	ldr	r3, [r3, #8]
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d010      	beq.n	800870a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80086e8:	7b7a      	ldrb	r2, [r7, #13]
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	32ae      	adds	r2, #174	@ 0xae
 80086ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80086f2:	689b      	ldr	r3, [r3, #8]
 80086f4:	6839      	ldr	r1, [r7, #0]
 80086f6:	6878      	ldr	r0, [r7, #4]
 80086f8:	4798      	blx	r3
 80086fa:	4603      	mov	r3, r0
 80086fc:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 80086fe:	e004      	b.n	800870a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8008700:	6839      	ldr	r1, [r7, #0]
 8008702:	6878      	ldr	r0, [r7, #4]
 8008704:	f000 fc05 	bl	8008f12 <USBD_CtlError>
              break;
 8008708:	e000      	b.n	800870c <USBD_StdEPReq+0x1c8>
              break;
 800870a:	bf00      	nop
          }
          break;
 800870c:	e0ad      	b.n	800886a <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008714:	b2db      	uxtb	r3, r3
 8008716:	2b02      	cmp	r3, #2
 8008718:	d002      	beq.n	8008720 <USBD_StdEPReq+0x1dc>
 800871a:	2b03      	cmp	r3, #3
 800871c:	d033      	beq.n	8008786 <USBD_StdEPReq+0x242>
 800871e:	e099      	b.n	8008854 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008720:	7bbb      	ldrb	r3, [r7, #14]
 8008722:	2b00      	cmp	r3, #0
 8008724:	d007      	beq.n	8008736 <USBD_StdEPReq+0x1f2>
 8008726:	7bbb      	ldrb	r3, [r7, #14]
 8008728:	2b80      	cmp	r3, #128	@ 0x80
 800872a:	d004      	beq.n	8008736 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800872c:	6839      	ldr	r1, [r7, #0]
 800872e:	6878      	ldr	r0, [r7, #4]
 8008730:	f000 fbef 	bl	8008f12 <USBD_CtlError>
                break;
 8008734:	e093      	b.n	800885e <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008736:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800873a:	2b00      	cmp	r3, #0
 800873c:	da0b      	bge.n	8008756 <USBD_StdEPReq+0x212>
 800873e:	7bbb      	ldrb	r3, [r7, #14]
 8008740:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008744:	4613      	mov	r3, r2
 8008746:	009b      	lsls	r3, r3, #2
 8008748:	4413      	add	r3, r2
 800874a:	009b      	lsls	r3, r3, #2
 800874c:	3310      	adds	r3, #16
 800874e:	687a      	ldr	r2, [r7, #4]
 8008750:	4413      	add	r3, r2
 8008752:	3304      	adds	r3, #4
 8008754:	e00b      	b.n	800876e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008756:	7bbb      	ldrb	r3, [r7, #14]
 8008758:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800875c:	4613      	mov	r3, r2
 800875e:	009b      	lsls	r3, r3, #2
 8008760:	4413      	add	r3, r2
 8008762:	009b      	lsls	r3, r3, #2
 8008764:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008768:	687a      	ldr	r2, [r7, #4]
 800876a:	4413      	add	r3, r2
 800876c:	3304      	adds	r3, #4
 800876e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008770:	68bb      	ldr	r3, [r7, #8]
 8008772:	2200      	movs	r2, #0
 8008774:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008776:	68bb      	ldr	r3, [r7, #8]
 8008778:	330e      	adds	r3, #14
 800877a:	2202      	movs	r2, #2
 800877c:	4619      	mov	r1, r3
 800877e:	6878      	ldr	r0, [r7, #4]
 8008780:	f000 fc44 	bl	800900c <USBD_CtlSendData>
              break;
 8008784:	e06b      	b.n	800885e <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008786:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800878a:	2b00      	cmp	r3, #0
 800878c:	da11      	bge.n	80087b2 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800878e:	7bbb      	ldrb	r3, [r7, #14]
 8008790:	f003 020f 	and.w	r2, r3, #15
 8008794:	6879      	ldr	r1, [r7, #4]
 8008796:	4613      	mov	r3, r2
 8008798:	009b      	lsls	r3, r3, #2
 800879a:	4413      	add	r3, r2
 800879c:	009b      	lsls	r3, r3, #2
 800879e:	440b      	add	r3, r1
 80087a0:	3323      	adds	r3, #35	@ 0x23
 80087a2:	781b      	ldrb	r3, [r3, #0]
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d117      	bne.n	80087d8 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 80087a8:	6839      	ldr	r1, [r7, #0]
 80087aa:	6878      	ldr	r0, [r7, #4]
 80087ac:	f000 fbb1 	bl	8008f12 <USBD_CtlError>
                  break;
 80087b0:	e055      	b.n	800885e <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80087b2:	7bbb      	ldrb	r3, [r7, #14]
 80087b4:	f003 020f 	and.w	r2, r3, #15
 80087b8:	6879      	ldr	r1, [r7, #4]
 80087ba:	4613      	mov	r3, r2
 80087bc:	009b      	lsls	r3, r3, #2
 80087be:	4413      	add	r3, r2
 80087c0:	009b      	lsls	r3, r3, #2
 80087c2:	440b      	add	r3, r1
 80087c4:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80087c8:	781b      	ldrb	r3, [r3, #0]
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d104      	bne.n	80087d8 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 80087ce:	6839      	ldr	r1, [r7, #0]
 80087d0:	6878      	ldr	r0, [r7, #4]
 80087d2:	f000 fb9e 	bl	8008f12 <USBD_CtlError>
                  break;
 80087d6:	e042      	b.n	800885e <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80087d8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80087dc:	2b00      	cmp	r3, #0
 80087de:	da0b      	bge.n	80087f8 <USBD_StdEPReq+0x2b4>
 80087e0:	7bbb      	ldrb	r3, [r7, #14]
 80087e2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80087e6:	4613      	mov	r3, r2
 80087e8:	009b      	lsls	r3, r3, #2
 80087ea:	4413      	add	r3, r2
 80087ec:	009b      	lsls	r3, r3, #2
 80087ee:	3310      	adds	r3, #16
 80087f0:	687a      	ldr	r2, [r7, #4]
 80087f2:	4413      	add	r3, r2
 80087f4:	3304      	adds	r3, #4
 80087f6:	e00b      	b.n	8008810 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80087f8:	7bbb      	ldrb	r3, [r7, #14]
 80087fa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80087fe:	4613      	mov	r3, r2
 8008800:	009b      	lsls	r3, r3, #2
 8008802:	4413      	add	r3, r2
 8008804:	009b      	lsls	r3, r3, #2
 8008806:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800880a:	687a      	ldr	r2, [r7, #4]
 800880c:	4413      	add	r3, r2
 800880e:	3304      	adds	r3, #4
 8008810:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008812:	7bbb      	ldrb	r3, [r7, #14]
 8008814:	2b00      	cmp	r3, #0
 8008816:	d002      	beq.n	800881e <USBD_StdEPReq+0x2da>
 8008818:	7bbb      	ldrb	r3, [r7, #14]
 800881a:	2b80      	cmp	r3, #128	@ 0x80
 800881c:	d103      	bne.n	8008826 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800881e:	68bb      	ldr	r3, [r7, #8]
 8008820:	2200      	movs	r2, #0
 8008822:	739a      	strb	r2, [r3, #14]
 8008824:	e00e      	b.n	8008844 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8008826:	7bbb      	ldrb	r3, [r7, #14]
 8008828:	4619      	mov	r1, r3
 800882a:	6878      	ldr	r0, [r7, #4]
 800882c:	f001 f8be 	bl	80099ac <USBD_LL_IsStallEP>
 8008830:	4603      	mov	r3, r0
 8008832:	2b00      	cmp	r3, #0
 8008834:	d003      	beq.n	800883e <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 8008836:	68bb      	ldr	r3, [r7, #8]
 8008838:	2201      	movs	r2, #1
 800883a:	739a      	strb	r2, [r3, #14]
 800883c:	e002      	b.n	8008844 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800883e:	68bb      	ldr	r3, [r7, #8]
 8008840:	2200      	movs	r2, #0
 8008842:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008844:	68bb      	ldr	r3, [r7, #8]
 8008846:	330e      	adds	r3, #14
 8008848:	2202      	movs	r2, #2
 800884a:	4619      	mov	r1, r3
 800884c:	6878      	ldr	r0, [r7, #4]
 800884e:	f000 fbdd 	bl	800900c <USBD_CtlSendData>
              break;
 8008852:	e004      	b.n	800885e <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8008854:	6839      	ldr	r1, [r7, #0]
 8008856:	6878      	ldr	r0, [r7, #4]
 8008858:	f000 fb5b 	bl	8008f12 <USBD_CtlError>
              break;
 800885c:	bf00      	nop
          }
          break;
 800885e:	e004      	b.n	800886a <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 8008860:	6839      	ldr	r1, [r7, #0]
 8008862:	6878      	ldr	r0, [r7, #4]
 8008864:	f000 fb55 	bl	8008f12 <USBD_CtlError>
          break;
 8008868:	bf00      	nop
      }
      break;
 800886a:	e005      	b.n	8008878 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800886c:	6839      	ldr	r1, [r7, #0]
 800886e:	6878      	ldr	r0, [r7, #4]
 8008870:	f000 fb4f 	bl	8008f12 <USBD_CtlError>
      break;
 8008874:	e000      	b.n	8008878 <USBD_StdEPReq+0x334>
      break;
 8008876:	bf00      	nop
  }

  return ret;
 8008878:	7bfb      	ldrb	r3, [r7, #15]
}
 800887a:	4618      	mov	r0, r3
 800887c:	3710      	adds	r7, #16
 800887e:	46bd      	mov	sp, r7
 8008880:	bd80      	pop	{r7, pc}
	...

08008884 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008884:	b580      	push	{r7, lr}
 8008886:	b084      	sub	sp, #16
 8008888:	af00      	add	r7, sp, #0
 800888a:	6078      	str	r0, [r7, #4]
 800888c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800888e:	2300      	movs	r3, #0
 8008890:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008892:	2300      	movs	r3, #0
 8008894:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008896:	2300      	movs	r3, #0
 8008898:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800889a:	683b      	ldr	r3, [r7, #0]
 800889c:	885b      	ldrh	r3, [r3, #2]
 800889e:	0a1b      	lsrs	r3, r3, #8
 80088a0:	b29b      	uxth	r3, r3
 80088a2:	3b01      	subs	r3, #1
 80088a4:	2b06      	cmp	r3, #6
 80088a6:	f200 8128 	bhi.w	8008afa <USBD_GetDescriptor+0x276>
 80088aa:	a201      	add	r2, pc, #4	@ (adr r2, 80088b0 <USBD_GetDescriptor+0x2c>)
 80088ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088b0:	080088cd 	.word	0x080088cd
 80088b4:	080088e5 	.word	0x080088e5
 80088b8:	08008925 	.word	0x08008925
 80088bc:	08008afb 	.word	0x08008afb
 80088c0:	08008afb 	.word	0x08008afb
 80088c4:	08008a9b 	.word	0x08008a9b
 80088c8:	08008ac7 	.word	0x08008ac7
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	687a      	ldr	r2, [r7, #4]
 80088d6:	7c12      	ldrb	r2, [r2, #16]
 80088d8:	f107 0108 	add.w	r1, r7, #8
 80088dc:	4610      	mov	r0, r2
 80088de:	4798      	blx	r3
 80088e0:	60f8      	str	r0, [r7, #12]
      break;
 80088e2:	e112      	b.n	8008b0a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	7c1b      	ldrb	r3, [r3, #16]
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d10d      	bne.n	8008908 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80088f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088f4:	f107 0208 	add.w	r2, r7, #8
 80088f8:	4610      	mov	r0, r2
 80088fa:	4798      	blx	r3
 80088fc:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	3301      	adds	r3, #1
 8008902:	2202      	movs	r2, #2
 8008904:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008906:	e100      	b.n	8008b0a <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800890e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008910:	f107 0208 	add.w	r2, r7, #8
 8008914:	4610      	mov	r0, r2
 8008916:	4798      	blx	r3
 8008918:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	3301      	adds	r3, #1
 800891e:	2202      	movs	r2, #2
 8008920:	701a      	strb	r2, [r3, #0]
      break;
 8008922:	e0f2      	b.n	8008b0a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008924:	683b      	ldr	r3, [r7, #0]
 8008926:	885b      	ldrh	r3, [r3, #2]
 8008928:	b2db      	uxtb	r3, r3
 800892a:	2b05      	cmp	r3, #5
 800892c:	f200 80ac 	bhi.w	8008a88 <USBD_GetDescriptor+0x204>
 8008930:	a201      	add	r2, pc, #4	@ (adr r2, 8008938 <USBD_GetDescriptor+0xb4>)
 8008932:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008936:	bf00      	nop
 8008938:	08008951 	.word	0x08008951
 800893c:	08008985 	.word	0x08008985
 8008940:	080089b9 	.word	0x080089b9
 8008944:	080089ed 	.word	0x080089ed
 8008948:	08008a21 	.word	0x08008a21
 800894c:	08008a55 	.word	0x08008a55
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008956:	685b      	ldr	r3, [r3, #4]
 8008958:	2b00      	cmp	r3, #0
 800895a:	d00b      	beq.n	8008974 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008962:	685b      	ldr	r3, [r3, #4]
 8008964:	687a      	ldr	r2, [r7, #4]
 8008966:	7c12      	ldrb	r2, [r2, #16]
 8008968:	f107 0108 	add.w	r1, r7, #8
 800896c:	4610      	mov	r0, r2
 800896e:	4798      	blx	r3
 8008970:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008972:	e091      	b.n	8008a98 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008974:	6839      	ldr	r1, [r7, #0]
 8008976:	6878      	ldr	r0, [r7, #4]
 8008978:	f000 facb 	bl	8008f12 <USBD_CtlError>
            err++;
 800897c:	7afb      	ldrb	r3, [r7, #11]
 800897e:	3301      	adds	r3, #1
 8008980:	72fb      	strb	r3, [r7, #11]
          break;
 8008982:	e089      	b.n	8008a98 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800898a:	689b      	ldr	r3, [r3, #8]
 800898c:	2b00      	cmp	r3, #0
 800898e:	d00b      	beq.n	80089a8 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008996:	689b      	ldr	r3, [r3, #8]
 8008998:	687a      	ldr	r2, [r7, #4]
 800899a:	7c12      	ldrb	r2, [r2, #16]
 800899c:	f107 0108 	add.w	r1, r7, #8
 80089a0:	4610      	mov	r0, r2
 80089a2:	4798      	blx	r3
 80089a4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80089a6:	e077      	b.n	8008a98 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80089a8:	6839      	ldr	r1, [r7, #0]
 80089aa:	6878      	ldr	r0, [r7, #4]
 80089ac:	f000 fab1 	bl	8008f12 <USBD_CtlError>
            err++;
 80089b0:	7afb      	ldrb	r3, [r7, #11]
 80089b2:	3301      	adds	r3, #1
 80089b4:	72fb      	strb	r3, [r7, #11]
          break;
 80089b6:	e06f      	b.n	8008a98 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80089be:	68db      	ldr	r3, [r3, #12]
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d00b      	beq.n	80089dc <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80089ca:	68db      	ldr	r3, [r3, #12]
 80089cc:	687a      	ldr	r2, [r7, #4]
 80089ce:	7c12      	ldrb	r2, [r2, #16]
 80089d0:	f107 0108 	add.w	r1, r7, #8
 80089d4:	4610      	mov	r0, r2
 80089d6:	4798      	blx	r3
 80089d8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80089da:	e05d      	b.n	8008a98 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80089dc:	6839      	ldr	r1, [r7, #0]
 80089de:	6878      	ldr	r0, [r7, #4]
 80089e0:	f000 fa97 	bl	8008f12 <USBD_CtlError>
            err++;
 80089e4:	7afb      	ldrb	r3, [r7, #11]
 80089e6:	3301      	adds	r3, #1
 80089e8:	72fb      	strb	r3, [r7, #11]
          break;
 80089ea:	e055      	b.n	8008a98 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80089f2:	691b      	ldr	r3, [r3, #16]
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d00b      	beq.n	8008a10 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80089fe:	691b      	ldr	r3, [r3, #16]
 8008a00:	687a      	ldr	r2, [r7, #4]
 8008a02:	7c12      	ldrb	r2, [r2, #16]
 8008a04:	f107 0108 	add.w	r1, r7, #8
 8008a08:	4610      	mov	r0, r2
 8008a0a:	4798      	blx	r3
 8008a0c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008a0e:	e043      	b.n	8008a98 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008a10:	6839      	ldr	r1, [r7, #0]
 8008a12:	6878      	ldr	r0, [r7, #4]
 8008a14:	f000 fa7d 	bl	8008f12 <USBD_CtlError>
            err++;
 8008a18:	7afb      	ldrb	r3, [r7, #11]
 8008a1a:	3301      	adds	r3, #1
 8008a1c:	72fb      	strb	r3, [r7, #11]
          break;
 8008a1e:	e03b      	b.n	8008a98 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008a26:	695b      	ldr	r3, [r3, #20]
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d00b      	beq.n	8008a44 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008a32:	695b      	ldr	r3, [r3, #20]
 8008a34:	687a      	ldr	r2, [r7, #4]
 8008a36:	7c12      	ldrb	r2, [r2, #16]
 8008a38:	f107 0108 	add.w	r1, r7, #8
 8008a3c:	4610      	mov	r0, r2
 8008a3e:	4798      	blx	r3
 8008a40:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008a42:	e029      	b.n	8008a98 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008a44:	6839      	ldr	r1, [r7, #0]
 8008a46:	6878      	ldr	r0, [r7, #4]
 8008a48:	f000 fa63 	bl	8008f12 <USBD_CtlError>
            err++;
 8008a4c:	7afb      	ldrb	r3, [r7, #11]
 8008a4e:	3301      	adds	r3, #1
 8008a50:	72fb      	strb	r3, [r7, #11]
          break;
 8008a52:	e021      	b.n	8008a98 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008a5a:	699b      	ldr	r3, [r3, #24]
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d00b      	beq.n	8008a78 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008a66:	699b      	ldr	r3, [r3, #24]
 8008a68:	687a      	ldr	r2, [r7, #4]
 8008a6a:	7c12      	ldrb	r2, [r2, #16]
 8008a6c:	f107 0108 	add.w	r1, r7, #8
 8008a70:	4610      	mov	r0, r2
 8008a72:	4798      	blx	r3
 8008a74:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008a76:	e00f      	b.n	8008a98 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008a78:	6839      	ldr	r1, [r7, #0]
 8008a7a:	6878      	ldr	r0, [r7, #4]
 8008a7c:	f000 fa49 	bl	8008f12 <USBD_CtlError>
            err++;
 8008a80:	7afb      	ldrb	r3, [r7, #11]
 8008a82:	3301      	adds	r3, #1
 8008a84:	72fb      	strb	r3, [r7, #11]
          break;
 8008a86:	e007      	b.n	8008a98 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8008a88:	6839      	ldr	r1, [r7, #0]
 8008a8a:	6878      	ldr	r0, [r7, #4]
 8008a8c:	f000 fa41 	bl	8008f12 <USBD_CtlError>
          err++;
 8008a90:	7afb      	ldrb	r3, [r7, #11]
 8008a92:	3301      	adds	r3, #1
 8008a94:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8008a96:	bf00      	nop
      }
      break;
 8008a98:	e037      	b.n	8008b0a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	7c1b      	ldrb	r3, [r3, #16]
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d109      	bne.n	8008ab6 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008aa8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008aaa:	f107 0208 	add.w	r2, r7, #8
 8008aae:	4610      	mov	r0, r2
 8008ab0:	4798      	blx	r3
 8008ab2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008ab4:	e029      	b.n	8008b0a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008ab6:	6839      	ldr	r1, [r7, #0]
 8008ab8:	6878      	ldr	r0, [r7, #4]
 8008aba:	f000 fa2a 	bl	8008f12 <USBD_CtlError>
        err++;
 8008abe:	7afb      	ldrb	r3, [r7, #11]
 8008ac0:	3301      	adds	r3, #1
 8008ac2:	72fb      	strb	r3, [r7, #11]
      break;
 8008ac4:	e021      	b.n	8008b0a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	7c1b      	ldrb	r3, [r3, #16]
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d10d      	bne.n	8008aea <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008ad4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ad6:	f107 0208 	add.w	r2, r7, #8
 8008ada:	4610      	mov	r0, r2
 8008adc:	4798      	blx	r3
 8008ade:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	3301      	adds	r3, #1
 8008ae4:	2207      	movs	r2, #7
 8008ae6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008ae8:	e00f      	b.n	8008b0a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008aea:	6839      	ldr	r1, [r7, #0]
 8008aec:	6878      	ldr	r0, [r7, #4]
 8008aee:	f000 fa10 	bl	8008f12 <USBD_CtlError>
        err++;
 8008af2:	7afb      	ldrb	r3, [r7, #11]
 8008af4:	3301      	adds	r3, #1
 8008af6:	72fb      	strb	r3, [r7, #11]
      break;
 8008af8:	e007      	b.n	8008b0a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8008afa:	6839      	ldr	r1, [r7, #0]
 8008afc:	6878      	ldr	r0, [r7, #4]
 8008afe:	f000 fa08 	bl	8008f12 <USBD_CtlError>
      err++;
 8008b02:	7afb      	ldrb	r3, [r7, #11]
 8008b04:	3301      	adds	r3, #1
 8008b06:	72fb      	strb	r3, [r7, #11]
      break;
 8008b08:	bf00      	nop
  }

  if (err != 0U)
 8008b0a:	7afb      	ldrb	r3, [r7, #11]
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d11e      	bne.n	8008b4e <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8008b10:	683b      	ldr	r3, [r7, #0]
 8008b12:	88db      	ldrh	r3, [r3, #6]
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d016      	beq.n	8008b46 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8008b18:	893b      	ldrh	r3, [r7, #8]
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d00e      	beq.n	8008b3c <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8008b1e:	683b      	ldr	r3, [r7, #0]
 8008b20:	88da      	ldrh	r2, [r3, #6]
 8008b22:	893b      	ldrh	r3, [r7, #8]
 8008b24:	4293      	cmp	r3, r2
 8008b26:	bf28      	it	cs
 8008b28:	4613      	movcs	r3, r2
 8008b2a:	b29b      	uxth	r3, r3
 8008b2c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008b2e:	893b      	ldrh	r3, [r7, #8]
 8008b30:	461a      	mov	r2, r3
 8008b32:	68f9      	ldr	r1, [r7, #12]
 8008b34:	6878      	ldr	r0, [r7, #4]
 8008b36:	f000 fa69 	bl	800900c <USBD_CtlSendData>
 8008b3a:	e009      	b.n	8008b50 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8008b3c:	6839      	ldr	r1, [r7, #0]
 8008b3e:	6878      	ldr	r0, [r7, #4]
 8008b40:	f000 f9e7 	bl	8008f12 <USBD_CtlError>
 8008b44:	e004      	b.n	8008b50 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8008b46:	6878      	ldr	r0, [r7, #4]
 8008b48:	f000 fac1 	bl	80090ce <USBD_CtlSendStatus>
 8008b4c:	e000      	b.n	8008b50 <USBD_GetDescriptor+0x2cc>
    return;
 8008b4e:	bf00      	nop
  }
}
 8008b50:	3710      	adds	r7, #16
 8008b52:	46bd      	mov	sp, r7
 8008b54:	bd80      	pop	{r7, pc}
 8008b56:	bf00      	nop

08008b58 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008b58:	b580      	push	{r7, lr}
 8008b5a:	b084      	sub	sp, #16
 8008b5c:	af00      	add	r7, sp, #0
 8008b5e:	6078      	str	r0, [r7, #4]
 8008b60:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008b62:	683b      	ldr	r3, [r7, #0]
 8008b64:	889b      	ldrh	r3, [r3, #4]
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d131      	bne.n	8008bce <USBD_SetAddress+0x76>
 8008b6a:	683b      	ldr	r3, [r7, #0]
 8008b6c:	88db      	ldrh	r3, [r3, #6]
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d12d      	bne.n	8008bce <USBD_SetAddress+0x76>
 8008b72:	683b      	ldr	r3, [r7, #0]
 8008b74:	885b      	ldrh	r3, [r3, #2]
 8008b76:	2b7f      	cmp	r3, #127	@ 0x7f
 8008b78:	d829      	bhi.n	8008bce <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008b7a:	683b      	ldr	r3, [r7, #0]
 8008b7c:	885b      	ldrh	r3, [r3, #2]
 8008b7e:	b2db      	uxtb	r3, r3
 8008b80:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008b84:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b8c:	b2db      	uxtb	r3, r3
 8008b8e:	2b03      	cmp	r3, #3
 8008b90:	d104      	bne.n	8008b9c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8008b92:	6839      	ldr	r1, [r7, #0]
 8008b94:	6878      	ldr	r0, [r7, #4]
 8008b96:	f000 f9bc 	bl	8008f12 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b9a:	e01d      	b.n	8008bd8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	7bfa      	ldrb	r2, [r7, #15]
 8008ba0:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008ba4:	7bfb      	ldrb	r3, [r7, #15]
 8008ba6:	4619      	mov	r1, r3
 8008ba8:	6878      	ldr	r0, [r7, #4]
 8008baa:	f000 ff2b 	bl	8009a04 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8008bae:	6878      	ldr	r0, [r7, #4]
 8008bb0:	f000 fa8d 	bl	80090ce <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008bb4:	7bfb      	ldrb	r3, [r7, #15]
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d004      	beq.n	8008bc4 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	2202      	movs	r2, #2
 8008bbe:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008bc2:	e009      	b.n	8008bd8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	2201      	movs	r2, #1
 8008bc8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008bcc:	e004      	b.n	8008bd8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008bce:	6839      	ldr	r1, [r7, #0]
 8008bd0:	6878      	ldr	r0, [r7, #4]
 8008bd2:	f000 f99e 	bl	8008f12 <USBD_CtlError>
  }
}
 8008bd6:	bf00      	nop
 8008bd8:	bf00      	nop
 8008bda:	3710      	adds	r7, #16
 8008bdc:	46bd      	mov	sp, r7
 8008bde:	bd80      	pop	{r7, pc}

08008be0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008be0:	b580      	push	{r7, lr}
 8008be2:	b084      	sub	sp, #16
 8008be4:	af00      	add	r7, sp, #0
 8008be6:	6078      	str	r0, [r7, #4]
 8008be8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008bea:	2300      	movs	r3, #0
 8008bec:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008bee:	683b      	ldr	r3, [r7, #0]
 8008bf0:	885b      	ldrh	r3, [r3, #2]
 8008bf2:	b2da      	uxtb	r2, r3
 8008bf4:	4b4e      	ldr	r3, [pc, #312]	@ (8008d30 <USBD_SetConfig+0x150>)
 8008bf6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008bf8:	4b4d      	ldr	r3, [pc, #308]	@ (8008d30 <USBD_SetConfig+0x150>)
 8008bfa:	781b      	ldrb	r3, [r3, #0]
 8008bfc:	2b01      	cmp	r3, #1
 8008bfe:	d905      	bls.n	8008c0c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8008c00:	6839      	ldr	r1, [r7, #0]
 8008c02:	6878      	ldr	r0, [r7, #4]
 8008c04:	f000 f985 	bl	8008f12 <USBD_CtlError>
    return USBD_FAIL;
 8008c08:	2303      	movs	r3, #3
 8008c0a:	e08c      	b.n	8008d26 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008c12:	b2db      	uxtb	r3, r3
 8008c14:	2b02      	cmp	r3, #2
 8008c16:	d002      	beq.n	8008c1e <USBD_SetConfig+0x3e>
 8008c18:	2b03      	cmp	r3, #3
 8008c1a:	d029      	beq.n	8008c70 <USBD_SetConfig+0x90>
 8008c1c:	e075      	b.n	8008d0a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8008c1e:	4b44      	ldr	r3, [pc, #272]	@ (8008d30 <USBD_SetConfig+0x150>)
 8008c20:	781b      	ldrb	r3, [r3, #0]
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d020      	beq.n	8008c68 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8008c26:	4b42      	ldr	r3, [pc, #264]	@ (8008d30 <USBD_SetConfig+0x150>)
 8008c28:	781b      	ldrb	r3, [r3, #0]
 8008c2a:	461a      	mov	r2, r3
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008c30:	4b3f      	ldr	r3, [pc, #252]	@ (8008d30 <USBD_SetConfig+0x150>)
 8008c32:	781b      	ldrb	r3, [r3, #0]
 8008c34:	4619      	mov	r1, r3
 8008c36:	6878      	ldr	r0, [r7, #4]
 8008c38:	f7fe ffcd 	bl	8007bd6 <USBD_SetClassConfig>
 8008c3c:	4603      	mov	r3, r0
 8008c3e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8008c40:	7bfb      	ldrb	r3, [r7, #15]
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d008      	beq.n	8008c58 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8008c46:	6839      	ldr	r1, [r7, #0]
 8008c48:	6878      	ldr	r0, [r7, #4]
 8008c4a:	f000 f962 	bl	8008f12 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	2202      	movs	r2, #2
 8008c52:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008c56:	e065      	b.n	8008d24 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008c58:	6878      	ldr	r0, [r7, #4]
 8008c5a:	f000 fa38 	bl	80090ce <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	2203      	movs	r2, #3
 8008c62:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8008c66:	e05d      	b.n	8008d24 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008c68:	6878      	ldr	r0, [r7, #4]
 8008c6a:	f000 fa30 	bl	80090ce <USBD_CtlSendStatus>
      break;
 8008c6e:	e059      	b.n	8008d24 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8008c70:	4b2f      	ldr	r3, [pc, #188]	@ (8008d30 <USBD_SetConfig+0x150>)
 8008c72:	781b      	ldrb	r3, [r3, #0]
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d112      	bne.n	8008c9e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	2202      	movs	r2, #2
 8008c7c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8008c80:	4b2b      	ldr	r3, [pc, #172]	@ (8008d30 <USBD_SetConfig+0x150>)
 8008c82:	781b      	ldrb	r3, [r3, #0]
 8008c84:	461a      	mov	r2, r3
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008c8a:	4b29      	ldr	r3, [pc, #164]	@ (8008d30 <USBD_SetConfig+0x150>)
 8008c8c:	781b      	ldrb	r3, [r3, #0]
 8008c8e:	4619      	mov	r1, r3
 8008c90:	6878      	ldr	r0, [r7, #4]
 8008c92:	f7fe ffbc 	bl	8007c0e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8008c96:	6878      	ldr	r0, [r7, #4]
 8008c98:	f000 fa19 	bl	80090ce <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008c9c:	e042      	b.n	8008d24 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8008c9e:	4b24      	ldr	r3, [pc, #144]	@ (8008d30 <USBD_SetConfig+0x150>)
 8008ca0:	781b      	ldrb	r3, [r3, #0]
 8008ca2:	461a      	mov	r2, r3
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	685b      	ldr	r3, [r3, #4]
 8008ca8:	429a      	cmp	r2, r3
 8008caa:	d02a      	beq.n	8008d02 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	685b      	ldr	r3, [r3, #4]
 8008cb0:	b2db      	uxtb	r3, r3
 8008cb2:	4619      	mov	r1, r3
 8008cb4:	6878      	ldr	r0, [r7, #4]
 8008cb6:	f7fe ffaa 	bl	8007c0e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8008cba:	4b1d      	ldr	r3, [pc, #116]	@ (8008d30 <USBD_SetConfig+0x150>)
 8008cbc:	781b      	ldrb	r3, [r3, #0]
 8008cbe:	461a      	mov	r2, r3
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008cc4:	4b1a      	ldr	r3, [pc, #104]	@ (8008d30 <USBD_SetConfig+0x150>)
 8008cc6:	781b      	ldrb	r3, [r3, #0]
 8008cc8:	4619      	mov	r1, r3
 8008cca:	6878      	ldr	r0, [r7, #4]
 8008ccc:	f7fe ff83 	bl	8007bd6 <USBD_SetClassConfig>
 8008cd0:	4603      	mov	r3, r0
 8008cd2:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8008cd4:	7bfb      	ldrb	r3, [r7, #15]
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d00f      	beq.n	8008cfa <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8008cda:	6839      	ldr	r1, [r7, #0]
 8008cdc:	6878      	ldr	r0, [r7, #4]
 8008cde:	f000 f918 	bl	8008f12 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	685b      	ldr	r3, [r3, #4]
 8008ce6:	b2db      	uxtb	r3, r3
 8008ce8:	4619      	mov	r1, r3
 8008cea:	6878      	ldr	r0, [r7, #4]
 8008cec:	f7fe ff8f 	bl	8007c0e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	2202      	movs	r2, #2
 8008cf4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8008cf8:	e014      	b.n	8008d24 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008cfa:	6878      	ldr	r0, [r7, #4]
 8008cfc:	f000 f9e7 	bl	80090ce <USBD_CtlSendStatus>
      break;
 8008d00:	e010      	b.n	8008d24 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008d02:	6878      	ldr	r0, [r7, #4]
 8008d04:	f000 f9e3 	bl	80090ce <USBD_CtlSendStatus>
      break;
 8008d08:	e00c      	b.n	8008d24 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8008d0a:	6839      	ldr	r1, [r7, #0]
 8008d0c:	6878      	ldr	r0, [r7, #4]
 8008d0e:	f000 f900 	bl	8008f12 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008d12:	4b07      	ldr	r3, [pc, #28]	@ (8008d30 <USBD_SetConfig+0x150>)
 8008d14:	781b      	ldrb	r3, [r3, #0]
 8008d16:	4619      	mov	r1, r3
 8008d18:	6878      	ldr	r0, [r7, #4]
 8008d1a:	f7fe ff78 	bl	8007c0e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8008d1e:	2303      	movs	r3, #3
 8008d20:	73fb      	strb	r3, [r7, #15]
      break;
 8008d22:	bf00      	nop
  }

  return ret;
 8008d24:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d26:	4618      	mov	r0, r3
 8008d28:	3710      	adds	r7, #16
 8008d2a:	46bd      	mov	sp, r7
 8008d2c:	bd80      	pop	{r7, pc}
 8008d2e:	bf00      	nop
 8008d30:	200004f0 	.word	0x200004f0

08008d34 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008d34:	b580      	push	{r7, lr}
 8008d36:	b082      	sub	sp, #8
 8008d38:	af00      	add	r7, sp, #0
 8008d3a:	6078      	str	r0, [r7, #4]
 8008d3c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008d3e:	683b      	ldr	r3, [r7, #0]
 8008d40:	88db      	ldrh	r3, [r3, #6]
 8008d42:	2b01      	cmp	r3, #1
 8008d44:	d004      	beq.n	8008d50 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008d46:	6839      	ldr	r1, [r7, #0]
 8008d48:	6878      	ldr	r0, [r7, #4]
 8008d4a:	f000 f8e2 	bl	8008f12 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008d4e:	e023      	b.n	8008d98 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008d56:	b2db      	uxtb	r3, r3
 8008d58:	2b02      	cmp	r3, #2
 8008d5a:	dc02      	bgt.n	8008d62 <USBD_GetConfig+0x2e>
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	dc03      	bgt.n	8008d68 <USBD_GetConfig+0x34>
 8008d60:	e015      	b.n	8008d8e <USBD_GetConfig+0x5a>
 8008d62:	2b03      	cmp	r3, #3
 8008d64:	d00b      	beq.n	8008d7e <USBD_GetConfig+0x4a>
 8008d66:	e012      	b.n	8008d8e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	2200      	movs	r2, #0
 8008d6c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	3308      	adds	r3, #8
 8008d72:	2201      	movs	r2, #1
 8008d74:	4619      	mov	r1, r3
 8008d76:	6878      	ldr	r0, [r7, #4]
 8008d78:	f000 f948 	bl	800900c <USBD_CtlSendData>
        break;
 8008d7c:	e00c      	b.n	8008d98 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	3304      	adds	r3, #4
 8008d82:	2201      	movs	r2, #1
 8008d84:	4619      	mov	r1, r3
 8008d86:	6878      	ldr	r0, [r7, #4]
 8008d88:	f000 f940 	bl	800900c <USBD_CtlSendData>
        break;
 8008d8c:	e004      	b.n	8008d98 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8008d8e:	6839      	ldr	r1, [r7, #0]
 8008d90:	6878      	ldr	r0, [r7, #4]
 8008d92:	f000 f8be 	bl	8008f12 <USBD_CtlError>
        break;
 8008d96:	bf00      	nop
}
 8008d98:	bf00      	nop
 8008d9a:	3708      	adds	r7, #8
 8008d9c:	46bd      	mov	sp, r7
 8008d9e:	bd80      	pop	{r7, pc}

08008da0 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008da0:	b580      	push	{r7, lr}
 8008da2:	b082      	sub	sp, #8
 8008da4:	af00      	add	r7, sp, #0
 8008da6:	6078      	str	r0, [r7, #4]
 8008da8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008db0:	b2db      	uxtb	r3, r3
 8008db2:	3b01      	subs	r3, #1
 8008db4:	2b02      	cmp	r3, #2
 8008db6:	d81e      	bhi.n	8008df6 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008db8:	683b      	ldr	r3, [r7, #0]
 8008dba:	88db      	ldrh	r3, [r3, #6]
 8008dbc:	2b02      	cmp	r3, #2
 8008dbe:	d004      	beq.n	8008dca <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8008dc0:	6839      	ldr	r1, [r7, #0]
 8008dc2:	6878      	ldr	r0, [r7, #4]
 8008dc4:	f000 f8a5 	bl	8008f12 <USBD_CtlError>
        break;
 8008dc8:	e01a      	b.n	8008e00 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	2201      	movs	r2, #1
 8008dce:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d005      	beq.n	8008de6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	68db      	ldr	r3, [r3, #12]
 8008dde:	f043 0202 	orr.w	r2, r3, #2
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	330c      	adds	r3, #12
 8008dea:	2202      	movs	r2, #2
 8008dec:	4619      	mov	r1, r3
 8008dee:	6878      	ldr	r0, [r7, #4]
 8008df0:	f000 f90c 	bl	800900c <USBD_CtlSendData>
      break;
 8008df4:	e004      	b.n	8008e00 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8008df6:	6839      	ldr	r1, [r7, #0]
 8008df8:	6878      	ldr	r0, [r7, #4]
 8008dfa:	f000 f88a 	bl	8008f12 <USBD_CtlError>
      break;
 8008dfe:	bf00      	nop
  }
}
 8008e00:	bf00      	nop
 8008e02:	3708      	adds	r7, #8
 8008e04:	46bd      	mov	sp, r7
 8008e06:	bd80      	pop	{r7, pc}

08008e08 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008e08:	b580      	push	{r7, lr}
 8008e0a:	b082      	sub	sp, #8
 8008e0c:	af00      	add	r7, sp, #0
 8008e0e:	6078      	str	r0, [r7, #4]
 8008e10:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008e12:	683b      	ldr	r3, [r7, #0]
 8008e14:	885b      	ldrh	r3, [r3, #2]
 8008e16:	2b01      	cmp	r3, #1
 8008e18:	d107      	bne.n	8008e2a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	2201      	movs	r2, #1
 8008e1e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8008e22:	6878      	ldr	r0, [r7, #4]
 8008e24:	f000 f953 	bl	80090ce <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8008e28:	e013      	b.n	8008e52 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8008e2a:	683b      	ldr	r3, [r7, #0]
 8008e2c:	885b      	ldrh	r3, [r3, #2]
 8008e2e:	2b02      	cmp	r3, #2
 8008e30:	d10b      	bne.n	8008e4a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8008e32:	683b      	ldr	r3, [r7, #0]
 8008e34:	889b      	ldrh	r3, [r3, #4]
 8008e36:	0a1b      	lsrs	r3, r3, #8
 8008e38:	b29b      	uxth	r3, r3
 8008e3a:	b2da      	uxtb	r2, r3
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8008e42:	6878      	ldr	r0, [r7, #4]
 8008e44:	f000 f943 	bl	80090ce <USBD_CtlSendStatus>
}
 8008e48:	e003      	b.n	8008e52 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8008e4a:	6839      	ldr	r1, [r7, #0]
 8008e4c:	6878      	ldr	r0, [r7, #4]
 8008e4e:	f000 f860 	bl	8008f12 <USBD_CtlError>
}
 8008e52:	bf00      	nop
 8008e54:	3708      	adds	r7, #8
 8008e56:	46bd      	mov	sp, r7
 8008e58:	bd80      	pop	{r7, pc}

08008e5a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008e5a:	b580      	push	{r7, lr}
 8008e5c:	b082      	sub	sp, #8
 8008e5e:	af00      	add	r7, sp, #0
 8008e60:	6078      	str	r0, [r7, #4]
 8008e62:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008e6a:	b2db      	uxtb	r3, r3
 8008e6c:	3b01      	subs	r3, #1
 8008e6e:	2b02      	cmp	r3, #2
 8008e70:	d80b      	bhi.n	8008e8a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008e72:	683b      	ldr	r3, [r7, #0]
 8008e74:	885b      	ldrh	r3, [r3, #2]
 8008e76:	2b01      	cmp	r3, #1
 8008e78:	d10c      	bne.n	8008e94 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	2200      	movs	r2, #0
 8008e7e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8008e82:	6878      	ldr	r0, [r7, #4]
 8008e84:	f000 f923 	bl	80090ce <USBD_CtlSendStatus>
      }
      break;
 8008e88:	e004      	b.n	8008e94 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8008e8a:	6839      	ldr	r1, [r7, #0]
 8008e8c:	6878      	ldr	r0, [r7, #4]
 8008e8e:	f000 f840 	bl	8008f12 <USBD_CtlError>
      break;
 8008e92:	e000      	b.n	8008e96 <USBD_ClrFeature+0x3c>
      break;
 8008e94:	bf00      	nop
  }
}
 8008e96:	bf00      	nop
 8008e98:	3708      	adds	r7, #8
 8008e9a:	46bd      	mov	sp, r7
 8008e9c:	bd80      	pop	{r7, pc}

08008e9e <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008e9e:	b580      	push	{r7, lr}
 8008ea0:	b084      	sub	sp, #16
 8008ea2:	af00      	add	r7, sp, #0
 8008ea4:	6078      	str	r0, [r7, #4]
 8008ea6:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8008ea8:	683b      	ldr	r3, [r7, #0]
 8008eaa:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	781a      	ldrb	r2, [r3, #0]
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	3301      	adds	r3, #1
 8008eb8:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	781a      	ldrb	r2, [r3, #0]
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	3301      	adds	r3, #1
 8008ec6:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8008ec8:	68f8      	ldr	r0, [r7, #12]
 8008eca:	f7ff fa3d 	bl	8008348 <SWAPBYTE>
 8008ece:	4603      	mov	r3, r0
 8008ed0:	461a      	mov	r2, r3
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	3301      	adds	r3, #1
 8008eda:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	3301      	adds	r3, #1
 8008ee0:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8008ee2:	68f8      	ldr	r0, [r7, #12]
 8008ee4:	f7ff fa30 	bl	8008348 <SWAPBYTE>
 8008ee8:	4603      	mov	r3, r0
 8008eea:	461a      	mov	r2, r3
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	3301      	adds	r3, #1
 8008ef4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	3301      	adds	r3, #1
 8008efa:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8008efc:	68f8      	ldr	r0, [r7, #12]
 8008efe:	f7ff fa23 	bl	8008348 <SWAPBYTE>
 8008f02:	4603      	mov	r3, r0
 8008f04:	461a      	mov	r2, r3
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	80da      	strh	r2, [r3, #6]
}
 8008f0a:	bf00      	nop
 8008f0c:	3710      	adds	r7, #16
 8008f0e:	46bd      	mov	sp, r7
 8008f10:	bd80      	pop	{r7, pc}

08008f12 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008f12:	b580      	push	{r7, lr}
 8008f14:	b082      	sub	sp, #8
 8008f16:	af00      	add	r7, sp, #0
 8008f18:	6078      	str	r0, [r7, #4]
 8008f1a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8008f1c:	2180      	movs	r1, #128	@ 0x80
 8008f1e:	6878      	ldr	r0, [r7, #4]
 8008f20:	f000 fd06 	bl	8009930 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8008f24:	2100      	movs	r1, #0
 8008f26:	6878      	ldr	r0, [r7, #4]
 8008f28:	f000 fd02 	bl	8009930 <USBD_LL_StallEP>
}
 8008f2c:	bf00      	nop
 8008f2e:	3708      	adds	r7, #8
 8008f30:	46bd      	mov	sp, r7
 8008f32:	bd80      	pop	{r7, pc}

08008f34 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008f34:	b580      	push	{r7, lr}
 8008f36:	b086      	sub	sp, #24
 8008f38:	af00      	add	r7, sp, #0
 8008f3a:	60f8      	str	r0, [r7, #12]
 8008f3c:	60b9      	str	r1, [r7, #8]
 8008f3e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008f40:	2300      	movs	r3, #0
 8008f42:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d042      	beq.n	8008fd0 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8008f4e:	6938      	ldr	r0, [r7, #16]
 8008f50:	f000 f842 	bl	8008fd8 <USBD_GetLen>
 8008f54:	4603      	mov	r3, r0
 8008f56:	3301      	adds	r3, #1
 8008f58:	005b      	lsls	r3, r3, #1
 8008f5a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008f5e:	d808      	bhi.n	8008f72 <USBD_GetString+0x3e>
 8008f60:	6938      	ldr	r0, [r7, #16]
 8008f62:	f000 f839 	bl	8008fd8 <USBD_GetLen>
 8008f66:	4603      	mov	r3, r0
 8008f68:	3301      	adds	r3, #1
 8008f6a:	b29b      	uxth	r3, r3
 8008f6c:	005b      	lsls	r3, r3, #1
 8008f6e:	b29a      	uxth	r2, r3
 8008f70:	e001      	b.n	8008f76 <USBD_GetString+0x42>
 8008f72:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8008f7a:	7dfb      	ldrb	r3, [r7, #23]
 8008f7c:	68ba      	ldr	r2, [r7, #8]
 8008f7e:	4413      	add	r3, r2
 8008f80:	687a      	ldr	r2, [r7, #4]
 8008f82:	7812      	ldrb	r2, [r2, #0]
 8008f84:	701a      	strb	r2, [r3, #0]
  idx++;
 8008f86:	7dfb      	ldrb	r3, [r7, #23]
 8008f88:	3301      	adds	r3, #1
 8008f8a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8008f8c:	7dfb      	ldrb	r3, [r7, #23]
 8008f8e:	68ba      	ldr	r2, [r7, #8]
 8008f90:	4413      	add	r3, r2
 8008f92:	2203      	movs	r2, #3
 8008f94:	701a      	strb	r2, [r3, #0]
  idx++;
 8008f96:	7dfb      	ldrb	r3, [r7, #23]
 8008f98:	3301      	adds	r3, #1
 8008f9a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8008f9c:	e013      	b.n	8008fc6 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8008f9e:	7dfb      	ldrb	r3, [r7, #23]
 8008fa0:	68ba      	ldr	r2, [r7, #8]
 8008fa2:	4413      	add	r3, r2
 8008fa4:	693a      	ldr	r2, [r7, #16]
 8008fa6:	7812      	ldrb	r2, [r2, #0]
 8008fa8:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8008faa:	693b      	ldr	r3, [r7, #16]
 8008fac:	3301      	adds	r3, #1
 8008fae:	613b      	str	r3, [r7, #16]
    idx++;
 8008fb0:	7dfb      	ldrb	r3, [r7, #23]
 8008fb2:	3301      	adds	r3, #1
 8008fb4:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8008fb6:	7dfb      	ldrb	r3, [r7, #23]
 8008fb8:	68ba      	ldr	r2, [r7, #8]
 8008fba:	4413      	add	r3, r2
 8008fbc:	2200      	movs	r2, #0
 8008fbe:	701a      	strb	r2, [r3, #0]
    idx++;
 8008fc0:	7dfb      	ldrb	r3, [r7, #23]
 8008fc2:	3301      	adds	r3, #1
 8008fc4:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8008fc6:	693b      	ldr	r3, [r7, #16]
 8008fc8:	781b      	ldrb	r3, [r3, #0]
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d1e7      	bne.n	8008f9e <USBD_GetString+0x6a>
 8008fce:	e000      	b.n	8008fd2 <USBD_GetString+0x9e>
    return;
 8008fd0:	bf00      	nop
  }
}
 8008fd2:	3718      	adds	r7, #24
 8008fd4:	46bd      	mov	sp, r7
 8008fd6:	bd80      	pop	{r7, pc}

08008fd8 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008fd8:	b480      	push	{r7}
 8008fda:	b085      	sub	sp, #20
 8008fdc:	af00      	add	r7, sp, #0
 8008fde:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008fe0:	2300      	movs	r3, #0
 8008fe2:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8008fe8:	e005      	b.n	8008ff6 <USBD_GetLen+0x1e>
  {
    len++;
 8008fea:	7bfb      	ldrb	r3, [r7, #15]
 8008fec:	3301      	adds	r3, #1
 8008fee:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8008ff0:	68bb      	ldr	r3, [r7, #8]
 8008ff2:	3301      	adds	r3, #1
 8008ff4:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8008ff6:	68bb      	ldr	r3, [r7, #8]
 8008ff8:	781b      	ldrb	r3, [r3, #0]
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d1f5      	bne.n	8008fea <USBD_GetLen+0x12>
  }

  return len;
 8008ffe:	7bfb      	ldrb	r3, [r7, #15]
}
 8009000:	4618      	mov	r0, r3
 8009002:	3714      	adds	r7, #20
 8009004:	46bd      	mov	sp, r7
 8009006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800900a:	4770      	bx	lr

0800900c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800900c:	b580      	push	{r7, lr}
 800900e:	b084      	sub	sp, #16
 8009010:	af00      	add	r7, sp, #0
 8009012:	60f8      	str	r0, [r7, #12]
 8009014:	60b9      	str	r1, [r7, #8]
 8009016:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	2202      	movs	r2, #2
 800901c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	687a      	ldr	r2, [r7, #4]
 8009024:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	68ba      	ldr	r2, [r7, #8]
 800902a:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	687a      	ldr	r2, [r7, #4]
 8009030:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	68ba      	ldr	r2, [r7, #8]
 8009036:	2100      	movs	r1, #0
 8009038:	68f8      	ldr	r0, [r7, #12]
 800903a:	f000 fd02 	bl	8009a42 <USBD_LL_Transmit>

  return USBD_OK;
 800903e:	2300      	movs	r3, #0
}
 8009040:	4618      	mov	r0, r3
 8009042:	3710      	adds	r7, #16
 8009044:	46bd      	mov	sp, r7
 8009046:	bd80      	pop	{r7, pc}

08009048 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8009048:	b580      	push	{r7, lr}
 800904a:	b084      	sub	sp, #16
 800904c:	af00      	add	r7, sp, #0
 800904e:	60f8      	str	r0, [r7, #12]
 8009050:	60b9      	str	r1, [r7, #8]
 8009052:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	68ba      	ldr	r2, [r7, #8]
 8009058:	2100      	movs	r1, #0
 800905a:	68f8      	ldr	r0, [r7, #12]
 800905c:	f000 fcf1 	bl	8009a42 <USBD_LL_Transmit>

  return USBD_OK;
 8009060:	2300      	movs	r3, #0
}
 8009062:	4618      	mov	r0, r3
 8009064:	3710      	adds	r7, #16
 8009066:	46bd      	mov	sp, r7
 8009068:	bd80      	pop	{r7, pc}

0800906a <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800906a:	b580      	push	{r7, lr}
 800906c:	b084      	sub	sp, #16
 800906e:	af00      	add	r7, sp, #0
 8009070:	60f8      	str	r0, [r7, #12]
 8009072:	60b9      	str	r1, [r7, #8]
 8009074:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	2203      	movs	r2, #3
 800907a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	687a      	ldr	r2, [r7, #4]
 8009082:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	68ba      	ldr	r2, [r7, #8]
 800908a:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	687a      	ldr	r2, [r7, #4]
 8009092:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	68ba      	ldr	r2, [r7, #8]
 800909a:	2100      	movs	r1, #0
 800909c:	68f8      	ldr	r0, [r7, #12]
 800909e:	f000 fcf1 	bl	8009a84 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80090a2:	2300      	movs	r3, #0
}
 80090a4:	4618      	mov	r0, r3
 80090a6:	3710      	adds	r7, #16
 80090a8:	46bd      	mov	sp, r7
 80090aa:	bd80      	pop	{r7, pc}

080090ac <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80090ac:	b580      	push	{r7, lr}
 80090ae:	b084      	sub	sp, #16
 80090b0:	af00      	add	r7, sp, #0
 80090b2:	60f8      	str	r0, [r7, #12]
 80090b4:	60b9      	str	r1, [r7, #8]
 80090b6:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	68ba      	ldr	r2, [r7, #8]
 80090bc:	2100      	movs	r1, #0
 80090be:	68f8      	ldr	r0, [r7, #12]
 80090c0:	f000 fce0 	bl	8009a84 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80090c4:	2300      	movs	r3, #0
}
 80090c6:	4618      	mov	r0, r3
 80090c8:	3710      	adds	r7, #16
 80090ca:	46bd      	mov	sp, r7
 80090cc:	bd80      	pop	{r7, pc}

080090ce <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80090ce:	b580      	push	{r7, lr}
 80090d0:	b082      	sub	sp, #8
 80090d2:	af00      	add	r7, sp, #0
 80090d4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	2204      	movs	r2, #4
 80090da:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80090de:	2300      	movs	r3, #0
 80090e0:	2200      	movs	r2, #0
 80090e2:	2100      	movs	r1, #0
 80090e4:	6878      	ldr	r0, [r7, #4]
 80090e6:	f000 fcac 	bl	8009a42 <USBD_LL_Transmit>

  return USBD_OK;
 80090ea:	2300      	movs	r3, #0
}
 80090ec:	4618      	mov	r0, r3
 80090ee:	3708      	adds	r7, #8
 80090f0:	46bd      	mov	sp, r7
 80090f2:	bd80      	pop	{r7, pc}

080090f4 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80090f4:	b580      	push	{r7, lr}
 80090f6:	b082      	sub	sp, #8
 80090f8:	af00      	add	r7, sp, #0
 80090fa:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	2205      	movs	r2, #5
 8009100:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009104:	2300      	movs	r3, #0
 8009106:	2200      	movs	r2, #0
 8009108:	2100      	movs	r1, #0
 800910a:	6878      	ldr	r0, [r7, #4]
 800910c:	f000 fcba 	bl	8009a84 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009110:	2300      	movs	r3, #0
}
 8009112:	4618      	mov	r0, r3
 8009114:	3708      	adds	r7, #8
 8009116:	46bd      	mov	sp, r7
 8009118:	bd80      	pop	{r7, pc}
	...

0800911c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800911c:	b580      	push	{r7, lr}
 800911e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8009120:	2200      	movs	r2, #0
 8009122:	4912      	ldr	r1, [pc, #72]	@ (800916c <MX_USB_DEVICE_Init+0x50>)
 8009124:	4812      	ldr	r0, [pc, #72]	@ (8009170 <MX_USB_DEVICE_Init+0x54>)
 8009126:	f7fe fcd9 	bl	8007adc <USBD_Init>
 800912a:	4603      	mov	r3, r0
 800912c:	2b00      	cmp	r3, #0
 800912e:	d001      	beq.n	8009134 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8009130:	f7f8 fc48 	bl	80019c4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8009134:	490f      	ldr	r1, [pc, #60]	@ (8009174 <MX_USB_DEVICE_Init+0x58>)
 8009136:	480e      	ldr	r0, [pc, #56]	@ (8009170 <MX_USB_DEVICE_Init+0x54>)
 8009138:	f7fe fd00 	bl	8007b3c <USBD_RegisterClass>
 800913c:	4603      	mov	r3, r0
 800913e:	2b00      	cmp	r3, #0
 8009140:	d001      	beq.n	8009146 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8009142:	f7f8 fc3f 	bl	80019c4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8009146:	490c      	ldr	r1, [pc, #48]	@ (8009178 <MX_USB_DEVICE_Init+0x5c>)
 8009148:	4809      	ldr	r0, [pc, #36]	@ (8009170 <MX_USB_DEVICE_Init+0x54>)
 800914a:	f7fe fbf7 	bl	800793c <USBD_CDC_RegisterInterface>
 800914e:	4603      	mov	r3, r0
 8009150:	2b00      	cmp	r3, #0
 8009152:	d001      	beq.n	8009158 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8009154:	f7f8 fc36 	bl	80019c4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8009158:	4805      	ldr	r0, [pc, #20]	@ (8009170 <MX_USB_DEVICE_Init+0x54>)
 800915a:	f7fe fd25 	bl	8007ba8 <USBD_Start>
 800915e:	4603      	mov	r3, r0
 8009160:	2b00      	cmp	r3, #0
 8009162:	d001      	beq.n	8009168 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8009164:	f7f8 fc2e 	bl	80019c4 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8009168:	bf00      	nop
 800916a:	bd80      	pop	{r7, pc}
 800916c:	200000ac 	.word	0x200000ac
 8009170:	200004f4 	.word	0x200004f4
 8009174:	20000018 	.word	0x20000018
 8009178:	20000098 	.word	0x20000098

0800917c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800917c:	b580      	push	{r7, lr}
 800917e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8009180:	2200      	movs	r2, #0
 8009182:	4905      	ldr	r1, [pc, #20]	@ (8009198 <CDC_Init_FS+0x1c>)
 8009184:	4805      	ldr	r0, [pc, #20]	@ (800919c <CDC_Init_FS+0x20>)
 8009186:	f7fe fbf3 	bl	8007970 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800918a:	4905      	ldr	r1, [pc, #20]	@ (80091a0 <CDC_Init_FS+0x24>)
 800918c:	4803      	ldr	r0, [pc, #12]	@ (800919c <CDC_Init_FS+0x20>)
 800918e:	f7fe fc11 	bl	80079b4 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8009192:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8009194:	4618      	mov	r0, r3
 8009196:	bd80      	pop	{r7, pc}
 8009198:	20000fd0 	.word	0x20000fd0
 800919c:	200004f4 	.word	0x200004f4
 80091a0:	200007d0 	.word	0x200007d0

080091a4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80091a4:	b480      	push	{r7}
 80091a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80091a8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80091aa:	4618      	mov	r0, r3
 80091ac:	46bd      	mov	sp, r7
 80091ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091b2:	4770      	bx	lr

080091b4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80091b4:	b480      	push	{r7}
 80091b6:	b083      	sub	sp, #12
 80091b8:	af00      	add	r7, sp, #0
 80091ba:	4603      	mov	r3, r0
 80091bc:	6039      	str	r1, [r7, #0]
 80091be:	71fb      	strb	r3, [r7, #7]
 80091c0:	4613      	mov	r3, r2
 80091c2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80091c4:	79fb      	ldrb	r3, [r7, #7]
 80091c6:	2b23      	cmp	r3, #35	@ 0x23
 80091c8:	d84a      	bhi.n	8009260 <CDC_Control_FS+0xac>
 80091ca:	a201      	add	r2, pc, #4	@ (adr r2, 80091d0 <CDC_Control_FS+0x1c>)
 80091cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091d0:	08009261 	.word	0x08009261
 80091d4:	08009261 	.word	0x08009261
 80091d8:	08009261 	.word	0x08009261
 80091dc:	08009261 	.word	0x08009261
 80091e0:	08009261 	.word	0x08009261
 80091e4:	08009261 	.word	0x08009261
 80091e8:	08009261 	.word	0x08009261
 80091ec:	08009261 	.word	0x08009261
 80091f0:	08009261 	.word	0x08009261
 80091f4:	08009261 	.word	0x08009261
 80091f8:	08009261 	.word	0x08009261
 80091fc:	08009261 	.word	0x08009261
 8009200:	08009261 	.word	0x08009261
 8009204:	08009261 	.word	0x08009261
 8009208:	08009261 	.word	0x08009261
 800920c:	08009261 	.word	0x08009261
 8009210:	08009261 	.word	0x08009261
 8009214:	08009261 	.word	0x08009261
 8009218:	08009261 	.word	0x08009261
 800921c:	08009261 	.word	0x08009261
 8009220:	08009261 	.word	0x08009261
 8009224:	08009261 	.word	0x08009261
 8009228:	08009261 	.word	0x08009261
 800922c:	08009261 	.word	0x08009261
 8009230:	08009261 	.word	0x08009261
 8009234:	08009261 	.word	0x08009261
 8009238:	08009261 	.word	0x08009261
 800923c:	08009261 	.word	0x08009261
 8009240:	08009261 	.word	0x08009261
 8009244:	08009261 	.word	0x08009261
 8009248:	08009261 	.word	0x08009261
 800924c:	08009261 	.word	0x08009261
 8009250:	08009261 	.word	0x08009261
 8009254:	08009261 	.word	0x08009261
 8009258:	08009261 	.word	0x08009261
 800925c:	08009261 	.word	0x08009261
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8009260:	bf00      	nop
  }

  return (USBD_OK);
 8009262:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8009264:	4618      	mov	r0, r3
 8009266:	370c      	adds	r7, #12
 8009268:	46bd      	mov	sp, r7
 800926a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800926e:	4770      	bx	lr

08009270 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8009270:	b580      	push	{r7, lr}
 8009272:	b082      	sub	sp, #8
 8009274:	af00      	add	r7, sp, #0
 8009276:	6078      	str	r0, [r7, #4]
 8009278:	6039      	str	r1, [r7, #0]
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800927a:	6879      	ldr	r1, [r7, #4]
 800927c:	4812      	ldr	r0, [pc, #72]	@ (80092c8 <CDC_Receive_FS+0x58>)
 800927e:	f7fe fb99 	bl	80079b4 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8009282:	4811      	ldr	r0, [pc, #68]	@ (80092c8 <CDC_Receive_FS+0x58>)
 8009284:	f7fe fbf4 	bl	8007a70 <USBD_CDC_ReceivePacket>

  if(*Len > 0) {
 8009288:	683b      	ldr	r3, [r7, #0]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	2b00      	cmp	r3, #0
 800928e:	d016      	beq.n	80092be <CDC_Receive_FS+0x4e>
    switch(Buf[0]) {
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	781b      	ldrb	r3, [r3, #0]
 8009294:	2b34      	cmp	r3, #52	@ 0x34
 8009296:	d00e      	beq.n	80092b6 <CDC_Receive_FS+0x46>
 8009298:	2b34      	cmp	r3, #52	@ 0x34
 800929a:	dc0f      	bgt.n	80092bc <CDC_Receive_FS+0x4c>
 800929c:	2b31      	cmp	r3, #49	@ 0x31
 800929e:	d002      	beq.n	80092a6 <CDC_Receive_FS+0x36>
 80092a0:	2b33      	cmp	r3, #51	@ 0x33
 80092a2:	d004      	beq.n	80092ae <CDC_Receive_FS+0x3e>
        calib_state = CALIB_IDLE;  //  Show values
        break;
      case '4':
    	  calib_state = CALIB_COMPUTE_X;
      default:
        break;
 80092a4:	e00a      	b.n	80092bc <CDC_Receive_FS+0x4c>
        calib_state = CALIB_TRACKING_RAW;  //  Bt u tracking 10s
 80092a6:	4b09      	ldr	r3, [pc, #36]	@ (80092cc <CDC_Receive_FS+0x5c>)
 80092a8:	2201      	movs	r2, #1
 80092aa:	701a      	strb	r2, [r3, #0]
        break;
 80092ac:	e007      	b.n	80092be <CDC_Receive_FS+0x4e>
        calib_state = CALIB_IDLE;  //  Show values
 80092ae:	4b07      	ldr	r3, [pc, #28]	@ (80092cc <CDC_Receive_FS+0x5c>)
 80092b0:	2200      	movs	r2, #0
 80092b2:	701a      	strb	r2, [r3, #0]
        break;
 80092b4:	e003      	b.n	80092be <CDC_Receive_FS+0x4e>
    	  calib_state = CALIB_COMPUTE_X;
 80092b6:	4b05      	ldr	r3, [pc, #20]	@ (80092cc <CDC_Receive_FS+0x5c>)
 80092b8:	2202      	movs	r2, #2
 80092ba:	701a      	strb	r2, [r3, #0]
        break;
 80092bc:	bf00      	nop
    }
  }

  return (USBD_OK);
 80092be:	2300      	movs	r3, #0
}
 80092c0:	4618      	mov	r0, r3
 80092c2:	3708      	adds	r7, #8
 80092c4:	46bd      	mov	sp, r7
 80092c6:	bd80      	pop	{r7, pc}
 80092c8:	200004f4 	.word	0x200004f4
 80092cc:	20000414 	.word	0x20000414

080092d0 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 80092d0:	b580      	push	{r7, lr}
 80092d2:	b084      	sub	sp, #16
 80092d4:	af00      	add	r7, sp, #0
 80092d6:	6078      	str	r0, [r7, #4]
 80092d8:	460b      	mov	r3, r1
 80092da:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 80092dc:	2300      	movs	r3, #0
 80092de:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80092e0:	4b0d      	ldr	r3, [pc, #52]	@ (8009318 <CDC_Transmit_FS+0x48>)
 80092e2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80092e6:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 80092e8:	68bb      	ldr	r3, [r7, #8]
 80092ea:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d001      	beq.n	80092f6 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 80092f2:	2301      	movs	r3, #1
 80092f4:	e00b      	b.n	800930e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80092f6:	887b      	ldrh	r3, [r7, #2]
 80092f8:	461a      	mov	r2, r3
 80092fa:	6879      	ldr	r1, [r7, #4]
 80092fc:	4806      	ldr	r0, [pc, #24]	@ (8009318 <CDC_Transmit_FS+0x48>)
 80092fe:	f7fe fb37 	bl	8007970 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8009302:	4805      	ldr	r0, [pc, #20]	@ (8009318 <CDC_Transmit_FS+0x48>)
 8009304:	f7fe fb74 	bl	80079f0 <USBD_CDC_TransmitPacket>
 8009308:	4603      	mov	r3, r0
 800930a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800930c:	7bfb      	ldrb	r3, [r7, #15]
}
 800930e:	4618      	mov	r0, r3
 8009310:	3710      	adds	r7, #16
 8009312:	46bd      	mov	sp, r7
 8009314:	bd80      	pop	{r7, pc}
 8009316:	bf00      	nop
 8009318:	200004f4 	.word	0x200004f4

0800931c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800931c:	b480      	push	{r7}
 800931e:	b087      	sub	sp, #28
 8009320:	af00      	add	r7, sp, #0
 8009322:	60f8      	str	r0, [r7, #12]
 8009324:	60b9      	str	r1, [r7, #8]
 8009326:	4613      	mov	r3, r2
 8009328:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800932a:	2300      	movs	r3, #0
 800932c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800932e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009332:	4618      	mov	r0, r3
 8009334:	371c      	adds	r7, #28
 8009336:	46bd      	mov	sp, r7
 8009338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800933c:	4770      	bx	lr
	...

08009340 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009340:	b480      	push	{r7}
 8009342:	b083      	sub	sp, #12
 8009344:	af00      	add	r7, sp, #0
 8009346:	4603      	mov	r3, r0
 8009348:	6039      	str	r1, [r7, #0]
 800934a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800934c:	683b      	ldr	r3, [r7, #0]
 800934e:	2212      	movs	r2, #18
 8009350:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8009352:	4b03      	ldr	r3, [pc, #12]	@ (8009360 <USBD_FS_DeviceDescriptor+0x20>)
}
 8009354:	4618      	mov	r0, r3
 8009356:	370c      	adds	r7, #12
 8009358:	46bd      	mov	sp, r7
 800935a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800935e:	4770      	bx	lr
 8009360:	200000c8 	.word	0x200000c8

08009364 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009364:	b480      	push	{r7}
 8009366:	b083      	sub	sp, #12
 8009368:	af00      	add	r7, sp, #0
 800936a:	4603      	mov	r3, r0
 800936c:	6039      	str	r1, [r7, #0]
 800936e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009370:	683b      	ldr	r3, [r7, #0]
 8009372:	2204      	movs	r2, #4
 8009374:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8009376:	4b03      	ldr	r3, [pc, #12]	@ (8009384 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8009378:	4618      	mov	r0, r3
 800937a:	370c      	adds	r7, #12
 800937c:	46bd      	mov	sp, r7
 800937e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009382:	4770      	bx	lr
 8009384:	200000dc 	.word	0x200000dc

08009388 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009388:	b580      	push	{r7, lr}
 800938a:	b082      	sub	sp, #8
 800938c:	af00      	add	r7, sp, #0
 800938e:	4603      	mov	r3, r0
 8009390:	6039      	str	r1, [r7, #0]
 8009392:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009394:	79fb      	ldrb	r3, [r7, #7]
 8009396:	2b00      	cmp	r3, #0
 8009398:	d105      	bne.n	80093a6 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800939a:	683a      	ldr	r2, [r7, #0]
 800939c:	4907      	ldr	r1, [pc, #28]	@ (80093bc <USBD_FS_ProductStrDescriptor+0x34>)
 800939e:	4808      	ldr	r0, [pc, #32]	@ (80093c0 <USBD_FS_ProductStrDescriptor+0x38>)
 80093a0:	f7ff fdc8 	bl	8008f34 <USBD_GetString>
 80093a4:	e004      	b.n	80093b0 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80093a6:	683a      	ldr	r2, [r7, #0]
 80093a8:	4904      	ldr	r1, [pc, #16]	@ (80093bc <USBD_FS_ProductStrDescriptor+0x34>)
 80093aa:	4805      	ldr	r0, [pc, #20]	@ (80093c0 <USBD_FS_ProductStrDescriptor+0x38>)
 80093ac:	f7ff fdc2 	bl	8008f34 <USBD_GetString>
  }
  return USBD_StrDesc;
 80093b0:	4b02      	ldr	r3, [pc, #8]	@ (80093bc <USBD_FS_ProductStrDescriptor+0x34>)
}
 80093b2:	4618      	mov	r0, r3
 80093b4:	3708      	adds	r7, #8
 80093b6:	46bd      	mov	sp, r7
 80093b8:	bd80      	pop	{r7, pc}
 80093ba:	bf00      	nop
 80093bc:	200017d0 	.word	0x200017d0
 80093c0:	0800cacc 	.word	0x0800cacc

080093c4 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80093c4:	b580      	push	{r7, lr}
 80093c6:	b082      	sub	sp, #8
 80093c8:	af00      	add	r7, sp, #0
 80093ca:	4603      	mov	r3, r0
 80093cc:	6039      	str	r1, [r7, #0]
 80093ce:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80093d0:	683a      	ldr	r2, [r7, #0]
 80093d2:	4904      	ldr	r1, [pc, #16]	@ (80093e4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80093d4:	4804      	ldr	r0, [pc, #16]	@ (80093e8 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80093d6:	f7ff fdad 	bl	8008f34 <USBD_GetString>
  return USBD_StrDesc;
 80093da:	4b02      	ldr	r3, [pc, #8]	@ (80093e4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80093dc:	4618      	mov	r0, r3
 80093de:	3708      	adds	r7, #8
 80093e0:	46bd      	mov	sp, r7
 80093e2:	bd80      	pop	{r7, pc}
 80093e4:	200017d0 	.word	0x200017d0
 80093e8:	0800cae4 	.word	0x0800cae4

080093ec <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80093ec:	b580      	push	{r7, lr}
 80093ee:	b082      	sub	sp, #8
 80093f0:	af00      	add	r7, sp, #0
 80093f2:	4603      	mov	r3, r0
 80093f4:	6039      	str	r1, [r7, #0]
 80093f6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80093f8:	683b      	ldr	r3, [r7, #0]
 80093fa:	221a      	movs	r2, #26
 80093fc:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80093fe:	f000 f843 	bl	8009488 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8009402:	4b02      	ldr	r3, [pc, #8]	@ (800940c <USBD_FS_SerialStrDescriptor+0x20>)
}
 8009404:	4618      	mov	r0, r3
 8009406:	3708      	adds	r7, #8
 8009408:	46bd      	mov	sp, r7
 800940a:	bd80      	pop	{r7, pc}
 800940c:	200000e0 	.word	0x200000e0

08009410 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009410:	b580      	push	{r7, lr}
 8009412:	b082      	sub	sp, #8
 8009414:	af00      	add	r7, sp, #0
 8009416:	4603      	mov	r3, r0
 8009418:	6039      	str	r1, [r7, #0]
 800941a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800941c:	79fb      	ldrb	r3, [r7, #7]
 800941e:	2b00      	cmp	r3, #0
 8009420:	d105      	bne.n	800942e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009422:	683a      	ldr	r2, [r7, #0]
 8009424:	4907      	ldr	r1, [pc, #28]	@ (8009444 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009426:	4808      	ldr	r0, [pc, #32]	@ (8009448 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009428:	f7ff fd84 	bl	8008f34 <USBD_GetString>
 800942c:	e004      	b.n	8009438 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800942e:	683a      	ldr	r2, [r7, #0]
 8009430:	4904      	ldr	r1, [pc, #16]	@ (8009444 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009432:	4805      	ldr	r0, [pc, #20]	@ (8009448 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009434:	f7ff fd7e 	bl	8008f34 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009438:	4b02      	ldr	r3, [pc, #8]	@ (8009444 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800943a:	4618      	mov	r0, r3
 800943c:	3708      	adds	r7, #8
 800943e:	46bd      	mov	sp, r7
 8009440:	bd80      	pop	{r7, pc}
 8009442:	bf00      	nop
 8009444:	200017d0 	.word	0x200017d0
 8009448:	0800caf8 	.word	0x0800caf8

0800944c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800944c:	b580      	push	{r7, lr}
 800944e:	b082      	sub	sp, #8
 8009450:	af00      	add	r7, sp, #0
 8009452:	4603      	mov	r3, r0
 8009454:	6039      	str	r1, [r7, #0]
 8009456:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009458:	79fb      	ldrb	r3, [r7, #7]
 800945a:	2b00      	cmp	r3, #0
 800945c:	d105      	bne.n	800946a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800945e:	683a      	ldr	r2, [r7, #0]
 8009460:	4907      	ldr	r1, [pc, #28]	@ (8009480 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009462:	4808      	ldr	r0, [pc, #32]	@ (8009484 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009464:	f7ff fd66 	bl	8008f34 <USBD_GetString>
 8009468:	e004      	b.n	8009474 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800946a:	683a      	ldr	r2, [r7, #0]
 800946c:	4904      	ldr	r1, [pc, #16]	@ (8009480 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800946e:	4805      	ldr	r0, [pc, #20]	@ (8009484 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009470:	f7ff fd60 	bl	8008f34 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009474:	4b02      	ldr	r3, [pc, #8]	@ (8009480 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8009476:	4618      	mov	r0, r3
 8009478:	3708      	adds	r7, #8
 800947a:	46bd      	mov	sp, r7
 800947c:	bd80      	pop	{r7, pc}
 800947e:	bf00      	nop
 8009480:	200017d0 	.word	0x200017d0
 8009484:	0800cb04 	.word	0x0800cb04

08009488 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009488:	b580      	push	{r7, lr}
 800948a:	b084      	sub	sp, #16
 800948c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800948e:	4b0f      	ldr	r3, [pc, #60]	@ (80094cc <Get_SerialNum+0x44>)
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8009494:	4b0e      	ldr	r3, [pc, #56]	@ (80094d0 <Get_SerialNum+0x48>)
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800949a:	4b0e      	ldr	r3, [pc, #56]	@ (80094d4 <Get_SerialNum+0x4c>)
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80094a0:	68fa      	ldr	r2, [r7, #12]
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	4413      	add	r3, r2
 80094a6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d009      	beq.n	80094c2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80094ae:	2208      	movs	r2, #8
 80094b0:	4909      	ldr	r1, [pc, #36]	@ (80094d8 <Get_SerialNum+0x50>)
 80094b2:	68f8      	ldr	r0, [r7, #12]
 80094b4:	f000 f814 	bl	80094e0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80094b8:	2204      	movs	r2, #4
 80094ba:	4908      	ldr	r1, [pc, #32]	@ (80094dc <Get_SerialNum+0x54>)
 80094bc:	68b8      	ldr	r0, [r7, #8]
 80094be:	f000 f80f 	bl	80094e0 <IntToUnicode>
  }
}
 80094c2:	bf00      	nop
 80094c4:	3710      	adds	r7, #16
 80094c6:	46bd      	mov	sp, r7
 80094c8:	bd80      	pop	{r7, pc}
 80094ca:	bf00      	nop
 80094cc:	1fff7a10 	.word	0x1fff7a10
 80094d0:	1fff7a14 	.word	0x1fff7a14
 80094d4:	1fff7a18 	.word	0x1fff7a18
 80094d8:	200000e2 	.word	0x200000e2
 80094dc:	200000f2 	.word	0x200000f2

080094e0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80094e0:	b480      	push	{r7}
 80094e2:	b087      	sub	sp, #28
 80094e4:	af00      	add	r7, sp, #0
 80094e6:	60f8      	str	r0, [r7, #12]
 80094e8:	60b9      	str	r1, [r7, #8]
 80094ea:	4613      	mov	r3, r2
 80094ec:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80094ee:	2300      	movs	r3, #0
 80094f0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80094f2:	2300      	movs	r3, #0
 80094f4:	75fb      	strb	r3, [r7, #23]
 80094f6:	e027      	b.n	8009548 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	0f1b      	lsrs	r3, r3, #28
 80094fc:	2b09      	cmp	r3, #9
 80094fe:	d80b      	bhi.n	8009518 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	0f1b      	lsrs	r3, r3, #28
 8009504:	b2da      	uxtb	r2, r3
 8009506:	7dfb      	ldrb	r3, [r7, #23]
 8009508:	005b      	lsls	r3, r3, #1
 800950a:	4619      	mov	r1, r3
 800950c:	68bb      	ldr	r3, [r7, #8]
 800950e:	440b      	add	r3, r1
 8009510:	3230      	adds	r2, #48	@ 0x30
 8009512:	b2d2      	uxtb	r2, r2
 8009514:	701a      	strb	r2, [r3, #0]
 8009516:	e00a      	b.n	800952e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	0f1b      	lsrs	r3, r3, #28
 800951c:	b2da      	uxtb	r2, r3
 800951e:	7dfb      	ldrb	r3, [r7, #23]
 8009520:	005b      	lsls	r3, r3, #1
 8009522:	4619      	mov	r1, r3
 8009524:	68bb      	ldr	r3, [r7, #8]
 8009526:	440b      	add	r3, r1
 8009528:	3237      	adds	r2, #55	@ 0x37
 800952a:	b2d2      	uxtb	r2, r2
 800952c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	011b      	lsls	r3, r3, #4
 8009532:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009534:	7dfb      	ldrb	r3, [r7, #23]
 8009536:	005b      	lsls	r3, r3, #1
 8009538:	3301      	adds	r3, #1
 800953a:	68ba      	ldr	r2, [r7, #8]
 800953c:	4413      	add	r3, r2
 800953e:	2200      	movs	r2, #0
 8009540:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8009542:	7dfb      	ldrb	r3, [r7, #23]
 8009544:	3301      	adds	r3, #1
 8009546:	75fb      	strb	r3, [r7, #23]
 8009548:	7dfa      	ldrb	r2, [r7, #23]
 800954a:	79fb      	ldrb	r3, [r7, #7]
 800954c:	429a      	cmp	r2, r3
 800954e:	d3d3      	bcc.n	80094f8 <IntToUnicode+0x18>
  }
}
 8009550:	bf00      	nop
 8009552:	bf00      	nop
 8009554:	371c      	adds	r7, #28
 8009556:	46bd      	mov	sp, r7
 8009558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800955c:	4770      	bx	lr
	...

08009560 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009560:	b580      	push	{r7, lr}
 8009562:	b08a      	sub	sp, #40	@ 0x28
 8009564:	af00      	add	r7, sp, #0
 8009566:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009568:	f107 0314 	add.w	r3, r7, #20
 800956c:	2200      	movs	r2, #0
 800956e:	601a      	str	r2, [r3, #0]
 8009570:	605a      	str	r2, [r3, #4]
 8009572:	609a      	str	r2, [r3, #8]
 8009574:	60da      	str	r2, [r3, #12]
 8009576:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009580:	d13a      	bne.n	80095f8 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009582:	2300      	movs	r3, #0
 8009584:	613b      	str	r3, [r7, #16]
 8009586:	4b1e      	ldr	r3, [pc, #120]	@ (8009600 <HAL_PCD_MspInit+0xa0>)
 8009588:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800958a:	4a1d      	ldr	r2, [pc, #116]	@ (8009600 <HAL_PCD_MspInit+0xa0>)
 800958c:	f043 0301 	orr.w	r3, r3, #1
 8009590:	6313      	str	r3, [r2, #48]	@ 0x30
 8009592:	4b1b      	ldr	r3, [pc, #108]	@ (8009600 <HAL_PCD_MspInit+0xa0>)
 8009594:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009596:	f003 0301 	and.w	r3, r3, #1
 800959a:	613b      	str	r3, [r7, #16]
 800959c:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800959e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80095a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80095a4:	2302      	movs	r3, #2
 80095a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80095a8:	2300      	movs	r3, #0
 80095aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80095ac:	2303      	movs	r3, #3
 80095ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80095b0:	230a      	movs	r3, #10
 80095b2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80095b4:	f107 0314 	add.w	r3, r7, #20
 80095b8:	4619      	mov	r1, r3
 80095ba:	4812      	ldr	r0, [pc, #72]	@ (8009604 <HAL_PCD_MspInit+0xa4>)
 80095bc:	f7f9 fe90 	bl	80032e0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80095c0:	4b0f      	ldr	r3, [pc, #60]	@ (8009600 <HAL_PCD_MspInit+0xa0>)
 80095c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80095c4:	4a0e      	ldr	r2, [pc, #56]	@ (8009600 <HAL_PCD_MspInit+0xa0>)
 80095c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80095ca:	6353      	str	r3, [r2, #52]	@ 0x34
 80095cc:	2300      	movs	r3, #0
 80095ce:	60fb      	str	r3, [r7, #12]
 80095d0:	4b0b      	ldr	r3, [pc, #44]	@ (8009600 <HAL_PCD_MspInit+0xa0>)
 80095d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80095d4:	4a0a      	ldr	r2, [pc, #40]	@ (8009600 <HAL_PCD_MspInit+0xa0>)
 80095d6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80095da:	6453      	str	r3, [r2, #68]	@ 0x44
 80095dc:	4b08      	ldr	r3, [pc, #32]	@ (8009600 <HAL_PCD_MspInit+0xa0>)
 80095de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80095e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80095e4:	60fb      	str	r3, [r7, #12]
 80095e6:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80095e8:	2200      	movs	r2, #0
 80095ea:	2100      	movs	r1, #0
 80095ec:	2043      	movs	r0, #67	@ 0x43
 80095ee:	f7f9 fad0 	bl	8002b92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80095f2:	2043      	movs	r0, #67	@ 0x43
 80095f4:	f7f9 fae9 	bl	8002bca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80095f8:	bf00      	nop
 80095fa:	3728      	adds	r7, #40	@ 0x28
 80095fc:	46bd      	mov	sp, r7
 80095fe:	bd80      	pop	{r7, pc}
 8009600:	40023800 	.word	0x40023800
 8009604:	40020000 	.word	0x40020000

08009608 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009608:	b580      	push	{r7, lr}
 800960a:	b082      	sub	sp, #8
 800960c:	af00      	add	r7, sp, #0
 800960e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800961c:	4619      	mov	r1, r3
 800961e:	4610      	mov	r0, r2
 8009620:	f7fe fb0f 	bl	8007c42 <USBD_LL_SetupStage>
}
 8009624:	bf00      	nop
 8009626:	3708      	adds	r7, #8
 8009628:	46bd      	mov	sp, r7
 800962a:	bd80      	pop	{r7, pc}

0800962c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800962c:	b580      	push	{r7, lr}
 800962e:	b082      	sub	sp, #8
 8009630:	af00      	add	r7, sp, #0
 8009632:	6078      	str	r0, [r7, #4]
 8009634:	460b      	mov	r3, r1
 8009636:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800963e:	78fa      	ldrb	r2, [r7, #3]
 8009640:	6879      	ldr	r1, [r7, #4]
 8009642:	4613      	mov	r3, r2
 8009644:	00db      	lsls	r3, r3, #3
 8009646:	4413      	add	r3, r2
 8009648:	009b      	lsls	r3, r3, #2
 800964a:	440b      	add	r3, r1
 800964c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8009650:	681a      	ldr	r2, [r3, #0]
 8009652:	78fb      	ldrb	r3, [r7, #3]
 8009654:	4619      	mov	r1, r3
 8009656:	f7fe fb49 	bl	8007cec <USBD_LL_DataOutStage>
}
 800965a:	bf00      	nop
 800965c:	3708      	adds	r7, #8
 800965e:	46bd      	mov	sp, r7
 8009660:	bd80      	pop	{r7, pc}

08009662 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009662:	b580      	push	{r7, lr}
 8009664:	b082      	sub	sp, #8
 8009666:	af00      	add	r7, sp, #0
 8009668:	6078      	str	r0, [r7, #4]
 800966a:	460b      	mov	r3, r1
 800966c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8009674:	78fa      	ldrb	r2, [r7, #3]
 8009676:	6879      	ldr	r1, [r7, #4]
 8009678:	4613      	mov	r3, r2
 800967a:	00db      	lsls	r3, r3, #3
 800967c:	4413      	add	r3, r2
 800967e:	009b      	lsls	r3, r3, #2
 8009680:	440b      	add	r3, r1
 8009682:	3320      	adds	r3, #32
 8009684:	681a      	ldr	r2, [r3, #0]
 8009686:	78fb      	ldrb	r3, [r7, #3]
 8009688:	4619      	mov	r1, r3
 800968a:	f7fe fbeb 	bl	8007e64 <USBD_LL_DataInStage>
}
 800968e:	bf00      	nop
 8009690:	3708      	adds	r7, #8
 8009692:	46bd      	mov	sp, r7
 8009694:	bd80      	pop	{r7, pc}

08009696 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009696:	b580      	push	{r7, lr}
 8009698:	b082      	sub	sp, #8
 800969a:	af00      	add	r7, sp, #0
 800969c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80096a4:	4618      	mov	r0, r3
 80096a6:	f7fe fd2f 	bl	8008108 <USBD_LL_SOF>
}
 80096aa:	bf00      	nop
 80096ac:	3708      	adds	r7, #8
 80096ae:	46bd      	mov	sp, r7
 80096b0:	bd80      	pop	{r7, pc}

080096b2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80096b2:	b580      	push	{r7, lr}
 80096b4:	b084      	sub	sp, #16
 80096b6:	af00      	add	r7, sp, #0
 80096b8:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80096ba:	2301      	movs	r3, #1
 80096bc:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	79db      	ldrb	r3, [r3, #7]
 80096c2:	2b02      	cmp	r3, #2
 80096c4:	d001      	beq.n	80096ca <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80096c6:	f7f8 f97d 	bl	80019c4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80096d0:	7bfa      	ldrb	r2, [r7, #15]
 80096d2:	4611      	mov	r1, r2
 80096d4:	4618      	mov	r0, r3
 80096d6:	f7fe fcd3 	bl	8008080 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80096e0:	4618      	mov	r0, r3
 80096e2:	f7fe fc7a 	bl	8007fda <USBD_LL_Reset>
}
 80096e6:	bf00      	nop
 80096e8:	3710      	adds	r7, #16
 80096ea:	46bd      	mov	sp, r7
 80096ec:	bd80      	pop	{r7, pc}
	...

080096f0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80096f0:	b580      	push	{r7, lr}
 80096f2:	b082      	sub	sp, #8
 80096f4:	af00      	add	r7, sp, #0
 80096f6:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80096fe:	4618      	mov	r0, r3
 8009700:	f7fe fcce 	bl	80080a0 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	687a      	ldr	r2, [r7, #4]
 8009710:	6812      	ldr	r2, [r2, #0]
 8009712:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009716:	f043 0301 	orr.w	r3, r3, #1
 800971a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	7adb      	ldrb	r3, [r3, #11]
 8009720:	2b00      	cmp	r3, #0
 8009722:	d005      	beq.n	8009730 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009724:	4b04      	ldr	r3, [pc, #16]	@ (8009738 <HAL_PCD_SuspendCallback+0x48>)
 8009726:	691b      	ldr	r3, [r3, #16]
 8009728:	4a03      	ldr	r2, [pc, #12]	@ (8009738 <HAL_PCD_SuspendCallback+0x48>)
 800972a:	f043 0306 	orr.w	r3, r3, #6
 800972e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8009730:	bf00      	nop
 8009732:	3708      	adds	r7, #8
 8009734:	46bd      	mov	sp, r7
 8009736:	bd80      	pop	{r7, pc}
 8009738:	e000ed00 	.word	0xe000ed00

0800973c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800973c:	b580      	push	{r7, lr}
 800973e:	b082      	sub	sp, #8
 8009740:	af00      	add	r7, sp, #0
 8009742:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800974a:	4618      	mov	r0, r3
 800974c:	f7fe fcc4 	bl	80080d8 <USBD_LL_Resume>
}
 8009750:	bf00      	nop
 8009752:	3708      	adds	r7, #8
 8009754:	46bd      	mov	sp, r7
 8009756:	bd80      	pop	{r7, pc}

08009758 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009758:	b580      	push	{r7, lr}
 800975a:	b082      	sub	sp, #8
 800975c:	af00      	add	r7, sp, #0
 800975e:	6078      	str	r0, [r7, #4]
 8009760:	460b      	mov	r3, r1
 8009762:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800976a:	78fa      	ldrb	r2, [r7, #3]
 800976c:	4611      	mov	r1, r2
 800976e:	4618      	mov	r0, r3
 8009770:	f7fe fd1c 	bl	80081ac <USBD_LL_IsoOUTIncomplete>
}
 8009774:	bf00      	nop
 8009776:	3708      	adds	r7, #8
 8009778:	46bd      	mov	sp, r7
 800977a:	bd80      	pop	{r7, pc}

0800977c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800977c:	b580      	push	{r7, lr}
 800977e:	b082      	sub	sp, #8
 8009780:	af00      	add	r7, sp, #0
 8009782:	6078      	str	r0, [r7, #4]
 8009784:	460b      	mov	r3, r1
 8009786:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800978e:	78fa      	ldrb	r2, [r7, #3]
 8009790:	4611      	mov	r1, r2
 8009792:	4618      	mov	r0, r3
 8009794:	f7fe fcd8 	bl	8008148 <USBD_LL_IsoINIncomplete>
}
 8009798:	bf00      	nop
 800979a:	3708      	adds	r7, #8
 800979c:	46bd      	mov	sp, r7
 800979e:	bd80      	pop	{r7, pc}

080097a0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80097a0:	b580      	push	{r7, lr}
 80097a2:	b082      	sub	sp, #8
 80097a4:	af00      	add	r7, sp, #0
 80097a6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80097ae:	4618      	mov	r0, r3
 80097b0:	f7fe fd2e 	bl	8008210 <USBD_LL_DevConnected>
}
 80097b4:	bf00      	nop
 80097b6:	3708      	adds	r7, #8
 80097b8:	46bd      	mov	sp, r7
 80097ba:	bd80      	pop	{r7, pc}

080097bc <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80097bc:	b580      	push	{r7, lr}
 80097be:	b082      	sub	sp, #8
 80097c0:	af00      	add	r7, sp, #0
 80097c2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80097ca:	4618      	mov	r0, r3
 80097cc:	f7fe fd2b 	bl	8008226 <USBD_LL_DevDisconnected>
}
 80097d0:	bf00      	nop
 80097d2:	3708      	adds	r7, #8
 80097d4:	46bd      	mov	sp, r7
 80097d6:	bd80      	pop	{r7, pc}

080097d8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80097d8:	b580      	push	{r7, lr}
 80097da:	b082      	sub	sp, #8
 80097dc:	af00      	add	r7, sp, #0
 80097de:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	781b      	ldrb	r3, [r3, #0]
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d13c      	bne.n	8009862 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80097e8:	4a20      	ldr	r2, [pc, #128]	@ (800986c <USBD_LL_Init+0x94>)
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	4a1e      	ldr	r2, [pc, #120]	@ (800986c <USBD_LL_Init+0x94>)
 80097f4:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80097f8:	4b1c      	ldr	r3, [pc, #112]	@ (800986c <USBD_LL_Init+0x94>)
 80097fa:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80097fe:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8009800:	4b1a      	ldr	r3, [pc, #104]	@ (800986c <USBD_LL_Init+0x94>)
 8009802:	2204      	movs	r2, #4
 8009804:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8009806:	4b19      	ldr	r3, [pc, #100]	@ (800986c <USBD_LL_Init+0x94>)
 8009808:	2202      	movs	r2, #2
 800980a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800980c:	4b17      	ldr	r3, [pc, #92]	@ (800986c <USBD_LL_Init+0x94>)
 800980e:	2200      	movs	r2, #0
 8009810:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8009812:	4b16      	ldr	r3, [pc, #88]	@ (800986c <USBD_LL_Init+0x94>)
 8009814:	2202      	movs	r2, #2
 8009816:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8009818:	4b14      	ldr	r3, [pc, #80]	@ (800986c <USBD_LL_Init+0x94>)
 800981a:	2200      	movs	r2, #0
 800981c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800981e:	4b13      	ldr	r3, [pc, #76]	@ (800986c <USBD_LL_Init+0x94>)
 8009820:	2200      	movs	r2, #0
 8009822:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8009824:	4b11      	ldr	r3, [pc, #68]	@ (800986c <USBD_LL_Init+0x94>)
 8009826:	2200      	movs	r2, #0
 8009828:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800982a:	4b10      	ldr	r3, [pc, #64]	@ (800986c <USBD_LL_Init+0x94>)
 800982c:	2200      	movs	r2, #0
 800982e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8009830:	4b0e      	ldr	r3, [pc, #56]	@ (800986c <USBD_LL_Init+0x94>)
 8009832:	2200      	movs	r2, #0
 8009834:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8009836:	480d      	ldr	r0, [pc, #52]	@ (800986c <USBD_LL_Init+0x94>)
 8009838:	f7f9 fed6 	bl	80035e8 <HAL_PCD_Init>
 800983c:	4603      	mov	r3, r0
 800983e:	2b00      	cmp	r3, #0
 8009840:	d001      	beq.n	8009846 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8009842:	f7f8 f8bf 	bl	80019c4 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8009846:	2180      	movs	r1, #128	@ 0x80
 8009848:	4808      	ldr	r0, [pc, #32]	@ (800986c <USBD_LL_Init+0x94>)
 800984a:	f7fb f902 	bl	8004a52 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800984e:	2240      	movs	r2, #64	@ 0x40
 8009850:	2100      	movs	r1, #0
 8009852:	4806      	ldr	r0, [pc, #24]	@ (800986c <USBD_LL_Init+0x94>)
 8009854:	f7fb f8b6 	bl	80049c4 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8009858:	2280      	movs	r2, #128	@ 0x80
 800985a:	2101      	movs	r1, #1
 800985c:	4803      	ldr	r0, [pc, #12]	@ (800986c <USBD_LL_Init+0x94>)
 800985e:	f7fb f8b1 	bl	80049c4 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8009862:	2300      	movs	r3, #0
}
 8009864:	4618      	mov	r0, r3
 8009866:	3708      	adds	r7, #8
 8009868:	46bd      	mov	sp, r7
 800986a:	bd80      	pop	{r7, pc}
 800986c:	200019d0 	.word	0x200019d0

08009870 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009870:	b580      	push	{r7, lr}
 8009872:	b084      	sub	sp, #16
 8009874:	af00      	add	r7, sp, #0
 8009876:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009878:	2300      	movs	r3, #0
 800987a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800987c:	2300      	movs	r3, #0
 800987e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009886:	4618      	mov	r0, r3
 8009888:	f7f9 ffbd 	bl	8003806 <HAL_PCD_Start>
 800988c:	4603      	mov	r3, r0
 800988e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009890:	7bfb      	ldrb	r3, [r7, #15]
 8009892:	4618      	mov	r0, r3
 8009894:	f000 f942 	bl	8009b1c <USBD_Get_USB_Status>
 8009898:	4603      	mov	r3, r0
 800989a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800989c:	7bbb      	ldrb	r3, [r7, #14]
}
 800989e:	4618      	mov	r0, r3
 80098a0:	3710      	adds	r7, #16
 80098a2:	46bd      	mov	sp, r7
 80098a4:	bd80      	pop	{r7, pc}

080098a6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80098a6:	b580      	push	{r7, lr}
 80098a8:	b084      	sub	sp, #16
 80098aa:	af00      	add	r7, sp, #0
 80098ac:	6078      	str	r0, [r7, #4]
 80098ae:	4608      	mov	r0, r1
 80098b0:	4611      	mov	r1, r2
 80098b2:	461a      	mov	r2, r3
 80098b4:	4603      	mov	r3, r0
 80098b6:	70fb      	strb	r3, [r7, #3]
 80098b8:	460b      	mov	r3, r1
 80098ba:	70bb      	strb	r3, [r7, #2]
 80098bc:	4613      	mov	r3, r2
 80098be:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80098c0:	2300      	movs	r3, #0
 80098c2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80098c4:	2300      	movs	r3, #0
 80098c6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80098ce:	78bb      	ldrb	r3, [r7, #2]
 80098d0:	883a      	ldrh	r2, [r7, #0]
 80098d2:	78f9      	ldrb	r1, [r7, #3]
 80098d4:	f7fa fc91 	bl	80041fa <HAL_PCD_EP_Open>
 80098d8:	4603      	mov	r3, r0
 80098da:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80098dc:	7bfb      	ldrb	r3, [r7, #15]
 80098de:	4618      	mov	r0, r3
 80098e0:	f000 f91c 	bl	8009b1c <USBD_Get_USB_Status>
 80098e4:	4603      	mov	r3, r0
 80098e6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80098e8:	7bbb      	ldrb	r3, [r7, #14]
}
 80098ea:	4618      	mov	r0, r3
 80098ec:	3710      	adds	r7, #16
 80098ee:	46bd      	mov	sp, r7
 80098f0:	bd80      	pop	{r7, pc}

080098f2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80098f2:	b580      	push	{r7, lr}
 80098f4:	b084      	sub	sp, #16
 80098f6:	af00      	add	r7, sp, #0
 80098f8:	6078      	str	r0, [r7, #4]
 80098fa:	460b      	mov	r3, r1
 80098fc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80098fe:	2300      	movs	r3, #0
 8009900:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009902:	2300      	movs	r3, #0
 8009904:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800990c:	78fa      	ldrb	r2, [r7, #3]
 800990e:	4611      	mov	r1, r2
 8009910:	4618      	mov	r0, r3
 8009912:	f7fa fcdc 	bl	80042ce <HAL_PCD_EP_Close>
 8009916:	4603      	mov	r3, r0
 8009918:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800991a:	7bfb      	ldrb	r3, [r7, #15]
 800991c:	4618      	mov	r0, r3
 800991e:	f000 f8fd 	bl	8009b1c <USBD_Get_USB_Status>
 8009922:	4603      	mov	r3, r0
 8009924:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009926:	7bbb      	ldrb	r3, [r7, #14]
}
 8009928:	4618      	mov	r0, r3
 800992a:	3710      	adds	r7, #16
 800992c:	46bd      	mov	sp, r7
 800992e:	bd80      	pop	{r7, pc}

08009930 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009930:	b580      	push	{r7, lr}
 8009932:	b084      	sub	sp, #16
 8009934:	af00      	add	r7, sp, #0
 8009936:	6078      	str	r0, [r7, #4]
 8009938:	460b      	mov	r3, r1
 800993a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800993c:	2300      	movs	r3, #0
 800993e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009940:	2300      	movs	r3, #0
 8009942:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800994a:	78fa      	ldrb	r2, [r7, #3]
 800994c:	4611      	mov	r1, r2
 800994e:	4618      	mov	r0, r3
 8009950:	f7fa fd94 	bl	800447c <HAL_PCD_EP_SetStall>
 8009954:	4603      	mov	r3, r0
 8009956:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009958:	7bfb      	ldrb	r3, [r7, #15]
 800995a:	4618      	mov	r0, r3
 800995c:	f000 f8de 	bl	8009b1c <USBD_Get_USB_Status>
 8009960:	4603      	mov	r3, r0
 8009962:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009964:	7bbb      	ldrb	r3, [r7, #14]
}
 8009966:	4618      	mov	r0, r3
 8009968:	3710      	adds	r7, #16
 800996a:	46bd      	mov	sp, r7
 800996c:	bd80      	pop	{r7, pc}

0800996e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800996e:	b580      	push	{r7, lr}
 8009970:	b084      	sub	sp, #16
 8009972:	af00      	add	r7, sp, #0
 8009974:	6078      	str	r0, [r7, #4]
 8009976:	460b      	mov	r3, r1
 8009978:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800997a:	2300      	movs	r3, #0
 800997c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800997e:	2300      	movs	r3, #0
 8009980:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009988:	78fa      	ldrb	r2, [r7, #3]
 800998a:	4611      	mov	r1, r2
 800998c:	4618      	mov	r0, r3
 800998e:	f7fa fdd8 	bl	8004542 <HAL_PCD_EP_ClrStall>
 8009992:	4603      	mov	r3, r0
 8009994:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009996:	7bfb      	ldrb	r3, [r7, #15]
 8009998:	4618      	mov	r0, r3
 800999a:	f000 f8bf 	bl	8009b1c <USBD_Get_USB_Status>
 800999e:	4603      	mov	r3, r0
 80099a0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80099a2:	7bbb      	ldrb	r3, [r7, #14]
}
 80099a4:	4618      	mov	r0, r3
 80099a6:	3710      	adds	r7, #16
 80099a8:	46bd      	mov	sp, r7
 80099aa:	bd80      	pop	{r7, pc}

080099ac <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80099ac:	b480      	push	{r7}
 80099ae:	b085      	sub	sp, #20
 80099b0:	af00      	add	r7, sp, #0
 80099b2:	6078      	str	r0, [r7, #4]
 80099b4:	460b      	mov	r3, r1
 80099b6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80099be:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80099c0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	da0b      	bge.n	80099e0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80099c8:	78fb      	ldrb	r3, [r7, #3]
 80099ca:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80099ce:	68f9      	ldr	r1, [r7, #12]
 80099d0:	4613      	mov	r3, r2
 80099d2:	00db      	lsls	r3, r3, #3
 80099d4:	4413      	add	r3, r2
 80099d6:	009b      	lsls	r3, r3, #2
 80099d8:	440b      	add	r3, r1
 80099da:	3316      	adds	r3, #22
 80099dc:	781b      	ldrb	r3, [r3, #0]
 80099de:	e00b      	b.n	80099f8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80099e0:	78fb      	ldrb	r3, [r7, #3]
 80099e2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80099e6:	68f9      	ldr	r1, [r7, #12]
 80099e8:	4613      	mov	r3, r2
 80099ea:	00db      	lsls	r3, r3, #3
 80099ec:	4413      	add	r3, r2
 80099ee:	009b      	lsls	r3, r3, #2
 80099f0:	440b      	add	r3, r1
 80099f2:	f203 2356 	addw	r3, r3, #598	@ 0x256
 80099f6:	781b      	ldrb	r3, [r3, #0]
  }
}
 80099f8:	4618      	mov	r0, r3
 80099fa:	3714      	adds	r7, #20
 80099fc:	46bd      	mov	sp, r7
 80099fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a02:	4770      	bx	lr

08009a04 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009a04:	b580      	push	{r7, lr}
 8009a06:	b084      	sub	sp, #16
 8009a08:	af00      	add	r7, sp, #0
 8009a0a:	6078      	str	r0, [r7, #4]
 8009a0c:	460b      	mov	r3, r1
 8009a0e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009a10:	2300      	movs	r3, #0
 8009a12:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009a14:	2300      	movs	r3, #0
 8009a16:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009a1e:	78fa      	ldrb	r2, [r7, #3]
 8009a20:	4611      	mov	r1, r2
 8009a22:	4618      	mov	r0, r3
 8009a24:	f7fa fbc5 	bl	80041b2 <HAL_PCD_SetAddress>
 8009a28:	4603      	mov	r3, r0
 8009a2a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009a2c:	7bfb      	ldrb	r3, [r7, #15]
 8009a2e:	4618      	mov	r0, r3
 8009a30:	f000 f874 	bl	8009b1c <USBD_Get_USB_Status>
 8009a34:	4603      	mov	r3, r0
 8009a36:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009a38:	7bbb      	ldrb	r3, [r7, #14]
}
 8009a3a:	4618      	mov	r0, r3
 8009a3c:	3710      	adds	r7, #16
 8009a3e:	46bd      	mov	sp, r7
 8009a40:	bd80      	pop	{r7, pc}

08009a42 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009a42:	b580      	push	{r7, lr}
 8009a44:	b086      	sub	sp, #24
 8009a46:	af00      	add	r7, sp, #0
 8009a48:	60f8      	str	r0, [r7, #12]
 8009a4a:	607a      	str	r2, [r7, #4]
 8009a4c:	603b      	str	r3, [r7, #0]
 8009a4e:	460b      	mov	r3, r1
 8009a50:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009a52:	2300      	movs	r3, #0
 8009a54:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009a56:	2300      	movs	r3, #0
 8009a58:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009a60:	7af9      	ldrb	r1, [r7, #11]
 8009a62:	683b      	ldr	r3, [r7, #0]
 8009a64:	687a      	ldr	r2, [r7, #4]
 8009a66:	f7fa fccf 	bl	8004408 <HAL_PCD_EP_Transmit>
 8009a6a:	4603      	mov	r3, r0
 8009a6c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009a6e:	7dfb      	ldrb	r3, [r7, #23]
 8009a70:	4618      	mov	r0, r3
 8009a72:	f000 f853 	bl	8009b1c <USBD_Get_USB_Status>
 8009a76:	4603      	mov	r3, r0
 8009a78:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009a7a:	7dbb      	ldrb	r3, [r7, #22]
}
 8009a7c:	4618      	mov	r0, r3
 8009a7e:	3718      	adds	r7, #24
 8009a80:	46bd      	mov	sp, r7
 8009a82:	bd80      	pop	{r7, pc}

08009a84 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009a84:	b580      	push	{r7, lr}
 8009a86:	b086      	sub	sp, #24
 8009a88:	af00      	add	r7, sp, #0
 8009a8a:	60f8      	str	r0, [r7, #12]
 8009a8c:	607a      	str	r2, [r7, #4]
 8009a8e:	603b      	str	r3, [r7, #0]
 8009a90:	460b      	mov	r3, r1
 8009a92:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009a94:	2300      	movs	r3, #0
 8009a96:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009a98:	2300      	movs	r3, #0
 8009a9a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009aa2:	7af9      	ldrb	r1, [r7, #11]
 8009aa4:	683b      	ldr	r3, [r7, #0]
 8009aa6:	687a      	ldr	r2, [r7, #4]
 8009aa8:	f7fa fc5b 	bl	8004362 <HAL_PCD_EP_Receive>
 8009aac:	4603      	mov	r3, r0
 8009aae:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009ab0:	7dfb      	ldrb	r3, [r7, #23]
 8009ab2:	4618      	mov	r0, r3
 8009ab4:	f000 f832 	bl	8009b1c <USBD_Get_USB_Status>
 8009ab8:	4603      	mov	r3, r0
 8009aba:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009abc:	7dbb      	ldrb	r3, [r7, #22]
}
 8009abe:	4618      	mov	r0, r3
 8009ac0:	3718      	adds	r7, #24
 8009ac2:	46bd      	mov	sp, r7
 8009ac4:	bd80      	pop	{r7, pc}

08009ac6 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009ac6:	b580      	push	{r7, lr}
 8009ac8:	b082      	sub	sp, #8
 8009aca:	af00      	add	r7, sp, #0
 8009acc:	6078      	str	r0, [r7, #4]
 8009ace:	460b      	mov	r3, r1
 8009ad0:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009ad8:	78fa      	ldrb	r2, [r7, #3]
 8009ada:	4611      	mov	r1, r2
 8009adc:	4618      	mov	r0, r3
 8009ade:	f7fa fc7b 	bl	80043d8 <HAL_PCD_EP_GetRxCount>
 8009ae2:	4603      	mov	r3, r0
}
 8009ae4:	4618      	mov	r0, r3
 8009ae6:	3708      	adds	r7, #8
 8009ae8:	46bd      	mov	sp, r7
 8009aea:	bd80      	pop	{r7, pc}

08009aec <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8009aec:	b480      	push	{r7}
 8009aee:	b083      	sub	sp, #12
 8009af0:	af00      	add	r7, sp, #0
 8009af2:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8009af4:	4b03      	ldr	r3, [pc, #12]	@ (8009b04 <USBD_static_malloc+0x18>)
}
 8009af6:	4618      	mov	r0, r3
 8009af8:	370c      	adds	r7, #12
 8009afa:	46bd      	mov	sp, r7
 8009afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b00:	4770      	bx	lr
 8009b02:	bf00      	nop
 8009b04:	20001eb4 	.word	0x20001eb4

08009b08 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8009b08:	b480      	push	{r7}
 8009b0a:	b083      	sub	sp, #12
 8009b0c:	af00      	add	r7, sp, #0
 8009b0e:	6078      	str	r0, [r7, #4]

}
 8009b10:	bf00      	nop
 8009b12:	370c      	adds	r7, #12
 8009b14:	46bd      	mov	sp, r7
 8009b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b1a:	4770      	bx	lr

08009b1c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009b1c:	b480      	push	{r7}
 8009b1e:	b085      	sub	sp, #20
 8009b20:	af00      	add	r7, sp, #0
 8009b22:	4603      	mov	r3, r0
 8009b24:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009b26:	2300      	movs	r3, #0
 8009b28:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009b2a:	79fb      	ldrb	r3, [r7, #7]
 8009b2c:	2b03      	cmp	r3, #3
 8009b2e:	d817      	bhi.n	8009b60 <USBD_Get_USB_Status+0x44>
 8009b30:	a201      	add	r2, pc, #4	@ (adr r2, 8009b38 <USBD_Get_USB_Status+0x1c>)
 8009b32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b36:	bf00      	nop
 8009b38:	08009b49 	.word	0x08009b49
 8009b3c:	08009b4f 	.word	0x08009b4f
 8009b40:	08009b55 	.word	0x08009b55
 8009b44:	08009b5b 	.word	0x08009b5b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8009b48:	2300      	movs	r3, #0
 8009b4a:	73fb      	strb	r3, [r7, #15]
    break;
 8009b4c:	e00b      	b.n	8009b66 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009b4e:	2303      	movs	r3, #3
 8009b50:	73fb      	strb	r3, [r7, #15]
    break;
 8009b52:	e008      	b.n	8009b66 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009b54:	2301      	movs	r3, #1
 8009b56:	73fb      	strb	r3, [r7, #15]
    break;
 8009b58:	e005      	b.n	8009b66 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009b5a:	2303      	movs	r3, #3
 8009b5c:	73fb      	strb	r3, [r7, #15]
    break;
 8009b5e:	e002      	b.n	8009b66 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009b60:	2303      	movs	r3, #3
 8009b62:	73fb      	strb	r3, [r7, #15]
    break;
 8009b64:	bf00      	nop
  }
  return usb_status;
 8009b66:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b68:	4618      	mov	r0, r3
 8009b6a:	3714      	adds	r7, #20
 8009b6c:	46bd      	mov	sp, r7
 8009b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b72:	4770      	bx	lr

08009b74 <__cvt>:
 8009b74:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009b78:	ec57 6b10 	vmov	r6, r7, d0
 8009b7c:	2f00      	cmp	r7, #0
 8009b7e:	460c      	mov	r4, r1
 8009b80:	4619      	mov	r1, r3
 8009b82:	463b      	mov	r3, r7
 8009b84:	bfbb      	ittet	lt
 8009b86:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8009b8a:	461f      	movlt	r7, r3
 8009b8c:	2300      	movge	r3, #0
 8009b8e:	232d      	movlt	r3, #45	@ 0x2d
 8009b90:	700b      	strb	r3, [r1, #0]
 8009b92:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009b94:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8009b98:	4691      	mov	r9, r2
 8009b9a:	f023 0820 	bic.w	r8, r3, #32
 8009b9e:	bfbc      	itt	lt
 8009ba0:	4632      	movlt	r2, r6
 8009ba2:	4616      	movlt	r6, r2
 8009ba4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009ba8:	d005      	beq.n	8009bb6 <__cvt+0x42>
 8009baa:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8009bae:	d100      	bne.n	8009bb2 <__cvt+0x3e>
 8009bb0:	3401      	adds	r4, #1
 8009bb2:	2102      	movs	r1, #2
 8009bb4:	e000      	b.n	8009bb8 <__cvt+0x44>
 8009bb6:	2103      	movs	r1, #3
 8009bb8:	ab03      	add	r3, sp, #12
 8009bba:	9301      	str	r3, [sp, #4]
 8009bbc:	ab02      	add	r3, sp, #8
 8009bbe:	9300      	str	r3, [sp, #0]
 8009bc0:	ec47 6b10 	vmov	d0, r6, r7
 8009bc4:	4653      	mov	r3, sl
 8009bc6:	4622      	mov	r2, r4
 8009bc8:	f000 fe5a 	bl	800a880 <_dtoa_r>
 8009bcc:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009bd0:	4605      	mov	r5, r0
 8009bd2:	d119      	bne.n	8009c08 <__cvt+0x94>
 8009bd4:	f019 0f01 	tst.w	r9, #1
 8009bd8:	d00e      	beq.n	8009bf8 <__cvt+0x84>
 8009bda:	eb00 0904 	add.w	r9, r0, r4
 8009bde:	2200      	movs	r2, #0
 8009be0:	2300      	movs	r3, #0
 8009be2:	4630      	mov	r0, r6
 8009be4:	4639      	mov	r1, r7
 8009be6:	f7f6 ff77 	bl	8000ad8 <__aeabi_dcmpeq>
 8009bea:	b108      	cbz	r0, 8009bf0 <__cvt+0x7c>
 8009bec:	f8cd 900c 	str.w	r9, [sp, #12]
 8009bf0:	2230      	movs	r2, #48	@ 0x30
 8009bf2:	9b03      	ldr	r3, [sp, #12]
 8009bf4:	454b      	cmp	r3, r9
 8009bf6:	d31e      	bcc.n	8009c36 <__cvt+0xc2>
 8009bf8:	9b03      	ldr	r3, [sp, #12]
 8009bfa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009bfc:	1b5b      	subs	r3, r3, r5
 8009bfe:	4628      	mov	r0, r5
 8009c00:	6013      	str	r3, [r2, #0]
 8009c02:	b004      	add	sp, #16
 8009c04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c08:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009c0c:	eb00 0904 	add.w	r9, r0, r4
 8009c10:	d1e5      	bne.n	8009bde <__cvt+0x6a>
 8009c12:	7803      	ldrb	r3, [r0, #0]
 8009c14:	2b30      	cmp	r3, #48	@ 0x30
 8009c16:	d10a      	bne.n	8009c2e <__cvt+0xba>
 8009c18:	2200      	movs	r2, #0
 8009c1a:	2300      	movs	r3, #0
 8009c1c:	4630      	mov	r0, r6
 8009c1e:	4639      	mov	r1, r7
 8009c20:	f7f6 ff5a 	bl	8000ad8 <__aeabi_dcmpeq>
 8009c24:	b918      	cbnz	r0, 8009c2e <__cvt+0xba>
 8009c26:	f1c4 0401 	rsb	r4, r4, #1
 8009c2a:	f8ca 4000 	str.w	r4, [sl]
 8009c2e:	f8da 3000 	ldr.w	r3, [sl]
 8009c32:	4499      	add	r9, r3
 8009c34:	e7d3      	b.n	8009bde <__cvt+0x6a>
 8009c36:	1c59      	adds	r1, r3, #1
 8009c38:	9103      	str	r1, [sp, #12]
 8009c3a:	701a      	strb	r2, [r3, #0]
 8009c3c:	e7d9      	b.n	8009bf2 <__cvt+0x7e>

08009c3e <__exponent>:
 8009c3e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009c40:	2900      	cmp	r1, #0
 8009c42:	bfba      	itte	lt
 8009c44:	4249      	neglt	r1, r1
 8009c46:	232d      	movlt	r3, #45	@ 0x2d
 8009c48:	232b      	movge	r3, #43	@ 0x2b
 8009c4a:	2909      	cmp	r1, #9
 8009c4c:	7002      	strb	r2, [r0, #0]
 8009c4e:	7043      	strb	r3, [r0, #1]
 8009c50:	dd29      	ble.n	8009ca6 <__exponent+0x68>
 8009c52:	f10d 0307 	add.w	r3, sp, #7
 8009c56:	461d      	mov	r5, r3
 8009c58:	270a      	movs	r7, #10
 8009c5a:	461a      	mov	r2, r3
 8009c5c:	fbb1 f6f7 	udiv	r6, r1, r7
 8009c60:	fb07 1416 	mls	r4, r7, r6, r1
 8009c64:	3430      	adds	r4, #48	@ 0x30
 8009c66:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009c6a:	460c      	mov	r4, r1
 8009c6c:	2c63      	cmp	r4, #99	@ 0x63
 8009c6e:	f103 33ff 	add.w	r3, r3, #4294967295
 8009c72:	4631      	mov	r1, r6
 8009c74:	dcf1      	bgt.n	8009c5a <__exponent+0x1c>
 8009c76:	3130      	adds	r1, #48	@ 0x30
 8009c78:	1e94      	subs	r4, r2, #2
 8009c7a:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009c7e:	1c41      	adds	r1, r0, #1
 8009c80:	4623      	mov	r3, r4
 8009c82:	42ab      	cmp	r3, r5
 8009c84:	d30a      	bcc.n	8009c9c <__exponent+0x5e>
 8009c86:	f10d 0309 	add.w	r3, sp, #9
 8009c8a:	1a9b      	subs	r3, r3, r2
 8009c8c:	42ac      	cmp	r4, r5
 8009c8e:	bf88      	it	hi
 8009c90:	2300      	movhi	r3, #0
 8009c92:	3302      	adds	r3, #2
 8009c94:	4403      	add	r3, r0
 8009c96:	1a18      	subs	r0, r3, r0
 8009c98:	b003      	add	sp, #12
 8009c9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009c9c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009ca0:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009ca4:	e7ed      	b.n	8009c82 <__exponent+0x44>
 8009ca6:	2330      	movs	r3, #48	@ 0x30
 8009ca8:	3130      	adds	r1, #48	@ 0x30
 8009caa:	7083      	strb	r3, [r0, #2]
 8009cac:	70c1      	strb	r1, [r0, #3]
 8009cae:	1d03      	adds	r3, r0, #4
 8009cb0:	e7f1      	b.n	8009c96 <__exponent+0x58>
	...

08009cb4 <_printf_float>:
 8009cb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cb8:	b08d      	sub	sp, #52	@ 0x34
 8009cba:	460c      	mov	r4, r1
 8009cbc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009cc0:	4616      	mov	r6, r2
 8009cc2:	461f      	mov	r7, r3
 8009cc4:	4605      	mov	r5, r0
 8009cc6:	f000 fcdb 	bl	800a680 <_localeconv_r>
 8009cca:	6803      	ldr	r3, [r0, #0]
 8009ccc:	9304      	str	r3, [sp, #16]
 8009cce:	4618      	mov	r0, r3
 8009cd0:	f7f6 fad6 	bl	8000280 <strlen>
 8009cd4:	2300      	movs	r3, #0
 8009cd6:	930a      	str	r3, [sp, #40]	@ 0x28
 8009cd8:	f8d8 3000 	ldr.w	r3, [r8]
 8009cdc:	9005      	str	r0, [sp, #20]
 8009cde:	3307      	adds	r3, #7
 8009ce0:	f023 0307 	bic.w	r3, r3, #7
 8009ce4:	f103 0208 	add.w	r2, r3, #8
 8009ce8:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009cec:	f8d4 b000 	ldr.w	fp, [r4]
 8009cf0:	f8c8 2000 	str.w	r2, [r8]
 8009cf4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009cf8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009cfc:	9307      	str	r3, [sp, #28]
 8009cfe:	f8cd 8018 	str.w	r8, [sp, #24]
 8009d02:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009d06:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009d0a:	4b9c      	ldr	r3, [pc, #624]	@ (8009f7c <_printf_float+0x2c8>)
 8009d0c:	f04f 32ff 	mov.w	r2, #4294967295
 8009d10:	f7f6 ff14 	bl	8000b3c <__aeabi_dcmpun>
 8009d14:	bb70      	cbnz	r0, 8009d74 <_printf_float+0xc0>
 8009d16:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009d1a:	4b98      	ldr	r3, [pc, #608]	@ (8009f7c <_printf_float+0x2c8>)
 8009d1c:	f04f 32ff 	mov.w	r2, #4294967295
 8009d20:	f7f6 feee 	bl	8000b00 <__aeabi_dcmple>
 8009d24:	bb30      	cbnz	r0, 8009d74 <_printf_float+0xc0>
 8009d26:	2200      	movs	r2, #0
 8009d28:	2300      	movs	r3, #0
 8009d2a:	4640      	mov	r0, r8
 8009d2c:	4649      	mov	r1, r9
 8009d2e:	f7f6 fedd 	bl	8000aec <__aeabi_dcmplt>
 8009d32:	b110      	cbz	r0, 8009d3a <_printf_float+0x86>
 8009d34:	232d      	movs	r3, #45	@ 0x2d
 8009d36:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009d3a:	4a91      	ldr	r2, [pc, #580]	@ (8009f80 <_printf_float+0x2cc>)
 8009d3c:	4b91      	ldr	r3, [pc, #580]	@ (8009f84 <_printf_float+0x2d0>)
 8009d3e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009d42:	bf8c      	ite	hi
 8009d44:	4690      	movhi	r8, r2
 8009d46:	4698      	movls	r8, r3
 8009d48:	2303      	movs	r3, #3
 8009d4a:	6123      	str	r3, [r4, #16]
 8009d4c:	f02b 0304 	bic.w	r3, fp, #4
 8009d50:	6023      	str	r3, [r4, #0]
 8009d52:	f04f 0900 	mov.w	r9, #0
 8009d56:	9700      	str	r7, [sp, #0]
 8009d58:	4633      	mov	r3, r6
 8009d5a:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009d5c:	4621      	mov	r1, r4
 8009d5e:	4628      	mov	r0, r5
 8009d60:	f000 f9d2 	bl	800a108 <_printf_common>
 8009d64:	3001      	adds	r0, #1
 8009d66:	f040 808d 	bne.w	8009e84 <_printf_float+0x1d0>
 8009d6a:	f04f 30ff 	mov.w	r0, #4294967295
 8009d6e:	b00d      	add	sp, #52	@ 0x34
 8009d70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d74:	4642      	mov	r2, r8
 8009d76:	464b      	mov	r3, r9
 8009d78:	4640      	mov	r0, r8
 8009d7a:	4649      	mov	r1, r9
 8009d7c:	f7f6 fede 	bl	8000b3c <__aeabi_dcmpun>
 8009d80:	b140      	cbz	r0, 8009d94 <_printf_float+0xe0>
 8009d82:	464b      	mov	r3, r9
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	bfbc      	itt	lt
 8009d88:	232d      	movlt	r3, #45	@ 0x2d
 8009d8a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009d8e:	4a7e      	ldr	r2, [pc, #504]	@ (8009f88 <_printf_float+0x2d4>)
 8009d90:	4b7e      	ldr	r3, [pc, #504]	@ (8009f8c <_printf_float+0x2d8>)
 8009d92:	e7d4      	b.n	8009d3e <_printf_float+0x8a>
 8009d94:	6863      	ldr	r3, [r4, #4]
 8009d96:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8009d9a:	9206      	str	r2, [sp, #24]
 8009d9c:	1c5a      	adds	r2, r3, #1
 8009d9e:	d13b      	bne.n	8009e18 <_printf_float+0x164>
 8009da0:	2306      	movs	r3, #6
 8009da2:	6063      	str	r3, [r4, #4]
 8009da4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8009da8:	2300      	movs	r3, #0
 8009daa:	6022      	str	r2, [r4, #0]
 8009dac:	9303      	str	r3, [sp, #12]
 8009dae:	ab0a      	add	r3, sp, #40	@ 0x28
 8009db0:	e9cd a301 	strd	sl, r3, [sp, #4]
 8009db4:	ab09      	add	r3, sp, #36	@ 0x24
 8009db6:	9300      	str	r3, [sp, #0]
 8009db8:	6861      	ldr	r1, [r4, #4]
 8009dba:	ec49 8b10 	vmov	d0, r8, r9
 8009dbe:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009dc2:	4628      	mov	r0, r5
 8009dc4:	f7ff fed6 	bl	8009b74 <__cvt>
 8009dc8:	9b06      	ldr	r3, [sp, #24]
 8009dca:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009dcc:	2b47      	cmp	r3, #71	@ 0x47
 8009dce:	4680      	mov	r8, r0
 8009dd0:	d129      	bne.n	8009e26 <_printf_float+0x172>
 8009dd2:	1cc8      	adds	r0, r1, #3
 8009dd4:	db02      	blt.n	8009ddc <_printf_float+0x128>
 8009dd6:	6863      	ldr	r3, [r4, #4]
 8009dd8:	4299      	cmp	r1, r3
 8009dda:	dd41      	ble.n	8009e60 <_printf_float+0x1ac>
 8009ddc:	f1aa 0a02 	sub.w	sl, sl, #2
 8009de0:	fa5f fa8a 	uxtb.w	sl, sl
 8009de4:	3901      	subs	r1, #1
 8009de6:	4652      	mov	r2, sl
 8009de8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009dec:	9109      	str	r1, [sp, #36]	@ 0x24
 8009dee:	f7ff ff26 	bl	8009c3e <__exponent>
 8009df2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009df4:	1813      	adds	r3, r2, r0
 8009df6:	2a01      	cmp	r2, #1
 8009df8:	4681      	mov	r9, r0
 8009dfa:	6123      	str	r3, [r4, #16]
 8009dfc:	dc02      	bgt.n	8009e04 <_printf_float+0x150>
 8009dfe:	6822      	ldr	r2, [r4, #0]
 8009e00:	07d2      	lsls	r2, r2, #31
 8009e02:	d501      	bpl.n	8009e08 <_printf_float+0x154>
 8009e04:	3301      	adds	r3, #1
 8009e06:	6123      	str	r3, [r4, #16]
 8009e08:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d0a2      	beq.n	8009d56 <_printf_float+0xa2>
 8009e10:	232d      	movs	r3, #45	@ 0x2d
 8009e12:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009e16:	e79e      	b.n	8009d56 <_printf_float+0xa2>
 8009e18:	9a06      	ldr	r2, [sp, #24]
 8009e1a:	2a47      	cmp	r2, #71	@ 0x47
 8009e1c:	d1c2      	bne.n	8009da4 <_printf_float+0xf0>
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d1c0      	bne.n	8009da4 <_printf_float+0xf0>
 8009e22:	2301      	movs	r3, #1
 8009e24:	e7bd      	b.n	8009da2 <_printf_float+0xee>
 8009e26:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009e2a:	d9db      	bls.n	8009de4 <_printf_float+0x130>
 8009e2c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009e30:	d118      	bne.n	8009e64 <_printf_float+0x1b0>
 8009e32:	2900      	cmp	r1, #0
 8009e34:	6863      	ldr	r3, [r4, #4]
 8009e36:	dd0b      	ble.n	8009e50 <_printf_float+0x19c>
 8009e38:	6121      	str	r1, [r4, #16]
 8009e3a:	b913      	cbnz	r3, 8009e42 <_printf_float+0x18e>
 8009e3c:	6822      	ldr	r2, [r4, #0]
 8009e3e:	07d0      	lsls	r0, r2, #31
 8009e40:	d502      	bpl.n	8009e48 <_printf_float+0x194>
 8009e42:	3301      	adds	r3, #1
 8009e44:	440b      	add	r3, r1
 8009e46:	6123      	str	r3, [r4, #16]
 8009e48:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009e4a:	f04f 0900 	mov.w	r9, #0
 8009e4e:	e7db      	b.n	8009e08 <_printf_float+0x154>
 8009e50:	b913      	cbnz	r3, 8009e58 <_printf_float+0x1a4>
 8009e52:	6822      	ldr	r2, [r4, #0]
 8009e54:	07d2      	lsls	r2, r2, #31
 8009e56:	d501      	bpl.n	8009e5c <_printf_float+0x1a8>
 8009e58:	3302      	adds	r3, #2
 8009e5a:	e7f4      	b.n	8009e46 <_printf_float+0x192>
 8009e5c:	2301      	movs	r3, #1
 8009e5e:	e7f2      	b.n	8009e46 <_printf_float+0x192>
 8009e60:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009e64:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009e66:	4299      	cmp	r1, r3
 8009e68:	db05      	blt.n	8009e76 <_printf_float+0x1c2>
 8009e6a:	6823      	ldr	r3, [r4, #0]
 8009e6c:	6121      	str	r1, [r4, #16]
 8009e6e:	07d8      	lsls	r0, r3, #31
 8009e70:	d5ea      	bpl.n	8009e48 <_printf_float+0x194>
 8009e72:	1c4b      	adds	r3, r1, #1
 8009e74:	e7e7      	b.n	8009e46 <_printf_float+0x192>
 8009e76:	2900      	cmp	r1, #0
 8009e78:	bfd4      	ite	le
 8009e7a:	f1c1 0202 	rsble	r2, r1, #2
 8009e7e:	2201      	movgt	r2, #1
 8009e80:	4413      	add	r3, r2
 8009e82:	e7e0      	b.n	8009e46 <_printf_float+0x192>
 8009e84:	6823      	ldr	r3, [r4, #0]
 8009e86:	055a      	lsls	r2, r3, #21
 8009e88:	d407      	bmi.n	8009e9a <_printf_float+0x1e6>
 8009e8a:	6923      	ldr	r3, [r4, #16]
 8009e8c:	4642      	mov	r2, r8
 8009e8e:	4631      	mov	r1, r6
 8009e90:	4628      	mov	r0, r5
 8009e92:	47b8      	blx	r7
 8009e94:	3001      	adds	r0, #1
 8009e96:	d12b      	bne.n	8009ef0 <_printf_float+0x23c>
 8009e98:	e767      	b.n	8009d6a <_printf_float+0xb6>
 8009e9a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009e9e:	f240 80dd 	bls.w	800a05c <_printf_float+0x3a8>
 8009ea2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009ea6:	2200      	movs	r2, #0
 8009ea8:	2300      	movs	r3, #0
 8009eaa:	f7f6 fe15 	bl	8000ad8 <__aeabi_dcmpeq>
 8009eae:	2800      	cmp	r0, #0
 8009eb0:	d033      	beq.n	8009f1a <_printf_float+0x266>
 8009eb2:	4a37      	ldr	r2, [pc, #220]	@ (8009f90 <_printf_float+0x2dc>)
 8009eb4:	2301      	movs	r3, #1
 8009eb6:	4631      	mov	r1, r6
 8009eb8:	4628      	mov	r0, r5
 8009eba:	47b8      	blx	r7
 8009ebc:	3001      	adds	r0, #1
 8009ebe:	f43f af54 	beq.w	8009d6a <_printf_float+0xb6>
 8009ec2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8009ec6:	4543      	cmp	r3, r8
 8009ec8:	db02      	blt.n	8009ed0 <_printf_float+0x21c>
 8009eca:	6823      	ldr	r3, [r4, #0]
 8009ecc:	07d8      	lsls	r0, r3, #31
 8009ece:	d50f      	bpl.n	8009ef0 <_printf_float+0x23c>
 8009ed0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009ed4:	4631      	mov	r1, r6
 8009ed6:	4628      	mov	r0, r5
 8009ed8:	47b8      	blx	r7
 8009eda:	3001      	adds	r0, #1
 8009edc:	f43f af45 	beq.w	8009d6a <_printf_float+0xb6>
 8009ee0:	f04f 0900 	mov.w	r9, #0
 8009ee4:	f108 38ff 	add.w	r8, r8, #4294967295
 8009ee8:	f104 0a1a 	add.w	sl, r4, #26
 8009eec:	45c8      	cmp	r8, r9
 8009eee:	dc09      	bgt.n	8009f04 <_printf_float+0x250>
 8009ef0:	6823      	ldr	r3, [r4, #0]
 8009ef2:	079b      	lsls	r3, r3, #30
 8009ef4:	f100 8103 	bmi.w	800a0fe <_printf_float+0x44a>
 8009ef8:	68e0      	ldr	r0, [r4, #12]
 8009efa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009efc:	4298      	cmp	r0, r3
 8009efe:	bfb8      	it	lt
 8009f00:	4618      	movlt	r0, r3
 8009f02:	e734      	b.n	8009d6e <_printf_float+0xba>
 8009f04:	2301      	movs	r3, #1
 8009f06:	4652      	mov	r2, sl
 8009f08:	4631      	mov	r1, r6
 8009f0a:	4628      	mov	r0, r5
 8009f0c:	47b8      	blx	r7
 8009f0e:	3001      	adds	r0, #1
 8009f10:	f43f af2b 	beq.w	8009d6a <_printf_float+0xb6>
 8009f14:	f109 0901 	add.w	r9, r9, #1
 8009f18:	e7e8      	b.n	8009eec <_printf_float+0x238>
 8009f1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	dc39      	bgt.n	8009f94 <_printf_float+0x2e0>
 8009f20:	4a1b      	ldr	r2, [pc, #108]	@ (8009f90 <_printf_float+0x2dc>)
 8009f22:	2301      	movs	r3, #1
 8009f24:	4631      	mov	r1, r6
 8009f26:	4628      	mov	r0, r5
 8009f28:	47b8      	blx	r7
 8009f2a:	3001      	adds	r0, #1
 8009f2c:	f43f af1d 	beq.w	8009d6a <_printf_float+0xb6>
 8009f30:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009f34:	ea59 0303 	orrs.w	r3, r9, r3
 8009f38:	d102      	bne.n	8009f40 <_printf_float+0x28c>
 8009f3a:	6823      	ldr	r3, [r4, #0]
 8009f3c:	07d9      	lsls	r1, r3, #31
 8009f3e:	d5d7      	bpl.n	8009ef0 <_printf_float+0x23c>
 8009f40:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009f44:	4631      	mov	r1, r6
 8009f46:	4628      	mov	r0, r5
 8009f48:	47b8      	blx	r7
 8009f4a:	3001      	adds	r0, #1
 8009f4c:	f43f af0d 	beq.w	8009d6a <_printf_float+0xb6>
 8009f50:	f04f 0a00 	mov.w	sl, #0
 8009f54:	f104 0b1a 	add.w	fp, r4, #26
 8009f58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f5a:	425b      	negs	r3, r3
 8009f5c:	4553      	cmp	r3, sl
 8009f5e:	dc01      	bgt.n	8009f64 <_printf_float+0x2b0>
 8009f60:	464b      	mov	r3, r9
 8009f62:	e793      	b.n	8009e8c <_printf_float+0x1d8>
 8009f64:	2301      	movs	r3, #1
 8009f66:	465a      	mov	r2, fp
 8009f68:	4631      	mov	r1, r6
 8009f6a:	4628      	mov	r0, r5
 8009f6c:	47b8      	blx	r7
 8009f6e:	3001      	adds	r0, #1
 8009f70:	f43f aefb 	beq.w	8009d6a <_printf_float+0xb6>
 8009f74:	f10a 0a01 	add.w	sl, sl, #1
 8009f78:	e7ee      	b.n	8009f58 <_printf_float+0x2a4>
 8009f7a:	bf00      	nop
 8009f7c:	7fefffff 	.word	0x7fefffff
 8009f80:	0800cb30 	.word	0x0800cb30
 8009f84:	0800cb2c 	.word	0x0800cb2c
 8009f88:	0800cb38 	.word	0x0800cb38
 8009f8c:	0800cb34 	.word	0x0800cb34
 8009f90:	0800cb3c 	.word	0x0800cb3c
 8009f94:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009f96:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009f9a:	4553      	cmp	r3, sl
 8009f9c:	bfa8      	it	ge
 8009f9e:	4653      	movge	r3, sl
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	4699      	mov	r9, r3
 8009fa4:	dc36      	bgt.n	800a014 <_printf_float+0x360>
 8009fa6:	f04f 0b00 	mov.w	fp, #0
 8009faa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009fae:	f104 021a 	add.w	r2, r4, #26
 8009fb2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009fb4:	9306      	str	r3, [sp, #24]
 8009fb6:	eba3 0309 	sub.w	r3, r3, r9
 8009fba:	455b      	cmp	r3, fp
 8009fbc:	dc31      	bgt.n	800a022 <_printf_float+0x36e>
 8009fbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009fc0:	459a      	cmp	sl, r3
 8009fc2:	dc3a      	bgt.n	800a03a <_printf_float+0x386>
 8009fc4:	6823      	ldr	r3, [r4, #0]
 8009fc6:	07da      	lsls	r2, r3, #31
 8009fc8:	d437      	bmi.n	800a03a <_printf_float+0x386>
 8009fca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009fcc:	ebaa 0903 	sub.w	r9, sl, r3
 8009fd0:	9b06      	ldr	r3, [sp, #24]
 8009fd2:	ebaa 0303 	sub.w	r3, sl, r3
 8009fd6:	4599      	cmp	r9, r3
 8009fd8:	bfa8      	it	ge
 8009fda:	4699      	movge	r9, r3
 8009fdc:	f1b9 0f00 	cmp.w	r9, #0
 8009fe0:	dc33      	bgt.n	800a04a <_printf_float+0x396>
 8009fe2:	f04f 0800 	mov.w	r8, #0
 8009fe6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009fea:	f104 0b1a 	add.w	fp, r4, #26
 8009fee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ff0:	ebaa 0303 	sub.w	r3, sl, r3
 8009ff4:	eba3 0309 	sub.w	r3, r3, r9
 8009ff8:	4543      	cmp	r3, r8
 8009ffa:	f77f af79 	ble.w	8009ef0 <_printf_float+0x23c>
 8009ffe:	2301      	movs	r3, #1
 800a000:	465a      	mov	r2, fp
 800a002:	4631      	mov	r1, r6
 800a004:	4628      	mov	r0, r5
 800a006:	47b8      	blx	r7
 800a008:	3001      	adds	r0, #1
 800a00a:	f43f aeae 	beq.w	8009d6a <_printf_float+0xb6>
 800a00e:	f108 0801 	add.w	r8, r8, #1
 800a012:	e7ec      	b.n	8009fee <_printf_float+0x33a>
 800a014:	4642      	mov	r2, r8
 800a016:	4631      	mov	r1, r6
 800a018:	4628      	mov	r0, r5
 800a01a:	47b8      	blx	r7
 800a01c:	3001      	adds	r0, #1
 800a01e:	d1c2      	bne.n	8009fa6 <_printf_float+0x2f2>
 800a020:	e6a3      	b.n	8009d6a <_printf_float+0xb6>
 800a022:	2301      	movs	r3, #1
 800a024:	4631      	mov	r1, r6
 800a026:	4628      	mov	r0, r5
 800a028:	9206      	str	r2, [sp, #24]
 800a02a:	47b8      	blx	r7
 800a02c:	3001      	adds	r0, #1
 800a02e:	f43f ae9c 	beq.w	8009d6a <_printf_float+0xb6>
 800a032:	9a06      	ldr	r2, [sp, #24]
 800a034:	f10b 0b01 	add.w	fp, fp, #1
 800a038:	e7bb      	b.n	8009fb2 <_printf_float+0x2fe>
 800a03a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a03e:	4631      	mov	r1, r6
 800a040:	4628      	mov	r0, r5
 800a042:	47b8      	blx	r7
 800a044:	3001      	adds	r0, #1
 800a046:	d1c0      	bne.n	8009fca <_printf_float+0x316>
 800a048:	e68f      	b.n	8009d6a <_printf_float+0xb6>
 800a04a:	9a06      	ldr	r2, [sp, #24]
 800a04c:	464b      	mov	r3, r9
 800a04e:	4442      	add	r2, r8
 800a050:	4631      	mov	r1, r6
 800a052:	4628      	mov	r0, r5
 800a054:	47b8      	blx	r7
 800a056:	3001      	adds	r0, #1
 800a058:	d1c3      	bne.n	8009fe2 <_printf_float+0x32e>
 800a05a:	e686      	b.n	8009d6a <_printf_float+0xb6>
 800a05c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a060:	f1ba 0f01 	cmp.w	sl, #1
 800a064:	dc01      	bgt.n	800a06a <_printf_float+0x3b6>
 800a066:	07db      	lsls	r3, r3, #31
 800a068:	d536      	bpl.n	800a0d8 <_printf_float+0x424>
 800a06a:	2301      	movs	r3, #1
 800a06c:	4642      	mov	r2, r8
 800a06e:	4631      	mov	r1, r6
 800a070:	4628      	mov	r0, r5
 800a072:	47b8      	blx	r7
 800a074:	3001      	adds	r0, #1
 800a076:	f43f ae78 	beq.w	8009d6a <_printf_float+0xb6>
 800a07a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a07e:	4631      	mov	r1, r6
 800a080:	4628      	mov	r0, r5
 800a082:	47b8      	blx	r7
 800a084:	3001      	adds	r0, #1
 800a086:	f43f ae70 	beq.w	8009d6a <_printf_float+0xb6>
 800a08a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a08e:	2200      	movs	r2, #0
 800a090:	2300      	movs	r3, #0
 800a092:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a096:	f7f6 fd1f 	bl	8000ad8 <__aeabi_dcmpeq>
 800a09a:	b9c0      	cbnz	r0, 800a0ce <_printf_float+0x41a>
 800a09c:	4653      	mov	r3, sl
 800a09e:	f108 0201 	add.w	r2, r8, #1
 800a0a2:	4631      	mov	r1, r6
 800a0a4:	4628      	mov	r0, r5
 800a0a6:	47b8      	blx	r7
 800a0a8:	3001      	adds	r0, #1
 800a0aa:	d10c      	bne.n	800a0c6 <_printf_float+0x412>
 800a0ac:	e65d      	b.n	8009d6a <_printf_float+0xb6>
 800a0ae:	2301      	movs	r3, #1
 800a0b0:	465a      	mov	r2, fp
 800a0b2:	4631      	mov	r1, r6
 800a0b4:	4628      	mov	r0, r5
 800a0b6:	47b8      	blx	r7
 800a0b8:	3001      	adds	r0, #1
 800a0ba:	f43f ae56 	beq.w	8009d6a <_printf_float+0xb6>
 800a0be:	f108 0801 	add.w	r8, r8, #1
 800a0c2:	45d0      	cmp	r8, sl
 800a0c4:	dbf3      	blt.n	800a0ae <_printf_float+0x3fa>
 800a0c6:	464b      	mov	r3, r9
 800a0c8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a0cc:	e6df      	b.n	8009e8e <_printf_float+0x1da>
 800a0ce:	f04f 0800 	mov.w	r8, #0
 800a0d2:	f104 0b1a 	add.w	fp, r4, #26
 800a0d6:	e7f4      	b.n	800a0c2 <_printf_float+0x40e>
 800a0d8:	2301      	movs	r3, #1
 800a0da:	4642      	mov	r2, r8
 800a0dc:	e7e1      	b.n	800a0a2 <_printf_float+0x3ee>
 800a0de:	2301      	movs	r3, #1
 800a0e0:	464a      	mov	r2, r9
 800a0e2:	4631      	mov	r1, r6
 800a0e4:	4628      	mov	r0, r5
 800a0e6:	47b8      	blx	r7
 800a0e8:	3001      	adds	r0, #1
 800a0ea:	f43f ae3e 	beq.w	8009d6a <_printf_float+0xb6>
 800a0ee:	f108 0801 	add.w	r8, r8, #1
 800a0f2:	68e3      	ldr	r3, [r4, #12]
 800a0f4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a0f6:	1a5b      	subs	r3, r3, r1
 800a0f8:	4543      	cmp	r3, r8
 800a0fa:	dcf0      	bgt.n	800a0de <_printf_float+0x42a>
 800a0fc:	e6fc      	b.n	8009ef8 <_printf_float+0x244>
 800a0fe:	f04f 0800 	mov.w	r8, #0
 800a102:	f104 0919 	add.w	r9, r4, #25
 800a106:	e7f4      	b.n	800a0f2 <_printf_float+0x43e>

0800a108 <_printf_common>:
 800a108:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a10c:	4616      	mov	r6, r2
 800a10e:	4698      	mov	r8, r3
 800a110:	688a      	ldr	r2, [r1, #8]
 800a112:	690b      	ldr	r3, [r1, #16]
 800a114:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a118:	4293      	cmp	r3, r2
 800a11a:	bfb8      	it	lt
 800a11c:	4613      	movlt	r3, r2
 800a11e:	6033      	str	r3, [r6, #0]
 800a120:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a124:	4607      	mov	r7, r0
 800a126:	460c      	mov	r4, r1
 800a128:	b10a      	cbz	r2, 800a12e <_printf_common+0x26>
 800a12a:	3301      	adds	r3, #1
 800a12c:	6033      	str	r3, [r6, #0]
 800a12e:	6823      	ldr	r3, [r4, #0]
 800a130:	0699      	lsls	r1, r3, #26
 800a132:	bf42      	ittt	mi
 800a134:	6833      	ldrmi	r3, [r6, #0]
 800a136:	3302      	addmi	r3, #2
 800a138:	6033      	strmi	r3, [r6, #0]
 800a13a:	6825      	ldr	r5, [r4, #0]
 800a13c:	f015 0506 	ands.w	r5, r5, #6
 800a140:	d106      	bne.n	800a150 <_printf_common+0x48>
 800a142:	f104 0a19 	add.w	sl, r4, #25
 800a146:	68e3      	ldr	r3, [r4, #12]
 800a148:	6832      	ldr	r2, [r6, #0]
 800a14a:	1a9b      	subs	r3, r3, r2
 800a14c:	42ab      	cmp	r3, r5
 800a14e:	dc26      	bgt.n	800a19e <_printf_common+0x96>
 800a150:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a154:	6822      	ldr	r2, [r4, #0]
 800a156:	3b00      	subs	r3, #0
 800a158:	bf18      	it	ne
 800a15a:	2301      	movne	r3, #1
 800a15c:	0692      	lsls	r2, r2, #26
 800a15e:	d42b      	bmi.n	800a1b8 <_printf_common+0xb0>
 800a160:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a164:	4641      	mov	r1, r8
 800a166:	4638      	mov	r0, r7
 800a168:	47c8      	blx	r9
 800a16a:	3001      	adds	r0, #1
 800a16c:	d01e      	beq.n	800a1ac <_printf_common+0xa4>
 800a16e:	6823      	ldr	r3, [r4, #0]
 800a170:	6922      	ldr	r2, [r4, #16]
 800a172:	f003 0306 	and.w	r3, r3, #6
 800a176:	2b04      	cmp	r3, #4
 800a178:	bf02      	ittt	eq
 800a17a:	68e5      	ldreq	r5, [r4, #12]
 800a17c:	6833      	ldreq	r3, [r6, #0]
 800a17e:	1aed      	subeq	r5, r5, r3
 800a180:	68a3      	ldr	r3, [r4, #8]
 800a182:	bf0c      	ite	eq
 800a184:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a188:	2500      	movne	r5, #0
 800a18a:	4293      	cmp	r3, r2
 800a18c:	bfc4      	itt	gt
 800a18e:	1a9b      	subgt	r3, r3, r2
 800a190:	18ed      	addgt	r5, r5, r3
 800a192:	2600      	movs	r6, #0
 800a194:	341a      	adds	r4, #26
 800a196:	42b5      	cmp	r5, r6
 800a198:	d11a      	bne.n	800a1d0 <_printf_common+0xc8>
 800a19a:	2000      	movs	r0, #0
 800a19c:	e008      	b.n	800a1b0 <_printf_common+0xa8>
 800a19e:	2301      	movs	r3, #1
 800a1a0:	4652      	mov	r2, sl
 800a1a2:	4641      	mov	r1, r8
 800a1a4:	4638      	mov	r0, r7
 800a1a6:	47c8      	blx	r9
 800a1a8:	3001      	adds	r0, #1
 800a1aa:	d103      	bne.n	800a1b4 <_printf_common+0xac>
 800a1ac:	f04f 30ff 	mov.w	r0, #4294967295
 800a1b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a1b4:	3501      	adds	r5, #1
 800a1b6:	e7c6      	b.n	800a146 <_printf_common+0x3e>
 800a1b8:	18e1      	adds	r1, r4, r3
 800a1ba:	1c5a      	adds	r2, r3, #1
 800a1bc:	2030      	movs	r0, #48	@ 0x30
 800a1be:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a1c2:	4422      	add	r2, r4
 800a1c4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a1c8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a1cc:	3302      	adds	r3, #2
 800a1ce:	e7c7      	b.n	800a160 <_printf_common+0x58>
 800a1d0:	2301      	movs	r3, #1
 800a1d2:	4622      	mov	r2, r4
 800a1d4:	4641      	mov	r1, r8
 800a1d6:	4638      	mov	r0, r7
 800a1d8:	47c8      	blx	r9
 800a1da:	3001      	adds	r0, #1
 800a1dc:	d0e6      	beq.n	800a1ac <_printf_common+0xa4>
 800a1de:	3601      	adds	r6, #1
 800a1e0:	e7d9      	b.n	800a196 <_printf_common+0x8e>
	...

0800a1e4 <_printf_i>:
 800a1e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a1e8:	7e0f      	ldrb	r7, [r1, #24]
 800a1ea:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a1ec:	2f78      	cmp	r7, #120	@ 0x78
 800a1ee:	4691      	mov	r9, r2
 800a1f0:	4680      	mov	r8, r0
 800a1f2:	460c      	mov	r4, r1
 800a1f4:	469a      	mov	sl, r3
 800a1f6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a1fa:	d807      	bhi.n	800a20c <_printf_i+0x28>
 800a1fc:	2f62      	cmp	r7, #98	@ 0x62
 800a1fe:	d80a      	bhi.n	800a216 <_printf_i+0x32>
 800a200:	2f00      	cmp	r7, #0
 800a202:	f000 80d1 	beq.w	800a3a8 <_printf_i+0x1c4>
 800a206:	2f58      	cmp	r7, #88	@ 0x58
 800a208:	f000 80b8 	beq.w	800a37c <_printf_i+0x198>
 800a20c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a210:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a214:	e03a      	b.n	800a28c <_printf_i+0xa8>
 800a216:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a21a:	2b15      	cmp	r3, #21
 800a21c:	d8f6      	bhi.n	800a20c <_printf_i+0x28>
 800a21e:	a101      	add	r1, pc, #4	@ (adr r1, 800a224 <_printf_i+0x40>)
 800a220:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a224:	0800a27d 	.word	0x0800a27d
 800a228:	0800a291 	.word	0x0800a291
 800a22c:	0800a20d 	.word	0x0800a20d
 800a230:	0800a20d 	.word	0x0800a20d
 800a234:	0800a20d 	.word	0x0800a20d
 800a238:	0800a20d 	.word	0x0800a20d
 800a23c:	0800a291 	.word	0x0800a291
 800a240:	0800a20d 	.word	0x0800a20d
 800a244:	0800a20d 	.word	0x0800a20d
 800a248:	0800a20d 	.word	0x0800a20d
 800a24c:	0800a20d 	.word	0x0800a20d
 800a250:	0800a38f 	.word	0x0800a38f
 800a254:	0800a2bb 	.word	0x0800a2bb
 800a258:	0800a349 	.word	0x0800a349
 800a25c:	0800a20d 	.word	0x0800a20d
 800a260:	0800a20d 	.word	0x0800a20d
 800a264:	0800a3b1 	.word	0x0800a3b1
 800a268:	0800a20d 	.word	0x0800a20d
 800a26c:	0800a2bb 	.word	0x0800a2bb
 800a270:	0800a20d 	.word	0x0800a20d
 800a274:	0800a20d 	.word	0x0800a20d
 800a278:	0800a351 	.word	0x0800a351
 800a27c:	6833      	ldr	r3, [r6, #0]
 800a27e:	1d1a      	adds	r2, r3, #4
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	6032      	str	r2, [r6, #0]
 800a284:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a288:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a28c:	2301      	movs	r3, #1
 800a28e:	e09c      	b.n	800a3ca <_printf_i+0x1e6>
 800a290:	6833      	ldr	r3, [r6, #0]
 800a292:	6820      	ldr	r0, [r4, #0]
 800a294:	1d19      	adds	r1, r3, #4
 800a296:	6031      	str	r1, [r6, #0]
 800a298:	0606      	lsls	r6, r0, #24
 800a29a:	d501      	bpl.n	800a2a0 <_printf_i+0xbc>
 800a29c:	681d      	ldr	r5, [r3, #0]
 800a29e:	e003      	b.n	800a2a8 <_printf_i+0xc4>
 800a2a0:	0645      	lsls	r5, r0, #25
 800a2a2:	d5fb      	bpl.n	800a29c <_printf_i+0xb8>
 800a2a4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a2a8:	2d00      	cmp	r5, #0
 800a2aa:	da03      	bge.n	800a2b4 <_printf_i+0xd0>
 800a2ac:	232d      	movs	r3, #45	@ 0x2d
 800a2ae:	426d      	negs	r5, r5
 800a2b0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a2b4:	4858      	ldr	r0, [pc, #352]	@ (800a418 <_printf_i+0x234>)
 800a2b6:	230a      	movs	r3, #10
 800a2b8:	e011      	b.n	800a2de <_printf_i+0xfa>
 800a2ba:	6821      	ldr	r1, [r4, #0]
 800a2bc:	6833      	ldr	r3, [r6, #0]
 800a2be:	0608      	lsls	r0, r1, #24
 800a2c0:	f853 5b04 	ldr.w	r5, [r3], #4
 800a2c4:	d402      	bmi.n	800a2cc <_printf_i+0xe8>
 800a2c6:	0649      	lsls	r1, r1, #25
 800a2c8:	bf48      	it	mi
 800a2ca:	b2ad      	uxthmi	r5, r5
 800a2cc:	2f6f      	cmp	r7, #111	@ 0x6f
 800a2ce:	4852      	ldr	r0, [pc, #328]	@ (800a418 <_printf_i+0x234>)
 800a2d0:	6033      	str	r3, [r6, #0]
 800a2d2:	bf14      	ite	ne
 800a2d4:	230a      	movne	r3, #10
 800a2d6:	2308      	moveq	r3, #8
 800a2d8:	2100      	movs	r1, #0
 800a2da:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a2de:	6866      	ldr	r6, [r4, #4]
 800a2e0:	60a6      	str	r6, [r4, #8]
 800a2e2:	2e00      	cmp	r6, #0
 800a2e4:	db05      	blt.n	800a2f2 <_printf_i+0x10e>
 800a2e6:	6821      	ldr	r1, [r4, #0]
 800a2e8:	432e      	orrs	r6, r5
 800a2ea:	f021 0104 	bic.w	r1, r1, #4
 800a2ee:	6021      	str	r1, [r4, #0]
 800a2f0:	d04b      	beq.n	800a38a <_printf_i+0x1a6>
 800a2f2:	4616      	mov	r6, r2
 800a2f4:	fbb5 f1f3 	udiv	r1, r5, r3
 800a2f8:	fb03 5711 	mls	r7, r3, r1, r5
 800a2fc:	5dc7      	ldrb	r7, [r0, r7]
 800a2fe:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a302:	462f      	mov	r7, r5
 800a304:	42bb      	cmp	r3, r7
 800a306:	460d      	mov	r5, r1
 800a308:	d9f4      	bls.n	800a2f4 <_printf_i+0x110>
 800a30a:	2b08      	cmp	r3, #8
 800a30c:	d10b      	bne.n	800a326 <_printf_i+0x142>
 800a30e:	6823      	ldr	r3, [r4, #0]
 800a310:	07df      	lsls	r7, r3, #31
 800a312:	d508      	bpl.n	800a326 <_printf_i+0x142>
 800a314:	6923      	ldr	r3, [r4, #16]
 800a316:	6861      	ldr	r1, [r4, #4]
 800a318:	4299      	cmp	r1, r3
 800a31a:	bfde      	ittt	le
 800a31c:	2330      	movle	r3, #48	@ 0x30
 800a31e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a322:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a326:	1b92      	subs	r2, r2, r6
 800a328:	6122      	str	r2, [r4, #16]
 800a32a:	f8cd a000 	str.w	sl, [sp]
 800a32e:	464b      	mov	r3, r9
 800a330:	aa03      	add	r2, sp, #12
 800a332:	4621      	mov	r1, r4
 800a334:	4640      	mov	r0, r8
 800a336:	f7ff fee7 	bl	800a108 <_printf_common>
 800a33a:	3001      	adds	r0, #1
 800a33c:	d14a      	bne.n	800a3d4 <_printf_i+0x1f0>
 800a33e:	f04f 30ff 	mov.w	r0, #4294967295
 800a342:	b004      	add	sp, #16
 800a344:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a348:	6823      	ldr	r3, [r4, #0]
 800a34a:	f043 0320 	orr.w	r3, r3, #32
 800a34e:	6023      	str	r3, [r4, #0]
 800a350:	4832      	ldr	r0, [pc, #200]	@ (800a41c <_printf_i+0x238>)
 800a352:	2778      	movs	r7, #120	@ 0x78
 800a354:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a358:	6823      	ldr	r3, [r4, #0]
 800a35a:	6831      	ldr	r1, [r6, #0]
 800a35c:	061f      	lsls	r7, r3, #24
 800a35e:	f851 5b04 	ldr.w	r5, [r1], #4
 800a362:	d402      	bmi.n	800a36a <_printf_i+0x186>
 800a364:	065f      	lsls	r7, r3, #25
 800a366:	bf48      	it	mi
 800a368:	b2ad      	uxthmi	r5, r5
 800a36a:	6031      	str	r1, [r6, #0]
 800a36c:	07d9      	lsls	r1, r3, #31
 800a36e:	bf44      	itt	mi
 800a370:	f043 0320 	orrmi.w	r3, r3, #32
 800a374:	6023      	strmi	r3, [r4, #0]
 800a376:	b11d      	cbz	r5, 800a380 <_printf_i+0x19c>
 800a378:	2310      	movs	r3, #16
 800a37a:	e7ad      	b.n	800a2d8 <_printf_i+0xf4>
 800a37c:	4826      	ldr	r0, [pc, #152]	@ (800a418 <_printf_i+0x234>)
 800a37e:	e7e9      	b.n	800a354 <_printf_i+0x170>
 800a380:	6823      	ldr	r3, [r4, #0]
 800a382:	f023 0320 	bic.w	r3, r3, #32
 800a386:	6023      	str	r3, [r4, #0]
 800a388:	e7f6      	b.n	800a378 <_printf_i+0x194>
 800a38a:	4616      	mov	r6, r2
 800a38c:	e7bd      	b.n	800a30a <_printf_i+0x126>
 800a38e:	6833      	ldr	r3, [r6, #0]
 800a390:	6825      	ldr	r5, [r4, #0]
 800a392:	6961      	ldr	r1, [r4, #20]
 800a394:	1d18      	adds	r0, r3, #4
 800a396:	6030      	str	r0, [r6, #0]
 800a398:	062e      	lsls	r6, r5, #24
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	d501      	bpl.n	800a3a2 <_printf_i+0x1be>
 800a39e:	6019      	str	r1, [r3, #0]
 800a3a0:	e002      	b.n	800a3a8 <_printf_i+0x1c4>
 800a3a2:	0668      	lsls	r0, r5, #25
 800a3a4:	d5fb      	bpl.n	800a39e <_printf_i+0x1ba>
 800a3a6:	8019      	strh	r1, [r3, #0]
 800a3a8:	2300      	movs	r3, #0
 800a3aa:	6123      	str	r3, [r4, #16]
 800a3ac:	4616      	mov	r6, r2
 800a3ae:	e7bc      	b.n	800a32a <_printf_i+0x146>
 800a3b0:	6833      	ldr	r3, [r6, #0]
 800a3b2:	1d1a      	adds	r2, r3, #4
 800a3b4:	6032      	str	r2, [r6, #0]
 800a3b6:	681e      	ldr	r6, [r3, #0]
 800a3b8:	6862      	ldr	r2, [r4, #4]
 800a3ba:	2100      	movs	r1, #0
 800a3bc:	4630      	mov	r0, r6
 800a3be:	f7f5 ff0f 	bl	80001e0 <memchr>
 800a3c2:	b108      	cbz	r0, 800a3c8 <_printf_i+0x1e4>
 800a3c4:	1b80      	subs	r0, r0, r6
 800a3c6:	6060      	str	r0, [r4, #4]
 800a3c8:	6863      	ldr	r3, [r4, #4]
 800a3ca:	6123      	str	r3, [r4, #16]
 800a3cc:	2300      	movs	r3, #0
 800a3ce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a3d2:	e7aa      	b.n	800a32a <_printf_i+0x146>
 800a3d4:	6923      	ldr	r3, [r4, #16]
 800a3d6:	4632      	mov	r2, r6
 800a3d8:	4649      	mov	r1, r9
 800a3da:	4640      	mov	r0, r8
 800a3dc:	47d0      	blx	sl
 800a3de:	3001      	adds	r0, #1
 800a3e0:	d0ad      	beq.n	800a33e <_printf_i+0x15a>
 800a3e2:	6823      	ldr	r3, [r4, #0]
 800a3e4:	079b      	lsls	r3, r3, #30
 800a3e6:	d413      	bmi.n	800a410 <_printf_i+0x22c>
 800a3e8:	68e0      	ldr	r0, [r4, #12]
 800a3ea:	9b03      	ldr	r3, [sp, #12]
 800a3ec:	4298      	cmp	r0, r3
 800a3ee:	bfb8      	it	lt
 800a3f0:	4618      	movlt	r0, r3
 800a3f2:	e7a6      	b.n	800a342 <_printf_i+0x15e>
 800a3f4:	2301      	movs	r3, #1
 800a3f6:	4632      	mov	r2, r6
 800a3f8:	4649      	mov	r1, r9
 800a3fa:	4640      	mov	r0, r8
 800a3fc:	47d0      	blx	sl
 800a3fe:	3001      	adds	r0, #1
 800a400:	d09d      	beq.n	800a33e <_printf_i+0x15a>
 800a402:	3501      	adds	r5, #1
 800a404:	68e3      	ldr	r3, [r4, #12]
 800a406:	9903      	ldr	r1, [sp, #12]
 800a408:	1a5b      	subs	r3, r3, r1
 800a40a:	42ab      	cmp	r3, r5
 800a40c:	dcf2      	bgt.n	800a3f4 <_printf_i+0x210>
 800a40e:	e7eb      	b.n	800a3e8 <_printf_i+0x204>
 800a410:	2500      	movs	r5, #0
 800a412:	f104 0619 	add.w	r6, r4, #25
 800a416:	e7f5      	b.n	800a404 <_printf_i+0x220>
 800a418:	0800cb3e 	.word	0x0800cb3e
 800a41c:	0800cb4f 	.word	0x0800cb4f

0800a420 <std>:
 800a420:	2300      	movs	r3, #0
 800a422:	b510      	push	{r4, lr}
 800a424:	4604      	mov	r4, r0
 800a426:	e9c0 3300 	strd	r3, r3, [r0]
 800a42a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a42e:	6083      	str	r3, [r0, #8]
 800a430:	8181      	strh	r1, [r0, #12]
 800a432:	6643      	str	r3, [r0, #100]	@ 0x64
 800a434:	81c2      	strh	r2, [r0, #14]
 800a436:	6183      	str	r3, [r0, #24]
 800a438:	4619      	mov	r1, r3
 800a43a:	2208      	movs	r2, #8
 800a43c:	305c      	adds	r0, #92	@ 0x5c
 800a43e:	f000 f916 	bl	800a66e <memset>
 800a442:	4b0d      	ldr	r3, [pc, #52]	@ (800a478 <std+0x58>)
 800a444:	6263      	str	r3, [r4, #36]	@ 0x24
 800a446:	4b0d      	ldr	r3, [pc, #52]	@ (800a47c <std+0x5c>)
 800a448:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a44a:	4b0d      	ldr	r3, [pc, #52]	@ (800a480 <std+0x60>)
 800a44c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a44e:	4b0d      	ldr	r3, [pc, #52]	@ (800a484 <std+0x64>)
 800a450:	6323      	str	r3, [r4, #48]	@ 0x30
 800a452:	4b0d      	ldr	r3, [pc, #52]	@ (800a488 <std+0x68>)
 800a454:	6224      	str	r4, [r4, #32]
 800a456:	429c      	cmp	r4, r3
 800a458:	d006      	beq.n	800a468 <std+0x48>
 800a45a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a45e:	4294      	cmp	r4, r2
 800a460:	d002      	beq.n	800a468 <std+0x48>
 800a462:	33d0      	adds	r3, #208	@ 0xd0
 800a464:	429c      	cmp	r4, r3
 800a466:	d105      	bne.n	800a474 <std+0x54>
 800a468:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a46c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a470:	f000 b97a 	b.w	800a768 <__retarget_lock_init_recursive>
 800a474:	bd10      	pop	{r4, pc}
 800a476:	bf00      	nop
 800a478:	0800a5e9 	.word	0x0800a5e9
 800a47c:	0800a60b 	.word	0x0800a60b
 800a480:	0800a643 	.word	0x0800a643
 800a484:	0800a667 	.word	0x0800a667
 800a488:	200020d4 	.word	0x200020d4

0800a48c <stdio_exit_handler>:
 800a48c:	4a02      	ldr	r2, [pc, #8]	@ (800a498 <stdio_exit_handler+0xc>)
 800a48e:	4903      	ldr	r1, [pc, #12]	@ (800a49c <stdio_exit_handler+0x10>)
 800a490:	4803      	ldr	r0, [pc, #12]	@ (800a4a0 <stdio_exit_handler+0x14>)
 800a492:	f000 b869 	b.w	800a568 <_fwalk_sglue>
 800a496:	bf00      	nop
 800a498:	200000fc 	.word	0x200000fc
 800a49c:	0800c0cd 	.word	0x0800c0cd
 800a4a0:	2000010c 	.word	0x2000010c

0800a4a4 <cleanup_stdio>:
 800a4a4:	6841      	ldr	r1, [r0, #4]
 800a4a6:	4b0c      	ldr	r3, [pc, #48]	@ (800a4d8 <cleanup_stdio+0x34>)
 800a4a8:	4299      	cmp	r1, r3
 800a4aa:	b510      	push	{r4, lr}
 800a4ac:	4604      	mov	r4, r0
 800a4ae:	d001      	beq.n	800a4b4 <cleanup_stdio+0x10>
 800a4b0:	f001 fe0c 	bl	800c0cc <_fflush_r>
 800a4b4:	68a1      	ldr	r1, [r4, #8]
 800a4b6:	4b09      	ldr	r3, [pc, #36]	@ (800a4dc <cleanup_stdio+0x38>)
 800a4b8:	4299      	cmp	r1, r3
 800a4ba:	d002      	beq.n	800a4c2 <cleanup_stdio+0x1e>
 800a4bc:	4620      	mov	r0, r4
 800a4be:	f001 fe05 	bl	800c0cc <_fflush_r>
 800a4c2:	68e1      	ldr	r1, [r4, #12]
 800a4c4:	4b06      	ldr	r3, [pc, #24]	@ (800a4e0 <cleanup_stdio+0x3c>)
 800a4c6:	4299      	cmp	r1, r3
 800a4c8:	d004      	beq.n	800a4d4 <cleanup_stdio+0x30>
 800a4ca:	4620      	mov	r0, r4
 800a4cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a4d0:	f001 bdfc 	b.w	800c0cc <_fflush_r>
 800a4d4:	bd10      	pop	{r4, pc}
 800a4d6:	bf00      	nop
 800a4d8:	200020d4 	.word	0x200020d4
 800a4dc:	2000213c 	.word	0x2000213c
 800a4e0:	200021a4 	.word	0x200021a4

0800a4e4 <global_stdio_init.part.0>:
 800a4e4:	b510      	push	{r4, lr}
 800a4e6:	4b0b      	ldr	r3, [pc, #44]	@ (800a514 <global_stdio_init.part.0+0x30>)
 800a4e8:	4c0b      	ldr	r4, [pc, #44]	@ (800a518 <global_stdio_init.part.0+0x34>)
 800a4ea:	4a0c      	ldr	r2, [pc, #48]	@ (800a51c <global_stdio_init.part.0+0x38>)
 800a4ec:	601a      	str	r2, [r3, #0]
 800a4ee:	4620      	mov	r0, r4
 800a4f0:	2200      	movs	r2, #0
 800a4f2:	2104      	movs	r1, #4
 800a4f4:	f7ff ff94 	bl	800a420 <std>
 800a4f8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a4fc:	2201      	movs	r2, #1
 800a4fe:	2109      	movs	r1, #9
 800a500:	f7ff ff8e 	bl	800a420 <std>
 800a504:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a508:	2202      	movs	r2, #2
 800a50a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a50e:	2112      	movs	r1, #18
 800a510:	f7ff bf86 	b.w	800a420 <std>
 800a514:	2000220c 	.word	0x2000220c
 800a518:	200020d4 	.word	0x200020d4
 800a51c:	0800a48d 	.word	0x0800a48d

0800a520 <__sfp_lock_acquire>:
 800a520:	4801      	ldr	r0, [pc, #4]	@ (800a528 <__sfp_lock_acquire+0x8>)
 800a522:	f000 b922 	b.w	800a76a <__retarget_lock_acquire_recursive>
 800a526:	bf00      	nop
 800a528:	20002215 	.word	0x20002215

0800a52c <__sfp_lock_release>:
 800a52c:	4801      	ldr	r0, [pc, #4]	@ (800a534 <__sfp_lock_release+0x8>)
 800a52e:	f000 b91d 	b.w	800a76c <__retarget_lock_release_recursive>
 800a532:	bf00      	nop
 800a534:	20002215 	.word	0x20002215

0800a538 <__sinit>:
 800a538:	b510      	push	{r4, lr}
 800a53a:	4604      	mov	r4, r0
 800a53c:	f7ff fff0 	bl	800a520 <__sfp_lock_acquire>
 800a540:	6a23      	ldr	r3, [r4, #32]
 800a542:	b11b      	cbz	r3, 800a54c <__sinit+0x14>
 800a544:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a548:	f7ff bff0 	b.w	800a52c <__sfp_lock_release>
 800a54c:	4b04      	ldr	r3, [pc, #16]	@ (800a560 <__sinit+0x28>)
 800a54e:	6223      	str	r3, [r4, #32]
 800a550:	4b04      	ldr	r3, [pc, #16]	@ (800a564 <__sinit+0x2c>)
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	2b00      	cmp	r3, #0
 800a556:	d1f5      	bne.n	800a544 <__sinit+0xc>
 800a558:	f7ff ffc4 	bl	800a4e4 <global_stdio_init.part.0>
 800a55c:	e7f2      	b.n	800a544 <__sinit+0xc>
 800a55e:	bf00      	nop
 800a560:	0800a4a5 	.word	0x0800a4a5
 800a564:	2000220c 	.word	0x2000220c

0800a568 <_fwalk_sglue>:
 800a568:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a56c:	4607      	mov	r7, r0
 800a56e:	4688      	mov	r8, r1
 800a570:	4614      	mov	r4, r2
 800a572:	2600      	movs	r6, #0
 800a574:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a578:	f1b9 0901 	subs.w	r9, r9, #1
 800a57c:	d505      	bpl.n	800a58a <_fwalk_sglue+0x22>
 800a57e:	6824      	ldr	r4, [r4, #0]
 800a580:	2c00      	cmp	r4, #0
 800a582:	d1f7      	bne.n	800a574 <_fwalk_sglue+0xc>
 800a584:	4630      	mov	r0, r6
 800a586:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a58a:	89ab      	ldrh	r3, [r5, #12]
 800a58c:	2b01      	cmp	r3, #1
 800a58e:	d907      	bls.n	800a5a0 <_fwalk_sglue+0x38>
 800a590:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a594:	3301      	adds	r3, #1
 800a596:	d003      	beq.n	800a5a0 <_fwalk_sglue+0x38>
 800a598:	4629      	mov	r1, r5
 800a59a:	4638      	mov	r0, r7
 800a59c:	47c0      	blx	r8
 800a59e:	4306      	orrs	r6, r0
 800a5a0:	3568      	adds	r5, #104	@ 0x68
 800a5a2:	e7e9      	b.n	800a578 <_fwalk_sglue+0x10>

0800a5a4 <siprintf>:
 800a5a4:	b40e      	push	{r1, r2, r3}
 800a5a6:	b510      	push	{r4, lr}
 800a5a8:	b09d      	sub	sp, #116	@ 0x74
 800a5aa:	ab1f      	add	r3, sp, #124	@ 0x7c
 800a5ac:	9002      	str	r0, [sp, #8]
 800a5ae:	9006      	str	r0, [sp, #24]
 800a5b0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800a5b4:	480a      	ldr	r0, [pc, #40]	@ (800a5e0 <siprintf+0x3c>)
 800a5b6:	9107      	str	r1, [sp, #28]
 800a5b8:	9104      	str	r1, [sp, #16]
 800a5ba:	490a      	ldr	r1, [pc, #40]	@ (800a5e4 <siprintf+0x40>)
 800a5bc:	f853 2b04 	ldr.w	r2, [r3], #4
 800a5c0:	9105      	str	r1, [sp, #20]
 800a5c2:	2400      	movs	r4, #0
 800a5c4:	a902      	add	r1, sp, #8
 800a5c6:	6800      	ldr	r0, [r0, #0]
 800a5c8:	9301      	str	r3, [sp, #4]
 800a5ca:	941b      	str	r4, [sp, #108]	@ 0x6c
 800a5cc:	f001 fbfe 	bl	800bdcc <_svfiprintf_r>
 800a5d0:	9b02      	ldr	r3, [sp, #8]
 800a5d2:	701c      	strb	r4, [r3, #0]
 800a5d4:	b01d      	add	sp, #116	@ 0x74
 800a5d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a5da:	b003      	add	sp, #12
 800a5dc:	4770      	bx	lr
 800a5de:	bf00      	nop
 800a5e0:	20000108 	.word	0x20000108
 800a5e4:	ffff0208 	.word	0xffff0208

0800a5e8 <__sread>:
 800a5e8:	b510      	push	{r4, lr}
 800a5ea:	460c      	mov	r4, r1
 800a5ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a5f0:	f000 f86c 	bl	800a6cc <_read_r>
 800a5f4:	2800      	cmp	r0, #0
 800a5f6:	bfab      	itete	ge
 800a5f8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a5fa:	89a3      	ldrhlt	r3, [r4, #12]
 800a5fc:	181b      	addge	r3, r3, r0
 800a5fe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a602:	bfac      	ite	ge
 800a604:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a606:	81a3      	strhlt	r3, [r4, #12]
 800a608:	bd10      	pop	{r4, pc}

0800a60a <__swrite>:
 800a60a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a60e:	461f      	mov	r7, r3
 800a610:	898b      	ldrh	r3, [r1, #12]
 800a612:	05db      	lsls	r3, r3, #23
 800a614:	4605      	mov	r5, r0
 800a616:	460c      	mov	r4, r1
 800a618:	4616      	mov	r6, r2
 800a61a:	d505      	bpl.n	800a628 <__swrite+0x1e>
 800a61c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a620:	2302      	movs	r3, #2
 800a622:	2200      	movs	r2, #0
 800a624:	f000 f840 	bl	800a6a8 <_lseek_r>
 800a628:	89a3      	ldrh	r3, [r4, #12]
 800a62a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a62e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a632:	81a3      	strh	r3, [r4, #12]
 800a634:	4632      	mov	r2, r6
 800a636:	463b      	mov	r3, r7
 800a638:	4628      	mov	r0, r5
 800a63a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a63e:	f000 b857 	b.w	800a6f0 <_write_r>

0800a642 <__sseek>:
 800a642:	b510      	push	{r4, lr}
 800a644:	460c      	mov	r4, r1
 800a646:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a64a:	f000 f82d 	bl	800a6a8 <_lseek_r>
 800a64e:	1c43      	adds	r3, r0, #1
 800a650:	89a3      	ldrh	r3, [r4, #12]
 800a652:	bf15      	itete	ne
 800a654:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a656:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a65a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a65e:	81a3      	strheq	r3, [r4, #12]
 800a660:	bf18      	it	ne
 800a662:	81a3      	strhne	r3, [r4, #12]
 800a664:	bd10      	pop	{r4, pc}

0800a666 <__sclose>:
 800a666:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a66a:	f000 b80d 	b.w	800a688 <_close_r>

0800a66e <memset>:
 800a66e:	4402      	add	r2, r0
 800a670:	4603      	mov	r3, r0
 800a672:	4293      	cmp	r3, r2
 800a674:	d100      	bne.n	800a678 <memset+0xa>
 800a676:	4770      	bx	lr
 800a678:	f803 1b01 	strb.w	r1, [r3], #1
 800a67c:	e7f9      	b.n	800a672 <memset+0x4>
	...

0800a680 <_localeconv_r>:
 800a680:	4800      	ldr	r0, [pc, #0]	@ (800a684 <_localeconv_r+0x4>)
 800a682:	4770      	bx	lr
 800a684:	20000248 	.word	0x20000248

0800a688 <_close_r>:
 800a688:	b538      	push	{r3, r4, r5, lr}
 800a68a:	4d06      	ldr	r5, [pc, #24]	@ (800a6a4 <_close_r+0x1c>)
 800a68c:	2300      	movs	r3, #0
 800a68e:	4604      	mov	r4, r0
 800a690:	4608      	mov	r0, r1
 800a692:	602b      	str	r3, [r5, #0]
 800a694:	f7f7 fb3c 	bl	8001d10 <_close>
 800a698:	1c43      	adds	r3, r0, #1
 800a69a:	d102      	bne.n	800a6a2 <_close_r+0x1a>
 800a69c:	682b      	ldr	r3, [r5, #0]
 800a69e:	b103      	cbz	r3, 800a6a2 <_close_r+0x1a>
 800a6a0:	6023      	str	r3, [r4, #0]
 800a6a2:	bd38      	pop	{r3, r4, r5, pc}
 800a6a4:	20002210 	.word	0x20002210

0800a6a8 <_lseek_r>:
 800a6a8:	b538      	push	{r3, r4, r5, lr}
 800a6aa:	4d07      	ldr	r5, [pc, #28]	@ (800a6c8 <_lseek_r+0x20>)
 800a6ac:	4604      	mov	r4, r0
 800a6ae:	4608      	mov	r0, r1
 800a6b0:	4611      	mov	r1, r2
 800a6b2:	2200      	movs	r2, #0
 800a6b4:	602a      	str	r2, [r5, #0]
 800a6b6:	461a      	mov	r2, r3
 800a6b8:	f7f7 fb51 	bl	8001d5e <_lseek>
 800a6bc:	1c43      	adds	r3, r0, #1
 800a6be:	d102      	bne.n	800a6c6 <_lseek_r+0x1e>
 800a6c0:	682b      	ldr	r3, [r5, #0]
 800a6c2:	b103      	cbz	r3, 800a6c6 <_lseek_r+0x1e>
 800a6c4:	6023      	str	r3, [r4, #0]
 800a6c6:	bd38      	pop	{r3, r4, r5, pc}
 800a6c8:	20002210 	.word	0x20002210

0800a6cc <_read_r>:
 800a6cc:	b538      	push	{r3, r4, r5, lr}
 800a6ce:	4d07      	ldr	r5, [pc, #28]	@ (800a6ec <_read_r+0x20>)
 800a6d0:	4604      	mov	r4, r0
 800a6d2:	4608      	mov	r0, r1
 800a6d4:	4611      	mov	r1, r2
 800a6d6:	2200      	movs	r2, #0
 800a6d8:	602a      	str	r2, [r5, #0]
 800a6da:	461a      	mov	r2, r3
 800a6dc:	f7f7 fadf 	bl	8001c9e <_read>
 800a6e0:	1c43      	adds	r3, r0, #1
 800a6e2:	d102      	bne.n	800a6ea <_read_r+0x1e>
 800a6e4:	682b      	ldr	r3, [r5, #0]
 800a6e6:	b103      	cbz	r3, 800a6ea <_read_r+0x1e>
 800a6e8:	6023      	str	r3, [r4, #0]
 800a6ea:	bd38      	pop	{r3, r4, r5, pc}
 800a6ec:	20002210 	.word	0x20002210

0800a6f0 <_write_r>:
 800a6f0:	b538      	push	{r3, r4, r5, lr}
 800a6f2:	4d07      	ldr	r5, [pc, #28]	@ (800a710 <_write_r+0x20>)
 800a6f4:	4604      	mov	r4, r0
 800a6f6:	4608      	mov	r0, r1
 800a6f8:	4611      	mov	r1, r2
 800a6fa:	2200      	movs	r2, #0
 800a6fc:	602a      	str	r2, [r5, #0]
 800a6fe:	461a      	mov	r2, r3
 800a700:	f7f7 faea 	bl	8001cd8 <_write>
 800a704:	1c43      	adds	r3, r0, #1
 800a706:	d102      	bne.n	800a70e <_write_r+0x1e>
 800a708:	682b      	ldr	r3, [r5, #0]
 800a70a:	b103      	cbz	r3, 800a70e <_write_r+0x1e>
 800a70c:	6023      	str	r3, [r4, #0]
 800a70e:	bd38      	pop	{r3, r4, r5, pc}
 800a710:	20002210 	.word	0x20002210

0800a714 <__errno>:
 800a714:	4b01      	ldr	r3, [pc, #4]	@ (800a71c <__errno+0x8>)
 800a716:	6818      	ldr	r0, [r3, #0]
 800a718:	4770      	bx	lr
 800a71a:	bf00      	nop
 800a71c:	20000108 	.word	0x20000108

0800a720 <__libc_init_array>:
 800a720:	b570      	push	{r4, r5, r6, lr}
 800a722:	4d0d      	ldr	r5, [pc, #52]	@ (800a758 <__libc_init_array+0x38>)
 800a724:	4c0d      	ldr	r4, [pc, #52]	@ (800a75c <__libc_init_array+0x3c>)
 800a726:	1b64      	subs	r4, r4, r5
 800a728:	10a4      	asrs	r4, r4, #2
 800a72a:	2600      	movs	r6, #0
 800a72c:	42a6      	cmp	r6, r4
 800a72e:	d109      	bne.n	800a744 <__libc_init_array+0x24>
 800a730:	4d0b      	ldr	r5, [pc, #44]	@ (800a760 <__libc_init_array+0x40>)
 800a732:	4c0c      	ldr	r4, [pc, #48]	@ (800a764 <__libc_init_array+0x44>)
 800a734:	f002 f868 	bl	800c808 <_init>
 800a738:	1b64      	subs	r4, r4, r5
 800a73a:	10a4      	asrs	r4, r4, #2
 800a73c:	2600      	movs	r6, #0
 800a73e:	42a6      	cmp	r6, r4
 800a740:	d105      	bne.n	800a74e <__libc_init_array+0x2e>
 800a742:	bd70      	pop	{r4, r5, r6, pc}
 800a744:	f855 3b04 	ldr.w	r3, [r5], #4
 800a748:	4798      	blx	r3
 800a74a:	3601      	adds	r6, #1
 800a74c:	e7ee      	b.n	800a72c <__libc_init_array+0xc>
 800a74e:	f855 3b04 	ldr.w	r3, [r5], #4
 800a752:	4798      	blx	r3
 800a754:	3601      	adds	r6, #1
 800a756:	e7f2      	b.n	800a73e <__libc_init_array+0x1e>
 800a758:	0800ceac 	.word	0x0800ceac
 800a75c:	0800ceac 	.word	0x0800ceac
 800a760:	0800ceac 	.word	0x0800ceac
 800a764:	0800ceb0 	.word	0x0800ceb0

0800a768 <__retarget_lock_init_recursive>:
 800a768:	4770      	bx	lr

0800a76a <__retarget_lock_acquire_recursive>:
 800a76a:	4770      	bx	lr

0800a76c <__retarget_lock_release_recursive>:
 800a76c:	4770      	bx	lr

0800a76e <quorem>:
 800a76e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a772:	6903      	ldr	r3, [r0, #16]
 800a774:	690c      	ldr	r4, [r1, #16]
 800a776:	42a3      	cmp	r3, r4
 800a778:	4607      	mov	r7, r0
 800a77a:	db7e      	blt.n	800a87a <quorem+0x10c>
 800a77c:	3c01      	subs	r4, #1
 800a77e:	f101 0814 	add.w	r8, r1, #20
 800a782:	00a3      	lsls	r3, r4, #2
 800a784:	f100 0514 	add.w	r5, r0, #20
 800a788:	9300      	str	r3, [sp, #0]
 800a78a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a78e:	9301      	str	r3, [sp, #4]
 800a790:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a794:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a798:	3301      	adds	r3, #1
 800a79a:	429a      	cmp	r2, r3
 800a79c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a7a0:	fbb2 f6f3 	udiv	r6, r2, r3
 800a7a4:	d32e      	bcc.n	800a804 <quorem+0x96>
 800a7a6:	f04f 0a00 	mov.w	sl, #0
 800a7aa:	46c4      	mov	ip, r8
 800a7ac:	46ae      	mov	lr, r5
 800a7ae:	46d3      	mov	fp, sl
 800a7b0:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a7b4:	b298      	uxth	r0, r3
 800a7b6:	fb06 a000 	mla	r0, r6, r0, sl
 800a7ba:	0c02      	lsrs	r2, r0, #16
 800a7bc:	0c1b      	lsrs	r3, r3, #16
 800a7be:	fb06 2303 	mla	r3, r6, r3, r2
 800a7c2:	f8de 2000 	ldr.w	r2, [lr]
 800a7c6:	b280      	uxth	r0, r0
 800a7c8:	b292      	uxth	r2, r2
 800a7ca:	1a12      	subs	r2, r2, r0
 800a7cc:	445a      	add	r2, fp
 800a7ce:	f8de 0000 	ldr.w	r0, [lr]
 800a7d2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a7d6:	b29b      	uxth	r3, r3
 800a7d8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a7dc:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a7e0:	b292      	uxth	r2, r2
 800a7e2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a7e6:	45e1      	cmp	r9, ip
 800a7e8:	f84e 2b04 	str.w	r2, [lr], #4
 800a7ec:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a7f0:	d2de      	bcs.n	800a7b0 <quorem+0x42>
 800a7f2:	9b00      	ldr	r3, [sp, #0]
 800a7f4:	58eb      	ldr	r3, [r5, r3]
 800a7f6:	b92b      	cbnz	r3, 800a804 <quorem+0x96>
 800a7f8:	9b01      	ldr	r3, [sp, #4]
 800a7fa:	3b04      	subs	r3, #4
 800a7fc:	429d      	cmp	r5, r3
 800a7fe:	461a      	mov	r2, r3
 800a800:	d32f      	bcc.n	800a862 <quorem+0xf4>
 800a802:	613c      	str	r4, [r7, #16]
 800a804:	4638      	mov	r0, r7
 800a806:	f001 f97d 	bl	800bb04 <__mcmp>
 800a80a:	2800      	cmp	r0, #0
 800a80c:	db25      	blt.n	800a85a <quorem+0xec>
 800a80e:	4629      	mov	r1, r5
 800a810:	2000      	movs	r0, #0
 800a812:	f858 2b04 	ldr.w	r2, [r8], #4
 800a816:	f8d1 c000 	ldr.w	ip, [r1]
 800a81a:	fa1f fe82 	uxth.w	lr, r2
 800a81e:	fa1f f38c 	uxth.w	r3, ip
 800a822:	eba3 030e 	sub.w	r3, r3, lr
 800a826:	4403      	add	r3, r0
 800a828:	0c12      	lsrs	r2, r2, #16
 800a82a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a82e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a832:	b29b      	uxth	r3, r3
 800a834:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a838:	45c1      	cmp	r9, r8
 800a83a:	f841 3b04 	str.w	r3, [r1], #4
 800a83e:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a842:	d2e6      	bcs.n	800a812 <quorem+0xa4>
 800a844:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a848:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a84c:	b922      	cbnz	r2, 800a858 <quorem+0xea>
 800a84e:	3b04      	subs	r3, #4
 800a850:	429d      	cmp	r5, r3
 800a852:	461a      	mov	r2, r3
 800a854:	d30b      	bcc.n	800a86e <quorem+0x100>
 800a856:	613c      	str	r4, [r7, #16]
 800a858:	3601      	adds	r6, #1
 800a85a:	4630      	mov	r0, r6
 800a85c:	b003      	add	sp, #12
 800a85e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a862:	6812      	ldr	r2, [r2, #0]
 800a864:	3b04      	subs	r3, #4
 800a866:	2a00      	cmp	r2, #0
 800a868:	d1cb      	bne.n	800a802 <quorem+0x94>
 800a86a:	3c01      	subs	r4, #1
 800a86c:	e7c6      	b.n	800a7fc <quorem+0x8e>
 800a86e:	6812      	ldr	r2, [r2, #0]
 800a870:	3b04      	subs	r3, #4
 800a872:	2a00      	cmp	r2, #0
 800a874:	d1ef      	bne.n	800a856 <quorem+0xe8>
 800a876:	3c01      	subs	r4, #1
 800a878:	e7ea      	b.n	800a850 <quorem+0xe2>
 800a87a:	2000      	movs	r0, #0
 800a87c:	e7ee      	b.n	800a85c <quorem+0xee>
	...

0800a880 <_dtoa_r>:
 800a880:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a884:	69c7      	ldr	r7, [r0, #28]
 800a886:	b097      	sub	sp, #92	@ 0x5c
 800a888:	ed8d 0b04 	vstr	d0, [sp, #16]
 800a88c:	ec55 4b10 	vmov	r4, r5, d0
 800a890:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800a892:	9107      	str	r1, [sp, #28]
 800a894:	4681      	mov	r9, r0
 800a896:	920c      	str	r2, [sp, #48]	@ 0x30
 800a898:	9311      	str	r3, [sp, #68]	@ 0x44
 800a89a:	b97f      	cbnz	r7, 800a8bc <_dtoa_r+0x3c>
 800a89c:	2010      	movs	r0, #16
 800a89e:	f000 fe09 	bl	800b4b4 <malloc>
 800a8a2:	4602      	mov	r2, r0
 800a8a4:	f8c9 001c 	str.w	r0, [r9, #28]
 800a8a8:	b920      	cbnz	r0, 800a8b4 <_dtoa_r+0x34>
 800a8aa:	4ba9      	ldr	r3, [pc, #676]	@ (800ab50 <_dtoa_r+0x2d0>)
 800a8ac:	21ef      	movs	r1, #239	@ 0xef
 800a8ae:	48a9      	ldr	r0, [pc, #676]	@ (800ab54 <_dtoa_r+0x2d4>)
 800a8b0:	f001 fc6c 	bl	800c18c <__assert_func>
 800a8b4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a8b8:	6007      	str	r7, [r0, #0]
 800a8ba:	60c7      	str	r7, [r0, #12]
 800a8bc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a8c0:	6819      	ldr	r1, [r3, #0]
 800a8c2:	b159      	cbz	r1, 800a8dc <_dtoa_r+0x5c>
 800a8c4:	685a      	ldr	r2, [r3, #4]
 800a8c6:	604a      	str	r2, [r1, #4]
 800a8c8:	2301      	movs	r3, #1
 800a8ca:	4093      	lsls	r3, r2
 800a8cc:	608b      	str	r3, [r1, #8]
 800a8ce:	4648      	mov	r0, r9
 800a8d0:	f000 fee6 	bl	800b6a0 <_Bfree>
 800a8d4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a8d8:	2200      	movs	r2, #0
 800a8da:	601a      	str	r2, [r3, #0]
 800a8dc:	1e2b      	subs	r3, r5, #0
 800a8de:	bfb9      	ittee	lt
 800a8e0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a8e4:	9305      	strlt	r3, [sp, #20]
 800a8e6:	2300      	movge	r3, #0
 800a8e8:	6033      	strge	r3, [r6, #0]
 800a8ea:	9f05      	ldr	r7, [sp, #20]
 800a8ec:	4b9a      	ldr	r3, [pc, #616]	@ (800ab58 <_dtoa_r+0x2d8>)
 800a8ee:	bfbc      	itt	lt
 800a8f0:	2201      	movlt	r2, #1
 800a8f2:	6032      	strlt	r2, [r6, #0]
 800a8f4:	43bb      	bics	r3, r7
 800a8f6:	d112      	bne.n	800a91e <_dtoa_r+0x9e>
 800a8f8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a8fa:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a8fe:	6013      	str	r3, [r2, #0]
 800a900:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a904:	4323      	orrs	r3, r4
 800a906:	f000 855a 	beq.w	800b3be <_dtoa_r+0xb3e>
 800a90a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a90c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800ab6c <_dtoa_r+0x2ec>
 800a910:	2b00      	cmp	r3, #0
 800a912:	f000 855c 	beq.w	800b3ce <_dtoa_r+0xb4e>
 800a916:	f10a 0303 	add.w	r3, sl, #3
 800a91a:	f000 bd56 	b.w	800b3ca <_dtoa_r+0xb4a>
 800a91e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800a922:	2200      	movs	r2, #0
 800a924:	ec51 0b17 	vmov	r0, r1, d7
 800a928:	2300      	movs	r3, #0
 800a92a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800a92e:	f7f6 f8d3 	bl	8000ad8 <__aeabi_dcmpeq>
 800a932:	4680      	mov	r8, r0
 800a934:	b158      	cbz	r0, 800a94e <_dtoa_r+0xce>
 800a936:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a938:	2301      	movs	r3, #1
 800a93a:	6013      	str	r3, [r2, #0]
 800a93c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a93e:	b113      	cbz	r3, 800a946 <_dtoa_r+0xc6>
 800a940:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a942:	4b86      	ldr	r3, [pc, #536]	@ (800ab5c <_dtoa_r+0x2dc>)
 800a944:	6013      	str	r3, [r2, #0]
 800a946:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800ab70 <_dtoa_r+0x2f0>
 800a94a:	f000 bd40 	b.w	800b3ce <_dtoa_r+0xb4e>
 800a94e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800a952:	aa14      	add	r2, sp, #80	@ 0x50
 800a954:	a915      	add	r1, sp, #84	@ 0x54
 800a956:	4648      	mov	r0, r9
 800a958:	f001 f984 	bl	800bc64 <__d2b>
 800a95c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800a960:	9002      	str	r0, [sp, #8]
 800a962:	2e00      	cmp	r6, #0
 800a964:	d078      	beq.n	800aa58 <_dtoa_r+0x1d8>
 800a966:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a968:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800a96c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a970:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a974:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800a978:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800a97c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800a980:	4619      	mov	r1, r3
 800a982:	2200      	movs	r2, #0
 800a984:	4b76      	ldr	r3, [pc, #472]	@ (800ab60 <_dtoa_r+0x2e0>)
 800a986:	f7f5 fc87 	bl	8000298 <__aeabi_dsub>
 800a98a:	a36b      	add	r3, pc, #428	@ (adr r3, 800ab38 <_dtoa_r+0x2b8>)
 800a98c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a990:	f7f5 fe3a 	bl	8000608 <__aeabi_dmul>
 800a994:	a36a      	add	r3, pc, #424	@ (adr r3, 800ab40 <_dtoa_r+0x2c0>)
 800a996:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a99a:	f7f5 fc7f 	bl	800029c <__adddf3>
 800a99e:	4604      	mov	r4, r0
 800a9a0:	4630      	mov	r0, r6
 800a9a2:	460d      	mov	r5, r1
 800a9a4:	f7f5 fdc6 	bl	8000534 <__aeabi_i2d>
 800a9a8:	a367      	add	r3, pc, #412	@ (adr r3, 800ab48 <_dtoa_r+0x2c8>)
 800a9aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9ae:	f7f5 fe2b 	bl	8000608 <__aeabi_dmul>
 800a9b2:	4602      	mov	r2, r0
 800a9b4:	460b      	mov	r3, r1
 800a9b6:	4620      	mov	r0, r4
 800a9b8:	4629      	mov	r1, r5
 800a9ba:	f7f5 fc6f 	bl	800029c <__adddf3>
 800a9be:	4604      	mov	r4, r0
 800a9c0:	460d      	mov	r5, r1
 800a9c2:	f7f6 f8d1 	bl	8000b68 <__aeabi_d2iz>
 800a9c6:	2200      	movs	r2, #0
 800a9c8:	4607      	mov	r7, r0
 800a9ca:	2300      	movs	r3, #0
 800a9cc:	4620      	mov	r0, r4
 800a9ce:	4629      	mov	r1, r5
 800a9d0:	f7f6 f88c 	bl	8000aec <__aeabi_dcmplt>
 800a9d4:	b140      	cbz	r0, 800a9e8 <_dtoa_r+0x168>
 800a9d6:	4638      	mov	r0, r7
 800a9d8:	f7f5 fdac 	bl	8000534 <__aeabi_i2d>
 800a9dc:	4622      	mov	r2, r4
 800a9de:	462b      	mov	r3, r5
 800a9e0:	f7f6 f87a 	bl	8000ad8 <__aeabi_dcmpeq>
 800a9e4:	b900      	cbnz	r0, 800a9e8 <_dtoa_r+0x168>
 800a9e6:	3f01      	subs	r7, #1
 800a9e8:	2f16      	cmp	r7, #22
 800a9ea:	d852      	bhi.n	800aa92 <_dtoa_r+0x212>
 800a9ec:	4b5d      	ldr	r3, [pc, #372]	@ (800ab64 <_dtoa_r+0x2e4>)
 800a9ee:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a9f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9f6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a9fa:	f7f6 f877 	bl	8000aec <__aeabi_dcmplt>
 800a9fe:	2800      	cmp	r0, #0
 800aa00:	d049      	beq.n	800aa96 <_dtoa_r+0x216>
 800aa02:	3f01      	subs	r7, #1
 800aa04:	2300      	movs	r3, #0
 800aa06:	9310      	str	r3, [sp, #64]	@ 0x40
 800aa08:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800aa0a:	1b9b      	subs	r3, r3, r6
 800aa0c:	1e5a      	subs	r2, r3, #1
 800aa0e:	bf45      	ittet	mi
 800aa10:	f1c3 0301 	rsbmi	r3, r3, #1
 800aa14:	9300      	strmi	r3, [sp, #0]
 800aa16:	2300      	movpl	r3, #0
 800aa18:	2300      	movmi	r3, #0
 800aa1a:	9206      	str	r2, [sp, #24]
 800aa1c:	bf54      	ite	pl
 800aa1e:	9300      	strpl	r3, [sp, #0]
 800aa20:	9306      	strmi	r3, [sp, #24]
 800aa22:	2f00      	cmp	r7, #0
 800aa24:	db39      	blt.n	800aa9a <_dtoa_r+0x21a>
 800aa26:	9b06      	ldr	r3, [sp, #24]
 800aa28:	970d      	str	r7, [sp, #52]	@ 0x34
 800aa2a:	443b      	add	r3, r7
 800aa2c:	9306      	str	r3, [sp, #24]
 800aa2e:	2300      	movs	r3, #0
 800aa30:	9308      	str	r3, [sp, #32]
 800aa32:	9b07      	ldr	r3, [sp, #28]
 800aa34:	2b09      	cmp	r3, #9
 800aa36:	d863      	bhi.n	800ab00 <_dtoa_r+0x280>
 800aa38:	2b05      	cmp	r3, #5
 800aa3a:	bfc4      	itt	gt
 800aa3c:	3b04      	subgt	r3, #4
 800aa3e:	9307      	strgt	r3, [sp, #28]
 800aa40:	9b07      	ldr	r3, [sp, #28]
 800aa42:	f1a3 0302 	sub.w	r3, r3, #2
 800aa46:	bfcc      	ite	gt
 800aa48:	2400      	movgt	r4, #0
 800aa4a:	2401      	movle	r4, #1
 800aa4c:	2b03      	cmp	r3, #3
 800aa4e:	d863      	bhi.n	800ab18 <_dtoa_r+0x298>
 800aa50:	e8df f003 	tbb	[pc, r3]
 800aa54:	2b375452 	.word	0x2b375452
 800aa58:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800aa5c:	441e      	add	r6, r3
 800aa5e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800aa62:	2b20      	cmp	r3, #32
 800aa64:	bfc1      	itttt	gt
 800aa66:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800aa6a:	409f      	lslgt	r7, r3
 800aa6c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800aa70:	fa24 f303 	lsrgt.w	r3, r4, r3
 800aa74:	bfd6      	itet	le
 800aa76:	f1c3 0320 	rsble	r3, r3, #32
 800aa7a:	ea47 0003 	orrgt.w	r0, r7, r3
 800aa7e:	fa04 f003 	lslle.w	r0, r4, r3
 800aa82:	f7f5 fd47 	bl	8000514 <__aeabi_ui2d>
 800aa86:	2201      	movs	r2, #1
 800aa88:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800aa8c:	3e01      	subs	r6, #1
 800aa8e:	9212      	str	r2, [sp, #72]	@ 0x48
 800aa90:	e776      	b.n	800a980 <_dtoa_r+0x100>
 800aa92:	2301      	movs	r3, #1
 800aa94:	e7b7      	b.n	800aa06 <_dtoa_r+0x186>
 800aa96:	9010      	str	r0, [sp, #64]	@ 0x40
 800aa98:	e7b6      	b.n	800aa08 <_dtoa_r+0x188>
 800aa9a:	9b00      	ldr	r3, [sp, #0]
 800aa9c:	1bdb      	subs	r3, r3, r7
 800aa9e:	9300      	str	r3, [sp, #0]
 800aaa0:	427b      	negs	r3, r7
 800aaa2:	9308      	str	r3, [sp, #32]
 800aaa4:	2300      	movs	r3, #0
 800aaa6:	930d      	str	r3, [sp, #52]	@ 0x34
 800aaa8:	e7c3      	b.n	800aa32 <_dtoa_r+0x1b2>
 800aaaa:	2301      	movs	r3, #1
 800aaac:	9309      	str	r3, [sp, #36]	@ 0x24
 800aaae:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800aab0:	eb07 0b03 	add.w	fp, r7, r3
 800aab4:	f10b 0301 	add.w	r3, fp, #1
 800aab8:	2b01      	cmp	r3, #1
 800aaba:	9303      	str	r3, [sp, #12]
 800aabc:	bfb8      	it	lt
 800aabe:	2301      	movlt	r3, #1
 800aac0:	e006      	b.n	800aad0 <_dtoa_r+0x250>
 800aac2:	2301      	movs	r3, #1
 800aac4:	9309      	str	r3, [sp, #36]	@ 0x24
 800aac6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	dd28      	ble.n	800ab1e <_dtoa_r+0x29e>
 800aacc:	469b      	mov	fp, r3
 800aace:	9303      	str	r3, [sp, #12]
 800aad0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800aad4:	2100      	movs	r1, #0
 800aad6:	2204      	movs	r2, #4
 800aad8:	f102 0514 	add.w	r5, r2, #20
 800aadc:	429d      	cmp	r5, r3
 800aade:	d926      	bls.n	800ab2e <_dtoa_r+0x2ae>
 800aae0:	6041      	str	r1, [r0, #4]
 800aae2:	4648      	mov	r0, r9
 800aae4:	f000 fd9c 	bl	800b620 <_Balloc>
 800aae8:	4682      	mov	sl, r0
 800aaea:	2800      	cmp	r0, #0
 800aaec:	d142      	bne.n	800ab74 <_dtoa_r+0x2f4>
 800aaee:	4b1e      	ldr	r3, [pc, #120]	@ (800ab68 <_dtoa_r+0x2e8>)
 800aaf0:	4602      	mov	r2, r0
 800aaf2:	f240 11af 	movw	r1, #431	@ 0x1af
 800aaf6:	e6da      	b.n	800a8ae <_dtoa_r+0x2e>
 800aaf8:	2300      	movs	r3, #0
 800aafa:	e7e3      	b.n	800aac4 <_dtoa_r+0x244>
 800aafc:	2300      	movs	r3, #0
 800aafe:	e7d5      	b.n	800aaac <_dtoa_r+0x22c>
 800ab00:	2401      	movs	r4, #1
 800ab02:	2300      	movs	r3, #0
 800ab04:	9307      	str	r3, [sp, #28]
 800ab06:	9409      	str	r4, [sp, #36]	@ 0x24
 800ab08:	f04f 3bff 	mov.w	fp, #4294967295
 800ab0c:	2200      	movs	r2, #0
 800ab0e:	f8cd b00c 	str.w	fp, [sp, #12]
 800ab12:	2312      	movs	r3, #18
 800ab14:	920c      	str	r2, [sp, #48]	@ 0x30
 800ab16:	e7db      	b.n	800aad0 <_dtoa_r+0x250>
 800ab18:	2301      	movs	r3, #1
 800ab1a:	9309      	str	r3, [sp, #36]	@ 0x24
 800ab1c:	e7f4      	b.n	800ab08 <_dtoa_r+0x288>
 800ab1e:	f04f 0b01 	mov.w	fp, #1
 800ab22:	f8cd b00c 	str.w	fp, [sp, #12]
 800ab26:	465b      	mov	r3, fp
 800ab28:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800ab2c:	e7d0      	b.n	800aad0 <_dtoa_r+0x250>
 800ab2e:	3101      	adds	r1, #1
 800ab30:	0052      	lsls	r2, r2, #1
 800ab32:	e7d1      	b.n	800aad8 <_dtoa_r+0x258>
 800ab34:	f3af 8000 	nop.w
 800ab38:	636f4361 	.word	0x636f4361
 800ab3c:	3fd287a7 	.word	0x3fd287a7
 800ab40:	8b60c8b3 	.word	0x8b60c8b3
 800ab44:	3fc68a28 	.word	0x3fc68a28
 800ab48:	509f79fb 	.word	0x509f79fb
 800ab4c:	3fd34413 	.word	0x3fd34413
 800ab50:	0800cb6d 	.word	0x0800cb6d
 800ab54:	0800cb84 	.word	0x0800cb84
 800ab58:	7ff00000 	.word	0x7ff00000
 800ab5c:	0800cb3d 	.word	0x0800cb3d
 800ab60:	3ff80000 	.word	0x3ff80000
 800ab64:	0800ccd8 	.word	0x0800ccd8
 800ab68:	0800cbdc 	.word	0x0800cbdc
 800ab6c:	0800cb69 	.word	0x0800cb69
 800ab70:	0800cb3c 	.word	0x0800cb3c
 800ab74:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ab78:	6018      	str	r0, [r3, #0]
 800ab7a:	9b03      	ldr	r3, [sp, #12]
 800ab7c:	2b0e      	cmp	r3, #14
 800ab7e:	f200 80a1 	bhi.w	800acc4 <_dtoa_r+0x444>
 800ab82:	2c00      	cmp	r4, #0
 800ab84:	f000 809e 	beq.w	800acc4 <_dtoa_r+0x444>
 800ab88:	2f00      	cmp	r7, #0
 800ab8a:	dd33      	ble.n	800abf4 <_dtoa_r+0x374>
 800ab8c:	4b9c      	ldr	r3, [pc, #624]	@ (800ae00 <_dtoa_r+0x580>)
 800ab8e:	f007 020f 	and.w	r2, r7, #15
 800ab92:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ab96:	ed93 7b00 	vldr	d7, [r3]
 800ab9a:	05f8      	lsls	r0, r7, #23
 800ab9c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800aba0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800aba4:	d516      	bpl.n	800abd4 <_dtoa_r+0x354>
 800aba6:	4b97      	ldr	r3, [pc, #604]	@ (800ae04 <_dtoa_r+0x584>)
 800aba8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800abac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800abb0:	f7f5 fe54 	bl	800085c <__aeabi_ddiv>
 800abb4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800abb8:	f004 040f 	and.w	r4, r4, #15
 800abbc:	2603      	movs	r6, #3
 800abbe:	4d91      	ldr	r5, [pc, #580]	@ (800ae04 <_dtoa_r+0x584>)
 800abc0:	b954      	cbnz	r4, 800abd8 <_dtoa_r+0x358>
 800abc2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800abc6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800abca:	f7f5 fe47 	bl	800085c <__aeabi_ddiv>
 800abce:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800abd2:	e028      	b.n	800ac26 <_dtoa_r+0x3a6>
 800abd4:	2602      	movs	r6, #2
 800abd6:	e7f2      	b.n	800abbe <_dtoa_r+0x33e>
 800abd8:	07e1      	lsls	r1, r4, #31
 800abda:	d508      	bpl.n	800abee <_dtoa_r+0x36e>
 800abdc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800abe0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800abe4:	f7f5 fd10 	bl	8000608 <__aeabi_dmul>
 800abe8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800abec:	3601      	adds	r6, #1
 800abee:	1064      	asrs	r4, r4, #1
 800abf0:	3508      	adds	r5, #8
 800abf2:	e7e5      	b.n	800abc0 <_dtoa_r+0x340>
 800abf4:	f000 80af 	beq.w	800ad56 <_dtoa_r+0x4d6>
 800abf8:	427c      	negs	r4, r7
 800abfa:	4b81      	ldr	r3, [pc, #516]	@ (800ae00 <_dtoa_r+0x580>)
 800abfc:	4d81      	ldr	r5, [pc, #516]	@ (800ae04 <_dtoa_r+0x584>)
 800abfe:	f004 020f 	and.w	r2, r4, #15
 800ac02:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ac06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac0a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ac0e:	f7f5 fcfb 	bl	8000608 <__aeabi_dmul>
 800ac12:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ac16:	1124      	asrs	r4, r4, #4
 800ac18:	2300      	movs	r3, #0
 800ac1a:	2602      	movs	r6, #2
 800ac1c:	2c00      	cmp	r4, #0
 800ac1e:	f040 808f 	bne.w	800ad40 <_dtoa_r+0x4c0>
 800ac22:	2b00      	cmp	r3, #0
 800ac24:	d1d3      	bne.n	800abce <_dtoa_r+0x34e>
 800ac26:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ac28:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	f000 8094 	beq.w	800ad5a <_dtoa_r+0x4da>
 800ac32:	4b75      	ldr	r3, [pc, #468]	@ (800ae08 <_dtoa_r+0x588>)
 800ac34:	2200      	movs	r2, #0
 800ac36:	4620      	mov	r0, r4
 800ac38:	4629      	mov	r1, r5
 800ac3a:	f7f5 ff57 	bl	8000aec <__aeabi_dcmplt>
 800ac3e:	2800      	cmp	r0, #0
 800ac40:	f000 808b 	beq.w	800ad5a <_dtoa_r+0x4da>
 800ac44:	9b03      	ldr	r3, [sp, #12]
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	f000 8087 	beq.w	800ad5a <_dtoa_r+0x4da>
 800ac4c:	f1bb 0f00 	cmp.w	fp, #0
 800ac50:	dd34      	ble.n	800acbc <_dtoa_r+0x43c>
 800ac52:	4620      	mov	r0, r4
 800ac54:	4b6d      	ldr	r3, [pc, #436]	@ (800ae0c <_dtoa_r+0x58c>)
 800ac56:	2200      	movs	r2, #0
 800ac58:	4629      	mov	r1, r5
 800ac5a:	f7f5 fcd5 	bl	8000608 <__aeabi_dmul>
 800ac5e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ac62:	f107 38ff 	add.w	r8, r7, #4294967295
 800ac66:	3601      	adds	r6, #1
 800ac68:	465c      	mov	r4, fp
 800ac6a:	4630      	mov	r0, r6
 800ac6c:	f7f5 fc62 	bl	8000534 <__aeabi_i2d>
 800ac70:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ac74:	f7f5 fcc8 	bl	8000608 <__aeabi_dmul>
 800ac78:	4b65      	ldr	r3, [pc, #404]	@ (800ae10 <_dtoa_r+0x590>)
 800ac7a:	2200      	movs	r2, #0
 800ac7c:	f7f5 fb0e 	bl	800029c <__adddf3>
 800ac80:	4605      	mov	r5, r0
 800ac82:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800ac86:	2c00      	cmp	r4, #0
 800ac88:	d16a      	bne.n	800ad60 <_dtoa_r+0x4e0>
 800ac8a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ac8e:	4b61      	ldr	r3, [pc, #388]	@ (800ae14 <_dtoa_r+0x594>)
 800ac90:	2200      	movs	r2, #0
 800ac92:	f7f5 fb01 	bl	8000298 <__aeabi_dsub>
 800ac96:	4602      	mov	r2, r0
 800ac98:	460b      	mov	r3, r1
 800ac9a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ac9e:	462a      	mov	r2, r5
 800aca0:	4633      	mov	r3, r6
 800aca2:	f7f5 ff41 	bl	8000b28 <__aeabi_dcmpgt>
 800aca6:	2800      	cmp	r0, #0
 800aca8:	f040 8298 	bne.w	800b1dc <_dtoa_r+0x95c>
 800acac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800acb0:	462a      	mov	r2, r5
 800acb2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800acb6:	f7f5 ff19 	bl	8000aec <__aeabi_dcmplt>
 800acba:	bb38      	cbnz	r0, 800ad0c <_dtoa_r+0x48c>
 800acbc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800acc0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800acc4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	f2c0 8157 	blt.w	800af7a <_dtoa_r+0x6fa>
 800accc:	2f0e      	cmp	r7, #14
 800acce:	f300 8154 	bgt.w	800af7a <_dtoa_r+0x6fa>
 800acd2:	4b4b      	ldr	r3, [pc, #300]	@ (800ae00 <_dtoa_r+0x580>)
 800acd4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800acd8:	ed93 7b00 	vldr	d7, [r3]
 800acdc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800acde:	2b00      	cmp	r3, #0
 800ace0:	ed8d 7b00 	vstr	d7, [sp]
 800ace4:	f280 80e5 	bge.w	800aeb2 <_dtoa_r+0x632>
 800ace8:	9b03      	ldr	r3, [sp, #12]
 800acea:	2b00      	cmp	r3, #0
 800acec:	f300 80e1 	bgt.w	800aeb2 <_dtoa_r+0x632>
 800acf0:	d10c      	bne.n	800ad0c <_dtoa_r+0x48c>
 800acf2:	4b48      	ldr	r3, [pc, #288]	@ (800ae14 <_dtoa_r+0x594>)
 800acf4:	2200      	movs	r2, #0
 800acf6:	ec51 0b17 	vmov	r0, r1, d7
 800acfa:	f7f5 fc85 	bl	8000608 <__aeabi_dmul>
 800acfe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ad02:	f7f5 ff07 	bl	8000b14 <__aeabi_dcmpge>
 800ad06:	2800      	cmp	r0, #0
 800ad08:	f000 8266 	beq.w	800b1d8 <_dtoa_r+0x958>
 800ad0c:	2400      	movs	r4, #0
 800ad0e:	4625      	mov	r5, r4
 800ad10:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ad12:	4656      	mov	r6, sl
 800ad14:	ea6f 0803 	mvn.w	r8, r3
 800ad18:	2700      	movs	r7, #0
 800ad1a:	4621      	mov	r1, r4
 800ad1c:	4648      	mov	r0, r9
 800ad1e:	f000 fcbf 	bl	800b6a0 <_Bfree>
 800ad22:	2d00      	cmp	r5, #0
 800ad24:	f000 80bd 	beq.w	800aea2 <_dtoa_r+0x622>
 800ad28:	b12f      	cbz	r7, 800ad36 <_dtoa_r+0x4b6>
 800ad2a:	42af      	cmp	r7, r5
 800ad2c:	d003      	beq.n	800ad36 <_dtoa_r+0x4b6>
 800ad2e:	4639      	mov	r1, r7
 800ad30:	4648      	mov	r0, r9
 800ad32:	f000 fcb5 	bl	800b6a0 <_Bfree>
 800ad36:	4629      	mov	r1, r5
 800ad38:	4648      	mov	r0, r9
 800ad3a:	f000 fcb1 	bl	800b6a0 <_Bfree>
 800ad3e:	e0b0      	b.n	800aea2 <_dtoa_r+0x622>
 800ad40:	07e2      	lsls	r2, r4, #31
 800ad42:	d505      	bpl.n	800ad50 <_dtoa_r+0x4d0>
 800ad44:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ad48:	f7f5 fc5e 	bl	8000608 <__aeabi_dmul>
 800ad4c:	3601      	adds	r6, #1
 800ad4e:	2301      	movs	r3, #1
 800ad50:	1064      	asrs	r4, r4, #1
 800ad52:	3508      	adds	r5, #8
 800ad54:	e762      	b.n	800ac1c <_dtoa_r+0x39c>
 800ad56:	2602      	movs	r6, #2
 800ad58:	e765      	b.n	800ac26 <_dtoa_r+0x3a6>
 800ad5a:	9c03      	ldr	r4, [sp, #12]
 800ad5c:	46b8      	mov	r8, r7
 800ad5e:	e784      	b.n	800ac6a <_dtoa_r+0x3ea>
 800ad60:	4b27      	ldr	r3, [pc, #156]	@ (800ae00 <_dtoa_r+0x580>)
 800ad62:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ad64:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ad68:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ad6c:	4454      	add	r4, sl
 800ad6e:	2900      	cmp	r1, #0
 800ad70:	d054      	beq.n	800ae1c <_dtoa_r+0x59c>
 800ad72:	4929      	ldr	r1, [pc, #164]	@ (800ae18 <_dtoa_r+0x598>)
 800ad74:	2000      	movs	r0, #0
 800ad76:	f7f5 fd71 	bl	800085c <__aeabi_ddiv>
 800ad7a:	4633      	mov	r3, r6
 800ad7c:	462a      	mov	r2, r5
 800ad7e:	f7f5 fa8b 	bl	8000298 <__aeabi_dsub>
 800ad82:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ad86:	4656      	mov	r6, sl
 800ad88:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ad8c:	f7f5 feec 	bl	8000b68 <__aeabi_d2iz>
 800ad90:	4605      	mov	r5, r0
 800ad92:	f7f5 fbcf 	bl	8000534 <__aeabi_i2d>
 800ad96:	4602      	mov	r2, r0
 800ad98:	460b      	mov	r3, r1
 800ad9a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ad9e:	f7f5 fa7b 	bl	8000298 <__aeabi_dsub>
 800ada2:	3530      	adds	r5, #48	@ 0x30
 800ada4:	4602      	mov	r2, r0
 800ada6:	460b      	mov	r3, r1
 800ada8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800adac:	f806 5b01 	strb.w	r5, [r6], #1
 800adb0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800adb4:	f7f5 fe9a 	bl	8000aec <__aeabi_dcmplt>
 800adb8:	2800      	cmp	r0, #0
 800adba:	d172      	bne.n	800aea2 <_dtoa_r+0x622>
 800adbc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800adc0:	4911      	ldr	r1, [pc, #68]	@ (800ae08 <_dtoa_r+0x588>)
 800adc2:	2000      	movs	r0, #0
 800adc4:	f7f5 fa68 	bl	8000298 <__aeabi_dsub>
 800adc8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800adcc:	f7f5 fe8e 	bl	8000aec <__aeabi_dcmplt>
 800add0:	2800      	cmp	r0, #0
 800add2:	f040 80b4 	bne.w	800af3e <_dtoa_r+0x6be>
 800add6:	42a6      	cmp	r6, r4
 800add8:	f43f af70 	beq.w	800acbc <_dtoa_r+0x43c>
 800addc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ade0:	4b0a      	ldr	r3, [pc, #40]	@ (800ae0c <_dtoa_r+0x58c>)
 800ade2:	2200      	movs	r2, #0
 800ade4:	f7f5 fc10 	bl	8000608 <__aeabi_dmul>
 800ade8:	4b08      	ldr	r3, [pc, #32]	@ (800ae0c <_dtoa_r+0x58c>)
 800adea:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800adee:	2200      	movs	r2, #0
 800adf0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800adf4:	f7f5 fc08 	bl	8000608 <__aeabi_dmul>
 800adf8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800adfc:	e7c4      	b.n	800ad88 <_dtoa_r+0x508>
 800adfe:	bf00      	nop
 800ae00:	0800ccd8 	.word	0x0800ccd8
 800ae04:	0800ccb0 	.word	0x0800ccb0
 800ae08:	3ff00000 	.word	0x3ff00000
 800ae0c:	40240000 	.word	0x40240000
 800ae10:	401c0000 	.word	0x401c0000
 800ae14:	40140000 	.word	0x40140000
 800ae18:	3fe00000 	.word	0x3fe00000
 800ae1c:	4631      	mov	r1, r6
 800ae1e:	4628      	mov	r0, r5
 800ae20:	f7f5 fbf2 	bl	8000608 <__aeabi_dmul>
 800ae24:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ae28:	9413      	str	r4, [sp, #76]	@ 0x4c
 800ae2a:	4656      	mov	r6, sl
 800ae2c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ae30:	f7f5 fe9a 	bl	8000b68 <__aeabi_d2iz>
 800ae34:	4605      	mov	r5, r0
 800ae36:	f7f5 fb7d 	bl	8000534 <__aeabi_i2d>
 800ae3a:	4602      	mov	r2, r0
 800ae3c:	460b      	mov	r3, r1
 800ae3e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ae42:	f7f5 fa29 	bl	8000298 <__aeabi_dsub>
 800ae46:	3530      	adds	r5, #48	@ 0x30
 800ae48:	f806 5b01 	strb.w	r5, [r6], #1
 800ae4c:	4602      	mov	r2, r0
 800ae4e:	460b      	mov	r3, r1
 800ae50:	42a6      	cmp	r6, r4
 800ae52:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ae56:	f04f 0200 	mov.w	r2, #0
 800ae5a:	d124      	bne.n	800aea6 <_dtoa_r+0x626>
 800ae5c:	4baf      	ldr	r3, [pc, #700]	@ (800b11c <_dtoa_r+0x89c>)
 800ae5e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ae62:	f7f5 fa1b 	bl	800029c <__adddf3>
 800ae66:	4602      	mov	r2, r0
 800ae68:	460b      	mov	r3, r1
 800ae6a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ae6e:	f7f5 fe5b 	bl	8000b28 <__aeabi_dcmpgt>
 800ae72:	2800      	cmp	r0, #0
 800ae74:	d163      	bne.n	800af3e <_dtoa_r+0x6be>
 800ae76:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ae7a:	49a8      	ldr	r1, [pc, #672]	@ (800b11c <_dtoa_r+0x89c>)
 800ae7c:	2000      	movs	r0, #0
 800ae7e:	f7f5 fa0b 	bl	8000298 <__aeabi_dsub>
 800ae82:	4602      	mov	r2, r0
 800ae84:	460b      	mov	r3, r1
 800ae86:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ae8a:	f7f5 fe2f 	bl	8000aec <__aeabi_dcmplt>
 800ae8e:	2800      	cmp	r0, #0
 800ae90:	f43f af14 	beq.w	800acbc <_dtoa_r+0x43c>
 800ae94:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800ae96:	1e73      	subs	r3, r6, #1
 800ae98:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ae9a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ae9e:	2b30      	cmp	r3, #48	@ 0x30
 800aea0:	d0f8      	beq.n	800ae94 <_dtoa_r+0x614>
 800aea2:	4647      	mov	r7, r8
 800aea4:	e03b      	b.n	800af1e <_dtoa_r+0x69e>
 800aea6:	4b9e      	ldr	r3, [pc, #632]	@ (800b120 <_dtoa_r+0x8a0>)
 800aea8:	f7f5 fbae 	bl	8000608 <__aeabi_dmul>
 800aeac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800aeb0:	e7bc      	b.n	800ae2c <_dtoa_r+0x5ac>
 800aeb2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800aeb6:	4656      	mov	r6, sl
 800aeb8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800aebc:	4620      	mov	r0, r4
 800aebe:	4629      	mov	r1, r5
 800aec0:	f7f5 fccc 	bl	800085c <__aeabi_ddiv>
 800aec4:	f7f5 fe50 	bl	8000b68 <__aeabi_d2iz>
 800aec8:	4680      	mov	r8, r0
 800aeca:	f7f5 fb33 	bl	8000534 <__aeabi_i2d>
 800aece:	e9dd 2300 	ldrd	r2, r3, [sp]
 800aed2:	f7f5 fb99 	bl	8000608 <__aeabi_dmul>
 800aed6:	4602      	mov	r2, r0
 800aed8:	460b      	mov	r3, r1
 800aeda:	4620      	mov	r0, r4
 800aedc:	4629      	mov	r1, r5
 800aede:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800aee2:	f7f5 f9d9 	bl	8000298 <__aeabi_dsub>
 800aee6:	f806 4b01 	strb.w	r4, [r6], #1
 800aeea:	9d03      	ldr	r5, [sp, #12]
 800aeec:	eba6 040a 	sub.w	r4, r6, sl
 800aef0:	42a5      	cmp	r5, r4
 800aef2:	4602      	mov	r2, r0
 800aef4:	460b      	mov	r3, r1
 800aef6:	d133      	bne.n	800af60 <_dtoa_r+0x6e0>
 800aef8:	f7f5 f9d0 	bl	800029c <__adddf3>
 800aefc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800af00:	4604      	mov	r4, r0
 800af02:	460d      	mov	r5, r1
 800af04:	f7f5 fe10 	bl	8000b28 <__aeabi_dcmpgt>
 800af08:	b9c0      	cbnz	r0, 800af3c <_dtoa_r+0x6bc>
 800af0a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800af0e:	4620      	mov	r0, r4
 800af10:	4629      	mov	r1, r5
 800af12:	f7f5 fde1 	bl	8000ad8 <__aeabi_dcmpeq>
 800af16:	b110      	cbz	r0, 800af1e <_dtoa_r+0x69e>
 800af18:	f018 0f01 	tst.w	r8, #1
 800af1c:	d10e      	bne.n	800af3c <_dtoa_r+0x6bc>
 800af1e:	9902      	ldr	r1, [sp, #8]
 800af20:	4648      	mov	r0, r9
 800af22:	f000 fbbd 	bl	800b6a0 <_Bfree>
 800af26:	2300      	movs	r3, #0
 800af28:	7033      	strb	r3, [r6, #0]
 800af2a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800af2c:	3701      	adds	r7, #1
 800af2e:	601f      	str	r7, [r3, #0]
 800af30:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800af32:	2b00      	cmp	r3, #0
 800af34:	f000 824b 	beq.w	800b3ce <_dtoa_r+0xb4e>
 800af38:	601e      	str	r6, [r3, #0]
 800af3a:	e248      	b.n	800b3ce <_dtoa_r+0xb4e>
 800af3c:	46b8      	mov	r8, r7
 800af3e:	4633      	mov	r3, r6
 800af40:	461e      	mov	r6, r3
 800af42:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800af46:	2a39      	cmp	r2, #57	@ 0x39
 800af48:	d106      	bne.n	800af58 <_dtoa_r+0x6d8>
 800af4a:	459a      	cmp	sl, r3
 800af4c:	d1f8      	bne.n	800af40 <_dtoa_r+0x6c0>
 800af4e:	2230      	movs	r2, #48	@ 0x30
 800af50:	f108 0801 	add.w	r8, r8, #1
 800af54:	f88a 2000 	strb.w	r2, [sl]
 800af58:	781a      	ldrb	r2, [r3, #0]
 800af5a:	3201      	adds	r2, #1
 800af5c:	701a      	strb	r2, [r3, #0]
 800af5e:	e7a0      	b.n	800aea2 <_dtoa_r+0x622>
 800af60:	4b6f      	ldr	r3, [pc, #444]	@ (800b120 <_dtoa_r+0x8a0>)
 800af62:	2200      	movs	r2, #0
 800af64:	f7f5 fb50 	bl	8000608 <__aeabi_dmul>
 800af68:	2200      	movs	r2, #0
 800af6a:	2300      	movs	r3, #0
 800af6c:	4604      	mov	r4, r0
 800af6e:	460d      	mov	r5, r1
 800af70:	f7f5 fdb2 	bl	8000ad8 <__aeabi_dcmpeq>
 800af74:	2800      	cmp	r0, #0
 800af76:	d09f      	beq.n	800aeb8 <_dtoa_r+0x638>
 800af78:	e7d1      	b.n	800af1e <_dtoa_r+0x69e>
 800af7a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800af7c:	2a00      	cmp	r2, #0
 800af7e:	f000 80ea 	beq.w	800b156 <_dtoa_r+0x8d6>
 800af82:	9a07      	ldr	r2, [sp, #28]
 800af84:	2a01      	cmp	r2, #1
 800af86:	f300 80cd 	bgt.w	800b124 <_dtoa_r+0x8a4>
 800af8a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800af8c:	2a00      	cmp	r2, #0
 800af8e:	f000 80c1 	beq.w	800b114 <_dtoa_r+0x894>
 800af92:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800af96:	9c08      	ldr	r4, [sp, #32]
 800af98:	9e00      	ldr	r6, [sp, #0]
 800af9a:	9a00      	ldr	r2, [sp, #0]
 800af9c:	441a      	add	r2, r3
 800af9e:	9200      	str	r2, [sp, #0]
 800afa0:	9a06      	ldr	r2, [sp, #24]
 800afa2:	2101      	movs	r1, #1
 800afa4:	441a      	add	r2, r3
 800afa6:	4648      	mov	r0, r9
 800afa8:	9206      	str	r2, [sp, #24]
 800afaa:	f000 fc2d 	bl	800b808 <__i2b>
 800afae:	4605      	mov	r5, r0
 800afb0:	b166      	cbz	r6, 800afcc <_dtoa_r+0x74c>
 800afb2:	9b06      	ldr	r3, [sp, #24]
 800afb4:	2b00      	cmp	r3, #0
 800afb6:	dd09      	ble.n	800afcc <_dtoa_r+0x74c>
 800afb8:	42b3      	cmp	r3, r6
 800afba:	9a00      	ldr	r2, [sp, #0]
 800afbc:	bfa8      	it	ge
 800afbe:	4633      	movge	r3, r6
 800afc0:	1ad2      	subs	r2, r2, r3
 800afc2:	9200      	str	r2, [sp, #0]
 800afc4:	9a06      	ldr	r2, [sp, #24]
 800afc6:	1af6      	subs	r6, r6, r3
 800afc8:	1ad3      	subs	r3, r2, r3
 800afca:	9306      	str	r3, [sp, #24]
 800afcc:	9b08      	ldr	r3, [sp, #32]
 800afce:	b30b      	cbz	r3, 800b014 <_dtoa_r+0x794>
 800afd0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	f000 80c6 	beq.w	800b164 <_dtoa_r+0x8e4>
 800afd8:	2c00      	cmp	r4, #0
 800afda:	f000 80c0 	beq.w	800b15e <_dtoa_r+0x8de>
 800afde:	4629      	mov	r1, r5
 800afe0:	4622      	mov	r2, r4
 800afe2:	4648      	mov	r0, r9
 800afe4:	f000 fcc8 	bl	800b978 <__pow5mult>
 800afe8:	9a02      	ldr	r2, [sp, #8]
 800afea:	4601      	mov	r1, r0
 800afec:	4605      	mov	r5, r0
 800afee:	4648      	mov	r0, r9
 800aff0:	f000 fc20 	bl	800b834 <__multiply>
 800aff4:	9902      	ldr	r1, [sp, #8]
 800aff6:	4680      	mov	r8, r0
 800aff8:	4648      	mov	r0, r9
 800affa:	f000 fb51 	bl	800b6a0 <_Bfree>
 800affe:	9b08      	ldr	r3, [sp, #32]
 800b000:	1b1b      	subs	r3, r3, r4
 800b002:	9308      	str	r3, [sp, #32]
 800b004:	f000 80b1 	beq.w	800b16a <_dtoa_r+0x8ea>
 800b008:	9a08      	ldr	r2, [sp, #32]
 800b00a:	4641      	mov	r1, r8
 800b00c:	4648      	mov	r0, r9
 800b00e:	f000 fcb3 	bl	800b978 <__pow5mult>
 800b012:	9002      	str	r0, [sp, #8]
 800b014:	2101      	movs	r1, #1
 800b016:	4648      	mov	r0, r9
 800b018:	f000 fbf6 	bl	800b808 <__i2b>
 800b01c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b01e:	4604      	mov	r4, r0
 800b020:	2b00      	cmp	r3, #0
 800b022:	f000 81d8 	beq.w	800b3d6 <_dtoa_r+0xb56>
 800b026:	461a      	mov	r2, r3
 800b028:	4601      	mov	r1, r0
 800b02a:	4648      	mov	r0, r9
 800b02c:	f000 fca4 	bl	800b978 <__pow5mult>
 800b030:	9b07      	ldr	r3, [sp, #28]
 800b032:	2b01      	cmp	r3, #1
 800b034:	4604      	mov	r4, r0
 800b036:	f300 809f 	bgt.w	800b178 <_dtoa_r+0x8f8>
 800b03a:	9b04      	ldr	r3, [sp, #16]
 800b03c:	2b00      	cmp	r3, #0
 800b03e:	f040 8097 	bne.w	800b170 <_dtoa_r+0x8f0>
 800b042:	9b05      	ldr	r3, [sp, #20]
 800b044:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b048:	2b00      	cmp	r3, #0
 800b04a:	f040 8093 	bne.w	800b174 <_dtoa_r+0x8f4>
 800b04e:	9b05      	ldr	r3, [sp, #20]
 800b050:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b054:	0d1b      	lsrs	r3, r3, #20
 800b056:	051b      	lsls	r3, r3, #20
 800b058:	b133      	cbz	r3, 800b068 <_dtoa_r+0x7e8>
 800b05a:	9b00      	ldr	r3, [sp, #0]
 800b05c:	3301      	adds	r3, #1
 800b05e:	9300      	str	r3, [sp, #0]
 800b060:	9b06      	ldr	r3, [sp, #24]
 800b062:	3301      	adds	r3, #1
 800b064:	9306      	str	r3, [sp, #24]
 800b066:	2301      	movs	r3, #1
 800b068:	9308      	str	r3, [sp, #32]
 800b06a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	f000 81b8 	beq.w	800b3e2 <_dtoa_r+0xb62>
 800b072:	6923      	ldr	r3, [r4, #16]
 800b074:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b078:	6918      	ldr	r0, [r3, #16]
 800b07a:	f000 fb79 	bl	800b770 <__hi0bits>
 800b07e:	f1c0 0020 	rsb	r0, r0, #32
 800b082:	9b06      	ldr	r3, [sp, #24]
 800b084:	4418      	add	r0, r3
 800b086:	f010 001f 	ands.w	r0, r0, #31
 800b08a:	f000 8082 	beq.w	800b192 <_dtoa_r+0x912>
 800b08e:	f1c0 0320 	rsb	r3, r0, #32
 800b092:	2b04      	cmp	r3, #4
 800b094:	dd73      	ble.n	800b17e <_dtoa_r+0x8fe>
 800b096:	9b00      	ldr	r3, [sp, #0]
 800b098:	f1c0 001c 	rsb	r0, r0, #28
 800b09c:	4403      	add	r3, r0
 800b09e:	9300      	str	r3, [sp, #0]
 800b0a0:	9b06      	ldr	r3, [sp, #24]
 800b0a2:	4403      	add	r3, r0
 800b0a4:	4406      	add	r6, r0
 800b0a6:	9306      	str	r3, [sp, #24]
 800b0a8:	9b00      	ldr	r3, [sp, #0]
 800b0aa:	2b00      	cmp	r3, #0
 800b0ac:	dd05      	ble.n	800b0ba <_dtoa_r+0x83a>
 800b0ae:	9902      	ldr	r1, [sp, #8]
 800b0b0:	461a      	mov	r2, r3
 800b0b2:	4648      	mov	r0, r9
 800b0b4:	f000 fcba 	bl	800ba2c <__lshift>
 800b0b8:	9002      	str	r0, [sp, #8]
 800b0ba:	9b06      	ldr	r3, [sp, #24]
 800b0bc:	2b00      	cmp	r3, #0
 800b0be:	dd05      	ble.n	800b0cc <_dtoa_r+0x84c>
 800b0c0:	4621      	mov	r1, r4
 800b0c2:	461a      	mov	r2, r3
 800b0c4:	4648      	mov	r0, r9
 800b0c6:	f000 fcb1 	bl	800ba2c <__lshift>
 800b0ca:	4604      	mov	r4, r0
 800b0cc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d061      	beq.n	800b196 <_dtoa_r+0x916>
 800b0d2:	9802      	ldr	r0, [sp, #8]
 800b0d4:	4621      	mov	r1, r4
 800b0d6:	f000 fd15 	bl	800bb04 <__mcmp>
 800b0da:	2800      	cmp	r0, #0
 800b0dc:	da5b      	bge.n	800b196 <_dtoa_r+0x916>
 800b0de:	2300      	movs	r3, #0
 800b0e0:	9902      	ldr	r1, [sp, #8]
 800b0e2:	220a      	movs	r2, #10
 800b0e4:	4648      	mov	r0, r9
 800b0e6:	f000 fafd 	bl	800b6e4 <__multadd>
 800b0ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b0ec:	9002      	str	r0, [sp, #8]
 800b0ee:	f107 38ff 	add.w	r8, r7, #4294967295
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	f000 8177 	beq.w	800b3e6 <_dtoa_r+0xb66>
 800b0f8:	4629      	mov	r1, r5
 800b0fa:	2300      	movs	r3, #0
 800b0fc:	220a      	movs	r2, #10
 800b0fe:	4648      	mov	r0, r9
 800b100:	f000 faf0 	bl	800b6e4 <__multadd>
 800b104:	f1bb 0f00 	cmp.w	fp, #0
 800b108:	4605      	mov	r5, r0
 800b10a:	dc6f      	bgt.n	800b1ec <_dtoa_r+0x96c>
 800b10c:	9b07      	ldr	r3, [sp, #28]
 800b10e:	2b02      	cmp	r3, #2
 800b110:	dc49      	bgt.n	800b1a6 <_dtoa_r+0x926>
 800b112:	e06b      	b.n	800b1ec <_dtoa_r+0x96c>
 800b114:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b116:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b11a:	e73c      	b.n	800af96 <_dtoa_r+0x716>
 800b11c:	3fe00000 	.word	0x3fe00000
 800b120:	40240000 	.word	0x40240000
 800b124:	9b03      	ldr	r3, [sp, #12]
 800b126:	1e5c      	subs	r4, r3, #1
 800b128:	9b08      	ldr	r3, [sp, #32]
 800b12a:	42a3      	cmp	r3, r4
 800b12c:	db09      	blt.n	800b142 <_dtoa_r+0x8c2>
 800b12e:	1b1c      	subs	r4, r3, r4
 800b130:	9b03      	ldr	r3, [sp, #12]
 800b132:	2b00      	cmp	r3, #0
 800b134:	f6bf af30 	bge.w	800af98 <_dtoa_r+0x718>
 800b138:	9b00      	ldr	r3, [sp, #0]
 800b13a:	9a03      	ldr	r2, [sp, #12]
 800b13c:	1a9e      	subs	r6, r3, r2
 800b13e:	2300      	movs	r3, #0
 800b140:	e72b      	b.n	800af9a <_dtoa_r+0x71a>
 800b142:	9b08      	ldr	r3, [sp, #32]
 800b144:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b146:	9408      	str	r4, [sp, #32]
 800b148:	1ae3      	subs	r3, r4, r3
 800b14a:	441a      	add	r2, r3
 800b14c:	9e00      	ldr	r6, [sp, #0]
 800b14e:	9b03      	ldr	r3, [sp, #12]
 800b150:	920d      	str	r2, [sp, #52]	@ 0x34
 800b152:	2400      	movs	r4, #0
 800b154:	e721      	b.n	800af9a <_dtoa_r+0x71a>
 800b156:	9c08      	ldr	r4, [sp, #32]
 800b158:	9e00      	ldr	r6, [sp, #0]
 800b15a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800b15c:	e728      	b.n	800afb0 <_dtoa_r+0x730>
 800b15e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800b162:	e751      	b.n	800b008 <_dtoa_r+0x788>
 800b164:	9a08      	ldr	r2, [sp, #32]
 800b166:	9902      	ldr	r1, [sp, #8]
 800b168:	e750      	b.n	800b00c <_dtoa_r+0x78c>
 800b16a:	f8cd 8008 	str.w	r8, [sp, #8]
 800b16e:	e751      	b.n	800b014 <_dtoa_r+0x794>
 800b170:	2300      	movs	r3, #0
 800b172:	e779      	b.n	800b068 <_dtoa_r+0x7e8>
 800b174:	9b04      	ldr	r3, [sp, #16]
 800b176:	e777      	b.n	800b068 <_dtoa_r+0x7e8>
 800b178:	2300      	movs	r3, #0
 800b17a:	9308      	str	r3, [sp, #32]
 800b17c:	e779      	b.n	800b072 <_dtoa_r+0x7f2>
 800b17e:	d093      	beq.n	800b0a8 <_dtoa_r+0x828>
 800b180:	9a00      	ldr	r2, [sp, #0]
 800b182:	331c      	adds	r3, #28
 800b184:	441a      	add	r2, r3
 800b186:	9200      	str	r2, [sp, #0]
 800b188:	9a06      	ldr	r2, [sp, #24]
 800b18a:	441a      	add	r2, r3
 800b18c:	441e      	add	r6, r3
 800b18e:	9206      	str	r2, [sp, #24]
 800b190:	e78a      	b.n	800b0a8 <_dtoa_r+0x828>
 800b192:	4603      	mov	r3, r0
 800b194:	e7f4      	b.n	800b180 <_dtoa_r+0x900>
 800b196:	9b03      	ldr	r3, [sp, #12]
 800b198:	2b00      	cmp	r3, #0
 800b19a:	46b8      	mov	r8, r7
 800b19c:	dc20      	bgt.n	800b1e0 <_dtoa_r+0x960>
 800b19e:	469b      	mov	fp, r3
 800b1a0:	9b07      	ldr	r3, [sp, #28]
 800b1a2:	2b02      	cmp	r3, #2
 800b1a4:	dd1e      	ble.n	800b1e4 <_dtoa_r+0x964>
 800b1a6:	f1bb 0f00 	cmp.w	fp, #0
 800b1aa:	f47f adb1 	bne.w	800ad10 <_dtoa_r+0x490>
 800b1ae:	4621      	mov	r1, r4
 800b1b0:	465b      	mov	r3, fp
 800b1b2:	2205      	movs	r2, #5
 800b1b4:	4648      	mov	r0, r9
 800b1b6:	f000 fa95 	bl	800b6e4 <__multadd>
 800b1ba:	4601      	mov	r1, r0
 800b1bc:	4604      	mov	r4, r0
 800b1be:	9802      	ldr	r0, [sp, #8]
 800b1c0:	f000 fca0 	bl	800bb04 <__mcmp>
 800b1c4:	2800      	cmp	r0, #0
 800b1c6:	f77f ada3 	ble.w	800ad10 <_dtoa_r+0x490>
 800b1ca:	4656      	mov	r6, sl
 800b1cc:	2331      	movs	r3, #49	@ 0x31
 800b1ce:	f806 3b01 	strb.w	r3, [r6], #1
 800b1d2:	f108 0801 	add.w	r8, r8, #1
 800b1d6:	e59f      	b.n	800ad18 <_dtoa_r+0x498>
 800b1d8:	9c03      	ldr	r4, [sp, #12]
 800b1da:	46b8      	mov	r8, r7
 800b1dc:	4625      	mov	r5, r4
 800b1de:	e7f4      	b.n	800b1ca <_dtoa_r+0x94a>
 800b1e0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800b1e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b1e6:	2b00      	cmp	r3, #0
 800b1e8:	f000 8101 	beq.w	800b3ee <_dtoa_r+0xb6e>
 800b1ec:	2e00      	cmp	r6, #0
 800b1ee:	dd05      	ble.n	800b1fc <_dtoa_r+0x97c>
 800b1f0:	4629      	mov	r1, r5
 800b1f2:	4632      	mov	r2, r6
 800b1f4:	4648      	mov	r0, r9
 800b1f6:	f000 fc19 	bl	800ba2c <__lshift>
 800b1fa:	4605      	mov	r5, r0
 800b1fc:	9b08      	ldr	r3, [sp, #32]
 800b1fe:	2b00      	cmp	r3, #0
 800b200:	d05c      	beq.n	800b2bc <_dtoa_r+0xa3c>
 800b202:	6869      	ldr	r1, [r5, #4]
 800b204:	4648      	mov	r0, r9
 800b206:	f000 fa0b 	bl	800b620 <_Balloc>
 800b20a:	4606      	mov	r6, r0
 800b20c:	b928      	cbnz	r0, 800b21a <_dtoa_r+0x99a>
 800b20e:	4b82      	ldr	r3, [pc, #520]	@ (800b418 <_dtoa_r+0xb98>)
 800b210:	4602      	mov	r2, r0
 800b212:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b216:	f7ff bb4a 	b.w	800a8ae <_dtoa_r+0x2e>
 800b21a:	692a      	ldr	r2, [r5, #16]
 800b21c:	3202      	adds	r2, #2
 800b21e:	0092      	lsls	r2, r2, #2
 800b220:	f105 010c 	add.w	r1, r5, #12
 800b224:	300c      	adds	r0, #12
 800b226:	f000 ffa3 	bl	800c170 <memcpy>
 800b22a:	2201      	movs	r2, #1
 800b22c:	4631      	mov	r1, r6
 800b22e:	4648      	mov	r0, r9
 800b230:	f000 fbfc 	bl	800ba2c <__lshift>
 800b234:	f10a 0301 	add.w	r3, sl, #1
 800b238:	9300      	str	r3, [sp, #0]
 800b23a:	eb0a 030b 	add.w	r3, sl, fp
 800b23e:	9308      	str	r3, [sp, #32]
 800b240:	9b04      	ldr	r3, [sp, #16]
 800b242:	f003 0301 	and.w	r3, r3, #1
 800b246:	462f      	mov	r7, r5
 800b248:	9306      	str	r3, [sp, #24]
 800b24a:	4605      	mov	r5, r0
 800b24c:	9b00      	ldr	r3, [sp, #0]
 800b24e:	9802      	ldr	r0, [sp, #8]
 800b250:	4621      	mov	r1, r4
 800b252:	f103 3bff 	add.w	fp, r3, #4294967295
 800b256:	f7ff fa8a 	bl	800a76e <quorem>
 800b25a:	4603      	mov	r3, r0
 800b25c:	3330      	adds	r3, #48	@ 0x30
 800b25e:	9003      	str	r0, [sp, #12]
 800b260:	4639      	mov	r1, r7
 800b262:	9802      	ldr	r0, [sp, #8]
 800b264:	9309      	str	r3, [sp, #36]	@ 0x24
 800b266:	f000 fc4d 	bl	800bb04 <__mcmp>
 800b26a:	462a      	mov	r2, r5
 800b26c:	9004      	str	r0, [sp, #16]
 800b26e:	4621      	mov	r1, r4
 800b270:	4648      	mov	r0, r9
 800b272:	f000 fc63 	bl	800bb3c <__mdiff>
 800b276:	68c2      	ldr	r2, [r0, #12]
 800b278:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b27a:	4606      	mov	r6, r0
 800b27c:	bb02      	cbnz	r2, 800b2c0 <_dtoa_r+0xa40>
 800b27e:	4601      	mov	r1, r0
 800b280:	9802      	ldr	r0, [sp, #8]
 800b282:	f000 fc3f 	bl	800bb04 <__mcmp>
 800b286:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b288:	4602      	mov	r2, r0
 800b28a:	4631      	mov	r1, r6
 800b28c:	4648      	mov	r0, r9
 800b28e:	920c      	str	r2, [sp, #48]	@ 0x30
 800b290:	9309      	str	r3, [sp, #36]	@ 0x24
 800b292:	f000 fa05 	bl	800b6a0 <_Bfree>
 800b296:	9b07      	ldr	r3, [sp, #28]
 800b298:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b29a:	9e00      	ldr	r6, [sp, #0]
 800b29c:	ea42 0103 	orr.w	r1, r2, r3
 800b2a0:	9b06      	ldr	r3, [sp, #24]
 800b2a2:	4319      	orrs	r1, r3
 800b2a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b2a6:	d10d      	bne.n	800b2c4 <_dtoa_r+0xa44>
 800b2a8:	2b39      	cmp	r3, #57	@ 0x39
 800b2aa:	d027      	beq.n	800b2fc <_dtoa_r+0xa7c>
 800b2ac:	9a04      	ldr	r2, [sp, #16]
 800b2ae:	2a00      	cmp	r2, #0
 800b2b0:	dd01      	ble.n	800b2b6 <_dtoa_r+0xa36>
 800b2b2:	9b03      	ldr	r3, [sp, #12]
 800b2b4:	3331      	adds	r3, #49	@ 0x31
 800b2b6:	f88b 3000 	strb.w	r3, [fp]
 800b2ba:	e52e      	b.n	800ad1a <_dtoa_r+0x49a>
 800b2bc:	4628      	mov	r0, r5
 800b2be:	e7b9      	b.n	800b234 <_dtoa_r+0x9b4>
 800b2c0:	2201      	movs	r2, #1
 800b2c2:	e7e2      	b.n	800b28a <_dtoa_r+0xa0a>
 800b2c4:	9904      	ldr	r1, [sp, #16]
 800b2c6:	2900      	cmp	r1, #0
 800b2c8:	db04      	blt.n	800b2d4 <_dtoa_r+0xa54>
 800b2ca:	9807      	ldr	r0, [sp, #28]
 800b2cc:	4301      	orrs	r1, r0
 800b2ce:	9806      	ldr	r0, [sp, #24]
 800b2d0:	4301      	orrs	r1, r0
 800b2d2:	d120      	bne.n	800b316 <_dtoa_r+0xa96>
 800b2d4:	2a00      	cmp	r2, #0
 800b2d6:	ddee      	ble.n	800b2b6 <_dtoa_r+0xa36>
 800b2d8:	9902      	ldr	r1, [sp, #8]
 800b2da:	9300      	str	r3, [sp, #0]
 800b2dc:	2201      	movs	r2, #1
 800b2de:	4648      	mov	r0, r9
 800b2e0:	f000 fba4 	bl	800ba2c <__lshift>
 800b2e4:	4621      	mov	r1, r4
 800b2e6:	9002      	str	r0, [sp, #8]
 800b2e8:	f000 fc0c 	bl	800bb04 <__mcmp>
 800b2ec:	2800      	cmp	r0, #0
 800b2ee:	9b00      	ldr	r3, [sp, #0]
 800b2f0:	dc02      	bgt.n	800b2f8 <_dtoa_r+0xa78>
 800b2f2:	d1e0      	bne.n	800b2b6 <_dtoa_r+0xa36>
 800b2f4:	07da      	lsls	r2, r3, #31
 800b2f6:	d5de      	bpl.n	800b2b6 <_dtoa_r+0xa36>
 800b2f8:	2b39      	cmp	r3, #57	@ 0x39
 800b2fa:	d1da      	bne.n	800b2b2 <_dtoa_r+0xa32>
 800b2fc:	2339      	movs	r3, #57	@ 0x39
 800b2fe:	f88b 3000 	strb.w	r3, [fp]
 800b302:	4633      	mov	r3, r6
 800b304:	461e      	mov	r6, r3
 800b306:	3b01      	subs	r3, #1
 800b308:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b30c:	2a39      	cmp	r2, #57	@ 0x39
 800b30e:	d04e      	beq.n	800b3ae <_dtoa_r+0xb2e>
 800b310:	3201      	adds	r2, #1
 800b312:	701a      	strb	r2, [r3, #0]
 800b314:	e501      	b.n	800ad1a <_dtoa_r+0x49a>
 800b316:	2a00      	cmp	r2, #0
 800b318:	dd03      	ble.n	800b322 <_dtoa_r+0xaa2>
 800b31a:	2b39      	cmp	r3, #57	@ 0x39
 800b31c:	d0ee      	beq.n	800b2fc <_dtoa_r+0xa7c>
 800b31e:	3301      	adds	r3, #1
 800b320:	e7c9      	b.n	800b2b6 <_dtoa_r+0xa36>
 800b322:	9a00      	ldr	r2, [sp, #0]
 800b324:	9908      	ldr	r1, [sp, #32]
 800b326:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b32a:	428a      	cmp	r2, r1
 800b32c:	d028      	beq.n	800b380 <_dtoa_r+0xb00>
 800b32e:	9902      	ldr	r1, [sp, #8]
 800b330:	2300      	movs	r3, #0
 800b332:	220a      	movs	r2, #10
 800b334:	4648      	mov	r0, r9
 800b336:	f000 f9d5 	bl	800b6e4 <__multadd>
 800b33a:	42af      	cmp	r7, r5
 800b33c:	9002      	str	r0, [sp, #8]
 800b33e:	f04f 0300 	mov.w	r3, #0
 800b342:	f04f 020a 	mov.w	r2, #10
 800b346:	4639      	mov	r1, r7
 800b348:	4648      	mov	r0, r9
 800b34a:	d107      	bne.n	800b35c <_dtoa_r+0xadc>
 800b34c:	f000 f9ca 	bl	800b6e4 <__multadd>
 800b350:	4607      	mov	r7, r0
 800b352:	4605      	mov	r5, r0
 800b354:	9b00      	ldr	r3, [sp, #0]
 800b356:	3301      	adds	r3, #1
 800b358:	9300      	str	r3, [sp, #0]
 800b35a:	e777      	b.n	800b24c <_dtoa_r+0x9cc>
 800b35c:	f000 f9c2 	bl	800b6e4 <__multadd>
 800b360:	4629      	mov	r1, r5
 800b362:	4607      	mov	r7, r0
 800b364:	2300      	movs	r3, #0
 800b366:	220a      	movs	r2, #10
 800b368:	4648      	mov	r0, r9
 800b36a:	f000 f9bb 	bl	800b6e4 <__multadd>
 800b36e:	4605      	mov	r5, r0
 800b370:	e7f0      	b.n	800b354 <_dtoa_r+0xad4>
 800b372:	f1bb 0f00 	cmp.w	fp, #0
 800b376:	bfcc      	ite	gt
 800b378:	465e      	movgt	r6, fp
 800b37a:	2601      	movle	r6, #1
 800b37c:	4456      	add	r6, sl
 800b37e:	2700      	movs	r7, #0
 800b380:	9902      	ldr	r1, [sp, #8]
 800b382:	9300      	str	r3, [sp, #0]
 800b384:	2201      	movs	r2, #1
 800b386:	4648      	mov	r0, r9
 800b388:	f000 fb50 	bl	800ba2c <__lshift>
 800b38c:	4621      	mov	r1, r4
 800b38e:	9002      	str	r0, [sp, #8]
 800b390:	f000 fbb8 	bl	800bb04 <__mcmp>
 800b394:	2800      	cmp	r0, #0
 800b396:	dcb4      	bgt.n	800b302 <_dtoa_r+0xa82>
 800b398:	d102      	bne.n	800b3a0 <_dtoa_r+0xb20>
 800b39a:	9b00      	ldr	r3, [sp, #0]
 800b39c:	07db      	lsls	r3, r3, #31
 800b39e:	d4b0      	bmi.n	800b302 <_dtoa_r+0xa82>
 800b3a0:	4633      	mov	r3, r6
 800b3a2:	461e      	mov	r6, r3
 800b3a4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b3a8:	2a30      	cmp	r2, #48	@ 0x30
 800b3aa:	d0fa      	beq.n	800b3a2 <_dtoa_r+0xb22>
 800b3ac:	e4b5      	b.n	800ad1a <_dtoa_r+0x49a>
 800b3ae:	459a      	cmp	sl, r3
 800b3b0:	d1a8      	bne.n	800b304 <_dtoa_r+0xa84>
 800b3b2:	2331      	movs	r3, #49	@ 0x31
 800b3b4:	f108 0801 	add.w	r8, r8, #1
 800b3b8:	f88a 3000 	strb.w	r3, [sl]
 800b3bc:	e4ad      	b.n	800ad1a <_dtoa_r+0x49a>
 800b3be:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b3c0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800b41c <_dtoa_r+0xb9c>
 800b3c4:	b11b      	cbz	r3, 800b3ce <_dtoa_r+0xb4e>
 800b3c6:	f10a 0308 	add.w	r3, sl, #8
 800b3ca:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b3cc:	6013      	str	r3, [r2, #0]
 800b3ce:	4650      	mov	r0, sl
 800b3d0:	b017      	add	sp, #92	@ 0x5c
 800b3d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3d6:	9b07      	ldr	r3, [sp, #28]
 800b3d8:	2b01      	cmp	r3, #1
 800b3da:	f77f ae2e 	ble.w	800b03a <_dtoa_r+0x7ba>
 800b3de:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b3e0:	9308      	str	r3, [sp, #32]
 800b3e2:	2001      	movs	r0, #1
 800b3e4:	e64d      	b.n	800b082 <_dtoa_r+0x802>
 800b3e6:	f1bb 0f00 	cmp.w	fp, #0
 800b3ea:	f77f aed9 	ble.w	800b1a0 <_dtoa_r+0x920>
 800b3ee:	4656      	mov	r6, sl
 800b3f0:	9802      	ldr	r0, [sp, #8]
 800b3f2:	4621      	mov	r1, r4
 800b3f4:	f7ff f9bb 	bl	800a76e <quorem>
 800b3f8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800b3fc:	f806 3b01 	strb.w	r3, [r6], #1
 800b400:	eba6 020a 	sub.w	r2, r6, sl
 800b404:	4593      	cmp	fp, r2
 800b406:	ddb4      	ble.n	800b372 <_dtoa_r+0xaf2>
 800b408:	9902      	ldr	r1, [sp, #8]
 800b40a:	2300      	movs	r3, #0
 800b40c:	220a      	movs	r2, #10
 800b40e:	4648      	mov	r0, r9
 800b410:	f000 f968 	bl	800b6e4 <__multadd>
 800b414:	9002      	str	r0, [sp, #8]
 800b416:	e7eb      	b.n	800b3f0 <_dtoa_r+0xb70>
 800b418:	0800cbdc 	.word	0x0800cbdc
 800b41c:	0800cb60 	.word	0x0800cb60

0800b420 <_free_r>:
 800b420:	b538      	push	{r3, r4, r5, lr}
 800b422:	4605      	mov	r5, r0
 800b424:	2900      	cmp	r1, #0
 800b426:	d041      	beq.n	800b4ac <_free_r+0x8c>
 800b428:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b42c:	1f0c      	subs	r4, r1, #4
 800b42e:	2b00      	cmp	r3, #0
 800b430:	bfb8      	it	lt
 800b432:	18e4      	addlt	r4, r4, r3
 800b434:	f000 f8e8 	bl	800b608 <__malloc_lock>
 800b438:	4a1d      	ldr	r2, [pc, #116]	@ (800b4b0 <_free_r+0x90>)
 800b43a:	6813      	ldr	r3, [r2, #0]
 800b43c:	b933      	cbnz	r3, 800b44c <_free_r+0x2c>
 800b43e:	6063      	str	r3, [r4, #4]
 800b440:	6014      	str	r4, [r2, #0]
 800b442:	4628      	mov	r0, r5
 800b444:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b448:	f000 b8e4 	b.w	800b614 <__malloc_unlock>
 800b44c:	42a3      	cmp	r3, r4
 800b44e:	d908      	bls.n	800b462 <_free_r+0x42>
 800b450:	6820      	ldr	r0, [r4, #0]
 800b452:	1821      	adds	r1, r4, r0
 800b454:	428b      	cmp	r3, r1
 800b456:	bf01      	itttt	eq
 800b458:	6819      	ldreq	r1, [r3, #0]
 800b45a:	685b      	ldreq	r3, [r3, #4]
 800b45c:	1809      	addeq	r1, r1, r0
 800b45e:	6021      	streq	r1, [r4, #0]
 800b460:	e7ed      	b.n	800b43e <_free_r+0x1e>
 800b462:	461a      	mov	r2, r3
 800b464:	685b      	ldr	r3, [r3, #4]
 800b466:	b10b      	cbz	r3, 800b46c <_free_r+0x4c>
 800b468:	42a3      	cmp	r3, r4
 800b46a:	d9fa      	bls.n	800b462 <_free_r+0x42>
 800b46c:	6811      	ldr	r1, [r2, #0]
 800b46e:	1850      	adds	r0, r2, r1
 800b470:	42a0      	cmp	r0, r4
 800b472:	d10b      	bne.n	800b48c <_free_r+0x6c>
 800b474:	6820      	ldr	r0, [r4, #0]
 800b476:	4401      	add	r1, r0
 800b478:	1850      	adds	r0, r2, r1
 800b47a:	4283      	cmp	r3, r0
 800b47c:	6011      	str	r1, [r2, #0]
 800b47e:	d1e0      	bne.n	800b442 <_free_r+0x22>
 800b480:	6818      	ldr	r0, [r3, #0]
 800b482:	685b      	ldr	r3, [r3, #4]
 800b484:	6053      	str	r3, [r2, #4]
 800b486:	4408      	add	r0, r1
 800b488:	6010      	str	r0, [r2, #0]
 800b48a:	e7da      	b.n	800b442 <_free_r+0x22>
 800b48c:	d902      	bls.n	800b494 <_free_r+0x74>
 800b48e:	230c      	movs	r3, #12
 800b490:	602b      	str	r3, [r5, #0]
 800b492:	e7d6      	b.n	800b442 <_free_r+0x22>
 800b494:	6820      	ldr	r0, [r4, #0]
 800b496:	1821      	adds	r1, r4, r0
 800b498:	428b      	cmp	r3, r1
 800b49a:	bf04      	itt	eq
 800b49c:	6819      	ldreq	r1, [r3, #0]
 800b49e:	685b      	ldreq	r3, [r3, #4]
 800b4a0:	6063      	str	r3, [r4, #4]
 800b4a2:	bf04      	itt	eq
 800b4a4:	1809      	addeq	r1, r1, r0
 800b4a6:	6021      	streq	r1, [r4, #0]
 800b4a8:	6054      	str	r4, [r2, #4]
 800b4aa:	e7ca      	b.n	800b442 <_free_r+0x22>
 800b4ac:	bd38      	pop	{r3, r4, r5, pc}
 800b4ae:	bf00      	nop
 800b4b0:	2000221c 	.word	0x2000221c

0800b4b4 <malloc>:
 800b4b4:	4b02      	ldr	r3, [pc, #8]	@ (800b4c0 <malloc+0xc>)
 800b4b6:	4601      	mov	r1, r0
 800b4b8:	6818      	ldr	r0, [r3, #0]
 800b4ba:	f000 b825 	b.w	800b508 <_malloc_r>
 800b4be:	bf00      	nop
 800b4c0:	20000108 	.word	0x20000108

0800b4c4 <sbrk_aligned>:
 800b4c4:	b570      	push	{r4, r5, r6, lr}
 800b4c6:	4e0f      	ldr	r6, [pc, #60]	@ (800b504 <sbrk_aligned+0x40>)
 800b4c8:	460c      	mov	r4, r1
 800b4ca:	6831      	ldr	r1, [r6, #0]
 800b4cc:	4605      	mov	r5, r0
 800b4ce:	b911      	cbnz	r1, 800b4d6 <sbrk_aligned+0x12>
 800b4d0:	f000 fe3e 	bl	800c150 <_sbrk_r>
 800b4d4:	6030      	str	r0, [r6, #0]
 800b4d6:	4621      	mov	r1, r4
 800b4d8:	4628      	mov	r0, r5
 800b4da:	f000 fe39 	bl	800c150 <_sbrk_r>
 800b4de:	1c43      	adds	r3, r0, #1
 800b4e0:	d103      	bne.n	800b4ea <sbrk_aligned+0x26>
 800b4e2:	f04f 34ff 	mov.w	r4, #4294967295
 800b4e6:	4620      	mov	r0, r4
 800b4e8:	bd70      	pop	{r4, r5, r6, pc}
 800b4ea:	1cc4      	adds	r4, r0, #3
 800b4ec:	f024 0403 	bic.w	r4, r4, #3
 800b4f0:	42a0      	cmp	r0, r4
 800b4f2:	d0f8      	beq.n	800b4e6 <sbrk_aligned+0x22>
 800b4f4:	1a21      	subs	r1, r4, r0
 800b4f6:	4628      	mov	r0, r5
 800b4f8:	f000 fe2a 	bl	800c150 <_sbrk_r>
 800b4fc:	3001      	adds	r0, #1
 800b4fe:	d1f2      	bne.n	800b4e6 <sbrk_aligned+0x22>
 800b500:	e7ef      	b.n	800b4e2 <sbrk_aligned+0x1e>
 800b502:	bf00      	nop
 800b504:	20002218 	.word	0x20002218

0800b508 <_malloc_r>:
 800b508:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b50c:	1ccd      	adds	r5, r1, #3
 800b50e:	f025 0503 	bic.w	r5, r5, #3
 800b512:	3508      	adds	r5, #8
 800b514:	2d0c      	cmp	r5, #12
 800b516:	bf38      	it	cc
 800b518:	250c      	movcc	r5, #12
 800b51a:	2d00      	cmp	r5, #0
 800b51c:	4606      	mov	r6, r0
 800b51e:	db01      	blt.n	800b524 <_malloc_r+0x1c>
 800b520:	42a9      	cmp	r1, r5
 800b522:	d904      	bls.n	800b52e <_malloc_r+0x26>
 800b524:	230c      	movs	r3, #12
 800b526:	6033      	str	r3, [r6, #0]
 800b528:	2000      	movs	r0, #0
 800b52a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b52e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b604 <_malloc_r+0xfc>
 800b532:	f000 f869 	bl	800b608 <__malloc_lock>
 800b536:	f8d8 3000 	ldr.w	r3, [r8]
 800b53a:	461c      	mov	r4, r3
 800b53c:	bb44      	cbnz	r4, 800b590 <_malloc_r+0x88>
 800b53e:	4629      	mov	r1, r5
 800b540:	4630      	mov	r0, r6
 800b542:	f7ff ffbf 	bl	800b4c4 <sbrk_aligned>
 800b546:	1c43      	adds	r3, r0, #1
 800b548:	4604      	mov	r4, r0
 800b54a:	d158      	bne.n	800b5fe <_malloc_r+0xf6>
 800b54c:	f8d8 4000 	ldr.w	r4, [r8]
 800b550:	4627      	mov	r7, r4
 800b552:	2f00      	cmp	r7, #0
 800b554:	d143      	bne.n	800b5de <_malloc_r+0xd6>
 800b556:	2c00      	cmp	r4, #0
 800b558:	d04b      	beq.n	800b5f2 <_malloc_r+0xea>
 800b55a:	6823      	ldr	r3, [r4, #0]
 800b55c:	4639      	mov	r1, r7
 800b55e:	4630      	mov	r0, r6
 800b560:	eb04 0903 	add.w	r9, r4, r3
 800b564:	f000 fdf4 	bl	800c150 <_sbrk_r>
 800b568:	4581      	cmp	r9, r0
 800b56a:	d142      	bne.n	800b5f2 <_malloc_r+0xea>
 800b56c:	6821      	ldr	r1, [r4, #0]
 800b56e:	1a6d      	subs	r5, r5, r1
 800b570:	4629      	mov	r1, r5
 800b572:	4630      	mov	r0, r6
 800b574:	f7ff ffa6 	bl	800b4c4 <sbrk_aligned>
 800b578:	3001      	adds	r0, #1
 800b57a:	d03a      	beq.n	800b5f2 <_malloc_r+0xea>
 800b57c:	6823      	ldr	r3, [r4, #0]
 800b57e:	442b      	add	r3, r5
 800b580:	6023      	str	r3, [r4, #0]
 800b582:	f8d8 3000 	ldr.w	r3, [r8]
 800b586:	685a      	ldr	r2, [r3, #4]
 800b588:	bb62      	cbnz	r2, 800b5e4 <_malloc_r+0xdc>
 800b58a:	f8c8 7000 	str.w	r7, [r8]
 800b58e:	e00f      	b.n	800b5b0 <_malloc_r+0xa8>
 800b590:	6822      	ldr	r2, [r4, #0]
 800b592:	1b52      	subs	r2, r2, r5
 800b594:	d420      	bmi.n	800b5d8 <_malloc_r+0xd0>
 800b596:	2a0b      	cmp	r2, #11
 800b598:	d917      	bls.n	800b5ca <_malloc_r+0xc2>
 800b59a:	1961      	adds	r1, r4, r5
 800b59c:	42a3      	cmp	r3, r4
 800b59e:	6025      	str	r5, [r4, #0]
 800b5a0:	bf18      	it	ne
 800b5a2:	6059      	strne	r1, [r3, #4]
 800b5a4:	6863      	ldr	r3, [r4, #4]
 800b5a6:	bf08      	it	eq
 800b5a8:	f8c8 1000 	streq.w	r1, [r8]
 800b5ac:	5162      	str	r2, [r4, r5]
 800b5ae:	604b      	str	r3, [r1, #4]
 800b5b0:	4630      	mov	r0, r6
 800b5b2:	f000 f82f 	bl	800b614 <__malloc_unlock>
 800b5b6:	f104 000b 	add.w	r0, r4, #11
 800b5ba:	1d23      	adds	r3, r4, #4
 800b5bc:	f020 0007 	bic.w	r0, r0, #7
 800b5c0:	1ac2      	subs	r2, r0, r3
 800b5c2:	bf1c      	itt	ne
 800b5c4:	1a1b      	subne	r3, r3, r0
 800b5c6:	50a3      	strne	r3, [r4, r2]
 800b5c8:	e7af      	b.n	800b52a <_malloc_r+0x22>
 800b5ca:	6862      	ldr	r2, [r4, #4]
 800b5cc:	42a3      	cmp	r3, r4
 800b5ce:	bf0c      	ite	eq
 800b5d0:	f8c8 2000 	streq.w	r2, [r8]
 800b5d4:	605a      	strne	r2, [r3, #4]
 800b5d6:	e7eb      	b.n	800b5b0 <_malloc_r+0xa8>
 800b5d8:	4623      	mov	r3, r4
 800b5da:	6864      	ldr	r4, [r4, #4]
 800b5dc:	e7ae      	b.n	800b53c <_malloc_r+0x34>
 800b5de:	463c      	mov	r4, r7
 800b5e0:	687f      	ldr	r7, [r7, #4]
 800b5e2:	e7b6      	b.n	800b552 <_malloc_r+0x4a>
 800b5e4:	461a      	mov	r2, r3
 800b5e6:	685b      	ldr	r3, [r3, #4]
 800b5e8:	42a3      	cmp	r3, r4
 800b5ea:	d1fb      	bne.n	800b5e4 <_malloc_r+0xdc>
 800b5ec:	2300      	movs	r3, #0
 800b5ee:	6053      	str	r3, [r2, #4]
 800b5f0:	e7de      	b.n	800b5b0 <_malloc_r+0xa8>
 800b5f2:	230c      	movs	r3, #12
 800b5f4:	6033      	str	r3, [r6, #0]
 800b5f6:	4630      	mov	r0, r6
 800b5f8:	f000 f80c 	bl	800b614 <__malloc_unlock>
 800b5fc:	e794      	b.n	800b528 <_malloc_r+0x20>
 800b5fe:	6005      	str	r5, [r0, #0]
 800b600:	e7d6      	b.n	800b5b0 <_malloc_r+0xa8>
 800b602:	bf00      	nop
 800b604:	2000221c 	.word	0x2000221c

0800b608 <__malloc_lock>:
 800b608:	4801      	ldr	r0, [pc, #4]	@ (800b610 <__malloc_lock+0x8>)
 800b60a:	f7ff b8ae 	b.w	800a76a <__retarget_lock_acquire_recursive>
 800b60e:	bf00      	nop
 800b610:	20002214 	.word	0x20002214

0800b614 <__malloc_unlock>:
 800b614:	4801      	ldr	r0, [pc, #4]	@ (800b61c <__malloc_unlock+0x8>)
 800b616:	f7ff b8a9 	b.w	800a76c <__retarget_lock_release_recursive>
 800b61a:	bf00      	nop
 800b61c:	20002214 	.word	0x20002214

0800b620 <_Balloc>:
 800b620:	b570      	push	{r4, r5, r6, lr}
 800b622:	69c6      	ldr	r6, [r0, #28]
 800b624:	4604      	mov	r4, r0
 800b626:	460d      	mov	r5, r1
 800b628:	b976      	cbnz	r6, 800b648 <_Balloc+0x28>
 800b62a:	2010      	movs	r0, #16
 800b62c:	f7ff ff42 	bl	800b4b4 <malloc>
 800b630:	4602      	mov	r2, r0
 800b632:	61e0      	str	r0, [r4, #28]
 800b634:	b920      	cbnz	r0, 800b640 <_Balloc+0x20>
 800b636:	4b18      	ldr	r3, [pc, #96]	@ (800b698 <_Balloc+0x78>)
 800b638:	4818      	ldr	r0, [pc, #96]	@ (800b69c <_Balloc+0x7c>)
 800b63a:	216b      	movs	r1, #107	@ 0x6b
 800b63c:	f000 fda6 	bl	800c18c <__assert_func>
 800b640:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b644:	6006      	str	r6, [r0, #0]
 800b646:	60c6      	str	r6, [r0, #12]
 800b648:	69e6      	ldr	r6, [r4, #28]
 800b64a:	68f3      	ldr	r3, [r6, #12]
 800b64c:	b183      	cbz	r3, 800b670 <_Balloc+0x50>
 800b64e:	69e3      	ldr	r3, [r4, #28]
 800b650:	68db      	ldr	r3, [r3, #12]
 800b652:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b656:	b9b8      	cbnz	r0, 800b688 <_Balloc+0x68>
 800b658:	2101      	movs	r1, #1
 800b65a:	fa01 f605 	lsl.w	r6, r1, r5
 800b65e:	1d72      	adds	r2, r6, #5
 800b660:	0092      	lsls	r2, r2, #2
 800b662:	4620      	mov	r0, r4
 800b664:	f000 fdb0 	bl	800c1c8 <_calloc_r>
 800b668:	b160      	cbz	r0, 800b684 <_Balloc+0x64>
 800b66a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b66e:	e00e      	b.n	800b68e <_Balloc+0x6e>
 800b670:	2221      	movs	r2, #33	@ 0x21
 800b672:	2104      	movs	r1, #4
 800b674:	4620      	mov	r0, r4
 800b676:	f000 fda7 	bl	800c1c8 <_calloc_r>
 800b67a:	69e3      	ldr	r3, [r4, #28]
 800b67c:	60f0      	str	r0, [r6, #12]
 800b67e:	68db      	ldr	r3, [r3, #12]
 800b680:	2b00      	cmp	r3, #0
 800b682:	d1e4      	bne.n	800b64e <_Balloc+0x2e>
 800b684:	2000      	movs	r0, #0
 800b686:	bd70      	pop	{r4, r5, r6, pc}
 800b688:	6802      	ldr	r2, [r0, #0]
 800b68a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b68e:	2300      	movs	r3, #0
 800b690:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b694:	e7f7      	b.n	800b686 <_Balloc+0x66>
 800b696:	bf00      	nop
 800b698:	0800cb6d 	.word	0x0800cb6d
 800b69c:	0800cbed 	.word	0x0800cbed

0800b6a0 <_Bfree>:
 800b6a0:	b570      	push	{r4, r5, r6, lr}
 800b6a2:	69c6      	ldr	r6, [r0, #28]
 800b6a4:	4605      	mov	r5, r0
 800b6a6:	460c      	mov	r4, r1
 800b6a8:	b976      	cbnz	r6, 800b6c8 <_Bfree+0x28>
 800b6aa:	2010      	movs	r0, #16
 800b6ac:	f7ff ff02 	bl	800b4b4 <malloc>
 800b6b0:	4602      	mov	r2, r0
 800b6b2:	61e8      	str	r0, [r5, #28]
 800b6b4:	b920      	cbnz	r0, 800b6c0 <_Bfree+0x20>
 800b6b6:	4b09      	ldr	r3, [pc, #36]	@ (800b6dc <_Bfree+0x3c>)
 800b6b8:	4809      	ldr	r0, [pc, #36]	@ (800b6e0 <_Bfree+0x40>)
 800b6ba:	218f      	movs	r1, #143	@ 0x8f
 800b6bc:	f000 fd66 	bl	800c18c <__assert_func>
 800b6c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b6c4:	6006      	str	r6, [r0, #0]
 800b6c6:	60c6      	str	r6, [r0, #12]
 800b6c8:	b13c      	cbz	r4, 800b6da <_Bfree+0x3a>
 800b6ca:	69eb      	ldr	r3, [r5, #28]
 800b6cc:	6862      	ldr	r2, [r4, #4]
 800b6ce:	68db      	ldr	r3, [r3, #12]
 800b6d0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b6d4:	6021      	str	r1, [r4, #0]
 800b6d6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b6da:	bd70      	pop	{r4, r5, r6, pc}
 800b6dc:	0800cb6d 	.word	0x0800cb6d
 800b6e0:	0800cbed 	.word	0x0800cbed

0800b6e4 <__multadd>:
 800b6e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b6e8:	690d      	ldr	r5, [r1, #16]
 800b6ea:	4607      	mov	r7, r0
 800b6ec:	460c      	mov	r4, r1
 800b6ee:	461e      	mov	r6, r3
 800b6f0:	f101 0c14 	add.w	ip, r1, #20
 800b6f4:	2000      	movs	r0, #0
 800b6f6:	f8dc 3000 	ldr.w	r3, [ip]
 800b6fa:	b299      	uxth	r1, r3
 800b6fc:	fb02 6101 	mla	r1, r2, r1, r6
 800b700:	0c1e      	lsrs	r6, r3, #16
 800b702:	0c0b      	lsrs	r3, r1, #16
 800b704:	fb02 3306 	mla	r3, r2, r6, r3
 800b708:	b289      	uxth	r1, r1
 800b70a:	3001      	adds	r0, #1
 800b70c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b710:	4285      	cmp	r5, r0
 800b712:	f84c 1b04 	str.w	r1, [ip], #4
 800b716:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b71a:	dcec      	bgt.n	800b6f6 <__multadd+0x12>
 800b71c:	b30e      	cbz	r6, 800b762 <__multadd+0x7e>
 800b71e:	68a3      	ldr	r3, [r4, #8]
 800b720:	42ab      	cmp	r3, r5
 800b722:	dc19      	bgt.n	800b758 <__multadd+0x74>
 800b724:	6861      	ldr	r1, [r4, #4]
 800b726:	4638      	mov	r0, r7
 800b728:	3101      	adds	r1, #1
 800b72a:	f7ff ff79 	bl	800b620 <_Balloc>
 800b72e:	4680      	mov	r8, r0
 800b730:	b928      	cbnz	r0, 800b73e <__multadd+0x5a>
 800b732:	4602      	mov	r2, r0
 800b734:	4b0c      	ldr	r3, [pc, #48]	@ (800b768 <__multadd+0x84>)
 800b736:	480d      	ldr	r0, [pc, #52]	@ (800b76c <__multadd+0x88>)
 800b738:	21ba      	movs	r1, #186	@ 0xba
 800b73a:	f000 fd27 	bl	800c18c <__assert_func>
 800b73e:	6922      	ldr	r2, [r4, #16]
 800b740:	3202      	adds	r2, #2
 800b742:	f104 010c 	add.w	r1, r4, #12
 800b746:	0092      	lsls	r2, r2, #2
 800b748:	300c      	adds	r0, #12
 800b74a:	f000 fd11 	bl	800c170 <memcpy>
 800b74e:	4621      	mov	r1, r4
 800b750:	4638      	mov	r0, r7
 800b752:	f7ff ffa5 	bl	800b6a0 <_Bfree>
 800b756:	4644      	mov	r4, r8
 800b758:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b75c:	3501      	adds	r5, #1
 800b75e:	615e      	str	r6, [r3, #20]
 800b760:	6125      	str	r5, [r4, #16]
 800b762:	4620      	mov	r0, r4
 800b764:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b768:	0800cbdc 	.word	0x0800cbdc
 800b76c:	0800cbed 	.word	0x0800cbed

0800b770 <__hi0bits>:
 800b770:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b774:	4603      	mov	r3, r0
 800b776:	bf36      	itet	cc
 800b778:	0403      	lslcc	r3, r0, #16
 800b77a:	2000      	movcs	r0, #0
 800b77c:	2010      	movcc	r0, #16
 800b77e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b782:	bf3c      	itt	cc
 800b784:	021b      	lslcc	r3, r3, #8
 800b786:	3008      	addcc	r0, #8
 800b788:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b78c:	bf3c      	itt	cc
 800b78e:	011b      	lslcc	r3, r3, #4
 800b790:	3004      	addcc	r0, #4
 800b792:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b796:	bf3c      	itt	cc
 800b798:	009b      	lslcc	r3, r3, #2
 800b79a:	3002      	addcc	r0, #2
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	db05      	blt.n	800b7ac <__hi0bits+0x3c>
 800b7a0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b7a4:	f100 0001 	add.w	r0, r0, #1
 800b7a8:	bf08      	it	eq
 800b7aa:	2020      	moveq	r0, #32
 800b7ac:	4770      	bx	lr

0800b7ae <__lo0bits>:
 800b7ae:	6803      	ldr	r3, [r0, #0]
 800b7b0:	4602      	mov	r2, r0
 800b7b2:	f013 0007 	ands.w	r0, r3, #7
 800b7b6:	d00b      	beq.n	800b7d0 <__lo0bits+0x22>
 800b7b8:	07d9      	lsls	r1, r3, #31
 800b7ba:	d421      	bmi.n	800b800 <__lo0bits+0x52>
 800b7bc:	0798      	lsls	r0, r3, #30
 800b7be:	bf49      	itett	mi
 800b7c0:	085b      	lsrmi	r3, r3, #1
 800b7c2:	089b      	lsrpl	r3, r3, #2
 800b7c4:	2001      	movmi	r0, #1
 800b7c6:	6013      	strmi	r3, [r2, #0]
 800b7c8:	bf5c      	itt	pl
 800b7ca:	6013      	strpl	r3, [r2, #0]
 800b7cc:	2002      	movpl	r0, #2
 800b7ce:	4770      	bx	lr
 800b7d0:	b299      	uxth	r1, r3
 800b7d2:	b909      	cbnz	r1, 800b7d8 <__lo0bits+0x2a>
 800b7d4:	0c1b      	lsrs	r3, r3, #16
 800b7d6:	2010      	movs	r0, #16
 800b7d8:	b2d9      	uxtb	r1, r3
 800b7da:	b909      	cbnz	r1, 800b7e0 <__lo0bits+0x32>
 800b7dc:	3008      	adds	r0, #8
 800b7de:	0a1b      	lsrs	r3, r3, #8
 800b7e0:	0719      	lsls	r1, r3, #28
 800b7e2:	bf04      	itt	eq
 800b7e4:	091b      	lsreq	r3, r3, #4
 800b7e6:	3004      	addeq	r0, #4
 800b7e8:	0799      	lsls	r1, r3, #30
 800b7ea:	bf04      	itt	eq
 800b7ec:	089b      	lsreq	r3, r3, #2
 800b7ee:	3002      	addeq	r0, #2
 800b7f0:	07d9      	lsls	r1, r3, #31
 800b7f2:	d403      	bmi.n	800b7fc <__lo0bits+0x4e>
 800b7f4:	085b      	lsrs	r3, r3, #1
 800b7f6:	f100 0001 	add.w	r0, r0, #1
 800b7fa:	d003      	beq.n	800b804 <__lo0bits+0x56>
 800b7fc:	6013      	str	r3, [r2, #0]
 800b7fe:	4770      	bx	lr
 800b800:	2000      	movs	r0, #0
 800b802:	4770      	bx	lr
 800b804:	2020      	movs	r0, #32
 800b806:	4770      	bx	lr

0800b808 <__i2b>:
 800b808:	b510      	push	{r4, lr}
 800b80a:	460c      	mov	r4, r1
 800b80c:	2101      	movs	r1, #1
 800b80e:	f7ff ff07 	bl	800b620 <_Balloc>
 800b812:	4602      	mov	r2, r0
 800b814:	b928      	cbnz	r0, 800b822 <__i2b+0x1a>
 800b816:	4b05      	ldr	r3, [pc, #20]	@ (800b82c <__i2b+0x24>)
 800b818:	4805      	ldr	r0, [pc, #20]	@ (800b830 <__i2b+0x28>)
 800b81a:	f240 1145 	movw	r1, #325	@ 0x145
 800b81e:	f000 fcb5 	bl	800c18c <__assert_func>
 800b822:	2301      	movs	r3, #1
 800b824:	6144      	str	r4, [r0, #20]
 800b826:	6103      	str	r3, [r0, #16]
 800b828:	bd10      	pop	{r4, pc}
 800b82a:	bf00      	nop
 800b82c:	0800cbdc 	.word	0x0800cbdc
 800b830:	0800cbed 	.word	0x0800cbed

0800b834 <__multiply>:
 800b834:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b838:	4617      	mov	r7, r2
 800b83a:	690a      	ldr	r2, [r1, #16]
 800b83c:	693b      	ldr	r3, [r7, #16]
 800b83e:	429a      	cmp	r2, r3
 800b840:	bfa8      	it	ge
 800b842:	463b      	movge	r3, r7
 800b844:	4689      	mov	r9, r1
 800b846:	bfa4      	itt	ge
 800b848:	460f      	movge	r7, r1
 800b84a:	4699      	movge	r9, r3
 800b84c:	693d      	ldr	r5, [r7, #16]
 800b84e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b852:	68bb      	ldr	r3, [r7, #8]
 800b854:	6879      	ldr	r1, [r7, #4]
 800b856:	eb05 060a 	add.w	r6, r5, sl
 800b85a:	42b3      	cmp	r3, r6
 800b85c:	b085      	sub	sp, #20
 800b85e:	bfb8      	it	lt
 800b860:	3101      	addlt	r1, #1
 800b862:	f7ff fedd 	bl	800b620 <_Balloc>
 800b866:	b930      	cbnz	r0, 800b876 <__multiply+0x42>
 800b868:	4602      	mov	r2, r0
 800b86a:	4b41      	ldr	r3, [pc, #260]	@ (800b970 <__multiply+0x13c>)
 800b86c:	4841      	ldr	r0, [pc, #260]	@ (800b974 <__multiply+0x140>)
 800b86e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b872:	f000 fc8b 	bl	800c18c <__assert_func>
 800b876:	f100 0414 	add.w	r4, r0, #20
 800b87a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800b87e:	4623      	mov	r3, r4
 800b880:	2200      	movs	r2, #0
 800b882:	4573      	cmp	r3, lr
 800b884:	d320      	bcc.n	800b8c8 <__multiply+0x94>
 800b886:	f107 0814 	add.w	r8, r7, #20
 800b88a:	f109 0114 	add.w	r1, r9, #20
 800b88e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800b892:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800b896:	9302      	str	r3, [sp, #8]
 800b898:	1beb      	subs	r3, r5, r7
 800b89a:	3b15      	subs	r3, #21
 800b89c:	f023 0303 	bic.w	r3, r3, #3
 800b8a0:	3304      	adds	r3, #4
 800b8a2:	3715      	adds	r7, #21
 800b8a4:	42bd      	cmp	r5, r7
 800b8a6:	bf38      	it	cc
 800b8a8:	2304      	movcc	r3, #4
 800b8aa:	9301      	str	r3, [sp, #4]
 800b8ac:	9b02      	ldr	r3, [sp, #8]
 800b8ae:	9103      	str	r1, [sp, #12]
 800b8b0:	428b      	cmp	r3, r1
 800b8b2:	d80c      	bhi.n	800b8ce <__multiply+0x9a>
 800b8b4:	2e00      	cmp	r6, #0
 800b8b6:	dd03      	ble.n	800b8c0 <__multiply+0x8c>
 800b8b8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800b8bc:	2b00      	cmp	r3, #0
 800b8be:	d055      	beq.n	800b96c <__multiply+0x138>
 800b8c0:	6106      	str	r6, [r0, #16]
 800b8c2:	b005      	add	sp, #20
 800b8c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8c8:	f843 2b04 	str.w	r2, [r3], #4
 800b8cc:	e7d9      	b.n	800b882 <__multiply+0x4e>
 800b8ce:	f8b1 a000 	ldrh.w	sl, [r1]
 800b8d2:	f1ba 0f00 	cmp.w	sl, #0
 800b8d6:	d01f      	beq.n	800b918 <__multiply+0xe4>
 800b8d8:	46c4      	mov	ip, r8
 800b8da:	46a1      	mov	r9, r4
 800b8dc:	2700      	movs	r7, #0
 800b8de:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b8e2:	f8d9 3000 	ldr.w	r3, [r9]
 800b8e6:	fa1f fb82 	uxth.w	fp, r2
 800b8ea:	b29b      	uxth	r3, r3
 800b8ec:	fb0a 330b 	mla	r3, sl, fp, r3
 800b8f0:	443b      	add	r3, r7
 800b8f2:	f8d9 7000 	ldr.w	r7, [r9]
 800b8f6:	0c12      	lsrs	r2, r2, #16
 800b8f8:	0c3f      	lsrs	r7, r7, #16
 800b8fa:	fb0a 7202 	mla	r2, sl, r2, r7
 800b8fe:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800b902:	b29b      	uxth	r3, r3
 800b904:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b908:	4565      	cmp	r5, ip
 800b90a:	f849 3b04 	str.w	r3, [r9], #4
 800b90e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800b912:	d8e4      	bhi.n	800b8de <__multiply+0xaa>
 800b914:	9b01      	ldr	r3, [sp, #4]
 800b916:	50e7      	str	r7, [r4, r3]
 800b918:	9b03      	ldr	r3, [sp, #12]
 800b91a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800b91e:	3104      	adds	r1, #4
 800b920:	f1b9 0f00 	cmp.w	r9, #0
 800b924:	d020      	beq.n	800b968 <__multiply+0x134>
 800b926:	6823      	ldr	r3, [r4, #0]
 800b928:	4647      	mov	r7, r8
 800b92a:	46a4      	mov	ip, r4
 800b92c:	f04f 0a00 	mov.w	sl, #0
 800b930:	f8b7 b000 	ldrh.w	fp, [r7]
 800b934:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800b938:	fb09 220b 	mla	r2, r9, fp, r2
 800b93c:	4452      	add	r2, sl
 800b93e:	b29b      	uxth	r3, r3
 800b940:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b944:	f84c 3b04 	str.w	r3, [ip], #4
 800b948:	f857 3b04 	ldr.w	r3, [r7], #4
 800b94c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b950:	f8bc 3000 	ldrh.w	r3, [ip]
 800b954:	fb09 330a 	mla	r3, r9, sl, r3
 800b958:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800b95c:	42bd      	cmp	r5, r7
 800b95e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b962:	d8e5      	bhi.n	800b930 <__multiply+0xfc>
 800b964:	9a01      	ldr	r2, [sp, #4]
 800b966:	50a3      	str	r3, [r4, r2]
 800b968:	3404      	adds	r4, #4
 800b96a:	e79f      	b.n	800b8ac <__multiply+0x78>
 800b96c:	3e01      	subs	r6, #1
 800b96e:	e7a1      	b.n	800b8b4 <__multiply+0x80>
 800b970:	0800cbdc 	.word	0x0800cbdc
 800b974:	0800cbed 	.word	0x0800cbed

0800b978 <__pow5mult>:
 800b978:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b97c:	4615      	mov	r5, r2
 800b97e:	f012 0203 	ands.w	r2, r2, #3
 800b982:	4607      	mov	r7, r0
 800b984:	460e      	mov	r6, r1
 800b986:	d007      	beq.n	800b998 <__pow5mult+0x20>
 800b988:	4c25      	ldr	r4, [pc, #148]	@ (800ba20 <__pow5mult+0xa8>)
 800b98a:	3a01      	subs	r2, #1
 800b98c:	2300      	movs	r3, #0
 800b98e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b992:	f7ff fea7 	bl	800b6e4 <__multadd>
 800b996:	4606      	mov	r6, r0
 800b998:	10ad      	asrs	r5, r5, #2
 800b99a:	d03d      	beq.n	800ba18 <__pow5mult+0xa0>
 800b99c:	69fc      	ldr	r4, [r7, #28]
 800b99e:	b97c      	cbnz	r4, 800b9c0 <__pow5mult+0x48>
 800b9a0:	2010      	movs	r0, #16
 800b9a2:	f7ff fd87 	bl	800b4b4 <malloc>
 800b9a6:	4602      	mov	r2, r0
 800b9a8:	61f8      	str	r0, [r7, #28]
 800b9aa:	b928      	cbnz	r0, 800b9b8 <__pow5mult+0x40>
 800b9ac:	4b1d      	ldr	r3, [pc, #116]	@ (800ba24 <__pow5mult+0xac>)
 800b9ae:	481e      	ldr	r0, [pc, #120]	@ (800ba28 <__pow5mult+0xb0>)
 800b9b0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b9b4:	f000 fbea 	bl	800c18c <__assert_func>
 800b9b8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b9bc:	6004      	str	r4, [r0, #0]
 800b9be:	60c4      	str	r4, [r0, #12]
 800b9c0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b9c4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b9c8:	b94c      	cbnz	r4, 800b9de <__pow5mult+0x66>
 800b9ca:	f240 2171 	movw	r1, #625	@ 0x271
 800b9ce:	4638      	mov	r0, r7
 800b9d0:	f7ff ff1a 	bl	800b808 <__i2b>
 800b9d4:	2300      	movs	r3, #0
 800b9d6:	f8c8 0008 	str.w	r0, [r8, #8]
 800b9da:	4604      	mov	r4, r0
 800b9dc:	6003      	str	r3, [r0, #0]
 800b9de:	f04f 0900 	mov.w	r9, #0
 800b9e2:	07eb      	lsls	r3, r5, #31
 800b9e4:	d50a      	bpl.n	800b9fc <__pow5mult+0x84>
 800b9e6:	4631      	mov	r1, r6
 800b9e8:	4622      	mov	r2, r4
 800b9ea:	4638      	mov	r0, r7
 800b9ec:	f7ff ff22 	bl	800b834 <__multiply>
 800b9f0:	4631      	mov	r1, r6
 800b9f2:	4680      	mov	r8, r0
 800b9f4:	4638      	mov	r0, r7
 800b9f6:	f7ff fe53 	bl	800b6a0 <_Bfree>
 800b9fa:	4646      	mov	r6, r8
 800b9fc:	106d      	asrs	r5, r5, #1
 800b9fe:	d00b      	beq.n	800ba18 <__pow5mult+0xa0>
 800ba00:	6820      	ldr	r0, [r4, #0]
 800ba02:	b938      	cbnz	r0, 800ba14 <__pow5mult+0x9c>
 800ba04:	4622      	mov	r2, r4
 800ba06:	4621      	mov	r1, r4
 800ba08:	4638      	mov	r0, r7
 800ba0a:	f7ff ff13 	bl	800b834 <__multiply>
 800ba0e:	6020      	str	r0, [r4, #0]
 800ba10:	f8c0 9000 	str.w	r9, [r0]
 800ba14:	4604      	mov	r4, r0
 800ba16:	e7e4      	b.n	800b9e2 <__pow5mult+0x6a>
 800ba18:	4630      	mov	r0, r6
 800ba1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ba1e:	bf00      	nop
 800ba20:	0800cca0 	.word	0x0800cca0
 800ba24:	0800cb6d 	.word	0x0800cb6d
 800ba28:	0800cbed 	.word	0x0800cbed

0800ba2c <__lshift>:
 800ba2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ba30:	460c      	mov	r4, r1
 800ba32:	6849      	ldr	r1, [r1, #4]
 800ba34:	6923      	ldr	r3, [r4, #16]
 800ba36:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ba3a:	68a3      	ldr	r3, [r4, #8]
 800ba3c:	4607      	mov	r7, r0
 800ba3e:	4691      	mov	r9, r2
 800ba40:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ba44:	f108 0601 	add.w	r6, r8, #1
 800ba48:	42b3      	cmp	r3, r6
 800ba4a:	db0b      	blt.n	800ba64 <__lshift+0x38>
 800ba4c:	4638      	mov	r0, r7
 800ba4e:	f7ff fde7 	bl	800b620 <_Balloc>
 800ba52:	4605      	mov	r5, r0
 800ba54:	b948      	cbnz	r0, 800ba6a <__lshift+0x3e>
 800ba56:	4602      	mov	r2, r0
 800ba58:	4b28      	ldr	r3, [pc, #160]	@ (800bafc <__lshift+0xd0>)
 800ba5a:	4829      	ldr	r0, [pc, #164]	@ (800bb00 <__lshift+0xd4>)
 800ba5c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800ba60:	f000 fb94 	bl	800c18c <__assert_func>
 800ba64:	3101      	adds	r1, #1
 800ba66:	005b      	lsls	r3, r3, #1
 800ba68:	e7ee      	b.n	800ba48 <__lshift+0x1c>
 800ba6a:	2300      	movs	r3, #0
 800ba6c:	f100 0114 	add.w	r1, r0, #20
 800ba70:	f100 0210 	add.w	r2, r0, #16
 800ba74:	4618      	mov	r0, r3
 800ba76:	4553      	cmp	r3, sl
 800ba78:	db33      	blt.n	800bae2 <__lshift+0xb6>
 800ba7a:	6920      	ldr	r0, [r4, #16]
 800ba7c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ba80:	f104 0314 	add.w	r3, r4, #20
 800ba84:	f019 091f 	ands.w	r9, r9, #31
 800ba88:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ba8c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ba90:	d02b      	beq.n	800baea <__lshift+0xbe>
 800ba92:	f1c9 0e20 	rsb	lr, r9, #32
 800ba96:	468a      	mov	sl, r1
 800ba98:	2200      	movs	r2, #0
 800ba9a:	6818      	ldr	r0, [r3, #0]
 800ba9c:	fa00 f009 	lsl.w	r0, r0, r9
 800baa0:	4310      	orrs	r0, r2
 800baa2:	f84a 0b04 	str.w	r0, [sl], #4
 800baa6:	f853 2b04 	ldr.w	r2, [r3], #4
 800baaa:	459c      	cmp	ip, r3
 800baac:	fa22 f20e 	lsr.w	r2, r2, lr
 800bab0:	d8f3      	bhi.n	800ba9a <__lshift+0x6e>
 800bab2:	ebac 0304 	sub.w	r3, ip, r4
 800bab6:	3b15      	subs	r3, #21
 800bab8:	f023 0303 	bic.w	r3, r3, #3
 800babc:	3304      	adds	r3, #4
 800babe:	f104 0015 	add.w	r0, r4, #21
 800bac2:	4560      	cmp	r0, ip
 800bac4:	bf88      	it	hi
 800bac6:	2304      	movhi	r3, #4
 800bac8:	50ca      	str	r2, [r1, r3]
 800baca:	b10a      	cbz	r2, 800bad0 <__lshift+0xa4>
 800bacc:	f108 0602 	add.w	r6, r8, #2
 800bad0:	3e01      	subs	r6, #1
 800bad2:	4638      	mov	r0, r7
 800bad4:	612e      	str	r6, [r5, #16]
 800bad6:	4621      	mov	r1, r4
 800bad8:	f7ff fde2 	bl	800b6a0 <_Bfree>
 800badc:	4628      	mov	r0, r5
 800bade:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bae2:	f842 0f04 	str.w	r0, [r2, #4]!
 800bae6:	3301      	adds	r3, #1
 800bae8:	e7c5      	b.n	800ba76 <__lshift+0x4a>
 800baea:	3904      	subs	r1, #4
 800baec:	f853 2b04 	ldr.w	r2, [r3], #4
 800baf0:	f841 2f04 	str.w	r2, [r1, #4]!
 800baf4:	459c      	cmp	ip, r3
 800baf6:	d8f9      	bhi.n	800baec <__lshift+0xc0>
 800baf8:	e7ea      	b.n	800bad0 <__lshift+0xa4>
 800bafa:	bf00      	nop
 800bafc:	0800cbdc 	.word	0x0800cbdc
 800bb00:	0800cbed 	.word	0x0800cbed

0800bb04 <__mcmp>:
 800bb04:	690a      	ldr	r2, [r1, #16]
 800bb06:	4603      	mov	r3, r0
 800bb08:	6900      	ldr	r0, [r0, #16]
 800bb0a:	1a80      	subs	r0, r0, r2
 800bb0c:	b530      	push	{r4, r5, lr}
 800bb0e:	d10e      	bne.n	800bb2e <__mcmp+0x2a>
 800bb10:	3314      	adds	r3, #20
 800bb12:	3114      	adds	r1, #20
 800bb14:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800bb18:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800bb1c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800bb20:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800bb24:	4295      	cmp	r5, r2
 800bb26:	d003      	beq.n	800bb30 <__mcmp+0x2c>
 800bb28:	d205      	bcs.n	800bb36 <__mcmp+0x32>
 800bb2a:	f04f 30ff 	mov.w	r0, #4294967295
 800bb2e:	bd30      	pop	{r4, r5, pc}
 800bb30:	42a3      	cmp	r3, r4
 800bb32:	d3f3      	bcc.n	800bb1c <__mcmp+0x18>
 800bb34:	e7fb      	b.n	800bb2e <__mcmp+0x2a>
 800bb36:	2001      	movs	r0, #1
 800bb38:	e7f9      	b.n	800bb2e <__mcmp+0x2a>
	...

0800bb3c <__mdiff>:
 800bb3c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb40:	4689      	mov	r9, r1
 800bb42:	4606      	mov	r6, r0
 800bb44:	4611      	mov	r1, r2
 800bb46:	4648      	mov	r0, r9
 800bb48:	4614      	mov	r4, r2
 800bb4a:	f7ff ffdb 	bl	800bb04 <__mcmp>
 800bb4e:	1e05      	subs	r5, r0, #0
 800bb50:	d112      	bne.n	800bb78 <__mdiff+0x3c>
 800bb52:	4629      	mov	r1, r5
 800bb54:	4630      	mov	r0, r6
 800bb56:	f7ff fd63 	bl	800b620 <_Balloc>
 800bb5a:	4602      	mov	r2, r0
 800bb5c:	b928      	cbnz	r0, 800bb6a <__mdiff+0x2e>
 800bb5e:	4b3f      	ldr	r3, [pc, #252]	@ (800bc5c <__mdiff+0x120>)
 800bb60:	f240 2137 	movw	r1, #567	@ 0x237
 800bb64:	483e      	ldr	r0, [pc, #248]	@ (800bc60 <__mdiff+0x124>)
 800bb66:	f000 fb11 	bl	800c18c <__assert_func>
 800bb6a:	2301      	movs	r3, #1
 800bb6c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bb70:	4610      	mov	r0, r2
 800bb72:	b003      	add	sp, #12
 800bb74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb78:	bfbc      	itt	lt
 800bb7a:	464b      	movlt	r3, r9
 800bb7c:	46a1      	movlt	r9, r4
 800bb7e:	4630      	mov	r0, r6
 800bb80:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800bb84:	bfba      	itte	lt
 800bb86:	461c      	movlt	r4, r3
 800bb88:	2501      	movlt	r5, #1
 800bb8a:	2500      	movge	r5, #0
 800bb8c:	f7ff fd48 	bl	800b620 <_Balloc>
 800bb90:	4602      	mov	r2, r0
 800bb92:	b918      	cbnz	r0, 800bb9c <__mdiff+0x60>
 800bb94:	4b31      	ldr	r3, [pc, #196]	@ (800bc5c <__mdiff+0x120>)
 800bb96:	f240 2145 	movw	r1, #581	@ 0x245
 800bb9a:	e7e3      	b.n	800bb64 <__mdiff+0x28>
 800bb9c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800bba0:	6926      	ldr	r6, [r4, #16]
 800bba2:	60c5      	str	r5, [r0, #12]
 800bba4:	f109 0310 	add.w	r3, r9, #16
 800bba8:	f109 0514 	add.w	r5, r9, #20
 800bbac:	f104 0e14 	add.w	lr, r4, #20
 800bbb0:	f100 0b14 	add.w	fp, r0, #20
 800bbb4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800bbb8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800bbbc:	9301      	str	r3, [sp, #4]
 800bbbe:	46d9      	mov	r9, fp
 800bbc0:	f04f 0c00 	mov.w	ip, #0
 800bbc4:	9b01      	ldr	r3, [sp, #4]
 800bbc6:	f85e 0b04 	ldr.w	r0, [lr], #4
 800bbca:	f853 af04 	ldr.w	sl, [r3, #4]!
 800bbce:	9301      	str	r3, [sp, #4]
 800bbd0:	fa1f f38a 	uxth.w	r3, sl
 800bbd4:	4619      	mov	r1, r3
 800bbd6:	b283      	uxth	r3, r0
 800bbd8:	1acb      	subs	r3, r1, r3
 800bbda:	0c00      	lsrs	r0, r0, #16
 800bbdc:	4463      	add	r3, ip
 800bbde:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800bbe2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800bbe6:	b29b      	uxth	r3, r3
 800bbe8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800bbec:	4576      	cmp	r6, lr
 800bbee:	f849 3b04 	str.w	r3, [r9], #4
 800bbf2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bbf6:	d8e5      	bhi.n	800bbc4 <__mdiff+0x88>
 800bbf8:	1b33      	subs	r3, r6, r4
 800bbfa:	3b15      	subs	r3, #21
 800bbfc:	f023 0303 	bic.w	r3, r3, #3
 800bc00:	3415      	adds	r4, #21
 800bc02:	3304      	adds	r3, #4
 800bc04:	42a6      	cmp	r6, r4
 800bc06:	bf38      	it	cc
 800bc08:	2304      	movcc	r3, #4
 800bc0a:	441d      	add	r5, r3
 800bc0c:	445b      	add	r3, fp
 800bc0e:	461e      	mov	r6, r3
 800bc10:	462c      	mov	r4, r5
 800bc12:	4544      	cmp	r4, r8
 800bc14:	d30e      	bcc.n	800bc34 <__mdiff+0xf8>
 800bc16:	f108 0103 	add.w	r1, r8, #3
 800bc1a:	1b49      	subs	r1, r1, r5
 800bc1c:	f021 0103 	bic.w	r1, r1, #3
 800bc20:	3d03      	subs	r5, #3
 800bc22:	45a8      	cmp	r8, r5
 800bc24:	bf38      	it	cc
 800bc26:	2100      	movcc	r1, #0
 800bc28:	440b      	add	r3, r1
 800bc2a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800bc2e:	b191      	cbz	r1, 800bc56 <__mdiff+0x11a>
 800bc30:	6117      	str	r7, [r2, #16]
 800bc32:	e79d      	b.n	800bb70 <__mdiff+0x34>
 800bc34:	f854 1b04 	ldr.w	r1, [r4], #4
 800bc38:	46e6      	mov	lr, ip
 800bc3a:	0c08      	lsrs	r0, r1, #16
 800bc3c:	fa1c fc81 	uxtah	ip, ip, r1
 800bc40:	4471      	add	r1, lr
 800bc42:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800bc46:	b289      	uxth	r1, r1
 800bc48:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800bc4c:	f846 1b04 	str.w	r1, [r6], #4
 800bc50:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bc54:	e7dd      	b.n	800bc12 <__mdiff+0xd6>
 800bc56:	3f01      	subs	r7, #1
 800bc58:	e7e7      	b.n	800bc2a <__mdiff+0xee>
 800bc5a:	bf00      	nop
 800bc5c:	0800cbdc 	.word	0x0800cbdc
 800bc60:	0800cbed 	.word	0x0800cbed

0800bc64 <__d2b>:
 800bc64:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bc68:	460f      	mov	r7, r1
 800bc6a:	2101      	movs	r1, #1
 800bc6c:	ec59 8b10 	vmov	r8, r9, d0
 800bc70:	4616      	mov	r6, r2
 800bc72:	f7ff fcd5 	bl	800b620 <_Balloc>
 800bc76:	4604      	mov	r4, r0
 800bc78:	b930      	cbnz	r0, 800bc88 <__d2b+0x24>
 800bc7a:	4602      	mov	r2, r0
 800bc7c:	4b23      	ldr	r3, [pc, #140]	@ (800bd0c <__d2b+0xa8>)
 800bc7e:	4824      	ldr	r0, [pc, #144]	@ (800bd10 <__d2b+0xac>)
 800bc80:	f240 310f 	movw	r1, #783	@ 0x30f
 800bc84:	f000 fa82 	bl	800c18c <__assert_func>
 800bc88:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800bc8c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bc90:	b10d      	cbz	r5, 800bc96 <__d2b+0x32>
 800bc92:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bc96:	9301      	str	r3, [sp, #4]
 800bc98:	f1b8 0300 	subs.w	r3, r8, #0
 800bc9c:	d023      	beq.n	800bce6 <__d2b+0x82>
 800bc9e:	4668      	mov	r0, sp
 800bca0:	9300      	str	r3, [sp, #0]
 800bca2:	f7ff fd84 	bl	800b7ae <__lo0bits>
 800bca6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800bcaa:	b1d0      	cbz	r0, 800bce2 <__d2b+0x7e>
 800bcac:	f1c0 0320 	rsb	r3, r0, #32
 800bcb0:	fa02 f303 	lsl.w	r3, r2, r3
 800bcb4:	430b      	orrs	r3, r1
 800bcb6:	40c2      	lsrs	r2, r0
 800bcb8:	6163      	str	r3, [r4, #20]
 800bcba:	9201      	str	r2, [sp, #4]
 800bcbc:	9b01      	ldr	r3, [sp, #4]
 800bcbe:	61a3      	str	r3, [r4, #24]
 800bcc0:	2b00      	cmp	r3, #0
 800bcc2:	bf0c      	ite	eq
 800bcc4:	2201      	moveq	r2, #1
 800bcc6:	2202      	movne	r2, #2
 800bcc8:	6122      	str	r2, [r4, #16]
 800bcca:	b1a5      	cbz	r5, 800bcf6 <__d2b+0x92>
 800bccc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800bcd0:	4405      	add	r5, r0
 800bcd2:	603d      	str	r5, [r7, #0]
 800bcd4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800bcd8:	6030      	str	r0, [r6, #0]
 800bcda:	4620      	mov	r0, r4
 800bcdc:	b003      	add	sp, #12
 800bcde:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bce2:	6161      	str	r1, [r4, #20]
 800bce4:	e7ea      	b.n	800bcbc <__d2b+0x58>
 800bce6:	a801      	add	r0, sp, #4
 800bce8:	f7ff fd61 	bl	800b7ae <__lo0bits>
 800bcec:	9b01      	ldr	r3, [sp, #4]
 800bcee:	6163      	str	r3, [r4, #20]
 800bcf0:	3020      	adds	r0, #32
 800bcf2:	2201      	movs	r2, #1
 800bcf4:	e7e8      	b.n	800bcc8 <__d2b+0x64>
 800bcf6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bcfa:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800bcfe:	6038      	str	r0, [r7, #0]
 800bd00:	6918      	ldr	r0, [r3, #16]
 800bd02:	f7ff fd35 	bl	800b770 <__hi0bits>
 800bd06:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bd0a:	e7e5      	b.n	800bcd8 <__d2b+0x74>
 800bd0c:	0800cbdc 	.word	0x0800cbdc
 800bd10:	0800cbed 	.word	0x0800cbed

0800bd14 <__ssputs_r>:
 800bd14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bd18:	688e      	ldr	r6, [r1, #8]
 800bd1a:	461f      	mov	r7, r3
 800bd1c:	42be      	cmp	r6, r7
 800bd1e:	680b      	ldr	r3, [r1, #0]
 800bd20:	4682      	mov	sl, r0
 800bd22:	460c      	mov	r4, r1
 800bd24:	4690      	mov	r8, r2
 800bd26:	d82d      	bhi.n	800bd84 <__ssputs_r+0x70>
 800bd28:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bd2c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800bd30:	d026      	beq.n	800bd80 <__ssputs_r+0x6c>
 800bd32:	6965      	ldr	r5, [r4, #20]
 800bd34:	6909      	ldr	r1, [r1, #16]
 800bd36:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bd3a:	eba3 0901 	sub.w	r9, r3, r1
 800bd3e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bd42:	1c7b      	adds	r3, r7, #1
 800bd44:	444b      	add	r3, r9
 800bd46:	106d      	asrs	r5, r5, #1
 800bd48:	429d      	cmp	r5, r3
 800bd4a:	bf38      	it	cc
 800bd4c:	461d      	movcc	r5, r3
 800bd4e:	0553      	lsls	r3, r2, #21
 800bd50:	d527      	bpl.n	800bda2 <__ssputs_r+0x8e>
 800bd52:	4629      	mov	r1, r5
 800bd54:	f7ff fbd8 	bl	800b508 <_malloc_r>
 800bd58:	4606      	mov	r6, r0
 800bd5a:	b360      	cbz	r0, 800bdb6 <__ssputs_r+0xa2>
 800bd5c:	6921      	ldr	r1, [r4, #16]
 800bd5e:	464a      	mov	r2, r9
 800bd60:	f000 fa06 	bl	800c170 <memcpy>
 800bd64:	89a3      	ldrh	r3, [r4, #12]
 800bd66:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800bd6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bd6e:	81a3      	strh	r3, [r4, #12]
 800bd70:	6126      	str	r6, [r4, #16]
 800bd72:	6165      	str	r5, [r4, #20]
 800bd74:	444e      	add	r6, r9
 800bd76:	eba5 0509 	sub.w	r5, r5, r9
 800bd7a:	6026      	str	r6, [r4, #0]
 800bd7c:	60a5      	str	r5, [r4, #8]
 800bd7e:	463e      	mov	r6, r7
 800bd80:	42be      	cmp	r6, r7
 800bd82:	d900      	bls.n	800bd86 <__ssputs_r+0x72>
 800bd84:	463e      	mov	r6, r7
 800bd86:	6820      	ldr	r0, [r4, #0]
 800bd88:	4632      	mov	r2, r6
 800bd8a:	4641      	mov	r1, r8
 800bd8c:	f000 f9c6 	bl	800c11c <memmove>
 800bd90:	68a3      	ldr	r3, [r4, #8]
 800bd92:	1b9b      	subs	r3, r3, r6
 800bd94:	60a3      	str	r3, [r4, #8]
 800bd96:	6823      	ldr	r3, [r4, #0]
 800bd98:	4433      	add	r3, r6
 800bd9a:	6023      	str	r3, [r4, #0]
 800bd9c:	2000      	movs	r0, #0
 800bd9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bda2:	462a      	mov	r2, r5
 800bda4:	f000 fa36 	bl	800c214 <_realloc_r>
 800bda8:	4606      	mov	r6, r0
 800bdaa:	2800      	cmp	r0, #0
 800bdac:	d1e0      	bne.n	800bd70 <__ssputs_r+0x5c>
 800bdae:	6921      	ldr	r1, [r4, #16]
 800bdb0:	4650      	mov	r0, sl
 800bdb2:	f7ff fb35 	bl	800b420 <_free_r>
 800bdb6:	230c      	movs	r3, #12
 800bdb8:	f8ca 3000 	str.w	r3, [sl]
 800bdbc:	89a3      	ldrh	r3, [r4, #12]
 800bdbe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bdc2:	81a3      	strh	r3, [r4, #12]
 800bdc4:	f04f 30ff 	mov.w	r0, #4294967295
 800bdc8:	e7e9      	b.n	800bd9e <__ssputs_r+0x8a>
	...

0800bdcc <_svfiprintf_r>:
 800bdcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bdd0:	4698      	mov	r8, r3
 800bdd2:	898b      	ldrh	r3, [r1, #12]
 800bdd4:	061b      	lsls	r3, r3, #24
 800bdd6:	b09d      	sub	sp, #116	@ 0x74
 800bdd8:	4607      	mov	r7, r0
 800bdda:	460d      	mov	r5, r1
 800bddc:	4614      	mov	r4, r2
 800bdde:	d510      	bpl.n	800be02 <_svfiprintf_r+0x36>
 800bde0:	690b      	ldr	r3, [r1, #16]
 800bde2:	b973      	cbnz	r3, 800be02 <_svfiprintf_r+0x36>
 800bde4:	2140      	movs	r1, #64	@ 0x40
 800bde6:	f7ff fb8f 	bl	800b508 <_malloc_r>
 800bdea:	6028      	str	r0, [r5, #0]
 800bdec:	6128      	str	r0, [r5, #16]
 800bdee:	b930      	cbnz	r0, 800bdfe <_svfiprintf_r+0x32>
 800bdf0:	230c      	movs	r3, #12
 800bdf2:	603b      	str	r3, [r7, #0]
 800bdf4:	f04f 30ff 	mov.w	r0, #4294967295
 800bdf8:	b01d      	add	sp, #116	@ 0x74
 800bdfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bdfe:	2340      	movs	r3, #64	@ 0x40
 800be00:	616b      	str	r3, [r5, #20]
 800be02:	2300      	movs	r3, #0
 800be04:	9309      	str	r3, [sp, #36]	@ 0x24
 800be06:	2320      	movs	r3, #32
 800be08:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800be0c:	f8cd 800c 	str.w	r8, [sp, #12]
 800be10:	2330      	movs	r3, #48	@ 0x30
 800be12:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800bfb0 <_svfiprintf_r+0x1e4>
 800be16:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800be1a:	f04f 0901 	mov.w	r9, #1
 800be1e:	4623      	mov	r3, r4
 800be20:	469a      	mov	sl, r3
 800be22:	f813 2b01 	ldrb.w	r2, [r3], #1
 800be26:	b10a      	cbz	r2, 800be2c <_svfiprintf_r+0x60>
 800be28:	2a25      	cmp	r2, #37	@ 0x25
 800be2a:	d1f9      	bne.n	800be20 <_svfiprintf_r+0x54>
 800be2c:	ebba 0b04 	subs.w	fp, sl, r4
 800be30:	d00b      	beq.n	800be4a <_svfiprintf_r+0x7e>
 800be32:	465b      	mov	r3, fp
 800be34:	4622      	mov	r2, r4
 800be36:	4629      	mov	r1, r5
 800be38:	4638      	mov	r0, r7
 800be3a:	f7ff ff6b 	bl	800bd14 <__ssputs_r>
 800be3e:	3001      	adds	r0, #1
 800be40:	f000 80a7 	beq.w	800bf92 <_svfiprintf_r+0x1c6>
 800be44:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800be46:	445a      	add	r2, fp
 800be48:	9209      	str	r2, [sp, #36]	@ 0x24
 800be4a:	f89a 3000 	ldrb.w	r3, [sl]
 800be4e:	2b00      	cmp	r3, #0
 800be50:	f000 809f 	beq.w	800bf92 <_svfiprintf_r+0x1c6>
 800be54:	2300      	movs	r3, #0
 800be56:	f04f 32ff 	mov.w	r2, #4294967295
 800be5a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800be5e:	f10a 0a01 	add.w	sl, sl, #1
 800be62:	9304      	str	r3, [sp, #16]
 800be64:	9307      	str	r3, [sp, #28]
 800be66:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800be6a:	931a      	str	r3, [sp, #104]	@ 0x68
 800be6c:	4654      	mov	r4, sl
 800be6e:	2205      	movs	r2, #5
 800be70:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be74:	484e      	ldr	r0, [pc, #312]	@ (800bfb0 <_svfiprintf_r+0x1e4>)
 800be76:	f7f4 f9b3 	bl	80001e0 <memchr>
 800be7a:	9a04      	ldr	r2, [sp, #16]
 800be7c:	b9d8      	cbnz	r0, 800beb6 <_svfiprintf_r+0xea>
 800be7e:	06d0      	lsls	r0, r2, #27
 800be80:	bf44      	itt	mi
 800be82:	2320      	movmi	r3, #32
 800be84:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800be88:	0711      	lsls	r1, r2, #28
 800be8a:	bf44      	itt	mi
 800be8c:	232b      	movmi	r3, #43	@ 0x2b
 800be8e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800be92:	f89a 3000 	ldrb.w	r3, [sl]
 800be96:	2b2a      	cmp	r3, #42	@ 0x2a
 800be98:	d015      	beq.n	800bec6 <_svfiprintf_r+0xfa>
 800be9a:	9a07      	ldr	r2, [sp, #28]
 800be9c:	4654      	mov	r4, sl
 800be9e:	2000      	movs	r0, #0
 800bea0:	f04f 0c0a 	mov.w	ip, #10
 800bea4:	4621      	mov	r1, r4
 800bea6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800beaa:	3b30      	subs	r3, #48	@ 0x30
 800beac:	2b09      	cmp	r3, #9
 800beae:	d94b      	bls.n	800bf48 <_svfiprintf_r+0x17c>
 800beb0:	b1b0      	cbz	r0, 800bee0 <_svfiprintf_r+0x114>
 800beb2:	9207      	str	r2, [sp, #28]
 800beb4:	e014      	b.n	800bee0 <_svfiprintf_r+0x114>
 800beb6:	eba0 0308 	sub.w	r3, r0, r8
 800beba:	fa09 f303 	lsl.w	r3, r9, r3
 800bebe:	4313      	orrs	r3, r2
 800bec0:	9304      	str	r3, [sp, #16]
 800bec2:	46a2      	mov	sl, r4
 800bec4:	e7d2      	b.n	800be6c <_svfiprintf_r+0xa0>
 800bec6:	9b03      	ldr	r3, [sp, #12]
 800bec8:	1d19      	adds	r1, r3, #4
 800beca:	681b      	ldr	r3, [r3, #0]
 800becc:	9103      	str	r1, [sp, #12]
 800bece:	2b00      	cmp	r3, #0
 800bed0:	bfbb      	ittet	lt
 800bed2:	425b      	neglt	r3, r3
 800bed4:	f042 0202 	orrlt.w	r2, r2, #2
 800bed8:	9307      	strge	r3, [sp, #28]
 800beda:	9307      	strlt	r3, [sp, #28]
 800bedc:	bfb8      	it	lt
 800bede:	9204      	strlt	r2, [sp, #16]
 800bee0:	7823      	ldrb	r3, [r4, #0]
 800bee2:	2b2e      	cmp	r3, #46	@ 0x2e
 800bee4:	d10a      	bne.n	800befc <_svfiprintf_r+0x130>
 800bee6:	7863      	ldrb	r3, [r4, #1]
 800bee8:	2b2a      	cmp	r3, #42	@ 0x2a
 800beea:	d132      	bne.n	800bf52 <_svfiprintf_r+0x186>
 800beec:	9b03      	ldr	r3, [sp, #12]
 800beee:	1d1a      	adds	r2, r3, #4
 800bef0:	681b      	ldr	r3, [r3, #0]
 800bef2:	9203      	str	r2, [sp, #12]
 800bef4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bef8:	3402      	adds	r4, #2
 800befa:	9305      	str	r3, [sp, #20]
 800befc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800bfc0 <_svfiprintf_r+0x1f4>
 800bf00:	7821      	ldrb	r1, [r4, #0]
 800bf02:	2203      	movs	r2, #3
 800bf04:	4650      	mov	r0, sl
 800bf06:	f7f4 f96b 	bl	80001e0 <memchr>
 800bf0a:	b138      	cbz	r0, 800bf1c <_svfiprintf_r+0x150>
 800bf0c:	9b04      	ldr	r3, [sp, #16]
 800bf0e:	eba0 000a 	sub.w	r0, r0, sl
 800bf12:	2240      	movs	r2, #64	@ 0x40
 800bf14:	4082      	lsls	r2, r0
 800bf16:	4313      	orrs	r3, r2
 800bf18:	3401      	adds	r4, #1
 800bf1a:	9304      	str	r3, [sp, #16]
 800bf1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bf20:	4824      	ldr	r0, [pc, #144]	@ (800bfb4 <_svfiprintf_r+0x1e8>)
 800bf22:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bf26:	2206      	movs	r2, #6
 800bf28:	f7f4 f95a 	bl	80001e0 <memchr>
 800bf2c:	2800      	cmp	r0, #0
 800bf2e:	d036      	beq.n	800bf9e <_svfiprintf_r+0x1d2>
 800bf30:	4b21      	ldr	r3, [pc, #132]	@ (800bfb8 <_svfiprintf_r+0x1ec>)
 800bf32:	bb1b      	cbnz	r3, 800bf7c <_svfiprintf_r+0x1b0>
 800bf34:	9b03      	ldr	r3, [sp, #12]
 800bf36:	3307      	adds	r3, #7
 800bf38:	f023 0307 	bic.w	r3, r3, #7
 800bf3c:	3308      	adds	r3, #8
 800bf3e:	9303      	str	r3, [sp, #12]
 800bf40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bf42:	4433      	add	r3, r6
 800bf44:	9309      	str	r3, [sp, #36]	@ 0x24
 800bf46:	e76a      	b.n	800be1e <_svfiprintf_r+0x52>
 800bf48:	fb0c 3202 	mla	r2, ip, r2, r3
 800bf4c:	460c      	mov	r4, r1
 800bf4e:	2001      	movs	r0, #1
 800bf50:	e7a8      	b.n	800bea4 <_svfiprintf_r+0xd8>
 800bf52:	2300      	movs	r3, #0
 800bf54:	3401      	adds	r4, #1
 800bf56:	9305      	str	r3, [sp, #20]
 800bf58:	4619      	mov	r1, r3
 800bf5a:	f04f 0c0a 	mov.w	ip, #10
 800bf5e:	4620      	mov	r0, r4
 800bf60:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bf64:	3a30      	subs	r2, #48	@ 0x30
 800bf66:	2a09      	cmp	r2, #9
 800bf68:	d903      	bls.n	800bf72 <_svfiprintf_r+0x1a6>
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	d0c6      	beq.n	800befc <_svfiprintf_r+0x130>
 800bf6e:	9105      	str	r1, [sp, #20]
 800bf70:	e7c4      	b.n	800befc <_svfiprintf_r+0x130>
 800bf72:	fb0c 2101 	mla	r1, ip, r1, r2
 800bf76:	4604      	mov	r4, r0
 800bf78:	2301      	movs	r3, #1
 800bf7a:	e7f0      	b.n	800bf5e <_svfiprintf_r+0x192>
 800bf7c:	ab03      	add	r3, sp, #12
 800bf7e:	9300      	str	r3, [sp, #0]
 800bf80:	462a      	mov	r2, r5
 800bf82:	4b0e      	ldr	r3, [pc, #56]	@ (800bfbc <_svfiprintf_r+0x1f0>)
 800bf84:	a904      	add	r1, sp, #16
 800bf86:	4638      	mov	r0, r7
 800bf88:	f7fd fe94 	bl	8009cb4 <_printf_float>
 800bf8c:	1c42      	adds	r2, r0, #1
 800bf8e:	4606      	mov	r6, r0
 800bf90:	d1d6      	bne.n	800bf40 <_svfiprintf_r+0x174>
 800bf92:	89ab      	ldrh	r3, [r5, #12]
 800bf94:	065b      	lsls	r3, r3, #25
 800bf96:	f53f af2d 	bmi.w	800bdf4 <_svfiprintf_r+0x28>
 800bf9a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bf9c:	e72c      	b.n	800bdf8 <_svfiprintf_r+0x2c>
 800bf9e:	ab03      	add	r3, sp, #12
 800bfa0:	9300      	str	r3, [sp, #0]
 800bfa2:	462a      	mov	r2, r5
 800bfa4:	4b05      	ldr	r3, [pc, #20]	@ (800bfbc <_svfiprintf_r+0x1f0>)
 800bfa6:	a904      	add	r1, sp, #16
 800bfa8:	4638      	mov	r0, r7
 800bfaa:	f7fe f91b 	bl	800a1e4 <_printf_i>
 800bfae:	e7ed      	b.n	800bf8c <_svfiprintf_r+0x1c0>
 800bfb0:	0800cc46 	.word	0x0800cc46
 800bfb4:	0800cc50 	.word	0x0800cc50
 800bfb8:	08009cb5 	.word	0x08009cb5
 800bfbc:	0800bd15 	.word	0x0800bd15
 800bfc0:	0800cc4c 	.word	0x0800cc4c

0800bfc4 <__sflush_r>:
 800bfc4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bfc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bfcc:	0716      	lsls	r6, r2, #28
 800bfce:	4605      	mov	r5, r0
 800bfd0:	460c      	mov	r4, r1
 800bfd2:	d454      	bmi.n	800c07e <__sflush_r+0xba>
 800bfd4:	684b      	ldr	r3, [r1, #4]
 800bfd6:	2b00      	cmp	r3, #0
 800bfd8:	dc02      	bgt.n	800bfe0 <__sflush_r+0x1c>
 800bfda:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800bfdc:	2b00      	cmp	r3, #0
 800bfde:	dd48      	ble.n	800c072 <__sflush_r+0xae>
 800bfe0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bfe2:	2e00      	cmp	r6, #0
 800bfe4:	d045      	beq.n	800c072 <__sflush_r+0xae>
 800bfe6:	2300      	movs	r3, #0
 800bfe8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800bfec:	682f      	ldr	r7, [r5, #0]
 800bfee:	6a21      	ldr	r1, [r4, #32]
 800bff0:	602b      	str	r3, [r5, #0]
 800bff2:	d030      	beq.n	800c056 <__sflush_r+0x92>
 800bff4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800bff6:	89a3      	ldrh	r3, [r4, #12]
 800bff8:	0759      	lsls	r1, r3, #29
 800bffa:	d505      	bpl.n	800c008 <__sflush_r+0x44>
 800bffc:	6863      	ldr	r3, [r4, #4]
 800bffe:	1ad2      	subs	r2, r2, r3
 800c000:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c002:	b10b      	cbz	r3, 800c008 <__sflush_r+0x44>
 800c004:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c006:	1ad2      	subs	r2, r2, r3
 800c008:	2300      	movs	r3, #0
 800c00a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c00c:	6a21      	ldr	r1, [r4, #32]
 800c00e:	4628      	mov	r0, r5
 800c010:	47b0      	blx	r6
 800c012:	1c43      	adds	r3, r0, #1
 800c014:	89a3      	ldrh	r3, [r4, #12]
 800c016:	d106      	bne.n	800c026 <__sflush_r+0x62>
 800c018:	6829      	ldr	r1, [r5, #0]
 800c01a:	291d      	cmp	r1, #29
 800c01c:	d82b      	bhi.n	800c076 <__sflush_r+0xb2>
 800c01e:	4a2a      	ldr	r2, [pc, #168]	@ (800c0c8 <__sflush_r+0x104>)
 800c020:	40ca      	lsrs	r2, r1
 800c022:	07d6      	lsls	r6, r2, #31
 800c024:	d527      	bpl.n	800c076 <__sflush_r+0xb2>
 800c026:	2200      	movs	r2, #0
 800c028:	6062      	str	r2, [r4, #4]
 800c02a:	04d9      	lsls	r1, r3, #19
 800c02c:	6922      	ldr	r2, [r4, #16]
 800c02e:	6022      	str	r2, [r4, #0]
 800c030:	d504      	bpl.n	800c03c <__sflush_r+0x78>
 800c032:	1c42      	adds	r2, r0, #1
 800c034:	d101      	bne.n	800c03a <__sflush_r+0x76>
 800c036:	682b      	ldr	r3, [r5, #0]
 800c038:	b903      	cbnz	r3, 800c03c <__sflush_r+0x78>
 800c03a:	6560      	str	r0, [r4, #84]	@ 0x54
 800c03c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c03e:	602f      	str	r7, [r5, #0]
 800c040:	b1b9      	cbz	r1, 800c072 <__sflush_r+0xae>
 800c042:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c046:	4299      	cmp	r1, r3
 800c048:	d002      	beq.n	800c050 <__sflush_r+0x8c>
 800c04a:	4628      	mov	r0, r5
 800c04c:	f7ff f9e8 	bl	800b420 <_free_r>
 800c050:	2300      	movs	r3, #0
 800c052:	6363      	str	r3, [r4, #52]	@ 0x34
 800c054:	e00d      	b.n	800c072 <__sflush_r+0xae>
 800c056:	2301      	movs	r3, #1
 800c058:	4628      	mov	r0, r5
 800c05a:	47b0      	blx	r6
 800c05c:	4602      	mov	r2, r0
 800c05e:	1c50      	adds	r0, r2, #1
 800c060:	d1c9      	bne.n	800bff6 <__sflush_r+0x32>
 800c062:	682b      	ldr	r3, [r5, #0]
 800c064:	2b00      	cmp	r3, #0
 800c066:	d0c6      	beq.n	800bff6 <__sflush_r+0x32>
 800c068:	2b1d      	cmp	r3, #29
 800c06a:	d001      	beq.n	800c070 <__sflush_r+0xac>
 800c06c:	2b16      	cmp	r3, #22
 800c06e:	d11e      	bne.n	800c0ae <__sflush_r+0xea>
 800c070:	602f      	str	r7, [r5, #0]
 800c072:	2000      	movs	r0, #0
 800c074:	e022      	b.n	800c0bc <__sflush_r+0xf8>
 800c076:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c07a:	b21b      	sxth	r3, r3
 800c07c:	e01b      	b.n	800c0b6 <__sflush_r+0xf2>
 800c07e:	690f      	ldr	r7, [r1, #16]
 800c080:	2f00      	cmp	r7, #0
 800c082:	d0f6      	beq.n	800c072 <__sflush_r+0xae>
 800c084:	0793      	lsls	r3, r2, #30
 800c086:	680e      	ldr	r6, [r1, #0]
 800c088:	bf08      	it	eq
 800c08a:	694b      	ldreq	r3, [r1, #20]
 800c08c:	600f      	str	r7, [r1, #0]
 800c08e:	bf18      	it	ne
 800c090:	2300      	movne	r3, #0
 800c092:	eba6 0807 	sub.w	r8, r6, r7
 800c096:	608b      	str	r3, [r1, #8]
 800c098:	f1b8 0f00 	cmp.w	r8, #0
 800c09c:	dde9      	ble.n	800c072 <__sflush_r+0xae>
 800c09e:	6a21      	ldr	r1, [r4, #32]
 800c0a0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c0a2:	4643      	mov	r3, r8
 800c0a4:	463a      	mov	r2, r7
 800c0a6:	4628      	mov	r0, r5
 800c0a8:	47b0      	blx	r6
 800c0aa:	2800      	cmp	r0, #0
 800c0ac:	dc08      	bgt.n	800c0c0 <__sflush_r+0xfc>
 800c0ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c0b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c0b6:	81a3      	strh	r3, [r4, #12]
 800c0b8:	f04f 30ff 	mov.w	r0, #4294967295
 800c0bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c0c0:	4407      	add	r7, r0
 800c0c2:	eba8 0800 	sub.w	r8, r8, r0
 800c0c6:	e7e7      	b.n	800c098 <__sflush_r+0xd4>
 800c0c8:	20400001 	.word	0x20400001

0800c0cc <_fflush_r>:
 800c0cc:	b538      	push	{r3, r4, r5, lr}
 800c0ce:	690b      	ldr	r3, [r1, #16]
 800c0d0:	4605      	mov	r5, r0
 800c0d2:	460c      	mov	r4, r1
 800c0d4:	b913      	cbnz	r3, 800c0dc <_fflush_r+0x10>
 800c0d6:	2500      	movs	r5, #0
 800c0d8:	4628      	mov	r0, r5
 800c0da:	bd38      	pop	{r3, r4, r5, pc}
 800c0dc:	b118      	cbz	r0, 800c0e6 <_fflush_r+0x1a>
 800c0de:	6a03      	ldr	r3, [r0, #32]
 800c0e0:	b90b      	cbnz	r3, 800c0e6 <_fflush_r+0x1a>
 800c0e2:	f7fe fa29 	bl	800a538 <__sinit>
 800c0e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	d0f3      	beq.n	800c0d6 <_fflush_r+0xa>
 800c0ee:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c0f0:	07d0      	lsls	r0, r2, #31
 800c0f2:	d404      	bmi.n	800c0fe <_fflush_r+0x32>
 800c0f4:	0599      	lsls	r1, r3, #22
 800c0f6:	d402      	bmi.n	800c0fe <_fflush_r+0x32>
 800c0f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c0fa:	f7fe fb36 	bl	800a76a <__retarget_lock_acquire_recursive>
 800c0fe:	4628      	mov	r0, r5
 800c100:	4621      	mov	r1, r4
 800c102:	f7ff ff5f 	bl	800bfc4 <__sflush_r>
 800c106:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c108:	07da      	lsls	r2, r3, #31
 800c10a:	4605      	mov	r5, r0
 800c10c:	d4e4      	bmi.n	800c0d8 <_fflush_r+0xc>
 800c10e:	89a3      	ldrh	r3, [r4, #12]
 800c110:	059b      	lsls	r3, r3, #22
 800c112:	d4e1      	bmi.n	800c0d8 <_fflush_r+0xc>
 800c114:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c116:	f7fe fb29 	bl	800a76c <__retarget_lock_release_recursive>
 800c11a:	e7dd      	b.n	800c0d8 <_fflush_r+0xc>

0800c11c <memmove>:
 800c11c:	4288      	cmp	r0, r1
 800c11e:	b510      	push	{r4, lr}
 800c120:	eb01 0402 	add.w	r4, r1, r2
 800c124:	d902      	bls.n	800c12c <memmove+0x10>
 800c126:	4284      	cmp	r4, r0
 800c128:	4623      	mov	r3, r4
 800c12a:	d807      	bhi.n	800c13c <memmove+0x20>
 800c12c:	1e43      	subs	r3, r0, #1
 800c12e:	42a1      	cmp	r1, r4
 800c130:	d008      	beq.n	800c144 <memmove+0x28>
 800c132:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c136:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c13a:	e7f8      	b.n	800c12e <memmove+0x12>
 800c13c:	4402      	add	r2, r0
 800c13e:	4601      	mov	r1, r0
 800c140:	428a      	cmp	r2, r1
 800c142:	d100      	bne.n	800c146 <memmove+0x2a>
 800c144:	bd10      	pop	{r4, pc}
 800c146:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c14a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c14e:	e7f7      	b.n	800c140 <memmove+0x24>

0800c150 <_sbrk_r>:
 800c150:	b538      	push	{r3, r4, r5, lr}
 800c152:	4d06      	ldr	r5, [pc, #24]	@ (800c16c <_sbrk_r+0x1c>)
 800c154:	2300      	movs	r3, #0
 800c156:	4604      	mov	r4, r0
 800c158:	4608      	mov	r0, r1
 800c15a:	602b      	str	r3, [r5, #0]
 800c15c:	f7f5 fe0c 	bl	8001d78 <_sbrk>
 800c160:	1c43      	adds	r3, r0, #1
 800c162:	d102      	bne.n	800c16a <_sbrk_r+0x1a>
 800c164:	682b      	ldr	r3, [r5, #0]
 800c166:	b103      	cbz	r3, 800c16a <_sbrk_r+0x1a>
 800c168:	6023      	str	r3, [r4, #0]
 800c16a:	bd38      	pop	{r3, r4, r5, pc}
 800c16c:	20002210 	.word	0x20002210

0800c170 <memcpy>:
 800c170:	440a      	add	r2, r1
 800c172:	4291      	cmp	r1, r2
 800c174:	f100 33ff 	add.w	r3, r0, #4294967295
 800c178:	d100      	bne.n	800c17c <memcpy+0xc>
 800c17a:	4770      	bx	lr
 800c17c:	b510      	push	{r4, lr}
 800c17e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c182:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c186:	4291      	cmp	r1, r2
 800c188:	d1f9      	bne.n	800c17e <memcpy+0xe>
 800c18a:	bd10      	pop	{r4, pc}

0800c18c <__assert_func>:
 800c18c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c18e:	4614      	mov	r4, r2
 800c190:	461a      	mov	r2, r3
 800c192:	4b09      	ldr	r3, [pc, #36]	@ (800c1b8 <__assert_func+0x2c>)
 800c194:	681b      	ldr	r3, [r3, #0]
 800c196:	4605      	mov	r5, r0
 800c198:	68d8      	ldr	r0, [r3, #12]
 800c19a:	b14c      	cbz	r4, 800c1b0 <__assert_func+0x24>
 800c19c:	4b07      	ldr	r3, [pc, #28]	@ (800c1bc <__assert_func+0x30>)
 800c19e:	9100      	str	r1, [sp, #0]
 800c1a0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c1a4:	4906      	ldr	r1, [pc, #24]	@ (800c1c0 <__assert_func+0x34>)
 800c1a6:	462b      	mov	r3, r5
 800c1a8:	f000 f870 	bl	800c28c <fiprintf>
 800c1ac:	f000 f880 	bl	800c2b0 <abort>
 800c1b0:	4b04      	ldr	r3, [pc, #16]	@ (800c1c4 <__assert_func+0x38>)
 800c1b2:	461c      	mov	r4, r3
 800c1b4:	e7f3      	b.n	800c19e <__assert_func+0x12>
 800c1b6:	bf00      	nop
 800c1b8:	20000108 	.word	0x20000108
 800c1bc:	0800cc61 	.word	0x0800cc61
 800c1c0:	0800cc6e 	.word	0x0800cc6e
 800c1c4:	0800cc9c 	.word	0x0800cc9c

0800c1c8 <_calloc_r>:
 800c1c8:	b570      	push	{r4, r5, r6, lr}
 800c1ca:	fba1 5402 	umull	r5, r4, r1, r2
 800c1ce:	b934      	cbnz	r4, 800c1de <_calloc_r+0x16>
 800c1d0:	4629      	mov	r1, r5
 800c1d2:	f7ff f999 	bl	800b508 <_malloc_r>
 800c1d6:	4606      	mov	r6, r0
 800c1d8:	b928      	cbnz	r0, 800c1e6 <_calloc_r+0x1e>
 800c1da:	4630      	mov	r0, r6
 800c1dc:	bd70      	pop	{r4, r5, r6, pc}
 800c1de:	220c      	movs	r2, #12
 800c1e0:	6002      	str	r2, [r0, #0]
 800c1e2:	2600      	movs	r6, #0
 800c1e4:	e7f9      	b.n	800c1da <_calloc_r+0x12>
 800c1e6:	462a      	mov	r2, r5
 800c1e8:	4621      	mov	r1, r4
 800c1ea:	f7fe fa40 	bl	800a66e <memset>
 800c1ee:	e7f4      	b.n	800c1da <_calloc_r+0x12>

0800c1f0 <__ascii_mbtowc>:
 800c1f0:	b082      	sub	sp, #8
 800c1f2:	b901      	cbnz	r1, 800c1f6 <__ascii_mbtowc+0x6>
 800c1f4:	a901      	add	r1, sp, #4
 800c1f6:	b142      	cbz	r2, 800c20a <__ascii_mbtowc+0x1a>
 800c1f8:	b14b      	cbz	r3, 800c20e <__ascii_mbtowc+0x1e>
 800c1fa:	7813      	ldrb	r3, [r2, #0]
 800c1fc:	600b      	str	r3, [r1, #0]
 800c1fe:	7812      	ldrb	r2, [r2, #0]
 800c200:	1e10      	subs	r0, r2, #0
 800c202:	bf18      	it	ne
 800c204:	2001      	movne	r0, #1
 800c206:	b002      	add	sp, #8
 800c208:	4770      	bx	lr
 800c20a:	4610      	mov	r0, r2
 800c20c:	e7fb      	b.n	800c206 <__ascii_mbtowc+0x16>
 800c20e:	f06f 0001 	mvn.w	r0, #1
 800c212:	e7f8      	b.n	800c206 <__ascii_mbtowc+0x16>

0800c214 <_realloc_r>:
 800c214:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c218:	4607      	mov	r7, r0
 800c21a:	4614      	mov	r4, r2
 800c21c:	460d      	mov	r5, r1
 800c21e:	b921      	cbnz	r1, 800c22a <_realloc_r+0x16>
 800c220:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c224:	4611      	mov	r1, r2
 800c226:	f7ff b96f 	b.w	800b508 <_malloc_r>
 800c22a:	b92a      	cbnz	r2, 800c238 <_realloc_r+0x24>
 800c22c:	f7ff f8f8 	bl	800b420 <_free_r>
 800c230:	4625      	mov	r5, r4
 800c232:	4628      	mov	r0, r5
 800c234:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c238:	f000 f841 	bl	800c2be <_malloc_usable_size_r>
 800c23c:	4284      	cmp	r4, r0
 800c23e:	4606      	mov	r6, r0
 800c240:	d802      	bhi.n	800c248 <_realloc_r+0x34>
 800c242:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c246:	d8f4      	bhi.n	800c232 <_realloc_r+0x1e>
 800c248:	4621      	mov	r1, r4
 800c24a:	4638      	mov	r0, r7
 800c24c:	f7ff f95c 	bl	800b508 <_malloc_r>
 800c250:	4680      	mov	r8, r0
 800c252:	b908      	cbnz	r0, 800c258 <_realloc_r+0x44>
 800c254:	4645      	mov	r5, r8
 800c256:	e7ec      	b.n	800c232 <_realloc_r+0x1e>
 800c258:	42b4      	cmp	r4, r6
 800c25a:	4622      	mov	r2, r4
 800c25c:	4629      	mov	r1, r5
 800c25e:	bf28      	it	cs
 800c260:	4632      	movcs	r2, r6
 800c262:	f7ff ff85 	bl	800c170 <memcpy>
 800c266:	4629      	mov	r1, r5
 800c268:	4638      	mov	r0, r7
 800c26a:	f7ff f8d9 	bl	800b420 <_free_r>
 800c26e:	e7f1      	b.n	800c254 <_realloc_r+0x40>

0800c270 <__ascii_wctomb>:
 800c270:	4603      	mov	r3, r0
 800c272:	4608      	mov	r0, r1
 800c274:	b141      	cbz	r1, 800c288 <__ascii_wctomb+0x18>
 800c276:	2aff      	cmp	r2, #255	@ 0xff
 800c278:	d904      	bls.n	800c284 <__ascii_wctomb+0x14>
 800c27a:	228a      	movs	r2, #138	@ 0x8a
 800c27c:	601a      	str	r2, [r3, #0]
 800c27e:	f04f 30ff 	mov.w	r0, #4294967295
 800c282:	4770      	bx	lr
 800c284:	700a      	strb	r2, [r1, #0]
 800c286:	2001      	movs	r0, #1
 800c288:	4770      	bx	lr
	...

0800c28c <fiprintf>:
 800c28c:	b40e      	push	{r1, r2, r3}
 800c28e:	b503      	push	{r0, r1, lr}
 800c290:	4601      	mov	r1, r0
 800c292:	ab03      	add	r3, sp, #12
 800c294:	4805      	ldr	r0, [pc, #20]	@ (800c2ac <fiprintf+0x20>)
 800c296:	f853 2b04 	ldr.w	r2, [r3], #4
 800c29a:	6800      	ldr	r0, [r0, #0]
 800c29c:	9301      	str	r3, [sp, #4]
 800c29e:	f000 f83f 	bl	800c320 <_vfiprintf_r>
 800c2a2:	b002      	add	sp, #8
 800c2a4:	f85d eb04 	ldr.w	lr, [sp], #4
 800c2a8:	b003      	add	sp, #12
 800c2aa:	4770      	bx	lr
 800c2ac:	20000108 	.word	0x20000108

0800c2b0 <abort>:
 800c2b0:	b508      	push	{r3, lr}
 800c2b2:	2006      	movs	r0, #6
 800c2b4:	f000 fa08 	bl	800c6c8 <raise>
 800c2b8:	2001      	movs	r0, #1
 800c2ba:	f7f5 fce5 	bl	8001c88 <_exit>

0800c2be <_malloc_usable_size_r>:
 800c2be:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c2c2:	1f18      	subs	r0, r3, #4
 800c2c4:	2b00      	cmp	r3, #0
 800c2c6:	bfbc      	itt	lt
 800c2c8:	580b      	ldrlt	r3, [r1, r0]
 800c2ca:	18c0      	addlt	r0, r0, r3
 800c2cc:	4770      	bx	lr

0800c2ce <__sfputc_r>:
 800c2ce:	6893      	ldr	r3, [r2, #8]
 800c2d0:	3b01      	subs	r3, #1
 800c2d2:	2b00      	cmp	r3, #0
 800c2d4:	b410      	push	{r4}
 800c2d6:	6093      	str	r3, [r2, #8]
 800c2d8:	da08      	bge.n	800c2ec <__sfputc_r+0x1e>
 800c2da:	6994      	ldr	r4, [r2, #24]
 800c2dc:	42a3      	cmp	r3, r4
 800c2de:	db01      	blt.n	800c2e4 <__sfputc_r+0x16>
 800c2e0:	290a      	cmp	r1, #10
 800c2e2:	d103      	bne.n	800c2ec <__sfputc_r+0x1e>
 800c2e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c2e8:	f000 b932 	b.w	800c550 <__swbuf_r>
 800c2ec:	6813      	ldr	r3, [r2, #0]
 800c2ee:	1c58      	adds	r0, r3, #1
 800c2f0:	6010      	str	r0, [r2, #0]
 800c2f2:	7019      	strb	r1, [r3, #0]
 800c2f4:	4608      	mov	r0, r1
 800c2f6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c2fa:	4770      	bx	lr

0800c2fc <__sfputs_r>:
 800c2fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2fe:	4606      	mov	r6, r0
 800c300:	460f      	mov	r7, r1
 800c302:	4614      	mov	r4, r2
 800c304:	18d5      	adds	r5, r2, r3
 800c306:	42ac      	cmp	r4, r5
 800c308:	d101      	bne.n	800c30e <__sfputs_r+0x12>
 800c30a:	2000      	movs	r0, #0
 800c30c:	e007      	b.n	800c31e <__sfputs_r+0x22>
 800c30e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c312:	463a      	mov	r2, r7
 800c314:	4630      	mov	r0, r6
 800c316:	f7ff ffda 	bl	800c2ce <__sfputc_r>
 800c31a:	1c43      	adds	r3, r0, #1
 800c31c:	d1f3      	bne.n	800c306 <__sfputs_r+0xa>
 800c31e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c320 <_vfiprintf_r>:
 800c320:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c324:	460d      	mov	r5, r1
 800c326:	b09d      	sub	sp, #116	@ 0x74
 800c328:	4614      	mov	r4, r2
 800c32a:	4698      	mov	r8, r3
 800c32c:	4606      	mov	r6, r0
 800c32e:	b118      	cbz	r0, 800c338 <_vfiprintf_r+0x18>
 800c330:	6a03      	ldr	r3, [r0, #32]
 800c332:	b90b      	cbnz	r3, 800c338 <_vfiprintf_r+0x18>
 800c334:	f7fe f900 	bl	800a538 <__sinit>
 800c338:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c33a:	07d9      	lsls	r1, r3, #31
 800c33c:	d405      	bmi.n	800c34a <_vfiprintf_r+0x2a>
 800c33e:	89ab      	ldrh	r3, [r5, #12]
 800c340:	059a      	lsls	r2, r3, #22
 800c342:	d402      	bmi.n	800c34a <_vfiprintf_r+0x2a>
 800c344:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c346:	f7fe fa10 	bl	800a76a <__retarget_lock_acquire_recursive>
 800c34a:	89ab      	ldrh	r3, [r5, #12]
 800c34c:	071b      	lsls	r3, r3, #28
 800c34e:	d501      	bpl.n	800c354 <_vfiprintf_r+0x34>
 800c350:	692b      	ldr	r3, [r5, #16]
 800c352:	b99b      	cbnz	r3, 800c37c <_vfiprintf_r+0x5c>
 800c354:	4629      	mov	r1, r5
 800c356:	4630      	mov	r0, r6
 800c358:	f000 f938 	bl	800c5cc <__swsetup_r>
 800c35c:	b170      	cbz	r0, 800c37c <_vfiprintf_r+0x5c>
 800c35e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c360:	07dc      	lsls	r4, r3, #31
 800c362:	d504      	bpl.n	800c36e <_vfiprintf_r+0x4e>
 800c364:	f04f 30ff 	mov.w	r0, #4294967295
 800c368:	b01d      	add	sp, #116	@ 0x74
 800c36a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c36e:	89ab      	ldrh	r3, [r5, #12]
 800c370:	0598      	lsls	r0, r3, #22
 800c372:	d4f7      	bmi.n	800c364 <_vfiprintf_r+0x44>
 800c374:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c376:	f7fe f9f9 	bl	800a76c <__retarget_lock_release_recursive>
 800c37a:	e7f3      	b.n	800c364 <_vfiprintf_r+0x44>
 800c37c:	2300      	movs	r3, #0
 800c37e:	9309      	str	r3, [sp, #36]	@ 0x24
 800c380:	2320      	movs	r3, #32
 800c382:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c386:	f8cd 800c 	str.w	r8, [sp, #12]
 800c38a:	2330      	movs	r3, #48	@ 0x30
 800c38c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c53c <_vfiprintf_r+0x21c>
 800c390:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c394:	f04f 0901 	mov.w	r9, #1
 800c398:	4623      	mov	r3, r4
 800c39a:	469a      	mov	sl, r3
 800c39c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c3a0:	b10a      	cbz	r2, 800c3a6 <_vfiprintf_r+0x86>
 800c3a2:	2a25      	cmp	r2, #37	@ 0x25
 800c3a4:	d1f9      	bne.n	800c39a <_vfiprintf_r+0x7a>
 800c3a6:	ebba 0b04 	subs.w	fp, sl, r4
 800c3aa:	d00b      	beq.n	800c3c4 <_vfiprintf_r+0xa4>
 800c3ac:	465b      	mov	r3, fp
 800c3ae:	4622      	mov	r2, r4
 800c3b0:	4629      	mov	r1, r5
 800c3b2:	4630      	mov	r0, r6
 800c3b4:	f7ff ffa2 	bl	800c2fc <__sfputs_r>
 800c3b8:	3001      	adds	r0, #1
 800c3ba:	f000 80a7 	beq.w	800c50c <_vfiprintf_r+0x1ec>
 800c3be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c3c0:	445a      	add	r2, fp
 800c3c2:	9209      	str	r2, [sp, #36]	@ 0x24
 800c3c4:	f89a 3000 	ldrb.w	r3, [sl]
 800c3c8:	2b00      	cmp	r3, #0
 800c3ca:	f000 809f 	beq.w	800c50c <_vfiprintf_r+0x1ec>
 800c3ce:	2300      	movs	r3, #0
 800c3d0:	f04f 32ff 	mov.w	r2, #4294967295
 800c3d4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c3d8:	f10a 0a01 	add.w	sl, sl, #1
 800c3dc:	9304      	str	r3, [sp, #16]
 800c3de:	9307      	str	r3, [sp, #28]
 800c3e0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c3e4:	931a      	str	r3, [sp, #104]	@ 0x68
 800c3e6:	4654      	mov	r4, sl
 800c3e8:	2205      	movs	r2, #5
 800c3ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c3ee:	4853      	ldr	r0, [pc, #332]	@ (800c53c <_vfiprintf_r+0x21c>)
 800c3f0:	f7f3 fef6 	bl	80001e0 <memchr>
 800c3f4:	9a04      	ldr	r2, [sp, #16]
 800c3f6:	b9d8      	cbnz	r0, 800c430 <_vfiprintf_r+0x110>
 800c3f8:	06d1      	lsls	r1, r2, #27
 800c3fa:	bf44      	itt	mi
 800c3fc:	2320      	movmi	r3, #32
 800c3fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c402:	0713      	lsls	r3, r2, #28
 800c404:	bf44      	itt	mi
 800c406:	232b      	movmi	r3, #43	@ 0x2b
 800c408:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c40c:	f89a 3000 	ldrb.w	r3, [sl]
 800c410:	2b2a      	cmp	r3, #42	@ 0x2a
 800c412:	d015      	beq.n	800c440 <_vfiprintf_r+0x120>
 800c414:	9a07      	ldr	r2, [sp, #28]
 800c416:	4654      	mov	r4, sl
 800c418:	2000      	movs	r0, #0
 800c41a:	f04f 0c0a 	mov.w	ip, #10
 800c41e:	4621      	mov	r1, r4
 800c420:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c424:	3b30      	subs	r3, #48	@ 0x30
 800c426:	2b09      	cmp	r3, #9
 800c428:	d94b      	bls.n	800c4c2 <_vfiprintf_r+0x1a2>
 800c42a:	b1b0      	cbz	r0, 800c45a <_vfiprintf_r+0x13a>
 800c42c:	9207      	str	r2, [sp, #28]
 800c42e:	e014      	b.n	800c45a <_vfiprintf_r+0x13a>
 800c430:	eba0 0308 	sub.w	r3, r0, r8
 800c434:	fa09 f303 	lsl.w	r3, r9, r3
 800c438:	4313      	orrs	r3, r2
 800c43a:	9304      	str	r3, [sp, #16]
 800c43c:	46a2      	mov	sl, r4
 800c43e:	e7d2      	b.n	800c3e6 <_vfiprintf_r+0xc6>
 800c440:	9b03      	ldr	r3, [sp, #12]
 800c442:	1d19      	adds	r1, r3, #4
 800c444:	681b      	ldr	r3, [r3, #0]
 800c446:	9103      	str	r1, [sp, #12]
 800c448:	2b00      	cmp	r3, #0
 800c44a:	bfbb      	ittet	lt
 800c44c:	425b      	neglt	r3, r3
 800c44e:	f042 0202 	orrlt.w	r2, r2, #2
 800c452:	9307      	strge	r3, [sp, #28]
 800c454:	9307      	strlt	r3, [sp, #28]
 800c456:	bfb8      	it	lt
 800c458:	9204      	strlt	r2, [sp, #16]
 800c45a:	7823      	ldrb	r3, [r4, #0]
 800c45c:	2b2e      	cmp	r3, #46	@ 0x2e
 800c45e:	d10a      	bne.n	800c476 <_vfiprintf_r+0x156>
 800c460:	7863      	ldrb	r3, [r4, #1]
 800c462:	2b2a      	cmp	r3, #42	@ 0x2a
 800c464:	d132      	bne.n	800c4cc <_vfiprintf_r+0x1ac>
 800c466:	9b03      	ldr	r3, [sp, #12]
 800c468:	1d1a      	adds	r2, r3, #4
 800c46a:	681b      	ldr	r3, [r3, #0]
 800c46c:	9203      	str	r2, [sp, #12]
 800c46e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c472:	3402      	adds	r4, #2
 800c474:	9305      	str	r3, [sp, #20]
 800c476:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c54c <_vfiprintf_r+0x22c>
 800c47a:	7821      	ldrb	r1, [r4, #0]
 800c47c:	2203      	movs	r2, #3
 800c47e:	4650      	mov	r0, sl
 800c480:	f7f3 feae 	bl	80001e0 <memchr>
 800c484:	b138      	cbz	r0, 800c496 <_vfiprintf_r+0x176>
 800c486:	9b04      	ldr	r3, [sp, #16]
 800c488:	eba0 000a 	sub.w	r0, r0, sl
 800c48c:	2240      	movs	r2, #64	@ 0x40
 800c48e:	4082      	lsls	r2, r0
 800c490:	4313      	orrs	r3, r2
 800c492:	3401      	adds	r4, #1
 800c494:	9304      	str	r3, [sp, #16]
 800c496:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c49a:	4829      	ldr	r0, [pc, #164]	@ (800c540 <_vfiprintf_r+0x220>)
 800c49c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c4a0:	2206      	movs	r2, #6
 800c4a2:	f7f3 fe9d 	bl	80001e0 <memchr>
 800c4a6:	2800      	cmp	r0, #0
 800c4a8:	d03f      	beq.n	800c52a <_vfiprintf_r+0x20a>
 800c4aa:	4b26      	ldr	r3, [pc, #152]	@ (800c544 <_vfiprintf_r+0x224>)
 800c4ac:	bb1b      	cbnz	r3, 800c4f6 <_vfiprintf_r+0x1d6>
 800c4ae:	9b03      	ldr	r3, [sp, #12]
 800c4b0:	3307      	adds	r3, #7
 800c4b2:	f023 0307 	bic.w	r3, r3, #7
 800c4b6:	3308      	adds	r3, #8
 800c4b8:	9303      	str	r3, [sp, #12]
 800c4ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c4bc:	443b      	add	r3, r7
 800c4be:	9309      	str	r3, [sp, #36]	@ 0x24
 800c4c0:	e76a      	b.n	800c398 <_vfiprintf_r+0x78>
 800c4c2:	fb0c 3202 	mla	r2, ip, r2, r3
 800c4c6:	460c      	mov	r4, r1
 800c4c8:	2001      	movs	r0, #1
 800c4ca:	e7a8      	b.n	800c41e <_vfiprintf_r+0xfe>
 800c4cc:	2300      	movs	r3, #0
 800c4ce:	3401      	adds	r4, #1
 800c4d0:	9305      	str	r3, [sp, #20]
 800c4d2:	4619      	mov	r1, r3
 800c4d4:	f04f 0c0a 	mov.w	ip, #10
 800c4d8:	4620      	mov	r0, r4
 800c4da:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c4de:	3a30      	subs	r2, #48	@ 0x30
 800c4e0:	2a09      	cmp	r2, #9
 800c4e2:	d903      	bls.n	800c4ec <_vfiprintf_r+0x1cc>
 800c4e4:	2b00      	cmp	r3, #0
 800c4e6:	d0c6      	beq.n	800c476 <_vfiprintf_r+0x156>
 800c4e8:	9105      	str	r1, [sp, #20]
 800c4ea:	e7c4      	b.n	800c476 <_vfiprintf_r+0x156>
 800c4ec:	fb0c 2101 	mla	r1, ip, r1, r2
 800c4f0:	4604      	mov	r4, r0
 800c4f2:	2301      	movs	r3, #1
 800c4f4:	e7f0      	b.n	800c4d8 <_vfiprintf_r+0x1b8>
 800c4f6:	ab03      	add	r3, sp, #12
 800c4f8:	9300      	str	r3, [sp, #0]
 800c4fa:	462a      	mov	r2, r5
 800c4fc:	4b12      	ldr	r3, [pc, #72]	@ (800c548 <_vfiprintf_r+0x228>)
 800c4fe:	a904      	add	r1, sp, #16
 800c500:	4630      	mov	r0, r6
 800c502:	f7fd fbd7 	bl	8009cb4 <_printf_float>
 800c506:	4607      	mov	r7, r0
 800c508:	1c78      	adds	r0, r7, #1
 800c50a:	d1d6      	bne.n	800c4ba <_vfiprintf_r+0x19a>
 800c50c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c50e:	07d9      	lsls	r1, r3, #31
 800c510:	d405      	bmi.n	800c51e <_vfiprintf_r+0x1fe>
 800c512:	89ab      	ldrh	r3, [r5, #12]
 800c514:	059a      	lsls	r2, r3, #22
 800c516:	d402      	bmi.n	800c51e <_vfiprintf_r+0x1fe>
 800c518:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c51a:	f7fe f927 	bl	800a76c <__retarget_lock_release_recursive>
 800c51e:	89ab      	ldrh	r3, [r5, #12]
 800c520:	065b      	lsls	r3, r3, #25
 800c522:	f53f af1f 	bmi.w	800c364 <_vfiprintf_r+0x44>
 800c526:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c528:	e71e      	b.n	800c368 <_vfiprintf_r+0x48>
 800c52a:	ab03      	add	r3, sp, #12
 800c52c:	9300      	str	r3, [sp, #0]
 800c52e:	462a      	mov	r2, r5
 800c530:	4b05      	ldr	r3, [pc, #20]	@ (800c548 <_vfiprintf_r+0x228>)
 800c532:	a904      	add	r1, sp, #16
 800c534:	4630      	mov	r0, r6
 800c536:	f7fd fe55 	bl	800a1e4 <_printf_i>
 800c53a:	e7e4      	b.n	800c506 <_vfiprintf_r+0x1e6>
 800c53c:	0800cc46 	.word	0x0800cc46
 800c540:	0800cc50 	.word	0x0800cc50
 800c544:	08009cb5 	.word	0x08009cb5
 800c548:	0800c2fd 	.word	0x0800c2fd
 800c54c:	0800cc4c 	.word	0x0800cc4c

0800c550 <__swbuf_r>:
 800c550:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c552:	460e      	mov	r6, r1
 800c554:	4614      	mov	r4, r2
 800c556:	4605      	mov	r5, r0
 800c558:	b118      	cbz	r0, 800c562 <__swbuf_r+0x12>
 800c55a:	6a03      	ldr	r3, [r0, #32]
 800c55c:	b90b      	cbnz	r3, 800c562 <__swbuf_r+0x12>
 800c55e:	f7fd ffeb 	bl	800a538 <__sinit>
 800c562:	69a3      	ldr	r3, [r4, #24]
 800c564:	60a3      	str	r3, [r4, #8]
 800c566:	89a3      	ldrh	r3, [r4, #12]
 800c568:	071a      	lsls	r2, r3, #28
 800c56a:	d501      	bpl.n	800c570 <__swbuf_r+0x20>
 800c56c:	6923      	ldr	r3, [r4, #16]
 800c56e:	b943      	cbnz	r3, 800c582 <__swbuf_r+0x32>
 800c570:	4621      	mov	r1, r4
 800c572:	4628      	mov	r0, r5
 800c574:	f000 f82a 	bl	800c5cc <__swsetup_r>
 800c578:	b118      	cbz	r0, 800c582 <__swbuf_r+0x32>
 800c57a:	f04f 37ff 	mov.w	r7, #4294967295
 800c57e:	4638      	mov	r0, r7
 800c580:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c582:	6823      	ldr	r3, [r4, #0]
 800c584:	6922      	ldr	r2, [r4, #16]
 800c586:	1a98      	subs	r0, r3, r2
 800c588:	6963      	ldr	r3, [r4, #20]
 800c58a:	b2f6      	uxtb	r6, r6
 800c58c:	4283      	cmp	r3, r0
 800c58e:	4637      	mov	r7, r6
 800c590:	dc05      	bgt.n	800c59e <__swbuf_r+0x4e>
 800c592:	4621      	mov	r1, r4
 800c594:	4628      	mov	r0, r5
 800c596:	f7ff fd99 	bl	800c0cc <_fflush_r>
 800c59a:	2800      	cmp	r0, #0
 800c59c:	d1ed      	bne.n	800c57a <__swbuf_r+0x2a>
 800c59e:	68a3      	ldr	r3, [r4, #8]
 800c5a0:	3b01      	subs	r3, #1
 800c5a2:	60a3      	str	r3, [r4, #8]
 800c5a4:	6823      	ldr	r3, [r4, #0]
 800c5a6:	1c5a      	adds	r2, r3, #1
 800c5a8:	6022      	str	r2, [r4, #0]
 800c5aa:	701e      	strb	r6, [r3, #0]
 800c5ac:	6962      	ldr	r2, [r4, #20]
 800c5ae:	1c43      	adds	r3, r0, #1
 800c5b0:	429a      	cmp	r2, r3
 800c5b2:	d004      	beq.n	800c5be <__swbuf_r+0x6e>
 800c5b4:	89a3      	ldrh	r3, [r4, #12]
 800c5b6:	07db      	lsls	r3, r3, #31
 800c5b8:	d5e1      	bpl.n	800c57e <__swbuf_r+0x2e>
 800c5ba:	2e0a      	cmp	r6, #10
 800c5bc:	d1df      	bne.n	800c57e <__swbuf_r+0x2e>
 800c5be:	4621      	mov	r1, r4
 800c5c0:	4628      	mov	r0, r5
 800c5c2:	f7ff fd83 	bl	800c0cc <_fflush_r>
 800c5c6:	2800      	cmp	r0, #0
 800c5c8:	d0d9      	beq.n	800c57e <__swbuf_r+0x2e>
 800c5ca:	e7d6      	b.n	800c57a <__swbuf_r+0x2a>

0800c5cc <__swsetup_r>:
 800c5cc:	b538      	push	{r3, r4, r5, lr}
 800c5ce:	4b29      	ldr	r3, [pc, #164]	@ (800c674 <__swsetup_r+0xa8>)
 800c5d0:	4605      	mov	r5, r0
 800c5d2:	6818      	ldr	r0, [r3, #0]
 800c5d4:	460c      	mov	r4, r1
 800c5d6:	b118      	cbz	r0, 800c5e0 <__swsetup_r+0x14>
 800c5d8:	6a03      	ldr	r3, [r0, #32]
 800c5da:	b90b      	cbnz	r3, 800c5e0 <__swsetup_r+0x14>
 800c5dc:	f7fd ffac 	bl	800a538 <__sinit>
 800c5e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c5e4:	0719      	lsls	r1, r3, #28
 800c5e6:	d422      	bmi.n	800c62e <__swsetup_r+0x62>
 800c5e8:	06da      	lsls	r2, r3, #27
 800c5ea:	d407      	bmi.n	800c5fc <__swsetup_r+0x30>
 800c5ec:	2209      	movs	r2, #9
 800c5ee:	602a      	str	r2, [r5, #0]
 800c5f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c5f4:	81a3      	strh	r3, [r4, #12]
 800c5f6:	f04f 30ff 	mov.w	r0, #4294967295
 800c5fa:	e033      	b.n	800c664 <__swsetup_r+0x98>
 800c5fc:	0758      	lsls	r0, r3, #29
 800c5fe:	d512      	bpl.n	800c626 <__swsetup_r+0x5a>
 800c600:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c602:	b141      	cbz	r1, 800c616 <__swsetup_r+0x4a>
 800c604:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c608:	4299      	cmp	r1, r3
 800c60a:	d002      	beq.n	800c612 <__swsetup_r+0x46>
 800c60c:	4628      	mov	r0, r5
 800c60e:	f7fe ff07 	bl	800b420 <_free_r>
 800c612:	2300      	movs	r3, #0
 800c614:	6363      	str	r3, [r4, #52]	@ 0x34
 800c616:	89a3      	ldrh	r3, [r4, #12]
 800c618:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c61c:	81a3      	strh	r3, [r4, #12]
 800c61e:	2300      	movs	r3, #0
 800c620:	6063      	str	r3, [r4, #4]
 800c622:	6923      	ldr	r3, [r4, #16]
 800c624:	6023      	str	r3, [r4, #0]
 800c626:	89a3      	ldrh	r3, [r4, #12]
 800c628:	f043 0308 	orr.w	r3, r3, #8
 800c62c:	81a3      	strh	r3, [r4, #12]
 800c62e:	6923      	ldr	r3, [r4, #16]
 800c630:	b94b      	cbnz	r3, 800c646 <__swsetup_r+0x7a>
 800c632:	89a3      	ldrh	r3, [r4, #12]
 800c634:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c638:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c63c:	d003      	beq.n	800c646 <__swsetup_r+0x7a>
 800c63e:	4621      	mov	r1, r4
 800c640:	4628      	mov	r0, r5
 800c642:	f000 f883 	bl	800c74c <__smakebuf_r>
 800c646:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c64a:	f013 0201 	ands.w	r2, r3, #1
 800c64e:	d00a      	beq.n	800c666 <__swsetup_r+0x9a>
 800c650:	2200      	movs	r2, #0
 800c652:	60a2      	str	r2, [r4, #8]
 800c654:	6962      	ldr	r2, [r4, #20]
 800c656:	4252      	negs	r2, r2
 800c658:	61a2      	str	r2, [r4, #24]
 800c65a:	6922      	ldr	r2, [r4, #16]
 800c65c:	b942      	cbnz	r2, 800c670 <__swsetup_r+0xa4>
 800c65e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c662:	d1c5      	bne.n	800c5f0 <__swsetup_r+0x24>
 800c664:	bd38      	pop	{r3, r4, r5, pc}
 800c666:	0799      	lsls	r1, r3, #30
 800c668:	bf58      	it	pl
 800c66a:	6962      	ldrpl	r2, [r4, #20]
 800c66c:	60a2      	str	r2, [r4, #8]
 800c66e:	e7f4      	b.n	800c65a <__swsetup_r+0x8e>
 800c670:	2000      	movs	r0, #0
 800c672:	e7f7      	b.n	800c664 <__swsetup_r+0x98>
 800c674:	20000108 	.word	0x20000108

0800c678 <_raise_r>:
 800c678:	291f      	cmp	r1, #31
 800c67a:	b538      	push	{r3, r4, r5, lr}
 800c67c:	4605      	mov	r5, r0
 800c67e:	460c      	mov	r4, r1
 800c680:	d904      	bls.n	800c68c <_raise_r+0x14>
 800c682:	2316      	movs	r3, #22
 800c684:	6003      	str	r3, [r0, #0]
 800c686:	f04f 30ff 	mov.w	r0, #4294967295
 800c68a:	bd38      	pop	{r3, r4, r5, pc}
 800c68c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c68e:	b112      	cbz	r2, 800c696 <_raise_r+0x1e>
 800c690:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c694:	b94b      	cbnz	r3, 800c6aa <_raise_r+0x32>
 800c696:	4628      	mov	r0, r5
 800c698:	f000 f830 	bl	800c6fc <_getpid_r>
 800c69c:	4622      	mov	r2, r4
 800c69e:	4601      	mov	r1, r0
 800c6a0:	4628      	mov	r0, r5
 800c6a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c6a6:	f000 b817 	b.w	800c6d8 <_kill_r>
 800c6aa:	2b01      	cmp	r3, #1
 800c6ac:	d00a      	beq.n	800c6c4 <_raise_r+0x4c>
 800c6ae:	1c59      	adds	r1, r3, #1
 800c6b0:	d103      	bne.n	800c6ba <_raise_r+0x42>
 800c6b2:	2316      	movs	r3, #22
 800c6b4:	6003      	str	r3, [r0, #0]
 800c6b6:	2001      	movs	r0, #1
 800c6b8:	e7e7      	b.n	800c68a <_raise_r+0x12>
 800c6ba:	2100      	movs	r1, #0
 800c6bc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c6c0:	4620      	mov	r0, r4
 800c6c2:	4798      	blx	r3
 800c6c4:	2000      	movs	r0, #0
 800c6c6:	e7e0      	b.n	800c68a <_raise_r+0x12>

0800c6c8 <raise>:
 800c6c8:	4b02      	ldr	r3, [pc, #8]	@ (800c6d4 <raise+0xc>)
 800c6ca:	4601      	mov	r1, r0
 800c6cc:	6818      	ldr	r0, [r3, #0]
 800c6ce:	f7ff bfd3 	b.w	800c678 <_raise_r>
 800c6d2:	bf00      	nop
 800c6d4:	20000108 	.word	0x20000108

0800c6d8 <_kill_r>:
 800c6d8:	b538      	push	{r3, r4, r5, lr}
 800c6da:	4d07      	ldr	r5, [pc, #28]	@ (800c6f8 <_kill_r+0x20>)
 800c6dc:	2300      	movs	r3, #0
 800c6de:	4604      	mov	r4, r0
 800c6e0:	4608      	mov	r0, r1
 800c6e2:	4611      	mov	r1, r2
 800c6e4:	602b      	str	r3, [r5, #0]
 800c6e6:	f7f5 fabf 	bl	8001c68 <_kill>
 800c6ea:	1c43      	adds	r3, r0, #1
 800c6ec:	d102      	bne.n	800c6f4 <_kill_r+0x1c>
 800c6ee:	682b      	ldr	r3, [r5, #0]
 800c6f0:	b103      	cbz	r3, 800c6f4 <_kill_r+0x1c>
 800c6f2:	6023      	str	r3, [r4, #0]
 800c6f4:	bd38      	pop	{r3, r4, r5, pc}
 800c6f6:	bf00      	nop
 800c6f8:	20002210 	.word	0x20002210

0800c6fc <_getpid_r>:
 800c6fc:	f7f5 baac 	b.w	8001c58 <_getpid>

0800c700 <__swhatbuf_r>:
 800c700:	b570      	push	{r4, r5, r6, lr}
 800c702:	460c      	mov	r4, r1
 800c704:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c708:	2900      	cmp	r1, #0
 800c70a:	b096      	sub	sp, #88	@ 0x58
 800c70c:	4615      	mov	r5, r2
 800c70e:	461e      	mov	r6, r3
 800c710:	da0d      	bge.n	800c72e <__swhatbuf_r+0x2e>
 800c712:	89a3      	ldrh	r3, [r4, #12]
 800c714:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c718:	f04f 0100 	mov.w	r1, #0
 800c71c:	bf14      	ite	ne
 800c71e:	2340      	movne	r3, #64	@ 0x40
 800c720:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c724:	2000      	movs	r0, #0
 800c726:	6031      	str	r1, [r6, #0]
 800c728:	602b      	str	r3, [r5, #0]
 800c72a:	b016      	add	sp, #88	@ 0x58
 800c72c:	bd70      	pop	{r4, r5, r6, pc}
 800c72e:	466a      	mov	r2, sp
 800c730:	f000 f848 	bl	800c7c4 <_fstat_r>
 800c734:	2800      	cmp	r0, #0
 800c736:	dbec      	blt.n	800c712 <__swhatbuf_r+0x12>
 800c738:	9901      	ldr	r1, [sp, #4]
 800c73a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c73e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c742:	4259      	negs	r1, r3
 800c744:	4159      	adcs	r1, r3
 800c746:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c74a:	e7eb      	b.n	800c724 <__swhatbuf_r+0x24>

0800c74c <__smakebuf_r>:
 800c74c:	898b      	ldrh	r3, [r1, #12]
 800c74e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c750:	079d      	lsls	r5, r3, #30
 800c752:	4606      	mov	r6, r0
 800c754:	460c      	mov	r4, r1
 800c756:	d507      	bpl.n	800c768 <__smakebuf_r+0x1c>
 800c758:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c75c:	6023      	str	r3, [r4, #0]
 800c75e:	6123      	str	r3, [r4, #16]
 800c760:	2301      	movs	r3, #1
 800c762:	6163      	str	r3, [r4, #20]
 800c764:	b003      	add	sp, #12
 800c766:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c768:	ab01      	add	r3, sp, #4
 800c76a:	466a      	mov	r2, sp
 800c76c:	f7ff ffc8 	bl	800c700 <__swhatbuf_r>
 800c770:	9f00      	ldr	r7, [sp, #0]
 800c772:	4605      	mov	r5, r0
 800c774:	4639      	mov	r1, r7
 800c776:	4630      	mov	r0, r6
 800c778:	f7fe fec6 	bl	800b508 <_malloc_r>
 800c77c:	b948      	cbnz	r0, 800c792 <__smakebuf_r+0x46>
 800c77e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c782:	059a      	lsls	r2, r3, #22
 800c784:	d4ee      	bmi.n	800c764 <__smakebuf_r+0x18>
 800c786:	f023 0303 	bic.w	r3, r3, #3
 800c78a:	f043 0302 	orr.w	r3, r3, #2
 800c78e:	81a3      	strh	r3, [r4, #12]
 800c790:	e7e2      	b.n	800c758 <__smakebuf_r+0xc>
 800c792:	89a3      	ldrh	r3, [r4, #12]
 800c794:	6020      	str	r0, [r4, #0]
 800c796:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c79a:	81a3      	strh	r3, [r4, #12]
 800c79c:	9b01      	ldr	r3, [sp, #4]
 800c79e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c7a2:	b15b      	cbz	r3, 800c7bc <__smakebuf_r+0x70>
 800c7a4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c7a8:	4630      	mov	r0, r6
 800c7aa:	f000 f81d 	bl	800c7e8 <_isatty_r>
 800c7ae:	b128      	cbz	r0, 800c7bc <__smakebuf_r+0x70>
 800c7b0:	89a3      	ldrh	r3, [r4, #12]
 800c7b2:	f023 0303 	bic.w	r3, r3, #3
 800c7b6:	f043 0301 	orr.w	r3, r3, #1
 800c7ba:	81a3      	strh	r3, [r4, #12]
 800c7bc:	89a3      	ldrh	r3, [r4, #12]
 800c7be:	431d      	orrs	r5, r3
 800c7c0:	81a5      	strh	r5, [r4, #12]
 800c7c2:	e7cf      	b.n	800c764 <__smakebuf_r+0x18>

0800c7c4 <_fstat_r>:
 800c7c4:	b538      	push	{r3, r4, r5, lr}
 800c7c6:	4d07      	ldr	r5, [pc, #28]	@ (800c7e4 <_fstat_r+0x20>)
 800c7c8:	2300      	movs	r3, #0
 800c7ca:	4604      	mov	r4, r0
 800c7cc:	4608      	mov	r0, r1
 800c7ce:	4611      	mov	r1, r2
 800c7d0:	602b      	str	r3, [r5, #0]
 800c7d2:	f7f5 faa9 	bl	8001d28 <_fstat>
 800c7d6:	1c43      	adds	r3, r0, #1
 800c7d8:	d102      	bne.n	800c7e0 <_fstat_r+0x1c>
 800c7da:	682b      	ldr	r3, [r5, #0]
 800c7dc:	b103      	cbz	r3, 800c7e0 <_fstat_r+0x1c>
 800c7de:	6023      	str	r3, [r4, #0]
 800c7e0:	bd38      	pop	{r3, r4, r5, pc}
 800c7e2:	bf00      	nop
 800c7e4:	20002210 	.word	0x20002210

0800c7e8 <_isatty_r>:
 800c7e8:	b538      	push	{r3, r4, r5, lr}
 800c7ea:	4d06      	ldr	r5, [pc, #24]	@ (800c804 <_isatty_r+0x1c>)
 800c7ec:	2300      	movs	r3, #0
 800c7ee:	4604      	mov	r4, r0
 800c7f0:	4608      	mov	r0, r1
 800c7f2:	602b      	str	r3, [r5, #0]
 800c7f4:	f7f5 faa8 	bl	8001d48 <_isatty>
 800c7f8:	1c43      	adds	r3, r0, #1
 800c7fa:	d102      	bne.n	800c802 <_isatty_r+0x1a>
 800c7fc:	682b      	ldr	r3, [r5, #0]
 800c7fe:	b103      	cbz	r3, 800c802 <_isatty_r+0x1a>
 800c800:	6023      	str	r3, [r4, #0]
 800c802:	bd38      	pop	{r3, r4, r5, pc}
 800c804:	20002210 	.word	0x20002210

0800c808 <_init>:
 800c808:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c80a:	bf00      	nop
 800c80c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c80e:	bc08      	pop	{r3}
 800c810:	469e      	mov	lr, r3
 800c812:	4770      	bx	lr

0800c814 <_fini>:
 800c814:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c816:	bf00      	nop
 800c818:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c81a:	bc08      	pop	{r3}
 800c81c:	469e      	mov	lr, r3
 800c81e:	4770      	bx	lr
