INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guy/Documents/NetBarry/NetBarry/NetBarry/NetBarry.srcs/sources_1/new/netbarry_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module netbarry_core
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [/home/guy/Documents/NetBarry/NetBarry/NetBarry/NetBarry.srcs/sources_1/new/netbarry_core.v:84]
INFO: [VRFC 10-311] analyzing module op_ADD
INFO: [VRFC 10-311] analyzing module op_IMUL
INFO: [VRFC 10-311] analyzing module op_COMP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guy/Documents/NetBarry/NetBarry/NetBarry/NetBarry.srcs/sources_1/new/netbarry_core_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module netbarry_core_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guy/Documents/NetBarry/NetBarry/NetBarry/NetBarry.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
