// Seed: 2432445127
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    input tri id_2,
    input supply1 id_3,
    output wand id_4,
    output supply1 id_5,
    input supply0 id_6,
    input wor id_7
    , id_12,
    output wor id_8,
    input tri1 id_9,
    output tri id_10
);
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    input tri id_2,
    input tri1 id_3,
    input tri id_4,
    input supply0 id_5,
    input tri0 id_6,
    input tri1 id_7,
    input wand id_8,
    output supply0 id_9,
    input tri id_10,
    input supply1 id_11,
    output wire id_12,
    input tri id_13,
    input uwire id_14,
    input tri0 id_15,
    input wand id_16,
    input supply1 id_17,
    output logic id_18,
    input supply1 id_19,
    input uwire id_20,
    input uwire id_21,
    input uwire id_22,
    input tri1 id_23,
    output uwire id_24,
    output tri id_25,
    output tri1 id_26
);
  always @(posedge id_4 or posedge 1) id_18 <= id_6;
  module_0 modCall_1 (
      id_20,
      id_11,
      id_10,
      id_11,
      id_26,
      id_26,
      id_16,
      id_14,
      id_24,
      id_7,
      id_9
  );
endmodule
