// Seed: 935233172
module module_0 (
    output wand id_0,
    input wire id_1,
    output supply1 id_2,
    output wand id_3,
    input wire id_4,
    input uwire id_5,
    output supply0 id_6,
    output supply1 id_7,
    input supply0 id_8,
    input supply1 id_9,
    input uwire id_10,
    output supply0 id_11,
    input tri0 id_12,
    input supply1 id_13
    , id_15
);
  logic id_16;
  ;
  wor id_17;
  localparam id_18 = 1;
  genvar id_19;
  assign id_17 = -1;
  assign id_16 = -1;
  wire id_20;
  ;
  wire id_21;
  assign id_15 = 1'b0 - id_19;
  assign id_0 = id_4;
  assign module_1.id_1 = 0;
  always @(negedge id_15) begin : LABEL_0
    wait (id_16);
  end
endmodule
module module_0 #(
    parameter id_6 = 32'd70
) (
    input wor module_1,
    input wire id_1,
    input supply1 id_2,
    output logic id_3,
    output wand id_4,
    input wor id_5,
    input wor _id_6,
    input tri1 id_7,
    input wire id_8,
    input uwire id_9,
    input wand id_10,
    output wire id_11,
    input wire id_12,
    output uwire id_13,
    input tri1 id_14,
    output logic id_15,
    input tri0 id_16,
    output logic id_17,
    output tri1 id_18
);
  logic [id_6 : -1] id_20;
  ;
  final begin : LABEL_0
    id_3 <= "";
    if (1) id_15 <= id_7;
    else for (id_20 = id_16; -1 >= 1; id_17 = 1) $signed(37);
    ;
  end
  xnor primCall (id_13, id_2, id_7, id_10, id_9, id_20, id_5, id_12, id_1, id_14, id_8, id_16);
  module_0 modCall_1 (
      id_13,
      id_2,
      id_18,
      id_18,
      id_2,
      id_14,
      id_18,
      id_11,
      id_12,
      id_2,
      id_2,
      id_4,
      id_16,
      id_2
  );
endmodule
