FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"TUNE_COMP_OUT_P\I";
2"TUNE_COMP_OUT_N\I";
3"FAST_COMP_OUT_N\I";
4"FAST_COMP_OUT_P\I";
5"UN$1$CAEN$I3$CLK";
6"UN$1$CAEN$I3$DATA";
7"UN$1$COMPARATORS$I13$LETUNE";
8"UN$1$COMPARATORS$I13$DATARDY";
9"TUBII_RT_OUT\I";
10"EXT_PED_IN\I";
11"GT_ECL_P\I";
12"UN$1$CNTRLREGISTER$I2$ECALSETUP";
13"EXT_PED_OUT\I";
14"UN$1$CAEN$I3$DATARDY";
15"SYNC24_TTL\I";
16"UN$1$CNTRLREGISTER$I2$DATARDY";
17"UN$1$GTDELAYS$I4$TTLLOCKOUT";
18"UN$1$GTDELAYS$I4$DGTTTL";
19"UN$1$GENERICUTILITIES$I11$LEASYNCPULSE";
20"CAEN_ANPULSE<11..0>\I";
21"SCOPE_OUT<7..0>\I";
22"CAEN_OUT<7..0>\I";
23"GT_ECL_N\I";
24"SYNC_ECL_P\I";
25"SYNC_ECL_N\I";
26"SYNC24_ECL_P\I";
27"SYNC24_ECL_N\I";
28"SYNC_LVDS_P\I";
29"SYNC_LVDS_N\I";
30"SYNC24_LVDS_P\I";
31"SYNC24_LVDS_N\I";
32"TUB_CLK_IN\I";
33"CLK100_OUT_P\I";
34"CLK100_OUT_N\I";
35"CLK200_OUT_P\I";
36"CLK200_OUT_N\I";
37"TUNE_ANPULSE\I";
38"FAST_ANPULSE\I";
39"UN$1$CLOCKS$I15$FOX200MHZ";
40"UN$1$CLOCKS$I15$MISSEDCLOCK";
41"UN$1$CNTRLREGISTER$I2$LOSELECT";
42"DGT_N\I";
43"DGT_P\I";
44"UN$1$CLOCKS$I15$DEFAULTSELECT";
45"UN$1$CNTRLREGISTER$I2$READENABLE";
46"UN$1$MICROZEDCONNECTION$I10$SPKR";
47"TELLIE_PULSE_OUT\I";
48"TELLIE_DELAY_IN\I";
49"SMELLIE_DELAY_OUT\I";
50"ASYNC_DELAY_IN\I";
51"SYNC_DELAY_IN\I";
52"SYNC_PULSE_OUT\I";
53"RAWTRIGS<3..0>\I";
54"UN$1$GENERICUTILITIES$I11$ASYNCPULSEIN";
55"UN$1$GENERICUTILITIES$I11$LEASYNCDELAY";
56"UN$1$GENERICUTILITIES$I11$ASYNCDELAYIN";
57"SYNC_DELAY_OUT\I";
58"SMELLIE_DELAY_IN\I";
59"MTCD_LO*\I";
60"UN$1$GTDELAYS$I4$LEDGT";
61"LOCKOUT\I";
62"LOCKOUT*\I";
63"GTRIG_TTL\I";
64"UN$1$CNTRLREGISTER$I2$DATAOUT";
65"VCC\G";
66"UN$1$3MERGE$I6$B";
67"UN$1$3MERGE$I6$A";
68"SCALER<0..2>";
69"ADDR<0..2>";
70"UN$1$CNTRLREGISTER$I2$LE";
71"GND\G";
72"UN$1$3MERGE$I8$A";
73"UN$1$3MERGE$I8$C";
74"UN$1$3MERGE$I8$B";
75"ASYNC_DELAY_OUT\I";
76"GND\G";
77"UN$1$3MERGE$I6$C";
78"ASYNC_PULSE_OUT\I";
79"TELLIE_DELAY_OUT\I";
80"UN$1$GENERICUTILITIES$I11$LATCHDISPLAY";
81"UN$1$GENERICUTILITIES$I11$PULSE";
82"UN$1$GENERICUTILITIES$I11$CLRCNT";
83"SYNC_TTL\I";
84"EXTTRIG<15..0>\I";
85"GTRIG_TTL\I";
86"UN$1$CAEN$I3$LE";
87"UN$1$CLOCKS$I15$CLOCK100";
88"UN$1$CLOCKS$I15$LE";
89"UN$1$CLOCKS$I15$DATARDY";
90"SMELLIE_PULSE_OUT\I";
%"BASE_MON"
"1","(3550,3125)","0","tubii_lib","I1";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
%"MICROZEDCONNECTION"
"1","(1075,1400)","0","tubii_lib","I10";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"LOCKOUT* \B"17;
"DGT"18;
"CAEN_RDY"14;
"TUBII_RT_OUT"9;
"100MHZ_CLK_IN"87;
"SYNC_PULSE_OUT"52;
"SMELLIE_DELAY_OUT"49;
"SMELLIE_DELAY_IN"58;
"SMELLIE_PULSE_OUT"90;
"ASYNC_DELAY_IN"50;
"ASYNC_DELAY_OUT"56;
"SYNC_DELAY_OUT"57;
"SYNC_DELAY_IN"51;
"ASYNC_PULSE_OUT"54;
"TELLIE_DELAY_IN"48;
"TELLIE_PULSE_OUT"47;
"SPKR"46;
"TUBIITIME_DATA_RDY"89;
"FOX_200MHZ_IN"39;
"USING_BCKP"40;
"EXTTRIG<0..15>"84;
"LOAD_ENABLE<0..2>"69;
"COMP_RDY"8;
"TELLIE_DELAY_OUT"79;
"DATA"6;
"CLK"5;
"LATCH_DISPLAY"80;
"CNT_PULSE"81;
"CLR_CNT"82;
"RAWTRIGS_IN<3..0>"53;
"CNTRL_REGISTER_CHK"64;
"CNTRL_RDY"16;
"GTRIG"85;
"SYNC24"15;
"SYNC"83;
%"GENERIC_UTILITIES"
"1","(975,-550)","0","tubii_lib","I11";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"ASYNC_PULSE_OUT"78;
"ASYNC_DELAY_OUT"75;
"LE_ASYNC_DELAY"55;
"LE_ASYNC_PULSE"19;
"DATA"6;
"CLK"5;
"ASYNC_DELAY_IN"56;
"ASYNC_PULSE_IN"54;
"PULSE"81;
"LATCH_DISPLAY"80;
"ALLOW_COUNT"72;
"TEST_DISPLAY"74;
"DISPLAY_ZEROES"73;
"CLR_CNT"82;
%"COMPARATORS"
"1","(-1675,-225)","0","tubii_lib","I13";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"TUNE_COMP_OUT_N \B"2;
"TUNE_COMP_OUT_P"1;
"FAST_COMP_OUT_N \B"3;
"FAST_COMP_OUT_P"4;
"LE_TUNE"7;
"DATA_RDY"8;
"CLK"5;
"DATA"6;
"FAST_PULSE"38;
"TUNE_PULSE"37;
"GTRIG"11;
"DGTH"43;
"LOCKOUT* \B"62;
%"POWERS"
"1","(4275,-550)","0","tubii_lib","I14";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
%"CLOCKS"
"1","(-50,3000)","0","tubii_lib","I15";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"CLK200_OUT_N \B"36;
"CLK200_OUT_P"35;
"CLK100_OUT_N \B"
VHDL_MODE"OUT"34;
"CLK100_OUT_P"
VHDL_MODE"OUT"33;
"DATA_RDY"
VHDL_MODE"IN"89;
"LE"
VHDL_MODE"IN"88;
"TUB_CLK_IN"32;
"DATA"
VHDL_MODE"IN"6;
"SR_CLK"
VHDL_MODE"IN"5;
"MISSEDCLOCK"
VHDL_MODE"OUT"40;
"FOX200MHZ"
VHDL_MODE"OUT"39;
"CLOCK100"87;
"DEFAULT_SELECT"
VHDL_MODE"OUT"44;
%"CNTRL_REGISTER"
"1","(2300,2875)","0","tubii_lib","I2";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"READ_ENABLE"45;
"DATA_OUT"64;
"ECAL_SETUP"12;
"LO_SELECT"41;
"DEFAULT_CLK_SELECT"44;
"DATA_RDY"16;
"LE"70;
"CLK"5;
"DATA"6;
"DISPLAY<2..0>"68;
%"CAEN"
"1","(3525,2000)","0","tubii_lib","I3";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"SYNC24_LVDS_N \B"31;
"SYNC24_LVDS_P"30;
"SYNC_LVDS_N \B"29;
"SYNC_LVDS_P"28;
"SYNC24_ECL_N \B"27;
"SYNC24_ECL_P"26;
"SYNC_ECL_N \B"25;
"SYNC_ECL_P"24;
"GT_ECL_N \B"23;
"GT_ECL_P"11;
"CAEN_OUT<7..0>"22;
"SCOPE_OUT<7..0>"21;
"AN_PULSE_IN<11..0>"20;
"CLK"
VHDL_MODE"IN"5;
"LE"
VHDL_MODE"IN"86;
"DATA"
VHDL_MODE"IN"6;
"DATA_RDY"
VHDL_MODE"IN"14;
%"GT_DELAYS"
"1","(3250,875)","0","tubii_lib","I4";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"GTRIG"63;
"DGT_TTL"18;
"MTCD_LO* \B"59;
"DGTH"43;
"DGTL"42;
"LOCKOUT* \B"62;
"LOCKOUT"61;
"SELECT_LO_SRC"41;
"CLK"5;
"DATA"6;
"LE_DGT"60;
"TTL_LOCKOUT* \B"17;
%"HCT238"
"1","(2125,1350)","0","ttl","I5";
;
$LOCATION"U2"
CDS_SEC"1"
$SEC"1"
CDS_LOCATION"U2"
PACK_TYPE"TSSOP"
CDS_LMAN_SYM_OUTLINE"-125,200,125,-200"
CDS_LIB"ttl";
"A2"
$PN"3"77;
"A1"
$PN"2"66;
"A0"
$PN"1"67;
"E3"
$PN"6"65;
"E2 \B"
$PN"5"76;
"E1 \B"
$PN"4"71;
"Y7"
$PN"7"19;
"Y6"
$PN"9"55;
"Y5"
$PN"10"88;
"Y4"
$PN"11"7;
"Y3"
$PN"12"45;
"Y2"
$PN"13"70;
"Y1"
$PN"14"60;
"Y0"
$PN"15"86;
%"3 MERGE"
"1","(1700,1275)","2","standard","I6";
;
CDS_LIB"standard"
NEEDS_NO_SIZE"TRUE"
BODY_TYPE"PLUMBING";
"A\NWC\NAC"67;
"B\NWC\NAC"66;
"C\NWC\NAC"77;
"Y\NWC\NAC"69;
%"ECAL_CONTROL"
"1","(3100,-125)","0","tubii_lib","I7";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"EXT_PED_OUT_P"13;
"ECAL_ACTIVE"12;
"GTRIG"11;
"EXT_PED_IN"10;
%"3 MERGE"
"1","(2000,-200)","0","standard","I8";
;
CDS_LIB"standard"
BODY_TYPE"PLUMBING"
NEEDS_NO_SIZE"TRUE";
"A\NWC\NAC"72;
"B\NWC\NAC"74;
"C\NWC\NAC"73;
"Y\NWC\NAC"68;
%"TUBII_SPKR"
"1","(-1725,2000)","2","tubii_lib","I9";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"SPKR_SIGNAL"46;
END.
