// Seed: 4031223095
module module_0 (
    input logic id_0,
    output id_1,
    input id_2
);
  logic id_3;
  reg   id_4;
  logic id_5;
  always @(posedge id_4 or posedge 1) id_4 <= 1;
  logic id_6 = 1;
  assign id_1 = 1;
endmodule
