$date
	Tue Nov  4 09:31:41 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_sumador_4b $end
$var wire 4 ! sum_out_tb [3:0] $end
$var wire 1 " cout_out_tb $end
$var reg 4 # a_in_tb [3:0] $end
$var reg 4 $ b_in_tb [3:0] $end
$var reg 1 % cin_in_tb $end
$var reg 1 & clk_tb $end
$var reg 1 ' rst_tb $end
$scope module uut $end
$var wire 4 ( a_in [3:0] $end
$var wire 4 ) b_in [3:0] $end
$var wire 1 % cin_in $end
$var wire 1 & clk $end
$var wire 1 ' rst $end
$var wire 5 * sum_temp [4:0] $end
$var reg 4 + a_reg [3:0] $end
$var reg 4 , b_reg [3:0] $end
$var reg 1 - cin_reg $end
$var reg 1 " cout_out $end
$var reg 4 . sum_out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx .
x-
bx ,
bx +
bx *
b0 )
b0 (
1'
0&
0%
b0 $
b0 #
x"
bx !
$end
#5000
b0 *
0"
b0 !
b0 .
0-
b0 ,
b0 +
1&
#10000
0&
#15000
1&
0'
#20000
0&
#25000
b11 *
b10 ,
b1 +
1&
b10 $
b10 )
b1 #
b1 (
#30000
0&
#35000
b1000 *
b11 !
b11 .
b11 ,
b101 +
1&
b11 $
b11 )
b101 #
b101 (
#40000
0&
#45000
b10000 *
b1000 !
b1000 .
b1 ,
b1111 +
1&
b1 $
b1 )
b1111 #
b1111 (
#50000
0&
#55000
b10000 *
1"
b0 !
b0 .
1-
b101 ,
b1010 +
1&
1%
b101 $
b101 )
b1010 #
b1010 (
#60000
0&
#65000
b1100 *
0-
b110 ,
b110 +
1&
0%
b110 $
b110 )
b110 #
b110 (
#70000
0&
#75000
b10001 *
0"
b1100 !
b1100 .
1-
b1001 ,
b111 +
1&
1%
b1001 $
b1001 )
b111 #
b111 (
#80000
0&
#85000
1"
b1 !
b1 .
1&
#90000
0&
#95000
1&
