
---------- Begin Simulation Statistics ----------
final_tick                               14130285685551                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  72490                       # Simulator instruction rate (inst/s)
host_mem_usage                               17296284                       # Number of bytes of host memory used
host_op_rate                                    79790                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13791.88                       # Real time elapsed on the host
host_tick_rate                               29817049                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   999768948                       # Number of instructions simulated
sim_ops                                    1100448012                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.411233                       # Number of seconds simulated
sim_ticks                                411233147874                       # Number of ticks simulated
system.cpu0.committedInsts                         19                       # Number of instructions committed
system.cpu0.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests     12663457                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops      4663925                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests     21975579                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops      4663925                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              31                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        31                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu0.num_fp_insts                           20                       # number of float instructions
system.cpu0.num_fp_register_reads                  54                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 20                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    2                       # Number of integer alu accesses
system.cpu0.num_int_insts                           2                       # number of integer instructions
system.cpu0.num_int_register_reads                  4                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 1                       # number of times the integer registers were written
system.cpu0.num_load_insts                          1                       # Number of load instructions
system.cpu0.num_mem_refs                            1                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        4     19.05%     19.05% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  7     33.33%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 9     42.86%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  1      4.76%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        21                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.committedInsts                         19                       # Number of instructions committed
system.cpu1.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests     12663493                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops      4655867                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests     21975520                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops      4655867                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              31                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        31                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu1.num_fp_insts                           20                       # number of float instructions
system.cpu1.num_fp_register_reads                  54                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 20                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    2                       # Number of integer alu accesses
system.cpu1.num_int_insts                           2                       # number of integer instructions
system.cpu1.num_int_register_reads                  4                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 1                       # number of times the integer registers were written
system.cpu1.num_load_insts                          1                       # Number of load instructions
system.cpu1.num_mem_refs                            1                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        4     19.05%     19.05% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  7     33.33%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 9     42.86%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  1      4.76%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        21                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.committedInsts                         19                       # Number of instructions committed
system.cpu2.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests     12657793                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops      4660873                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests     21965913                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops      4660873                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              31                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        31                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu2.num_fp_insts                           20                       # number of float instructions
system.cpu2.num_fp_register_reads                  54                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 20                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    2                       # Number of integer alu accesses
system.cpu2.num_int_insts                           2                       # number of integer instructions
system.cpu2.num_int_register_reads                  4                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 1                       # number of times the integer registers were written
system.cpu2.num_load_insts                          1                       # Number of load instructions
system.cpu2.num_mem_refs                            1                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        4     19.05%     19.05% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     19.05% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  7     33.33%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 9     42.86%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     95.24% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  1      4.76%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        21                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.committedInsts                         19                       # Number of instructions committed
system.cpu3.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests     12657524                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops      4655858                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests     21965523                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops      4655858                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              31                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        31                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu3.num_fp_insts                           20                       # number of float instructions
system.cpu3.num_fp_register_reads                  54                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 20                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    2                       # Number of integer alu accesses
system.cpu3.num_int_insts                           2                       # number of integer instructions
system.cpu3.num_int_register_reads                  4                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 1                       # number of times the integer registers were written
system.cpu3.num_load_insts                          1                       # Number of load instructions
system.cpu3.num_mem_refs                            1                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        4     19.05%     19.05% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     19.05% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  7     33.33%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 9     42.86%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::MemRead                       0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     95.24% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  1      4.76%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        21                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests     38802786                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests       77200277                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     22513205                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      45082956                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads          9300661                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes         4425915                       # number of cc regfile writes
system.switch_cpus0.committedInsts          250000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            275175502                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      4.939737                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                4.939737                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        455082583                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       206106276                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  11963                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts         6486                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches         1661672                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            0.289241                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           191112529                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          31310139                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles      205498439                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     77994072                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          382                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     31367139                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    275465448                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts    159802390                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts         1407                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    357193042                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents       1815815                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents    365140547                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles          7500                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles    367456038                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents         2167                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect         6092                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect          394                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        378118256                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            275325352                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.532085                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        201190883                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              0.222947                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             275326223                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       418274073                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       36248230                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.202440                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.202440                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     40340029     11.29%     11.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult            0      0.00%     11.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     11.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     11.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     11.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     11.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     11.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     11.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     11.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     11.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     11.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     11.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     11.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu        37221      0.01%     11.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     11.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     11.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     11.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     11.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     11.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     11.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     11.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     11.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     11.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     77280982     21.64%     32.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     32.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     32.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     32.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv      1488387      0.42%     33.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     33.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     46934286     13.14%     46.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     46.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     46.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     46.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     46.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     46.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     46.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     46.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     46.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     46.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     46.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     46.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     46.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     46.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     46.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     46.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     53318642     14.93%     61.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       129175      0.04%     61.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead    106484652     29.81%     91.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     31181082      8.73%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     357194456                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      320656071                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    607421091                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    237286734                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    237593110                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           44067664                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.123372                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         490916      1.11%      1.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd      5084913     11.54%     12.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult      5197332     11.79%     24.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     24.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     24.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     24.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     24.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     24.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     24.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     24.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     24.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     24.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     24.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     24.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     24.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     24.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead      10151789     23.04%     47.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24625      0.06%     47.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead     21421430     48.61%     96.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite      1696659      3.85%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses      80606049                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   1385958173                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     38038618                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes     38164367                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         275465448                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        357194456                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       289862                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued          311                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined       469087                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples   1234922384                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.289244                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.179035                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0   1145056175     92.72%     92.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14733935      1.19%     93.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11677866      0.95%     94.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6889050      0.56%     95.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     27101841      2.19%     97.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      7907667      0.64%     98.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      7495684      0.61%     98.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      6963492      0.56%     99.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      7096674      0.57%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total   1234922384                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  0.289242                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      2735437                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       991808                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     77994072                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     31367139                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      199749602                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles              1234934347                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                     42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads          9300601                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes         4425853                       # number of cc regfile writes
system.switch_cpus1.committedInsts          249998773                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            275174148                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      4.939762                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                4.939762                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        455080416                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       206105395                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  11912                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts         6485                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches         1661666                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            0.289345                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           191242596                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          31309957                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles      215266544                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     77993482                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts          324                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     31366817                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    275463771                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts    159932639                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         1425                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    357322295                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents       1852117                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents    367214518                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles          7512                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles    369567413                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         2169                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect         6091                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect          394                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        378110458                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            275323644                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.532088                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        201187871                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              0.222946                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             275324630                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       418533686                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       36247705                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.202439                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.202439                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     40339772     11.29%     11.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult            0      0.00%     11.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     11.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     11.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     11.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     11.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     11.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     11.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     11.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     11.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     11.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     11.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     11.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu        37230      0.01%     11.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     11.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     11.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     11.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     11.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     11.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     11.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     11.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     11.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     11.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     77280614     21.63%     32.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     32.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     32.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     32.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv      1488378      0.42%     33.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     33.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     46934068     13.13%     46.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     46.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     46.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     46.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     46.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     46.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     46.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     46.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     46.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     46.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     46.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     46.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     46.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     46.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     46.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     46.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     53192386     14.89%     61.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       129166      0.04%     61.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead    106741205     29.87%     91.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite     31180901      8.73%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     357323720                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      320879116                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    607899874                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    237285658                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    237591763                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           43973287                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.123063                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         490737      1.12%      1.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      1.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd      5080443     11.55%     12.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult      5195144     11.81%     24.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     24.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead      10090015     22.95%     47.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        24661      0.06%     47.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead     21428050     48.73%     96.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite      1664237      3.78%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses      80417891                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   1385643719                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     38037986                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes     38163748                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         275463771                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        357323720                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       289571                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued          431                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined       469379                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples   1234922435                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.289349                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.179167                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0   1144974173     92.72%     92.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     14782264      1.20%     93.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11712995      0.95%     94.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6877973      0.56%     95.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     27151295      2.20%     97.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      7855744      0.64%     98.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      7481465      0.61%     98.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      6983351      0.57%     99.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      7103175      0.58%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total   1234922435                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  0.289346                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      2736274                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       990334                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     77993482                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     31366817                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      199879635                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles              1234934347                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                     43                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads          9296625                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes         4423975                       # number of cc regfile writes
system.switch_cpus2.committedInsts          249886988                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            275051270                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      4.941971                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                4.941971                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        454874653                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       206012489                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  12279                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts         6482                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches         1660966                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            0.289572                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           191596931                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          31296214                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles      213163656                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     77958989                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts          291                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     31353058                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    275340685                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts    160300717                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts         1415                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    357601866                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents       1856036                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents    367181298                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles          7497                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles    369537883                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents         2167                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect         6088                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect          394                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        377963906                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            275200668                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.532097                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        201113356                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              0.222846                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             275201593                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       419226866                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       36232017                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.202348                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.202348                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     40321970     11.28%     11.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult            0      0.00%     11.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     11.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     11.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     11.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     11.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     11.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     11.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     11.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     11.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     11.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     11.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     11.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu        37232      0.01%     11.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     11.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     11.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     11.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     11.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     11.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     11.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     11.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     11.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     11.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     77245576     21.60%     32.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     32.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     32.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     32.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv      1487688      0.42%     33.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     33.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     46912851     13.12%     46.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     46.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     46.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     46.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     46.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     46.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     46.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     46.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     46.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     46.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     46.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     46.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     46.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     46.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     46.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     46.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     53378282     14.93%     61.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       129156      0.04%     61.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead    106923376     29.90%     91.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite     31167150      8.72%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     357603281                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      321078253                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    608199834                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    237179020                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    237484832                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           44143630                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.123443                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         490908      1.11%      1.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd      5080249     11.51%     12.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult      5192764     11.76%     24.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     24.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     24.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     24.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     24.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     24.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     24.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     24.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     24.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     24.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     24.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     24.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     24.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     24.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead      10162357     23.02%     47.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        24397      0.06%     47.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead     21518161     48.75%     96.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite      1674794      3.79%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses      80668658                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   1386072781                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     38021648                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes     38147342                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         275340685                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        357603281                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       289322                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued          355                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined       468809                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples   1234922068                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.289576                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.179436                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0   1144907011     92.71%     92.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     14772364      1.20%     93.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11710807      0.95%     94.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6876930      0.56%     95.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     27227307      2.20%     97.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      7869633      0.64%     98.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      7480473      0.61%     98.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      6982062      0.57%     99.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      7095481      0.57%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total   1234922068                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  0.289573                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      2734068                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       992502                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     77958989                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     31353058                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      200230259                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles              1234934347                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                     38                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads          9296508                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes         4423959                       # number of cc regfile writes
system.switch_cpus3.committedInsts          249883110                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            275047008                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      4.942048                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                4.942048                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        454867344                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       206009180                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  12493                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts         6482                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches         1660939                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            0.289197                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           191136589                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          31295806                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles      204874537                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     77957865                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts          357                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     31352826                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    275336640                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts    159840783                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         1404                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    357138852                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents       1816661                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents    366302364                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles          7499                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles    368619333                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents         2163                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect         6088                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect          394                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        377945705                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            275196533                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.532097                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        201103778                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              0.222843                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             275197418                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       418305785                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       36231586                       # number of integer regfile writes
system.switch_cpus3.ipc                      0.202345                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.202345                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     40321339     11.29%     11.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult            0      0.00%     11.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     11.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     11.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     11.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     11.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     11.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     11.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     11.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     11.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     11.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     11.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     11.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu        37221      0.01%     11.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     11.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     11.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     11.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     11.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     11.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     11.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     11.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     11.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     11.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     77244328     21.63%     32.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     32.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     32.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     32.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv      1487664      0.42%     33.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     33.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     46912098     13.14%     46.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     46.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     46.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     46.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     46.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     46.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     46.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     46.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     46.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     46.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     46.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     46.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     46.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     46.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     46.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     46.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     53338046     14.93%     61.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       129165      0.04%     61.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead    106503634     29.82%     91.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite     31166761      8.73%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     357140256                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      320612015                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    607311032                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    237175327                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    237481565                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           44113716                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.123519                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         490858      1.11%      1.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      1.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd      5080049     11.52%     12.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult      5195006     11.78%     24.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     24.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     24.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     24.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     24.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     24.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     24.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     24.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     24.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     24.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     24.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     24.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     24.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     24.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead      10175547     23.07%     47.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        24978      0.06%     47.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead     21446409     48.62%     96.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite      1700869      3.86%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses      80641957                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   1386005374                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     38021206                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes     38146816                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         275336640                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        357140256                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       289578                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued          324                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined       469270                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples   1234921854                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.289201                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.178936                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0   1145071822     92.72%     92.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     14731148      1.19%     93.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11669640      0.94%     94.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      6881288      0.56%     95.42% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     27108014      2.20%     97.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      7913020      0.64%     98.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      7495291      0.61%     98.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      6955986      0.56%     99.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      7095645      0.57%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total   1234921854                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  0.289198                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      2732950                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       992026                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     77957865                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     31352826                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      199769758                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles              1234934347                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                     39                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.switch_cpus0.data     65055864                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        65055864                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     67724577                       # number of overall hits
system.cpu0.dcache.overall_hits::total       67724577                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            1                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     11458056                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      11458057                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            1                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     29061328                       # number of overall misses
system.cpu0.dcache.overall_misses::total     29061329                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 1579161726383                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1579161726383                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 1579161726383                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1579161726383                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            1                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     76513920                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     76513921                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            1                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     96785905                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     96785906                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.149751                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.149751                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.300264                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.300264                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 137821.086438                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 137821.074409                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 54338.938894                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 54338.937025                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    449734218                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          5423738                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    82.919606                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      9310882                       # number of writebacks
system.cpu0.dcache.writebacks::total          9310882                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      7349002                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      7349002                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      7349002                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      7349002                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      4109054                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      4109054                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data     12660997                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12660997                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 138733653844                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 138733653844                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 4637491984585                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 4637491984585                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.053703                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.053703                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.130814                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.130814                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 33762.918142                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 33762.918142                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 366281.737890                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 366281.737890                       # average overall mshr miss latency
system.cpu0.dcache.replacements               9310882                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     38350542                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       38350542                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            1                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      6861032                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      6861033                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 1371648840471                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1371648840471                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     45211574                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     45211575                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.151754                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.151754                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 199918.735326                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 199918.706188                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      6791784                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      6791784                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data        69248                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        69248                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  16314866469                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  16314866469                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.001532                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.001532                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 235600.543972                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 235600.543972                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     26705322                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      26705322                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data      4597024                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      4597024                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data 207512885912                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 207512885912                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     31302346                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     31302346                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.146859                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.146859                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 45140.701008                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 45140.701008                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data       557218                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       557218                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data      4039806                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4039806                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data 122418787375                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 122418787375                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.129058                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.129058                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 30303.135194                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 30303.135194                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data      2668713                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total      2668713                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data     17603272                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total     17603272                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data     20271985                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total     20271985                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.868355                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.868355                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data      8551943                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total      8551943                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data 4498758330741                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total 4498758330741                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.421860                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.421860                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 526051.019136                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 526051.019136                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.985728                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           80385560                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          9311394                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.633032                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     13719052547667                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.003921                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.981807                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000008                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999964                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999972                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          215                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          287                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        783598642                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       783598642                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          1                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           27                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     21912841                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        21912868                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           27                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     21912841                       # number of overall hits
system.cpu0.icache.overall_hits::total       21912868                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst           57                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst           57                       # number of overall misses
system.cpu0.icache.overall_misses::total           59                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     10641681                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     10641681                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     10641681                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     10641681                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           29                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     21912898                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     21912927                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           29                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     21912898                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     21912927                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.068966                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000003                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.068966                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000003                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 186696.157895                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 180367.474576                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 186696.157895                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 180367.474576                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst           53                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst           53                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst      8839485                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      8839485                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst      8839485                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      8839485                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 166782.735849                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 166782.735849                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 166782.735849                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 166782.735849                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           27                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     21912841                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       21912868                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst           57                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     10641681                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     10641681                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           29                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     21912898                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     21912927                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.068966                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 186696.157895                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 180367.474576                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst           53                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst      8839485                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      8839485                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 166782.735849                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 166782.735849                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           52.602131                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           21912923                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         398416.781818                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     13719052538010                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst    50.602131                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.003906                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.098832                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.102739                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        175303471                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       175303471                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         29                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        8621232                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty     15797791                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      7485690                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq      3349589                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp      3349589                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        690217                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       690217                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      8621247                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          110                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     34632863                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total           34632973                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         3520                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port   1191825664                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total          1191829184                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                     13972599                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic              894246336                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples      26634867                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.175106                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.380058                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0            21970942     82.49%     82.49% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1             4663925     17.51%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total        26634867                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy     13519998149                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           3.3                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy          52947                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy    10417494744                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          2.5                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data         1685                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total           1685                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data         1685                       # number of overall hits
system.cpu0.l2cache.overall_hits::total          1685                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            1                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst           53                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data      9309723                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total      9309779                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            1                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst           53                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data      9309723                       # number of overall misses
system.cpu0.l2cache.overall_misses::total      9309779                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst      8803854                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data 4613139626051                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total 4613148429905                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst      8803854                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data 4613139626051                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total 4613148429905                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            1                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst           53                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      9311408                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      9311464                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            1                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst           53                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      9311408                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      9311464                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.999819                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.999819                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.999819                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.999819                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 166110.452830                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 495518.462370                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 495516.427394                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 166110.452830                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 495518.462370                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 495516.427394                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks     13972599                       # number of writebacks
system.cpu0.l2cache.writebacks::total        13972599                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst           53                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data      9309723                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total      9309776                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst           53                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data      9309723                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total      9309776                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst      8786205                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data 4610039493287                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total 4610048279492                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst      8786205                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data 4610039493287                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total 4610048279492                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.999819                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.999819                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.999819                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.999819                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 165777.452830                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 495185.462907                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 495183.587606                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 165777.452830                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 495185.462907                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 495183.587606                       # average overall mshr miss latency
system.cpu0.l2cache.replacements             13972599                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks      7899483                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total      7899483                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks      7899483                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total      7899483                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks      1411399                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      1411399                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks      1411399                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      1411399                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data      3349589                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total      3349589                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data      3349589                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total      3349589                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data          734                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total          734                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data       689483                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total       689483                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data 106673584302                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total 106673584302                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       690217                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       690217                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.998937                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.998937                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 154715.321918                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 154715.321918                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data       689483                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total       689483                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data 106443986463                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total 106443986463                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.998937                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.998937                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 154382.321918                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 154382.321918                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data          951                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total          951                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            1                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst           53                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data      8620240                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total      8620296                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst      8803854                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data 4506466041749                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total 4506474845603                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      8621191                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      8621247                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.999890                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.999890                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 166110.452830                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 522777.328908                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 522774.954085                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst           53                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      8620240                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total      8620293                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst      8786205                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 4503595506824                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total 4503604293029                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.999890                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.999889                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 165777.452830                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 522444.329488                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 522442.136599                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        1081.954862                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs          21971920                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs        13973684                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            1.572378                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    13719052538010                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks   257.234876                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     1.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst    50.602131                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data   771.117855                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.062801                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000488                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000244                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.012354                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.188261                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.264149                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         1085                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          314                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          710                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4           61                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.264893                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses       365524644                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses      365524644                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 13719052548000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 411233137551                       # Cumulative time (in ticks) in various power states
system.cpu0.thread11697.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread11697.numOps                      0                       # Number of Ops committed
system.cpu0.thread11697.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.switch_cpus1.data     65077321                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        65077321                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     67747824                       # number of overall hits
system.cpu1.dcache.overall_hits::total       67747824                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data     11436513                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      11436514                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     29037608                       # number of overall misses
system.cpu1.dcache.overall_misses::total     29037609                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 1563445148901                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1563445148901                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 1563445148901                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1563445148901                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     76513834                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     76513835                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     96785432                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     96785433                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.149470                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.149470                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.300020                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.300020                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 136706.454922                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 136706.442969                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 53842.077794                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 53842.075940                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    459150533                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          5396411                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    85.084426                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      9310838                       # number of writebacks
system.cpu1.dcache.writebacks::total          9310838                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      7327461                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7327461                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      7327461                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7327461                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      4109052                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      4109052                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data     12660938                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     12660938                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 138401687949                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 138401687949                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 4651222142490                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 4651222142490                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.053703                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053703                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.130815                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.130814                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 33682.145650                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 33682.145650                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 367367.895056                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 367367.895056                       # average overall mshr miss latency
system.cpu1.dcache.replacements               9310838                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     38353745                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       38353745                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            1                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      6857892                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6857893                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 1360361815794                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1360361815794                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     45211637                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     45211638                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data            1                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.151684                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.151684                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 198364.426823                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 198364.397898                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      6788633                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      6788633                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data        69259                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        69259                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  17127536985                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  17127536985                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.001532                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.001532                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 247296.914264                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 247296.914264                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     26723576                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      26723576                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data      4578621                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4578621                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data 203083333107                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 203083333107                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     31302197                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     31302197                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.146272                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.146272                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 44354.693937                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 44354.693937                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data       538828                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       538828                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data      4039793                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      4039793                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data 121274150964                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 121274150964                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.129058                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.129058                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 30019.892347                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 30019.892347                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data      2670503                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total      2670503                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data     17601095                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total     17601095                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data     20271598                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total     20271598                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.868264                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.868264                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data      8551886                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total      8551886                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data 4512820454541                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total 4512820454541                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.421865                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.421865                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 527698.855497                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 527698.855497                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.985589                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           80408749                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          9311350                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.635563                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     13719052547667                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.003921                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.981668                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000008                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999964                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999972                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          215                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          287                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        783594814                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       783594814                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          1                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           27                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     21912747                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        21912774                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           27                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     21912747                       # number of overall hits
system.cpu1.icache.overall_hits::total       21912774                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst           57                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst           57                       # number of overall misses
system.cpu1.icache.overall_misses::total           59                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     10081575                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     10081575                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     10081575                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     10081575                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           29                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     21912804                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     21912833                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           29                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     21912804                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     21912833                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.068966                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000003                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.068966                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000003                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 176869.736842                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 170874.152542                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 176869.736842                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 170874.152542                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           53                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      8825499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      8825499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      8825499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      8825499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 166518.849057                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 166518.849057                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 166518.849057                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 166518.849057                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           27                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     21912747                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       21912774                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst           57                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     10081575                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     10081575                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           29                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     21912804                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     21912833                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.068966                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 176869.736842                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 170874.152542                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           53                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      8825499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      8825499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 166518.849057                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 166518.849057                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           52.602159                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           21912829                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         398415.072727                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     13719052538010                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    50.602159                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.098832                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.102739                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        175302719                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       175302719                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         29                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        8621187                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty     15797434                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      7477621                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq      3349575                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp      3349574                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        690218                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       690218                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      8621201                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          110                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     34632701                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total           34632811                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         3520                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port   1191820032                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total          1191823552                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                     13964217                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic              893709888                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples      26626348                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.174859                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.379847                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0            21970481     82.51%     82.51% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1             4655867     17.49%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total        26626348                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy     13519968751                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           3.3                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy          52947                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy    10417445793                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          2.5                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data         1964                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total           1964                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data         1964                       # number of overall hits
system.cpu1.l2cache.overall_hits::total          1964                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst           53                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data      9309399                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total      9309455                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst           53                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data      9309399                       # number of overall misses
system.cpu1.l2cache.overall_misses::total      9309455                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst      8789535                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data 4626893986675                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total 4626902776210                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst      8789535                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data 4626893986675                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total 4626902776210                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst           53                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      9311363                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      9311419                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst           53                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      9311363                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      9311419                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.999789                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.999789                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.999789                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.999789                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 165840.283019                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 497013.178474                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 497011.132898                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 165840.283019                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 497013.178474                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 497011.132898                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks     13964217                       # number of writebacks
system.cpu1.l2cache.writebacks::total        13964217                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst           53                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data      9309399                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total      9309452                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst           53                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data      9309399                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total      9309452                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst      8771886                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data 4623793961470                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total 4623802733356                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst      8771886                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data 4623793961470                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total 4623802733356                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.999789                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.999789                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.999789                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.999789                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 165507.283019                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 496680.178975                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 496678.293562                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 165507.283019                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 496680.178975                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 496678.293562                       # average overall mshr miss latency
system.cpu1.l2cache.replacements             13964217                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks      7899443                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      7899443                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks      7899443                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      7899443                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks      1411395                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total      1411395                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks      1411395                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total      1411395                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data      3349575                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total      3349575                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data      3349575                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total      3349575                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data         1010                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total         1010                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data       689208                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       689208                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data 105532391970                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total 105532391970                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       690218                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       690218                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.998537                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.998537                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 153121.252176                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 153121.252176                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data       689208                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       689208                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data 105302885706                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total 105302885706                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.998537                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.998537                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 152788.252176                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 152788.252176                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data          954                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total          954                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst           53                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data      8620191                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total      8620247                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      8789535                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data 4521361594705                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total 4521370384240                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      8621145                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      8621201                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.999889                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.999889                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 165840.283019                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 524508.284643                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 524505.896901                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           53                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      8620191                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total      8620244                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      8771886                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 4518491075764                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total 4518499847650                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.999889                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.999889                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 165507.283019                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 524175.285184                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 524173.079979                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        1074.355943                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs          21971818                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs        13965295                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            1.573316                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    13719052538010                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks   256.474282                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.000164                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     1.000000                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst    39.603091                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data   777.278405                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.062616                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000000                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000244                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.009669                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.189765                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.262294                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         1078                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          313                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          711                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.263184                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses       365514607                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses      365514607                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 13719052548000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 411233137551                       # Cumulative time (in ticks) in various power states
system.cpu1.thread31252.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread31252.numOps                      0                       # Number of Ops committed
system.cpu1.thread31252.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.switch_cpus2.data     65067663                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        65067663                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     67737630                       # number of overall hits
system.cpu2.dcache.overall_hits::total       67737630                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data     11434874                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      11434875                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data     29027574                       # number of overall misses
system.cpu2.dcache.overall_misses::total     29027575                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 1555397014769                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1555397014769                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 1555397014769                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1555397014769                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     76502537                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     76502538                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     96765204                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     96765205                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.149471                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.149471                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.299979                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.299979                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 136022.225935                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 136022.214040                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 53583.431215                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 53583.429369                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs    454573724                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          5412861                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    83.980306                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      9306964                       # number of writebacks
system.cpu2.dcache.writebacks::total          9306964                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      7327389                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      7327389                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      7327389                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      7327389                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      4107485                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      4107485                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data     12655562                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     12655562                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 141553459452                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 141553459452                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 4614778442433                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 4614778442433                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.053691                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.053691                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.130786                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.130786                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 34462.319266                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 34462.319266                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 364644.291769                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 364644.291769                       # average overall mshr miss latency
system.cpu2.dcache.replacements               9306964                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     38361295                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       38361295                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            1                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      6852727                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      6852728                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 1350686590704                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1350686590704                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     45214022                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     45214023                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data            1                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.151562                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.151562                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 197102.057430                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 197102.028667                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      6783475                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      6783475                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data        69252                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        69252                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  17453987208                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  17453987208                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.001532                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.001532                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 252035.857564                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 252035.857564                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     26706368                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      26706368                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data      4582147                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      4582147                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data 204710424065                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 204710424065                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     31288515                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     31288515                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.146448                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.146448                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 44675.656208                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 44675.656208                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data       543914                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       543914                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data      4038233                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      4038233                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data 124099472244                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 124099472244                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.129064                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.129064                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 30731.132216                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 30731.132216                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data      2669967                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total      2669967                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data     17592700                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total     17592700                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data     20262667                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total     20262667                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.868232                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.868232                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data      8548077                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total      8548077                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data 4473224982981                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total 4473224982981                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.421863                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.421863                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 523301.905561                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 523301.905561                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.985437                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           80393177                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          9307476                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             8.637484                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     13719052547667                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.003922                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.981515                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000008                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999964                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999972                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          223                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          279                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        783429116                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       783429116                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          1                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           27                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     21902939                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        21902966                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           27                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     21902939                       # number of overall hits
system.cpu2.icache.overall_hits::total       21902966                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst           55                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst           55                       # number of overall misses
system.cpu2.icache.overall_misses::total           57                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst      9489834                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      9489834                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst      9489834                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      9489834                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           29                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     21902994                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     21903023                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           29                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     21902994                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     21903023                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.068966                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000003                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.068966                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000003                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 172542.436364                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 166488.315789                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 172542.436364                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 166488.315789                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst           53                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst           53                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      8692965                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      8692965                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      8692965                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      8692965                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 164018.207547                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 164018.207547                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 164018.207547                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 164018.207547                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           27                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     21902939                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       21902966                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst           55                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst      9489834                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      9489834                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           29                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     21902994                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     21903023                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.068966                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 172542.436364                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 166488.315789                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst           53                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      8692965                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      8692965                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 164018.207547                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 164018.207547                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           52.602060                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           21903021                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         398236.745455                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     13719052538010                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst    50.602060                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.098832                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.102738                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        175224239                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       175224239                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         29                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        8617369                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty     15791147                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      7481448                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq      3348071                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp      3348071                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq        690162                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp       690162                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      8617385                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          110                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     34618074                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total           34618184                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         3520                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port   1191324160                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total          1191327680                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                     13965631                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic              893800384                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples      26622308                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.175074                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.380030                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0            21961435     82.49%     82.49% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1             4660873     17.51%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total        26622308                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy     13514081429                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           3.3                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy          52947                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy    10413075168                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          2.5                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data         1683                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total           1683                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data         1683                       # number of overall hits
system.cpu2.l2cache.overall_hits::total          1683                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst           53                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data      9305808                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total      9305864                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst           53                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data      9305808                       # number of overall misses
system.cpu2.l2cache.overall_misses::total      9305864                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst      8657334                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data 4590457398770                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total 4590466056104                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst      8657334                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data 4590457398770                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total 4590466056104                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst           53                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      9307491                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      9307547                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst           53                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      9307491                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      9307547                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.999819                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.999819                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.999819                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.999819                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 163345.924528                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 493289.502510                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 493287.464345                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 163345.924528                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 493289.502510                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 493287.464345                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks     13965631                       # number of writebacks
system.cpu2.l2cache.writebacks::total        13965631                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst           53                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data      9305808                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total      9305861                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst           53                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data      9305808                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total      9305861                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst      8639685                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data 4587358570034                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total 4587367209719                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst      8639685                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data 4587358570034                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total 4587367209719                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.999819                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.999819                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.999819                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.999819                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 163012.924528                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 492956.503082                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 492954.623943                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 163012.924528                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 492956.503082                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 492954.623943                       # average overall mshr miss latency
system.cpu2.l2cache.replacements             13965631                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks      7896161                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      7896161                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks      7896161                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      7896161                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      1410803                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      1410803                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      1410803                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      1410803                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data      3348071                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total      3348071                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data      3348071                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total      3348071                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data          733                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total          733                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data       689429                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total       689429                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data 108361082448                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total 108361082448                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data       690162                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       690162                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.998938                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.998938                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 157175.115129                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 157175.115129                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data       689429                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total       689429                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data 108131502591                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total 108131502591                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.998938                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.998938                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 156842.115129                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 156842.115129                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data          950                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total          950                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst           53                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data      8616379                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total      8616435                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      8657334                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data 4482096316322                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total 4482104973656                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      8617329                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      8617385                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.999890                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.999890                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 163345.924528                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 520183.283061                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 520180.907029                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst           53                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      8616379                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total      8616432                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      8639685                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 4479227067443                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total 4479235707128                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.999890                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.999889                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 163012.924528                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 519850.283680                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 519848.088760                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        1081.954149                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs          21962566                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs        13966716                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            1.572493                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    13719052538010                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks   258.019196                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     1.000000                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst    50.602060                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data   770.332893                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.062993                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000488                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000244                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.012354                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.188070                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.264149                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         1085                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          338                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          686                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4           61                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.264893                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses       365368028                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses      365368028                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 13719052548000                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 411233137551                       # Cumulative time (in ticks) in various power states
system.cpu2.thread31252.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread31252.numOps                      0                       # Number of Ops committed
system.cpu2.thread31252.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.switch_cpus3.data     65043193                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        65043193                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     67711779                       # number of overall hits
system.cpu3.dcache.overall_hits::total       67711779                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data     11452611                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      11452612                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            1                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data     29046453                       # number of overall misses
system.cpu3.dcache.overall_misses::total     29046454                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 1583814563877                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 1583814563877                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 1583814563877                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 1583814563877                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     76495804                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     76495805                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     96758232                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     96758233                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.149716                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.149716                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.300196                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.300196                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 138292.880451                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 138292.868376                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 54526.952529                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 54526.950652                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs    447061857                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          5422996                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    82.438168                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      9306834                       # number of writebacks
system.cpu3.dcache.writebacks::total          9306834                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      7345173                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      7345173                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      7345173                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      7345173                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      4107438                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      4107438                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data     12655380                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     12655380                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data 140244062269                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 140244062269                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data 4622394545482                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 4622394545482                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.053695                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053695                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.130794                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.130794                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 34143.926766                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 34143.926766                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 365251.343340                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 365251.343340                       # average overall mshr miss latency
system.cpu3.dcache.replacements               9306834                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     38351815                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       38351815                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            1                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      6855945                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      6855946                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 1375148984157                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 1375148984157                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     45207760                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     45207761                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data            1                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.151654                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.151654                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 200577.598589                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 200577.569333                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      6786691                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      6786691                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data        69254                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        69254                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  16879909860                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  16879909860                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.001532                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.001532                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 243739.132180                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 243739.132180                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     26691378                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      26691378                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data      4596666                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      4596666                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data 208665579720                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 208665579720                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     31288044                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     31288044                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.146914                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.146914                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 45394.984043                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 45394.984043                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data       558482                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       558482                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data      4038184                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      4038184                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data 123364152409                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total 123364152409                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.129065                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.129065                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 30549.413402                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 30549.413402                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data      2668586                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total      2668586                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data     17593842                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total     17593842                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data     20262428                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total     20262428                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.868299                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.868299                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data      8547942                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total      8547942                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data 4482150483213                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total 4482150483213                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.421862                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.421862                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 524354.339701                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 524354.339701                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.985312                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           80367144                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          9307346                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             8.634808                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     13719052547667                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.003923                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.981389                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000008                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999964                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999971                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          211                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          291                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        783373210                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       783373210                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          1                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           27                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     21902665                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        21902692                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           27                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     21902665                       # number of overall hits
system.cpu3.icache.overall_hits::total       21902692                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst           56                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst           56                       # number of overall misses
system.cpu3.icache.overall_misses::total           58                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     10085571                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     10085571                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     10085571                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     10085571                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           29                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     21902721                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     21902750                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           29                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     21902721                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     21902750                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.068966                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000003                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.068966                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000003                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 180099.482143                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 173889.155172                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 180099.482143                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 173889.155172                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst           53                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst           53                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst      8773218                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      8773218                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst      8773218                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      8773218                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 165532.415094                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 165532.415094                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 165532.415094                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 165532.415094                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           27                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     21902665                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       21902692                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst           56                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     10085571                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     10085571                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           29                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     21902721                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     21902750                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.068966                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 180099.482143                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 173889.155172                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst           53                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst      8773218                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      8773218                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 165532.415094                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 165532.415094                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           52.602004                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           21902747                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         398231.763636                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     13719052538010                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst    50.602004                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.003906                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.098832                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.102738                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        175222055                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       175222055                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         29                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        8617236                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty     15790643                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      7476395                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq      3348019                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp      3348019                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq        690165                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp       690165                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      8617252                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          110                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     34617580                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total           34617690                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port         3520                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port   1191307520                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total          1191311040                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                     13960204                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic              893453056                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples      26616710                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.174922                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.379901                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0            21960852     82.51%     82.51% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1             4655858     17.49%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total        26616710                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy     13513845714                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           3.3                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy          52947                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy    10412927982                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          2.5                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.data         1964                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total           1964                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data         1964                       # number of overall hits
system.cpu3.l2cache.overall_hits::total          1964                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst           53                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data      9305397                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total      9305453                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            1                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst           53                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data      9305397                       # number of overall misses
system.cpu3.l2cache.overall_misses::total      9305453                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst      8737254                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data 4598048122816                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total 4598056860070                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst      8737254                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data 4598048122816                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total 4598056860070                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst           53                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      9307361                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      9307417                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst           53                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      9307361                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      9307417                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.999789                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.999789                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.999789                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.999789                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 164853.849057                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 494127.023577                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 494124.988872                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 164853.849057                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 494127.023577                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 494124.988872                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks     13960204                       # number of writebacks
system.cpu3.l2cache.writebacks::total        13960204                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst           53                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data      9305397                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total      9305450                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst           53                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data      9305397                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total      9305450                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst      8719605                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data 4594949430943                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total 4594958150548                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst      8719605                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data 4594949430943                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total 4594958150548                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.999789                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.999789                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.999789                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.999789                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 164520.849057                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 493794.024150                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 493792.148746                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 164520.849057                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 493794.024150                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 493792.148746                       # average overall mshr miss latency
system.cpu3.l2cache.replacements             13960204                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks      7896048                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total      7896048                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks      7896048                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total      7896048                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks      1410786                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total      1410786                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks      1410786                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total      1410786                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data      3348019                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total      3348019                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data      3348019                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total      3348019                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data         1011                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total         1011                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data       689154                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total       689154                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data 107624175426                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total 107624175426                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data       690165                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       690165                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.998535                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.998535                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 156168.542047                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 156168.542047                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data       689154                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total       689154                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data 107394687144                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total 107394687144                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.998535                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.998535                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 155835.542047                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 155835.542047                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data          953                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total          953                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst           53                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data      8616243                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total      8616299                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst      8737254                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data 4490423947390                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total 4490432684644                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      8617196                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      8617252                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.999889                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.999889                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 164853.849057                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 521157.997446                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 521155.624317                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst           53                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      8616243                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total      8616296                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst      8719605                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 4487554743799                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total 4487563463404                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.999889                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.999889                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 164520.849057                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 520824.998065                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 520822.806390                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        1074.355114                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs          21962254                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs        13961282                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            1.573083                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    13719052538010                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks   258.226943                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.000166                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     1.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst    39.602943                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data   775.525061                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.063044                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000000                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000244                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.009669                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.189337                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.262294                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         1078                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0          317                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          707                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.263184                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses       365357602                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses      365357602                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 13719052548000                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 411233137551                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp            34473217                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty      48462815                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       5640247                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict           5624170                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq            2757274                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp           2757274                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq       34473277                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     27928215                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port     27927246                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     27916470                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     27915237                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total               111687168                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port   1191579904                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port   1191538624                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port   1191078784                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port   1191026176                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total               4765223488                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                          22501106                       # Total snoops (count)
system.l3bus.snoopTraffic                  1080123904                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples           60898597                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                 60898597    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total             60898597                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy          38938227019                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                9.5                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy          6282452127                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               1.5                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy          6282064534                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               1.5                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy          6279407343                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               1.5                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy          6278236077                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               1.5                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data      3666127                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data      3665836                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data      3664583                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data      3664260                       # number of demand (read+write) hits
system.l3cache.demand_hits::total            14660806                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data      3666127                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data      3665836                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data      3664583                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data      3664260                       # number of overall hits
system.l3cache.overall_hits::total           14660806                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst           53                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data      5643596                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst           53                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data      5643563                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst           53                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data      5641225                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst           53                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data      5641137                       # number of demand (read+write) misses
system.l3cache.demand_misses::total          22569745                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            1                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst           53                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data      5643596                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst           53                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data      5643563                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst           53                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data      5641225                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst           53                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data      5641137                       # number of overall misses
system.l3cache.overall_misses::total         22569745                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst      8574417                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data 4515366235563                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst      8559765                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data 4529197491706                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst      8426565                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data 4492821530500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst      8506818                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data 4500445259222                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 18037864584556                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst      8574417                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data 4515366235563                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst      8559765                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data 4529197491706                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst      8426565                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data 4492821530500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst      8506818                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data 4500445259222                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 18037864584556                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst           53                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data      9309723                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst           53                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data      9309399                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst           53                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data      9305808                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst           53                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data      9305397                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total        37230551                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst           53                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data      9309723                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst           53                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data      9309399                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst           53                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data      9305808                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst           53                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data      9305397                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total       37230551                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.606205                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.606222                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.606205                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.606222                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.606216                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.606205                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.606222                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.606205                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.606222                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.606216                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 161781.452830                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 800086.724061                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst       161505                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 802542.204580                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 158991.792453                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 796426.579422                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst       160506                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 797790.455935                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 799205.510942                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 161781.452830                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 800086.724061                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst       161505                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 802542.204580                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 158991.792453                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 796426.579422                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst       160506                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 797790.455935                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 799205.510942                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks       16876936                       # number of writebacks
system.l3cache.writebacks::total             16876936                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst           53                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data      5643596                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst           53                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data      5643563                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst           53                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data      5641225                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst           53                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data      5641137                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total     22569733                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst           53                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data      5643596                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst           53                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data      5643563                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst           53                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data      5641225                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst           53                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data      5641137                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total     22569733                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst      8221437                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data 4477779966123                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst      8206785                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data 4491611455366                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst      8073585                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data 4455251078560                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst      8153838                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data 4462875373382                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 17887550529076                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst      8221437                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data 4477779966123                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst      8206785                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data 4491611455366                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst      8073585                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data 4455251078560                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst      8153838                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data 4462875373382                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 17887550529076                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.606205                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.606222                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.606205                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.606222                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.606215                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.606205                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.606222                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.606205                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.606222                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.606215                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 155121.452830                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 793426.738222                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst       154845                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 795882.221101                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 152331.792453                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 789766.598312                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst       153846                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 791130.471283                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 792545.952098                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 155121.452830                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 793426.738222                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst       154845                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 795882.221101                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 152331.792453                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 789766.598312                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst       153846                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 791130.471283                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 792545.952098                       # average overall mshr miss latency
system.l3cache.replacements                  22501106                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks     31585879                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total     31585879                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks     31585879                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total     31585879                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      5640247                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      5640247                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      5640247                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      5640247                       # number of WritebackClean accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data       316525                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data       316255                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data       316501                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data       316231                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total          1265512                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.switch_cpus0.data       372958                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data       372953                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data       372928                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data       372923                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total        1491762                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data  99167558203                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data  98027592377                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data 100853526062                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data 100119362985                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total 398168039627                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.switch_cpus0.data       689483                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data       689208                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data       689429                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data       689154                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total      2757274                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.540924                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.541133                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.540923                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.541132                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.541028                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 265894.707187                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 262841.678112                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 270436.990685                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 268471.944570                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 266911.236261                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data       372958                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data       372953                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data       372928                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data       372923                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total      1491762                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data  96683657923                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data  95543725397                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data  98369825582                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  97635695805                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total 388232904707                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.540924                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.541133                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.540923                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.541132                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.541028                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 259234.707187                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 256181.678112                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 263776.990685                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 261811.944570                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 260251.236261                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data      3349602                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data      3349581                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data      3348082                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data      3348029                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total     13395294                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst           53                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data      5270638                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst           53                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data      5270610                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst           53                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data      5268297                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst           53                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data      5268214                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total     21077983                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst      8574417                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data 4416198677360                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      8559765                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data 4431169899329                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      8426565                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data 4391968004438                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst      8506818                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data 4400325896237                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 17639696544929                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data      8620240                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data      8620191                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data      8616379                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data      8616243                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total     34473277                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.611426                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.611426                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.611428                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.611428                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.611430                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 161781.452830                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 837886.927040                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst       161505                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 840731.888591                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 158991.792453                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 833659.910297                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst       160506                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 835259.519875                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 836877.823885                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst           53                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      5270638                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           53                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      5270610                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst           53                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      5268297                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst           53                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      5268214                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total     21077971                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst      8221437                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 4381096308200                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      8206785                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 4396067729969                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      8073585                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 4356881252978                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst      8153838                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 4365239677577                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 17499317624369                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.611426                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.611426                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.611428                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.611428                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.611429                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 155121.452830                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 831226.942203                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst       154845                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 834071.906282                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 152331.792453                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 826999.930524                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst       153846                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 828599.536309                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 830218.317710                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            64210.887148                       # Cycle average of tags in use
system.l3cache.tags.total_refs               51886932                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs             37226126                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.393831                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         13719082365819                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 64210.887148                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.979780                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.979780                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        64214                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          863                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         5952                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        45446                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        11953                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.979828                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses           1228532958                       # Number of tag accesses
system.l3cache.tags.data_accesses          1228532958                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples  16876933.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples        53.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples   5643595.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples        53.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples   5643563.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples        53.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples   5641225.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples        53.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples   5641133.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000019504626                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds      1054443                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds      1054443                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            23955389                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState           16178790                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    22569728                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   16876933                       # Number of write requests accepted
system.mem_ctrls.readBursts                  22569728                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 16876933                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                      42.85                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                     104.13                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                        11                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                     12104                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              22569728                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             16876933                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  269780                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  360515                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  345649                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  264583                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  155814                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   76422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   41971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   39541                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   45667                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   50540                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  50794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  49307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  51225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  56661                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  64220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  72939                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  81500                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  92718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 108876                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                 122731                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                 137561                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                 147918                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                 157813                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                 168550                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                 184399                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                 208928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                 244206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                 291005                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                 343491                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                 392763                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                 435826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                 474978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                 516501                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                 571011                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                 599295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                 631219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                 647888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                 650750                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                 657908                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                 662795                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                 683009                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                 714235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                 738062                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                 770455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                 771736                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                 767776                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                 772940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                 733331                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                 751825                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                 697282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                 674902                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                 638220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                 577261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                 518632                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                 455599                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                 391658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                 349813                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                 285597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                 244808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                 193509                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                 133214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                 109457                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                  36691                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                  33458                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  13623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  28053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  44521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  58677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  68836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  75896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  79927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  82228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  83919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  85562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  86004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  86110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  86249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  88248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  86834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                  18954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                  12485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                   8840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                   6372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                   4886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                   4039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                   3569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                   3208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                   2975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                   2832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                   2783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                   2704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                   2684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                   2676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                   2689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                   2751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                   2894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                   2911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                   3093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                   3348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                   3420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                   3634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                   4050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                   4453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                   4853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                   5402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                   5927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                   6427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                  36417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                  87272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                 143741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                 204293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                 264242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                 323606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                 385211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                451592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                525886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                612756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                712057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                827366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                955695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106               1103925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107               1283492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108               1516487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109               1310787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110               1030631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                835384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                686463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                555230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                438609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                341405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                263494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                202071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                153604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                116644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                 87338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                 64861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                 47646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                 34992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                 25888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                 18782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                 13128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                 19996                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples      1054443                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.404345                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     11.368044                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     64.441656                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023      1054442    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-64511            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total       1054443                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples      1054443                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.005452                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.004978                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.132885                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16          1052050     99.77%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              725      0.07%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              780      0.07%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              440      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              236      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              127      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               55      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               20      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total       1054443                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys              1444462592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys           1080123712                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   3512.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   2626.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  411233062959                       # Total gap between requests
system.mem_ctrls.avgGap                      10425.04                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst         3392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data    361189696                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst         3392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data    361187392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst         3392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data    361037568                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst         3392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data    361032256                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks   1080117568                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 8248.362315966060                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 878308808.196237444878                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 8248.362315966060                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 878303205.535041689873                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 8248.362315966060                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 877938876.927840232849                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 8248.362315966060                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 877925959.681194424629                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 2626533326.858522415161                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst           53                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data      5643595                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst           53                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data      5643563                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst           53                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data      5641225                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst           53                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data      5641133                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks     16876933                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst      6236352                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data 4264600359180                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst      6219533                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data 4278415697516                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      6087756                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data 4242141783598                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst      6168349                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data 4249805306934                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 42352123811226                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst    117667.02                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data    755653.15                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst    117349.68                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data    758105.42                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst    114863.32                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data    751989.47                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst    116383.94                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data    753360.24                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2509468.03                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses         20469200                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets             104348                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                   518118                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                1277393                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           14                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            3                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            3                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            6                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            4                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            4                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst         3392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data    361189440                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst         3392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data    361187136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst         3392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data    361037376                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst         3392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data    361032256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total    1444460544                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        14080                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks   1080123712                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total   1080123712                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst           53                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data      5643585                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst           53                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data      5643549                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst           53                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data      5641209                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst           53                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data      5641129                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total       22569696                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks     16876933                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total      16876933                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst          311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data          156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst          311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data          156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst          311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data          156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst          311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data          156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst         8248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    878308186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst         8248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    878302583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst         8248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    877938410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst         8248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    877925960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       3512509999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst          311                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst          311                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst          311                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst          311                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst         8248                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst         8248                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst         8248                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst         8248                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        34238                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   2626548267                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      2626548267                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   2626548267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst          311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data          156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst          311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data          156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst          311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data          156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst          311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data          156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst         8248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    878308186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst         8248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    878302583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst         8248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    877938410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst         8248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    877925960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      6139058267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts             22569695                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts            16876837                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       705242                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       705427                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       705175                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       705316                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       705150                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       705330                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       705152                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       705307                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       705102                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       705317                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       705032                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       705340                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       705207                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       705516                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       705165                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       705533                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16       705136                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17       705517                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18       705142                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19       705586                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20       705114                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21       705582                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22       705209                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23       705587                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24       705137                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25       705558                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26       705165                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27       705594                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28       705157                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29       705374                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30       705162                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31       705364                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       527316                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       527503                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       527249                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       527439                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       527233                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       527461                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       527232                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       527462                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       527239                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       527500                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       527242                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       527548                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       527322                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       527628                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       527277                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       527577                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16       527224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17       527512                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18       527280                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19       527561                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20       527268                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21       527499                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22       527378                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23       527550                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24       527402                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25       527562                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26       527374                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27       527530                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28       527312                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29       527440                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30       527271                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31       527446                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            16640198754278                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           75202223740                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       17034987859218                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               737280.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          754772.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits            12242360                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            6734913                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            54.24                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           39.91                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples     20469234                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   123.334948                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    98.262107                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   116.064336                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127     11944859     58.36%     58.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255      6436610     31.45%     89.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383      1123530      5.49%     95.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511       489580      2.39%     97.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639       201335      0.98%     98.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767       110174      0.54%     99.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        89126      0.44%     99.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        37510      0.18%     99.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        36510      0.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total     20469234                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead            1444460480                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten         1080117568                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             3512.509844                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             2626.533327                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   31.96                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               18.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite              13.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               48.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    63838542444.772072                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    84872420078.943604                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   94935253598.841827                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  63431524357.158386                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 146611743531.108826                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 346820554160.825989                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 1969354183.105790                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  802479392354.978394                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1951.397635                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE        73926                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  37039800000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 374193263625                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           21077928                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     16876933                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5624168                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1491762                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1491762                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq       21077978                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port     67640531                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total     67640531                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               67640531                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port   2524583872                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total   2524583872                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total              2524583872                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          22569751                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                22569751    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            22569751                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy         37495296649                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               9.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        41303138612                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.0                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups        1668034                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted      1649344                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         6491                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups       614731                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits         614719                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.998048                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed             23                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts       292019                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts         6486                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples   1234880795                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     0.222836                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     1.185998                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0   1172105317     94.92%     94.92% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     18722516      1.52%     96.43% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      7982681      0.65%     97.08% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      5602114      0.45%     97.53% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      3002405      0.24%     97.78% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      1644944      0.13%     97.91% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      1159658      0.09%     98.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7       800286      0.06%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     23860874      1.93%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total   1234880795                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    250000001                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     275175502                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs          109119448                       # Number of memory references committed
system.switch_cpus0.commit.loads             77817095                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1661411                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         237255986                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          126086377                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls            2                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu     40323399     14.65%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu        36864      0.01%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     77273262     28.08%     42.75% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv      1488387      0.54%     43.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     43.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     46934142     17.06%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     20823559      7.57%     67.91% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite       129028      0.05%     67.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     56993536     20.71%     88.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     31173325     11.33%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    275175502                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     23860874                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         5105336                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles   1195129192                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         23052366                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     11627916                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles          7500                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved       608559                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred            5                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     275513575                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts           28                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           77992475                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           31310139                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                83157                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                 5063                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles        14889                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             250620104                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches            1668034                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       614742                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles           1234899990                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles          15010                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines         21912898                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes           12                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples   1234922384                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     0.223376                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     1.212245                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0      1188341112     96.23%     96.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         2890430      0.23%     96.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         2006231      0.16%     96.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         2924772      0.24%     96.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         5333097      0.43%     97.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         5939636      0.48%     97.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         3722420      0.30%     98.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         3308159      0.27%     98.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        20456527      1.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total   1234922384                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.001351                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.202942                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           21912898                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                    4                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads           12508872                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads         176954                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation         2167                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores         64776                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache       5268847                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 411233147874                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles          7500                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        10179612                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles      581922398                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         29126122                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles    613686678                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     275475722                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents      31116642                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents     425702839                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents     177977485                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    246872104                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          837302974                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       254780796                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        455218402                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    246626101                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps          245914                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         66618578                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads              1486487442                       # The number of ROB reads
system.switch_cpus0.rob.writes              550976716                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        250000001                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          275175502                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups        1668014                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted      1649325                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         6490                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups       614716                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits         614707                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.998536                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed             23                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts       291706                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts         6485                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples   1234880875                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     0.222835                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     1.185644                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0   1172051018     94.91%     94.91% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     18740543      1.52%     96.43% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      7997879      0.65%     97.08% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      5634080      0.46%     97.53% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      3009244      0.24%     97.78% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      1661477      0.13%     97.91% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      1156598      0.09%     98.01% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7       788630      0.06%     98.07% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     23841406      1.93%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total   1234880875                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    249998773                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     275174148                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs          109118910                       # Number of memory references committed
system.switch_cpus1.commit.loads             77816710                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1661403                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         237254838                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          126085753                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls            2                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu     40323198     14.65%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu        36864      0.01%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     77272883     28.08%     42.75% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv      1488378      0.54%     43.29% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     43.29% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     46933915     17.06%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     20823439      7.57%     67.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite       129028      0.05%     67.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     56993271     20.71%     88.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     31173172     11.33%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    275174148                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     23841406                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         5110541                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles   1195123172                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         23044159                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     11636977                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles          7512                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved       608561                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred            6                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     275511927                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts           28                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           77991719                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           31309957                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                83156                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                 5063                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles        15251                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             250618992                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches            1668014                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       614730                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles           1234899667                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles          15034                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         21912804                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes           11                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples   1234922435                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     0.223375                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     1.212246                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0      1188338499     96.23%     96.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         2896301      0.23%     96.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         1997619      0.16%     96.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         2931094      0.24%     96.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         5337878      0.43%     97.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         5945256      0.48%     97.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         3705160      0.30%     98.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         3308250      0.27%     98.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        20462378      1.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total   1234922435                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.001351                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.202941                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           21912804                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    4                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads           12508442                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads         176739                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         2169                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores         64606                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache       5251707                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 411233147874                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles          7512                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        10183106                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles      593616360                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         29129523                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles    601985860                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     275474037                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents      32346730                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents     416843988                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents     175155905                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    246870767                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          837297559                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       254778719                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        455216025                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    246624891                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps          245832                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         66606798                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads              1486505323                       # The number of ROB reads
system.switch_cpus1.rob.writes              550973322                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        249998773                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          275174148                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups        1667307                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted      1648619                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect         6487                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups       614474                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits         614468                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.999024                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed             23                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts       291377                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts         6482                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples   1234880552                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     0.222735                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     1.185363                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0   1172072316     94.91%     94.91% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     18736343      1.52%     96.43% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      7999240      0.65%     97.08% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      5628549      0.46%     97.53% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      3008746      0.24%     97.78% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      1663140      0.13%     97.91% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      1154323      0.09%     98.01% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7       788982      0.06%     98.07% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     23828913      1.93%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total   1234880552                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    249886988                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     275051270                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs          109070797                       # Number of memory references committed
system.switch_cpus2.commit.loads             77782272                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1660704                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         237148385                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          126030434                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls            2                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu     40305389     14.65%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu        36864      0.01%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     77237843     28.08%     42.75% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv      1487688      0.54%     43.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     43.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     46912689     17.06%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     20814220      7.57%     67.91% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite       129028      0.05%     67.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     56968052     20.71%     88.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     31159497     11.33%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    275051270                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     23828913                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         5107369                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles   1195141702                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         23032800                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     11632626                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles          7497                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved       608328                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred            5                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     275388944                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts           27                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           77957295                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           31296214                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                83119                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                 5063                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles        14044                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             250506296                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches            1667307                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       614491                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles           1234900522                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles          15004                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         21902994                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes            9                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples   1234922068                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     0.223274                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     1.211977                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0      1188357564     96.23%     96.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         2897708      0.23%     96.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         1993261      0.16%     96.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         2932081      0.24%     96.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         5334733      0.43%     97.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         5946121      0.48%     97.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         3701959      0.30%     98.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         3304459      0.27%     98.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        20454182      1.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total   1234922068                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.001350                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.202850                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           21902994                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                    4                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads           12480536                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads         176688                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation         2167                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores         64522                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache       5265009                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 411233147874                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles          7497                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        10177504                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles      591436774                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         29115687                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles    604184532                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     275350782                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents      32430648                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents     415138089                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents     179047741                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    246760072                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          836923106                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       254666556                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        455009730                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    246514519                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps          245465                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         66581197                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads              1486394286                       # The number of ROB reads
system.switch_cpus2.rob.writes              550726907                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        249886988                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          275051270                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups        1667307                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted      1648619                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         6487                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups       614490                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits         614482                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.998698                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed             23                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts       291667                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts         6482                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples   1234880294                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     0.222732                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     1.185740                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0   1172134389     94.92%     94.92% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     18711207      1.52%     96.43% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      7985688      0.65%     97.08% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      5596621      0.45%     97.53% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      2999305      0.24%     97.78% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      1644016      0.13%     97.91% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      1157403      0.09%     98.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7       800476      0.06%     98.07% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     23851189      1.93%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total   1234880294                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    249883110                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     275047008                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs          109069129                       # Number of memory references committed
system.switch_cpus3.commit.loads             77781076                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1660680                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         237144695                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          126028518                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls            2                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu     40304772     14.65%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu        36864      0.01%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     77236627     28.08%     42.75% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv      1487664      0.54%     43.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     43.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     46911952     17.06%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     20813896      7.57%     67.91% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite       129028      0.05%     67.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     56967180     20.71%     88.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     31159025     11.33%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    275047008                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     23851189                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         5102481                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles   1195148707                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         23041275                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     11621818                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles          7499                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved       608322                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred            5                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     275383807                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts           28                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           77956254                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           31295806                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                83118                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                 5063                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles        14580                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             250501770                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches            1667307                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       614505                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles           1234899770                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles          15008                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         21902721                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes           10                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples   1234921854                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     0.223270                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     1.211966                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0      1188362578     96.23%     96.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         2885966      0.23%     96.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         2007010      0.16%     96.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         2929642      0.24%     96.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         5328247      0.43%     97.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         5931631      0.48%     97.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         3722302      0.30%     98.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         3308187      0.27%     98.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        20446291      1.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total   1234921854                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.001350                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.202846                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           21902721                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                    4                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14130285685551                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads           12485991                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads         176767                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation         2163                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores         64768                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache       5269671                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 411233147874                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles          7499                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        10175233                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles      582210591                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         29111159                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles    613417298                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     275346765                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents      31200648                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents     425587543                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents     177827113                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    246756303                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          836911150                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       254663185                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        455002844                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    246510689                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps          245548                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         66592043                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads              1486367780                       # The number of ROB reads
system.switch_cpus3.rob.writes              550718973                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        249883110                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          275047008                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
