<stg><name>backsub_EM_ALGO</name>


<trans_list>

<trans id="728" from="1" to="2">
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="2" to="3">
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="3" to="4">
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="4" to="5">
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="5" to="6">
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="6" to="7">
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="7" to="8">
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="8" to="9">
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="9" to="10">
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="10" to="11">
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="11" to="12">
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="12" to="13">
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="13" to="14">
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="14" to="15">
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="15" to="16">
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="16" to="17">
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="17" to="18">
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="18" to="19">
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="19" to="20">
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="20" to="21">
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="21" to="22">
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="22" to="23">
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="23" to="24">
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="24" to="25">
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="25" to="26">
<condition id="248">
<or_exp><and_exp><literal name="tmp_90" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="25" to="66">
<condition id="247">
<or_exp><and_exp><literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="26" to="27">
<condition id="252">
<or_exp><and_exp><literal name="tmp_75" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="26" to="35">
<condition id="251">
<or_exp><and_exp><literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="27" to="28">
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="28" to="29">
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="29" to="30">
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="30" to="31">
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="31" to="32">
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="32" to="33">
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="33" to="34">
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="34" to="35">
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="35" to="36">
<condition id="265">
<or_exp><and_exp><literal name="tmp_99" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="35" to="49">
<condition id="264">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="36" to="37">
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="37" to="38">
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="38" to="39">
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="39" to="40">
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="40" to="41">
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="41" to="42">
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="42" to="43">
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="43" to="44">
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="44" to="45">
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="45" to="46">
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="46" to="47">
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="47" to="48">
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="48" to="49">
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="49" to="50">
<condition id="281">
<or_exp><and_exp><literal name="tmp_106" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="49" to="65">
<condition id="298">
<or_exp><and_exp><literal name="tmp_106" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="50" to="51">
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="51" to="52">
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="52" to="53">
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="53" to="54">
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="54" to="55">
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="55" to="56">
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="56" to="57">
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="57" to="58">
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="58" to="59">
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="59" to="60">
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="60" to="61">
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="61" to="62">
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="62" to="63">
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="63" to="64">
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="64" to="65">
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="65" to="146">
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="66" to="67">
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="67" to="68">
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="68" to="69">
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="69" to="70">
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="70" to="71">
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="71" to="72">
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="807" from="72" to="73">
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="808" from="73" to="74">
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="74" to="75">
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="75" to="76">
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="76" to="77">
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="77" to="78">
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="78" to="79">
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="79" to="80">
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="80" to="81">
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="81" to="82">
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="82" to="83">
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="83" to="84">
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="84" to="85">
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="85" to="86">
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="86" to="87">
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="87" to="88">
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="88" to="89">
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="89" to="90">
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="90" to="91">
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="91" to="92">
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="92" to="93">
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="93" to="94">
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="94" to="95">
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="95" to="96">
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="96" to="97">
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="97" to="98">
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="98" to="99">
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="99" to="100">
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="100" to="101">
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="101" to="102">
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="102" to="103">
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="103" to="104">
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="104" to="105">
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="105" to="106">
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="106" to="107">
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="107" to="108">
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="108" to="109">
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="109" to="110">
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="110" to="111">
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="111" to="112">
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="112" to="113">
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="113" to="114">
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="114" to="115">
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="115" to="116">
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="116" to="117">
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="117" to="118">
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="118" to="119">
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="119" to="120">
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="120" to="121">
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="121" to="122">
<condition id="356">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="121" to="129">
<condition id="355">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="122" to="123">
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="123" to="124">
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="124" to="125">
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="125" to="126">
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="126" to="127">
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="127" to="128">
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="128" to="129">
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="129" to="130">
<condition id="366">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="129" to="136">
<condition id="365">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="130" to="131">
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="131" to="132">
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="132" to="133">
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="133" to="134">
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="134" to="135">
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="135" to="136">
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="136" to="137">
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="137" to="138">
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="138" to="139">
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="139" to="140">
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="140" to="141">
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="141" to="142">
<condition id="380">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="141" to="139">
<condition id="382">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="142" to="143">
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="143" to="144">
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="144" to="145">
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="145" to="146">
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0_ifconv:1  %pos_read = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %pos_r)

]]></node>
<StgValue><ssdm name="pos_read"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="17" op_0_bw="17" op_1_bw="14" op_2_bw="3">
<![CDATA[
meminst.0_ifconv:6  %p_shl = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %pos_read, i3 0)

]]></node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="18" op_0_bw="17">
<![CDATA[
meminst.0_ifconv:7  %p_shl_cast = zext i17 %p_shl to i18

]]></node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
meminst.0_ifconv:8  %p_shl2 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %pos_read, i1 false)

]]></node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="18" op_0_bw="15">
<![CDATA[
meminst.0_ifconv:9  %p_shl2_cast = zext i15 %p_shl2 to i18

]]></node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
meminst.0_ifconv:10  %tmp_31 = sub i18 %p_shl_cast, %p_shl2_cast

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
meminst.0_ifconv:12  %tmp_32 = add i18 2, %tmp_31

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="64" op_0_bw="18">
<![CDATA[
meminst.0_ifconv:57  %tmp_52 = sext i18 %tmp_32 to i64

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0_ifconv:58  %parameters_addr_8 = getelementptr [57600 x float]* %parameters, i64 0, i64 %tmp_52

]]></node>
<StgValue><ssdm name="parameters_addr_8"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="16">
<![CDATA[
meminst.0_ifconv:59  %parameters_load_1 = load float* %parameters_addr_8, align 4

]]></node>
<StgValue><ssdm name="parameters_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="157" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="16">
<![CDATA[
meminst.0_ifconv:59  %parameters_load_1 = load float* %parameters_addr_8, align 4

]]></node>
<StgValue><ssdm name="parameters_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
meminst.0_ifconv:2  %pixel_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %pixel)

]]></node>
<StgValue><ssdm name="pixel_read"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="32" op_0_bw="8">
<![CDATA[
meminst.0_ifconv:3  %tmp_s = zext i8 %pixel_read to i32

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="32" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:4  %tmp_30 = sitofp i32 %tmp_s to float

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="12" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:60  %tmp_i = call float @llvm.sqrt.f32(float %parameters_load_1) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
meminst.0_ifconv:119  %tmp_56_1 = add i18 3, %tmp_31

]]></node>
<StgValue><ssdm name="tmp_56_1"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="18">
<![CDATA[
meminst.0_ifconv:120  %tmp_57_1 = sext i18 %tmp_56_1 to i64

]]></node>
<StgValue><ssdm name="tmp_57_1"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0_ifconv:121  %parameters_addr_11 = getelementptr [57600 x float]* %parameters, i64 0, i64 %tmp_57_1

]]></node>
<StgValue><ssdm name="parameters_addr_11"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="32" op_0_bw="16">
<![CDATA[
meminst.0_ifconv:122  %parameters_load_4 = load float* %parameters_addr_11, align 4

]]></node>
<StgValue><ssdm name="parameters_load_4"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="166" st_id="4" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="32" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:4  %tmp_30 = sitofp i32 %tmp_s to float

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
meminst.0_ifconv:25  %tmp_35 = add i18 4, %tmp_31

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="11" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:60  %tmp_i = call float @llvm.sqrt.f32(float %parameters_load_1) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="64" op_0_bw="18">
<![CDATA[
meminst.0_ifconv:80  %tmp_55 = sext i18 %tmp_35 to i64

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0_ifconv:81  %parameters_addr_9 = getelementptr [57600 x float]* %parameters, i64 0, i64 %tmp_55

]]></node>
<StgValue><ssdm name="parameters_addr_9"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="32" op_0_bw="16">
<![CDATA[
meminst.0_ifconv:82  %parameters_load_2 = load float* %parameters_addr_9, align 4

]]></node>
<StgValue><ssdm name="parameters_load_2"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="32" op_0_bw="16">
<![CDATA[
meminst.0_ifconv:122  %parameters_load_4 = load float* %parameters_addr_11, align 4

]]></node>
<StgValue><ssdm name="parameters_load_4"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="173" st_id="5" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="32" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:4  %tmp_30 = sitofp i32 %tmp_s to float

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="10" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:60  %tmp_i = call float @llvm.sqrt.f32(float %parameters_load_1) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="32" op_0_bw="16">
<![CDATA[
meminst.0_ifconv:82  %parameters_load_2 = load float* %parameters_addr_9, align 4

]]></node>
<StgValue><ssdm name="parameters_load_2"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="12" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:123  %tmp_i1 = call float @llvm.sqrt.f32(float %parameters_load_4) nounwind

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
meminst.0_ifconv:142  %tmp_65_1 = add i18 5, %tmp_31

]]></node>
<StgValue><ssdm name="tmp_65_1"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="64" op_0_bw="18">
<![CDATA[
meminst.0_ifconv:143  %tmp_66_1 = sext i18 %tmp_65_1 to i64

]]></node>
<StgValue><ssdm name="tmp_66_1"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0_ifconv:144  %parameters_addr_12 = getelementptr [57600 x float]* %parameters, i64 0, i64 %tmp_66_1

]]></node>
<StgValue><ssdm name="parameters_addr_12"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="16">
<![CDATA[
meminst.0_ifconv:145  %parameters_load_8 = load float* %parameters_addr_12, align 4

]]></node>
<StgValue><ssdm name="parameters_load_8"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="181" st_id="6" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="32" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:4  %tmp_30 = sitofp i32 %tmp_s to float

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="9" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:60  %tmp_i = call float @llvm.sqrt.f32(float %parameters_load_1) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:85  %sorted_F_0 = fdiv float %parameters_load_2, %parameters_load_1

]]></node>
<StgValue><ssdm name="sorted_F_0"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="11" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:123  %tmp_i1 = call float @llvm.sqrt.f32(float %parameters_load_4) nounwind

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="16">
<![CDATA[
meminst.0_ifconv:145  %parameters_load_8 = load float* %parameters_addr_12, align 4

]]></node>
<StgValue><ssdm name="parameters_load_8"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="186" st_id="7" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="32" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:4  %tmp_30 = sitofp i32 %tmp_s to float

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="64" op_0_bw="18">
<![CDATA[
meminst.0_ifconv:26  %tmp_36 = sext i18 %tmp_31 to i64

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0_ifconv:27  %parameters_addr = getelementptr [57600 x float]* %parameters, i64 0, i64 %tmp_36

]]></node>
<StgValue><ssdm name="parameters_addr"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="16">
<![CDATA[
meminst.0_ifconv:28  %parameters_load = load float* %parameters_addr, align 4

]]></node>
<StgValue><ssdm name="parameters_load"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="8" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:60  %tmp_i = call float @llvm.sqrt.f32(float %parameters_load_1) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:79  %alpha_w_load = load float* @alpha_w, align 4

]]></node>
<StgValue><ssdm name="alpha_w_load"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:83  %tmp_57 = fdiv float %alpha_w_load, %parameters_load_2

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:85  %sorted_F_0 = fdiv float %parameters_load_2, %parameters_load_1

]]></node>
<StgValue><ssdm name="sorted_F_0"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="10" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:123  %tmp_i1 = call float @llvm.sqrt.f32(float %parameters_load_4) nounwind

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:146  %tmp_67_1 = fdiv float %alpha_w_load, %parameters_load_8

]]></node>
<StgValue><ssdm name="tmp_67_1"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:148  %sorted_F_1_2 = fdiv float %parameters_load_8, %parameters_load_4

]]></node>
<StgValue><ssdm name="sorted_F_1_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="197" st_id="8" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="32" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:4  %tmp_30 = sitofp i32 %tmp_s to float

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="16">
<![CDATA[
meminst.0_ifconv:28  %parameters_load = load float* %parameters_addr, align 4

]]></node>
<StgValue><ssdm name="parameters_load"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="7" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:60  %tmp_i = call float @llvm.sqrt.f32(float %parameters_load_1) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:83  %tmp_57 = fdiv float %alpha_w_load, %parameters_load_2

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:85  %sorted_F_0 = fdiv float %parameters_load_2, %parameters_load_1

]]></node>
<StgValue><ssdm name="sorted_F_0"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="9" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:123  %tmp_i1 = call float @llvm.sqrt.f32(float %parameters_load_4) nounwind

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:146  %tmp_67_1 = fdiv float %alpha_w_load, %parameters_load_8

]]></node>
<StgValue><ssdm name="tmp_67_1"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:148  %sorted_F_1_2 = fdiv float %parameters_load_8, %parameters_load_4

]]></node>
<StgValue><ssdm name="sorted_F_1_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="205" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="18">
<![CDATA[
meminst.0_ifconv:11  %tmp_31_cast = sext i18 %tmp_31 to i32

]]></node>
<StgValue><ssdm name="tmp_31_cast"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:29  %x_assign_5 = fsub float %tmp_30, %parameters_load

]]></node>
<StgValue><ssdm name="x_assign_5"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="6" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:60  %tmp_i = call float @llvm.sqrt.f32(float %parameters_load_1) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:83  %tmp_57 = fdiv float %alpha_w_load, %parameters_load_2

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:85  %sorted_F_0 = fdiv float %parameters_load_2, %parameters_load_1

]]></node>
<StgValue><ssdm name="sorted_F_0"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:87  %tmp_51_s = or i32 %tmp_31_cast, 1

]]></node>
<StgValue><ssdm name="tmp_51_s"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="64" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:88  %tmp_52_1 = sext i32 %tmp_51_s to i64

]]></node>
<StgValue><ssdm name="tmp_52_1"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0_ifconv:89  %parameters_addr_10 = getelementptr [57600 x float]* %parameters, i64 0, i64 %tmp_52_1

]]></node>
<StgValue><ssdm name="parameters_addr_10"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="16">
<![CDATA[
meminst.0_ifconv:90  %parameters_load_3 = load float* %parameters_addr_10, align 4

]]></node>
<StgValue><ssdm name="parameters_load_3"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="8" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:123  %tmp_i1 = call float @llvm.sqrt.f32(float %parameters_load_4) nounwind

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="215" st_id="9" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:146  %tmp_67_1 = fdiv float %alpha_w_load, %parameters_load_8

]]></node>
<StgValue><ssdm name="tmp_67_1"/></StgValue>
</operation>

<operation id="216" st_id="9" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:148  %sorted_F_1_2 = fdiv float %parameters_load_8, %parameters_load_4

]]></node>
<StgValue><ssdm name="sorted_F_1_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="217" st_id="10" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:29  %x_assign_5 = fsub float %tmp_30, %parameters_load

]]></node>
<StgValue><ssdm name="x_assign_5"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="5" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:60  %tmp_i = call float @llvm.sqrt.f32(float %parameters_load_1) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:83  %tmp_57 = fdiv float %alpha_w_load, %parameters_load_2

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:85  %sorted_F_0 = fdiv float %parameters_load_2, %parameters_load_1

]]></node>
<StgValue><ssdm name="sorted_F_0"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="16">
<![CDATA[
meminst.0_ifconv:90  %parameters_load_3 = load float* %parameters_addr_10, align 4

]]></node>
<StgValue><ssdm name="parameters_load_3"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="7" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:123  %tmp_i1 = call float @llvm.sqrt.f32(float %parameters_load_4) nounwind

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="223" st_id="10" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:146  %tmp_67_1 = fdiv float %alpha_w_load, %parameters_load_8

]]></node>
<StgValue><ssdm name="tmp_67_1"/></StgValue>
</operation>

<operation id="224" st_id="10" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:148  %sorted_F_1_2 = fdiv float %parameters_load_8, %parameters_load_4

]]></node>
<StgValue><ssdm name="sorted_F_1_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="225" st_id="11" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:29  %x_assign_5 = fsub float %tmp_30, %parameters_load

]]></node>
<StgValue><ssdm name="x_assign_5"/></StgValue>
</operation>

<operation id="226" st_id="11" stage="4" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:60  %tmp_i = call float @llvm.sqrt.f32(float %parameters_load_1) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:83  %tmp_57 = fdiv float %alpha_w_load, %parameters_load_2

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:85  %sorted_F_0 = fdiv float %parameters_load_2, %parameters_load_1

]]></node>
<StgValue><ssdm name="sorted_F_0"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:91  %x_assign_6 = fsub float %tmp_30, %parameters_load_3

]]></node>
<StgValue><ssdm name="x_assign_6"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="6" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:123  %tmp_i1 = call float @llvm.sqrt.f32(float %parameters_load_4) nounwind

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:146  %tmp_67_1 = fdiv float %alpha_w_load, %parameters_load_8

]]></node>
<StgValue><ssdm name="tmp_67_1"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:148  %sorted_F_1_2 = fdiv float %parameters_load_8, %parameters_load_4

]]></node>
<StgValue><ssdm name="sorted_F_1_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="233" st_id="12" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:29  %x_assign_5 = fsub float %tmp_30, %parameters_load

]]></node>
<StgValue><ssdm name="x_assign_5"/></StgValue>
</operation>

<operation id="234" st_id="12" stage="3" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:60  %tmp_i = call float @llvm.sqrt.f32(float %parameters_load_1) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="235" st_id="12" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:83  %tmp_57 = fdiv float %alpha_w_load, %parameters_load_2

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="236" st_id="12" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:85  %sorted_F_0 = fdiv float %parameters_load_2, %parameters_load_1

]]></node>
<StgValue><ssdm name="sorted_F_0"/></StgValue>
</operation>

<operation id="237" st_id="12" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:91  %x_assign_6 = fsub float %tmp_30, %parameters_load_3

]]></node>
<StgValue><ssdm name="x_assign_6"/></StgValue>
</operation>

<operation id="238" st_id="12" stage="5" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:123  %tmp_i1 = call float @llvm.sqrt.f32(float %parameters_load_4) nounwind

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="239" st_id="12" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:146  %tmp_67_1 = fdiv float %alpha_w_load, %parameters_load_8

]]></node>
<StgValue><ssdm name="tmp_67_1"/></StgValue>
</operation>

<operation id="240" st_id="12" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:148  %sorted_F_1_2 = fdiv float %parameters_load_8, %parameters_load_4

]]></node>
<StgValue><ssdm name="sorted_F_1_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="241" st_id="13" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:29  %x_assign_5 = fsub float %tmp_30, %parameters_load

]]></node>
<StgValue><ssdm name="x_assign_5"/></StgValue>
</operation>

<operation id="242" st_id="13" stage="2" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:60  %tmp_i = call float @llvm.sqrt.f32(float %parameters_load_1) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="243" st_id="13" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:83  %tmp_57 = fdiv float %alpha_w_load, %parameters_load_2

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="244" st_id="13" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:85  %sorted_F_0 = fdiv float %parameters_load_2, %parameters_load_1

]]></node>
<StgValue><ssdm name="sorted_F_0"/></StgValue>
</operation>

<operation id="245" st_id="13" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:91  %x_assign_6 = fsub float %tmp_30, %parameters_load_3

]]></node>
<StgValue><ssdm name="x_assign_6"/></StgValue>
</operation>

<operation id="246" st_id="13" stage="4" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:123  %tmp_i1 = call float @llvm.sqrt.f32(float %parameters_load_4) nounwind

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="247" st_id="13" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:146  %tmp_67_1 = fdiv float %alpha_w_load, %parameters_load_8

]]></node>
<StgValue><ssdm name="tmp_67_1"/></StgValue>
</operation>

<operation id="248" st_id="13" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:148  %sorted_F_1_2 = fdiv float %parameters_load_8, %parameters_load_4

]]></node>
<StgValue><ssdm name="sorted_F_1_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="249" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="32" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:30  %p_Val2_s = bitcast float %x_assign_5 to i32

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="250" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:31  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)

]]></node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="251" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
meminst.0_ifconv:32  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

]]></node>
<StgValue><ssdm name="loc_V"/></StgValue>
</operation>

<operation id="252" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="23" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:33  %loc_V_1 = trunc i32 %p_Val2_s to i23

]]></node>
<StgValue><ssdm name="loc_V_1"/></StgValue>
</operation>

<operation id="253" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
meminst.0_ifconv:34  %p_Result_1 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_1) nounwind

]]></node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="254" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="78" op_0_bw="24">
<![CDATA[
meminst.0_ifconv:35  %tmp_2_i_i = zext i24 %p_Result_1 to i78

]]></node>
<StgValue><ssdm name="tmp_2_i_i"/></StgValue>
</operation>

<operation id="255" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="9" op_0_bw="8">
<![CDATA[
meminst.0_ifconv:36  %tmp_i_i_i_cast7 = zext i8 %loc_V to i9

]]></node>
<StgValue><ssdm name="tmp_i_i_i_cast7"/></StgValue>
</operation>

<operation id="256" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
meminst.0_ifconv:37  %sh_assign = add i9 -127, %tmp_i_i_i_cast7

]]></node>
<StgValue><ssdm name="sh_assign"/></StgValue>
</operation>

<operation id="257" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:38  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)

]]></node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="258" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
meminst.0_ifconv:39  %tmp_4_i_i = sub i8 127, %loc_V

]]></node>
<StgValue><ssdm name="tmp_4_i_i"/></StgValue>
</operation>

<operation id="259" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="9" op_0_bw="8">
<![CDATA[
meminst.0_ifconv:40  %tmp_4_i_i_cast = sext i8 %tmp_4_i_i to i9

]]></node>
<StgValue><ssdm name="tmp_4_i_i_cast"/></StgValue>
</operation>

<operation id="260" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
meminst.0_ifconv:41  %sh_assign_1 = select i1 %isNeg, i9 %tmp_4_i_i_cast, i9 %sh_assign

]]></node>
<StgValue><ssdm name="sh_assign_1"/></StgValue>
</operation>

<operation id="261" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="9">
<![CDATA[
meminst.0_ifconv:42  %sh_assign_1_cast = sext i9 %sh_assign_1 to i32

]]></node>
<StgValue><ssdm name="sh_assign_1_cast"/></StgValue>
</operation>

<operation id="262" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="24" op_0_bw="9">
<![CDATA[
meminst.0_ifconv:43  %sh_assign_1_cast_cast = sext i9 %sh_assign_1 to i24

]]></node>
<StgValue><ssdm name="sh_assign_1_cast_cast"/></StgValue>
</operation>

<operation id="263" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="78" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:44  %tmp_6_i_i = zext i32 %sh_assign_1_cast to i78

]]></node>
<StgValue><ssdm name="tmp_6_i_i"/></StgValue>
</operation>

<operation id="264" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
meminst.0_ifconv:45  %tmp_7_i_i = lshr i24 %p_Result_1, %sh_assign_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_7_i_i"/></StgValue>
</operation>

<operation id="265" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="78" op_0_bw="78" op_1_bw="78">
<![CDATA[
meminst.0_ifconv:46  %tmp_9_i_i = shl i78 %tmp_2_i_i, %tmp_6_i_i

]]></node>
<StgValue><ssdm name="tmp_9_i_i"/></StgValue>
</operation>

<operation id="266" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:47  %tmp_96 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_7_i_i, i32 23)

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="267" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="1">
<![CDATA[
meminst.0_ifconv:48  %tmp_92 = zext i1 %tmp_96 to i32

]]></node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="268" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="32" op_1_bw="78" op_2_bw="32" op_3_bw="32">
<![CDATA[
meminst.0_ifconv:49  %tmp_93 = call i32 @_ssdm_op_PartSelect.i32.i78.i32.i32(i78 %tmp_9_i_i, i32 23, i32 54)

]]></node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="269" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:50  %p_Val2_3 = select i1 %isNeg, i32 %tmp_92, i32 %tmp_93

]]></node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="270" st_id="14" stage="1" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:60  %tmp_i = call float @llvm.sqrt.f32(float %parameters_load_1) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="271" st_id="14" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:83  %tmp_57 = fdiv float %alpha_w_load, %parameters_load_2

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="272" st_id="14" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:85  %sorted_F_0 = fdiv float %parameters_load_2, %parameters_load_1

]]></node>
<StgValue><ssdm name="sorted_F_0"/></StgValue>
</operation>

<operation id="273" st_id="14" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:91  %x_assign_6 = fsub float %tmp_30, %parameters_load_3

]]></node>
<StgValue><ssdm name="x_assign_6"/></StgValue>
</operation>

<operation id="274" st_id="14" stage="3" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:123  %tmp_i1 = call float @llvm.sqrt.f32(float %parameters_load_4) nounwind

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="275" st_id="14" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:146  %tmp_67_1 = fdiv float %alpha_w_load, %parameters_load_8

]]></node>
<StgValue><ssdm name="tmp_67_1"/></StgValue>
</operation>

<operation id="276" st_id="14" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:148  %sorted_F_1_2 = fdiv float %parameters_load_8, %parameters_load_4

]]></node>
<StgValue><ssdm name="sorted_F_1_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="277" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp><literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:51  %p_Val2_7_i_i = sub i32 0, %p_Val2_3

]]></node>
<StgValue><ssdm name="p_Val2_7_i_i"/></StgValue>
</operation>

<operation id="278" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:52  %p_Val2_5 = select i1 %p_Result_s, i32 %p_Val2_7_i_i, i32 %p_Val2_3

]]></node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="279" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:53  %neg = sub i32 0, %p_Val2_5

]]></node>
<StgValue><ssdm name="neg"/></StgValue>
</operation>

<operation id="280" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:54  %abscond = icmp sgt i32 %p_Val2_5, 0

]]></node>
<StgValue><ssdm name="abscond"/></StgValue>
</operation>

<operation id="281" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:55  %abs = select i1 %abscond, i32 %p_Val2_5, i32 %neg

]]></node>
<StgValue><ssdm name="abs"/></StgValue>
</operation>

<operation id="282" st_id="15" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="64" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:61  %tmp_53 = fpext float %tmp_i to double

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="283" st_id="15" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:83  %tmp_57 = fdiv float %alpha_w_load, %parameters_load_2

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="284" st_id="15" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:85  %sorted_F_0 = fdiv float %parameters_load_2, %parameters_load_1

]]></node>
<StgValue><ssdm name="sorted_F_0"/></StgValue>
</operation>

<operation id="285" st_id="15" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:91  %x_assign_6 = fsub float %tmp_30, %parameters_load_3

]]></node>
<StgValue><ssdm name="x_assign_6"/></StgValue>
</operation>

<operation id="286" st_id="15" stage="2" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:123  %tmp_i1 = call float @llvm.sqrt.f32(float %parameters_load_4) nounwind

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="287" st_id="15" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:146  %tmp_67_1 = fdiv float %alpha_w_load, %parameters_load_8

]]></node>
<StgValue><ssdm name="tmp_67_1"/></StgValue>
</operation>

<operation id="288" st_id="15" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:148  %sorted_F_1_2 = fdiv float %parameters_load_8, %parameters_load_4

]]></node>
<StgValue><ssdm name="sorted_F_1_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="289" st_id="16" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="64" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:56  %tmp_37 = sitofp i32 %abs to double

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="290" st_id="16" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst.0_ifconv:62  %tmp_54 = fmul double %tmp_53, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="291" st_id="16" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:83  %tmp_57 = fdiv float %alpha_w_load, %parameters_load_2

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="292" st_id="16" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:85  %sorted_F_0 = fdiv float %parameters_load_2, %parameters_load_1

]]></node>
<StgValue><ssdm name="sorted_F_0"/></StgValue>
</operation>

<operation id="293" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:92  %p_Val2_6 = bitcast float %x_assign_6 to i32

]]></node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="294" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:93  %p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_6, i32 31)

]]></node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="295" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
meminst.0_ifconv:94  %loc_V_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_6, i32 23, i32 30) nounwind

]]></node>
<StgValue><ssdm name="loc_V_2"/></StgValue>
</operation>

<operation id="296" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="23" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:95  %loc_V_3 = trunc i32 %p_Val2_6 to i23

]]></node>
<StgValue><ssdm name="loc_V_3"/></StgValue>
</operation>

<operation id="297" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
meminst.0_ifconv:96  %p_Result_3 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_3) nounwind

]]></node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="298" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="78" op_0_bw="24">
<![CDATA[
meminst.0_ifconv:97  %tmp_2_i_i1 = zext i24 %p_Result_3 to i78

]]></node>
<StgValue><ssdm name="tmp_2_i_i1"/></StgValue>
</operation>

<operation id="299" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="9" op_0_bw="8">
<![CDATA[
meminst.0_ifconv:98  %tmp_i_i_i1_cast6 = zext i8 %loc_V_2 to i9

]]></node>
<StgValue><ssdm name="tmp_i_i_i1_cast6"/></StgValue>
</operation>

<operation id="300" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
meminst.0_ifconv:99  %sh_assign_2 = add i9 -127, %tmp_i_i_i1_cast6

]]></node>
<StgValue><ssdm name="sh_assign_2"/></StgValue>
</operation>

<operation id="301" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:100  %isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_2, i32 8)

]]></node>
<StgValue><ssdm name="isNeg_1"/></StgValue>
</operation>

<operation id="302" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
meminst.0_ifconv:101  %tmp_4_i_i1 = sub i8 127, %loc_V_2

]]></node>
<StgValue><ssdm name="tmp_4_i_i1"/></StgValue>
</operation>

<operation id="303" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="9" op_0_bw="8">
<![CDATA[
meminst.0_ifconv:102  %tmp_4_i_i1_cast = sext i8 %tmp_4_i_i1 to i9

]]></node>
<StgValue><ssdm name="tmp_4_i_i1_cast"/></StgValue>
</operation>

<operation id="304" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
meminst.0_ifconv:103  %sh_assign_3 = select i1 %isNeg_1, i9 %tmp_4_i_i1_cast, i9 %sh_assign_2

]]></node>
<StgValue><ssdm name="sh_assign_3"/></StgValue>
</operation>

<operation id="305" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="32" op_0_bw="9">
<![CDATA[
meminst.0_ifconv:104  %sh_assign_3_cast = sext i9 %sh_assign_3 to i32

]]></node>
<StgValue><ssdm name="sh_assign_3_cast"/></StgValue>
</operation>

<operation id="306" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="24" op_0_bw="9">
<![CDATA[
meminst.0_ifconv:105  %sh_assign_3_cast_cast = sext i9 %sh_assign_3 to i24

]]></node>
<StgValue><ssdm name="sh_assign_3_cast_cast"/></StgValue>
</operation>

<operation id="307" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="78" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:106  %tmp_6_i_i1 = zext i32 %sh_assign_3_cast to i78

]]></node>
<StgValue><ssdm name="tmp_6_i_i1"/></StgValue>
</operation>

<operation id="308" st_id="16" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
meminst.0_ifconv:107  %tmp_7_i_i1 = lshr i24 %p_Result_3, %sh_assign_3_cast_cast

]]></node>
<StgValue><ssdm name="tmp_7_i_i1"/></StgValue>
</operation>

<operation id="309" st_id="16" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="78" op_0_bw="78" op_1_bw="78">
<![CDATA[
meminst.0_ifconv:108  %tmp_9_i_i1 = shl i78 %tmp_2_i_i1, %tmp_6_i_i1

]]></node>
<StgValue><ssdm name="tmp_9_i_i1"/></StgValue>
</operation>

<operation id="310" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:109  %tmp_116 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_7_i_i1, i32 23)

]]></node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="311" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="1">
<![CDATA[
meminst.0_ifconv:110  %tmp_94 = zext i1 %tmp_116 to i32

]]></node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="312" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="32" op_1_bw="78" op_2_bw="32" op_3_bw="32">
<![CDATA[
meminst.0_ifconv:111  %tmp_108 = call i32 @_ssdm_op_PartSelect.i32.i78.i32.i32(i78 %tmp_9_i_i1, i32 23, i32 54)

]]></node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="313" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:112  %p_Val2_9 = select i1 %isNeg_1, i32 %tmp_94, i32 %tmp_108

]]></node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="314" st_id="16" stage="1" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:123  %tmp_i1 = call float @llvm.sqrt.f32(float %parameters_load_4) nounwind

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="315" st_id="16" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:146  %tmp_67_1 = fdiv float %alpha_w_load, %parameters_load_8

]]></node>
<StgValue><ssdm name="tmp_67_1"/></StgValue>
</operation>

<operation id="316" st_id="16" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:148  %sorted_F_1_2 = fdiv float %parameters_load_8, %parameters_load_4

]]></node>
<StgValue><ssdm name="sorted_F_1_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="317" st_id="17" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="64" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:56  %tmp_37 = sitofp i32 %abs to double

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="318" st_id="17" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst.0_ifconv:62  %tmp_54 = fmul double %tmp_53, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="319" st_id="17" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:83  %tmp_57 = fdiv float %alpha_w_load, %parameters_load_2

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="320" st_id="17" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:85  %sorted_F_0 = fdiv float %parameters_load_2, %parameters_load_1

]]></node>
<StgValue><ssdm name="sorted_F_0"/></StgValue>
</operation>

<operation id="321" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="p_Result_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:113  %p_Val2_7_i_i1 = sub i32 0, %p_Val2_9

]]></node>
<StgValue><ssdm name="p_Val2_7_i_i1"/></StgValue>
</operation>

<operation id="322" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:114  %p_Val2_11 = select i1 %p_Result_2, i32 %p_Val2_7_i_i1, i32 %p_Val2_9

]]></node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="323" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:115  %neg_1 = sub i32 0, %p_Val2_11

]]></node>
<StgValue><ssdm name="neg_1"/></StgValue>
</operation>

<operation id="324" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:116  %abscond_1 = icmp sgt i32 %p_Val2_11, 0

]]></node>
<StgValue><ssdm name="abscond_1"/></StgValue>
</operation>

<operation id="325" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:117  %abs_1 = select i1 %abscond_1, i32 %p_Val2_11, i32 %neg_1

]]></node>
<StgValue><ssdm name="abs_1"/></StgValue>
</operation>

<operation id="326" st_id="17" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="64" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:124  %tmp_59_1 = fpext float %tmp_i1 to double

]]></node>
<StgValue><ssdm name="tmp_59_1"/></StgValue>
</operation>

<operation id="327" st_id="17" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:146  %tmp_67_1 = fdiv float %alpha_w_load, %parameters_load_8

]]></node>
<StgValue><ssdm name="tmp_67_1"/></StgValue>
</operation>

<operation id="328" st_id="17" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:148  %sorted_F_1_2 = fdiv float %parameters_load_8, %parameters_load_4

]]></node>
<StgValue><ssdm name="sorted_F_1_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="329" st_id="18" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="64" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:56  %tmp_37 = sitofp i32 %abs to double

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="330" st_id="18" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst.0_ifconv:62  %tmp_54 = fmul double %tmp_53, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="331" st_id="18" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:83  %tmp_57 = fdiv float %alpha_w_load, %parameters_load_2

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="332" st_id="18" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:85  %sorted_F_0 = fdiv float %parameters_load_2, %parameters_load_1

]]></node>
<StgValue><ssdm name="sorted_F_0"/></StgValue>
</operation>

<operation id="333" st_id="18" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="64" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:118  %tmp_55_1 = sitofp i32 %abs_1 to double

]]></node>
<StgValue><ssdm name="tmp_55_1"/></StgValue>
</operation>

<operation id="334" st_id="18" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst.0_ifconv:125  %tmp_60_1 = fmul double %tmp_59_1, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_60_1"/></StgValue>
</operation>

<operation id="335" st_id="18" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:146  %tmp_67_1 = fdiv float %alpha_w_load, %parameters_load_8

]]></node>
<StgValue><ssdm name="tmp_67_1"/></StgValue>
</operation>

<operation id="336" st_id="18" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:148  %sorted_F_1_2 = fdiv float %parameters_load_8, %parameters_load_4

]]></node>
<StgValue><ssdm name="sorted_F_1_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="337" st_id="19" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="64" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:56  %tmp_37 = sitofp i32 %abs to double

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="338" st_id="19" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst.0_ifconv:62  %tmp_54 = fmul double %tmp_53, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="339" st_id="19" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:83  %tmp_57 = fdiv float %alpha_w_load, %parameters_load_2

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="340" st_id="19" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:85  %sorted_F_0 = fdiv float %parameters_load_2, %parameters_load_1

]]></node>
<StgValue><ssdm name="sorted_F_0"/></StgValue>
</operation>

<operation id="341" st_id="19" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="64" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:118  %tmp_55_1 = sitofp i32 %abs_1 to double

]]></node>
<StgValue><ssdm name="tmp_55_1"/></StgValue>
</operation>

<operation id="342" st_id="19" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst.0_ifconv:125  %tmp_60_1 = fmul double %tmp_59_1, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_60_1"/></StgValue>
</operation>

<operation id="343" st_id="19" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:146  %tmp_67_1 = fdiv float %alpha_w_load, %parameters_load_8

]]></node>
<StgValue><ssdm name="tmp_67_1"/></StgValue>
</operation>

<operation id="344" st_id="19" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:148  %sorted_F_1_2 = fdiv float %parameters_load_8, %parameters_load_4

]]></node>
<StgValue><ssdm name="sorted_F_1_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="345" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
meminst.0_ifconv:0  %x_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %x)

]]></node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="346" st_id="20" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="64" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:56  %tmp_37 = sitofp i32 %abs to double

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="347" st_id="20" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst.0_ifconv:62  %tmp_54 = fmul double %tmp_53, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="348" st_id="20" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:83  %tmp_57 = fdiv float %alpha_w_load, %parameters_load_2

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="349" st_id="20" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:85  %sorted_F_0 = fdiv float %parameters_load_2, %parameters_load_1

]]></node>
<StgValue><ssdm name="sorted_F_0"/></StgValue>
</operation>

<operation id="350" st_id="20" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="64" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:118  %tmp_55_1 = sitofp i32 %abs_1 to double

]]></node>
<StgValue><ssdm name="tmp_55_1"/></StgValue>
</operation>

<operation id="351" st_id="20" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst.0_ifconv:125  %tmp_60_1 = fmul double %tmp_59_1, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_60_1"/></StgValue>
</operation>

<operation id="352" st_id="20" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:146  %tmp_67_1 = fdiv float %alpha_w_load, %parameters_load_8

]]></node>
<StgValue><ssdm name="tmp_67_1"/></StgValue>
</operation>

<operation id="353" st_id="20" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:148  %sorted_F_1_2 = fdiv float %parameters_load_8, %parameters_load_4

]]></node>
<StgValue><ssdm name="sorted_F_1_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="354" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="17" op_0_bw="14">
<![CDATA[
meminst.0_ifconv:5  %pos_cast9 = zext i14 %pos_read to i17

]]></node>
<StgValue><ssdm name="pos_cast9"/></StgValue>
</operation>

<operation id="355" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="17" op_0_bw="4">
<![CDATA[
meminst.0_ifconv:13  %x_cast = zext i4 %x_read to i17

]]></node>
<StgValue><ssdm name="x_cast"/></StgValue>
</operation>

<operation id="356" st_id="21" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
meminst.0_ifconv:14  %tmp_33 = mul i17 9600, %x_cast

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="357" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
meminst.0_ifconv:15  %tmp_34 = add i17 %tmp_33, %pos_cast9

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="358" st_id="21" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="64" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:56  %tmp_37 = sitofp i32 %abs to double

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="359" st_id="21" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst.0_ifconv:62  %tmp_54 = fmul double %tmp_53, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="360" st_id="21" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:83  %tmp_57 = fdiv float %alpha_w_load, %parameters_load_2

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="361" st_id="21" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:85  %sorted_F_0 = fdiv float %parameters_load_2, %parameters_load_1

]]></node>
<StgValue><ssdm name="sorted_F_0"/></StgValue>
</operation>

<operation id="362" st_id="21" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="64" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:118  %tmp_55_1 = sitofp i32 %abs_1 to double

]]></node>
<StgValue><ssdm name="tmp_55_1"/></StgValue>
</operation>

<operation id="363" st_id="21" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst.0_ifconv:125  %tmp_60_1 = fmul double %tmp_59_1, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_60_1"/></StgValue>
</operation>

<operation id="364" st_id="21" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:146  %tmp_67_1 = fdiv float %alpha_w_load, %parameters_load_8

]]></node>
<StgValue><ssdm name="tmp_67_1"/></StgValue>
</operation>

<operation id="365" st_id="21" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:148  %sorted_F_1_2 = fdiv float %parameters_load_8, %parameters_load_4

]]></node>
<StgValue><ssdm name="sorted_F_1_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="366" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="18" op_0_bw="18" op_1_bw="17" op_2_bw="1">
<![CDATA[
meminst.0_ifconv:16  %tmp_58 = call i18 @_ssdm_op_BitConcatenate.i18.i17.i1(i17 %tmp_34, i1 false)

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="367" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="64" op_0_bw="18">
<![CDATA[
meminst.0_ifconv:17  %tmp_60 = zext i18 %tmp_58 to i64

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="368" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0_ifconv:19  %matchsum_addr_3 = getelementptr [153600 x i8]* @matchsum, i64 0, i64 %tmp_60

]]></node>
<StgValue><ssdm name="matchsum_addr_3"/></StgValue>
</operation>

<operation id="369" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="18" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0_ifconv:23  %back_gauss_addr = getelementptr [153600 x i1]* @back_gauss, i64 0, i64 %tmp_60

]]></node>
<StgValue><ssdm name="back_gauss_addr"/></StgValue>
</operation>

<operation id="370" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="64" op_0_bw="64">
<![CDATA[
meminst.0_ifconv:63  %tmp_54_to_int = bitcast double %tmp_37 to i64

]]></node>
<StgValue><ssdm name="tmp_54_to_int"/></StgValue>
</operation>

<operation id="371" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
meminst.0_ifconv:64  %tmp_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_54_to_int, i32 52, i32 62)

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="372" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="52" op_0_bw="64">
<![CDATA[
meminst.0_ifconv:65  %tmp_102 = trunc i64 %tmp_54_to_int to i52

]]></node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="373" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="64" op_0_bw="64">
<![CDATA[
meminst.0_ifconv:66  %tmp_58_to_int = bitcast double %tmp_54 to i64

]]></node>
<StgValue><ssdm name="tmp_58_to_int"/></StgValue>
</operation>

<operation id="374" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
meminst.0_ifconv:67  %tmp_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_58_to_int, i32 52, i32 62)

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="375" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="52" op_0_bw="64">
<![CDATA[
meminst.0_ifconv:68  %tmp_103 = trunc i64 %tmp_58_to_int to i52

]]></node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="376" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
meminst.0_ifconv:69  %notlhs = icmp ne i11 %tmp_1, -1

]]></node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="377" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
meminst.0_ifconv:70  %notrhs = icmp eq i52 %tmp_102, 0

]]></node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="378" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.0_ifconv:71  %tmp_5 = or i1 %notrhs, %notlhs

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="379" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
meminst.0_ifconv:72  %notlhs1 = icmp ne i11 %tmp_3, -1

]]></node>
<StgValue><ssdm name="notlhs1"/></StgValue>
</operation>

<operation id="380" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
meminst.0_ifconv:73  %notrhs1 = icmp eq i52 %tmp_103, 0

]]></node>
<StgValue><ssdm name="notrhs1"/></StgValue>
</operation>

<operation id="381" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.0_ifconv:74  %tmp_6 = or i1 %notrhs1, %notlhs1

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="382" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.0_ifconv:75  %tmp_7 = and i1 %tmp_5, %tmp_6

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="383" st_id="22" stage="1" lat="1">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst.0_ifconv:76  %tmp_8 = fcmp olt double %tmp_37, %tmp_54

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="384" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.0_ifconv:77  %tmp_9 = and i1 %tmp_7, %tmp_8

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="385" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="1" op_0_bw="18">
<![CDATA[
meminst.0_ifconv:78  %back_gauss_load = load i1* %back_gauss_addr, align 2

]]></node>
<StgValue><ssdm name="back_gauss_load"/></StgValue>
</operation>

<operation id="386" st_id="22" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:83  %tmp_57 = fdiv float %alpha_w_load, %parameters_load_2

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="387" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:84  store float %tmp_57, float* getelementptr inbounds ([2 x float]* @akt, i64 0, i64 0), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="388" st_id="22" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="64" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:118  %tmp_55_1 = sitofp i32 %abs_1 to double

]]></node>
<StgValue><ssdm name="tmp_55_1"/></StgValue>
</operation>

<operation id="389" st_id="22" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst.0_ifconv:125  %tmp_60_1 = fmul double %tmp_59_1, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_60_1"/></StgValue>
</operation>

<operation id="390" st_id="22" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:146  %tmp_67_1 = fdiv float %alpha_w_load, %parameters_load_8

]]></node>
<StgValue><ssdm name="tmp_67_1"/></StgValue>
</operation>

<operation id="391" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:147  store float %tmp_67_1, float* getelementptr inbounds ([2 x float]* @akt, i64 0, i64 1), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="392" st_id="22" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:148  %sorted_F_1_2 = fdiv float %parameters_load_8, %parameters_load_4

]]></node>
<StgValue><ssdm name="sorted_F_1_2"/></StgValue>
</operation>

<operation id="393" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="32" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:150  %sorted_F_0_to_int = bitcast float %sorted_F_0 to i32

]]></node>
<StgValue><ssdm name="sorted_F_0_to_int"/></StgValue>
</operation>

<operation id="394" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
meminst.0_ifconv:151  %tmp_19 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sorted_F_0_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="395" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="23" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:152  %tmp_122 = trunc i32 %sorted_F_0_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="396" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
meminst.0_ifconv:153  %notlhs4 = icmp ne i8 %tmp_19, -1

]]></node>
<StgValue><ssdm name="notlhs4"/></StgValue>
</operation>

<operation id="397" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
meminst.0_ifconv:154  %notrhs4 = icmp eq i23 %tmp_122, 0

]]></node>
<StgValue><ssdm name="notrhs4"/></StgValue>
</operation>

<operation id="398" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.0_ifconv:155  %tmp_21 = or i1 %notrhs4, %notlhs4

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="399" st_id="22" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:156  %tmp_22 = fcmp ogt float %sorted_F_0, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="400" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.0_ifconv:157  %tmp_23 = and i1 %tmp_21, %tmp_22

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="401" st_id="22" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:161  %tmp_27 = fcmp olt float %sorted_F_0, 1.000000e+03

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="402" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.0_ifconv:162  %tmp_28 = and i1 %tmp_21, %tmp_27

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="403" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="1" op_0_bw="18">
<![CDATA[
meminst.0_ifconv:78  %back_gauss_load = load i1* %back_gauss_addr, align 2

]]></node>
<StgValue><ssdm name="back_gauss_load"/></StgValue>
</operation>

<operation id="404" st_id="23" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="64" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:118  %tmp_55_1 = sitofp i32 %abs_1 to double

]]></node>
<StgValue><ssdm name="tmp_55_1"/></StgValue>
</operation>

<operation id="405" st_id="23" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst.0_ifconv:125  %tmp_60_1 = fmul double %tmp_59_1, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_60_1"/></StgValue>
</operation>

<operation id="406" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.0_ifconv:158  %tmp = and i1 %tmp_9, %tmp_23

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="407" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.0_ifconv:159  %or_cond1 = and i1 %tmp, %back_gauss_load

]]></node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="408" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:163  %sorted_F_0_1 = select i1 %tmp_28, float %sorted_F_0, float 1.000000e+03

]]></node>
<StgValue><ssdm name="sorted_F_0_1"/></StgValue>
</operation>

<operation id="409" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="32" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:185  %sorted_F_0_1_to_int = bitcast float %sorted_F_0_1 to i32

]]></node>
<StgValue><ssdm name="sorted_F_0_1_to_int"/></StgValue>
</operation>

<operation id="410" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
meminst.0_ifconv:186  %tmp_91 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sorted_F_0_1_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="411" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="23" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:187  %tmp_125 = trunc i32 %sorted_F_0_1_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="412" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
meminst.0_ifconv:188  %notlhs9 = icmp ne i8 %tmp_91, -1

]]></node>
<StgValue><ssdm name="notlhs9"/></StgValue>
</operation>

<operation id="413" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
meminst.0_ifconv:189  %notrhs9 = icmp eq i23 %tmp_125, 0

]]></node>
<StgValue><ssdm name="notrhs9"/></StgValue>
</operation>

<operation id="414" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.0_ifconv:190  %tmp_95 = or i1 %notrhs9, %notlhs9

]]></node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="415" st_id="23" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="202" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:192  %tmp_98 = fcmp olt float %sorted_F_1_2, %sorted_F_0_1

]]></node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="416" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
meminst.0_ifconv:20  %tmp_68 = or i18 %tmp_58, 1

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="417" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="64" op_0_bw="64" op_1_bw="46" op_2_bw="18">
<![CDATA[
meminst.0_ifconv:21  %tmp_74 = call i64 @_ssdm_op_BitConcatenate.i64.i46.i18(i46 0, i18 %tmp_68)

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="418" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0_ifconv:22  %matchsum_addr_4 = getelementptr [153600 x i8]* @matchsum, i64 0, i64 %tmp_74

]]></node>
<StgValue><ssdm name="matchsum_addr_4"/></StgValue>
</operation>

<operation id="419" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="18" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0_ifconv:24  %back_gauss_addr_1 = getelementptr [153600 x i1]* @back_gauss, i64 0, i64 %tmp_74

]]></node>
<StgValue><ssdm name="back_gauss_addr_1"/></StgValue>
</operation>

<operation id="420" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="64" op_0_bw="64">
<![CDATA[
meminst.0_ifconv:126  %tmp_55_1_to_int = bitcast double %tmp_55_1 to i64

]]></node>
<StgValue><ssdm name="tmp_55_1_to_int"/></StgValue>
</operation>

<operation id="421" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
meminst.0_ifconv:127  %tmp_10 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_55_1_to_int, i32 52, i32 62)

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="422" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="52" op_0_bw="64">
<![CDATA[
meminst.0_ifconv:128  %tmp_120 = trunc i64 %tmp_55_1_to_int to i52

]]></node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="423" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="64" op_0_bw="64">
<![CDATA[
meminst.0_ifconv:129  %tmp_60_1_to_int = bitcast double %tmp_60_1 to i64

]]></node>
<StgValue><ssdm name="tmp_60_1_to_int"/></StgValue>
</operation>

<operation id="424" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
meminst.0_ifconv:130  %tmp_12 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_60_1_to_int, i32 52, i32 62)

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="425" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="52" op_0_bw="64">
<![CDATA[
meminst.0_ifconv:131  %tmp_121 = trunc i64 %tmp_60_1_to_int to i52

]]></node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="426" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
meminst.0_ifconv:132  %notlhs2 = icmp ne i11 %tmp_10, -1

]]></node>
<StgValue><ssdm name="notlhs2"/></StgValue>
</operation>

<operation id="427" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
meminst.0_ifconv:133  %notrhs2 = icmp eq i52 %tmp_120, 0

]]></node>
<StgValue><ssdm name="notrhs2"/></StgValue>
</operation>

<operation id="428" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.0_ifconv:134  %tmp_14 = or i1 %notrhs2, %notlhs2

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="429" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
meminst.0_ifconv:135  %notlhs3 = icmp ne i11 %tmp_12, -1

]]></node>
<StgValue><ssdm name="notlhs3"/></StgValue>
</operation>

<operation id="430" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
meminst.0_ifconv:136  %notrhs3 = icmp eq i52 %tmp_121, 0

]]></node>
<StgValue><ssdm name="notrhs3"/></StgValue>
</operation>

<operation id="431" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.0_ifconv:137  %tmp_15 = or i1 %notrhs3, %notlhs3

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="432" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.0_ifconv:138  %tmp_16 = and i1 %tmp_14, %tmp_15

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="433" st_id="24" stage="1" lat="1">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst.0_ifconv:139  %tmp_17 = fcmp olt double %tmp_55_1, %tmp_60_1

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="434" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.0_ifconv:140  %tmp_18 = and i1 %tmp_16, %tmp_17

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="435" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="1" op_0_bw="18">
<![CDATA[
meminst.0_ifconv:141  %back_gauss_load_1 = load i1* %back_gauss_addr_1, align 1

]]></node>
<StgValue><ssdm name="back_gauss_load_1"/></StgValue>
</operation>

<operation id="436" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:160  %sorted_F_0_s = select i1 %or_cond1, float %sorted_F_0, float 0.000000e+00

]]></node>
<StgValue><ssdm name="sorted_F_0_s"/></StgValue>
</operation>

<operation id="437" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="32" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:164  %sorted_F_1_2_to_int = bitcast float %sorted_F_1_2 to i32

]]></node>
<StgValue><ssdm name="sorted_F_1_2_to_int"/></StgValue>
</operation>

<operation id="438" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
meminst.0_ifconv:165  %tmp_29 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sorted_F_1_2_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="439" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="23" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:166  %tmp_123 = trunc i32 %sorted_F_1_2_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="440" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="32" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:167  %sorted_F_0_to_int_41 = bitcast float %sorted_F_0_s to i32

]]></node>
<StgValue><ssdm name="sorted_F_0_to_int_41"/></StgValue>
</operation>

<operation id="441" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="178" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
meminst.0_ifconv:168  %tmp_59 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sorted_F_0_to_int_41, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="442" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="23" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:169  %tmp_124 = trunc i32 %sorted_F_0_to_int_41 to i23

]]></node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="443" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
meminst.0_ifconv:170  %notlhs6 = icmp ne i8 %tmp_29, -1

]]></node>
<StgValue><ssdm name="notlhs6"/></StgValue>
</operation>

<operation id="444" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
meminst.0_ifconv:171  %notrhs6 = icmp eq i23 %tmp_123, 0

]]></node>
<StgValue><ssdm name="notrhs6"/></StgValue>
</operation>

<operation id="445" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.0_ifconv:172  %tmp_61 = or i1 %notrhs6, %notlhs6

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="446" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
meminst.0_ifconv:173  %notlhs7 = icmp ne i8 %tmp_59, -1

]]></node>
<StgValue><ssdm name="notlhs7"/></StgValue>
</operation>

<operation id="447" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
meminst.0_ifconv:174  %notrhs7 = icmp eq i23 %tmp_124, 0

]]></node>
<StgValue><ssdm name="notrhs7"/></StgValue>
</operation>

<operation id="448" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.0_ifconv:175  %tmp_66 = or i1 %notrhs7, %notlhs7

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="449" st_id="24" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:177  %tmp_78 = fcmp ogt float %sorted_F_1_2, %sorted_F_0_s

]]></node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="450" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.0_ifconv:191  %tmp_97 = and i1 %tmp_61, %tmp_95

]]></node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="451" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.0_ifconv:193  %tmp_99 = and i1 %tmp_97, %tmp_98

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="452" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="19" op_0_bw="18">
<![CDATA[
meminst.0_ifconv:18  %tmp_92_cast = zext i18 %tmp_58 to i19

]]></node>
<StgValue><ssdm name="tmp_92_cast"/></StgValue>
</operation>

<operation id="453" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:86  store float %sorted_F_0, float* getelementptr inbounds ([2 x float]* @F, i64 0, i64 0), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="454" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="1" op_0_bw="18">
<![CDATA[
meminst.0_ifconv:141  %back_gauss_load_1 = load i1* %back_gauss_addr_1, align 1

]]></node>
<StgValue><ssdm name="back_gauss_load_1"/></StgValue>
</operation>

<operation id="455" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:149  store float %sorted_F_1_2, float* getelementptr inbounds ([2 x float]* @F, i64 0, i64 1), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="456" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.0_ifconv:176  %tmp_67 = and i1 %tmp_61, %tmp_66

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="457" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.0_ifconv:178  %tmp_79 = and i1 %tmp_67, %tmp_78

]]></node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="458" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.0_ifconv:179  %tmp1 = and i1 %tmp_18, %tmp_79

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="459" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.0_ifconv:180  %or_cond = and i1 %tmp1, %back_gauss_load_1

]]></node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="460" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="4" op_0_bw="1">
<![CDATA[
meminst.0_ifconv:181  %p_cast = zext i1 %or_cond to i4

]]></node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="461" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.0_ifconv:182  %tmp_90 = or i1 %or_cond, %or_cond1

]]></node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="462" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
meminst.0_ifconv:183  %max_val_2_1 = select i1 %tmp_90, i4 %p_cast, i4 -6

]]></node>
<StgValue><ssdm name="max_val_2_1"/></StgValue>
</operation>

<operation id="463" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="18" op_0_bw="4">
<![CDATA[
meminst.0_ifconv:184  %max_val_2_1_cast5 = zext i4 %max_val_2_1 to i18

]]></node>
<StgValue><ssdm name="max_val_2_1_cast5"/></StgValue>
</operation>

<operation id="464" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="4" op_0_bw="1">
<![CDATA[
meminst.0_ifconv:194  %min_val_1_cast = zext i1 %tmp_99 to i4

]]></node>
<StgValue><ssdm name="min_val_1_cast"/></StgValue>
</operation>

<operation id="465" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.0_ifconv:195  %tmp_100 = or i1 %tmp_99, %tmp_28

]]></node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="466" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="206" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
meminst.0_ifconv:196  %min_val_1_1 = select i1 %tmp_100, i4 %min_val_1_cast, i4 -6

]]></node>
<StgValue><ssdm name="min_val_1_1"/></StgValue>
</operation>

<operation id="467" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="18" op_0_bw="4">
<![CDATA[
meminst.0_ifconv:197  %min_val_1_1_cast3 = zext i4 %min_val_1_1 to i18

]]></node>
<StgValue><ssdm name="min_val_1_1_cast3"/></StgValue>
</operation>

<operation id="468" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst.0_ifconv:198  br i1 %tmp_90, label %0, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="469" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="tmp_90" val="0"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:0  %tmp_70 = add i18 %min_val_1_1_cast3, %tmp_31

]]></node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="470" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="tmp_90" val="0"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="64" op_0_bw="18">
<![CDATA[
:1  %tmp_71 = sext i18 %tmp_70 to i64

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="471" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="tmp_90" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %parameters_addr_16 = getelementptr [57600 x float]* %parameters, i64 0, i64 %tmp_71

]]></node>
<StgValue><ssdm name="parameters_addr_16"/></StgValue>
</operation>

<operation id="472" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="tmp_90" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
:3  store float %tmp_30, float* %parameters_addr_16, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="473" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="tmp_90" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="19" op_0_bw="4">
<![CDATA[
:9  %tmp_74_cast = zext i4 %min_val_1_1 to i19

]]></node>
<StgValue><ssdm name="tmp_74_cast"/></StgValue>
</operation>

<operation id="474" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="tmp_90" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:10  %tmp_110 = add i19 %tmp_92_cast, %tmp_74_cast

]]></node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="475" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="tmp_90" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="19">
<![CDATA[
:11  %tmp_127_cast = zext i19 %tmp_110 to i64

]]></node>
<StgValue><ssdm name="tmp_127_cast"/></StgValue>
</operation>

<operation id="476" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="tmp_90" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %matchsum_addr_2 = getelementptr [153600 x i8]* @matchsum, i64 0, i64 %tmp_127_cast

]]></node>
<StgValue><ssdm name="matchsum_addr_2"/></StgValue>
</operation>

<operation id="477" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="tmp_90" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="0" op_0_bw="8" op_1_bw="18">
<![CDATA[
:13  store i8 1, i8* %matchsum_addr_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="478" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="tmp_90" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:14  %tmp_75 = icmp eq i4 %min_val_1_1, 0

]]></node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="479" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="32">
<![CDATA[
:4  %vinit_load = load float* @vinit, align 4

]]></node>
<StgValue><ssdm name="vinit_load"/></StgValue>
</operation>

<operation id="480" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="215" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:5  %tmp_72 = add i18 %min_val_1_1_cast3, %tmp_32

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="481" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="216" bw="64" op_0_bw="18">
<![CDATA[
:6  %tmp_73 = sext i18 %tmp_72 to i64

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="482" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="217" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %parameters_addr_17 = getelementptr [57600 x float]* %parameters, i64 0, i64 %tmp_73

]]></node>
<StgValue><ssdm name="parameters_addr_17"/></StgValue>
</operation>

<operation id="483" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="218" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
:8  store float %vinit_load, float* %parameters_addr_17, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="484" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15  br i1 %tmp_75, label %._crit_edge14.0, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="485" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="tmp_75" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="8" op_0_bw="18">
<![CDATA[
:3  %matchsum_load_1 = load i8* %matchsum_addr_3, align 2

]]></node>
<StgValue><ssdm name="matchsum_load_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="486" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="16">
<![CDATA[
:0  %parameters_load_10 = load float* %parameters_addr_9, align 4

]]></node>
<StgValue><ssdm name="parameters_load_10"/></StgValue>
</operation>

<operation id="487" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="230" bw="8" op_0_bw="18">
<![CDATA[
:3  %matchsum_load_1 = load i8* %matchsum_addr_3, align 2

]]></node>
<StgValue><ssdm name="matchsum_load_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="488" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="16">
<![CDATA[
:0  %parameters_load_10 = load float* %parameters_addr_9, align 4

]]></node>
<StgValue><ssdm name="parameters_load_10"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="489" st_id="29" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_77 = fsub float %parameters_load_10, %alpha_w_load

]]></node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="490" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="8">
<![CDATA[
:4  %tmp_88 = zext i8 %matchsum_load_1 to i32

]]></node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="491" st_id="29" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="232" bw="32" op_0_bw="32">
<![CDATA[
:5  %tmp_89 = sitofp i32 %tmp_88 to float

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="492" st_id="30" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_77 = fsub float %parameters_load_10, %alpha_w_load

]]></node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="493" st_id="30" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="232" bw="32" op_0_bw="32">
<![CDATA[
:5  %tmp_89 = sitofp i32 %tmp_88 to float

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="494" st_id="31" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_77 = fsub float %parameters_load_10, %alpha_w_load

]]></node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="495" st_id="31" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="232" bw="32" op_0_bw="32">
<![CDATA[
:5  %tmp_89 = sitofp i32 %tmp_88 to float

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="496" st_id="32" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_77 = fsub float %parameters_load_10, %alpha_w_load

]]></node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="497" st_id="32" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="232" bw="32" op_0_bw="32">
<![CDATA[
:5  %tmp_89 = sitofp i32 %tmp_88 to float

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="498" st_id="33" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_77 = fsub float %parameters_load_10, %alpha_w_load

]]></node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="499" st_id="33" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="232" bw="32" op_0_bw="32">
<![CDATA[
:5  %tmp_89 = sitofp i32 %tmp_88 to float

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="500" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
:2  store float %tmp_77, float* %parameters_addr_9, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="501" st_id="34" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="232" bw="32" op_0_bw="32">
<![CDATA[
:5  %tmp_89 = sitofp i32 %tmp_88 to float

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="502" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="233" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge14.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="503" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge14.0:0  %matchsumtot_1 = phi float [ %tmp_89, %4 ], [ 0.000000e+00, %3 ]

]]></node>
<StgValue><ssdm name="matchsumtot_1"/></StgValue>
</operation>

<operation id="504" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="236" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.0:1  br i1 %tmp_99, label %._crit_edge14.1, label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="505" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp_99" val="0"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="8" op_0_bw="18">
<![CDATA[
:3  %matchsum_load_2 = load i8* %matchsum_addr_4, align 1

]]></node>
<StgValue><ssdm name="matchsum_load_2"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="506" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="241" bw="8" op_0_bw="18">
<![CDATA[
:3  %matchsum_load_2 = load i8* %matchsum_addr_4, align 1

]]></node>
<StgValue><ssdm name="matchsum_load_2"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="507" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="32" op_0_bw="8">
<![CDATA[
:4  %tmp_112_1 = zext i8 %matchsum_load_2 to i32

]]></node>
<StgValue><ssdm name="tmp_112_1"/></StgValue>
</operation>

<operation id="508" st_id="37" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="32">
<![CDATA[
:5  %tmp_113_1 = sitofp i32 %tmp_112_1 to float

]]></node>
<StgValue><ssdm name="tmp_113_1"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="509" st_id="38" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="32">
<![CDATA[
:5  %tmp_113_1 = sitofp i32 %tmp_112_1 to float

]]></node>
<StgValue><ssdm name="tmp_113_1"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="510" st_id="39" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="32">
<![CDATA[
:5  %tmp_113_1 = sitofp i32 %tmp_112_1 to float

]]></node>
<StgValue><ssdm name="tmp_113_1"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="511" st_id="40" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="32">
<![CDATA[
:5  %tmp_113_1 = sitofp i32 %tmp_112_1 to float

]]></node>
<StgValue><ssdm name="tmp_113_1"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="512" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="238" bw="32" op_0_bw="16">
<![CDATA[
:0  %parameters_load_12 = load float* %parameters_addr_12, align 4

]]></node>
<StgValue><ssdm name="parameters_load_12"/></StgValue>
</operation>

<operation id="513" st_id="41" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="32">
<![CDATA[
:5  %tmp_113_1 = sitofp i32 %tmp_112_1 to float

]]></node>
<StgValue><ssdm name="tmp_113_1"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="514" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="238" bw="32" op_0_bw="16">
<![CDATA[
:0  %parameters_load_12 = load float* %parameters_addr_12, align 4

]]></node>
<StgValue><ssdm name="parameters_load_12"/></StgValue>
</operation>

<operation id="515" st_id="42" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="32">
<![CDATA[
:5  %tmp_113_1 = sitofp i32 %tmp_112_1 to float

]]></node>
<StgValue><ssdm name="tmp_113_1"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="516" st_id="43" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_110_1 = fsub float %parameters_load_12, %alpha_w_load

]]></node>
<StgValue><ssdm name="tmp_110_1"/></StgValue>
</operation>

<operation id="517" st_id="43" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %matchsumtot_2_1 = fadd float %matchsumtot_1, %tmp_113_1

]]></node>
<StgValue><ssdm name="matchsumtot_2_1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="518" st_id="44" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_110_1 = fsub float %parameters_load_12, %alpha_w_load

]]></node>
<StgValue><ssdm name="tmp_110_1"/></StgValue>
</operation>

<operation id="519" st_id="44" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %matchsumtot_2_1 = fadd float %matchsumtot_1, %tmp_113_1

]]></node>
<StgValue><ssdm name="matchsumtot_2_1"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="520" st_id="45" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_110_1 = fsub float %parameters_load_12, %alpha_w_load

]]></node>
<StgValue><ssdm name="tmp_110_1"/></StgValue>
</operation>

<operation id="521" st_id="45" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %matchsumtot_2_1 = fadd float %matchsumtot_1, %tmp_113_1

]]></node>
<StgValue><ssdm name="matchsumtot_2_1"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="522" st_id="46" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_110_1 = fsub float %parameters_load_12, %alpha_w_load

]]></node>
<StgValue><ssdm name="tmp_110_1"/></StgValue>
</operation>

<operation id="523" st_id="46" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %matchsumtot_2_1 = fadd float %matchsumtot_1, %tmp_113_1

]]></node>
<StgValue><ssdm name="matchsumtot_2_1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="524" st_id="47" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_110_1 = fsub float %parameters_load_12, %alpha_w_load

]]></node>
<StgValue><ssdm name="tmp_110_1"/></StgValue>
</operation>

<operation id="525" st_id="47" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %matchsumtot_2_1 = fadd float %matchsumtot_1, %tmp_113_1

]]></node>
<StgValue><ssdm name="matchsumtot_2_1"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="526" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="240" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
:2  store float %tmp_110_1, float* %parameters_addr_12, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="527" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="245" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge14.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="528" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="247" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge14.1:0  %matchsumtot_1_1 = phi float [ %matchsumtot_2_1, %5 ], [ %matchsumtot_1, %._crit_edge14.0 ]

]]></node>
<StgValue><ssdm name="matchsumtot_1_1"/></StgValue>
</operation>

<operation id="529" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge14.1:1  %matchsumtot_1_1_to_int = bitcast float %matchsumtot_1_1 to i32

]]></node>
<StgValue><ssdm name="matchsumtot_1_1_to_int"/></StgValue>
</operation>

<operation id="530" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge14.1:2  %tmp_101 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %matchsumtot_1_1_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="531" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="250" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge14.1:3  %tmp_126 = trunc i32 %matchsumtot_1_1_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="532" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="251" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge14.1:4  %notlhs5 = icmp ne i8 %tmp_101, -1

]]></node>
<StgValue><ssdm name="notlhs5"/></StgValue>
</operation>

<operation id="533" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="252" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge14.1:5  %notrhs5 = icmp eq i23 %tmp_126, 0

]]></node>
<StgValue><ssdm name="notrhs5"/></StgValue>
</operation>

<operation id="534" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge14.1:6  %tmp_104 = or i1 %notrhs5, %notlhs5

]]></node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="535" st_id="49" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="254" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge14.1:7  %tmp_105 = fcmp oeq float %matchsumtot_1_1, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="536" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge14.1:8  %tmp_106 = and i1 %tmp_104, %tmp_105

]]></node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="537" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="256" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.1:9  br i1 %tmp_106, label %7, label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="538" st_id="49" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="tmp_106" val="0"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_82 = fdiv float 1.000000e+00, %matchsumtot_1_1

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="539" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="tmp_106" val="0"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1  %tmp_83 = add i18 %min_val_1_1_cast3, %tmp_35

]]></node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="540" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_106" val="1"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:0  %tmp_85 = add i18 %min_val_1_1_cast3, %tmp_35

]]></node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="541" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_106" val="1"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="64" op_0_bw="18">
<![CDATA[
:1  %tmp_86 = sext i18 %tmp_85 to i64

]]></node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="542" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_106" val="1"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %parameters_addr_19 = getelementptr [57600 x float]* %parameters, i64 0, i64 %tmp_86

]]></node>
<StgValue><ssdm name="parameters_addr_19"/></StgValue>
</operation>

<operation id="543" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_106" val="1"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
:3  store float 0x3FC99999A0000000, float* %parameters_addr_19, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="544" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_106" val="1"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="545" st_id="50" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_82 = fdiv float 1.000000e+00, %matchsumtot_1_1

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="546" st_id="51" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_82 = fdiv float 1.000000e+00, %matchsumtot_1_1

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="547" st_id="52" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_82 = fdiv float 1.000000e+00, %matchsumtot_1_1

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="548" st_id="53" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_82 = fdiv float 1.000000e+00, %matchsumtot_1_1

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="549" st_id="54" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_82 = fdiv float 1.000000e+00, %matchsumtot_1_1

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="550" st_id="55" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_82 = fdiv float 1.000000e+00, %matchsumtot_1_1

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="551" st_id="56" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_82 = fdiv float 1.000000e+00, %matchsumtot_1_1

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="552" st_id="57" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_82 = fdiv float 1.000000e+00, %matchsumtot_1_1

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="553" st_id="58" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_82 = fdiv float 1.000000e+00, %matchsumtot_1_1

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="554" st_id="59" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_82 = fdiv float 1.000000e+00, %matchsumtot_1_1

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="555" st_id="60" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_82 = fdiv float 1.000000e+00, %matchsumtot_1_1

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="556" st_id="61" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_82 = fdiv float 1.000000e+00, %matchsumtot_1_1

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="557" st_id="62" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_82 = fdiv float 1.000000e+00, %matchsumtot_1_1

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="558" st_id="63" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_82 = fdiv float 1.000000e+00, %matchsumtot_1_1

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="559" st_id="64" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_82 = fdiv float 1.000000e+00, %matchsumtot_1_1

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="560" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_106" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="64" op_0_bw="18">
<![CDATA[
:2  %tmp_84 = sext i18 %tmp_83 to i64

]]></node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="561" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_106" val="0"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %parameters_addr_18 = getelementptr [57600 x float]* %parameters, i64 0, i64 %tmp_84

]]></node>
<StgValue><ssdm name="parameters_addr_18"/></StgValue>
</operation>

<operation id="562" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_106" val="0"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
:4  store float %tmp_82, float* %parameters_addr_18, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="563" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_106" val="0"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="564" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="271" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="565" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="273" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:0  %tmp_38 = add i18 %max_val_2_1_cast5, %tmp_31

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="566" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="274" bw="64" op_0_bw="18">
<![CDATA[
:1  %tmp_39 = sext i18 %tmp_38 to i64

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="567" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="275" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %parameters_addr_13 = getelementptr [57600 x float]* %parameters, i64 0, i64 %tmp_39

]]></node>
<StgValue><ssdm name="parameters_addr_13"/></StgValue>
</operation>

<operation id="568" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="276" bw="32" op_0_bw="16">
<![CDATA[
:3  %parameters_load_5 = load float* %parameters_addr_13, align 4

]]></node>
<StgValue><ssdm name="parameters_load_5"/></StgValue>
</operation>

<operation id="569" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="288" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:15  %tmp_44 = add i18 %max_val_2_1_cast5, %tmp_32

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="570" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="289" bw="64" op_0_bw="18">
<![CDATA[
:16  %tmp_45 = sext i18 %tmp_44 to i64

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="571" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="290" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %parameters_addr_14 = getelementptr [57600 x float]* %parameters, i64 0, i64 %tmp_45

]]></node>
<StgValue><ssdm name="parameters_addr_14"/></StgValue>
</operation>

<operation id="572" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="298" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:25  %tmp_51 = add i18 %max_val_2_1_cast5, %tmp_35

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="573" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="299" bw="64" op_0_bw="18">
<![CDATA[
:26  %tmp_56 = sext i18 %tmp_51 to i64

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="574" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="300" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %parameters_addr_15 = getelementptr [57600 x float]* %parameters, i64 0, i64 %tmp_56

]]></node>
<StgValue><ssdm name="parameters_addr_15"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="575" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="276" bw="32" op_0_bw="16">
<![CDATA[
:3  %parameters_load_5 = load float* %parameters_addr_13, align 4

]]></node>
<StgValue><ssdm name="parameters_load_5"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="576" st_id="68" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_41 = fsub float %tmp_30, %parameters_load_5

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="577" st_id="69" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_41 = fsub float %tmp_30, %parameters_load_5

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="578" st_id="70" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_41 = fsub float %tmp_30, %parameters_load_5

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="579" st_id="71" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_41 = fsub float %tmp_30, %parameters_load_5

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="580" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="277" bw="64" op_0_bw="4">
<![CDATA[
:4  %tmp_40 = zext i4 %max_val_2_1 to i64

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="581" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="278" bw="19" op_0_bw="4">
<![CDATA[
:5  %tmp_40_cast = zext i4 %max_val_2_1 to i19

]]></node>
<StgValue><ssdm name="tmp_40_cast"/></StgValue>
</operation>

<operation id="582" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="279" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:6  %tmp_109 = add i19 %tmp_92_cast, %tmp_40_cast

]]></node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="583" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="280" bw="64" op_0_bw="19">
<![CDATA[
:7  %tmp_126_cast = zext i19 %tmp_109 to i64

]]></node>
<StgValue><ssdm name="tmp_126_cast"/></StgValue>
</operation>

<operation id="584" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="281" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %matchsum_addr = getelementptr [153600 x i8]* @matchsum, i64 0, i64 %tmp_126_cast

]]></node>
<StgValue><ssdm name="matchsum_addr"/></StgValue>
</operation>

<operation id="585" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="282" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %akt_addr = getelementptr inbounds [2 x float]* @akt, i64 0, i64 %tmp_40

]]></node>
<StgValue><ssdm name="akt_addr"/></StgValue>
</operation>

<operation id="586" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="283" bw="32" op_0_bw="1">
<![CDATA[
:10  %akt_load = load float* %akt_addr, align 4

]]></node>
<StgValue><ssdm name="akt_load"/></StgValue>
</operation>

<operation id="587" st_id="72" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_41 = fsub float %tmp_30, %parameters_load_5

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="588" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="306" bw="8" op_0_bw="18">
<![CDATA[
:33  %matchsum_load = load i8* %matchsum_addr, align 1

]]></node>
<StgValue><ssdm name="matchsum_load"/></StgValue>
</operation>

<operation id="589" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="309" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:36  %tmp_69 = icmp eq i4 %max_val_2_1, 0

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="590" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="283" bw="32" op_0_bw="1">
<![CDATA[
:10  %akt_load = load float* %akt_addr, align 4

]]></node>
<StgValue><ssdm name="akt_load"/></StgValue>
</operation>

<operation id="591" st_id="73" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_42 = fmul float %akt_load, %tmp_41

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="592" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="306" bw="8" op_0_bw="18">
<![CDATA[
:33  %matchsum_load = load i8* %matchsum_addr, align 1

]]></node>
<StgValue><ssdm name="matchsum_load"/></StgValue>
</operation>

<operation id="593" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="307" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:34  %tmp_65 = add i8 %matchsum_load, 1

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="594" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="308" bw="0" op_0_bw="8" op_1_bw="18">
<![CDATA[
:35  store i8 %tmp_65, i8* %matchsum_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="595" st_id="74" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_42 = fmul float %akt_load, %tmp_41

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="596" st_id="75" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_42 = fmul float %akt_load, %tmp_41

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="597" st_id="76" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_42 = fmul float %akt_load, %tmp_41

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="598" st_id="77" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_43 = fadd float %parameters_load_5, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="599" st_id="78" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_43 = fadd float %parameters_load_5, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="600" st_id="79" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_43 = fadd float %parameters_load_5, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="601" st_id="80" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_43 = fadd float %parameters_load_5, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="602" st_id="81" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_43 = fadd float %parameters_load_5, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="603" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="287" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
:14  store float %tmp_43, float* %parameters_addr_13, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="604" st_id="82" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_46 = fsub float %tmp_30, %tmp_43

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="605" st_id="83" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_46 = fsub float %tmp_30, %tmp_43

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="606" st_id="84" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_46 = fsub float %tmp_30, %tmp_43

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="607" st_id="85" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_46 = fsub float %tmp_30, %tmp_43

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="608" st_id="86" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_46 = fsub float %tmp_30, %tmp_43

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="609" st_id="87" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_47 = fmul float %tmp_46, %tmp_46

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="610" st_id="88" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_47 = fmul float %tmp_46, %tmp_46

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="611" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="291" bw="32" op_0_bw="16">
<![CDATA[
:18  %parameters_load_6 = load float* %parameters_addr_14, align 4

]]></node>
<StgValue><ssdm name="parameters_load_6"/></StgValue>
</operation>

<operation id="612" st_id="89" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_47 = fmul float %tmp_46, %tmp_46

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="613" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="291" bw="32" op_0_bw="16">
<![CDATA[
:18  %parameters_load_6 = load float* %parameters_addr_14, align 4

]]></node>
<StgValue><ssdm name="parameters_load_6"/></StgValue>
</operation>

<operation id="614" st_id="90" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_47 = fmul float %tmp_46, %tmp_46

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="615" st_id="91" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_48 = fsub float %tmp_47, %parameters_load_6

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="616" st_id="92" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_48 = fsub float %tmp_47, %parameters_load_6

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="617" st_id="93" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_48 = fsub float %tmp_47, %parameters_load_6

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="618" st_id="94" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_48 = fsub float %tmp_47, %parameters_load_6

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="619" st_id="95" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_48 = fsub float %tmp_47, %parameters_load_6

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="620" st_id="96" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_49 = fmul float %akt_load, %tmp_48

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="621" st_id="97" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_49 = fmul float %akt_load, %tmp_48

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="622" st_id="98" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_49 = fmul float %akt_load, %tmp_48

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="623" st_id="99" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_49 = fmul float %akt_load, %tmp_48

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="624" st_id="100" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_50 = fadd float %parameters_load_6, %tmp_49

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="625" st_id="101" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_50 = fadd float %parameters_load_6, %tmp_49

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="626" st_id="102" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_50 = fadd float %parameters_load_6, %tmp_49

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="627" st_id="103" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_50 = fadd float %parameters_load_6, %tmp_49

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="628" st_id="104" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_50 = fadd float %parameters_load_6, %tmp_49

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="629" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="297" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
:24  store float %tmp_50, float* %parameters_addr_14, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="630" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="301" bw="32" op_0_bw="16">
<![CDATA[
:28  %parameters_load_7 = load float* %parameters_addr_15, align 4

]]></node>
<StgValue><ssdm name="parameters_load_7"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="631" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="301" bw="32" op_0_bw="16">
<![CDATA[
:28  %parameters_load_7 = load float* %parameters_addr_15, align 4

]]></node>
<StgValue><ssdm name="parameters_load_7"/></StgValue>
</operation>

<operation id="632" st_id="107" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_62 = fmul float %alpha_w_load, %parameters_load_7

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="633" st_id="108" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_62 = fmul float %alpha_w_load, %parameters_load_7

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="634" st_id="109" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_62 = fmul float %alpha_w_load, %parameters_load_7

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="635" st_id="110" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_62 = fmul float %alpha_w_load, %parameters_load_7

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="636" st_id="111" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_63 = fsub float %parameters_load_7, %tmp_62

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="637" st_id="112" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_63 = fsub float %parameters_load_7, %tmp_62

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="638" st_id="113" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_63 = fsub float %parameters_load_7, %tmp_62

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="639" st_id="114" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_63 = fsub float %parameters_load_7, %tmp_62

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="640" st_id="115" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_63 = fsub float %parameters_load_7, %tmp_62

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="641" st_id="116" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_64 = fadd float %tmp_63, %alpha_w_load

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="642" st_id="117" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_64 = fadd float %tmp_63, %alpha_w_load

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="643" st_id="118" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_64 = fadd float %tmp_63, %alpha_w_load

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="644" st_id="119" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_64 = fadd float %tmp_63, %alpha_w_load

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="645" st_id="120" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_64 = fadd float %tmp_63, %alpha_w_load

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="646" st_id="121" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="305" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
:32  store float %tmp_64, float* %parameters_addr_15, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="647" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="310" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:37  br i1 %tmp_69, label %._crit_edge13.0, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="648" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="312" bw="32" op_0_bw="16">
<![CDATA[
:0  %parameters_load_9 = load float* %parameters_addr_9, align 4

]]></node>
<StgValue><ssdm name="parameters_load_9"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="649" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="312" bw="32" op_0_bw="16">
<![CDATA[
:0  %parameters_load_9 = load float* %parameters_addr_9, align 4

]]></node>
<StgValue><ssdm name="parameters_load_9"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="650" st_id="124" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_76 = fsub float %parameters_load_9, %alpha_w_load

]]></node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="651" st_id="125" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_76 = fsub float %parameters_load_9, %alpha_w_load

]]></node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="652" st_id="126" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_76 = fsub float %parameters_load_9, %alpha_w_load

]]></node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="653" st_id="127" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_76 = fsub float %parameters_load_9, %alpha_w_load

]]></node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="654" st_id="128" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_76 = fsub float %parameters_load_9, %alpha_w_load

]]></node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="655" st_id="129" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
:2  store float %tmp_76, float* %parameters_addr_9, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="656" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge13.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="657" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="317" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge13.0:0  br i1 %or_cond, label %._crit_edge13.1, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="658" st_id="129" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="32" op_0_bw="16">
<![CDATA[
:0  %parameters_load_11 = load float* %parameters_addr_12, align 4

]]></node>
<StgValue><ssdm name="parameters_load_11"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="659" st_id="130" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="319" bw="32" op_0_bw="16">
<![CDATA[
:0  %parameters_load_11 = load float* %parameters_addr_12, align 4

]]></node>
<StgValue><ssdm name="parameters_load_11"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="660" st_id="131" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_102_1 = fsub float %parameters_load_11, %alpha_w_load

]]></node>
<StgValue><ssdm name="tmp_102_1"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="661" st_id="132" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_102_1 = fsub float %parameters_load_11, %alpha_w_load

]]></node>
<StgValue><ssdm name="tmp_102_1"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="662" st_id="133" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_102_1 = fsub float %parameters_load_11, %alpha_w_load

]]></node>
<StgValue><ssdm name="tmp_102_1"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="663" st_id="134" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_102_1 = fsub float %parameters_load_11, %alpha_w_load

]]></node>
<StgValue><ssdm name="tmp_102_1"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="664" st_id="135" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_102_1 = fsub float %parameters_load_11, %alpha_w_load

]]></node>
<StgValue><ssdm name="tmp_102_1"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="665" st_id="136" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
:2  store float %tmp_102_1, float* %parameters_addr_12, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="666" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge13.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="667" st_id="137" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="324" bw="32" op_0_bw="16">
<![CDATA[
._crit_edge13.1:0  %sorted_weight_0 = load float* %parameters_addr_9, align 4

]]></node>
<StgValue><ssdm name="sorted_weight_0"/></StgValue>
</operation>

<operation id="668" st_id="137" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="325" bw="32" op_0_bw="16">
<![CDATA[
._crit_edge13.1:1  %sorted_weight_1 = load float* %parameters_addr_12, align 4

]]></node>
<StgValue><ssdm name="sorted_weight_1"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="669" st_id="138" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="324" bw="32" op_0_bw="16">
<![CDATA[
._crit_edge13.1:0  %sorted_weight_0 = load float* %parameters_addr_9, align 4

]]></node>
<StgValue><ssdm name="sorted_weight_0"/></StgValue>
</operation>

<operation id="670" st_id="138" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="325" bw="32" op_0_bw="16">
<![CDATA[
._crit_edge13.1:1  %sorted_weight_1 = load float* %parameters_addr_12, align 4

]]></node>
<StgValue><ssdm name="sorted_weight_1"/></StgValue>
</operation>

<operation id="671" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="326" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge13.1:2  br label %9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="672" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="329" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sorted_F_1 = phi float [ %sorted_F_1_2, %._crit_edge13.1 ], [ %sorted_F_1_42, %branch1 ]

]]></node>
<StgValue><ssdm name="sorted_F_1"/></StgValue>
</operation>

<operation id="673" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %j5_0_in = phi i32 [ 1, %._crit_edge13.1 ], [ %j5, %branch1 ]

]]></node>
<StgValue><ssdm name="j5_0_in"/></StgValue>
</operation>

<operation id="674" st_id="139" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %j5 = add nsw i32 -1, %j5_0_in

]]></node>
<StgValue><ssdm name="j5"/></StgValue>
</operation>

<operation id="675" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="332" bw="1" op_0_bw="32">
<![CDATA[
:4  %tmp_127 = trunc i32 %j5 to i1

]]></node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="676" st_id="139" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="333" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %sorted_F_1_42 = select i1 %tmp_127, float %sorted_F_1, float %sorted_F_0

]]></node>
<StgValue><ssdm name="sorted_F_1_42"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="677" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="334" bw="32" op_0_bw="32">
<![CDATA[
:6  %sorted_F_1_to_int = bitcast float %sorted_F_1_42 to i32

]]></node>
<StgValue><ssdm name="sorted_F_1_to_int"/></StgValue>
</operation>

<operation id="678" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="335" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp_107 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sorted_F_1_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="679" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="336" bw="23" op_0_bw="32">
<![CDATA[
:8  %tmp_131 = trunc i32 %sorted_F_1_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="680" st_id="140" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="337" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9  %notlhs8 = icmp ne i8 %tmp_107, -1

]]></node>
<StgValue><ssdm name="notlhs8"/></StgValue>
</operation>

<operation id="681" st_id="140" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="338" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:10  %notrhs8 = icmp eq i23 %tmp_131, 0

]]></node>
<StgValue><ssdm name="notrhs8"/></StgValue>
</operation>

<operation id="682" st_id="140" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %tmp_111 = or i1 %notrhs8, %notlhs8

]]></node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="683" st_id="140" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12  %tmp_112 = and i1 %tmp_61, %tmp_111

]]></node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="684" st_id="140" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="341" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_113 = fcmp ogt float %sorted_F_1_2, %sorted_F_1_42

]]></node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="685" st_id="140" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14  %tmp_114 = and i1 %tmp_112, %tmp_113

]]></node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="686" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="328" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %index_1_1 = phi i32 [ 1, %._crit_edge13.1 ], [ %index_1, %branch1 ]

]]></node>
<StgValue><ssdm name="index_1_1"/></StgValue>
</operation>

<operation id="687" st_id="141" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="343" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_80 = icmp sgt i32 %j5_0_in, 0

]]></node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="688" st_id="141" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:16  %tmp_81 = and i1 %tmp_114, %tmp_80

]]></node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="689" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="345" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:17  br i1 %tmp_81, label %branch1, label %branch4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="690" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch1:0  %tmp_87 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1818)

]]></node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="691" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
branch1:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 4, i32 2, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="692" st_id="141" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch1:2  %index_1 = select i1 %tmp_127, i32 %index_1_1, i32 0

]]></node>
<StgValue><ssdm name="index_1"/></StgValue>
</operation>

<operation id="693" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
branch1:3  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1818, i32 %tmp_87)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="694" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="0" op_0_bw="0">
<![CDATA[
branch1:4  br label %9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="695" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="1" op_0_bw="32">
<![CDATA[
branch4:0  %tmp_132 = trunc i32 %j5_0_in to i1

]]></node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="696" st_id="141" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch4:1  %sorted_weight_0_2 = select i1 %tmp_132, float %sorted_weight_0, float %sorted_weight_1

]]></node>
<StgValue><ssdm name="sorted_weight_0_2"/></StgValue>
</operation>

<operation id="697" st_id="141" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
</and_exp></or_exp>
</condition>

<node id="355" bw="0" op_0_bw="1" op_1_bw="18">
<![CDATA[
branch4:2  store i1 false, i1* %back_gauss_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="698" st_id="141" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="0" op_0_bw="1" op_1_bw="18">
<![CDATA[
branch4:3  store i1 false, i1* %back_gauss_addr_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="699" st_id="141" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch4:4  %B_1 = fadd float %sorted_weight_0_2, 0.000000e+00

]]></node>
<StgValue><ssdm name="B_1"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="700" st_id="142" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch4:4  %B_1 = fadd float %sorted_weight_0_2, 0.000000e+00

]]></node>
<StgValue><ssdm name="B_1"/></StgValue>
</operation>

<operation id="701" st_id="142" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch4:5  %not_j5_0_in_t = xor i1 %tmp_132, true

]]></node>
<StgValue><ssdm name="not_j5_0_in_t"/></StgValue>
</operation>

<operation id="702" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="359" bw="18" op_0_bw="18" op_1_bw="17" op_2_bw="1">
<![CDATA[
branch4:6  %tmp_128 = call i18 @_ssdm_op_BitConcatenate.i18.i17.i1(i17 %tmp_34, i1 %not_j5_0_in_t)

]]></node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="703" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="360" bw="64" op_0_bw="18">
<![CDATA[
branch4:7  %tmp_129 = zext i18 %tmp_128 to i64

]]></node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="704" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="361" bw="18" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch4:8  %back_gauss_addr_2 = getelementptr [153600 x i1]* @back_gauss, i64 0, i64 %tmp_129

]]></node>
<StgValue><ssdm name="back_gauss_addr_2"/></StgValue>
</operation>

<operation id="705" st_id="142" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="362" bw="0" op_0_bw="1" op_1_bw="18">
<![CDATA[
branch4:9  store i1 true, i1* %back_gauss_addr_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="706" st_id="143" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch4:4  %B_1 = fadd float %sorted_weight_0_2, 0.000000e+00

]]></node>
<StgValue><ssdm name="B_1"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="707" st_id="144" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch4:4  %B_1 = fadd float %sorted_weight_0_2, 0.000000e+00

]]></node>
<StgValue><ssdm name="B_1"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="708" st_id="145" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch4:4  %B_1 = fadd float %sorted_weight_0_2, 0.000000e+00

]]></node>
<StgValue><ssdm name="B_1"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="709" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="32">
<![CDATA[
branch4:10  %B_1_to_int = bitcast float %B_1 to i32

]]></node>
<StgValue><ssdm name="B_1_to_int"/></StgValue>
</operation>

<operation id="710" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch4:11  %tmp_115 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %B_1_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="711" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="23" op_0_bw="32">
<![CDATA[
branch4:12  %tmp_133 = trunc i32 %B_1_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="712" st_id="146" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="366" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch4:13  %notlhs10 = icmp ne i8 %tmp_115, -1

]]></node>
<StgValue><ssdm name="notlhs10"/></StgValue>
</operation>

<operation id="713" st_id="146" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
branch4:14  %notrhs10 = icmp eq i23 %tmp_133, 0

]]></node>
<StgValue><ssdm name="notrhs10"/></StgValue>
</operation>

<operation id="714" st_id="146" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch4:15  %tmp_117 = or i1 %notrhs10, %notlhs10

]]></node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="715" st_id="146" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch4:16  %tmp_118 = fcmp oge float %B_1, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="716" st_id="146" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch4:17  %tmp_119 = and i1 %tmp_117, %tmp_118

]]></node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="717" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="371" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch4:18  br i1 %tmp_119, label %.loopexit, label %10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="718" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp><literal name="tmp_90" val="1"/>
<literal name="tmp_119" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<node id="373" bw="19" op_0_bw="32">
<![CDATA[
:0  %tmp_134 = trunc i32 %index_1_1 to i19

]]></node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="719" st_id="146" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="tmp_90" val="1"/>
<literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
:1  %tmp_135 = select i1 %tmp_132, i19 1, i19 %tmp_134

]]></node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="720" st_id="146" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="tmp_90" val="1"/>
<literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<node id="375" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %tmp_130 = add i19 %tmp_92_cast, %tmp_135

]]></node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="721" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="tmp_90" val="1"/>
<literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<node id="376" bw="64" op_0_bw="19">
<![CDATA[
:3  %tmp_130_cast = sext i19 %tmp_130 to i64

]]></node>
<StgValue><ssdm name="tmp_130_cast"/></StgValue>
</operation>

<operation id="722" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="tmp_90" val="1"/>
<literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<node id="377" bw="18" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %back_gauss_addr_3 = getelementptr [153600 x i1]* @back_gauss, i64 0, i64 %tmp_130_cast

]]></node>
<StgValue><ssdm name="back_gauss_addr_3"/></StgValue>
</operation>

<operation id="723" st_id="146" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="tmp_90" val="1"/>
<literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<node id="378" bw="0" op_0_bw="1" op_1_bw="18">
<![CDATA[
:5  store i1 true, i1* %back_gauss_addr_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="724" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="tmp_90" val="1"/>
<literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<node id="379" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="725" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="381" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:0  br label %11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="726" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="383" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %p_0 = phi i1 [ false, %.loopexit ], [ true, %8 ]

]]></node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="727" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="384" bw="0" op_0_bw="1">
<![CDATA[
:1  ret i1 %p_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
