Return-Path: <linux-kernel+bounces-581458-lists+linux-kernel=lfdr.de@vger.kernel.org>
X-Original-To: lists+linux-kernel@lfdr.de
Delivered-To: lists+linux-kernel@lfdr.de
Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org [IPv6:2604:1380:45e3:2400::1])
	by mail.lfdr.de (Postfix) with ESMTPS id 79B48A7600F
	for <lists+linux-kernel@lfdr.de>; Mon, 31 Mar 2025 09:28:17 +0200 (CEST)
Received: from smtp.subspace.kernel.org (relay.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by sv.mirrors.kernel.org (Postfix) with ESMTPS id D1E413A8FD9
	for <lists+linux-kernel@lfdr.de>; Mon, 31 Mar 2025 07:28:02 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id C26441B6CE4;
	Mon, 31 Mar 2025 07:28:12 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="QHc/iNTr"
Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id A2E4F3E47B
	for <linux-kernel@vger.kernel.org>; Mon, 31 Mar 2025 07:28:09 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1743406091; cv=none; b=Z/zkq1TfVY0/wr19+3RXt8CwSinlN2F87DZypH9RqW47JdGvWfMExV2iWctkXQuw8AA0nVC7OyXgu0571aX3yqXBQWm/oz9he2VlwWXtvG3SNiNfzHZCxw+i4m8mP6/aiOHtl34H141MDGJyF9TP+JUtVNF2z6hpI2bYpNnxqMM=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1743406091; c=relaxed/simple;
	bh=G3+SLx1S+eQfbmOPWq+MSxweKtTaJj5eojS/glD+ZDU=;
	h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version:
	 Content-Type:Content-Disposition:In-Reply-To; b=FULK7txa0taP4W2diYX1WTnb4MTMVYWSrZB2LllQ56aPvKrh+RjwS5nCA8ACDHMCzZQfafx3K6Cp+eMIRGi08wZD+vcIW0BQ4Klwu/yyGRt3Hl8DKLYDIc/GRbKhjcOu6wdyGnB+ZoZPdUV06VuMzLjc0JQtD6G4UIUfcm+ebww=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=QHc/iNTr; arc=none smtp.client-ip=205.220.168.131
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com
Received: from pps.filterd (m0279864.ppops.net [127.0.0.1])
	by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 52V6kdVd014223
	for <linux-kernel@vger.kernel.org>; Mon, 31 Mar 2025 07:28:08 GMT
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=
	cc:content-type:date:from:in-reply-to:message-id:mime-version
	:references:subject:to; s=qcppdkim1; bh=hZyUpa3rAkBi+PARgDkDOefn
	jJbsZvmSzJyud7QTZuA=; b=QHc/iNTrhIoDH/lrk7ZWrABa82aIXTq0QgXUE5jK
	J7PVxBuV1BwIeMhT+VNT8yqPxwbfDkZ/pZjDambkRESYAjgvJHaa6RoGPRpADlI8
	myH9ZVzg002HjAY49ZvKRuiTnCckJFl3G+GJznbIUGtWrx+nWsbl24sPJJ3ov5Jl
	CM0nVotoBMSx7ZBptBQ6r1+JTL4kf0afkzBeCC3aG1HHWPgxpD4Gc9L7uZJ7kvwl
	NjOO6MaeHS2o6+G8OIFL9XeglyeMRs23xKRvw9vZwRh6jo+b5xIwzJ2ObsCbjZzx
	NdOGp3jaUHQRCP9Klbl/QgL798tVSriqqG0SHdGtODlzTA==
Received: from mail-qk1-f197.google.com (mail-qk1-f197.google.com [209.85.222.197])
	by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 45pa1nupt1-1
	(version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT)
	for <linux-kernel@vger.kernel.org>; Mon, 31 Mar 2025 07:28:08 +0000 (GMT)
Received: by mail-qk1-f197.google.com with SMTP id af79cd13be357-7c5750ca8b2so696299685a.0
        for <linux-kernel@vger.kernel.org>; Mon, 31 Mar 2025 00:28:08 -0700 (PDT)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20230601; t=1743406086; x=1744010886;
        h=in-reply-to:content-disposition:mime-version:references:message-id
         :subject:cc:to:from:date:x-gm-message-state:from:to:cc:subject:date
         :message-id:reply-to;
        bh=hZyUpa3rAkBi+PARgDkDOefnjJbsZvmSzJyud7QTZuA=;
        b=hlawo4nLF9wX9P2CCmRrARfRezCORkltoD0LJB+nlsgnnlsHjpU1vD9RLWNRShUW2z
         tdLNSr5HhyqKfuEXJkcmhwO6JJMDNqiG9sXKoIdGQopOzDbbpehmTstLdyDKmxlmDZMW
         FOfYLQFj174h4AL94HA3xaVHESXkdoH/va3yPD0mx1/6jZqAr664otQtulkBFN3smkAj
         Vrq8zx//e6QkthFEX14BjzIyQKBuDMKi36ybcxpqcty+sAoZHidXjvDL9Ft2hKMA89wy
         Zq0gbUTNaW3zKZCy4cA1aNXSedj2deDtPpa/crEV6XMuTmCMHabyLt/5F/+f5aPTqT12
         VNEA==
X-Forwarded-Encrypted: i=1; AJvYcCUrX5cOOzMRLr+IrpOI4qWR3JSV6j+dVoJ0CEobWV8PUYShkCE9SCQjbOpefSOqgXlCjPlu0YYU8QQoQFs=@vger.kernel.org
X-Gm-Message-State: AOJu0YzK1WzNQbgftgKwcUazBynj6bq5+a5tfADT0ST9Sd1VXI30IXFA
	lOiXSOSVbE589EoYMpAeoz/hkqHxt1O4SIGuD6fxj0mIGZo8NxmUcLrcZrVDpxflr8BZJ2gT2mX
	OUGUIjRPYvVLuB9HrKT7+jdwAovAtCjhc11/GG/UImBoF9mbwq5DsR9whYwA7CjY=
X-Gm-Gg: ASbGnctO+AW/NSP0fQiIQ0FAdtQE9NMzI2uCwNxbs66WwmAJ63A6qYTkiKUbPgIT17l
	UQvq0/HolxkZSLW50wbCbYOd0sviU6gE4ljpM8F2lnL5p8LE+tTdWqQFFxH/20g9ZXxugAo9X+X
	C2ifWvZSPGC8vpx7vsuWTbOkDRgcOS+RSmzPj4vV8c+m8DbafQT+DCjSmd6G9f6gwU9Igrk8Rcy
	G4dRstWB2kfRjkc9HcmvMJvjytuJinYm0TDYRiwwkHRDDOij/CBhl2j8yiGkZxg54ASWEhRS4kU
	Q3kD6d486N5O4vUtj0I85/SSRzRVmjrUMQGM/stOQUX+wcLCSHpJGnBlSBObF1S6uAeOIvHV0LC
	acGA=
X-Received: by 2002:a05:620a:470f:b0:7c5:9731:3c7b with SMTP id af79cd13be357-7c69087d968mr1350297585a.36.1743406086439;
        Mon, 31 Mar 2025 00:28:06 -0700 (PDT)
X-Google-Smtp-Source: AGHT+IFHdlYf0Zt8oO7dWXCZz8tMTpvz1k8xD57XWx7S84EqWU/TjVkwdon5MCGQ3y9pcpy5ZttFRg==
X-Received: by 2002:a05:620a:470f:b0:7c5:9731:3c7b with SMTP id af79cd13be357-7c69087d968mr1350294685a.36.1743406085964;
        Mon, 31 Mar 2025 00:28:05 -0700 (PDT)
Received: from eriador.lumag.spb.ru (2001-14ba-a0c3-3a00--7a1.rev.dnainternet.fi. [2001:14ba:a0c3:3a00::7a1])
        by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-54b094bb427sm1061141e87.49.2025.03.31.00.28.02
        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
        Mon, 31 Mar 2025 00:28:03 -0700 (PDT)
Date: Mon, 31 Mar 2025 10:28:00 +0300
From: Dmitry Baryshkov <dmitry.baryshkov@oss.qualcomm.com>
To: Xin Ji <xji@analogixsemi.com>
Cc: Andrzej Hajda <andrzej.hajda@intel.com>,
        Neil Armstrong <neil.armstrong@linaro.org>,
        Robert Foss <rfoss@kernel.org>,
        Laurent Pinchart <Laurent.pinchart@ideasonboard.com>,
        Jonas Karlman <jonas@kwiboo.se>,
        Jernej Skrabec <jernej.skrabec@gmail.com>,
        Maarten Lankhorst <maarten.lankhorst@linux.intel.com>,
        Maxime Ripard <mripard@kernel.org>,
        Thomas Zimmermann <tzimmermann@suse.de>,
        David Airlie <airlied@gmail.com>, Simona Vetter <simona@ffwll.ch>,
        Bernie Liang <bliang@analogixsemi.com>,
        Qilin Wen <qwen@analogixsemi.com>,
        "treapking@chromium.org" <treapking@chromium.org>,
        "dri-devel@lists.freedesktop.org" <dri-devel@lists.freedesktop.org>,
        "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>
Subject: Re: [PATCH v2] drm/bridge:anx7625: Enable DSC feature
Message-ID: <z5uepwsk6t6j5zlkrfrkcuodcmx477b7wr7smziwj4nf3avhv2@p7bqiun4yxb7>
References: <20250327115616.1271635-1-xji@analogixsemi.com>
 <gs2pn7o33hjzfpljzjprorof3xehhui5mvsrbnnpu4gwyncw5u@zvlez4dpgv3f>
 <BY5PR04MB6739BEDCE701FBC346106E21C7AD2@BY5PR04MB6739.namprd04.prod.outlook.com>
Precedence: bulk
X-Mailing-List: linux-kernel@vger.kernel.org
List-Id: <linux-kernel.vger.kernel.org>
List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <BY5PR04MB6739BEDCE701FBC346106E21C7AD2@BY5PR04MB6739.namprd04.prod.outlook.com>
X-Proofpoint-ORIG-GUID: szTGb5HMiZ59WC-_sYAB6csthCMWeVUY
X-Proofpoint-GUID: szTGb5HMiZ59WC-_sYAB6csthCMWeVUY
X-Authority-Analysis: v=2.4 cv=MPlgmNZl c=1 sm=1 tr=0 ts=67ea4408 cx=c_pps a=50t2pK5VMbmlHzFWWp8p/g==:117 a=xqWC_Br6kY4A:10 a=kj9zAlcOel0A:10 a=Vs1iUdzkB0EA:10 a=bbNUuHX0AAAA:8 a=O8w02n9TKN_3-gt52VEA:9 a=CjuIK1q_8ugA:10 a=IoWCM6iH3mJn3m4BftBB:22
 a=3b-t3vAtY4IUXy2q2Ylb:22
X-Proofpoint-Virus-Version: vendor=baseguard
 engine=ICAP:2.0.293,Aquarius:18.0.1095,Hydra:6.0.680,FMLib:17.12.68.34
 definitions=2025-03-31_03,2025-03-27_02,2024-11-22_01
X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 lowpriorityscore=0
 malwarescore=0 suspectscore=0 phishscore=0 spamscore=0 clxscore=1015
 bulkscore=0 mlxlogscore=999 impostorscore=0 mlxscore=0 adultscore=0
 priorityscore=1501 classifier=spam authscore=0 authtc=n/a authcc=
 route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2502280000
 definitions=main-2503310052

On Mon, Mar 31, 2025 at 05:44:58AM +0000, Xin Ji wrote:
> > > 4K30(3840x2160 30Hz) timing pixel clock around 297M, for 24bits RGB
> > > pixel data format, total transport bandwidth need 297M*24(at least
> > > 7.2Gbps) more than anx7625 mipi rx lane bandwidth(maximum 6Gbps,
> > > 4lanes, each lane 1.5Gbps). Without DSC function, anx7625 cannot
> > > receive 4K30 video timing.
> > >
> > > When display pixel clock exceed 250M, driver will enable DSC feature,
> > > and the compression ratio is 3:1, eg: 4K30's pixel clock around 297M,
> > > bandwidth 7.2G will be compressed to 7.2G/3 = 2.4G. Then anx7625 can
> > > receive 4K30 video timing and do decompress, then package video data
> > > and send to sink device through DP link.
> > >
> > > Anx7625 is bridge IC, sink monitor only receive normal DP signal from
> > > anx7625, sink device didn't know DSC information between SOC and
> > > anx7625
> > >
> > > v2:
> > > 1. Add more commit message
> > > 2. Remove unused code
> > > 3. Add more comment
> > 
> > This part is useless, it adds no information. It is as good as 'changed it'.
> OK, I'll remove it
> > 
> > > 4. Remove dsc_en flag
> > >
> > > Signed-off-by: Xin Ji <xji@analogixsemi.com>
> > > ---
> > >  drivers/gpu/drm/bridge/analogix/anx7625.c | 299
> > > ++++++++++++++++++----  drivers/gpu/drm/bridge/analogix/anx7625.h |
> > > 31 +++
> > >  2 files changed, 274 insertions(+), 56 deletions(-)
> > >
> > > diff --git a/drivers/gpu/drm/bridge/analogix/anx7625.c
> > > b/drivers/gpu/drm/bridge/analogix/anx7625.c
> > > index 4be34d5c7a3b..bae76d9a665f 100644
> > > --- a/drivers/gpu/drm/bridge/analogix/anx7625.c
> > > +++ b/drivers/gpu/drm/bridge/analogix/anx7625.c
> > > @@ -9,6 +9,7 @@
> > >  #include <linux/interrupt.h>
> > >  #include <linux/iopoll.h>
> > >  #include <linux/kernel.h>
> > > +#include <linux/math64.h>
> > >  #include <linux/module.h>
> > >  #include <linux/mutex.h>
> > >  #include <linux/pm_runtime.h>
> > > @@ -22,6 +23,7 @@
> > >
> > >  #include <drm/display/drm_dp_aux_bus.h>  #include
> > > <drm/display/drm_dp_helper.h>
> > > +#include <drm/display/drm_dsc_helper.h>
> > >  #include <drm/display/drm_hdcp_helper.h>  #include
> > > <drm/drm_atomic_helper.h>  #include <drm/drm_bridge.h> @@ -476,11
> > > +478,159 @@ static int anx7625_set_k_value(struct anx7625_data *ctx)
> > >                                MIPI_DIGITAL_ADJ_1, 0x3D);  }
> > >
> > > +static bool anx7625_dsc_check(struct anx7625_data *ctx) {
> > > +     if (ctx->dt.pixelclock.min > DSC_PIXEL_CLOCK)
> > > +             return true;
> > 
> > So, now DSC is enabled unconditionally just because the clock is too high. Let's
> > see...
> Yes
> > 
> > > +
> > > +     return false;
> > > +}
> > > +
> > > +static inline int anx7625_h_timing_reg_write(struct anx7625_data *ctx,
> > > +                                          struct i2c_client *client,
> > > +                                          u8 reg_addr, u16 val,
> > > +                                          bool dsc_check) {
> > > +     int ret;
> > > +
> > > +     if (dsc_check && anx7625_dsc_check(ctx))
> > > +             val = dsc_div(val);
> > > +
> > > +     ret = anx7625_reg_write(ctx, client, reg_addr, val);
> > > +     ret |= anx7625_reg_write(ctx, client, reg_addr + 1, val >> 8);
> > > +
> > > +     return ret;
> > > +}
> > > +
> > > +static int anx7625_h_timing_write(struct anx7625_data *ctx,
> > > +                               struct i2c_client *client,
> > > +                               bool rx_h_timing) {
> > > +     u16 htotal;
> > > +     int ret;
> > > +
> > > +     htotal = ctx->dt.hactive.min + ctx->dt.hfront_porch.min +
> > > +                      ctx->dt.hback_porch.min + ctx->dt.hsync_len.min;
> > > +     /* Htotal */
> > > +     ret = anx7625_h_timing_reg_write(ctx, client,
> > HORIZONTAL_TOTAL_PIXELS_L,
> > > +                                      htotal, rx_h_timing);
> > > +     /* Hactive */
> > > +     ret |= anx7625_h_timing_reg_write(ctx, client,
> > HORIZONTAL_ACTIVE_PIXELS_L,
> > > +                                       ctx->dt.hactive.min, rx_h_timing);
> > > +     /* HFP */
> > > +     ret |= anx7625_h_timing_reg_write(ctx, client,
> > HORIZONTAL_FRONT_PORCH_L,
> > > +                                       ctx->dt.hfront_porch.min, rx_h_timing);
> > > +     /* HWS */
> > > +     ret |= anx7625_h_timing_reg_write(ctx, client,
> > HORIZONTAL_SYNC_WIDTH_L,
> > > +                                       ctx->dt.hsync_len.min, rx_h_timing);
> > > +     /* HBP */
> > > +     ret |= anx7625_h_timing_reg_write(ctx, client,
> > HORIZONTAL_BACK_PORCH_L,
> > > +                                       ctx->dt.hback_porch.min,
> > > + rx_h_timing);
> > > +
> > > +     return ret;
> > > +}
> > > +
> > > +static int anx7625_v_timing_write(struct anx7625_data *ctx,
> > > +                               struct i2c_client *client) {
> > > +     int ret;
> > > +
> > > +     /* Vactive */
> > > +     ret = anx7625_reg_write(ctx, client, ACTIVE_LINES_L,
> > > +                             ctx->dt.vactive.min);
> > > +     ret |= anx7625_reg_write(ctx, client, ACTIVE_LINES_H,
> > > +                              ctx->dt.vactive.min >> 8);
> > > +     /* VFP */
> > > +     ret |= anx7625_reg_write(ctx, client, VERTICAL_FRONT_PORCH,
> > > +                              ctx->dt.vfront_porch.min);
> > > +     /* VWS */
> > > +     ret |= anx7625_reg_write(ctx, client, VERTICAL_SYNC_WIDTH,
> > > +                              ctx->dt.vsync_len.min);
> > > +     /* VBP */
> > > +     ret |= anx7625_reg_write(ctx, client, VERTICAL_BACK_PORCH,
> > > +                              ctx->dt.vback_porch.min);
> > > +
> > > +     return ret;
> > > +}
> > > +
> > > +static int anx7625_set_dsc_params(struct anx7625_data *ctx) {
> > > +     int ret, i;
> > > +     u16 htotal, vtotal;
> > > +
> > > +     if (!anx7625_dsc_check(ctx))
> > > +             return 0;
> > > +
> > > +     /* Video Horizontal timing */
> > > +     ret = anx7625_h_timing_write(ctx, ctx->i2c.tx_p2_client, false);
> > > +
> > > +     /* Video Vertical timing */
> > > +     ret |= anx7625_v_timing_write(ctx, ctx->i2c.tx_p2_client);
> > > +
> > > +     /* Vtotal */
> > > +     vtotal = ctx->dt.vactive.min + ctx->dt.vfront_porch.min +
> > > +              ctx->dt.vback_porch.min + ctx->dt.vsync_len.min;
> > > +     ret |= anx7625_reg_write(ctx, ctx->i2c.tx_p2_client, TOTAL_LINES_L,
> > > +                              vtotal);
> > > +     ret |= anx7625_reg_write(ctx, ctx->i2c.tx_p2_client, TOTAL_LINES_H,
> > > +                              vtotal >> 8);
> > > +     /* Htotal */
> > > +     ret |= anx7625_reg_write(ctx, ctx->i2c.rx_p0_client, TOTAL_PIXEL_L_7E,
> > > +                              htotal);
> > > +     ret |= anx7625_reg_write(ctx, ctx->i2c.rx_p0_client, TOTAL_PIXEL_H_7E,
> > > +                              htotal >> 8);
> > > +     /* Hactive */
> > > +     ret |= anx7625_reg_write(ctx, ctx->i2c.rx_p0_client,
> > > +                              ACTIVE_PIXEL_L_7E, ctx->dt.hactive.min);
> > > +     ret |= anx7625_reg_write(ctx, ctx->i2c.rx_p0_client,
> > > +                              ACTIVE_PIXEL_H_7E, ctx->dt.hactive.min >> 8);
> > > +     /* HFP */
> > > +     ret |= anx7625_reg_write(ctx, ctx->i2c.rx_p0_client,
> > > +                              HORIZON_FRONT_PORCH_L_7E,
> > > +                              ctx->dt.hfront_porch.min);
> > > +     ret |= anx7625_reg_write(ctx, ctx->i2c.rx_p0_client,
> > > +                              HORIZON_FRONT_PORCH_H_7E,
> > > +                              ctx->dt.hfront_porch.min >> 8);
> > > +     /* HWS */
> > > +     ret |= anx7625_reg_write(ctx, ctx->i2c.rx_p0_client,
> > > +                              HORIZON_SYNC_WIDTH_L_7E,
> > > +                              ctx->dt.hsync_len.min);
> > > +     ret |= anx7625_reg_write(ctx, ctx->i2c.rx_p0_client,
> > > +                              HORIZON_SYNC_WIDTH_H_7E,
> > > +                              ctx->dt.hsync_len.min >> 8);
> > > +     /* HBP */
> > > +     ret |= anx7625_reg_write(ctx, ctx->i2c.rx_p0_client,
> > > +                              HORIZON_BACK_PORCH_L_7E,
> > > +                              ctx->dt.hback_porch.min);
> > > +     ret |= anx7625_reg_write(ctx, ctx->i2c.rx_p0_client,
> > > +                              HORIZON_BACK_PORCH_H_7E,
> > > +                              ctx->dt.hback_porch.min >> 8);
> > > +
> > > +     /* Config DSC decoder internal blank timing for decoder to start */
> > > +     ret |= anx7625_reg_write(ctx, ctx->i2c.rx_p1_client,
> > > +                              H_BLANK_L,
> > > +                              dsc_div(htotal - ctx->dt.hactive.min));
> > > +     ret |= anx7625_reg_write(ctx, ctx->i2c.rx_p1_client,
> > > +                              H_BLANK_H,
> > > +                              dsc_div(htotal - ctx->dt.hactive.min)
> > > + >> 8);
> > > +
> > > +     /* Compress ratio  RATIO bit[7:6] */
> > > +     ret |= anx7625_write_and(ctx, ctx->i2c.rx_p0_client, R_I2C_1, 0x3F);
> > > +     ret |= anx7625_write_or(ctx, ctx->i2c.rx_p0_client, R_I2C_1,
> > > +                             (5 - DSC_COMPRESS_RATIO) << 6);
> > > +     /*PPS table*/
> > > +     for (i = 0; i < PPS_SIZE; i += PPS_BLOCK_SIZE)
> > > +             ret |= anx7625_reg_block_write(ctx, ctx->i2c.rx_p2_client,
> > > +                                            R_PPS_REG_0 + i, PPS_BLOCK_SIZE,
> > > +                                            &ctx->pps_table[i]);
> > > +
> > > +     return ret;
> > > +}
> > > +
> > >  static int anx7625_dsi_video_timing_config(struct anx7625_data *ctx)
> > > {
> > >       struct device *dev = ctx->dev;
> > >       unsigned long m, n;
> > > -     u16 htotal;
> > >       int ret;
> > >       u8 post_divider = 0;
> > >
> > > @@ -506,48 +656,12 @@ static int anx7625_dsi_video_timing_config(struct
> > anx7625_data *ctx)
> > >       ret |= anx7625_write_or(ctx, ctx->i2c.rx_p1_client,
> > >                               MIPI_LANE_CTRL_0, ctx->pdata.mipi_lanes
> > > - 1);
> > >
> > > -     /* Htotal */
> > > -     htotal = ctx->dt.hactive.min + ctx->dt.hfront_porch.min +
> > > -             ctx->dt.hback_porch.min + ctx->dt.hsync_len.min;
> > > -     ret |= anx7625_reg_write(ctx, ctx->i2c.rx_p2_client,
> > > -                     HORIZONTAL_TOTAL_PIXELS_L, htotal & 0xFF);
> > > -     ret |= anx7625_reg_write(ctx, ctx->i2c.rx_p2_client,
> > > -                     HORIZONTAL_TOTAL_PIXELS_H, htotal >> 8);
> > > -     /* Hactive */
> > > -     ret |= anx7625_reg_write(ctx, ctx->i2c.rx_p2_client,
> > > -                     HORIZONTAL_ACTIVE_PIXELS_L, ctx->dt.hactive.min & 0xFF);
> > > -     ret |= anx7625_reg_write(ctx, ctx->i2c.rx_p2_client,
> > > -                     HORIZONTAL_ACTIVE_PIXELS_H, ctx->dt.hactive.min >> 8);
> > > -     /* HFP */
> > > -     ret |= anx7625_reg_write(ctx, ctx->i2c.rx_p2_client,
> > > -                     HORIZONTAL_FRONT_PORCH_L, ctx->dt.hfront_porch.min);
> > > -     ret |= anx7625_reg_write(ctx, ctx->i2c.rx_p2_client,
> > > -                     HORIZONTAL_FRONT_PORCH_H,
> > > -                     ctx->dt.hfront_porch.min >> 8);
> > > -     /* HWS */
> > > -     ret |= anx7625_reg_write(ctx, ctx->i2c.rx_p2_client,
> > > -                     HORIZONTAL_SYNC_WIDTH_L, ctx->dt.hsync_len.min);
> > > -     ret |= anx7625_reg_write(ctx, ctx->i2c.rx_p2_client,
> > > -                     HORIZONTAL_SYNC_WIDTH_H, ctx->dt.hsync_len.min >> 8);
> > > -     /* HBP */
> > > -     ret |= anx7625_reg_write(ctx, ctx->i2c.rx_p2_client,
> > > -                     HORIZONTAL_BACK_PORCH_L, ctx->dt.hback_porch.min);
> > > -     ret |= anx7625_reg_write(ctx, ctx->i2c.rx_p2_client,
> > > -                     HORIZONTAL_BACK_PORCH_H, ctx->dt.hback_porch.min >> 8);
> > > -     /* Vactive */
> > > -     ret |= anx7625_reg_write(ctx, ctx->i2c.rx_p2_client, ACTIVE_LINES_L,
> > > -                     ctx->dt.vactive.min);
> > > -     ret |= anx7625_reg_write(ctx, ctx->i2c.rx_p2_client, ACTIVE_LINES_H,
> > > -                     ctx->dt.vactive.min >> 8);
> > > -     /* VFP */
> > > -     ret |= anx7625_reg_write(ctx, ctx->i2c.rx_p2_client,
> > > -                     VERTICAL_FRONT_PORCH, ctx->dt.vfront_porch.min);
> > > -     /* VWS */
> > > -     ret |= anx7625_reg_write(ctx, ctx->i2c.rx_p2_client,
> > > -                     VERTICAL_SYNC_WIDTH, ctx->dt.vsync_len.min);
> > > -     /* VBP */
> > > -     ret |= anx7625_reg_write(ctx, ctx->i2c.rx_p2_client,
> > > -                     VERTICAL_BACK_PORCH, ctx->dt.vback_porch.min);
> > > +     /* Video Horizontal timing */
> > > +     ret |= anx7625_h_timing_write(ctx, ctx->i2c.rx_p2_client, true);
> > > +
> > > +     /* Video Vertical timing */
> > > +     ret |= anx7625_v_timing_write(ctx, ctx->i2c.rx_p2_client);
> > > +
> > 
> > Please split this part into two commits: one refactoring timing programming into
> > two functions and another one introducing DSC support.
> > It is hard to review timing programming otherwise.
> 
> OK
> 
> > 
> > >       /* M value */
> > >       ret |= anx7625_reg_write(ctx, ctx->i2c.rx_p1_client,
> > >                       MIPI_PLL_M_NUM_23_16, (m >> 16) & 0xff); @@
> > > -663,9 +777,15 @@ static int anx7625_dsi_config(struct anx7625_data
> > > *ctx)
> > >
> > >       DRM_DEV_DEBUG_DRIVER(dev, "config dsi.\n");
> > >
> > > -     /* DSC disable */
> > > -     ret = anx7625_write_and(ctx, ctx->i2c.rx_p0_client,
> > > -                             R_DSC_CTRL_0, ~DSC_EN);
> > > +     ret = anx7625_set_dsc_params(ctx);
> > > +     if (anx7625_dsc_check(ctx))
> > > +             /* DSC enable */
> > > +             ret |= anx7625_write_or(ctx, ctx->i2c.rx_p0_client,
> > > +                                     R_DSC_CTRL_0, DSC_EN);
> > > +     else
> > > +             /* DSC disable */
> > > +             ret |= anx7625_write_and(ctx, ctx->i2c.rx_p0_client,
> > > +                                      R_DSC_CTRL_0, ~DSC_EN);
> > >
> > >       ret |= anx7625_api_dsi_config(ctx);
> > >
> > > @@ -2083,6 +2203,7 @@ static int anx7625_setup_dsi_device(struct
> > anx7625_data *ctx)
> > >               MIPI_DSI_MODE_VIDEO_HSE |
> > >               MIPI_DSI_HS_PKT_END_ALIGNED;
> > >
> > > +     dsi->dsc = &ctx->dsc;
> > >       ctx->dsi = dsi;
> > >
> > >       return 0;
> > > @@ -2187,19 +2308,69 @@ anx7625_bridge_mode_valid(struct drm_bridge
> > *bridge,
> > >       struct device *dev = ctx->dev;
> > >
> > >       DRM_DEV_DEBUG_DRIVER(dev, "drm mode checking\n");
> > > +     if (mode->clock > SUPPORT_PIXEL_CLOCK)
> > > +             return MODE_CLOCK_HIGH;
> > > +
> > > +     if (mode->clock < SUPPORT_MIN_PIXEL_CLOCK)
> > > +             return MODE_CLOCK_LOW;
> > >
> > > -     /* Max 1200p at 5.4 Ghz, one lane, pixel clock 300M */
> > > -     if (mode->clock > SUPPORT_PIXEL_CLOCK) {
> > > -             DRM_DEV_DEBUG_DRIVER(dev,
> > > -                                  "drm mode invalid, pixelclock too high.\n");
> > 
> > Any reason for dropping debug message?
> 
> I'll keep this message.
> 
> > 
> > > +     /*
> > > +      * If hdisplay cannot be divided by DSC compress ratio, then display
> > > +      * will have overlap/shift issue
> > > +      */
> > > +     if (mode->clock > DSC_PIXEL_CLOCK &&
> > > +         (mode->hdisplay % DSC_COMPRESS_RATIO != 0))
> > 
> > 
> > ... and there still no check that the DSI host supports generating DSC data. Nor
> > there is an atomic_check() that will check if the mode can be enabled.
> 
> I cannot know whether the DSI host supports DSC or not. Anx7625 driver force
> enable DSC feature if pixel clock higher than DSC_PIXEL_CLOCK.

This is called upstream. Please work on necessary API changes rather
than claiming that it is not possible. Enabling DSC support when DSC is
not handled by the DSI host is not acceptable.

Few semi-random ideas:
- Add DSC checking callbacks to struct mipi_dsi_host_ops. Assume that
  DSC support is not available if callback is not present. The callback
  should accept struct drm_dsc_config and populate const and RC params.

- Add DSC-related flags to struct mipi_dsi_host, describing DSC feature
  availability. Make anx7625 check those flags.

> 
> > 
> > >               return MODE_CLOCK_HIGH;
> > > -     }
> > >
> > >       DRM_DEV_DEBUG_DRIVER(dev, "drm mode valid.\n");
> > >
> > >       return MODE_OK;
> > >  }
> > >
> > > +static void anx7625_dsc_enable(struct anx7625_data *ctx, bool en) {
> > > +     int ret;
> > > +     struct device *dev = ctx->dev;
> > > +
> > > +     if (en) {
> > > +             ctx->dsc.dsc_version_major = 1;
> > > +             ctx->dsc.dsc_version_minor = 1;
> > > +             ctx->dsc.slice_height = 8;
> > > +             ctx->dsc.slice_width = ctx->dt.hactive.min / DSC_SLICE_NUM;
> > > +             ctx->dsc.slice_count = DSC_SLICE_NUM;
> > > +             ctx->dsc.bits_per_component = 8;
> > > +             ctx->dsc.bits_per_pixel = 8 << 4; /* 4 fractional bits */
> > > +             ctx->dsc.block_pred_enable = true;
> > > +             ctx->dsc.native_420 = false;
> > > +             ctx->dsc.native_422 = false;
> > > +             ctx->dsc.simple_422 = false;
> > > +             ctx->dsc.vbr_enable = false;
> > > +             ctx->dsc.convert_rgb = 1;
> > > +             ctx->dsc.vbr_enable = 0;
> > 
> > Aren't those 'false' and '0' defaults? If so, you don't need to write those fields.
> Ok
> 
> > 
> > > +
> > > +             drm_dsc_set_rc_buf_thresh(&ctx->dsc);
> > > +             drm_dsc_set_const_params(&ctx->dsc);
> > > +
> > > +             ctx->dsc.initial_scale_value = drm_dsc_initial_scale_value(&ctx->dsc);
> > > +             ctx->dsc.line_buf_depth = ctx->dsc.bits_per_component + 1;
> > > +             ret = drm_dsc_setup_rc_params(&ctx->dsc, DRM_DSC_1_2_444);
> > > +             if (ret < 0)
> > > +                     dev_warn(dev, "drm_dsc_setup_rc_params ret
> > > + %d\n", ret);
> > > +
> > > +             ret = drm_dsc_compute_rc_parameters(&ctx->dsc);

BTW: these calls belong to the DSI host driver. See msm/dsi/dsi_host.c
and DSC-enabled panel drivers.

> > > +             if (ret)
> > > +                     dev_warn(dev, "drm dsc compute rc parameters
> > > + failed ret %d\n", ret);

I think this should become an error rather than a warning.

> > > +
> > > +             drm_dsc_pps_payload_pack((struct drm_dsc_picture_parameter_set
> > *)&ctx->pps_table,
> > > +                                      &ctx->dsc);
> > > +             dev_dbg(dev, "anx7625 enable dsc\n");
> > > +     } else {
> > > +             ctx->dsc.dsc_version_major = 0;
> > > +             ctx->dsc.dsc_version_minor = 0;
> > > +             dev_dbg(dev, "anx7625 disable dsc\n");
> > > +     }
> > > +}
> > > +

-- 
With best wishes
Dmitry

