<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 1 (means success: 0)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p469.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p469.sv</a>
defines: 
time_elapsed: 2.760s
ram usage: 45828 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmptpqzhf2_/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p469.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p469.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p469.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p469.sv:1</a>: No timescale set for &#34;m&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p469.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p469.sv:1</a>: Compile module &#34;work@m&#34;.

[WRN:CP0310] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p469.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p469.sv:1</a>: Port &#34;a&#34; definition missing its direction (input, output, inout),
there are 6 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p469.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p469.sv:1</a>: Top level module &#34;work@m&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5
+ cat /tmpfs/tmp/tmptpqzhf2_/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_m
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmptpqzhf2_/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmptpqzhf2_/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@m)
 |vpiName:work@m
 |uhdmallPackages:
 \_package: builtin, parent:work@m
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@m, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p469.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p469.sv</a>, line:1, parent:work@m
   |vpiDefName:work@m
   |vpiFullName:work@m
   |vpiProcess:
   \_always: , line:19
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:19
       |vpiCondition:
       \_operation: , line:19
         |vpiOpType:35
         |vpiOperand:
         \_operation: , line:19
           |vpiOpType:39
           |vpiOperand:
           \_ref_obj: (clk2), line:19
             |vpiName:clk2
         |vpiOperand:
         \_operation: , line:19
           |vpiOpType:39
           |vpiOperand:
           \_ref_obj: (rst), line:19
             |vpiName:rst
       |vpiStmt:
       \_begin: , line:19
         |vpiFullName:work@m
         |vpiStmt:
         \_if_else: , line:20
           |vpiCondition:
           \_ref_obj: (rst), line:20
             |vpiName:rst
             |vpiFullName:work@m.rst
           |vpiStmt:
           \_delay_control: , line:21
             |#5
           |vpiElseStmt:
           \_begin: , line:22
             |vpiFullName:work@m
   |vpiPort:
   \_port: (a), line:1
     |vpiName:a
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:1
         |vpiName:a
         |vpiFullName:work@m.a
         |vpiNetType:36
   |vpiPort:
   \_port: (b), line:1
     |vpiName:b
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b), line:1
         |vpiName:b
         |vpiFullName:work@m.b
   |vpiPort:
   \_port: (c), line:1
     |vpiName:c
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (c), line:1
         |vpiName:c
         |vpiFullName:work@m.c
   |vpiPort:
   \_port: (d), line:1
     |vpiName:d
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (d), line:1
         |vpiName:d
         |vpiFullName:work@m.d
   |vpiPort:
   \_port: (rst1), line:1
     |vpiName:rst1
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rst1), line:1
         |vpiName:rst1
         |vpiFullName:work@m.rst1
   |vpiPort:
   \_port: (clk1), line:1
     |vpiName:clk1
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk1), line:1
         |vpiName:clk1
         |vpiFullName:work@m.clk1
   |vpiPort:
   \_port: (clk2), line:1
     |vpiName:clk2
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk2), line:1
         |vpiName:clk2
         |vpiFullName:work@m.clk2
   |vpiNet:
   \_logic_net: (b), line:1
   |vpiNet:
   \_logic_net: (c), line:1
   |vpiNet:
   \_logic_net: (d), line:1
   |vpiNet:
   \_logic_net: (rst1), line:1
   |vpiNet:
   \_logic_net: (clk1), line:1
   |vpiNet:
   \_logic_net: (clk2), line:1
   |vpiNet:
   \_logic_net: (rst), line:2
     |vpiName:rst
     |vpiFullName:work@m.rst
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (a), line:1
 |uhdmtopModules:
 \_module: work@m (work@m), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p469.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p469.sv</a>, line:1
   |vpiDefName:work@m
   |vpiName:work@m
   |vpiPort:
   \_port: (a), line:1, parent:work@m
     |vpiName:a
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:1, parent:work@m
         |vpiName:a
         |vpiFullName:work@m.a
         |vpiNetType:36
   |vpiPort:
   \_port: (b), line:1, parent:work@m
     |vpiName:b
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b), line:1, parent:work@m
         |vpiName:b
         |vpiFullName:work@m.b
   |vpiPort:
   \_port: (c), line:1, parent:work@m
     |vpiName:c
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (c), line:1, parent:work@m
         |vpiName:c
         |vpiFullName:work@m.c
   |vpiPort:
   \_port: (d), line:1, parent:work@m
     |vpiName:d
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (d), line:1, parent:work@m
         |vpiName:d
         |vpiFullName:work@m.d
   |vpiPort:
   \_port: (rst1), line:1, parent:work@m
     |vpiName:rst1
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rst1), line:1, parent:work@m
         |vpiName:rst1
         |vpiFullName:work@m.rst1
   |vpiPort:
   \_port: (clk1), line:1, parent:work@m
     |vpiName:clk1
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk1), line:1, parent:work@m
         |vpiName:clk1
         |vpiFullName:work@m.clk1
   |vpiPort:
   \_port: (clk2), line:1, parent:work@m
     |vpiName:clk2
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk2), line:1, parent:work@m
         |vpiName:clk2
         |vpiFullName:work@m.clk2
   |vpiNet:
   \_logic_net: (b), line:1, parent:work@m
   |vpiNet:
   \_logic_net: (c), line:1, parent:work@m
   |vpiNet:
   \_logic_net: (d), line:1, parent:work@m
   |vpiNet:
   \_logic_net: (rst1), line:1, parent:work@m
   |vpiNet:
   \_logic_net: (clk1), line:1, parent:work@m
   |vpiNet:
   \_logic_net: (clk2), line:1, parent:work@m
   |vpiNet:
   \_logic_net: (rst), line:2, parent:work@m
     |vpiName:rst
     |vpiFullName:work@m.rst
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (a), line:1, parent:work@m
Object: \work_m of type 3000
Object: \work_m of type 32
Object: \a of type 44
Object: \b of type 44
Object: \c of type 44
Object: \d of type 44
Object: \rst1 of type 44
Object: \clk1 of type 44
Object: \clk2 of type 44
Object: \b of type 36
Object: \c of type 36
Object: \d of type 36
Object: \rst1 of type 36
Object: \clk1 of type 36
Object: \clk2 of type 36
Object: \rst of type 36
Object: \a of type 36
Object: \work_m of type 32
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object:  of type 39
Object: \clk2 of type 608
Object:  of type 39
Object: \rst of type 608
Object:  of type 4
Object:  of type 23
Object: \rst of type 608
Object:  of type 11
ERROR: Encountered unhandled object type: 11

</pre>
</body>