Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 00:58:53 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/UniformILPNew/fir_SHI_UniformILPNew_23_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.530ns  (required time - arrival time)
  Source:                 Delay1No13_instance/Y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 0.833ns (25.128%)  route 2.482ns (74.872%))
  Logic Levels:           9  (CARRY8=3 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.995ns = ( 6.995 - 4.000 ) 
    Source Clock Delay      (SCD):    3.626ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.675ns (routing 1.620ns, distribution 1.055ns)
  Clock Net Delay (Destination): 2.335ns (routing 1.471ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=9058, routed)        2.675     3.626    Delay1No13_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X132Y190       FDCE                                         r  Delay1No13_instance/Y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y190       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.705 r  Delay1No13_instance/Y_reg[1]/Q
                         net (fo=5, routed)           0.678     4.383    Delay1No12_instance/Y_reg[33]_0[1]
    SLICE_X125Y219       LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     4.433 r  Delay1No12_instance/geqOp_carry_i_16__1/O
                         net (fo=1, routed)           0.009     4.442    Sum10_2_impl_instance/FPAddSubOp_instance/S[0]
    SLICE_X125Y219       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.632 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.658    Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X125Y220       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.673 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.699    Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X125Y221       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.751 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.351     5.102    Delay1No12_instance/CO[0]
    SLICE_X122Y224       LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.111     5.213 f  Delay1No12_instance/shiftedFracY_d1[32]_i_16__1/O
                         net (fo=2, routed)           0.131     5.344    Delay1No12_instance/Sum10_2_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X122Y223       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.088     5.432 f  Delay1No12_instance/shiftedFracY_d1[49]_i_8__1/O
                         net (fo=1, routed)           0.087     5.519    Delay1No12_instance/shiftedFracY_d1[49]_i_8__1_n_0
    SLICE_X122Y223       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     5.570 f  Delay1No12_instance/shiftedFracY_d1[49]_i_3__1/O
                         net (fo=3, routed)           0.108     5.678    Delay1No12_instance/Sum10_2_impl_instance/FPAddSubOp_instance/shiftedOut
    SLICE_X122Y224       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     5.717 f  Delay1No12_instance/shiftedFracY_d1[33]_i_3__1/O
                         net (fo=48, routed)          0.550     6.267    Delay1No12_instance/shiftVal__5[1]
    SLICE_X127Y219       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.158     6.425 r  Delay1No12_instance/shiftedFracY_d1[49]_i_2__1/O
                         net (fo=1, routed)           0.516     6.941    Sum10_2_impl_instance/FPAddSubOp_instance/Y_reg[33]_2
    SLICE_X123Y223       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=9058, routed)        2.335     6.995    Sum10_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X123Y223       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[49]/C
                         clock pessimism              0.487     7.481    
                         clock uncertainty           -0.035     7.446    
    SLICE_X123Y223       FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.025     7.471    Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[49]
  -------------------------------------------------------------------
                         required time                          7.471    
                         arrival time                          -6.941    
  -------------------------------------------------------------------
                         slack                                  0.530    




