v 20201216 2
C 1300 300 1 0 0 nor.sym
{
T 1600 750 5 10 1 1 0 0 1
refdes=N
}
C 1900 1200 1 0 0 nor1and.sym
{
T 2450 1650 5 10 1 1 0 0 1
refdes=O
}
N 2100 800 2100 1500 4
N 1300 900 1300 1800 4
N 1100 1800 1900 1800 4
N 1900 2000 1100 2000 4
N 1300 700 1200 700 4
N 1200 700 1200 2000 4
C 500 1900 1 0 0 in-1.sym
{
T 500 2400 5 10 0 0 0 0 1
footprint=anchor
T 500 2200 5 10 0 0 0 0 1
device=INPUT
T 400 1950 5 10 1 1 0 0 1
refdes=A
}
C 500 1700 1 0 0 in-1.sym
{
T 500 2200 5 10 0 0 0 0 1
footprint=anchor
T 500 2000 5 10 0 0 0 0 1
device=INPUT
T 400 1750 5 10 1 1 0 0 1
refdes=B
}
C 550 200 1 0 0 in-1.sym
{
T 550 700 5 10 0 0 0 0 1
footprint=anchor
T 550 500 5 10 0 0 0 0 1
device=INPUT
T 550 300 5 10 1 1 0 7 1
refdes=GC
}
C 500 2100 1 0 0 in-1.sym
{
T 500 2600 5 10 0 0 0 7 1
footprint=anchor
T 500 2400 5 10 0 0 0 7 1
device=INPUT
T 500 2200 5 10 1 1 0 7 1
refdes=Vdd
}
C 2900 1600 1 0 0 out-1.sym
{
T 2900 2100 5 10 0 0 0 0 1
footprint=anchor
T 2900 1900 5 10 0 0 0 0 1
device=OUTPUT
T 3500 1650 5 10 1 1 0 0 1
refdes=Q
}
C 2100 700 1 0 0 out-1.sym
{
T 2100 1200 5 10 0 0 0 0 1
footprint=anchor
T 2100 1000 5 10 0 0 0 0 1
device=OUTPUT
T 2700 750 5 10 1 1 0 0 1
refdes=C
}
C 3100 1100 1 0 1 in-1.sym
{
T 3100 1600 5 10 0 0 0 6 1
footprint=anchor
T 3100 1400 5 10 0 0 0 6 1
device=INPUT
T 3100 1150 5 10 1 1 0 0 1
refdes=GQ
}
C 1400 1300 1 0 0 vdd-1.sym
C 2300 2200 1 0 0 vdd-1.sym
C 900 2200 1 0 0 vdd-1.sym
N 1150 300 1600 300 4
