<ENTRY>
{
 "thisFile": "/home/amin/parallel-gcn/src/FPGA/kernel/mmul/hardware/mmul_kernel_0.xclbin.link_summary",
 "connectId": "",
 "serverToken": "",
 "timestamp": "0"
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "Tue Mar 19 16:33:14 2024",
 "timestampMillis": "1710865994501",
 "buildStep": {
  "cmdId": "8112c6ca-f399-4bfc-bf0f-594655c28cde",
  "name": "v++",
  "logFile": "/home/amin/parallel-gcn/src/FPGA/_x/link/link.steps.log",
  "commandLine": "/opt/Xilinx/Vitis/2022.2/bin/unwrapped/lnx64.o/v++  --vivado.prop \"run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}\" --advanced.misc \"report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}\" --advanced.misc \"report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}\" -s -t hw --platform xilinx_u280_gen3x16_xdma_1_202211_1 -I/home/amin/parallel-gcn/src/FPGA/kernel --hls.jobs 8 --vivado.synth.jobs 8 --vivado.impl.jobs 8 -l -o /home/amin/parallel-gcn/src/FPGA/kernel/mmul/hardware/mmul_kernel_0.xclbin /home/amin/parallel-gcn/src/FPGA/kernel/mmul/mmul_kernel_0.xo --config /home/amin/parallel-gcn/src/FPGA/kernel/mmul/connectivity_gcn.cfg ",
  "args": [
   "-s",
   "-t",
   "hw",
   "--platform",
   "xilinx_u280_gen3x16_xdma_1_202211_1",
   "-I/home/amin/parallel-gcn/src/FPGA/kernel",
   "--hls.jobs",
   "8",
   "--vivado.synth.jobs",
   "8",
   "--vivado.impl.jobs",
   "8",
   "-l",
   "-o",
   "/home/amin/parallel-gcn/src/FPGA/kernel/mmul/hardware/mmul_kernel_0.xclbin",
   "/home/amin/parallel-gcn/src/FPGA/kernel/mmul/mmul_kernel_0.xo",
   "--config",
   "/home/amin/parallel-gcn/src/FPGA/kernel/mmul/connectivity_gcn.cfg"
  ],
  "iniFiles": [
   {
    "path": "/home/amin/parallel-gcn/src/FPGA/kernel/mmul/connectivity_gcn.cfg",
    "content": "[connectivity]\nsp=mmul_kernel_0_1.A:HBM[0:5]\nsp=mmul_kernel_0_1.B:HBM[6:11]\nsp=mmul_kernel_0_1.C:HBM[12:17]\n"
   }
  ],
  "cwd": "/home/amin/parallel-gcn/src/FPGA"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Mar 19 16:33:14 2024",
 "timestampMillis": "1710865994501",
 "status": {
  "cmdId": "8112c6ca-f399-4bfc-bf0f-594655c28cde",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_FlowMetaData",
 "dateTimestamp": "Tue Mar 19 16:33:17 2024",
 "timestampMillis": "1710865997245",
 "buildSummary": {
  "hardwarePlatform": "xilinx_u280_gen3x16_xdma_1_202211_1.xpfm",
  "hardwareDsa": "",
  "platformDirectory": "/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1",
  "runtime": "OpenCL",
  "systemConfig": "Linux",
  "flow": "BF_LINK",
  "target": "TT_HW",
  "binaryContainer": {
   "base": {
    "type": "BT_UKNOWN",
    "name": "mmul_kernel_0",
    "file": "/home/amin/parallel-gcn/src/FPGA/kernel/mmul/hardware/mmul_kernel_0.xclbin",
    "reports": [],
    "uuid": ""
   },
   "kernels": []
  },
  "kernels": [
   {
    "base": {
     "type": "KERNEL",
     "name": "mmul_kernel_0",
     "file": "/home/amin/parallel-gcn/src/FPGA/kernel/mmul/mmul_kernel_0.xo",
     "reports": [],
     "uuid": ""
    },
    "sources": [
     "/home/amin/parallel-gcn/src/FPGA/_x/link/int/xo/mmul_kernel_0/mmul_kernel_0/cpu_sources/mmul.cpp"
    ],
    "psSources": [],
    "cuNames": [
     "mmul_kernel_0_1"
    ],
    "type": "HLS",
    "frequency": 0,
    "freqUnits": ""
   }
  ],
  "toolVersion": "Vitis V++ Compiler Release 2022.2. SW Build 3671529 on 2022-10-13-17:52:11"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Tue Mar 19 16:33:17 2024",
 "timestampMillis": "1710865997377",
 "buildStep": {
  "cmdId": "106ea52c-6529-407e-ba9e-1ca2e39af8d2",
  "name": "system_link",
  "logFile": "",
  "commandLine": "system_link --xo /home/amin/parallel-gcn/src/FPGA/kernel/mmul/mmul_kernel_0.xo -keep --config /home/amin/parallel-gcn/src/FPGA/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm --target hw --output_dir /home/amin/parallel-gcn/src/FPGA/_x/link/int --temp_dir /home/amin/parallel-gcn/src/FPGA/_x/link/sys_link",
  "args": [
   "--xo",
   "/home/amin/parallel-gcn/src/FPGA/kernel/mmul/mmul_kernel_0.xo",
   "-keep",
   "--config",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int/syslinkConfig.ini",
   "--xpfm",
   "/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm",
   "--target",
   "hw",
   "--output_dir",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int",
   "--temp_dir",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/sys_link"
  ],
  "iniFiles": [
   {
    "path": "/home/amin/parallel-gcn/src/FPGA/_x/link/int/syslinkConfig.ini",
    "content": "sp=mmul_kernel_0_1.A:HBM[0:5]\nsp=mmul_kernel_0_1.B:HBM[6:11]\nsp=mmul_kernel_0_1.C:HBM[12:17]\n\n"
   }
  ],
  "cwd": "/home/amin/parallel-gcn/src/FPGA"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Mar 19 16:33:17 2024",
 "timestampMillis": "1710865997378",
 "status": {
  "cmdId": "106ea52c-6529-407e-ba9e-1ca2e39af8d2",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Mar 19 16:33:34 2024",
 "timestampMillis": "1710866014375",
 "status": {
  "cmdId": "106ea52c-6529-407e-ba9e-1ca2e39af8d2",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Tue Mar 19 16:33:34 2024",
 "timestampMillis": "1710866014377",
 "buildStep": {
  "cmdId": "d28a84ee-9b37-4b53-9ffa-3bd1fb06c468",
  "name": "cf2sw",
  "logFile": "",
  "commandLine": "cf2sw -sdsl /home/amin/parallel-gcn/src/FPGA/_x/link/int/sdsl.dat -rtd /home/amin/parallel-gcn/src/FPGA/_x/link/int/cf2sw.rtd -nofilter /home/amin/parallel-gcn/src/FPGA/_x/link/int/cf2sw_full.rtd -xclbin /home/amin/parallel-gcn/src/FPGA/_x/link/int/xclbin_orig.xml -o /home/amin/parallel-gcn/src/FPGA/_x/link/int/xclbin_orig.1.xml",
  "args": [
   "-sdsl",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int/sdsl.dat",
   "-rtd",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int/cf2sw.rtd",
   "-nofilter",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int/cf2sw_full.rtd",
   "-xclbin",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int/xclbin_orig.xml",
   "-o",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int/xclbin_orig.1.xml"
  ],
  "iniFiles": [],
  "cwd": "/home/amin/parallel-gcn/src/FPGA"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Mar 19 16:33:34 2024",
 "timestampMillis": "1710866014377",
 "status": {
  "cmdId": "d28a84ee-9b37-4b53-9ffa-3bd1fb06c468",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Mar 19 16:33:38 2024",
 "timestampMillis": "1710866018957",
 "status": {
  "cmdId": "d28a84ee-9b37-4b53-9ffa-3bd1fb06c468",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Tue Mar 19 16:33:38 2024",
 "timestampMillis": "1710866018959",
 "buildStep": {
  "cmdId": "237eb143-9fca-420c-a40a-a770c3c76b2b",
  "name": "rtd2_system_diagram",
  "logFile": "",
  "commandLine": "rtd2SystemDiagram",
  "args": [],
  "iniFiles": [],
  "cwd": "/home/amin/parallel-gcn/src/FPGA"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Mar 19 16:33:38 2024",
 "timestampMillis": "1710866018960",
 "status": {
  "cmdId": "237eb143-9fca-420c-a40a-a770c3c76b2b",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Mar 19 16:33:39 2024",
 "timestampMillis": "1710866019177",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/link/int/systemDiagramModel.json",
  "name": "",
  "fileType": "JSON",
  "reportType": "SYSTEM_DIAGRAM",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Mar 19 16:33:39 2024",
 "timestampMillis": "1710866019178",
 "status": {
  "cmdId": "237eb143-9fca-420c-a40a-a770c3c76b2b",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Tue Mar 19 16:33:39 2024",
 "timestampMillis": "1710866019179",
 "buildStep": {
  "cmdId": "ce31d221-3ff4-4fec-88c5-0183cc533bc8",
  "name": "vpl",
  "logFile": "",
  "commandLine": "vpl -t hw -f xilinx_u280_gen3x16_xdma_1_202211_1 -s --remote_ip_cache /home/amin/parallel-gcn/src/FPGA/.ipcache --output_dir /home/amin/parallel-gcn/src/FPGA/_x/link/int --log_dir /home/amin/parallel-gcn/src/FPGA/_x/logs/link --report_dir /home/amin/parallel-gcn/src/FPGA/_x/reports/link --config /home/amin/parallel-gcn/src/FPGA/_x/link/int/vplConfig.ini -k /home/amin/parallel-gcn/src/FPGA/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/amin/parallel-gcn/src/FPGA/_x/link --no-info --iprepo /home/amin/parallel-gcn/src/FPGA/_x/link/int/xo/ip_repo/xilinx_com_hls_mmul_kernel_0_1_0 --messageDb /home/amin/parallel-gcn/src/FPGA/_x/link/run_link/vpl.pb /home/amin/parallel-gcn/src/FPGA/_x/link/int/dr.bd.tcl",
  "args": [
   "-t",
   "hw",
   "-f",
   "xilinx_u280_gen3x16_xdma_1_202211_1",
   "-s",
   "--remote_ip_cache",
   "/home/amin/parallel-gcn/src/FPGA/.ipcache",
   "--output_dir",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int",
   "--log_dir",
   "/home/amin/parallel-gcn/src/FPGA/_x/logs/link",
   "--report_dir",
   "/home/amin/parallel-gcn/src/FPGA/_x/reports/link",
   "--config",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int/vplConfig.ini",
   "-k",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int/kernel_info.dat",
   "--webtalk_flag",
   "Vitis",
   "--temp_dir",
   "/home/amin/parallel-gcn/src/FPGA/_x/link",
   "--no-info",
   "--iprepo",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int/xo/ip_repo/xilinx_com_hls_mmul_kernel_0_1_0",
   "--messageDb",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/run_link/vpl.pb",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int/dr.bd.tcl"
  ],
  "iniFiles": [
   {
    "path": "/home/amin/parallel-gcn/src/FPGA/_x/link/int/vplConfig.ini",
    "content": "[advanced]\nmisc=report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}\nmisc=report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}\nparam=compiler.enablePerformanceTrace=1\nparam=compiler.vppCurrentWorkingDir=/home/amin/parallel-gcn/src/FPGA\nmisc=BinaryName=mmul_kernel_0\n\n[connectivity]\nnk=mmul_kernel_0:1:mmul_kernel_0_1\n\n[vivado]\nprop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}\nsynth.jobs=8\nimpl.jobs=8\n\n"
   }
  ],
  "cwd": "/home/amin/parallel-gcn/src/FPGA"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Mar 19 16:33:39 2024",
 "timestampMillis": "1710866019180",
 "status": {
  "cmdId": "ce31d221-3ff4-4fec-88c5-0183cc533bc8",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "Tue Mar 19 16:33:40 2024",
 "timestampMillis": "1710866020479",
 "buildStep": {
  "cmdId": "ed9f5879-98ff-48bb-a40d-9b934f4aa47d",
  "name": "vpl",
  "logFile": "/home/amin/parallel-gcn/src/FPGA/_x/link/link.steps.log",
  "commandLine": "/opt/Xilinx/Vitis/2022.2/bin/unwrapped/lnx64.o/vpl -t hw -f xilinx_u280_gen3x16_xdma_1_202211_1 -s --remote_ip_cache /home/amin/parallel-gcn/src/FPGA/.ipcache --output_dir /home/amin/parallel-gcn/src/FPGA/_x/link/int --log_dir /home/amin/parallel-gcn/src/FPGA/_x/logs/link --report_dir /home/amin/parallel-gcn/src/FPGA/_x/reports/link --config /home/amin/parallel-gcn/src/FPGA/_x/link/int/vplConfig.ini -k /home/amin/parallel-gcn/src/FPGA/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/amin/parallel-gcn/src/FPGA/_x/link --no-info --iprepo /home/amin/parallel-gcn/src/FPGA/_x/link/int/xo/ip_repo/xilinx_com_hls_mmul_kernel_0_1_0 --messageDb /home/amin/parallel-gcn/src/FPGA/_x/link/run_link/vpl.pb /home/amin/parallel-gcn/src/FPGA/_x/link/int/dr.bd.tcl ",
  "args": [],
  "iniFiles": [],
  "cwd": "/home/amin/parallel-gcn/src/FPGA/_x/link/run_link"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Mar 19 16:33:40 2024",
 "timestampMillis": "1710866020479",
 "status": {
  "cmdId": "ed9f5879-98ff-48bb-a40d-9b934f4aa47d",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_VivadoProject",
 "dateTimestamp": "Tue Mar 19 16:33:43 2024",
 "timestampMillis": "1710866023578",
 "vivadoProject": {
  "openDir": "/home/amin/parallel-gcn/src/FPGA/_x/link/vivado/vpl",
  "openScript": "openprj.tcl",
  "relativeProject": "prj/prj.xpr"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Tue Mar 19 16:33:43 2024",
 "timestampMillis": "1710866023579",
 "buildStep": {
  "cmdId": "555aaa60-87f1-4d48-b717-67c3f66406f8",
  "name": "vivado",
  "logFile": "/home/amin/parallel-gcn/src/FPGA/_x/link/vivado/vpl/vivado.log",
  "commandLine": "vivado -log vivado.log -applog -m64 -messageDb vivado.pb -mode batch -source vpl.tcl -notrace",
  "args": [
   "-log",
   "vivado.log",
   "-applog",
   " -m64",
   "-messageDb",
   "vivado.pb",
   "-mode",
   "batch",
   "-source",
   "vpl.tcl",
   "-notrace"
  ],
  "iniFiles": [],
  "cwd": "/home/amin/parallel-gcn/src/FPGA/_x/link/run_link"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Mar 19 16:33:43 2024",
 "timestampMillis": "1710866023579",
 "status": {
  "cmdId": "555aaa60-87f1-4d48-b717-67c3f66406f8",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Mar 19 16:34:19 2024",
 "timestampMillis": "1710866059375",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/link/int/automation_summary_update_bd.txt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "VITIS_DESIGN_FLOW",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "Tue Mar 19 16:41:47 2024",
 "timestampMillis": "1710866507688",
 "buildStep": {
  "cmdId": "cd2496c7-eafb-4d76-bd71-c8a1d04f1ce8",
  "name": "vivado.impl",
  "logFile": "",
  "commandLine": "",
  "args": [],
  "iniFiles": [],
  "cwd": "/home/amin/parallel-gcn/src/FPGA/_x/link/vivado/vpl"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Mar 19 16:41:47 2024",
 "timestampMillis": "1710866507688",
 "status": {
  "cmdId": "cd2496c7-eafb-4d76-bd71-c8a1d04f1ce8",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "Tue Mar 19 16:41:47 2024",
 "timestampMillis": "1710866507688",
 "buildStep": {
  "cmdId": "bc9f9ad0-8db7-4eb8-956b-614f18bad26f",
  "name": "vivado.impl.impl_1",
  "logFile": "/home/amin/parallel-gcn/src/FPGA/_x/link/vivado/vpl/prj/prj.runs/impl_1/runme.log",
  "commandLine": "",
  "args": [],
  "iniFiles": [],
  "cwd": "/home/amin/parallel-gcn/src/FPGA/_x/link/vivado/vpl/prj/prj.runs/impl_1"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Mar 19 16:41:47 2024",
 "timestampMillis": "1710866507689",
 "status": {
  "cmdId": "bc9f9ad0-8db7-4eb8-956b-614f18bad26f",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Mar 19 17:33:00 2024",
 "timestampMillis": "1710869580644",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/link/vivado/vpl/prj/prj.runs/impl_1/system_diagram.json",
  "name": "",
  "fileType": "JSON",
  "reportType": "SYSTEM_DIAGRAM_PLUS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Mar 19 17:34:05 2024",
 "timestampMillis": "1710869645087",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/link/int/kernel_service.json",
  "name": "",
  "fileType": "JSON",
  "reportType": "KERNEL_SERVICE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Mar 19 17:34:05 2024",
 "timestampMillis": "1710869645088",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/link/int/kernel_service.pb",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "KERNEL_SERVICE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Mar 19 17:36:12 2024",
 "timestampMillis": "1710869772290",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/link/vivado/vpl/prj/prj.runs/impl_1/dr_timing_summary.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_TIMING_SUMMARY_FAIL",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Mar 19 17:36:12 2024",
 "timestampMillis": "1710869772293",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/link/vivado/vpl/prj/prj.runs/impl_1/dr_timing_summary.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_TIMING_SUMMARY_FAIL",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Mar 19 17:57:01 2024",
 "timestampMillis": "1710871021548",
 "status": {
  "cmdId": "555aaa60-87f1-4d48-b717-67c3f66406f8",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Mar 19 17:57:01 2024",
 "timestampMillis": "1710871021569",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/imp/impl_1_kernel_util_synthed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "KERNEL_UTILIZATION_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Mar 19 17:57:01 2024",
 "timestampMillis": "1710871021569",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/imp/impl_1_full_util_synthed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_UTILIZATION_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Mar 19 17:57:01 2024",
 "timestampMillis": "1710871021570",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/imp/impl_1_kernel_util_routed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "KERNEL_UTILIZATION_ROUTE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Mar 19 17:57:01 2024",
 "timestampMillis": "1710871021570",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/imp/impl_1_kernel_util_routed.xutil",
  "name": "",
  "fileType": "XUTIL",
  "reportType": "KERNEL_UTILIZATION_ROUTE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Mar 19 17:57:01 2024",
 "timestampMillis": "1710871021570",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/imp/impl_1_slr_util_placed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_SLR_UTIL_PLACED",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Mar 19 17:57:01 2024",
 "timestampMillis": "1710871021571",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/imp/impl_1_kernel_util_placed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "KERNEL_UTILIZATION_PLACEMENT",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Mar 19 17:57:01 2024",
 "timestampMillis": "1710871021571",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/imp/impl_1_kernel_util_synthed.xutil",
  "name": "",
  "fileType": "XUTIL",
  "reportType": "KERNEL_UTILIZATION_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Mar 19 17:57:01 2024",
 "timestampMillis": "1710871021571",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/imp/impl_1_slr_util_placed.pb",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_SLR_UTIL_PLACED",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Mar 19 17:57:01 2024",
 "timestampMillis": "1710871021572",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/imp/impl_1_full_util_routed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_UTILIZATION_ROUTE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Mar 19 17:57:01 2024",
 "timestampMillis": "1710871021572",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/imp/impl_1_slr_util_routed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_SLR_UTIL_ROUTED",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Mar 19 17:57:01 2024",
 "timestampMillis": "1710871021573",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/imp/impl_1_kernel_util_placed.xutil",
  "name": "",
  "fileType": "XUTIL",
  "reportType": "KERNEL_UTILIZATION_PLACEMENT",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Mar 19 17:57:01 2024",
 "timestampMillis": "1710871021573",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/imp/impl_1_full_util_synthed.pb",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_UTILIZATION_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Mar 19 17:57:01 2024",
 "timestampMillis": "1710871021573",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/imp/impl_1_full_util_routed.pb",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_UTILIZATION_ROUTE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Mar 19 17:57:01 2024",
 "timestampMillis": "1710871021574",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/imp/impl_1_slr_util_routed.pb",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_SLR_UTIL_ROUTED",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Mar 19 17:57:01 2024",
 "timestampMillis": "1710871021575",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/ulp_hmss_0_0_synth_1_ulp_hmss_0_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Mar 19 17:57:01 2024",
 "timestampMillis": "1710871021575",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_85ad_interconnect0_10_0_synth_1_bd_85ad_interconnect0_10_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Mar 19 17:57:01 2024",
 "timestampMillis": "1710871021575",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/ulp_mmul_kernel_0_1_0_synth_1_ulp_mmul_kernel_0_1_0_utilization_synth.rpt",
  "name": "mmul_kernel_0",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Mar 19 17:57:01 2024",
 "timestampMillis": "1710871021576",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_85ad_interconnect3_14_0_synth_1_bd_85ad_interconnect3_14_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Mar 19 17:57:01 2024",
 "timestampMillis": "1710871021576",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_85ad_init_reduce_0_synth_1_bd_85ad_init_reduce_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Mar 19 17:57:01 2024",
 "timestampMillis": "1710871021576",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_85ad_hbm_inst_0_synth_1_bd_85ad_hbm_inst_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Mar 19 17:57:01 2024",
 "timestampMillis": "1710871021577",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_85ad_axi_apb_bridge_inst_0_synth_1_bd_85ad_axi_apb_bridge_inst_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Mar 19 17:57:01 2024",
 "timestampMillis": "1710871021577",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_85ad_util_vector_logic_0_synth_1_bd_85ad_util_vector_logic_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Mar 19 17:57:01 2024",
 "timestampMillis": "1710871021577",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_85ad_interconnect1_0_0_synth_1_bd_85ad_interconnect1_0_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Mar 19 17:57:01 2024",
 "timestampMillis": "1710871021578",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/syn/bd_85ad_interconnect2_8_0_synth_1_bd_85ad_interconnect2_8_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Mar 19 17:57:01 2024",
 "timestampMillis": "1710871021578",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/imp/impl_1_system_diagram.json",
  "name": "",
  "fileType": "JSON",
  "reportType": "SYSTEM_DIAGRAM_PLUS",
  "cmdId": "bc9f9ad0-8db7-4eb8-956b-614f18bad26f"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Mar 19 17:57:01 2024",
 "timestampMillis": "1710871021589",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_TIMING_SUMMARY",
  "cmdId": "bc9f9ad0-8db7-4eb8-956b-614f18bad26f"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Mar 19 17:57:01 2024",
 "timestampMillis": "1710871021597",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpx",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_REPORT_TIMING_SUMMARY",
  "cmdId": "bc9f9ad0-8db7-4eb8-956b-614f18bad26f"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Mar 19 17:57:01 2024",
 "timestampMillis": "1710871021598",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpv",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_REPORT_TIMING_SUMMARY_CONCISE",
  "cmdId": "bc9f9ad0-8db7-4eb8-956b-614f18bad26f"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Mar 19 17:57:01 2024",
 "timestampMillis": "1710871021611",
 "status": {
  "cmdId": "ed9f5879-98ff-48bb-a40d-9b934f4aa47d",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Mar 19 17:57:01 2024",
 "timestampMillis": "1710871021619",
 "status": {
  "cmdId": "ce31d221-3ff4-4fec-88c5-0183cc533bc8",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Tue Mar 19 17:57:01 2024",
 "timestampMillis": "1710871021621",
 "buildStep": {
  "cmdId": "64636b5e-0946-40db-a149-e3489b97288d",
  "name": "rtdgen",
  "logFile": "",
  "commandLine": "rtdgen",
  "args": [],
  "iniFiles": [],
  "cwd": "/home/amin/parallel-gcn/src/FPGA"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Mar 19 17:57:01 2024",
 "timestampMillis": "1710871021621",
 "status": {
  "cmdId": "64636b5e-0946-40db-a149-e3489b97288d",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Mar 19 17:57:01 2024",
 "timestampMillis": "1710871021625",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/link/int/mmul_kernel_0_xml.rtd",
  "name": "",
  "fileType": "JSON",
  "reportType": "XCLBIN_INFO",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Tue Mar 19 17:57:01 2024",
 "timestampMillis": "1710871021626",
 "buildStep": {
  "cmdId": "ddf1cbf6-845d-4033-b24c-0dd50bf88aff",
  "name": "cf2sw",
  "logFile": "",
  "commandLine": "cf2sw -a /home/amin/parallel-gcn/src/FPGA/_x/link/int/address_map.xml -sdsl /home/amin/parallel-gcn/src/FPGA/_x/link/int/sdsl.dat -xclbin /home/amin/parallel-gcn/src/FPGA/_x/link/int/xclbin_orig.xml -rtd /home/amin/parallel-gcn/src/FPGA/_x/link/int/mmul_kernel_0.rtd -o /home/amin/parallel-gcn/src/FPGA/_x/link/int/mmul_kernel_0.xml",
  "args": [
   "-a",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int/address_map.xml",
   "-sdsl",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int/sdsl.dat",
   "-xclbin",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int/xclbin_orig.xml",
   "-rtd",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int/mmul_kernel_0.rtd",
   "-o",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int/mmul_kernel_0.xml"
  ],
  "iniFiles": [],
  "cwd": "/home/amin/parallel-gcn/src/FPGA"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Mar 19 17:57:01 2024",
 "timestampMillis": "1710871021626",
 "status": {
  "cmdId": "ddf1cbf6-845d-4033-b24c-0dd50bf88aff",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Mar 19 17:57:05 2024",
 "timestampMillis": "1710871025309",
 "status": {
  "cmdId": "ddf1cbf6-845d-4033-b24c-0dd50bf88aff",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Tue Mar 19 17:57:05 2024",
 "timestampMillis": "1710871025310",
 "buildStep": {
  "cmdId": "c24d1fe7-e669-4583-a695-e1e04af45f55",
  "name": "rtdgen",
  "logFile": "",
  "commandLine": "writeSystemDiagram",
  "args": [
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int/mmul_kernel_0.rtd",
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int/systemDiagramModelSlrBaseAddress.json"
  ],
  "iniFiles": [],
  "cwd": "/home/amin/parallel-gcn/src/FPGA"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Mar 19 17:57:05 2024",
 "timestampMillis": "1710871025311",
 "status": {
  "cmdId": "c24d1fe7-e669-4583-a695-e1e04af45f55",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Mar 19 17:57:05 2024",
 "timestampMillis": "1710871025315",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/link/int/systemDiagramModelSlrBaseAddress.json",
  "name": "",
  "fileType": "JSON",
  "reportType": "SYSTEM_DIAGRAM_PLUS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Mar 19 17:57:05 2024",
 "timestampMillis": "1710871025316",
 "status": {
  "cmdId": "c24d1fe7-e669-4583-a695-e1e04af45f55",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Tue Mar 19 17:57:05 2024",
 "timestampMillis": "1710871025316",
 "buildStep": {
  "cmdId": "c104f093-bf7a-4ae5-ac47-849eda88b5d1",
  "name": "rtdgen",
  "logFile": "",
  "commandLine": "writeAutomationSummary",
  "args": [
   "/home/amin/parallel-gcn/src/FPGA/_x/link/int/automation_summary.txt"
  ],
  "iniFiles": [],
  "cwd": "/home/amin/parallel-gcn/src/FPGA"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Mar 19 17:57:05 2024",
 "timestampMillis": "1710871025317",
 "status": {
  "cmdId": "c104f093-bf7a-4ae5-ac47-849eda88b5d1",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Mar 19 17:57:05 2024",
 "timestampMillis": "1710871025318",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/link/int/automation_summary.txt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "VITIS_DESIGN_FLOW",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Mar 19 17:57:05 2024",
 "timestampMillis": "1710871025318",
 "status": {
  "cmdId": "c104f093-bf7a-4ae5-ac47-849eda88b5d1",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Mar 19 17:57:05 2024",
 "timestampMillis": "1710871025319",
 "status": {
  "cmdId": "64636b5e-0946-40db-a149-e3489b97288d",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Tue Mar 19 17:57:05 2024",
 "timestampMillis": "1710871025320",
 "buildStep": {
  "cmdId": "54cd167a-8265-459a-97ce-131849e368ed",
  "name": "xclbinutil",
  "logFile": "",
  "commandLine": "xclbinutil --add-section BITSTREAM:RAW:/home/amin/parallel-gcn/src/FPGA/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/amin/parallel-gcn/src/FPGA/_x/link/int/mmul_kernel_0.rtd --append-section :JSON:/home/amin/parallel-gcn/src/FPGA/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/amin/parallel-gcn/src/FPGA/_x/link/int/mmul_kernel_0_xml.rtd --add-section BUILD_METADATA:JSON:/home/amin/parallel-gcn/src/FPGA/_x/link/int/mmul_kernel_0_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/amin/parallel-gcn/src/FPGA/_x/link/int/mmul_kernel_0.xml --add-section SYSTEM_METADATA:RAW:/home/amin/parallel-gcn/src/FPGA/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u280_gen3x16_xdma_1_202211_1 --output /home/amin/parallel-gcn/src/FPGA/kernel/mmul/hardware/mmul_kernel_0.xclbin",
  "args": [
   "--add-section",
   "BITSTREAM:RAW:/home/amin/parallel-gcn/src/FPGA/_x/link/int/partial.bit",
   "--force",
   "--target",
   "hw",
   "--key-value",
   "SYS:dfx_enable:true",
   "--add-section",
   ":JSON:/home/amin/parallel-gcn/src/FPGA/_x/link/int/mmul_kernel_0.rtd",
   "--append-section",
   ":JSON:/home/amin/parallel-gcn/src/FPGA/_x/link/int/appendSection.rtd",
   "--add-section",
   "CLOCK_FREQ_TOPOLOGY:JSON:/home/amin/parallel-gcn/src/FPGA/_x/link/int/mmul_kernel_0_xml.rtd",
   "--add-section",
   "BUILD_METADATA:JSON:/home/amin/parallel-gcn/src/FPGA/_x/link/int/mmul_kernel_0_build.rtd",
   "--add-section",
   "EMBEDDED_METADATA:RAW:/home/amin/parallel-gcn/src/FPGA/_x/link/int/mmul_kernel_0.xml",
   "--add-section",
   "SYSTEM_METADATA:RAW:/home/amin/parallel-gcn/src/FPGA/_x/link/int/systemDiagramModelSlrBaseAddress.json",
   "--key-value",
   "SYS:PlatformVBNV:xilinx_u280_gen3x16_xdma_1_202211_1",
   "--output",
   "/home/amin/parallel-gcn/src/FPGA/kernel/mmul/hardware/mmul_kernel_0.xclbin"
  ],
  "iniFiles": [],
  "cwd": "/home/amin/parallel-gcn/src/FPGA"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Mar 19 17:57:05 2024",
 "timestampMillis": "1710871025320",
 "status": {
  "cmdId": "54cd167a-8265-459a-97ce-131849e368ed",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Mar 19 17:57:05 2024",
 "timestampMillis": "1710871025501",
 "status": {
  "cmdId": "54cd167a-8265-459a-97ce-131849e368ed",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Tue Mar 19 17:57:05 2024",
 "timestampMillis": "1710871025502",
 "buildStep": {
  "cmdId": "54ba6d66-47c8-4027-9edf-82282eba2be2",
  "name": "xclbinutilinfo",
  "logFile": "",
  "commandLine": "xclbinutil --quiet --force --info /home/amin/parallel-gcn/src/FPGA/kernel/mmul/hardware/mmul_kernel_0.xclbin.info --input /home/amin/parallel-gcn/src/FPGA/kernel/mmul/hardware/mmul_kernel_0.xclbin",
  "args": [
   "--quiet",
   "--force",
   "--info",
   "/home/amin/parallel-gcn/src/FPGA/kernel/mmul/hardware/mmul_kernel_0.xclbin.info",
   "--input",
   "/home/amin/parallel-gcn/src/FPGA/kernel/mmul/hardware/mmul_kernel_0.xclbin"
  ],
  "iniFiles": [],
  "cwd": "/home/amin/parallel-gcn/src/FPGA"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Mar 19 17:57:05 2024",
 "timestampMillis": "1710871025502",
 "status": {
  "cmdId": "54ba6d66-47c8-4027-9edf-82282eba2be2",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Mar 19 17:57:05 2024",
 "timestampMillis": "1710871025961",
 "status": {
  "cmdId": "54ba6d66-47c8-4027-9edf-82282eba2be2",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Tue Mar 19 17:57:05 2024",
 "timestampMillis": "1710871025963",
 "buildStep": {
  "cmdId": "751ba4ed-cf43-459b-9c96-242f69699a33",
  "name": "generate_sc_driver",
  "logFile": "",
  "commandLine": "",
  "args": [],
  "iniFiles": [],
  "cwd": "/home/amin/parallel-gcn/src/FPGA"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Mar 19 17:57:05 2024",
 "timestampMillis": "1710871025963",
 "status": {
  "cmdId": "751ba4ed-cf43-459b-9c96-242f69699a33",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Mar 19 17:57:05 2024",
 "timestampMillis": "1710871025963",
 "status": {
  "cmdId": "751ba4ed-cf43-459b-9c96-242f69699a33",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Mar 19 17:57:05 2024",
 "timestampMillis": "1710871025977",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/system_estimate_mmul_kernel_0.xtxt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_SYSTEM_ESTIMATE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Mar 19 17:57:05 2024",
 "timestampMillis": "1710871025980",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/logs/optraceViewer.html",
  "name": "",
  "fileType": "HTML",
  "reportType": "OPERATION_TRACE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Tue Mar 19 17:57:05 2024",
 "timestampMillis": "1710871025980",
 "status": {
  "cmdId": "8112c6ca-f399-4bfc-bf0f-594655c28cde",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Mar 19 17:57:06 2024",
 "timestampMillis": "1710871026046",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/reports/link/v++_link_mmul_kernel_0_guidance.html",
  "name": "",
  "fileType": "HTML",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Tue Mar 19 17:57:06 2024",
 "timestampMillis": "1710871026046",
 "report": {
  "path": "/home/amin/parallel-gcn/src/FPGA/_x/v++_link_mmul_kernel_0_guidance.pb3",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE",
  "cmdId": ""
 }
}
</ENTRY>
