$date
	Wed Jul 17 11:16:21 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module main_tb $end
$var wire 4 ! sp_reg_out8 [3:0] $end
$var wire 4 " sp_reg_out7 [3:0] $end
$var wire 4 # sp_reg_out6 [3:0] $end
$var wire 4 $ sp_reg_out5 [3:0] $end
$var wire 4 % sp_reg_out4 [3:0] $end
$var wire 4 & sp_reg_out3 [3:0] $end
$var wire 4 ' sp_reg_out2 [3:0] $end
$var wire 4 ( sp_reg_out1 [3:0] $end
$var wire 4 ) reg_out8 [3:0] $end
$var wire 4 * reg_out7 [3:0] $end
$var wire 4 + reg_out6 [3:0] $end
$var wire 4 , reg_out5 [3:0] $end
$var wire 4 - reg_out4 [3:0] $end
$var wire 4 . reg_out3 [3:0] $end
$var wire 4 / reg_out2 [3:0] $end
$var wire 4 0 reg_out1 [3:0] $end
$var wire 1 1 qbar7_ui $end
$var wire 1 2 qbar7_sp $end
$var wire 1 3 qbar6_ui $end
$var wire 1 4 qbar6_sp $end
$var wire 1 5 qbar5_ui $end
$var wire 1 6 qbar5_sp $end
$var wire 1 7 qbar4_ui $end
$var wire 1 8 qbar4_sp $end
$var wire 1 9 qbar3_ui $end
$var wire 1 : qbar3_sp $end
$var wire 1 ; qbar2_ui $end
$var wire 1 < qbar2_sp $end
$var wire 1 = qbar1_ui $end
$var wire 1 > qbar1_sp $end
$var wire 1 ? q7_ui $end
$var wire 1 @ q7_sp $end
$var wire 1 A q6_ui $end
$var wire 1 B q6_sp $end
$var wire 1 C q5_ui $end
$var wire 1 D q5_sp $end
$var wire 1 E q4_ui $end
$var wire 1 F q4_sp $end
$var wire 1 G q3_ui $end
$var wire 1 H q3_sp $end
$var wire 1 I q2_ui $end
$var wire 1 J q2_sp $end
$var wire 1 K q1_ui $end
$var wire 1 L q1_sp $end
$var wire 5 M out [4:0] $end
$var wire 2 N mode_out [1:0] $end
$var reg 1 O rst_sp $end
$var reg 1 P rst_ui $end
$var reg 1 Q sel $end
$var reg 1 R t $end
$var reg 10 S x [9:0] $end
$scope module dmx $end
$var wire 1 T Press_in $end
$var wire 1 Q select $end
$var reg 2 U Mode_out [1:0] $end
$upscope $end
$scope module enc $end
$var wire 10 V D_in [9:0] $end
$var reg 5 W BCD_out [4:0] $end
$upscope $end
$scope module input_array $end
$var wire 1 P clear $end
$var wire 4 X reg_in1 [3:0] $end
$var wire 4 Y reg_in2 [3:0] $end
$var wire 4 Z reg_in3 [3:0] $end
$var wire 4 [ reg_in4 [3:0] $end
$var wire 4 \ reg_in5 [3:0] $end
$var wire 4 ] reg_in6 [3:0] $end
$var wire 4 ^ reg_in7 [3:0] $end
$var wire 4 _ reg_in8 [3:0] $end
$var wire 2 ` reg_mode [1:0] $end
$var wire 4 a reg_out8 [3:0] $end
$var wire 4 b reg_out7 [3:0] $end
$var wire 4 c reg_out6 [3:0] $end
$var wire 4 d reg_out5 [3:0] $end
$var wire 4 e reg_out4 [3:0] $end
$var wire 4 f reg_out3 [3:0] $end
$var wire 4 g reg_out2 [3:0] $end
$var wire 4 h reg_out1 [3:0] $end
$var wire 1 1 clk8 $end
$var wire 1 5 clk7 $end
$var wire 1 3 clk6 $end
$var wire 1 7 clk5 $end
$var wire 1 ? clk4 $end
$var wire 1 C clk3 $end
$var wire 1 A clk2 $end
$var wire 1 E clk1 $end
$scope module reg1 $end
$var wire 4 i reg_in [3:0] $end
$var wire 2 j reg_mode [1:0] $end
$var wire 1 P reset $end
$var wire 1 E clock $end
$var reg 4 k reg_out [3:0] $end
$upscope $end
$scope module reg2 $end
$var wire 4 l reg_in [3:0] $end
$var wire 2 m reg_mode [1:0] $end
$var wire 1 P reset $end
$var wire 1 A clock $end
$var reg 4 n reg_out [3:0] $end
$upscope $end
$scope module reg3 $end
$var wire 4 o reg_in [3:0] $end
$var wire 2 p reg_mode [1:0] $end
$var wire 1 P reset $end
$var wire 1 C clock $end
$var reg 4 q reg_out [3:0] $end
$upscope $end
$scope module reg4 $end
$var wire 4 r reg_in [3:0] $end
$var wire 2 s reg_mode [1:0] $end
$var wire 1 P reset $end
$var wire 1 ? clock $end
$var reg 4 t reg_out [3:0] $end
$upscope $end
$scope module reg5 $end
$var wire 4 u reg_in [3:0] $end
$var wire 2 v reg_mode [1:0] $end
$var wire 1 P reset $end
$var wire 1 7 clock $end
$var reg 4 w reg_out [3:0] $end
$upscope $end
$scope module reg6 $end
$var wire 4 x reg_in [3:0] $end
$var wire 2 y reg_mode [1:0] $end
$var wire 1 P reset $end
$var wire 1 3 clock $end
$var reg 4 z reg_out [3:0] $end
$upscope $end
$scope module reg7 $end
$var wire 4 { reg_in [3:0] $end
$var wire 2 | reg_mode [1:0] $end
$var wire 1 P reset $end
$var wire 1 5 clock $end
$var reg 4 } reg_out [3:0] $end
$upscope $end
$scope module reg8 $end
$var wire 4 ~ reg_in [3:0] $end
$var wire 2 !" reg_mode [1:0] $end
$var wire 1 P reset $end
$var wire 1 1 clock $end
$var reg 4 "" reg_out [3:0] $end
$upscope $end
$upscope $end
$scope module input_array_2 $end
$var wire 1 O clear $end
$var wire 4 #" reg_in1 [3:0] $end
$var wire 4 $" reg_in2 [3:0] $end
$var wire 4 %" reg_in3 [3:0] $end
$var wire 4 &" reg_in4 [3:0] $end
$var wire 4 '" reg_in5 [3:0] $end
$var wire 4 (" reg_in6 [3:0] $end
$var wire 4 )" reg_in7 [3:0] $end
$var wire 4 *" reg_in8 [3:0] $end
$var wire 2 +" reg_mode [1:0] $end
$var wire 4 ," reg_out8 [3:0] $end
$var wire 4 -" reg_out7 [3:0] $end
$var wire 4 ." reg_out6 [3:0] $end
$var wire 4 /" reg_out5 [3:0] $end
$var wire 4 0" reg_out4 [3:0] $end
$var wire 4 1" reg_out3 [3:0] $end
$var wire 4 2" reg_out2 [3:0] $end
$var wire 4 3" reg_out1 [3:0] $end
$var wire 1 2 clk8 $end
$var wire 1 6 clk7 $end
$var wire 1 4 clk6 $end
$var wire 1 8 clk5 $end
$var wire 1 @ clk4 $end
$var wire 1 D clk3 $end
$var wire 1 B clk2 $end
$var wire 1 F clk1 $end
$scope module reg1 $end
$var wire 4 4" reg_in [3:0] $end
$var wire 2 5" reg_mode [1:0] $end
$var wire 1 O reset $end
$var wire 1 F clock $end
$var reg 4 6" reg_out [3:0] $end
$upscope $end
$scope module reg2 $end
$var wire 4 7" reg_in [3:0] $end
$var wire 2 8" reg_mode [1:0] $end
$var wire 1 O reset $end
$var wire 1 B clock $end
$var reg 4 9" reg_out [3:0] $end
$upscope $end
$scope module reg3 $end
$var wire 4 :" reg_in [3:0] $end
$var wire 2 ;" reg_mode [1:0] $end
$var wire 1 O reset $end
$var wire 1 D clock $end
$var reg 4 <" reg_out [3:0] $end
$upscope $end
$scope module reg4 $end
$var wire 4 =" reg_in [3:0] $end
$var wire 2 >" reg_mode [1:0] $end
$var wire 1 O reset $end
$var wire 1 @ clock $end
$var reg 4 ?" reg_out [3:0] $end
$upscope $end
$scope module reg5 $end
$var wire 4 @" reg_in [3:0] $end
$var wire 2 A" reg_mode [1:0] $end
$var wire 1 O reset $end
$var wire 1 8 clock $end
$var reg 4 B" reg_out [3:0] $end
$upscope $end
$scope module reg6 $end
$var wire 4 C" reg_in [3:0] $end
$var wire 2 D" reg_mode [1:0] $end
$var wire 1 O reset $end
$var wire 1 4 clock $end
$var reg 4 E" reg_out [3:0] $end
$upscope $end
$scope module reg7 $end
$var wire 4 F" reg_in [3:0] $end
$var wire 2 G" reg_mode [1:0] $end
$var wire 1 O reset $end
$var wire 1 6 clock $end
$var reg 4 H" reg_out [3:0] $end
$upscope $end
$scope module reg8 $end
$var wire 4 I" reg_in [3:0] $end
$var wire 2 J" reg_mode [1:0] $end
$var wire 1 O reset $end
$var wire 1 2 clock $end
$var reg 4 K" reg_out [3:0] $end
$upscope $end
$upscope $end
$scope module input_t_ff $end
$var wire 1 L" clk $end
$var wire 1 K q1 $end
$var wire 1 I q2 $end
$var wire 1 G q3 $end
$var wire 1 = qbar1 $end
$var wire 1 ; qbar2 $end
$var wire 1 9 qbar3 $end
$var wire 1 P rst $end
$var wire 1 R t $end
$var wire 1 M" t3_qbar $end
$var wire 1 N" t3_q $end
$var wire 1 O" t2_qbar $end
$var wire 1 P" t2_q $end
$var wire 1 Q" t1_qbar $end
$var wire 1 R" t1_q $end
$var wire 1 1 qbar7 $end
$var wire 1 3 qbar6 $end
$var wire 1 5 qbar5 $end
$var wire 1 7 qbar4 $end
$var wire 1 ? q7 $end
$var wire 1 A q6 $end
$var wire 1 C q5 $end
$var wire 1 E q4 $end
$scope module t1 $end
$var wire 1 L" clk $end
$var wire 1 Q" qbar $end
$var wire 1 P rst $end
$var wire 1 R t $end
$var reg 1 R" q $end
$upscope $end
$scope module t2 $end
$var wire 1 R" clk $end
$var wire 1 O" qbar $end
$var wire 1 P rst $end
$var wire 1 R t $end
$var reg 1 P" q $end
$upscope $end
$scope module t3 $end
$var wire 1 Q" clk $end
$var wire 1 M" qbar $end
$var wire 1 P rst $end
$var wire 1 R t $end
$var reg 1 N" q $end
$upscope $end
$scope module t4 $end
$var wire 1 P" clk $end
$var wire 1 7 qbar $end
$var wire 1 P rst $end
$var wire 1 R t $end
$var reg 1 E q $end
$upscope $end
$scope module t5 $end
$var wire 1 O" clk $end
$var wire 1 5 qbar $end
$var wire 1 P rst $end
$var wire 1 R t $end
$var reg 1 C q $end
$upscope $end
$scope module t6 $end
$var wire 1 N" clk $end
$var wire 1 3 qbar $end
$var wire 1 P rst $end
$var wire 1 R t $end
$var reg 1 A q $end
$upscope $end
$scope module t7 $end
$var wire 1 M" clk $end
$var wire 1 1 qbar $end
$var wire 1 P rst $end
$var wire 1 R t $end
$var reg 1 ? q $end
$upscope $end
$upscope $end
$scope module input_t_ff_2 $end
$var wire 1 S" clk $end
$var wire 1 L q1 $end
$var wire 1 J q2 $end
$var wire 1 H q3 $end
$var wire 1 > qbar1 $end
$var wire 1 < qbar2 $end
$var wire 1 : qbar3 $end
$var wire 1 O rst $end
$var wire 1 R t $end
$var wire 1 T" t3_qbar $end
$var wire 1 U" t3_q $end
$var wire 1 V" t2_qbar $end
$var wire 1 W" t2_q $end
$var wire 1 X" t1_qbar $end
$var wire 1 Y" t1_q $end
$var wire 1 2 qbar7 $end
$var wire 1 4 qbar6 $end
$var wire 1 6 qbar5 $end
$var wire 1 8 qbar4 $end
$var wire 1 @ q7 $end
$var wire 1 B q6 $end
$var wire 1 D q5 $end
$var wire 1 F q4 $end
$scope module t1 $end
$var wire 1 S" clk $end
$var wire 1 X" qbar $end
$var wire 1 O rst $end
$var wire 1 R t $end
$var reg 1 Y" q $end
$upscope $end
$scope module t2 $end
$var wire 1 Y" clk $end
$var wire 1 V" qbar $end
$var wire 1 O rst $end
$var wire 1 R t $end
$var reg 1 W" q $end
$upscope $end
$scope module t3 $end
$var wire 1 X" clk $end
$var wire 1 T" qbar $end
$var wire 1 O rst $end
$var wire 1 R t $end
$var reg 1 U" q $end
$upscope $end
$scope module t4 $end
$var wire 1 W" clk $end
$var wire 1 8 qbar $end
$var wire 1 O rst $end
$var wire 1 R t $end
$var reg 1 F q $end
$upscope $end
$scope module t5 $end
$var wire 1 V" clk $end
$var wire 1 6 qbar $end
$var wire 1 O rst $end
$var wire 1 R t $end
$var reg 1 D q $end
$upscope $end
$scope module t6 $end
$var wire 1 U" clk $end
$var wire 1 4 qbar $end
$var wire 1 O rst $end
$var wire 1 R t $end
$var reg 1 B q $end
$upscope $end
$scope module t7 $end
$var wire 1 T" clk $end
$var wire 1 2 qbar $end
$var wire 1 O rst $end
$var wire 1 R t $end
$var reg 1 @ q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0Y"
1X"
0W"
1V"
0U"
1T"
0S"
0R"
1Q"
0P"
1O"
0N"
1M"
0L"
b0 K"
b11 J"
b0 I"
b0 H"
b11 G"
b0 F"
b0 E"
b11 D"
b0 C"
b0 B"
b11 A"
b0 @"
b0 ?"
b11 >"
b0 ="
b0 <"
b11 ;"
b0 :"
b0 9"
b11 8"
b0 7"
b0 6"
b11 5"
b0 4"
b0 3"
b0 2"
b0 1"
b0 0"
b0 /"
b0 ."
b0 -"
b0 ,"
b11 +"
b0 *"
b0 )"
b0 ("
b0 '"
b0 &"
b0 %"
b0 $"
b0 #"
b0 ""
b11 !"
b0 ~
b0 }
b11 |
b0 {
b0 z
b11 y
b0 x
b0 w
b11 v
b0 u
b0 t
b11 s
b0 r
b0 q
b11 p
b0 o
b0 n
b11 m
b0 l
b0 k
b11 j
b0 i
b0 h
b0 g
b0 f
b0 e
b0 d
b0 c
b0 b
b0 a
b11 `
b0 _
b0 ^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
0T
b0 S
0R
1Q
1P
1O
b0 N
b0 M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
1>
1=
1<
1;
1:
19
18
17
16
15
14
13
12
11
b0 0
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#1
1R
0P
0O
#6
b10 (
b10 3"
b10 6"
08
1F
0<
0V"
1J
1W"
0>
0X"
1L
1Y"
1S"
b10 N
b10 U
b10 *"
b10 I"
b10 )"
b10 F"
b10 ("
b10 C"
b10 '"
b10 @"
b10 &"
b10 ="
b10 %"
b10 :"
b10 $"
b10 7"
b10 #"
b10 4"
b10 _
b10 ~
b10 ^
b10 {
b10 ]
b10 x
b10 \
b10 u
b10 [
b10 r
b10 Z
b10 o
b10 Y
b10 l
b10 X
b10 i
1T
b10010 M
b10010 W
b100 S
b100 V
#11
0S"
b0 N
b0 U
b0 *"
b0 I"
b0 )"
b0 F"
b0 ("
b0 C"
b0 '"
b0 @"
b0 &"
b0 ="
b0 %"
b0 :"
b0 $"
b0 7"
b0 #"
b0 4"
b0 _
b0 ~
b0 ^
b0 {
b0 ]
b0 x
b0 \
b0 u
b0 [
b0 r
b0 Z
b0 o
b0 Y
b0 l
b0 X
b0 i
0T
b0 M
b0 W
b0 S
b0 V
#16
b1 '
b1 2"
b1 9"
04
1B
0:
0T"
1H
1U"
1>
1X"
0L
0Y"
1S"
b10 N
b10 U
b1 *"
b1 I"
b1 )"
b1 F"
b1 ("
b1 C"
b1 '"
b1 @"
b1 &"
b1 ="
b1 %"
b1 :"
b1 $"
b1 7"
b1 #"
b1 4"
b1 _
b1 ~
b1 ^
b1 {
b1 ]
b1 x
b1 \
b1 u
b1 [
b1 r
b1 Z
b1 o
b1 Y
b1 l
b1 X
b1 i
1T
b10001 M
b10001 W
b10 S
b10 V
#21
0S"
b0 N
b0 U
b0 *"
b0 I"
b0 )"
b0 F"
b0 ("
b0 C"
b0 '"
b0 @"
b0 &"
b0 ="
b0 %"
b0 :"
b0 $"
b0 7"
b0 #"
b0 4"
b0 _
b0 ~
b0 ^
b0 {
b0 ]
b0 x
b0 \
b0 u
b0 [
b0 r
b0 Z
b0 o
b0 Y
b0 l
b0 X
b0 i
0T
b0 M
b0 W
b0 S
b0 V
#26
b1001 &
b1001 1"
b1001 <"
06
1D
1<
1V"
0J
0W"
0>
0X"
1L
1Y"
1S"
b10 N
b10 U
b1001 *"
b1001 I"
b1001 )"
b1001 F"
b1001 ("
b1001 C"
b1001 '"
b1001 @"
b1001 &"
b1001 ="
b1001 %"
b1001 :"
b1001 $"
b1001 7"
b1001 #"
b1001 4"
b1001 _
b1001 ~
b1001 ^
b1001 {
b1001 ]
b1001 x
b1001 \
b1001 u
b1001 [
b1001 r
b1001 Z
b1001 o
b1001 Y
b1001 l
b1001 X
b1001 i
1T
b11001 M
b11001 W
b1000000000 S
b1000000000 V
#31
0S"
b0 N
b0 U
b0 *"
b0 I"
b0 )"
b0 F"
b0 ("
b0 C"
b0 '"
b0 @"
b0 &"
b0 ="
b0 %"
b0 :"
b0 $"
b0 7"
b0 #"
b0 4"
b0 _
b0 ~
b0 ^
b0 {
b0 ]
b0 x
b0 \
b0 u
b0 [
b0 r
b0 Z
b0 o
b0 Y
b0 l
b0 X
b0 i
0T
b0 M
b0 W
b0 S
b0 V
#36
b11 %
b11 0"
b11 ?"
02
1@
1:
1T"
0H
0U"
1>
1X"
0L
0Y"
1S"
b10 N
b10 U
b11 *"
b11 I"
b11 )"
b11 F"
b11 ("
b11 C"
b11 '"
b11 @"
b11 &"
b11 ="
b11 %"
b11 :"
b11 $"
b11 7"
b11 #"
b11 4"
b11 _
b11 ~
b11 ^
b11 {
b11 ]
b11 x
b11 \
b11 u
b11 [
b11 r
b11 Z
b11 o
b11 Y
b11 l
b11 X
b11 i
1T
b10011 M
b10011 W
b1000 S
b1000 V
#41
0S"
b0 N
b0 U
b0 *"
b0 I"
b0 )"
b0 F"
b0 ("
b0 C"
b0 '"
b0 @"
b0 &"
b0 ="
b0 %"
b0 :"
b0 $"
b0 7"
b0 #"
b0 4"
b0 _
b0 ~
b0 ^
b0 {
b0 ]
b0 x
b0 \
b0 u
b0 [
b0 r
b0 Z
b0 o
b0 Y
b0 l
b0 X
b0 i
0T
b0 M
b0 W
b0 S
b0 V
#46
b101 $
b101 /"
b101 B"
18
0F
0<
0V"
1J
1W"
0>
0X"
1L
1Y"
1S"
b10 N
b10 U
b101 *"
b101 I"
b101 )"
b101 F"
b101 ("
b101 C"
b101 '"
b101 @"
b101 &"
b101 ="
b101 %"
b101 :"
b101 $"
b101 7"
b101 #"
b101 4"
b101 _
b101 ~
b101 ^
b101 {
b101 ]
b101 x
b101 \
b101 u
b101 [
b101 r
b101 Z
b101 o
b101 Y
b101 l
b101 X
b101 i
1T
b10101 M
b10101 W
b100000 S
b100000 V
#51
0S"
b0 N
b0 U
b0 *"
b0 I"
b0 )"
b0 F"
b0 ("
b0 C"
b0 '"
b0 @"
b0 &"
b0 ="
b0 %"
b0 :"
b0 $"
b0 7"
b0 #"
b0 4"
b0 _
b0 ~
b0 ^
b0 {
b0 ]
b0 x
b0 \
b0 u
b0 [
b0 r
b0 Z
b0 o
b0 Y
b0 l
b0 X
b0 i
0T
b0 M
b0 W
b0 S
b0 V
#56
b100 #
b100 ."
b100 E"
14
0B
0:
0T"
1H
1U"
1>
1X"
0L
0Y"
1S"
b10 N
b10 U
b100 *"
b100 I"
b100 )"
b100 F"
b100 ("
b100 C"
b100 '"
b100 @"
b100 &"
b100 ="
b100 %"
b100 :"
b100 $"
b100 7"
b100 #"
b100 4"
b100 _
b100 ~
b100 ^
b100 {
b100 ]
b100 x
b100 \
b100 u
b100 [
b100 r
b100 Z
b100 o
b100 Y
b100 l
b100 X
b100 i
1T
b10100 M
b10100 W
b10000 S
b10000 V
#61
0S"
b0 N
b0 U
b0 *"
b0 I"
b0 )"
b0 F"
b0 ("
b0 C"
b0 '"
b0 @"
b0 &"
b0 ="
b0 %"
b0 :"
b0 $"
b0 7"
b0 #"
b0 4"
b0 _
b0 ~
b0 ^
b0 {
b0 ]
b0 x
b0 \
b0 u
b0 [
b0 r
b0 Z
b0 o
b0 Y
b0 l
b0 X
b0 i
0T
b0 M
b0 W
b0 S
b0 V
#66
b1000 "
b1000 -"
b1000 H"
16
0D
1<
1V"
0J
0W"
0>
0X"
1L
1Y"
1S"
b10 N
b10 U
b1000 *"
b1000 I"
b1000 )"
b1000 F"
b1000 ("
b1000 C"
b1000 '"
b1000 @"
b1000 &"
b1000 ="
b1000 %"
b1000 :"
b1000 $"
b1000 7"
b1000 #"
b1000 4"
b1000 _
b1000 ~
b1000 ^
b1000 {
b1000 ]
b1000 x
b1000 \
b1000 u
b1000 [
b1000 r
b1000 Z
b1000 o
b1000 Y
b1000 l
b1000 X
b1000 i
1T
b11000 M
b11000 W
b100000000 S
b100000000 V
#71
0S"
b0 N
b0 U
b0 *"
b0 I"
b0 )"
b0 F"
b0 ("
b0 C"
b0 '"
b0 @"
b0 &"
b0 ="
b0 %"
b0 :"
b0 $"
b0 7"
b0 #"
b0 4"
b0 _
b0 ~
b0 ^
b0 {
b0 ]
b0 x
b0 \
b0 u
b0 [
b0 r
b0 Z
b0 o
b0 Y
b0 l
b0 X
b0 i
0T
b0 M
b0 W
b0 S
b0 V
#76
b1000 !
b1000 ,"
b1000 K"
12
0@
1:
1T"
0H
0U"
1>
1X"
0L
0Y"
1S"
b10 N
b10 U
b1000 *"
b1000 I"
b1000 )"
b1000 F"
b1000 ("
b1000 C"
b1000 '"
b1000 @"
b1000 &"
b1000 ="
b1000 %"
b1000 :"
b1000 $"
b1000 7"
b1000 #"
b1000 4"
b1000 _
b1000 ~
b1000 ^
b1000 {
b1000 ]
b1000 x
b1000 \
b1000 u
b1000 [
b1000 r
b1000 Z
b1000 o
b1000 Y
b1000 l
b1000 X
b1000 i
1T
b11000 M
b11000 W
b100000000 S
b100000000 V
#81
0S"
b0 N
b0 U
b0 *"
b0 I"
b0 )"
b0 F"
b0 ("
b0 C"
b0 '"
b0 @"
b0 &"
b0 ="
b0 %"
b0 :"
b0 $"
b0 7"
b0 #"
b0 4"
b0 _
b0 ~
b0 ^
b0 {
b0 ]
b0 x
b0 \
b0 u
b0 [
b0 r
b0 Z
b0 o
b0 Y
b0 l
b0 X
b0 i
0T
b0 M
b0 W
b0 S
b0 V
#86
b1 (
b1 3"
b1 6"
08
1F
0<
0V"
1J
1W"
0>
0X"
1L
1Y"
1S"
b10 N
b10 U
b1 *"
b1 I"
b1 )"
b1 F"
b1 ("
b1 C"
b1 '"
b1 @"
b1 &"
b1 ="
b1 %"
b1 :"
b1 $"
b1 7"
b1 #"
b1 4"
b1 _
b1 ~
b1 ^
b1 {
b1 ]
b1 x
b1 \
b1 u
b1 [
b1 r
b1 Z
b1 o
b1 Y
b1 l
b1 X
b1 i
1T
b10001 M
b10001 W
b10 S
b10 V
#91
0S"
b0 N
b0 U
b0 *"
b0 I"
b0 )"
b0 F"
b0 ("
b0 C"
b0 '"
b0 @"
b0 &"
b0 ="
b0 %"
b0 :"
b0 $"
b0 7"
b0 #"
b0 4"
b0 _
b0 ~
b0 ^
b0 {
b0 ]
b0 x
b0 \
b0 u
b0 [
b0 r
b0 Z
b0 o
b0 Y
b0 l
b0 X
b0 i
0T
b0 M
b0 W
b0 S
b0 V
#111
