0.6
2018.3
Dec  6 2018
23:39:36
/media/mitchellkok/OS/Users/mitch/Desktop/Y2S2/CE2003 Digital Systems Design/Lab 3/AM_top.v,1615082507,verilog,,/media/mitchellkok/OS/Users/mitch/Desktop/Y2S2/CE2003 Digital Systems Design/Lab 3/multA.v,,AM_top,,,,,,,,
/media/mitchellkok/OS/Users/mitch/Desktop/Y2S2/CE2003 Digital Systems Design/Lab 3/AM_top_tb.v,1611119622,verilog,,,,AM_top_tb,,,,,,,,
/media/mitchellkok/OS/Users/mitch/Desktop/Y2S2/CE2003 Digital Systems Design/Lab 3/array_mult_6bit.v,1568260606,verilog,,/media/mitchellkok/OS/Users/mitch/Desktop/Y2S2/CE2003 Digital Systems Design/Lab 3/AM_top_tb.v,,array_mult_6bit,,,,,,,,
/media/mitchellkok/OS/Users/mitch/Desktop/Y2S2/CE2003 Digital Systems Design/Lab 3/multA.v,1611043724,verilog,,/media/mitchellkok/OS/Users/mitch/Desktop/Y2S2/CE2003 Digital Systems Design/Lab 3/multB.v,,multA,,,,,,,,
/media/mitchellkok/OS/Users/mitch/Desktop/Y2S2/CE2003 Digital Systems Design/Lab 3/multB.v,1611043808,verilog,,/media/mitchellkok/OS/Users/mitch/Desktop/Y2S2/CE2003 Digital Systems Design/Lab 3/AM_top_tb.v,,multB,,,,,,,,
/media/mitchellkok/OS/Users/mitch/Desktop/Y2S2/CE2003 Digital Systems Design/Lab 3/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
