--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml test_receiver.twx test_receiver.ncd -o test_receiver.twr
test_receiver.pcf -ucf pin.ucf

Design file:              test_receiver.ncd
Physical constraint file: test_receiver.pcf
Device,package,speed:     xc3s500e,vq100,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3611 paths analyzed, 273 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.735ns.
--------------------------------------------------------------------------------

Paths for end point uartrx/r_Clk_Count_10 (SLICE_X46Y44.G1), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uartrx/r_Clk_Count_6 (FF)
  Destination:          uartrx/r_Clk_Count_10 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.735ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uartrx/r_Clk_Count_6 to uartrx/r_Clk_Count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y43.YQ      Tcko                  0.652   uartrx/r_Clk_Count<7>
                                                       uartrx/r_Clk_Count_6
    SLICE_X48Y40.G1      net (fanout=6)        1.615   uartrx/r_Clk_Count<6>
    SLICE_X48Y40.Y       Tilo                  0.759   N48
                                                       uartrx/r_SM_Main_cmp_eq000027
    SLICE_X46Y40.F1      net (fanout=4)        0.777   uartrx/r_SM_Main_cmp_eq000027
    SLICE_X46Y40.X       Tilo                  0.759   uartrx/r_Clk_Count_mux0000<0>262
                                                       uartrx/r_Clk_Count_mux0000<0>262
    SLICE_X45Y40.G4      net (fanout=1)        0.310   uartrx/r_Clk_Count_mux0000<0>262
    SLICE_X45Y40.Y       Tilo                  0.704   uartrx/r_Clk_Count<2>
                                                       uartrx/r_Clk_Count_mux0000<0>265
    SLICE_X46Y44.G1      net (fanout=12)       1.267   uartrx/N3
    SLICE_X46Y44.CLK     Tgck                  0.892   uartrx/r_Clk_Count<11>
                                                       uartrx/r_Clk_Count_mux0000<1>1
                                                       uartrx/r_Clk_Count_10
    -------------------------------------------------  ---------------------------
    Total                                      7.735ns (3.766ns logic, 3.969ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uartrx/r_Clk_Count_9 (FF)
  Destination:          uartrx/r_Clk_Count_10 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.403ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uartrx/r_Clk_Count_9 to uartrx/r_Clk_Count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y42.XQ      Tcko                  0.592   uartrx/r_Clk_Count<9>
                                                       uartrx/r_Clk_Count_9
    SLICE_X48Y40.G2      net (fanout=8)        1.343   uartrx/r_Clk_Count<9>
    SLICE_X48Y40.Y       Tilo                  0.759   N48
                                                       uartrx/r_SM_Main_cmp_eq000027
    SLICE_X46Y40.F1      net (fanout=4)        0.777   uartrx/r_SM_Main_cmp_eq000027
    SLICE_X46Y40.X       Tilo                  0.759   uartrx/r_Clk_Count_mux0000<0>262
                                                       uartrx/r_Clk_Count_mux0000<0>262
    SLICE_X45Y40.G4      net (fanout=1)        0.310   uartrx/r_Clk_Count_mux0000<0>262
    SLICE_X45Y40.Y       Tilo                  0.704   uartrx/r_Clk_Count<2>
                                                       uartrx/r_Clk_Count_mux0000<0>265
    SLICE_X46Y44.G1      net (fanout=12)       1.267   uartrx/N3
    SLICE_X46Y44.CLK     Tgck                  0.892   uartrx/r_Clk_Count<11>
                                                       uartrx/r_Clk_Count_mux0000<1>1
                                                       uartrx/r_Clk_Count_10
    -------------------------------------------------  ---------------------------
    Total                                      7.403ns (3.706ns logic, 3.697ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uartrx/r_Clk_Count_7 (FF)
  Destination:          uartrx/r_Clk_Count_10 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.395ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uartrx/r_Clk_Count_7 to uartrx/r_Clk_Count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y43.XQ      Tcko                  0.592   uartrx/r_Clk_Count<7>
                                                       uartrx/r_Clk_Count_7
    SLICE_X48Y40.G3      net (fanout=6)        1.335   uartrx/r_Clk_Count<7>
    SLICE_X48Y40.Y       Tilo                  0.759   N48
                                                       uartrx/r_SM_Main_cmp_eq000027
    SLICE_X46Y40.F1      net (fanout=4)        0.777   uartrx/r_SM_Main_cmp_eq000027
    SLICE_X46Y40.X       Tilo                  0.759   uartrx/r_Clk_Count_mux0000<0>262
                                                       uartrx/r_Clk_Count_mux0000<0>262
    SLICE_X45Y40.G4      net (fanout=1)        0.310   uartrx/r_Clk_Count_mux0000<0>262
    SLICE_X45Y40.Y       Tilo                  0.704   uartrx/r_Clk_Count<2>
                                                       uartrx/r_Clk_Count_mux0000<0>265
    SLICE_X46Y44.G1      net (fanout=12)       1.267   uartrx/N3
    SLICE_X46Y44.CLK     Tgck                  0.892   uartrx/r_Clk_Count<11>
                                                       uartrx/r_Clk_Count_mux0000<1>1
                                                       uartrx/r_Clk_Count_10
    -------------------------------------------------  ---------------------------
    Total                                      7.395ns (3.706ns logic, 3.689ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------

Paths for end point anode_count_28 (SLICE_X35Y60.SR), 46 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               anode_count_10 (FF)
  Destination:          anode_count_28 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.647ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.003 - 0.017)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: anode_count_10 to anode_count_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y51.XQ      Tcko                  0.591   anode_count<10>
                                                       anode_count_10
    SLICE_X37Y54.F3      net (fanout=2)        1.269   anode_count<10>
    SLICE_X37Y54.COUT    Topcyf                1.162   anode_count_and00001_wg_cy<5>
                                                       anode_count_and00001_wg_lut<4>
                                                       anode_count_and00001_wg_cy<4>
                                                       anode_count_and00001_wg_cy<5>
    SLICE_X37Y55.CIN     net (fanout=1)        0.000   anode_count_and00001_wg_cy<5>
    SLICE_X37Y55.XB      Tcinxb                0.404   N11
                                                       anode_count_and00001_wg_cy<6>
    SLICE_X36Y46.F3      net (fanout=5)        1.152   N11
    SLICE_X36Y46.X       Tilo                  0.759   anode_count_and0000
                                                       anode_count_and0000
    SLICE_X35Y60.SR      net (fanout=16)       1.400   anode_count_and0000
    SLICE_X35Y60.CLK     Tsrck                 0.910   anode_count<28>
                                                       anode_count_28
    -------------------------------------------------  ---------------------------
    Total                                      7.647ns (3.826ns logic, 3.821ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               anode_count_24 (FF)
  Destination:          anode_count_28 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.634ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (0.003 - 0.005)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: anode_count_24 to anode_count_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y58.XQ      Tcko                  0.591   anode_count<24>
                                                       anode_count_24
    SLICE_X37Y52.F3      net (fanout=2)        1.020   anode_count<24>
    SLICE_X37Y52.COUT    Topcyf                1.162   anode_count_and00001_wg_cy<1>
                                                       anode_count_and00001_wg_lut<0>
                                                       anode_count_and00001_wg_cy<0>
                                                       anode_count_and00001_wg_cy<1>
    SLICE_X37Y53.CIN     net (fanout=1)        0.000   anode_count_and00001_wg_cy<1>
    SLICE_X37Y53.COUT    Tbyp                  0.118   anode_count_and00001_wg_cy<3>
                                                       anode_count_and00001_wg_cy<2>
                                                       anode_count_and00001_wg_cy<3>
    SLICE_X37Y54.CIN     net (fanout=1)        0.000   anode_count_and00001_wg_cy<3>
    SLICE_X37Y54.COUT    Tbyp                  0.118   anode_count_and00001_wg_cy<5>
                                                       anode_count_and00001_wg_cy<4>
                                                       anode_count_and00001_wg_cy<5>
    SLICE_X37Y55.CIN     net (fanout=1)        0.000   anode_count_and00001_wg_cy<5>
    SLICE_X37Y55.XB      Tcinxb                0.404   N11
                                                       anode_count_and00001_wg_cy<6>
    SLICE_X36Y46.F3      net (fanout=5)        1.152   N11
    SLICE_X36Y46.X       Tilo                  0.759   anode_count_and0000
                                                       anode_count_and0000
    SLICE_X35Y60.SR      net (fanout=16)       1.400   anode_count_and0000
    SLICE_X35Y60.CLK     Tsrck                 0.910   anode_count<28>
                                                       anode_count_28
    -------------------------------------------------  ---------------------------
    Total                                      7.634ns (4.062ns logic, 3.572ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               anode_count_27 (FF)
  Destination:          anode_count_28 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.604ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.003 - 0.005)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: anode_count_27 to anode_count_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y59.YQ      Tcko                  0.587   anode_count<26>
                                                       anode_count_27
    SLICE_X37Y53.G2      net (fanout=2)        1.273   anode_count<27>
    SLICE_X37Y53.COUT    Topcyg                1.001   anode_count_and00001_wg_cy<3>
                                                       anode_count_and00001_wg_lut<3>
                                                       anode_count_and00001_wg_cy<3>
    SLICE_X37Y54.CIN     net (fanout=1)        0.000   anode_count_and00001_wg_cy<3>
    SLICE_X37Y54.COUT    Tbyp                  0.118   anode_count_and00001_wg_cy<5>
                                                       anode_count_and00001_wg_cy<4>
                                                       anode_count_and00001_wg_cy<5>
    SLICE_X37Y55.CIN     net (fanout=1)        0.000   anode_count_and00001_wg_cy<5>
    SLICE_X37Y55.XB      Tcinxb                0.404   N11
                                                       anode_count_and00001_wg_cy<6>
    SLICE_X36Y46.F3      net (fanout=5)        1.152   N11
    SLICE_X36Y46.X       Tilo                  0.759   anode_count_and0000
                                                       anode_count_and0000
    SLICE_X35Y60.SR      net (fanout=16)       1.400   anode_count_and0000
    SLICE_X35Y60.CLK     Tsrck                 0.910   anode_count<28>
                                                       anode_count_28
    -------------------------------------------------  ---------------------------
    Total                                      7.604ns (3.779ns logic, 3.825ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

Paths for end point anode_count_29 (SLICE_X35Y60.SR), 46 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               anode_count_10 (FF)
  Destination:          anode_count_29 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.647ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.003 - 0.017)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: anode_count_10 to anode_count_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y51.XQ      Tcko                  0.591   anode_count<10>
                                                       anode_count_10
    SLICE_X37Y54.F3      net (fanout=2)        1.269   anode_count<10>
    SLICE_X37Y54.COUT    Topcyf                1.162   anode_count_and00001_wg_cy<5>
                                                       anode_count_and00001_wg_lut<4>
                                                       anode_count_and00001_wg_cy<4>
                                                       anode_count_and00001_wg_cy<5>
    SLICE_X37Y55.CIN     net (fanout=1)        0.000   anode_count_and00001_wg_cy<5>
    SLICE_X37Y55.XB      Tcinxb                0.404   N11
                                                       anode_count_and00001_wg_cy<6>
    SLICE_X36Y46.F3      net (fanout=5)        1.152   N11
    SLICE_X36Y46.X       Tilo                  0.759   anode_count_and0000
                                                       anode_count_and0000
    SLICE_X35Y60.SR      net (fanout=16)       1.400   anode_count_and0000
    SLICE_X35Y60.CLK     Tsrck                 0.910   anode_count<28>
                                                       anode_count_29
    -------------------------------------------------  ---------------------------
    Total                                      7.647ns (3.826ns logic, 3.821ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               anode_count_24 (FF)
  Destination:          anode_count_29 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.634ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (0.003 - 0.005)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: anode_count_24 to anode_count_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y58.XQ      Tcko                  0.591   anode_count<24>
                                                       anode_count_24
    SLICE_X37Y52.F3      net (fanout=2)        1.020   anode_count<24>
    SLICE_X37Y52.COUT    Topcyf                1.162   anode_count_and00001_wg_cy<1>
                                                       anode_count_and00001_wg_lut<0>
                                                       anode_count_and00001_wg_cy<0>
                                                       anode_count_and00001_wg_cy<1>
    SLICE_X37Y53.CIN     net (fanout=1)        0.000   anode_count_and00001_wg_cy<1>
    SLICE_X37Y53.COUT    Tbyp                  0.118   anode_count_and00001_wg_cy<3>
                                                       anode_count_and00001_wg_cy<2>
                                                       anode_count_and00001_wg_cy<3>
    SLICE_X37Y54.CIN     net (fanout=1)        0.000   anode_count_and00001_wg_cy<3>
    SLICE_X37Y54.COUT    Tbyp                  0.118   anode_count_and00001_wg_cy<5>
                                                       anode_count_and00001_wg_cy<4>
                                                       anode_count_and00001_wg_cy<5>
    SLICE_X37Y55.CIN     net (fanout=1)        0.000   anode_count_and00001_wg_cy<5>
    SLICE_X37Y55.XB      Tcinxb                0.404   N11
                                                       anode_count_and00001_wg_cy<6>
    SLICE_X36Y46.F3      net (fanout=5)        1.152   N11
    SLICE_X36Y46.X       Tilo                  0.759   anode_count_and0000
                                                       anode_count_and0000
    SLICE_X35Y60.SR      net (fanout=16)       1.400   anode_count_and0000
    SLICE_X35Y60.CLK     Tsrck                 0.910   anode_count<28>
                                                       anode_count_29
    -------------------------------------------------  ---------------------------
    Total                                      7.634ns (4.062ns logic, 3.572ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               anode_count_27 (FF)
  Destination:          anode_count_29 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.604ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.003 - 0.005)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: anode_count_27 to anode_count_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y59.YQ      Tcko                  0.587   anode_count<26>
                                                       anode_count_27
    SLICE_X37Y53.G2      net (fanout=2)        1.273   anode_count<27>
    SLICE_X37Y53.COUT    Topcyg                1.001   anode_count_and00001_wg_cy<3>
                                                       anode_count_and00001_wg_lut<3>
                                                       anode_count_and00001_wg_cy<3>
    SLICE_X37Y54.CIN     net (fanout=1)        0.000   anode_count_and00001_wg_cy<3>
    SLICE_X37Y54.COUT    Tbyp                  0.118   anode_count_and00001_wg_cy<5>
                                                       anode_count_and00001_wg_cy<4>
                                                       anode_count_and00001_wg_cy<5>
    SLICE_X37Y55.CIN     net (fanout=1)        0.000   anode_count_and00001_wg_cy<5>
    SLICE_X37Y55.XB      Tcinxb                0.404   N11
                                                       anode_count_and00001_wg_cy<6>
    SLICE_X36Y46.F3      net (fanout=5)        1.152   N11
    SLICE_X36Y46.X       Tilo                  0.759   anode_count_and0000
                                                       anode_count_and0000
    SLICE_X35Y60.SR      net (fanout=16)       1.400   anode_count_and0000
    SLICE_X35Y60.CLK     Tsrck                 0.910   anode_count<28>
                                                       anode_count_29
    -------------------------------------------------  ---------------------------
    Total                                      7.604ns (3.779ns logic, 3.825ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point uartrx/r_Clk_Count_1 (SLICE_X46Y38.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.423ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uartrx/r_Clk_Count_1 (FF)
  Destination:          uartrx/r_Clk_Count_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.423ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 31.250ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uartrx/r_Clk_Count_1 to uartrx/r_Clk_Count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y38.XQ      Tcko                  0.474   uartrx/r_Clk_Count<1>
                                                       uartrx/r_Clk_Count_1
    SLICE_X46Y38.F4      net (fanout=3)        0.389   uartrx/r_Clk_Count<1>
    SLICE_X46Y38.CLK     Tckf        (-Th)    -0.560   uartrx/r_Clk_Count<1>
                                                       uartrx/r_Clk_Count_mux0000<10>1
                                                       uartrx/r_Clk_Count_1
    -------------------------------------------------  ---------------------------
    Total                                      1.423ns (1.034ns logic, 0.389ns route)
                                                       (72.7% logic, 27.3% route)

--------------------------------------------------------------------------------

Paths for end point uartrx/r_Clk_Count_2 (SLICE_X45Y40.F2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uartrx/r_Clk_Count_2 (FF)
  Destination:          uartrx/r_Clk_Count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 31.250ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uartrx/r_Clk_Count_2 to uartrx/r_Clk_Count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y40.XQ      Tcko                  0.473   uartrx/r_Clk_Count<2>
                                                       uartrx/r_Clk_Count_2
    SLICE_X45Y40.F2      net (fanout=3)        0.446   uartrx/r_Clk_Count<2>
    SLICE_X45Y40.CLK     Tckf        (-Th)    -0.516   uartrx/r_Clk_Count<2>
                                                       uartrx/r_Clk_Count_mux0000<9>1
                                                       uartrx/r_Clk_Count_2
    -------------------------------------------------  ---------------------------
    Total                                      1.435ns (0.989ns logic, 0.446ns route)
                                                       (68.9% logic, 31.1% route)

--------------------------------------------------------------------------------

Paths for end point uartrx/r_Bit_Index_2 (SLICE_X48Y35.G3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.481ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uartrx/r_Bit_Index_1 (FF)
  Destination:          uartrx/r_Bit_Index_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.473ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (0.015 - 0.023)
  Source Clock:         clk_BUFGP rising at 31.250ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uartrx/r_Bit_Index_1 to uartrx/r_Bit_Index_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y36.XQ      Tcko                  0.474   uartrx/r_Bit_Index<1>
                                                       uartrx/r_Bit_Index_1
    SLICE_X48Y35.G3      net (fanout=8)        0.439   uartrx/r_Bit_Index<1>
    SLICE_X48Y35.CLK     Tckg        (-Th)    -0.560   uartrx/r_Bit_Index<2>
                                                       uartrx/r_Bit_Index_mux0001<0>1
                                                       uartrx/r_Bit_Index_2
    -------------------------------------------------  ---------------------------
    Total                                      1.473ns (1.034ns logic, 0.439ns route)
                                                       (70.2% logic, 29.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.598ns (period - (min low pulse limit / (low pulse / period)))
  Period: 31.250ns
  Low pulse: 15.625ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: uartrx/r_Bit_Index<1>/CLK
  Logical resource: uartrx/r_Bit_Index_1/CK
  Location pin: SLICE_X46Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 29.598ns (period - (min high pulse limit / (high pulse / period)))
  Period: 31.250ns
  High pulse: 15.625ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: uartrx/r_Bit_Index<1>/CLK
  Logical resource: uartrx/r_Bit_Index_1/CK
  Location pin: SLICE_X46Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 29.598ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: uartrx/r_Bit_Index<1>/CLK
  Logical resource: uartrx/r_Bit_Index_1/CK
  Location pin: SLICE_X46Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.735|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3611 paths, 0 nets, and 436 connections

Design statistics:
   Minimum period:   7.735ns{1}   (Maximum frequency: 129.282MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Nov  3 17:48:39 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 345 MB



