# Reading pref.tcl
# do SpaceInvaders_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Ricardo Gomes/Documents/Faculdade/2ano/2 Semestre/LIC/Trabalho/Decoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:31:13 on Mar 01,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Ricardo Gomes/Documents/Faculdade/2ano/2 Semestre/LIC/Trabalho/Decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Decoder
# -- Compiling architecture arq_decoder of Decoder
# End time: 11:31:13 on Mar 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Ricardo Gomes/Documents/Faculdade/2ano/2 Semestre/LIC/Trabalho/MUX4_1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:31:13 on Mar 01,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Ricardo Gomes/Documents/Faculdade/2ano/2 Semestre/LIC/Trabalho/MUX4_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX4_1
# -- Compiling architecture arq_mux4_1 of mux4_1
# End time: 11:31:13 on Mar 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Ricardo Gomes/Documents/Faculdade/2ano/2 Semestre/LIC/Trabalho/keyscan.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:31:13 on Mar 01,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Ricardo Gomes/Documents/Faculdade/2ano/2 Semestre/LIC/Trabalho/keyscan.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity keyscan
# -- Compiling architecture structural of keyscan
# ** Error: C:/Users/Ricardo Gomes/Documents/Faculdade/2ano/2 Semestre/LIC/Trabalho/keyscan.vhd(65): (vcom-1193) Formal "O" length is 4; number of individual associations is 3.
# ** Note: C:/Users/Ricardo Gomes/Documents/Faculdade/2ano/2 Semestre/LIC/Trabalho/keyscan.vhd(89): VHDL Compiler exiting
# End time: 11:31:14 on Mar 01,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./SpaceInvaders_run_msim_rtl_vhdl.do line 10
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/Ricardo Gomes/Documents/Faculdade/2ano/2 Semestre/LIC/Trabalho/keyscan.vhd}"
vsim work.keyscan
# vsim work.keyscan 
# Start time: 11:31:24 on Mar 01,2024
# Loading std.standard
# ** Error: (vsim-3173) Entity 'C:/Users/Ricardo Gomes/Documents/Faculdade/2ano/2 Semestre/LIC/Trabalho/simulation/modelsim/rtl_work.keyscan' has no architecture.
# Error loading design
# End time: 11:31:25 on Mar 01,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vsim work.keyscan
# vsim work.keyscan 
# Start time: 11:31:37 on Mar 01,2024
# Loading std.standard
# ** Error: (vsim-3173) Entity 'C:/Users/Ricardo Gomes/Documents/Faculdade/2ano/2 Semestre/LIC/Trabalho/simulation/modelsim/rtl_work.keyscan' has no architecture.
# Error loading design
# End time: 11:31:37 on Mar 01,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.keyscan
# vsim work.keyscan 
# Start time: 11:31:53 on Mar 01,2024
# Loading std.standard
# ** Error: (vsim-3173) Entity 'C:/Users/Ricardo Gomes/Documents/Faculdade/2ano/2 Semestre/LIC/Trabalho/simulation/modelsim/rtl_work.keyscan' has no architecture.
# Error loading design
# End time: 11:31:54 on Mar 01,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
