// Seed: 2276337034
module module_0 (
    input tri  id_0,
    input tri0 id_1
);
  wire id_3;
endmodule
module module_1 (
    output tri0 id_0,
    input tri1 id_1,
    output wor id_2,
    input supply1 id_3
);
  wire id_5;
  module_0(
      id_3, id_3
  );
  wand id_6 = id_3;
endmodule
module module_2 (
    input tri1 id_0,
    input tri id_1,
    input supply0 id_2,
    input tri0 id_3,
    output wire id_4,
    input uwire id_5
    , id_24,
    input uwire id_6,
    input supply0 id_7,
    output tri id_8,
    output wor id_9,
    input wire id_10,
    output tri id_11,
    input tri1 id_12,
    input tri1 id_13,
    input wand id_14,
    input tri id_15,
    output wand id_16,
    output uwire id_17,
    input supply1 id_18
    , id_25,
    output tri1 id_19,
    output supply0 id_20,
    input tri0 id_21,
    input uwire id_22
);
  assign id_24 = 1;
  module_0(
      id_0, id_1
  );
  assign id_4 = id_18;
  wire id_26;
endmodule
