<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>hw_emif.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="$relpath/search.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_43e0a1f539e00dcfa1a6bc4d4fee4fc2.html">home</a></li><li class="navelem"><a class="el" href="dir_cb014abec909cd1f2f747a8fabc06ef7.html">a0221343</a></li><li class="navelem"><a class="el" href="dir_68d51b26df0948e389e8c3ede5e4cf3d.html">c2000ware_dev</a></li><li class="navelem"><a class="el" href="dir_5941e6303d8c20d86135ae6396d87598.html">c2000ware</a></li><li class="navelem"><a class="el" href="dir_2e729ad448dd2645239094b36b6c71f7.html">repos</a></li><li class="navelem"><a class="el" href="dir_eecdfc121e85ff7acfcd64df3cbe7ba3.html">driverlib_repo</a></li><li class="navelem"><a class="el" href="dir_760da502b132e7442314098681d5fad0.html">src</a></li><li class="navelem"><a class="el" href="dir_31934bde8701934b41159377b07b6b48.html">f2837xs</a></li><li class="navelem"><a class="el" href="dir_dbc43b3a0c3902340373c4587d4dd455.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">hw_emif.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hw__emif_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// FILE:    hw_emif.h</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// TITLE:   Definitions for the EMIF registers.</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">// $TI Release:  $</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// $Release Date:  $</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// $Copyright:  $</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#ifndef HW_EMIF_H</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HW_EMIF_H</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">// The following are defines for the EMIF register offsets</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00021"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a80b5bd555e96a2081bc3e62193bdc388">   21</a></span>&#160;<span class="preprocessor">#define EMIF_O_RCSR               0x0U         // Revision Code and Status</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00023"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#ab9b7d8b68ff8a4d853742594bb47cb0b">   23</a></span>&#160;<span class="preprocessor">#define EMIF_O_ASYNC_WCCR         0x2U         // Async Wait Cycle Config</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00025"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a981b2f9d3133cb7e1ac153d197afb08e">   25</a></span>&#160;<span class="preprocessor">#define EMIF_O_SDRAM_CR           0x4U         // SDRAM (EMxCS0n) Config</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00027"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#ac620aad110d27ac15a50170ed3e33a8e">   27</a></span>&#160;<span class="preprocessor">#define EMIF_O_SDRAM_RCR          0x6U         // SDRAM Refresh Control</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00029"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#ad7fc5d2951a5e0c9f3e76ad2c860c346">   29</a></span>&#160;<span class="preprocessor">#define EMIF_O_ASYNC_CS2_CR       0x8U         // Async 1 (EMxCS2n) Config</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00031"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#aed9d50bc106206021a6d94f3e13d3f65">   31</a></span>&#160;<span class="preprocessor">#define EMIF_O_ASYNC_CS3_CR       0xAU         // Async 2 (EMxCS3n) Config</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00033"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a81c7acc10433486ee9898eca4a96d906">   33</a></span>&#160;<span class="preprocessor">#define EMIF_O_ASYNC_CS4_CR       0xCU         // Async 3 (EMxCS4n) Config</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00035"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a0f9fa9dde2e71a757099c97efd066db8">   35</a></span>&#160;<span class="preprocessor">#define EMIF_O_SDRAM_TR           0x10U        // SDRAM Timing Register</span></div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a40bfb97f91097e61914f00c747381517">   36</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_O_TOTAL_SDRAM_AR     0x18U        // Total SDRAM Accesses Register</span></div>
<div class="line"><a name="l00037"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a1acdd57b58c7f1e174ecba9d2941edd4">   37</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_O_TOTAL_SDRAM_ACTR   0x1AU        // Total SDRAM Activate Register</span></div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a440c84cffcd3d6ba18a24d5d5ef6ac03">   38</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_O_SDR_EXT_TMNG       0x1EU        // SDRAM SR/PD Exit Timing</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#ab8f0be4c53cc62fa7c8e2d818132cc59">   40</a></span>&#160;<span class="preprocessor">#define EMIF_O_INT_RAW            0x20U        // Interrupt Raw Register</span></div>
<div class="line"><a name="l00041"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a9d4134ef846569d8cc1fccb19593190b">   41</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_O_INT_MSK            0x22U        // Interrupt Masked Register</span></div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a456ded9a1d9ef9ac889950e6626ca69a">   42</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_O_INT_MSK_SET        0x24U        // Interrupt Mask Set Register</span></div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#acdd0690c8e0c38448df3f8ba4dff816f">   43</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_O_INT_MSK_CLR        0x26U        // Interrupt Mask Clear Register</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">// The following are defines for the bit fields in the RCSR register</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#ac9b21050eca95a6612506c3d7409e0ba">   50</a></span>&#160;<span class="preprocessor">#define EMIF_RCSR_MINOR_REVISION_S  0U</span></div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a6f7fb3ff07e370cab163806aecd1ce3a">   51</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_RCSR_MINOR_REVISION_M  0xFFU        // Minor Revision.</span></div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a22470a5c0ca0ac3a4b54a359afe1775f">   52</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_RCSR_MAJOR_REVISION_S  8U</span></div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#aa541cc0a2e5699762b23aae17b83799c">   53</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_RCSR_MAJOR_REVISION_M  0xFF00U      // Major Revision.</span></div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a844d32837f52442331e3ca9b1069a7aa">   54</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_RCSR_MODULE_ID_S     16U</span></div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#af8fda92d591cc9f00e29ed4f35910526">   55</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_RCSR_MODULE_ID_M     0x3FFF0000U  // EMIF module ID.</span></div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a95516bbe46be955e3834532dbb0a8ef2">   56</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_RCSR_FR              0x40000000U  // EMIF is running in full rate</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// or half rate.</span></div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a57ad9f4f78a1769ce1b0d6d75b522bf2">   58</a></span>&#160;<span class="preprocessor">#define EMIF_RCSR_BE              0x80000000U  // EMIF endian mode.</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">// The following are defines for the bit fields in the ASYNC_WCCR register</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#ada364d5a380fc9fc0e566251d6d67a3e">   65</a></span>&#160;<span class="preprocessor">#define EMIF_ASYNC_WCCR_MAX_EXT_WAIT_S  0U</span></div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a26f9edd966725da7119b0b7ba272327f">   66</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_ASYNC_WCCR_MAX_EXT_WAIT_M  0xFFU        // Maximum Extended Wait cycles.</span></div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a04965df6b0425e329f9ba24da35f3d9d">   67</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_ASYNC_WCCR_WP0       0x10000000U  // Polarity for EMxWAIT.</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">// The following are defines for the bit fields in the SDRAM_CR register</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a921faa9b7f32668a6e00a76261bb0376">   74</a></span>&#160;<span class="preprocessor">#define EMIF_SDRAM_CR_PAGESIGE_S  0U</span></div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#ad5221599eec67d8ee4a1b52a16122d55">   75</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_SDRAM_CR_PAGESIGE_M  0x7U         // Page Size.</span></div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a7cc73b84ab752dc715deeb770d0e487e">   76</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_SDRAM_CR_IBANK_S     4U</span></div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a84a9781df0d4597f38696af92b75421e">   77</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_SDRAM_CR_IBANK_M     0x70U        // Internal Bank setup of SDRAM</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// devices.</span></div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a219f4477f380e2f260e5fd63417fcd6c">   79</a></span>&#160;<span class="preprocessor">#define EMIF_SDRAM_CR_BIT_11_9_LOCK  0x100U       // Bits 11 to 9 are writable</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// only if this bit is set.</span></div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a818f265702b5ab75cad16186c25c35af">   81</a></span>&#160;<span class="preprocessor">#define EMIF_SDRAM_CR_CL_S        9U</span></div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a33b114a5a681b93e51ae9c859973c2d5">   82</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_SDRAM_CR_CL_M        0xE00U       // CAS Latency.</span></div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#af0feadf52a512e7cf7a1ffb7ba46761d">   83</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_SDRAM_CR_NM          0x4000U      // Narrow Mode.</span></div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a268fc30c7893bedf4e82da4b3f6ea825">   84</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_SDRAM_CR_PDWR        0x20000000U  // Perform refreshes during</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Power Down.</span></div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#af583b73eb1018427727f5e6087b7919a">   86</a></span>&#160;<span class="preprocessor">#define EMIF_SDRAM_CR_PD          0x40000000U  // Power Down.</span></div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a12c0792df335bb13480d43e928fb8bfd">   87</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_SDRAM_CR_SR          0x80000000U  // Self Refresh.</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">// The following are defines for the bit fields in the SDRAM_RCR register</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a5f96d6e00f96e2f15c54287ec1275f72">   94</a></span>&#160;<span class="preprocessor">#define EMIF_SDRAM_RCR_REFRESH_RATE_S  0U</span></div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a52a00d2e95387c02865cf09807e5fb51">   95</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_SDRAM_RCR_REFRESH_RATE_M  0x1FFFU      // Refresh Rate.</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">// The following are defines for the bit fields in the ASYNC_CS2_CR register</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#ae294b03c840c47cf7d2737905a7eb996">  102</a></span>&#160;<span class="preprocessor">#define EMIF_ASYNC_CS2_CR_ASIZE_S  0U</span></div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#aea8a7aa10d299d4c93ab968ee699fc88">  103</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_ASYNC_CS2_CR_ASIZE_M  0x3U         // Asynchronous Memory Size.</span></div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a60c872db13144aa0b13f5548b9ffdcb8">  104</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_ASYNC_CS2_CR_TA_S    2U</span></div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a586bf0f72d96242ffc11066ffe405dd6">  105</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_ASYNC_CS2_CR_TA_M    0xCU         // Turn Around cycles.</span></div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a28e39cc599d16f737bbee79628549179">  106</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_ASYNC_CS2_CR_R_HOLD_S  4U</span></div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a562fd0cd3240c3d390b4ab09229f97e1">  107</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_ASYNC_CS2_CR_R_HOLD_M  0x70U        // Read Strobe Hold cycles.</span></div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#aabd3b4694551029d3552c7885ead3694">  108</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_ASYNC_CS2_CR_R_STROBE_S  7U</span></div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#ab821c54cb1e445f0f97d8e8a6156fcbc">  109</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_ASYNC_CS2_CR_R_STROBE_M  0x1F80U      // Read Strobe Duration cycles.</span></div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#aef23eb6bf044421ea6d86b5fd6e66cb3">  110</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_ASYNC_CS2_CR_R_SETUP_S  13U</span></div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a13bd26eedabff76486df8b95c930834b">  111</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_ASYNC_CS2_CR_R_SETUP_M  0x1E000U     // Read Strobe Setup cycles.</span></div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#aa02a448553854474eb4a19a387569d95">  112</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_ASYNC_CS2_CR_W_HOLD_S  17U</span></div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#ad4027bf2b5d76e5cbc88575f90af3195">  113</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_ASYNC_CS2_CR_W_HOLD_M  0xE0000U     // Write Strobe Hold cycles.</span></div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a5d888aff483f4b7a0c3897eae92045a8">  114</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_ASYNC_CS2_CR_W_STROBE_S  20U</span></div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#af010e292e0a3fa77e8a6801e69b110c9">  115</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_ASYNC_CS2_CR_W_STROBE_M  0x3F00000U   // Write Strobe Duration cycles.</span></div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#aa0df5b9dc8707fe999a297596753344b">  116</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_ASYNC_CS2_CR_W_SETUP_S  26U</span></div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#ada7ee578dc049f33fe3bb488bf8a7576">  117</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_ASYNC_CS2_CR_W_SETUP_M  0x3C000000U  // Write Strobe Setup cycles.</span></div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a60de2f27f1c80d8ce76b808afffa6477">  118</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_ASYNC_CS2_CR_EW      0x40000000U  // Extend Wait mode.</span></div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a2cc76357aa16fff6c731bd931cbdc1d3">  119</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_ASYNC_CS2_CR_SS      0x80000000U  // Select Strobe mode.</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">// The following are defines for the bit fields in the ASYNC_CS3_CR register</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a3e0c655337f4eff8ff107a60aefc15c1">  126</a></span>&#160;<span class="preprocessor">#define EMIF_ASYNC_CS3_CR_ASIZE_S  0U</span></div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#aff15fa66ae22046bff9f4bc00034cec8">  127</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_ASYNC_CS3_CR_ASIZE_M  0x3U         // Asynchronous Memory Size.</span></div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a021e622dd6d0cd099ae873fba4ee4a16">  128</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_ASYNC_CS3_CR_TA_S    2U</span></div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a59f4b36f57aafaa0ccb33eb37517e2df">  129</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_ASYNC_CS3_CR_TA_M    0xCU         // Turn Around cycles.</span></div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a6a965a00aecf0bbc99cb63683a2d210e">  130</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_ASYNC_CS3_CR_R_HOLD_S  4U</span></div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#ae3a1da5823557f403b11131d1fd06bce">  131</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_ASYNC_CS3_CR_R_HOLD_M  0x70U        // Read Strobe Hold cycles.</span></div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a9d0139d46b7e55f2c33e9164aadc1583">  132</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_ASYNC_CS3_CR_R_STROBE_S  7U</span></div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a23c808b654dcdb4a275a50790675a689">  133</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_ASYNC_CS3_CR_R_STROBE_M  0x1F80U      // Read Strobe Duration cycles.</span></div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a6eba2ef257e47b21e3805f098e42d864">  134</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_ASYNC_CS3_CR_R_SETUP_S  13U</span></div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a8c94c8c8b694c1022ed147d072c41c10">  135</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_ASYNC_CS3_CR_R_SETUP_M  0x1E000U     // Read Strobe Setup cycles.</span></div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a696f985ecdd17288f83b0fc18afbff4c">  136</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_ASYNC_CS3_CR_W_HOLD_S  17U</span></div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a96950d610702633f3c203d3d9294e226">  137</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_ASYNC_CS3_CR_W_HOLD_M  0xE0000U     // Write Strobe Hold cycles.</span></div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a52ef7578443bde482ceb7fb7e7b16e72">  138</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_ASYNC_CS3_CR_W_STROBE_S  20U</span></div>
<div class="line"><a name="l00139"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#ae38ec922edf1f6c933d24b606c612fcb">  139</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_ASYNC_CS3_CR_W_STROBE_M  0x3F00000U   // Write Strobe Duration cycles.</span></div>
<div class="line"><a name="l00140"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a17dcd4dea1478ec73ca0584c1d03f513">  140</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_ASYNC_CS3_CR_W_SETUP_S  26U</span></div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a123cc97d5e44c40b4a0b889f97d21636">  141</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_ASYNC_CS3_CR_W_SETUP_M  0x3C000000U  // Write Strobe Setup cycles.</span></div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#ac9b9eba23e01385e86c4b75ac586fe87">  142</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_ASYNC_CS3_CR_EW      0x40000000U  // Extend Wait mode.</span></div>
<div class="line"><a name="l00143"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a984129bae27e46318bccf635313ec096">  143</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_ASYNC_CS3_CR_SS      0x80000000U  // Select Strobe mode.</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">// The following are defines for the bit fields in the ASYNC_CS4_CR register</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a20514fa7cbf688cd885597e8f3ea414e">  150</a></span>&#160;<span class="preprocessor">#define EMIF_ASYNC_CS4_CR_ASIZE_S  0U</span></div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a2de497ac9f4a76f186e700e5dff71050">  151</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_ASYNC_CS4_CR_ASIZE_M  0x3U         // Asynchronous Memory Size.</span></div>
<div class="line"><a name="l00152"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a85528fa4ca86f2d53720a44ac381591c">  152</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_ASYNC_CS4_CR_TA_S    2U</span></div>
<div class="line"><a name="l00153"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a9a8b6209510c988c844a435b2646b150">  153</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_ASYNC_CS4_CR_TA_M    0xCU         // Turn Around cycles.</span></div>
<div class="line"><a name="l00154"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a63ea17961b0d1d33e53fc404b5d24ab5">  154</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_ASYNC_CS4_CR_R_HOLD_S  4U</span></div>
<div class="line"><a name="l00155"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a0df4f1969c64b5029eff7f4248dd7d38">  155</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_ASYNC_CS4_CR_R_HOLD_M  0x70U        // Read Strobe Hold cycles.</span></div>
<div class="line"><a name="l00156"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a330326ce7718791be3259b85faabc23e">  156</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_ASYNC_CS4_CR_R_STROBE_S  7U</span></div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#af3f6aa7305e4e9b75c2dc58b92c50ffa">  157</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_ASYNC_CS4_CR_R_STROBE_M  0x1F80U      // Read Strobe Duration cycles.</span></div>
<div class="line"><a name="l00158"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a0130d23183843c1089b907c5082148e0">  158</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_ASYNC_CS4_CR_R_SETUP_S  13U</span></div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a0ba3a25f5a29d83ec0b6fea2da82177c">  159</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_ASYNC_CS4_CR_R_SETUP_M  0x1E000U     // Read Strobe Setup cycles.</span></div>
<div class="line"><a name="l00160"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#ae7b1b622122fb06dcb3c76b836abd299">  160</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_ASYNC_CS4_CR_W_HOLD_S  17U</span></div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a33344c1f7ee206cc4cde5d443f6b4c2c">  161</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_ASYNC_CS4_CR_W_HOLD_M  0xE0000U     // Write Strobe Hold cycles.</span></div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a8697721acfc1eb7bec42f6a5731205f5">  162</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_ASYNC_CS4_CR_W_STROBE_S  20U</span></div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#af7670d92b06aa0184b202d6cf29f3e2c">  163</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_ASYNC_CS4_CR_W_STROBE_M  0x3F00000U   // Write Strobe Duration cycles.</span></div>
<div class="line"><a name="l00164"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#aa3001bfbfdd3cd84656ab70e3036bbde">  164</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_ASYNC_CS4_CR_W_SETUP_S  26U</span></div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#af7ca0d34ecc01af1a6fc8fe1758d659f">  165</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_ASYNC_CS4_CR_W_SETUP_M  0x3C000000U  // Write Strobe Setup cycles.</span></div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#aaebda378d669b0491814271426b3cb6e">  166</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_ASYNC_CS4_CR_EW      0x40000000U  // Extend Wait mode.</span></div>
<div class="line"><a name="l00167"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a44e6b9d6ecb63956e9171ea2a5723d45">  167</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_ASYNC_CS4_CR_SS      0x80000000U  // Select Strobe mode.</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">// The following are defines for the bit fields in the SDRAM_TR register</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00174"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#adeab11a6a32a71724b7129ed6de7c3f2">  174</a></span>&#160;<span class="preprocessor">#define EMIF_SDRAM_TR_T_RRD_S     4U</span></div>
<div class="line"><a name="l00175"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#af2296759da6dff753f82eb57496e4ed2">  175</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_SDRAM_TR_T_RRD_M     0x70U        // Activate to Activate timing</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for different bank.</span></div>
<div class="line"><a name="l00177"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#acc659537ec30c48630c26423deec3608">  177</a></span>&#160;<span class="preprocessor">#define EMIF_SDRAM_TR_T_RC_S      8U</span></div>
<div class="line"><a name="l00178"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a364743b841b3adc96d6874259d84e209">  178</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_SDRAM_TR_T_RC_M      0xF00U       // Activate to Activate timing .</span></div>
<div class="line"><a name="l00179"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#ad538e4cde103f8e2dc8260f149f9eb54">  179</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_SDRAM_TR_T_RAS_S     12U</span></div>
<div class="line"><a name="l00180"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a49649c79aed32d5e19ed2f78ebc37092">  180</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_SDRAM_TR_T_RAS_M     0xF000U      // Activate to Precharge timing.</span></div>
<div class="line"><a name="l00181"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a61034e39f48f7ec28386ee9adf35f071">  181</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_SDRAM_TR_T_WR_S      16U</span></div>
<div class="line"><a name="l00182"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a81d8051c7400c5a12b6ab8d65d469474">  182</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_SDRAM_TR_T_WR_M      0x70000U     // Last Write to Precharge</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// timing.</span></div>
<div class="line"><a name="l00184"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a7230a4fce47fcefdcc05c92dbf0c0018">  184</a></span>&#160;<span class="preprocessor">#define EMIF_SDRAM_TR_T_RCD_S     20U</span></div>
<div class="line"><a name="l00185"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a613d2a42032e25d3c99273ec0f2a6df3">  185</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_SDRAM_TR_T_RCD_M     0x700000U    // Activate to Read/Write</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// timing.</span></div>
<div class="line"><a name="l00187"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#ab70bddffed3a643331d845013b3166a4">  187</a></span>&#160;<span class="preprocessor">#define EMIF_SDRAM_TR_T_RP_S      24U</span></div>
<div class="line"><a name="l00188"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a210a27d76f5d52b76d8ccf6f701f448e">  188</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_SDRAM_TR_T_RP_M      0x7000000U   // Precharge to Activate/Refresh</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// timing.</span></div>
<div class="line"><a name="l00190"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a1a50877727a3c1e35ff38993ebb986a6">  190</a></span>&#160;<span class="preprocessor">#define EMIF_SDRAM_TR_T_RFC_S     27U</span></div>
<div class="line"><a name="l00191"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#af5b7b2866c4ccb7e19439647b25d92a2">  191</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_SDRAM_TR_T_RFC_M     0xF8000000U  // Refresh/Load Mode to</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Refresh/Activate timing</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">// The following are defines for the bit fields in the SDR_EXT_TMNG register</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00199"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a3f30665da07051c567496f0ec6ddccb7">  199</a></span>&#160;<span class="preprocessor">#define EMIF_SDR_EXT_TMNG_T_XS_S  0U</span></div>
<div class="line"><a name="l00200"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a3ae942dfc3e6b7a60760787eba67f7dc">  200</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_SDR_EXT_TMNG_T_XS_M  0x1FU        // Self Refresh exit to new</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// command timing.</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">// The following are defines for the bit fields in the INT_RAW register</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00208"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#aa220f70cb2f9e6b8d2ef5ed8d68c35f7">  208</a></span>&#160;<span class="preprocessor">#define EMIF_INT_RAW_AT           0x1U         // Asynchronous Timeout.</span></div>
<div class="line"><a name="l00209"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#aea0545e7824fb5bea4520d44549a8d9b">  209</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_INT_RAW_LT           0x2U         // Line Trap.</span></div>
<div class="line"><a name="l00210"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a970a01ade55c6db1cb7b7e78889837be">  210</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_INT_RAW_WR_S         2U</span></div>
<div class="line"><a name="l00211"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a19210feb6e47c2658092c5786e564ed3">  211</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_INT_RAW_WR_M         0x3CU        // Wait Rise.</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">// The following are defines for the bit fields in the INT_MSK register</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00218"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a892a73b7f82c81f43f2e1509ff371d6f">  218</a></span>&#160;<span class="preprocessor">#define EMIF_INT_MSK_AT_MASKED    0x1U         // Asynchronous Timeout.</span></div>
<div class="line"><a name="l00219"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#adfdba13325d2273de00eb912c7d0cdff">  219</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_INT_MSK_LT_MASKED    0x2U         // Line Trap.</span></div>
<div class="line"><a name="l00220"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a9e960df98381f80c597b94179465223f">  220</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_INT_MSK_WR_MASKED_S  2U</span></div>
<div class="line"><a name="l00221"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a73e8b2cd84f8ebcf31959e49344b9d26">  221</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_INT_MSK_WR_MASKED_M  0x3CU        // Wait Rise.</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">// The following are defines for the bit fields in the INT_MSK_SET register</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00228"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a5c214c17184ba8e9933f69c8d0111583">  228</a></span>&#160;<span class="preprocessor">#define EMIF_INT_MSK_SET_AT_MASK_SET  0x1U         // Asynchronous Timeout.</span></div>
<div class="line"><a name="l00229"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a70fa777453976577cfcba058fc84ff46">  229</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_INT_MSK_SET_LT_MASK_SET  0x2U         // Line Trap.</span></div>
<div class="line"><a name="l00230"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#af343174d5a780320e08f427261ed7149">  230</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_INT_MSK_SET_WR_MASK_SET_S  2U</span></div>
<div class="line"><a name="l00231"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#aaddd8d30e563fb0a7edf640b8829ce0a">  231</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_INT_MSK_SET_WR_MASK_SET_M  0x3CU        // Wait Rise.</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">// The following are defines for the bit fields in the INT_MSK_CLR register</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00238"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#ab86c04ba2a3202b6eba72bd5341d22e9">  238</a></span>&#160;<span class="preprocessor">#define EMIF_INT_MSK_CLR_AT_MASK_CLR  0x1U         // Asynchronous Timeout.</span></div>
<div class="line"><a name="l00239"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a8e6449c5c31e86f229f95cda7c04dc96">  239</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_INT_MSK_CLR_LT_MASK_CLR  0x2U         // Line Trap.</span></div>
<div class="line"><a name="l00240"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a1733064aca3469be104747c064a8f00f">  240</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_INT_MSK_CLR_WR_MASK_CLR_S  2U</span></div>
<div class="line"><a name="l00241"></a><span class="lineno"><a class="code" href="hw__emif_8h.html#a7f109b1e03ca5630e0c65129f743bfc0">  241</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMIF_INT_MSK_CLR_WR_MASK_CLR_M  0x3CU        // Wait Rise.</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1" /><small>
Copyright  2018, Texas Instruments Incorporated</small>
</body>
</html>
