# zsim stats
===
root: # Stats
 contention: # Contention simulation stats
  domain-0: # Domain stats
   time: 255889852 # Weave simulation time
 time: # Simulator time breakdown
  init: 2581076275628
  bound: 8928204938
  weave: 376897697
  ff: 0
 trigger: 20000 # Reason for this stats dump
 phase: 6518 # Simulated phases
 westmere: # Core stats
  westmere-0: # Core stats
   cycles: 65180676 # Simulated unhalted cycles
   cCycles: 4931499 # Cycles due to contention stalls
   instrs: 100001958 # Simulated instructions
   uops: 142671190 # Retired micro-ops
   bbls: 4785511 # Basic blocks
   approxInstrs: 432 # Instrs with approx uop decoding
   mispredBranches: 23120 # Mispredicted branches
   condBranches: 4718214 # conditional branches
   fetchStalls: 18446744073708960097 # Fetch stalls
   decodeStalls: 29980146 # Decode stalls
   issueStalls: 299304 # Issue stalls
 l1i: # Cache stats
  l1i-0: # Filter cache stats
   fhGETS: 9436000 # Filtered GETS hits
   fhGETX: 0 # Filtered GETX hits
   hGETS: 24997 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 1869 # GETS misses
   mGETS_I: 1869 # GETS Instruction misses
   mGETS_D: 0 # GETS data misses
   mGETXIM: 0 # GETX I->M misses
   mGETXIM_I: 0 # GETX I->M Instruction misses
   mGETXIM_D: 0 # GETX I->M Data misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   mGETXSM_I: 0 # GETX S->M Instruction misses (upgrade misses)
   mGETXSM_D: 0 # GETX S->M Data misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 151 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 121510 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l1d: # Cache stats
  l1d-0: # Filter cache stats
   fhGETS: 29899940 # Filtered GETS hits
   fhGETX: 9228520 # Filtered GETX hits
   hGETS: 13047977 # GETS hits
   hGETX: 5825579 # GETX hits
   mGETS: 125942 # GETS misses
   mGETS_I: 0 # GETS Instruction misses
   mGETS_D: 125942 # GETS data misses
   mGETXIM: 291407 # GETX I->M misses
   mGETXIM_I: 0 # GETX I->M Instruction misses
   mGETXIM_D: 291407 # GETX I->M Data misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   mGETXSM_I: 0 # GETX S->M Instruction misses (upgrade misses)
   mGETXSM_D: 0 # GETX S->M Data misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 2317 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 27886012 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l2: # Cache stats
  l2-0: # Cache stats
   hGETS: 114670 # GETS hits
   hGETX: 51980 # GETX hits
   mGETS: 13141 # GETS misses
   mGETS_I: 1001 # GETS Instruction misses
   mGETS_D: 12140 # GETS data misses
   mGETXIM: 239427 # GETX I->M misses
   mGETXIM_I: 0 # GETX I->M Instruction misses
   mGETXIM_D: 239427 # GETX I->M Data misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   mGETXSM_I: 0 # GETX S->M Instruction misses (upgrade misses)
   mGETXSM_D: 0 # GETX S->M Data misses (upgrade misses)
   PUTS: 123727 # Clean evictions (from lower level)
   PUTX: 291563 # Dirty evictions (from lower level)
   INV: 14750 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 22976906 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l3: # Cache stats
  l3-0: # Cache stats
   hGETS: 2373 # GETS hits
   hGETX: 84698 # GETX hits
   mGETS: 10768 # GETS misses
   mGETS_I: 0 # GETS Instruction misses
   mGETS_D: 0 # GETS data misses
   mGETXIM: 154729 # GETX I->M misses
   mGETXIM_I: 0 # GETX I->M Instruction misses
   mGETXIM_D: 0 # GETX I->M Data misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   mGETXSM_I: 0 # GETX S->M Instruction misses (upgrade misses)
   mGETXSM_D: 0 # GETX S->M Data misses (upgrade misses)
   PUTS: 4439 # Clean evictions (from lower level)
   PUTX: 216995 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 14894730 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 mem: # Memory controller stats
  mem-0: # Memory controller stats
   rd: 41388 # Read requests
   wr: 31128 # Write requests
   rdlat: 5917121 # Total latency experienced by read requests
   wrlat: 4573417 # Total latency experienced by write requests
   rdhits: 6 # Read row hits
   wrhits: 273 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 1
    12: 2
    13: 36266
    14: 1653
    15: 56
    16: 55
    17: 27
    18: 21
    19: 17
    20: 43
    21: 36
    22: 30
    23: 2664
    24: 23
    25: 45
    26: 24
    27: 19
    28: 20
    29: 11
    30: 39
    31: 20
    32: 17
    33: 16
    34: 13
    35: 38
    36: 25
    37: 30
    38: 31
    39: 28
    40: 18
    41: 18
    42: 15
    43: 19
    44: 0
    45: 7
    46: 5
    47: 22
    48: 12
    49: 0
    50: 1
    51: 0
    52: 1
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-1: # Memory controller stats
   rd: 41369 # Read requests
   wr: 31102 # Write requests
   rdlat: 5907469 # Total latency experienced by read requests
   wrlat: 4568825 # Total latency experienced by write requests
   rdhits: 6 # Read row hits
   wrhits: 270 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 1
    12: 1
    13: 36284
    14: 1643
    15: 65
    16: 63
    17: 27
    18: 34
    19: 28
    20: 23
    21: 31
    22: 24
    23: 2657
    24: 29
    25: 37
    26: 18
    27: 17
    28: 17
    29: 21
    30: 28
    31: 21
    32: 15
    33: 22
    34: 29
    35: 31
    36: 17
    37: 19
    38: 32
    39: 24
    40: 9
    41: 14
    42: 17
    43: 14
    44: 2
    45: 5
    46: 3
    47: 25
    48: 15
    49: 4
    50: 0
    51: 0
    52: 3
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-2: # Memory controller stats
   rd: 41380 # Read requests
   wr: 31108 # Write requests
   rdlat: 5916895 # Total latency experienced by read requests
   wrlat: 4586667 # Total latency experienced by write requests
   rdhits: 4 # Read row hits
   wrhits: 264 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 1
    12: 2
    13: 36275
    14: 1631
    15: 50
    16: 62
    17: 18
    18: 21
    19: 21
    20: 29
    21: 38
    22: 33
    23: 2675
    24: 30
    25: 40
    26: 17
    27: 17
    28: 20
    29: 22
    30: 34
    31: 31
    32: 18
    33: 19
    34: 20
    35: 27
    36: 28
    37: 40
    38: 38
    39: 17
    40: 12
    41: 23
    42: 15
    43: 7
    44: 2
    45: 4
    46: 4
    47: 27
    48: 9
    49: 2
    50: 0
    51: 0
    52: 0
    53: 1
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-3: # Memory controller stats
   rd: 41359 # Read requests
   wr: 31124 # Write requests
   rdlat: 5897274 # Total latency experienced by read requests
   wrlat: 4582980 # Total latency experienced by write requests
   rdhits: 10 # Read row hits
   wrhits: 278 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 1
    12: 1
    13: 36340
    14: 1659
    15: 64
    16: 50
    17: 21
    18: 13
    19: 16
    20: 25
    21: 27
    22: 22
    23: 2672
    24: 19
    25: 40
    26: 20
    27: 21
    28: 16
    29: 15
    30: 26
    31: 12
    32: 9
    33: 19
    34: 20
    35: 25
    36: 33
    37: 20
    38: 27
    39: 22
    40: 15
    41: 16
    42: 14
    43: 5
    44: 3
    45: 2
    46: 4
    47: 29
    48: 10
    49: 1
    50: 3
    51: 1
    52: 0
    53: 1
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
 sched: # Scheduler stats
  thCr: 1 # Threads created
  thFn: 1 # Threads finished
  schedEvs: 1 # Schedule events
  waitEvs: 0 # Wait events
  handoffEvs: 0 # Handoff events
  sleepEvs: 0 # Sleep events
  idlePhases: 0 # Phases with no thread active
  idlePeriods: 0 # Periods with no thread active
  occHist: # Occupancy histogram
   0: 0
   1: 6518
  rqSzHist: # Run queue size histogram
   0: 6518
   1: 0
   2: 0
   3: 0
   4: 0
   5: 0
   6: 0
   7: 0
   8: 0
   9: 0
   10: 0
   11: 0
   12: 0
   13: 0
   14: 0
   15: 0
   16: 0
 procCycles: # Per-process unhalted core cycles
  0: 65180676
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 procInstrs: # Per-process instructions
  0: 100001958
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 heartbeats: # Per-process heartbeats
  0: 0
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
===
