Release 14.3 Map P.40xd (lin64)
Xilinx Mapping Report File for Design 'telescope'

Design Information
------------------
Command Line   : map -intstyle ise -p xc7k160t-ffg676-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off
-r 4 -mt off -ir off -pr off -lc off -power off -o telescope_map.ncd telescope.ngd telescope.pcf 
Target Device  : xc7k160t
Target Package : ffg676
Target Speed   : -2
Mapper Version : kintex7 -- $Revision: 1.55 $
Mapped Date    : Thu Apr 28 14:14:50 2022

Design Summary
--------------
Number of errors:      0
Number of warnings:  292
Slice Logic Utilization:
  Number of Slice Registers:                 4,888 out of 202,800    2%
    Number used as Flip Flops:               4,777
    Number used as Latches:                     54
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               57
  Number of Slice LUTs:                      7,259 out of 101,400    7%
    Number used as logic:                    6,773 out of 101,400    6%
      Number using O6 output only:           4,971
      Number using O5 output only:             280
      Number using O5 and O6:                1,522
      Number used as ROM:                        0
    Number used as Memory:                     396 out of  35,000    1%
      Number used as Dual Port RAM:            388
        Number using O6 output only:           336
        Number using O5 output only:             0
        Number using O5 and O6:                 52
      Number used as Single Port RAM:            8
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                  8
      Number used as Shift Register:             0
    Number used exclusively as route-thrus:     90
      Number with same-slice register load:     63
      Number with same-slice carry load:        27
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 3,058 out of  25,350   12%
  Number of LUT Flip Flop pairs used:        8,444
    Number with an unused Flip Flop:         3,899 out of   8,444   46%
    Number with an unused LUT:               1,185 out of   8,444   14%
    Number of fully used LUT-FF pairs:       3,360 out of   8,444   39%
    Number of unique control sets:             510
    Number of slice register sites lost
      to control set restrictions:           2,081 out of 202,800    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       241 out of     400   60%
    Number of LOCed IOBs:                      241 out of     241  100%
    IOB Flip Flops:                             42
    IOB Master Pads:                             6
    IOB Slave Pads:                              6

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 27 out of     325    8%
    Number using RAMB36E1 only:                 27
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                 21 out of     650    3%
    Number using RAMB18E1 only:                 21
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      9 out of      32   28%
    Number used as BUFGs:                        9
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:       49 out of     400   12%
    Number used as IDELAYE2s:                   49
    Number used as IDELAYE2_FINEDELAYs:          0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:       43 out of     400   10%
    Number used as ILOGICE2s:                   42
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   1
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0 out of     150    0%
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        6 out of     400    1%
    Number used as OLOGICE2s:                    4
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   2
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      32    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      32    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of     120    0%
  Number of BUFRs:                               6 out of      32   18%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            0 out of     600    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE2_CHANNELs:                      0 out of       8    0%
  Number of GTXE2_COMMONs:                       0 out of       2    0%
  Number of IBUFDS_GTE2s:                        0 out of       4    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         4 out of       8   50%
  Number of IN_FIFOs:                            0 out of      32    0%
  Number of MMCME2_ADVs:                         2 out of       8   25%
  Number of OUT_FIFOs:                           0 out of      32    0%
  Number of PCIE_2_1s:                           0 out of       1    0%
  Number of PHASER_REFs:                         0 out of       8    0%
  Number of PHY_CONTROLs:                        0 out of       8    0%
  Number of PLLE2_ADVs:                          0 out of       8    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               1 out of       1  100%

Average Fanout of Non-Clock Nets:                4.21

Peak Memory Usage:  1496 MB
Total REAL time to MAP completion:  2 mins 51 secs 
Total CPU time to MAP completion:   2 mins 50 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:LIT:563 - PLL_ADV symbol "fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST"
   (output signal=fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUF) has attribute
   CLK_FEEDBACK set to value CLKFBOUT. It will be ignored when retargeting the
   PLL_ADV into MMCM. 
WARNING:MapLib:701 - Signal sdi_L_p connected to top level port sdi_L_p has been
   removed.
WARNING:MapLib:701 - Signal sdi_L_n connected to top level port sdi_L_n has been
   removed.
WARNING:MapLib:701 - Signal sdi_H_p connected to top level port sdi_H_p has been
   removed.
WARNING:MapLib:701 - Signal sdi_H_n connected to top level port sdi_H_n has been
   removed.
WARNING:MapLib:1207 - One or more of the DRP Ports of PLL
   fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST are being driven by (or drive)
   active signals. The DRP ports are not supported for direct mapping to MMCM
   due to address changes. DRP ports include DO, DRDY, DADDR, DCLK, DEN, DI,
   DWE.
WARNING:Pack:2949 - The I/O component ckAdcI2_p uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component ckAdcI2_n uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQ3_p<5> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQ3_p<6> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQ3_p<7> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQ3_n<5> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQ3_n<6> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQ3_p<0> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQ3_n<7> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQ3_p<1> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQ3_p<2> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component ckAdcI1_p uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQ3_p<3> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQ3_p<4> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component ckAdcI1_n uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQ3_n<0> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQ3_n<1> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQ3_n<2> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQ3_n<3> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQ3_n<4> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component ckAdcQL1_p uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component ckAdcQL1_n uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQH1_n<2> uses an DQS_BIAS attribute
   with I/O standard LVDS. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQH1_n<1> uses an DQS_BIAS attribute
   with I/O standard LVDS. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQH1_n<4> uses an DQS_BIAS attribute
   with I/O standard LVDS. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQH1_n<3> uses an DQS_BIAS attribute
   with I/O standard LVDS. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQH1_n<0> uses an DQS_BIAS attribute
   with I/O standard LVDS. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQH1_n<6> uses an DQS_BIAS attribute
   with I/O standard LVDS. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQH1_n<5> uses an DQS_BIAS attribute
   with I/O standard LVDS. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQH1_n<7> uses an DQS_BIAS attribute
   with I/O standard LVDS. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQH1_p<2> uses an DQS_BIAS attribute
   with I/O standard LVDS. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQH1_p<1> uses an DQS_BIAS attribute
   with I/O standard LVDS. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQH1_p<4> uses an DQS_BIAS attribute
   with I/O standard LVDS. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQH1_p<3> uses an DQS_BIAS attribute
   with I/O standard LVDS. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQ2_p<5> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQ2_p<6> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQH1_p<0> uses an DQS_BIAS attribute
   with I/O standard LVDS. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQ2_p<7> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQH1_p<6> uses an DQS_BIAS attribute
   with I/O standard LVDS. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQH1_p<5> uses an DQS_BIAS attribute
   with I/O standard LVDS. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQ2_n<5> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQ2_n<6> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQH1_p<7> uses an DQS_BIAS attribute
   with I/O standard LVDS. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQ2_p<0> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQ2_n<7> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQ2_p<1> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQ2_p<2> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQ2_p<3> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQ2_p<4> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQ2_n<0> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQ2_n<1> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQ2_n<2> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQ2_n<3> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQ2_n<4> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component ckAdcQ2_p uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component ckAdcQ2_n uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQL1_n<2> uses an DQS_BIAS attribute
   with I/O standard LVDS. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQL1_n<1> uses an DQS_BIAS attribute
   with I/O standard LVDS. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQL1_n<4> uses an DQS_BIAS attribute
   with I/O standard LVDS. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQL1_n<3> uses an DQS_BIAS attribute
   with I/O standard LVDS. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQL1_n<0> uses an DQS_BIAS attribute
   with I/O standard LVDS. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQL1_n<6> uses an DQS_BIAS attribute
   with I/O standard LVDS. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQL1_n<5> uses an DQS_BIAS attribute
   with I/O standard LVDS. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQL1_n<7> uses an DQS_BIAS attribute
   with I/O standard LVDS. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQL1_p<2> uses an DQS_BIAS attribute
   with I/O standard LVDS. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQL1_p<1> uses an DQS_BIAS attribute
   with I/O standard LVDS. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQL1_p<4> uses an DQS_BIAS attribute
   with I/O standard LVDS. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQL1_p<3> uses an DQS_BIAS attribute
   with I/O standard LVDS. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQL1_p<0> uses an DQS_BIAS attribute
   with I/O standard LVDS. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQL1_p<6> uses an DQS_BIAS attribute
   with I/O standard LVDS. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQL1_p<5> uses an DQS_BIAS attribute
   with I/O standard LVDS. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcQL1_p<7> uses an DQS_BIAS attribute
   with I/O standard LVDS. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component ckAdcQH1_p uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component ckAdcQH1_n uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcI2_p<4> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcI2_p<3> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcI2_p<2> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcI2_p<1> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcI2_p<0> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcI2_n<4> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcI2_n<3> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcI2_n<2> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcI2_n<1> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcI2_p<7> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcI2_n<0> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcI2_p<6> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcI2_p<5> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcI2_n<7> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcI2_n<6> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcI2_n<5> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component riserv_p<5> uses an DQS_BIAS attribute
   with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component riserv_p<1> uses an DQS_BIAS attribute
   with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component riserv_p<2> uses an DQS_BIAS attribute
   with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component riserv_p<3> uses an DQS_BIAS attribute
   with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcI1_p<4> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcI1_p<3> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component riserv_n<5> uses an DQS_BIAS attribute
   with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcI1_p<2> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcI1_p<1> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcI1_p<0> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component riserv_n<1> uses an DQS_BIAS attribute
   with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component riserv_n<2> uses an DQS_BIAS attribute
   with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component riserv_n<3> uses an DQS_BIAS attribute
   with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcI1_n<4> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcI1_n<3> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcI1_n<2> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcI1_n<1> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcI1_p<7> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcI1_n<0> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcI1_p<6> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcI1_p<5> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcI1_n<7> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcI1_n<6> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adcI1_n<5> uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component sdi_n uses an DQS_BIAS attribute with I/O
   standard LVDS_25. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component sdi_p uses an DQS_BIAS attribute with I/O
   standard LVDS_25. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2950 - The I/O component syncZer uses an IN_TERM attribute with I/O
   standard LVCMOS25. The IN_TERM attribute will be ignored since the selected
   I/O standard does not support IN_TERM usage.
WARNING:Pack:2949 - The I/O component ckAdcQ3_p uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component ckAdcQ3_n uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: riserv_n<0>   IOSTANDARD = LVDS_25
   	 Comp: riserv_n<1>   IOSTANDARD = LVDS_25
   	 Comp: riserv_n<2>   IOSTANDARD = LVDS_25
   	 Comp: riserv_n<3>   IOSTANDARD = LVDS_25
   	 Comp: riserv_n<4>   IOSTANDARD = LVDS_25
   	 Comp: riserv_n<5>   IOSTANDARD = LVDS_25
   	 Comp: riserv_n<6>   IOSTANDARD = LVDS_25
   	 Comp: riserv_n<7>   IOSTANDARD = LVCMOS25


WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: riserv_p<0>   IOSTANDARD = LVDS_25
   	 Comp: riserv_p<1>   IOSTANDARD = LVDS_25
   	 Comp: riserv_p<2>   IOSTANDARD = LVDS_25
   	 Comp: riserv_p<3>   IOSTANDARD = LVDS_25
   	 Comp: riserv_p<4>   IOSTANDARD = LVDS_25
   	 Comp: riserv_p<5>   IOSTANDARD = LVDS_25
   	 Comp: riserv_p<6>   IOSTANDARD = LVDS_25
   	 Comp: riserv_p<7>   IOSTANDARD = LVCMOS25


WARNING:Place:1399 - A clock IOB / BUFGCTRL clock component pair have been found that are not placed at an optimal clock
   IOB / BUFGCTRL site pair. The clock IOB component <ucSpiSck> is placed at site <K17>. The corresponding BUFGCTRL
   component <ucSpiSck_BUFGP/BUFG> is placed at site <BUFGCTRL_X0Y8>. The clock IO can use the fast path between the IOB
   and the Clock Buffer if the IOB is placed on a Clock Capable IOB site that has dedicated fast path to BUFGCTRL sites
   in its half of the device (TOP or BOTTOM). You may want to analyze why this problem exists and correct it. This is
   normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint was applied on COMP.PIN <ucSpiSck.PAD> allowing your
   design to continue. This constraint disables all clock placer rules related to the specified COMP.PIN. The use of
   this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error
   condition be corrected in the design.
WARNING:PhysDesignRules:372 - Gated clock. Clock net q3/itemWr is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net make_tel_b.alims/reset_psPeriod[5]_AND_573_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net genIoBloc/reset_GND_35_o_AND_109_o is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net genIoBloc/reset_GND_35_o_AND_110_o is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net make_tel_b.alims/reset_psPeriod[7]_AND_569_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rEngine/listenerCs[2]_val_Mux_70_o is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net make_tel_b.alims/reset_psPeriod[2]_AND_579_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rEngine/listenerCs[2]_GND_573_o_Mux_54_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rEngine/listenerCs[2]_GND_570_o_Mux_48_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net make_tel_b.alims/reset_psPeriod[4]_AND_575_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net make_tel_b.alims/reset_psPeriod[6]_AND_571_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net make_tel_b.alims/reset_psPeriod[1]_AND_581_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rEngine/listenerCs[2]_val_Mux_46_o is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rEngine/listenerCs[2]_val_Mux_44_o is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net make_tel_b.alims/reset_psPeriod[3]_AND_577_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rEngine/listenerCs[2]_GND_588_o_Mux_84_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rEngine/listenerCs[2]_GND_589_o_Mux_86_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rEngine/listenerCs[2]_PWR_259_o_Mux_88_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rEngine/Mram__n07122 is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <lWaitIn_IBUF> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal <free_n_IBUF> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal <free_p_IBUF> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal <riserv_n<7>_IBUF> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal <ioFpga_10_IBUF> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal <ioFpga_11_IBUF> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal <ioFpga_13_IBUF> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal <ioFpga_19_IBUF> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal <aVersB_1_IBUF> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal <aVersB_2_IBUF> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <rEngine/make_128_fifo.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram6_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <rEngine/make_128_fifo.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <rEngine/make_128_fifo.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram7_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <rEngine/make_128_fifo.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <rEngine/make_128_fifo.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram9_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <rEngine/make_128_fifo.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram8_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <rEngine/make_128_fifo.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <rEngine/make_128_fifo.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fLink/fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fLink/fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <rEngine/make_128_fifo.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <rEngine/make_128_fifo.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram19_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMD_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMD_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMD_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMD_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram16_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram12_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram9_RAMD_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram6_RAMD_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram7_RAMD_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMD_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram8_RAMD_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20_RAMD_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <i2/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMD_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMD_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMD_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <i2/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMD_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMD_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram19_RAMD_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMD_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMD_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram16_RAMD_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMD_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram9_RAMD_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram12_RAMD_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMD_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMD_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMD_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMD_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram8_RAMD_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram6_RAMD_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram7_RAMD_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ql1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ql1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <adc_monitor/aligneur/memoireRam/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <adc_monitor/aligneur/memoireRam/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <adc_monitor/aligneur/memoireRam/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <adc_monitor/aligneur/memoireRam/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20_RAMD_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram19_RAMD_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram7_RAMD_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMD_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18_RAMD_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMD_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram8_RAMD_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram6_RAMD_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMD_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMD_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMD_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMD_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMD_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram16_RAMD_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11_RAMD_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMD_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMD_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram12_RAMD_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram9_RAMD_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10_RAMD_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp ProtoComp94.PULL is set but the tri state is
   not configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp ProtoComp94.PULL.1 is set but the tri state is
   not configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp ProtoComp94.PULL.2 is set but the tri state is
   not configured. 
WARNING:PhysDesignRules:2394 - Issue with pin connections and/or configuration on
   block:<q2/ddr_16_1/make_path[3].idels>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE programming FIXED, active input pins
   INC, REGRST, and CE are not used and will be ignored.
WARNING:PhysDesignRules:2394 - Issue with pin connections and/or configuration on
   block:<q2/ddr_16_1/make_path[4].idels>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE programming FIXED, active input pins
   INC, REGRST, and CE are not used and will be ignored.
WARNING:PhysDesignRules:2394 - Issue with pin connections and/or configuration on
   block:<q2/ddr_16_1/make_path[5].idels>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE programming FIXED, active input pins
   INC, REGRST, and CE are not used and will be ignored.
WARNING:PhysDesignRules:2394 - Issue with pin connections and/or configuration on
   block:<q2/ddr_16_1/make_path[6].idels>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE programming FIXED, active input pins
   INC, REGRST, and CE are not used and will be ignored.
WARNING:PhysDesignRules:2394 - Issue with pin connections and/or configuration on
   block:<q2/ddr_16_1/make_path[0].idels>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE programming FIXED, active input pins
   INC, REGRST, and CE are not used and will be ignored.
WARNING:PhysDesignRules:2394 - Issue with pin connections and/or configuration on
   block:<q2/ddr_16_1/make_path[1].idels>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE programming FIXED, active input pins
   INC, REGRST, and CE are not used and will be ignored.
WARNING:PhysDesignRules:2394 - Issue with pin connections and/or configuration on
   block:<q2/ddr_16_1/make_path[2].idels>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE programming FIXED, active input pins
   INC, REGRST, and CE are not used and will be ignored.
WARNING:PhysDesignRules:2394 - Issue with pin connections and/or configuration on
   block:<ql1/ddr_16_1/adc_clk_del>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE programming FIXED, active input pins INC,
   REGRST, and CE are not used and will be ignored.
WARNING:PhysDesignRules:2394 - Issue with pin connections and/or configuration on
   block:<qh1/ddr_16_1/adc_clk_del>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE programming FIXED, active input pins INC,
   REGRST, and CE are not used and will be ignored.
WARNING:PhysDesignRules:2165 - Issue with pin connections and/or configuration on
   block:<fLink/deser_VM/deser_inst/AISER8b/ISERDES_NODELAY_master>:<ISERDESE2_ISERDESE2>.  Useless CE2 input pin. With
   NUM_CE set 1, the CE2 input pin is being ignored.
WARNING:PhysDesignRules:2394 - Issue with pin connections and/or configuration on
   block:<q3/ddr_16_1/adc_clk_del>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE programming FIXED, active input pins INC,
   REGRST, and CE are not used and will be ignored.
WARNING:PhysDesignRules:2394 - Issue with pin connections and/or configuration on
   block:<i2/ddr_16_1/adc_clk_del>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE programming FIXED, active input pins INC,
   REGRST, and CE are not used and will be ignored.
WARNING:PhysDesignRules:2394 - Issue with pin connections and/or configuration on
   block:<ql1/ddr_16_1/make_path[0].idels>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE programming FIXED, active input pins
   INC, REGRST, and CE are not used and will be ignored.
WARNING:PhysDesignRules:2394 - Issue with pin connections and/or configuration on
   block:<ql1/ddr_16_1/make_path[2].idels>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE programming FIXED, active input pins
   INC, REGRST, and CE are not used and will be ignored.
WARNING:PhysDesignRules:2394 - Issue with pin connections and/or configuration on
   block:<ql1/ddr_16_1/make_path[1].idels>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE programming FIXED, active input pins
   INC, REGRST, and CE are not used and will be ignored.
WARNING:PhysDesignRules:2394 - Issue with pin connections and/or configuration on
   block:<ql1/ddr_16_1/make_path[4].idels>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE programming FIXED, active input pins
   INC, REGRST, and CE are not used and will be ignored.
WARNING:PhysDesignRules:2394 - Issue with pin connections and/or configuration on
   block:<ql1/ddr_16_1/make_path[3].idels>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE programming FIXED, active input pins
   INC, REGRST, and CE are not used and will be ignored.
WARNING:PhysDesignRules:2394 - Issue with pin connections and/or configuration on
   block:<ql1/ddr_16_1/make_path[6].idels>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE programming FIXED, active input pins
   INC, REGRST, and CE are not used and will be ignored.
WARNING:PhysDesignRules:2394 - Issue with pin connections and/or configuration on
   block:<ql1/ddr_16_1/make_path[5].idels>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE programming FIXED, active input pins
   INC, REGRST, and CE are not used and will be ignored.
WARNING:PhysDesignRules:2394 - Issue with pin connections and/or configuration on
   block:<q3/ddr_16_1/make_path[3].idels>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE programming FIXED, active input pins
   INC, REGRST, and CE are not used and will be ignored.
WARNING:PhysDesignRules:2394 - Issue with pin connections and/or configuration on
   block:<q3/ddr_16_1/make_path[4].idels>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE programming FIXED, active input pins
   INC, REGRST, and CE are not used and will be ignored.
WARNING:PhysDesignRules:2394 - Issue with pin connections and/or configuration on
   block:<qh1/ddr_16_1/make_path[0].idels>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE programming FIXED, active input pins
   INC, REGRST, and CE are not used and will be ignored.
WARNING:PhysDesignRules:2394 - Issue with pin connections and/or configuration on
   block:<q3/ddr_16_1/make_path[5].idels>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE programming FIXED, active input pins
   INC, REGRST, and CE are not used and will be ignored.
WARNING:PhysDesignRules:2394 - Issue with pin connections and/or configuration on
   block:<q3/ddr_16_1/make_path[6].idels>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE programming FIXED, active input pins
   INC, REGRST, and CE are not used and will be ignored.
WARNING:PhysDesignRules:2394 - Issue with pin connections and/or configuration on
   block:<qh1/ddr_16_1/make_path[2].idels>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE programming FIXED, active input pins
   INC, REGRST, and CE are not used and will be ignored.
WARNING:PhysDesignRules:2394 - Issue with pin connections and/or configuration on
   block:<qh1/ddr_16_1/make_path[1].idels>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE programming FIXED, active input pins
   INC, REGRST, and CE are not used and will be ignored.
WARNING:PhysDesignRules:2394 - Issue with pin connections and/or configuration on
   block:<q3/ddr_16_1/make_path[0].idels>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE programming FIXED, active input pins
   INC, REGRST, and CE are not used and will be ignored.
WARNING:PhysDesignRules:2394 - Issue with pin connections and/or configuration on
   block:<q3/ddr_16_1/make_path[1].idels>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE programming FIXED, active input pins
   INC, REGRST, and CE are not used and will be ignored.
WARNING:PhysDesignRules:2394 - Issue with pin connections and/or configuration on
   block:<q3/ddr_16_1/make_path[2].idels>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE programming FIXED, active input pins
   INC, REGRST, and CE are not used and will be ignored.
WARNING:PhysDesignRules:2394 - Issue with pin connections and/or configuration on
   block:<qh1/ddr_16_1/make_path[4].idels>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE programming FIXED, active input pins
   INC, REGRST, and CE are not used and will be ignored.
WARNING:PhysDesignRules:2394 - Issue with pin connections and/or configuration on
   block:<qh1/ddr_16_1/make_path[3].idels>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE programming FIXED, active input pins
   INC, REGRST, and CE are not used and will be ignored.
WARNING:PhysDesignRules:2394 - Issue with pin connections and/or configuration on
   block:<qh1/ddr_16_1/make_path[6].idels>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE programming FIXED, active input pins
   INC, REGRST, and CE are not used and will be ignored.
WARNING:PhysDesignRules:2394 - Issue with pin connections and/or configuration on
   block:<qh1/ddr_16_1/make_path[5].idels>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE programming FIXED, active input pins
   INC, REGRST, and CE are not used and will be ignored.
WARNING:PhysDesignRules:2394 - Issue with pin connections and/or configuration on
   block:<i2/ddr_16_1/make_path[3].idels>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE programming FIXED, active input pins
   INC, REGRST, and CE are not used and will be ignored.
WARNING:PhysDesignRules:2394 - Issue with pin connections and/or configuration on
   block:<i2/ddr_16_1/make_path[4].idels>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE programming FIXED, active input pins
   INC, REGRST, and CE are not used and will be ignored.
WARNING:PhysDesignRules:2394 - Issue with pin connections and/or configuration on
   block:<i2/ddr_16_1/make_path[5].idels>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE programming FIXED, active input pins
   INC, REGRST, and CE are not used and will be ignored.
WARNING:PhysDesignRules:2394 - Issue with pin connections and/or configuration on
   block:<i2/ddr_16_1/make_path[6].idels>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE programming FIXED, active input pins
   INC, REGRST, and CE are not used and will be ignored.
WARNING:PhysDesignRules:2394 - Issue with pin connections and/or configuration on
   block:<i2/ddr_16_1/make_path[0].idels>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE programming FIXED, active input pins
   INC, REGRST, and CE are not used and will be ignored.
WARNING:PhysDesignRules:2394 - Issue with pin connections and/or configuration on
   block:<i2/ddr_16_1/make_path[1].idels>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE programming FIXED, active input pins
   INC, REGRST, and CE are not used and will be ignored.
WARNING:PhysDesignRules:2394 - Issue with pin connections and/or configuration on
   block:<i2/ddr_16_1/make_path[2].idels>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE programming FIXED, active input pins
   INC, REGRST, and CE are not used and will be ignored.
WARNING:PhysDesignRules:2394 - Issue with pin connections and/or configuration on
   block:<i1/ddr_16_1/make_path[3].idels>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE programming FIXED, active input pins
   INC, REGRST, and CE are not used and will be ignored.
WARNING:PhysDesignRules:2394 - Issue with pin connections and/or configuration on
   block:<i1/ddr_16_1/make_path[4].idels>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE programming FIXED, active input pins
   INC, REGRST, and CE are not used and will be ignored.
WARNING:PhysDesignRules:2394 - Issue with pin connections and/or configuration on
   block:<i1/ddr_16_1/make_path[5].idels>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE programming FIXED, active input pins
   INC, REGRST, and CE are not used and will be ignored.
WARNING:PhysDesignRules:2394 - Issue with pin connections and/or configuration on
   block:<i1/ddr_16_1/make_path[6].idels>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE programming FIXED, active input pins
   INC, REGRST, and CE are not used and will be ignored.
WARNING:PhysDesignRules:2394 - Issue with pin connections and/or configuration on
   block:<i1/ddr_16_1/make_path[0].idels>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE programming FIXED, active input pins
   INC, REGRST, and CE are not used and will be ignored.
WARNING:PhysDesignRules:2394 - Issue with pin connections and/or configuration on
   block:<i1/ddr_16_1/make_path[1].idels>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE programming FIXED, active input pins
   INC, REGRST, and CE are not used and will be ignored.
WARNING:PhysDesignRules:2394 - Issue with pin connections and/or configuration on
   block:<i1/ddr_16_1/make_path[2].idels>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE programming FIXED, active input pins
   INC, REGRST, and CE are not used and will be ignored.
WARNING:PhysDesignRules:2394 - Issue with pin connections and/or configuration on
   block:<q2/ddr_16_1/adc_clk_del>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE programming FIXED, active input pins INC,
   REGRST, and CE are not used and will be ignored.
WARNING:PhysDesignRules:2394 - Issue with pin connections and/or configuration on
   block:<i1/ddr_16_1/adc_clk_del>:<IDELAYE2_IDELAYE2>.  With IDELAY_TYPE programming FIXED, active input pins INC,
   REGRST, and CE are not used and will be ignored.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network lWaitIn_IBUF has no load.
INFO:LIT:395 - The above info message is repeated 209 more times for the
   following (max. 5 shown):
   ioFpga_10_IBUF,
   free_p_IBUF,
   free_n_IBUF,
   aVersB_1_IBUF,
   aVersB_2_IBUF
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:1078 - IDELAYCTRL symbol "fLink/idel_ctrl" (output
   signal=fLink/idlayctrl_rdy) does not have assigned IODELAY_GROUP. A default
   GROUP "MapGeneratedIodelayGroup" will be assigned.
   The following IODELAY Components are assigned to the same GROUP:
   IODELAYE1 symbol "qh1/ddr_16_1/make_path[7].idels" (output
   signal=qh1/ddr_16_1/del_to_ddr<7>)
   IODELAYE1 symbol "qh1/ddr_16_1/make_path[6].idels" (output
   signal=qh1/ddr_16_1/del_to_ddr<6>)
   IODELAYE1 symbol "qh1/ddr_16_1/make_path[5].idels" (output
   signal=qh1/ddr_16_1/del_to_ddr<5>)
   IODELAYE1 symbol "qh1/ddr_16_1/make_path[4].idels" (output
   signal=qh1/ddr_16_1/del_to_ddr<4>)
   IODELAYE1 symbol "qh1/ddr_16_1/make_path[3].idels" (output
   signal=qh1/ddr_16_1/del_to_ddr<3>)
   IODELAYE1 symbol "qh1/ddr_16_1/make_path[2].idels" (output
   signal=qh1/ddr_16_1/del_to_ddr<2>)
   IODELAYE1 symbol "qh1/ddr_16_1/make_path[1].idels" (output
   signal=qh1/ddr_16_1/del_to_ddr<1>)
   IODELAYE1 symbol "qh1/ddr_16_1/make_path[0].idels" (output
   signal=qh1/ddr_16_1/del_to_ddr<0>)
   IDELAYE2 symbol "qh1/ddr_16_1/adc_clk_del" (output
   signal=qh1/ddr_16_1/clkDelayedRaw)
   IODELAYE1 symbol "i1/ddr_16_1/make_path[7].idels" (output
   signal=i1/ddr_16_1/del_to_ddr<7>)
   IODELAYE1 symbol "i1/ddr_16_1/make_path[6].idels" (output
   signal=i1/ddr_16_1/del_to_ddr<6>)
   IODELAYE1 symbol "i1/ddr_16_1/make_path[5].idels" (output
   signal=i1/ddr_16_1/del_to_ddr<5>)
   IODELAYE1 symbol "i1/ddr_16_1/make_path[4].idels" (output
   signal=i1/ddr_16_1/del_to_ddr<4>)
   IODELAYE1 symbol "i1/ddr_16_1/make_path[3].idels" (output
   signal=i1/ddr_16_1/del_to_ddr<3>)
   IODELAYE1 symbol "i1/ddr_16_1/make_path[2].idels" (output
   signal=i1/ddr_16_1/del_to_ddr<2>)
   IODELAYE1 symbol "i1/ddr_16_1/make_path[1].idels" (output
   signal=i1/ddr_16_1/del_to_ddr<1>)
   IODELAYE1 symbol "i1/ddr_16_1/make_path[0].idels" (output
   signal=i1/ddr_16_1/del_to_ddr<0>)
   IDELAYE2 symbol "i1/ddr_16_1/adc_clk_del" (output
   signal=i1/ddr_16_1/clkDelayedRaw)
   IODELAYE1 symbol "ql1/ddr_16_1/make_path[7].idels" (output
   signal=ql1/ddr_16_1/del_to_ddr<7>)
   IODELAYE1 symbol "ql1/ddr_16_1/make_path[6].idels" (output
   signal=ql1/ddr_16_1/del_to_ddr<6>)
   IODELAYE1 symbol "ql1/ddr_16_1/make_path[5].idels" (output
   signal=ql1/ddr_16_1/del_to_ddr<5>)
   IODELAYE1 symbol "ql1/ddr_16_1/make_path[4].idels" (output
   signal=ql1/ddr_16_1/del_to_ddr<4>)
   IODELAYE1 symbol "ql1/ddr_16_1/make_path[3].idels" (output
   signal=ql1/ddr_16_1/del_to_ddr<3>)
   IODELAYE1 symbol "ql1/ddr_16_1/make_path[2].idels" (output
   signal=ql1/ddr_16_1/del_to_ddr<2>)
   IODELAYE1 symbol "ql1/ddr_16_1/make_path[1].idels" (output
   signal=ql1/ddr_16_1/del_to_ddr<1>)
   IODELAYE1 symbol "ql1/ddr_16_1/make_path[0].idels" (output
   signal=ql1/ddr_16_1/del_to_ddr<0>)
   IDELAYE2 symbol "ql1/ddr_16_1/adc_clk_del" (output
   signal=ql1/ddr_16_1/clkDelayedRaw)
   IODELAYE1 symbol "q2/ddr_16_1/make_path[7].idels" (output
   signal=q2/ddr_16_1/del_to_ddr<7>)
   IODELAYE1 symbol "q2/ddr_16_1/make_path[6].idels" (output
   signal=q2/ddr_16_1/del_to_ddr<6>)
   IODELAYE1 symbol "q2/ddr_16_1/make_path[5].idels" (output
   signal=q2/ddr_16_1/del_to_ddr<5>)
   IODELAYE1 symbol "q2/ddr_16_1/make_path[4].idels" (output
   signal=q2/ddr_16_1/del_to_ddr<4>)
   IODELAYE1 symbol "q2/ddr_16_1/make_path[3].idels" (output
   signal=q2/ddr_16_1/del_to_ddr<3>)
   IODELAYE1 symbol "q2/ddr_16_1/make_path[2].idels" (output
   signal=q2/ddr_16_1/del_to_ddr<2>)
   IODELAYE1 symbol "q2/ddr_16_1/make_path[1].idels" (output
   signal=q2/ddr_16_1/del_to_ddr<1>)
   IODELAYE1 symbol "q2/ddr_16_1/make_path[0].idels" (output
   signal=q2/ddr_16_1/del_to_ddr<0>)
   IDELAYE2 symbol "q2/ddr_16_1/adc_clk_del" (output
   signal=q2/ddr_16_1/clkDelayedRaw)
   IODELAYE1 symbol "i2/ddr_16_1/make_path[7].idels" (output
   signal=i2/ddr_16_1/del_to_ddr<7>)
   IODELAYE1 symbol "i2/ddr_16_1/make_path[6].idels" (output
   signal=i2/ddr_16_1/del_to_ddr<6>)
   IODELAYE1 symbol "i2/ddr_16_1/make_path[5].idels" (output
   signal=i2/ddr_16_1/del_to_ddr<5>)
   IODELAYE1 symbol "i2/ddr_16_1/make_path[4].idels" (output
   signal=i2/ddr_16_1/del_to_ddr<4>)
   IODELAYE1 symbol "i2/ddr_16_1/make_path[3].idels" (output
   signal=i2/ddr_16_1/del_to_ddr<3>)
   IODELAYE1 symbol "i2/ddr_16_1/make_path[2].idels" (output
   signal=i2/ddr_16_1/del_to_ddr<2>)
   IODELAYE1 symbol "i2/ddr_16_1/make_path[1].idels" (output
   signal=i2/ddr_16_1/del_to_ddr<1>)
   IODELAYE1 symbol "i2/ddr_16_1/make_path[0].idels" (output
   signal=i2/ddr_16_1/del_to_ddr<0>)
   IDELAYE2 symbol "i2/ddr_16_1/adc_clk_del" (output
   signal=i2/ddr_16_1/clkDelayedRaw)
   IODELAYE1 symbol "q3/ddr_16_1/make_path[7].idels" (output
   signal=q3/ddr_16_1/del_to_ddr<7>)
   IODELAYE1 symbol "q3/ddr_16_1/make_path[6].idels" (output
   signal=q3/ddr_16_1/del_to_ddr<6>)
   IODELAYE1 symbol "q3/ddr_16_1/make_path[5].idels" (output
   signal=q3/ddr_16_1/del_to_ddr<5>)
   IODELAYE1 symbol "q3/ddr_16_1/make_path[4].idels" (output
   signal=q3/ddr_16_1/del_to_ddr<4>)
   IODELAYE1 symbol "q3/ddr_16_1/make_path[3].idels" (output
   signal=q3/ddr_16_1/del_to_ddr<3>)
   IODELAYE1 symbol "q3/ddr_16_1/make_path[2].idels" (output
   signal=q3/ddr_16_1/del_to_ddr<2>)
   IODELAYE1 symbol "q3/ddr_16_1/make_path[1].idels" (output
   signal=q3/ddr_16_1/del_to_ddr<1>)
   IODELAYE1 symbol "q3/ddr_16_1/make_path[0].idels" (output
   signal=q3/ddr_16_1/del_to_ddr<0>)
   IDELAYE2 symbol "q3/ddr_16_1/adc_clk_del" (output
   signal=q3/ddr_16_1/clkDelayedRaw)
   IDELAYE2 symbol "fLink/deser_VM/deser_inst/AISER8b/SIN_delay" (output
   signal=fLink/deser_VM/deser_inst/AISER8b/SDIN_DEL)
INFO:MapLib:159 - Net Timing constraints on signal sysClk_n are pushed forward
   through input buffer.
INFO:MapLib:159 - Net Timing constraints on signal clk25MHz_n are pushed forward
   through input buffer.
INFO:MapLib:159 - Net Timing constraints on signal ckAdcQH1_n are pushed forward
   through input buffer.
INFO:MapLib:159 - Net Timing constraints on signal ckAdcQ2_n are pushed forward
   through input buffer.
INFO:MapLib:159 - Net Timing constraints on signal ckAdcQ3_n are pushed forward
   through input buffer.
INFO:MapLib:856 - PLL_ADV fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST CLKIN2 pin
   was disconnected because a constant 1 is driving the CLKINSEL pin.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.970 Volts. (default - Range: 0.970 to
   1.030 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.
INFO:PhysDesignRules:2288 - The read port and write port clocks of BRAM instance,
   q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.c
   str/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram, are using the same clock signal (synchronous
   clocking) with WRITE_FIRST mode specified. This configuration may encounter address collisions if the same address
   appears on both ports. It is suggested for this configuration to use READ_FIRST mode to avoid any conditions for
   address collision. See the FPGA Memory Resources User Guide for additional information.
INFO:PhysDesignRules:2288 - The read port and write port clocks of BRAM instance,
   q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.c
   str/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram, are using the same clock signal (synchronous
   clocking) with WRITE_FIRST mode specified. This configuration may encounter address collisions if the same address
   appears on both ports. It is suggested for this configuration to use READ_FIRST mode to avoid any conditions for
   address collision. See the FPGA Memory Resources User Guide for additional information.
INFO:PhysDesignRules:2288 - The read port and write port clocks of BRAM instance,
   q2/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram, are using the same clock signal (synchronous
   clocking) with WRITE_FIRST mode specified. This configuration may encounter address collisions if the same address
   appears on both ports. It is suggested for this configuration to use READ_FIRST mode to avoid any conditions for
   address collision. See the FPGA Memory Resources User Guide for additional information.
INFO:PhysDesignRules:2288 - The read port and write port clocks of BRAM instance,
   qh1/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cst
   r/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram, are using the same clock signal (synchronous
   clocking) with WRITE_FIRST mode specified. This configuration may encounter address collisions if the same address
   appears on both ports. It is suggested for this configuration to use READ_FIRST mode to avoid any conditions for
   address collision. See the FPGA Memory Resources User Guide for additional information.
INFO:PhysDesignRules:2288 - The read port and write port clocks of BRAM instance,
   q3/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr
   /ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram, are using the same clock signal (synchronous
   clocking) with WRITE_FIRST mode specified. This configuration may encounter address collisions if the same address
   appears on both ports. It is suggested for this configuration to use READ_FIRST mode to avoid any conditions for
   address collision. See the FPGA Memory Resources User Guide for additional information.
INFO:PhysDesignRules:2288 - The read port and write port clocks of BRAM instance,
   qh1/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.
   cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram, are using the same clock signal (synchronous
   clocking) with WRITE_FIRST mode specified. This configuration may encounter address collisions if the same address
   appears on both ports. It is suggested for this configuration to use READ_FIRST mode to avoid any conditions for
   address collision. See the FPGA Memory Resources User Guide for additional information.

Section 4 - Removed Logic Summary
---------------------------------
 334 block(s) removed
  96 block(s) optimized away
 339 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block "delDcm/CLK2X_BUFG_INST" (CKBUF) removed.
 The signal "delDcm/CLK2X_BUF" is loadless and has been removed.
Loadless block "fLink/buffers_muets.IBUFDS_inst_1" (IBUFDS) removed.
 The signal "sdi_H_p" is loadless and has been removed.
  Loadless block "sdi_H_p" (PAD) removed.
 The signal "sdi_H_n" is loadless and has been removed.
  Loadless block "sdi_H_n" (PAD) removed.
Loadless block "fLink/buffers_muets.IBUFDS_inst_2" (IBUFDS) removed.
 The signal "sdi_L_p" is loadless and has been removed.
  Loadless block "sdi_L_p" (PAD) removed.
 The signal "sdi_L_n" is loadless and has been removed.
  Loadless block "sdi_L_n" (PAD) removed.
Loadless block "i1/ddr_16_1/make_path[7].fastInstance.iddr_x" (IDDR_2CLK)
removed.
 The signal "i1/ddr_16_1/del_to_ddr<7>" is loadless and has been removed.
Loadless block "i2/ddr_16_1/make_path[7].fastInstance.iddr_x" (IDDR_2CLK)
removed.
 The signal "i2/ddr_16_1/del_to_ddr<7>" is loadless and has been removed.
Loadless block
"q2/blockTrig/baseMean/Mmux_meanCalculation.sSum[21]_meanCalculation.sSum[21]_mu
x_44_OUT_rs21" (ROM) removed.
Loadless block "q2/ddr_16_1/make_path[7].slowInstance.iddr_x" (IDDR_2CLK)
removed.
 The signal "q2/ddr_16_1/del_to_ddr<7>" is loadless and has been removed.
Loadless block
"q3/blockTrig/baseMean/Mmux_meanCalculation.sSum[21]_meanCalculation.sSum[21]_mu
x_44_OUT_rs21" (ROM) removed.
Loadless block "q3/ddr_16_1/make_path[7].slowInstance.iddr_x" (IDDR_2CLK)
removed.
 The signal "q3/ddr_16_1/del_to_ddr<7>" is loadless and has been removed.
Loadless block
"qh1/blockTrig/baseMean/Mmux_meanCalculation.sSum[21]_meanCalculation.sSum[21]_m
ux_44_OUT_rs21" (ROM) removed.
Loadless block "qh1/ddr_16_1/make_path[7].slowInstance.iddr_x" (IDDR_2CLK)
removed.
 The signal "qh1/ddr_16_1/del_to_ddr<7>" is loadless and has been removed.
Loadless block "ql1/ddr_16_1/make_path[7].fastInstance.iddr_x" (IDDR_2CLK)
removed.
 The signal "ql1/ddr_16_1/del_to_ddr<7>" is loadless and has been removed.
The signal "make_tel_b.clkGene1_buf/O" is sourceless and has been removed.
The signal
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<15>" is sourceless and has been removed.
The signal
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<14>" is sourceless and has been removed.
The signal
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<13>" is sourceless and has been removed.
The signal
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<12>" is sourceless and has been removed.
The signal
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<11>" is sourceless and has been removed.
The signal
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<10>" is sourceless and has been removed.
The signal
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<9>" is sourceless and has been removed.
The signal
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<8>" is sourceless and has been removed.
The signal
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<7>" is sourceless and has been removed.
The signal
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<6>" is sourceless and has been removed.
The signal
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<5>" is sourceless and has been removed.
The signal
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<4>" is sourceless and has been removed.
The signal
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<3>" is sourceless and has been removed.
The signal
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<2>" is sourceless and has been removed.
The signal
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<1>" is sourceless and has been removed.
The signal
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<0>" is sourceless and has been removed.
The signal
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<15>" is sourceless and has been removed.
The signal
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<14>" is sourceless and has been removed.
The signal
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<13>" is sourceless and has been removed.
The signal
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<12>" is sourceless and has been removed.
The signal
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<11>" is sourceless and has been removed.
The signal
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<10>" is sourceless and has been removed.
The signal
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<9>" is sourceless and has been removed.
The signal
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<8>" is sourceless and has been removed.
The signal
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<7>" is sourceless and has been removed.
The signal
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<6>" is sourceless and has been removed.
The signal
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<5>" is sourceless and has been removed.
The signal
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<4>" is sourceless and has been removed.
The signal
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<3>" is sourceless and has been removed.
The signal
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<2>" is sourceless and has been removed.
The signal
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<1>" is sourceless and has been removed.
The signal
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<0>" is sourceless and has been removed.
The signal
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int<15>" is sourceless and has been removed.
The signal
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int<14>" is sourceless and has been removed.
The signal
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int<13>" is sourceless and has been removed.
The signal
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int<12>" is sourceless and has been removed.
The signal
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int<11>" is sourceless and has been removed.
The signal
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int<10>" is sourceless and has been removed.
The signal
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int<9>" is sourceless and has been removed.
The signal
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int<8>" is sourceless and has been removed.
The signal
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int<7>" is sourceless and has been removed.
The signal
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int<6>" is sourceless and has been removed.
The signal
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int<5>" is sourceless and has been removed.
The signal
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int<4>" is sourceless and has been removed.
The signal
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int<3>" is sourceless and has been removed.
The signal
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int<2>" is sourceless and has been removed.
The signal
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int<1>" is sourceless and has been removed.
The signal
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int<0>" is sourceless and has been removed.
The signal
"i2/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int<15>" is sourceless and has been removed.
The signal
"i2/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int<14>" is sourceless and has been removed.
The signal
"i2/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int<13>" is sourceless and has been removed.
The signal
"i2/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int<12>" is sourceless and has been removed.
The signal
"i2/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int<11>" is sourceless and has been removed.
The signal
"i2/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int<10>" is sourceless and has been removed.
The signal
"i2/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int<9>" is sourceless and has been removed.
The signal
"i2/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int<8>" is sourceless and has been removed.
The signal
"i2/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int<7>" is sourceless and has been removed.
The signal
"i2/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int<6>" is sourceless and has been removed.
The signal
"i2/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int<5>" is sourceless and has been removed.
The signal
"i2/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int<4>" is sourceless and has been removed.
The signal
"i2/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int<3>" is sourceless and has been removed.
The signal
"i2/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int<2>" is sourceless and has been removed.
The signal
"i2/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int<1>" is sourceless and has been removed.
The signal
"i2/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int<0>" is sourceless and has been removed.
The signal
"ql1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<15>" is sourceless and has been removed.
The signal
"ql1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<14>" is sourceless and has been removed.
The signal
"ql1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<13>" is sourceless and has been removed.
The signal
"ql1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<12>" is sourceless and has been removed.
The signal
"ql1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<11>" is sourceless and has been removed.
The signal
"ql1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<10>" is sourceless and has been removed.
The signal
"ql1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<9>" is sourceless and has been removed.
The signal
"ql1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<8>" is sourceless and has been removed.
The signal
"ql1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<7>" is sourceless and has been removed.
The signal
"ql1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<6>" is sourceless and has been removed.
The signal
"ql1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<5>" is sourceless and has been removed.
The signal
"ql1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<4>" is sourceless and has been removed.
The signal
"ql1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<3>" is sourceless and has been removed.
The signal
"ql1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<2>" is sourceless and has been removed.
The signal
"ql1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<1>" is sourceless and has been removed.
The signal
"ql1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<0>" is sourceless and has been removed.
The signal
"i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int<15>" is sourceless and has been removed.
The signal
"i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int<14>" is sourceless and has been removed.
The signal
"i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int<13>" is sourceless and has been removed.
The signal
"i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int<12>" is sourceless and has been removed.
The signal
"i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int<11>" is sourceless and has been removed.
The signal
"i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int<10>" is sourceless and has been removed.
The signal
"i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int<9>" is sourceless and has been removed.
The signal
"i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int<8>" is sourceless and has been removed.
The signal
"i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int<7>" is sourceless and has been removed.
The signal
"i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int<6>" is sourceless and has been removed.
The signal
"i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int<5>" is sourceless and has been removed.
The signal
"i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int<4>" is sourceless and has been removed.
The signal
"i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int<3>" is sourceless and has been removed.
The signal
"i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int<2>" is sourceless and has been removed.
The signal
"i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int<1>" is sourceless and has been removed.
The signal
"i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int<0>" is sourceless and has been removed.
The signal
"rEngine/make_128_fifo.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/
qsdpo_int<15>" is sourceless and has been removed.
The signal
"rEngine/make_128_fifo.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/
qsdpo_int<14>" is sourceless and has been removed.
The signal
"rEngine/make_128_fifo.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/
qsdpo_int<13>" is sourceless and has been removed.
The signal
"rEngine/make_128_fifo.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/
qsdpo_int<12>" is sourceless and has been removed.
The signal
"rEngine/make_128_fifo.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/
qsdpo_int<11>" is sourceless and has been removed.
The signal
"rEngine/make_128_fifo.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/
qsdpo_int<10>" is sourceless and has been removed.
The signal
"rEngine/make_128_fifo.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/
qsdpo_int<9>" is sourceless and has been removed.
The signal
"rEngine/make_128_fifo.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/
qsdpo_int<8>" is sourceless and has been removed.
The signal
"rEngine/make_128_fifo.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/
qsdpo_int<7>" is sourceless and has been removed.
The signal
"rEngine/make_128_fifo.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/
qsdpo_int<6>" is sourceless and has been removed.
The signal
"rEngine/make_128_fifo.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/
qsdpo_int<5>" is sourceless and has been removed.
The signal
"rEngine/make_128_fifo.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/
qsdpo_int<4>" is sourceless and has been removed.
The signal
"rEngine/make_128_fifo.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/
qsdpo_int<3>" is sourceless and has been removed.
The signal
"rEngine/make_128_fifo.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/
qsdpo_int<2>" is sourceless and has been removed.
The signal
"rEngine/make_128_fifo.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/
qsdpo_int<1>" is sourceless and has been removed.
The signal
"rEngine/make_128_fifo.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/
qsdpo_int<0>" is sourceless and has been removed.
The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i<15>" is sourceless and has been removed.
The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i<14>" is sourceless and has been removed.
The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i<13>" is sourceless and has been removed.
The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i<12>" is sourceless and has been removed.
The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i<11>" is sourceless and has been removed.
The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i<10>" is sourceless and has been removed.
The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i<9>" is sourceless and has been removed.
The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i<8>" is sourceless and has been removed.
The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i<7>" is sourceless and has been removed.
The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i<6>" is sourceless and has been removed.
The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i<5>" is sourceless and has been removed.
The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i<4>" is sourceless and has been removed.
The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i<3>" is sourceless and has been removed.
The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i<2>" is sourceless and has been removed.
The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i<1>" is sourceless and has been removed.
The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i<0>" is sourceless and has been removed.
The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
gwas.wsts/ram_full_i" is sourceless and has been removed.
The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gr1.rfwft/empty_fwft_i" is sourceless and has been removed.
The signal "fLink/fifo1/N1" is sourceless and has been removed.
 Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_r
st_reg_2" (FF) removed.
  The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_r
st_reg<2>" is sourceless and has been removed.
   Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gras.rsts/ram_empty_fb_i" (FF) removed.
    The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gras.rsts/ram_empty_fb_i" is sourceless and has been removed.
     Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gr1.rfwft/Mmux_RAM_RD_EN_FWFT11" (ROM) removed.
      The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram
_rd_en_i" is sourceless and has been removed.
       Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/dout_i_15" (FF) removed.
        The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/dout_i<15>" is sourceless and has been removed.
         Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i_15" (FF) removed.
         Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/dout_i_15_dpot" (ROM) removed.
          The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/dout_i_15_dpot" is sourceless and has been removed.
       Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/dout_i_14" (FF) removed.
        The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/dout_i<14>" is sourceless and has been removed.
         Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i_14" (FF) removed.
         Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/dout_i_14_dpot" (ROM) removed.
          The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/dout_i_14_dpot" is sourceless and has been removed.
       Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/dout_i_13" (FF) removed.
        The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/dout_i<13>" is sourceless and has been removed.
         Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i_13" (FF) removed.
         Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/dout_i_13_dpot" (ROM) removed.
          The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/dout_i_13_dpot" is sourceless and has been removed.
       Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/dout_i_12" (FF) removed.
        The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/dout_i<12>" is sourceless and has been removed.
         Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i_12" (FF) removed.
         Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/dout_i_12_dpot" (ROM) removed.
          The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/dout_i_12_dpot" is sourceless and has been removed.
       Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/dout_i_11" (FF) removed.
        The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/dout_i<11>" is sourceless and has been removed.
         Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i_11" (FF) removed.
       Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/dout_i_10" (FF) removed.
        The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/dout_i<10>" is sourceless and has been removed.
         Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i_10" (FF) removed.
       Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/dout_i_9" (FF) removed.
        The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/dout_i<9>" is sourceless and has been removed.
         Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i_9" (FF) removed.
       Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/dout_i_8" (FF) removed.
        The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/dout_i<8>" is sourceless and has been removed.
         Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i_8" (FF) removed.
       Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/dout_i_7" (FF) removed.
        The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/dout_i<7>" is sourceless and has been removed.
         Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i_7" (FF) removed.
       Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/dout_i_6" (FF) removed.
        The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/dout_i<6>" is sourceless and has been removed.
         Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i_6" (FF) removed.
       Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/dout_i_5" (FF) removed.
        The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/dout_i<5>" is sourceless and has been removed.
         Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i_5" (FF) removed.
       Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/dout_i_4" (FF) removed.
        The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/dout_i<4>" is sourceless and has been removed.
         Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i_4" (FF) removed.
       Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/dout_i_3" (FF) removed.
        The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/dout_i<3>" is sourceless and has been removed.
         Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i_3" (FF) removed.
       Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/dout_i_2" (FF) removed.
        The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/dout_i<2>" is sourceless and has been removed.
         Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i_2" (FF) removed.
       Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/dout_i_1" (FF) removed.
        The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/dout_i<1>" is sourceless and has been removed.
         Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i_1" (FF) removed.
       Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/dout_i_0" (FF) removed.
        The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/dout_i<0>" is sourceless and has been removed.
         Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i_0" (FF) removed.
       Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
rpntr/gc0.count_d1_3" (FF) removed.
        The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
rpntr/gc0.count_d1<3>" is sourceless and has been removed.
         Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/rd_pntr_gc_3" (FF) removed.
          The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/rd_q<0><3>" is sourceless and has been removed.
           Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/gsync_stage[1].wr_stg_inst/Q_3" (FF) removed.
            The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/rd_q<1><3>" is sourceless and has been removed.
             Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/gsync_stage[2].wr_stg_inst/Q_3" (FF) removed.
              The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/rd_q<2><3>" is sourceless and has been removed.
               Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/rd_pntr_bin_3" (FF) removed.
                The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/rd_pntr_bin<3>" is sourceless and has been removed.
                 Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
gwas.wsts/Mmux_comp1_GND_34_o_MUX_29_o11" (ROM) removed.
                  The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
gwas.wsts/Mmux_comp1_GND_34_o_MUX_29_o1" is sourceless and has been removed.
                   Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
gwas.wsts/Mmux_comp1_GND_34_o_MUX_29_o14" (ROM) removed.
                    The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
gwas.wsts/comp1_GND_34_o_MUX_29_o" is sourceless and has been removed.
                     Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
gwas.wsts/ram_full_i" (FF) removed.
                     Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
gwas.wsts/ram_full_fb_i" (FF) removed.
                      The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
gwas.wsts/ram_full_fb_i" is sourceless and has been removed.
                       Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
ram_wr_en_i1" (ROM) removed.
                        The signal "fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en" is
sourceless and has been removed.
                         Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
wpntr/gic0.gc0.count_d2_3" (FF) removed.
                          The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
wpntr/gic0.gc0.count_d2<3>" is sourceless and has been removed.
                           Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/wr_pntr_gc_3" (FF) removed.
                            The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/wr_q<0><3>" is sourceless and has been removed.
                             Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/gsync_stage[1].rd_stg_inst/Q_3" (FF) removed.
                              The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/wr_q<1><3>" is sourceless and has been removed.
                               Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/gsync_stage[2].rd_stg_inst/Q_3" (FF) removed.
                                The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/wr_q<2><3>" is sourceless and has been removed.
                                 Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/wr_pntr_bin_3" (FF) removed.
                                  The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/wr_pntr_bin<3>" is sourceless and has been removed.
                                   Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gras.rsts/comp0_comp1_OR_3_o1" (ROM) removed.
                                    The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gras.rsts/comp0_comp1_OR_3_o1" is sourceless and has been removed.
                                     Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gras.rsts/comp0_comp1_OR_3_o4" (ROM) removed.
                                      The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gras.rsts/comp0_comp1_OR_3_o" is sourceless and has been removed.
                                   Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gras.rsts/comp0_comp1_OR_3_o3" (ROM) removed.
                                    The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gras.rsts/comp0_comp1_OR_3_o3" is sourceless and has been removed.
                                 Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/wr_pntr_gc_asreg_last[3]_reduce_xor_6_o1" (ROM) removed.
                                  The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/wr_pntr_gc_asreg_last[3]_reduce_xor_6_o" is sourceless and has been removed.
                                   Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/wr_pntr_bin_2" (FF) removed.
                                    The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/wr_pntr_bin<2>" is sourceless and has been removed.
                                 Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/wr_pntr_gc_asreg_last[3]_reduce_xor_7_o1" (ROM) removed.
                                  The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/wr_pntr_gc_asreg_last[3]_reduce_xor_7_o" is sourceless and has been removed.
                                   Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/wr_pntr_bin_1" (FF) removed.
                                    The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/wr_pntr_bin<1>" is sourceless and has been removed.
                                     Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gras.rsts/comp0_comp1_OR_3_o2" (ROM) removed.
                                      The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gras.rsts/comp0_comp1_OR_3_o2" is sourceless and has been removed.
                                 Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/wr_pntr_gc_asreg_last[3]_reduce_xor_81_xo<0>1" (ROM) removed.
                                  The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/wr_pntr_gc_asreg_last[3]_reduce_xor_8_o" is sourceless and has been removed.
                                   Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/wr_pntr_bin_0" (FF) removed.
                                    The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/wr_pntr_bin<0>" is sourceless and has been removed.
                           Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/Mxor_WR_PNTR[2]_WR_PNTR[3]_XOR_1_o_xo<0>1" (ROM) removed.
                            The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/WR_PNTR[2]_WR_PNTR[3]_XOR_1_o" is sourceless and has been removed.
                             Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/wr_pntr_gc_2" (FF) removed.
                              The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/wr_q<0><2>" is sourceless and has been removed.
                               Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/gsync_stage[1].rd_stg_inst/Q_2" (FF) removed.
                                The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/wr_q<1><2>" is sourceless and has been removed.
                                 Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/gsync_stage[2].rd_stg_inst/Q_2" (FF) removed.
                                  The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/wr_q<2><2>" is sourceless and has been removed.
                         Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
wpntr/gic0.gc0.count_d2_2" (FF) removed.
                          The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
wpntr/gic0.gc0.count_d2<2>" is sourceless and has been removed.
                           Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/Mxor_WR_PNTR[1]_WR_PNTR[2]_XOR_2_o_xo<0>1" (ROM) removed.
                            The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/WR_PNTR[1]_WR_PNTR[2]_XOR_2_o" is sourceless and has been removed.
                             Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/wr_pntr_gc_1" (FF) removed.
                              The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/wr_q<0><1>" is sourceless and has been removed.
                               Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/gsync_stage[1].rd_stg_inst/Q_1" (FF) removed.
                                The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/wr_q<1><1>" is sourceless and has been removed.
                                 Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/gsync_stage[2].rd_stg_inst/Q_1" (FF) removed.
                                  The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/wr_q<2><1>" is sourceless and has been removed.
                         Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
wpntr/gic0.gc0.count_d2_1" (FF) removed.
                          The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
wpntr/gic0.gc0.count_d2<1>" is sourceless and has been removed.
                           Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/Mxor_WR_PNTR[0]_WR_PNTR[1]_XOR_3_o_xo<0>1" (ROM) removed.
                            The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/WR_PNTR[0]_WR_PNTR[1]_XOR_3_o" is sourceless and has been removed.
                             Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/wr_pntr_gc_0" (FF) removed.
                              The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/wr_q<0><0>" is sourceless and has been removed.
                               Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/gsync_stage[1].rd_stg_inst/Q_0" (FF) removed.
                                The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/wr_q<1><0>" is sourceless and has been removed.
                                 Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/gsync_stage[2].rd_stg_inst/Q_0" (FF) removed.
                                  The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/wr_q<2><0>" is sourceless and has been removed.
                         Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
wpntr/gic0.gc0.count_d1_3" (FF) removed.
                          The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
wpntr/gic0.gc0.count_d1<3>" is sourceless and has been removed.
                         Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
wpntr/gic0.gc0.count_d1_2" (FF) removed.
                          The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
wpntr/gic0.gc0.count_d1<2>" is sourceless and has been removed.
                         Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
wpntr/gic0.gc0.count_d1_1" (FF) removed.
                          The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
wpntr/gic0.gc0.count_d1<1>" is sourceless and has been removed.
                         Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
wpntr/gic0.gc0.count_3" (FF) removed.
                          The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
wpntr/gic0.gc0.count<3>" is sourceless and has been removed.
                           Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
gwas.wsts/Mmux_comp1_GND_34_o_MUX_29_o13" (ROM) removed.
                            The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
gwas.wsts/Mmux_comp1_GND_34_o_MUX_29_o12" is sourceless and has been removed.
                           Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
wpntr/Madd_gic0.gc0.count[3]_GND_32_o_add_0_OUT_xor<3>11" (ROM) removed.
                            The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
wpntr/gic0.gc0.count[3]_GND_32_o_add_0_OUT<3>" is sourceless and has been
removed.
                         Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
wpntr/gic0.gc0.count_2" (FF) removed.
                          The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
wpntr/gic0.gc0.count<2>" is sourceless and has been removed.
                           Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
wpntr/Madd_gic0.gc0.count[3]_GND_32_o_add_0_OUT_xor<2>11" (ROM) removed.
                            The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
wpntr/gic0.gc0.count[3]_GND_32_o_add_0_OUT<2>" is sourceless and has been
removed.
                         Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
wpntr/gic0.gc0.count_1" (FF) removed.
                          The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
wpntr/gic0.gc0.count<1>" is sourceless and has been removed.
                           Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
gwas.wsts/Mmux_comp1_GND_34_o_MUX_29_o12" (ROM) removed.
                            The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
gwas.wsts/Mmux_comp1_GND_34_o_MUX_29_o11" is sourceless and has been removed.
                           Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
wpntr/Madd_gic0.gc0.count[3]_GND_32_o_add_0_OUT_xor<1>11" (ROM) removed.
                            The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
wpntr/gic0.gc0.count[3]_GND_32_o_add_0_OUT<1>" is sourceless and has been
removed.
                       Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
ram_wr_en_i1_cepot_INV_0" (BUF) removed.
                        The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
ram_wr_en_i1_cepot" is sourceless and has been removed.
                         Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
wpntr/gic0.gc0.count_d1_0" (FF) removed.
                          The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
wpntr/gic0.gc0.count_d1<0>" is sourceless and has been removed.
                           Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
wpntr/gic0.gc0.count_d1_0_dpot" (ROM) removed.
                            The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
wpntr/gic0.gc0.count_d1_0_dpot" is sourceless and has been removed.
                           Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
wr_pntr_plus1<0>_inv1_INV_0" (BUF) removed.
                            The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
wr_pntr_plus1<0>_inv" is sourceless and has been removed.
               Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/rd_pntr_gc_asreg_last[3]_reduce_xor_11_o1" (ROM) removed.
                The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/rd_pntr_gc_asreg_last[3]_reduce_xor_11_o" is sourceless and has been removed.
                 Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/rd_pntr_bin_2" (FF) removed.
                  The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/rd_pntr_bin<2>" is sourceless and has been removed.
               Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/rd_pntr_gc_asreg_last[3]_reduce_xor_12_o1" (ROM) removed.
                The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/rd_pntr_gc_asreg_last[3]_reduce_xor_12_o" is sourceless and has been removed.
                 Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/rd_pntr_bin_1" (FF) removed.
                  The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/rd_pntr_bin<1>" is sourceless and has been removed.
               Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/rd_pntr_gc_asreg_last[3]_reduce_xor_131_xo<0>1" (ROM) removed.
                The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/rd_pntr_gc_asreg_last[3]_reduce_xor_13_o" is sourceless and has been removed.
                 Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/rd_pntr_bin_0" (FF) removed.
                  The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/rd_pntr_bin<0>" is sourceless and has been removed.
         Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/Mxor_RD_PNTR[2]_RD_PNTR[3]_XOR_10_o_xo<0>1" (ROM) removed.
          The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/RD_PNTR[2]_RD_PNTR[3]_XOR_10_o" is sourceless and has been removed.
           Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/rd_pntr_gc_2" (FF) removed.
            The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/rd_q<0><2>" is sourceless and has been removed.
             Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/gsync_stage[1].wr_stg_inst/Q_2" (FF) removed.
              The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/rd_q<1><2>" is sourceless and has been removed.
               Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/gsync_stage[2].wr_stg_inst/Q_2" (FF) removed.
                The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/rd_q<2><2>" is sourceless and has been removed.
       Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
rpntr/gc0.count_d1_2" (FF) removed.
        The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
rpntr/gc0.count_d1<2>" is sourceless and has been removed.
         Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/Mxor_RD_PNTR[1]_RD_PNTR[2]_XOR_11_o_xo<0>1" (ROM) removed.
          The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/RD_PNTR[1]_RD_PNTR[2]_XOR_11_o" is sourceless and has been removed.
           Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/rd_pntr_gc_1" (FF) removed.
            The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/rd_q<0><1>" is sourceless and has been removed.
             Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/gsync_stage[1].wr_stg_inst/Q_1" (FF) removed.
              The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/rd_q<1><1>" is sourceless and has been removed.
               Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/gsync_stage[2].wr_stg_inst/Q_1" (FF) removed.
                The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/rd_q<2><1>" is sourceless and has been removed.
       Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
rpntr/gc0.count_d1_1" (FF) removed.
        The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
rpntr/gc0.count_d1<1>" is sourceless and has been removed.
         Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/Mxor_RD_PNTR[0]_RD_PNTR[1]_XOR_12_o_xo<0>1" (ROM) removed.
          The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/RD_PNTR[0]_RD_PNTR[1]_XOR_12_o" is sourceless and has been removed.
           Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/rd_pntr_gc_0" (FF) removed.
            The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/rd_q<0><0>" is sourceless and has been removed.
             Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/gsync_stage[1].wr_stg_inst/Q_0" (FF) removed.
              The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/rd_q<1><0>" is sourceless and has been removed.
               Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/gsync_stage[2].wr_stg_inst/Q_0" (FF) removed.
                The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clk
x/rd_q<2><0>" is sourceless and has been removed.
       Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
rpntr/gc0.count_3" (FF) removed.
        The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
rpntr/gc0.count<3>" is sourceless and has been removed.
         Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<3>11" (ROM) removed.
          The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
rpntr/gc0.count[3]_GND_23_o_add_0_OUT<3>" is sourceless and has been removed.
       Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
rpntr/gc0.count_2" (FF) removed.
        The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
rpntr/gc0.count<2>" is sourceless and has been removed.
         Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<2>11" (ROM) removed.
          The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
rpntr/gc0.count[3]_GND_23_o_add_0_OUT<2>" is sourceless and has been removed.
       Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
rpntr/gc0.count_1" (FF) removed.
        The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
rpntr/gc0.count<1>" is sourceless and has been removed.
         Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<1>11" (ROM) removed.
          The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
rpntr/gc0.count[3]_GND_23_o_add_0_OUT<1>" is sourceless and has been removed.
     Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gr1.rfwft/curr_fwft_state_FSM_FFd1-In1" (ROM) removed.
      The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gr1.rfwft/curr_fwft_state_FSM_FFd1-In" is sourceless and has been removed.
       Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gr1.rfwft/curr_fwft_state_FSM_FFd1" (FF) removed.
        The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gr1.rfwft/curr_fwft_state_FSM_FFd1" is sourceless and has been removed.
         Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gr1.rfwft/RAM_REGOUT_EN1" (ROM) removed.
          The signal "fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en"
is sourceless and has been removed.
         Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gr1.rfwft/going_empty_fwft_leaving_empty_fwft_OR_5_o1" (ROM) removed.
          The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gr1.rfwft/going_empty_fwft_leaving_empty_fwft_OR_5_o" is sourceless and has been
removed.
           Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gr1.rfwft/empty_fwft_i" (FF) removed.
           Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gr1.rfwft/empty_fwft_fb" (FF) removed.
            The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gr1.rfwft/empty_fwft_fb" is sourceless and has been removed.
         Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gr1.rfwft/curr_fwft_state_FSM_FFd2-In1" (ROM) removed.
          The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gr1.rfwft/next_fwft_state<0>" is sourceless and has been removed.
           Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gr1.rfwft/curr_fwft_state_FSM_FFd2" (FF) removed.
            The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gr1.rfwft/curr_fwft_state_FSM_FFd2" is sourceless and has been removed.
             Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
rpntr/gc0.count_0_rstpot" (ROM) removed.
              The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
rpntr/gc0.count_0_rstpot" is sourceless and has been removed.
               Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
rpntr/gc0.count_0" (FF) removed.
                The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
rpntr/gc0.count<0>" is sourceless and has been removed.
                 Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0" (BUF) removed.
                  The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
rd_pntr_plus1<0>_inv" is sourceless and has been removed.
 Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_r
st_reg_1" (FF) removed.
  The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_r
st_reg<1>" is sourceless and has been removed.
 Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_r
st_reg_0" (FF) removed.
  The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_r
st_reg<0>" is sourceless and has been removed.
 Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_r
st_reg_1" (FF) removed.
  The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_r
st_reg<1>" is sourceless and has been removed.
 Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_r
st_reg_0" (FF) removed.
  The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_r
st_reg<0>" is sourceless and has been removed.
 Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.r
st_d1" (FF) removed.
  The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.r
st_d1" is sourceless and has been removed.
   Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.r
st_d2" (FF) removed.
    The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.r
st_d2" is sourceless and has been removed.
     Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.r
st_d3" (FF) removed.
      The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.r
st_d3" is sourceless and has been removed.
       Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN" (FF)
removed.
        The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN" is
sourceless and has been removed.
The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_GND_1
2_o_MUX_2_o" is sourceless and has been removed.
 Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg" (FF)
removed.
  The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg" is
sourceless and has been removed.
   Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
(FF) removed.
    The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
is sourceless and has been removed.
     Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
(FF) removed.
      The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
is sourceless and has been removed.
       Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1"
(ROM) removed.
        The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb" is
sourceless and has been removed.
     Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_rd_rst_asreg_
GND_12_o_MUX_2_o11" (ROM) removed.
The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_GND_1
2_o_MUX_1_o" is sourceless and has been removed.
 Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg" (FF)
removed.
  The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg" is
sourceless and has been removed.
   Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
(FF) removed.
    The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
is sourceless and has been removed.
     Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
(FF) removed.
      The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
is sourceless and has been removed.
       Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1"
(ROM) removed.
        The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb" is
sourceless and has been removed.
     Sourceless block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_wr_rst_asreg_
GND_12_o_MUX_1_o11" (ROM) removed.
The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/_n0014<15>" is sourceless and has been removed.
The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/_n0014<14>" is sourceless and has been removed.
The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/_n0014<13>" is sourceless and has been removed.
The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/_n0014<12>" is sourceless and has been removed.
The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/_n0014<7>" is sourceless and has been removed.
The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/_n0014<6>" is sourceless and has been removed.
The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/_n0014<9>" is sourceless and has been removed.
The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/_n0014<8>" is sourceless and has been removed.
The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/_n0014<11>" is sourceless and has been removed.
The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/_n0014<10>" is sourceless and has been removed.
The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/_n0014<1>" is sourceless and has been removed.
The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/_n0014<0>" is sourceless and has been removed.
The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/_n0014<3>" is sourceless and has been removed.
The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/_n0014<2>" is sourceless and has been removed.
The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/_n0014<5>" is sourceless and has been removed.
The signal
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/_n0014<4>" is sourceless and has been removed.
The signal
"fLink/fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
gwas.wsts/ram_full_i" is sourceless and has been removed.
The signal
"fLink/fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gr1.rfwft/empty_fwft_i" is sourceless and has been removed.
The signal
"fLink/fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gr1.rfwft/next_fwft_state<0>" is sourceless and has been removed.
 Sourceless block
"fLink/fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gr1.rfwft/curr_fwft_state_FSM_FFd2" (FF) removed.
  The signal
"fLink/fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gr1.rfwft/curr_fwft_state_FSM_FFd2" is sourceless and has been removed.
   Sourceless block
"fLink/fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gr1.rfwft/going_empty_fwft_leaving_empty_fwft_OR_5_o1" (ROM) removed.
    The signal
"fLink/fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gr1.rfwft/going_empty_fwft_leaving_empty_fwft_OR_5_o" is sourceless and has been
removed.
     Sourceless block
"fLink/fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gr1.rfwft/empty_fwft_i" (FF) removed.
     Sourceless block
"fLink/fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gr1.rfwft/empty_fwft_fb" (FF) removed.
      The signal
"fLink/fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gr1.rfwft/empty_fwft_fb" is sourceless and has been removed.
   Sourceless block
"fLink/fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gr1.rfwft/curr_fwft_state_FSM_FFd2-In1" (ROM) removed.
The signal
"fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
gwas.wsts/ram_full_i" is sourceless and has been removed.
The signal
"fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gr1.rfwft/empty_fwft_i" is sourceless and has been removed.
The signal
"fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gr1.rfwft/next_fwft_state<0>" is sourceless and has been removed.
 Sourceless block
"fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gr1.rfwft/curr_fwft_state_FSM_FFd2" (FF) removed.
  The signal
"fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gr1.rfwft/curr_fwft_state_FSM_FFd2" is sourceless and has been removed.
   Sourceless block
"fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gr1.rfwft/going_empty_fwft_leaving_empty_fwft_OR_5_o1" (ROM) removed.
    The signal
"fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gr1.rfwft/going_empty_fwft_leaving_empty_fwft_OR_5_o" is sourceless and has been
removed.
     Sourceless block
"fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gr1.rfwft/empty_fwft_i" (FF) removed.
     Sourceless block
"fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gr1.rfwft/empty_fwft_fb" (FF) removed.
      The signal
"fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gr1.rfwft/empty_fwft_fb" is sourceless and has been removed.
   Sourceless block
"fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/
gr1.rfwft/curr_fwft_state_FSM_FFd2-In1" (ROM) removed.
The signal
"adc_monitor/aligneur/memoireRam/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram
_inst/qsdpo_int<7>" is sourceless and has been removed.
The signal
"adc_monitor/aligneur/memoireRam/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram
_inst/qsdpo_int<6>" is sourceless and has been removed.
The signal
"adc_monitor/aligneur/memoireRam/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram
_inst/qsdpo_int<5>" is sourceless and has been removed.
The signal
"adc_monitor/aligneur/memoireRam/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram
_inst/qsdpo_int<4>" is sourceless and has been removed.
The signal
"adc_monitor/aligneur/memoireRam/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram
_inst/qsdpo_int<3>" is sourceless and has been removed.
The signal
"adc_monitor/aligneur/memoireRam/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram
_inst/qsdpo_int<2>" is sourceless and has been removed.
The signal
"adc_monitor/aligneur/memoireRam/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram
_inst/qsdpo_int<1>" is sourceless and has been removed.
The signal
"adc_monitor/aligneur/memoireRam/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram
_inst/qsdpo_int<0>" is sourceless and has been removed.
The signal "adc_monitor/spi_inst/memoireRom/spo<27>" is sourceless and has been
removed.
The signal
"picoBlock/maZone/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int<15
>" is sourceless and has been removed.
The signal
"picoBlock/maZone/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int<14
>" is sourceless and has been removed.
The signal
"picoBlock/maZone/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int<13
>" is sourceless and has been removed.
The signal
"picoBlock/maZone/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int<12
>" is sourceless and has been removed.
The signal
"picoBlock/maZone/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int<11
>" is sourceless and has been removed.
The signal
"picoBlock/maZone/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int<10
>" is sourceless and has been removed.
The signal
"picoBlock/maZone/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int<9>
" is sourceless and has been removed.
The signal
"picoBlock/maZone/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int<8>
" is sourceless and has been removed.
The signal
"picoBlock/maZone/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int<7>
" is sourceless and has been removed.
The signal
"picoBlock/maZone/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int<6>
" is sourceless and has been removed.
The signal
"picoBlock/maZone/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int<5>
" is sourceless and has been removed.
The signal
"picoBlock/maZone/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int<4>
" is sourceless and has been removed.
The signal
"picoBlock/maZone/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int<3>
" is sourceless and has been removed.
The signal
"picoBlock/maZone/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int<2>
" is sourceless and has been removed.
The signal
"picoBlock/maZone/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int<1>
" is sourceless and has been removed.
The signal
"picoBlock/maZone/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int<0>
" is sourceless and has been removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "qh1/ddr_16_1/p_del_to_ddr<7>" is unused and has been removed.
 Unused block "qh1/ddr_16_1/p_del_to_ddr<7>1_INV_0" (BUF) removed.
The signal "qh1/ddr_16_1/inc<7>" is unused and has been removed.
 Unused block "qh1/ddr_16_1/Mmux_inc<7>11" (ROM) removed.
The signal "i1/ddr_16_1/inc<7>" is unused and has been removed.
 Unused block "i1/ddr_16_1/Mmux_inc<7>11" (ROM) removed.
The signal "ql1/ddr_16_1/inc<7>" is unused and has been removed.
 Unused block "ql1/ddr_16_1/Mmux_inc<7>11" (ROM) removed.
The signal "q2/ddr_16_1/inc<7>" is unused and has been removed.
 Unused block "q2/ddr_16_1/Mmux_inc<7>11" (ROM) removed.
The signal "i2/ddr_16_1/inc<7>" is unused and has been removed.
 Unused block "i2/ddr_16_1/Mmux_inc<7>11" (ROM) removed.
The signal "q3/ddr_16_1/inc<7>" is unused and has been removed.
 Unused block "q3/ddr_16_1/Mmux_inc<7>11" (ROM) removed.
The signal "fLink/ser_L/OSER8B_inst/shift1_iser" is unused and has been removed.
The signal "fLink/ser_L/OSER8B_inst/shift2_iser" is unused and has been removed.
The signal "fLink/ser_H/OSER8B_inst/shift1_iser" is unused and has been removed.
The signal "fLink/ser_H/OSER8B_inst/shift2_iser" is unused and has been removed.
The signal "adc_monitor/aligneur/romData[7]_GND_17_o_mux_64_OUT<6>" is unused
and has been removed.
The signal "adc_monitor/aligneur/romData[7]_GND_17_o_mux_64_OUT<7>" is unused
and has been removed.
Unused block "qh1/ddr_16_1/make_path[7].idels" (IODELAYE1) removed.
Unused block "i1/ddr_16_1/make_path[7].idels" (IODELAYE1) removed.
Unused block "ql1/ddr_16_1/make_path[7].idels" (IODELAYE1) removed.
Unused block "q2/ddr_16_1/make_path[7].idels" (IODELAYE1) removed.
Unused block "i2/ddr_16_1/make_path[7].idels" (IODELAYE1) removed.
Unused block "q3/ddr_16_1/make_path[7].idels" (IODELAYE1) removed.
Unused block
"adc_monitor/aligneur/memoireRam/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram
_inst/qsdpo_int_0" (FF) removed.
Unused block
"adc_monitor/aligneur/memoireRam/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram
_inst/qsdpo_int_1" (FF) removed.
Unused block
"adc_monitor/aligneur/memoireRam/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram
_inst/qsdpo_int_2" (FF) removed.
Unused block
"adc_monitor/aligneur/memoireRam/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram
_inst/qsdpo_int_3" (FF) removed.
Unused block
"adc_monitor/aligneur/memoireRam/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram
_inst/qsdpo_int_4" (FF) removed.
Unused block
"adc_monitor/aligneur/memoireRam/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram
_inst/qsdpo_int_5" (FF) removed.
Unused block
"adc_monitor/aligneur/memoireRam/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram
_inst/qsdpo_int_6" (FF) removed.
Unused block
"adc_monitor/aligneur/memoireRam/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram
_inst/qsdpo_int_7" (FF) removed.
Unused block
"adc_monitor/spi_inst/memoireRom/U0/xst_options.dist_mem_inst/gen_rom.rom_inst/M
ram_spo_int271" (ROM) removed.
Unused block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/Mram_RAM1" (RAM32M) removed.
Unused block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/Mram_RAM2" (RAM32M) removed.
Unused block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/Mram_RAM31" (RAM32X1D) removed.
Unused block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/Mram_RAM32" (RAM32X1D) removed.
Unused block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/Mram_RAM33" (RAM32X1D) removed.
Unused block
"fLink/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm
.dm/Mram_RAM34" (RAM32X1D) removed.
Unused block "fLink/fifo1/XST_GND" (ZERO) removed.
Unused block
"fLink/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
gwas.wsts/ram_full_i" (FF) removed.
Unused block
"fLink/fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
gwas.wsts/ram_full_i" (FF) removed.
Unused block
"i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int_0" (FF) removed.
Unused block
"i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int_1" (FF) removed.
Unused block
"i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int_10" (FF) removed.
Unused block
"i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int_11" (FF) removed.
Unused block
"i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int_12" (FF) removed.
Unused block
"i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int_13" (FF) removed.
Unused block
"i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int_14" (FF) removed.
Unused block
"i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int_15" (FF) removed.
Unused block
"i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int_2" (FF) removed.
Unused block
"i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int_3" (FF) removed.
Unused block
"i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int_4" (FF) removed.
Unused block
"i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int_5" (FF) removed.
Unused block
"i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int_6" (FF) removed.
Unused block
"i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int_7" (FF) removed.
Unused block
"i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int_8" (FF) removed.
Unused block
"i1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int_9" (FF) removed.
Unused block
"i2/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int_0" (FF) removed.
Unused block
"i2/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int_1" (FF) removed.
Unused block
"i2/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int_10" (FF) removed.
Unused block
"i2/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int_11" (FF) removed.
Unused block
"i2/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int_12" (FF) removed.
Unused block
"i2/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int_13" (FF) removed.
Unused block
"i2/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int_14" (FF) removed.
Unused block
"i2/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int_15" (FF) removed.
Unused block
"i2/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int_2" (FF) removed.
Unused block
"i2/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int_3" (FF) removed.
Unused block
"i2/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int_4" (FF) removed.
Unused block
"i2/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int_5" (FF) removed.
Unused block
"i2/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int_6" (FF) removed.
Unused block
"i2/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int_7" (FF) removed.
Unused block
"i2/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int_8" (FF) removed.
Unused block
"i2/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_in
st/qsdpo_int_9" (FF) removed.
Unused block "make_tel_b.clkGene1_buf/IBUF" (BUF) removed.
Unused block
"picoBlock/maZone/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_0"
(FF) removed.
Unused block
"picoBlock/maZone/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_1"
(FF) removed.
Unused block
"picoBlock/maZone/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_10
" (FF) removed.
Unused block
"picoBlock/maZone/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_11
" (FF) removed.
Unused block
"picoBlock/maZone/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_12
" (FF) removed.
Unused block
"picoBlock/maZone/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_13
" (FF) removed.
Unused block
"picoBlock/maZone/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_14
" (FF) removed.
Unused block
"picoBlock/maZone/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_15
" (FF) removed.
Unused block
"picoBlock/maZone/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_2"
(FF) removed.
Unused block
"picoBlock/maZone/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_3"
(FF) removed.
Unused block
"picoBlock/maZone/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_4"
(FF) removed.
Unused block
"picoBlock/maZone/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_5"
(FF) removed.
Unused block
"picoBlock/maZone/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_6"
(FF) removed.
Unused block
"picoBlock/maZone/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_7"
(FF) removed.
Unused block
"picoBlock/maZone/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_8"
(FF) removed.
Unused block
"picoBlock/maZone/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_9"
(FF) removed.
Unused block
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_0" (FF) removed.
Unused block
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_1" (FF) removed.
Unused block
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_10" (FF) removed.
Unused block
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_11" (FF) removed.
Unused block
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_12" (FF) removed.
Unused block
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_13" (FF) removed.
Unused block
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_14" (FF) removed.
Unused block
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_15" (FF) removed.
Unused block
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_2" (FF) removed.
Unused block
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_3" (FF) removed.
Unused block
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_4" (FF) removed.
Unused block
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_5" (FF) removed.
Unused block
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_6" (FF) removed.
Unused block
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_7" (FF) removed.
Unused block
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_8" (FF) removed.
Unused block
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_9" (FF) removed.
Unused block
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_0" (FF) removed.
Unused block
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_1" (FF) removed.
Unused block
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_10" (FF) removed.
Unused block
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_11" (FF) removed.
Unused block
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_12" (FF) removed.
Unused block
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_13" (FF) removed.
Unused block
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_14" (FF) removed.
Unused block
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_15" (FF) removed.
Unused block
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_2" (FF) removed.
Unused block
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_3" (FF) removed.
Unused block
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_4" (FF) removed.
Unused block
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_5" (FF) removed.
Unused block
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_6" (FF) removed.
Unused block
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_7" (FF) removed.
Unused block
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_8" (FF) removed.
Unused block
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_9" (FF) removed.
Unused block
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int_0" (FF) removed.
Unused block
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int_1" (FF) removed.
Unused block
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int_10" (FF) removed.
Unused block
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int_11" (FF) removed.
Unused block
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int_12" (FF) removed.
Unused block
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int_13" (FF) removed.
Unused block
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int_14" (FF) removed.
Unused block
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int_15" (FF) removed.
Unused block
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int_2" (FF) removed.
Unused block
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int_3" (FF) removed.
Unused block
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int_4" (FF) removed.
Unused block
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int_5" (FF) removed.
Unused block
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int_6" (FF) removed.
Unused block
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int_7" (FF) removed.
Unused block
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int_8" (FF) removed.
Unused block
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int_9" (FF) removed.
Unused block
"ql1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_0" (FF) removed.
Unused block
"ql1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_1" (FF) removed.
Unused block
"ql1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_10" (FF) removed.
Unused block
"ql1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_11" (FF) removed.
Unused block
"ql1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_12" (FF) removed.
Unused block
"ql1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_13" (FF) removed.
Unused block
"ql1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_14" (FF) removed.
Unused block
"ql1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_15" (FF) removed.
Unused block
"ql1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_2" (FF) removed.
Unused block
"ql1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_3" (FF) removed.
Unused block
"ql1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_4" (FF) removed.
Unused block
"ql1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_5" (FF) removed.
Unused block
"ql1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_6" (FF) removed.
Unused block
"ql1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_7" (FF) removed.
Unused block
"ql1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_8" (FF) removed.
Unused block
"ql1/waverFast/make_32_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_9" (FF) removed.
Unused block
"rEngine/make_128_fifo.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/
qsdpo_int_0" (FF) removed.
Unused block
"rEngine/make_128_fifo.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/
qsdpo_int_1" (FF) removed.
Unused block
"rEngine/make_128_fifo.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/
qsdpo_int_10" (FF) removed.
Unused block
"rEngine/make_128_fifo.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/
qsdpo_int_11" (FF) removed.
Unused block
"rEngine/make_128_fifo.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/
qsdpo_int_12" (FF) removed.
Unused block
"rEngine/make_128_fifo.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/
qsdpo_int_13" (FF) removed.
Unused block
"rEngine/make_128_fifo.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/
qsdpo_int_14" (FF) removed.
Unused block
"rEngine/make_128_fifo.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/
qsdpo_int_15" (FF) removed.
Unused block
"rEngine/make_128_fifo.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/
qsdpo_int_2" (FF) removed.
Unused block
"rEngine/make_128_fifo.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/
qsdpo_int_3" (FF) removed.
Unused block
"rEngine/make_128_fifo.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/
qsdpo_int_4" (FF) removed.
Unused block
"rEngine/make_128_fifo.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/
qsdpo_int_5" (FF) removed.
Unused block
"rEngine/make_128_fifo.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/
qsdpo_int_6" (FF) removed.
Unused block
"rEngine/make_128_fifo.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/
qsdpo_int_7" (FF) removed.
Unused block
"rEngine/make_128_fifo.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/
qsdpo_int_8" (FF) removed.
Unused block
"rEngine/make_128_fifo.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/
qsdpo_int_9" (FF) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC
LUT6 		adc_monitor/aligneur/Mmux_romData[7]_GND_17_o_mux_64_OUT71
   optimized to 0
LUT6 		adc_monitor/aligneur/Mmux_romData[7]_GND_17_o_mux_64_OUT81
   optimized to 0
GND 		adc_monitor/aligneur/memoireRam/XST_GND
GND 		adc_monitor/aligneur/memoireRom/XST_GND
FDC 		adc_monitor/aligneur/ramDataIn_6
   optimized to 0
FDC 		adc_monitor/aligneur/ramDataIn_7
   optimized to 0
LUT3 		adc_monitor/spi_inst/Mmux_shiftReg[23]_shiftReg[22]_mux_24_OUT21
   optimized to 0
LUT3 		adc_monitor/spi_inst/Mmux_shiftReg[23]_shiftReg[22]_mux_24_OUT241
   optimized to 0
LUT3 		adc_monitor/spi_inst/Mmux_shiftReg[23]_shiftReg[22]_mux_24_OUT31
   optimized to 0
LUT3 		adc_monitor/spi_inst/Mmux_shiftReg[23]_shiftReg[22]_mux_24_OUT41
   optimized to 0
LUT3 		adc_monitor/spi_inst/Mmux_shiftReg[23]_shiftReg[22]_mux_24_OUT51
   optimized to 0
LUT3 		adc_monitor/spi_inst/Mmux_shiftReg[23]_shiftReg[22]_mux_24_OUT61
   optimized to 0
GND 		adc_monitor/spi_inst/memoireRom/XST_GND
GND 		fLink/fifo2/XST_GND
GND 		fLink/fifo3/XST_GND
GND 		i1/waverFast/bufCirc/XST_GND
VCC 		i1/waverFast/bufCirc/XST_VCC
GND 		i1/waverFast/make_32_seg.seg/XST_GND
GND 		i1/waverFast/make_8k_Meb.meb/XST_GND
VCC 		i1/waverFast/make_8k_Meb.meb/XST_VCC
GND 		i2/waverFast/bufCirc/XST_GND
VCC 		i2/waverFast/bufCirc/XST_VCC
GND 		i2/waverFast/make_32_seg.seg/XST_GND
GND 		i2/waverFast/make_8k_Meb.meb/XST_GND
VCC 		i2/waverFast/make_8k_Meb.meb/XST_VCC
GND 		q2/blockHisto.monHisto/memoire/XST_GND
VCC 		q2/blockHisto.monHisto/memoire/XST_VCC
GND 		q2/blockNrj/formeur/falling/make_mem_1k.my_delay_1/XST_GND
VCC 		q2/blockNrj/formeur/falling/make_mem_1k.my_delay_1/XST_VCC
GND 		q2/blockNrj/formeur/rising/make_mem.my_delay/XST_GND
VCC 		q2/blockNrj/formeur/rising/make_mem.my_delay/XST_VCC
GND 		q2/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/XST_GND
VCC 		q2/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/XST_VCC
GND 		q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/XST_GND
VCC 		q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/XST_VCC
GND 		q2/blockTrig/formeur/falling/make_mem_1k.my_delay_1/XST_GND
VCC 		q2/blockTrig/formeur/falling/make_mem_1k.my_delay_1/XST_VCC
GND 		q2/blockTrig/formeur/rising/make_mem.my_delay/XST_GND
VCC 		q2/blockTrig/formeur/rising/make_mem.my_delay/XST_VCC
GND 		q2/waverSlow/bufCirc/XST_GND
VCC 		q2/waverSlow/bufCirc/XST_VCC
GND 		q2/waverSlow/make_256_seg.seg/XST_GND
GND 		q2/waverSlow/make_4k_Meb.meb/XST_GND
VCC 		q2/waverSlow/make_4k_Meb.meb/XST_VCC
GND 		q3/blockFastNrj/formeur/falling/make_mem_2k.my_delay_2/XST_GND
VCC 		q3/blockFastNrj/formeur/falling/make_mem_2k.my_delay_2/XST_VCC
GND 		q3/blockFastNrj/formeur/rising/make_mem.my_delay/XST_GND
VCC 		q3/blockFastNrj/formeur/rising/make_mem.my_delay/XST_VCC
GND 		q3/blockHisto1.totHisto/memoire/XST_GND
VCC 		q3/blockHisto1.totHisto/memoire/XST_VCC
GND 		q3/blockHisto2.fastHisto/memoire/XST_GND
VCC 		q3/blockHisto2.fastHisto/memoire/XST_VCC
GND 		q3/blockNrj/formeur/falling/make_mem_2k.my_delay_2/XST_GND
VCC 		q3/blockNrj/formeur/falling/make_mem_2k.my_delay_2/XST_VCC
GND 		q3/blockNrj/formeur/rising/make_mem.my_delay/XST_GND
VCC 		q3/blockNrj/formeur/rising/make_mem.my_delay/XST_VCC
GND 		q3/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/XST_GND
VCC 		q3/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/XST_VCC
GND 		q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/XST_GND
VCC 		q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/XST_VCC
GND 		q3/blockTrig/formeur/falling/make_mem_1k.my_delay_1/XST_GND
VCC 		q3/blockTrig/formeur/falling/make_mem_1k.my_delay_1/XST_VCC
GND 		q3/blockTrig/formeur/rising/make_mem.my_delay/XST_GND
VCC 		q3/blockTrig/formeur/rising/make_mem.my_delay/XST_VCC
GND 		q3/waverSlow/bufCirc/XST_GND
VCC 		q3/waverSlow/bufCirc/XST_VCC
GND 		q3/waverSlow/make_256_seg.seg/XST_GND
GND 		q3/waverSlow/make_4k_Meb.meb/XST_GND
VCC 		q3/waverSlow/make_4k_Meb.meb/XST_VCC
GND 		qh1/blockHisto.monHisto/memoire/XST_GND
VCC 		qh1/blockHisto.monHisto/memoire/XST_VCC
GND 		qh1/blockNrj/formeur/falling/make_mem_1k.my_delay_1/XST_GND
VCC 		qh1/blockNrj/formeur/falling/make_mem_1k.my_delay_1/XST_VCC
GND 		qh1/blockNrj/formeur/rising/make_mem.my_delay/XST_GND
VCC 		qh1/blockNrj/formeur/rising/make_mem.my_delay/XST_VCC
GND 		qh1/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/XST_GND
VCC 		qh1/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/XST_VCC
GND 		qh1/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/XST_GND
VCC 		qh1/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/XST_VCC
GND 		qh1/blockTrig/formeur/falling/make_mem_1k.my_delay_1/XST_GND
VCC 		qh1/blockTrig/formeur/falling/make_mem_1k.my_delay_1/XST_VCC
GND 		qh1/blockTrig/formeur/rising/make_mem.my_delay/XST_GND
VCC 		qh1/blockTrig/formeur/rising/make_mem.my_delay/XST_VCC
GND 		qh1/waverSlow/bufCirc/XST_GND
VCC 		qh1/waverSlow/bufCirc/XST_VCC
GND 		qh1/waverSlow/make_256_seg.seg/XST_GND
GND 		qh1/waverSlow/make_4k_Meb.meb/XST_GND
VCC 		qh1/waverSlow/make_4k_Meb.meb/XST_VCC
GND 		ql1/waverFast/bufCirc/XST_GND
VCC 		ql1/waverFast/bufCirc/XST_VCC
GND 		ql1/waverFast/make_32_seg.seg/XST_GND
GND 		ql1/waverFast/make_8k_Meb.meb/XST_GND
VCC 		ql1/waverFast/make_8k_Meb.meb/XST_VCC
GND 		rEngine/make_128_fifo.seg/XST_GND

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| aVersB_0                           | IOB33            | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| aVersB_1                           | IOB33            | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| aVersB_2                           | IOB33            | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| aVersB_3                           | IOB33            | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adcI1Cs_n                          | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| adcI1Rst_n                         | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              | PULLUP   |          |
| adcI1Sclk                          | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| adcI1Sdio                          | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| adcI1Sdo                           | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| adcI1_n<0>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcI1_n<1>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcI1_n<2>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcI1_n<3>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcI1_n<4>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcI1_n<5>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcI1_n<6>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcI1_n<7>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcI1_p<0>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcI1_p<1>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcI1_p<2>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcI1_p<3>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcI1_p<4>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcI1_p<5>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcI1_p<6>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcI1_p<7>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcI2Cs_n                          | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| adcI2Rst_n                         | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              | PULLUP   |          |
| adcI2Sclk                          | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| adcI2Sdio                          | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| adcI2Sdo                           | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| adcI2_n<0>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcI2_n<1>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcI2_n<2>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcI2_n<3>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcI2_n<4>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcI2_n<5>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcI2_n<6>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcI2_n<7>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcI2_p<0>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcI2_p<1>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcI2_p<2>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcI2_p<3>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcI2_p<4>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcI2_p<5>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcI2_p<6>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcI2_p<7>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQ2Cs_n                          | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| adcQ2Sclk                          | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| adcQ2Sdio                          | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| adcQ2Sdo                           | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| adcQ2_n<0>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQ2_n<1>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQ2_n<2>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQ2_n<3>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQ2_n<4>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQ2_n<5>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQ2_n<6>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQ2_n<7>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQ2_p<0>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQ2_p<1>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQ2_p<2>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQ2_p<3>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQ2_p<4>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQ2_p<5>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQ2_p<6>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQ2_p<7>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQ3Cs_n                          | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| adcQ3Sclk                          | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| adcQ3Sdio                          | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| adcQ3Sdo                           | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| adcQ3_n<0>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQ3_n<1>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQ3_n<2>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQ3_n<3>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQ3_n<4>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQ3_n<5>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQ3_n<6>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQ3_n<7>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQ3_p<0>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQ3_p<1>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQ3_p<2>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQ3_p<3>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQ3_p<4>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQ3_p<5>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQ3_p<6>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQ3_p<7>                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQH1Cs_n                         | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| adcQH1Sclk                         | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| adcQH1Sdio                         | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| adcQH1Sdo                          | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| adcQH1_n<0>                        | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQH1_n<1>                        | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQH1_n<2>                        | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQH1_n<3>                        | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQH1_n<4>                        | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQH1_n<5>                        | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQH1_n<6>                        | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQH1_n<7>                        | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQH1_p<0>                        | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQH1_p<1>                        | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQH1_p<2>                        | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQH1_p<3>                        | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQH1_p<4>                        | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQH1_p<5>                        | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQH1_p<6>                        | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQH1_p<7>                        | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQL1Cs_n                         | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| adcQL1Rst_n                        | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              | PULLUP   |          |
| adcQL1Sclk                         | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| adcQL1Sdio                         | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| adcQL1Sdo                          | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| adcQL1_n<0>                        | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQL1_n<1>                        | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQL1_n<2>                        | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQL1_n<3>                        | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQL1_n<4>                        | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQL1_n<5>                        | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQL1_n<6>                        | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQL1_n<7>                        | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQL1_p<0>                        | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQL1_p<1>                        | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQL1_p<2>                        | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQL1_p<3>                        | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQL1_p<4>                        | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQL1_p<5>                        | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQL1_p<6>                        | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adcQL1_p<7>                        | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| adjust1                            | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| adjust2                            | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| adjust3                            | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| alignIn                            | IOB33            | INPUT     | LVCMOS25             |       |          |      |              | PULLDOWN |          |
| alignOut                           | IOB33            | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| aux_0                              | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| aux_1                              | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| aux_2                              | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| blkBusyIn                          | IOB33            | INPUT     | LVCMOS25             |       |          |      |              | PULLDOWN |          |
| blkBusyOut                         | IOB33            | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ckAdcI1_n                          | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| ckAdcI1_p                          | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| ckAdcI2_n                          | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| ckAdcI2_p                          | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| ckAdcQ2_n                          | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| ckAdcQ2_p                          | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| ckAdcQ3_n                          | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| ckAdcQ3_p                          | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| ckAdcQH1_n                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| ckAdcQH1_p                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| ckAdcQL1_n                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| ckAdcQL1_p                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| clk25MHz_n                         | IOB33            | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| clk25MHz_p                         | IOB33            | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| dacScl                             | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| dacSda                             | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              | PULLUP   |          |
| dataUsb<0>                         | IOB33            | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| dataUsb<1>                         | IOB33            | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| dataUsb<2>                         | IOB33            | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| dataUsb<3>                         | IOB33            | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| dataUsb<4>                         | IOB33            | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| dataUsb<5>                         | IOB33            | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| dataUsb<6>                         | IOB33            | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| dataUsb<7>                         | IOB33            | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| free_n                             | IOB33            | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| free_p                             | IOB33            | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| galClk                             | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| galIO<0>                           | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| galIO<1>                           | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| galIO<2>                           | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| galIO<3>                           | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| galIO<4>                           | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| galIO<5>                           | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| galIO<6>                           | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| galIO<7>                           | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| galIO<8>                           | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| galIO<9>                           | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| galIO<10>                          | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| galIO<11>                          | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| galIO<12>                          | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| galIO<13>                          | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| glt                                | IOB33            | INPUT     | LVCMOS25             |       |          |      |              | PULLDOWN |          |
| idFpga                             | IOB33            | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| ioFpga_4                           | IOB33            | INPUT     | LVCMOS25             |       |          |      |              | PULLDOWN |          |
| ioFpga_5                           | IOB33            | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ioFpga_6                           | IOB33            | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ioFpga_7                           | IOB33            | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ioFpga_8                           | IOB33            | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ioFpga_9                           | IOB33            | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ioFpga_10                          | IOB33            | INPUT     | LVCMOS25             |       |          |      |              | PULLDOWN |          |
| ioFpga_11                          | IOB33            | INPUT     | LVCMOS33             |       |          |      |              | PULLDOWN |          |
| ioFpga_12                          | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              | PULLDOWN |          |
| ioFpga_13                          | IOB33            | INPUT     | LVCMOS33             |       |          |      |              | PULLDOWN |          |
| ioFpga_14                          | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              | PULLDOWN |          |
| ioFpga_15                          | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              | PULLDOWN |          |
| ioFpga_17                          | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| ioFpga_18                          | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| ioFpga_19                          | IOB33            | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| ioFpga_20                          | IOB33            | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| ioFpga_21                          | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| ioFpga_22                          | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lWaitIn                            | IOB33            | INPUT     | LVCMOS25             |       |          |      |              | PULLDOWN |          |
| lWaitOut                           | IOB33            | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ledBleue                           | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| ledJaune                           | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| ledRouge                           | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| ledVerte                           | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lt                                 | IOB33            | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| rdUsb_n                            | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              | PULLUP   |          |
| resetIn                            | IOB33            | INPUT     | LVCMOS33             |       |          |      |              | PULLDOWN |          |
| riserv_n<0>                        | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| riserv_n<1>                        | IOB33            | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| riserv_n<2>                        | IOB33            | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| riserv_n<3>                        | IOB33            | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| riserv_n<4>                        | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| riserv_n<5>                        | IOB33            | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| riserv_n<6>                        | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| riserv_n<7>                        | IOB33            | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| riserv_p<0>                        | IOB33M           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| riserv_p<1>                        | IOB33            | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| riserv_p<2>                        | IOB33            | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| riserv_p<3>                        | IOB33            | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| riserv_p<4>                        | IOB33M           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| riserv_p<5>                        | IOB33            | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| riserv_p<6>                        | IOB33M           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| riserv_p<7>                        | IOB33            | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| rxf_n                              | IOB33            | INPUT     | LVCMOS33             |       |          |      |              | PULLUP   |          |
| sdi_n                              | IOB33            | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| sdi_p                              | IOB33            | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| sdo_H_n                            | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| sdo_H_p                            | IOB33M           | OUTPUT    | LVDS_25              |       |          |      | OSERDESE2    |          |          |
| sdo_L_n                            | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| sdo_L_p                            | IOB33M           | OUTPUT    | LVDS_25              |       |          |      | OSERDESE2    |          |          |
| sdo_n                              | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| sdo_p                              | IOB33M           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| syncZer                            | IOB33            | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| sysClk_n                           | IOB33            | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| sysClk_p                           | IOB33            | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| txe_n                              | IOB33            | INPUT     | LVCMOS33             |       |          |      |              | PULLUP   |          |
| ucSpiSck                           | IOB33            | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| ucSpiSdi                           | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| ucSpiSdo                           | IOB33            | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| ucSpiSs_n                          | IOB33            | INPUT     | LVCMOS33             |       |          |      |              | PULLUP   |          |
| wrUsb                              | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              | PULLUP   |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
