#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x555d48e47380 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale -9 -11;
v0x555d48eae3f0_0 .var "clk", 0 0;
v0x555d48eae490_0 .var "reset", 0 0;
S_0x555d48e7e710 .scope module, "micpu" "cpu" 2 19, 3 1 0, S_0x555d48e47380;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
o0x7ff2c541fca8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x555d48eadb50_0 .net "Datos", 15 0, o0x7ff2c541fca8;  0 drivers
o0x7ff2c5420068 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x555d48eadc30_0 .net "Direcciones", 15 0, o0x7ff2c5420068;  0 drivers
v0x555d48eadcf0_0 .net "clk", 0 0, v0x555d48eae3f0_0;  1 drivers
v0x555d48eadd90_0 .net "op_alu", 2 0, v0x555d48ead260_0;  1 drivers
v0x555d48eade30_0 .net "opcode", 5 0, L_0x555d48ec0110;  1 drivers
v0x555d48eadf70_0 .net "reset", 0 0, v0x555d48eae490_0;  1 drivers
v0x555d48eae010_0 .net "s_inc", 0 0, v0x555d48ead450_0;  1 drivers
v0x555d48eae0b0_0 .net "s_inm", 0 0, v0x555d48ead540_0;  1 drivers
v0x555d48eae150_0 .net "s_mux_datos", 0 0, v0x555d48ead630_0;  1 drivers
v0x555d48eae1f0_0 .net "we3", 0 0, v0x555d48ead770_0;  1 drivers
v0x555d48eae290_0 .net "wez", 0 0, v0x555d48ead860_0;  1 drivers
v0x555d48eae330_0 .net "z", 0 0, v0x555d48ea8f00_0;  1 drivers
S_0x555d48e4ffd0 .scope module, "cam_dat" "cd" 3 9, 4 1 0, S_0x555d48e7e710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "s_inc";
    .port_info 3 /INPUT 1 "s_mux_alu";
    .port_info 4 /INPUT 1 "s_mux_datos";
    .port_info 5 /INPUT 1 "we3";
    .port_info 6 /INPUT 1 "wez";
    .port_info 7 /INPUT 16 "Datos";
    .port_info 8 /INPUT 3 "op_alu";
    .port_info 9 /OUTPUT 16 "Direcciones";
    .port_info 10 /OUTPUT 1 "z";
    .port_info 11 /OUTPUT 6 "opcode";
v0x555d48eabb60_0 .net "Datos", 15 0, o0x7ff2c541fca8;  alias, 0 drivers
v0x555d48eabc50_0 .net "Direcciones", 15 0, o0x7ff2c5420068;  alias, 0 drivers
v0x555d48eabd10_0 .net "alu_mux", 15 0, v0x555d48ea6db0_0;  1 drivers
v0x555d48eabe30_0 .net "aluffz", 0 0, L_0x555d48ebfd10;  1 drivers
v0x555d48eabf20_0 .net "clk", 0 0, v0x555d48eae3f0_0;  alias, 1 drivers
v0x555d48eac010_0 .net "instruccion", 31 0, L_0x555d48e47d00;  1 drivers
v0x555d48eac0d0_0 .net "mux_alu", 15 0, L_0x555d48ebfeb0;  1 drivers
v0x555d48eac170_0 .net "mux_pc", 9 0, L_0x555d48ebe9b0;  1 drivers
v0x555d48eac280_0 .net "op_alu", 2 0, v0x555d48ead260_0;  alias, 1 drivers
v0x555d48eac3d0_0 .net "opcode", 5 0, L_0x555d48ec0110;  alias, 1 drivers
v0x555d48eac490_0 .net "rd1", 15 0, L_0x555d48ebf110;  1 drivers
v0x555d48eac550_0 .net "rd2", 15 0, L_0x555d48ebf820;  1 drivers
v0x555d48eac660_0 .net "reset", 0 0, v0x555d48eae490_0;  alias, 1 drivers
v0x555d48eac750_0 .net "s_inc", 0 0, v0x555d48ead450_0;  alias, 1 drivers
v0x555d48eac7f0_0 .net "s_mux_alu", 0 0, v0x555d48ead540_0;  alias, 1 drivers
v0x555d48eac890_0 .net "s_mux_datos", 0 0, v0x555d48ead630_0;  alias, 1 drivers
v0x555d48eac930_0 .net "salida_pc", 9 0, v0x555d48eab430_0;  1 drivers
v0x555d48eac9d0_0 .net "sum_mux", 9 0, L_0x555d48eae820;  1 drivers
v0x555d48eacac0_0 .net "wd3", 15 0, L_0x555d48ebfd80;  1 drivers
v0x555d48eacbb0_0 .net "we3", 0 0, v0x555d48ead770_0;  alias, 1 drivers
v0x555d48eacc50_0 .net "wez", 0 0, v0x555d48ead860_0;  alias, 1 drivers
v0x555d48eaccf0_0 .net "z", 0 0, v0x555d48ea8f00_0;  alias, 1 drivers
L_0x555d48ebeb90 .part L_0x555d48e47d00, 0, 10;
L_0x555d48ebf970 .part L_0x555d48e47d00, 22, 4;
L_0x555d48ebfaa0 .part L_0x555d48e47d00, 18, 4;
L_0x555d48ebfb40 .part L_0x555d48e47d00, 14, 4;
L_0x555d48ec0070 .part L_0x555d48e47d00, 0, 16;
L_0x555d48ec0110 .part L_0x555d48e47d00, 26, 6;
S_0x555d48e50290 .scope module, "alu_cpu" "alu" 4 15, 5 1 0, S_0x555d48e4ffd0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 3 "op_alu";
    .port_info 3 /OUTPUT 16 "y";
    .port_info 4 /OUTPUT 1 "zero";
L_0x555d48ebfd10 .functor NOT 1, L_0x555d48ebfbe0, C4<0>, C4<0>, C4<0>;
v0x555d48e5e480_0 .net *"_ivl_3", 0 0, L_0x555d48ebfbe0;  1 drivers
v0x555d48e47e20_0 .net "a", 15 0, L_0x555d48ebfeb0;  alias, 1 drivers
v0x555d48e47ef0_0 .net "b", 15 0, L_0x555d48ebf820;  alias, 1 drivers
v0x555d48ea6cd0_0 .net "op_alu", 2 0, v0x555d48ead260_0;  alias, 1 drivers
v0x555d48ea6db0_0 .var "s", 15 0;
v0x555d48ea6ee0_0 .net "y", 15 0, v0x555d48ea6db0_0;  alias, 1 drivers
v0x555d48ea6fc0_0 .net "zero", 0 0, L_0x555d48ebfd10;  alias, 1 drivers
E_0x555d48e8d090 .event edge, v0x555d48ea6cd0_0, v0x555d48e47ef0_0, v0x555d48e47e20_0;
L_0x555d48ebfbe0 .reduce/or v0x555d48ea6db0_0;
S_0x555d48ea7120 .scope module, "banco_registros" "regfile" 4 14, 6 4 0, S_0x555d48e4ffd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 4 "wa3";
    .port_info 3 /INPUT 4 "ra2";
    .port_info 4 /INPUT 4 "ra1";
    .port_info 5 /INPUT 16 "wd3";
    .port_info 6 /OUTPUT 16 "rd1";
    .port_info 7 /OUTPUT 16 "rd2";
v0x555d48ea7460_0 .net *"_ivl_0", 31 0, L_0x555d48ebec30;  1 drivers
v0x555d48ea7560_0 .net *"_ivl_10", 5 0, L_0x555d48ebef00;  1 drivers
L_0x7ff2c53d6138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555d48ea7640_0 .net *"_ivl_13", 1 0, L_0x7ff2c53d6138;  1 drivers
L_0x7ff2c53d6180 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555d48ea7700_0 .net/2u *"_ivl_14", 15 0, L_0x7ff2c53d6180;  1 drivers
v0x555d48ea77e0_0 .net *"_ivl_18", 31 0, L_0x555d48ebf2a0;  1 drivers
L_0x7ff2c53d61c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555d48ea7910_0 .net *"_ivl_21", 27 0, L_0x7ff2c53d61c8;  1 drivers
L_0x7ff2c53d6210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555d48ea79f0_0 .net/2u *"_ivl_22", 31 0, L_0x7ff2c53d6210;  1 drivers
v0x555d48ea7ad0_0 .net *"_ivl_24", 0 0, L_0x555d48ebf3d0;  1 drivers
v0x555d48ea7b90_0 .net *"_ivl_26", 15 0, L_0x555d48ebf510;  1 drivers
v0x555d48ea7c70_0 .net *"_ivl_28", 5 0, L_0x555d48ebf600;  1 drivers
L_0x7ff2c53d60a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555d48ea7d50_0 .net *"_ivl_3", 27 0, L_0x7ff2c53d60a8;  1 drivers
L_0x7ff2c53d6258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555d48ea7e30_0 .net *"_ivl_31", 1 0, L_0x7ff2c53d6258;  1 drivers
L_0x7ff2c53d62a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555d48ea7f10_0 .net/2u *"_ivl_32", 15 0, L_0x7ff2c53d62a0;  1 drivers
L_0x7ff2c53d60f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555d48ea7ff0_0 .net/2u *"_ivl_4", 31 0, L_0x7ff2c53d60f0;  1 drivers
v0x555d48ea80d0_0 .net *"_ivl_6", 0 0, L_0x555d48ebed20;  1 drivers
v0x555d48ea8190_0 .net *"_ivl_8", 15 0, L_0x555d48ebee60;  1 drivers
v0x555d48ea8270_0 .net "clk", 0 0, v0x555d48eae3f0_0;  alias, 1 drivers
v0x555d48ea8330_0 .net "ra1", 3 0, L_0x555d48ebfb40;  1 drivers
v0x555d48ea8410_0 .net "ra2", 3 0, L_0x555d48ebfaa0;  1 drivers
v0x555d48ea84f0_0 .net "rd1", 15 0, L_0x555d48ebf110;  alias, 1 drivers
v0x555d48ea85d0_0 .net "rd2", 15 0, L_0x555d48ebf820;  alias, 1 drivers
v0x555d48ea8690 .array "regb", 15 0, 15 0;
v0x555d48ea8730_0 .net "wa3", 3 0, L_0x555d48ebf970;  1 drivers
v0x555d48ea8810_0 .net "wd3", 15 0, L_0x555d48ebfd80;  alias, 1 drivers
v0x555d48ea88f0_0 .net "we3", 0 0, v0x555d48ead770_0;  alias, 1 drivers
E_0x555d48e8d170 .event posedge, v0x555d48ea8270_0;
L_0x555d48ebec30 .concat [ 4 28 0 0], L_0x555d48ebfb40, L_0x7ff2c53d60a8;
L_0x555d48ebed20 .cmp/ne 32, L_0x555d48ebec30, L_0x7ff2c53d60f0;
L_0x555d48ebee60 .array/port v0x555d48ea8690, L_0x555d48ebef00;
L_0x555d48ebef00 .concat [ 4 2 0 0], L_0x555d48ebfb40, L_0x7ff2c53d6138;
L_0x555d48ebf110 .functor MUXZ 16, L_0x7ff2c53d6180, L_0x555d48ebee60, L_0x555d48ebed20, C4<>;
L_0x555d48ebf2a0 .concat [ 4 28 0 0], L_0x555d48ebfaa0, L_0x7ff2c53d61c8;
L_0x555d48ebf3d0 .cmp/ne 32, L_0x555d48ebf2a0, L_0x7ff2c53d6210;
L_0x555d48ebf510 .array/port v0x555d48ea8690, L_0x555d48ebf600;
L_0x555d48ebf600 .concat [ 4 2 0 0], L_0x555d48ebfaa0, L_0x7ff2c53d6258;
L_0x555d48ebf820 .functor MUXZ 16, L_0x7ff2c53d62a0, L_0x555d48ebf510, L_0x555d48ebf3d0, C4<>;
S_0x555d48ea8ab0 .scope module, "ffz" "ffd" 4 18, 6 61 0, S_0x555d48e4ffd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /INPUT 1 "carga";
    .port_info 4 /OUTPUT 1 "q";
v0x555d48ea8c60_0 .net "carga", 0 0, v0x555d48ead860_0;  alias, 1 drivers
v0x555d48ea8d40_0 .net "clk", 0 0, v0x555d48eae3f0_0;  alias, 1 drivers
v0x555d48ea8e00_0 .net "d", 0 0, L_0x555d48ebfd10;  alias, 1 drivers
v0x555d48ea8f00_0 .var "q", 0 0;
v0x555d48ea8fa0_0 .net "reset", 0 0, v0x555d48eae490_0;  alias, 1 drivers
E_0x555d48e8b350 .event posedge, v0x555d48ea8fa0_0, v0x555d48ea8270_0;
S_0x555d48ea90f0 .scope module, "memoria_prog" "memprog" 4 10, 7 3 0, S_0x555d48e4ffd0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 10 "a";
    .port_info 2 /OUTPUT 32 "rd";
L_0x555d48e47d00 .functor BUFZ 32, L_0x555d48eae5e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555d48ea9340_0 .net *"_ivl_0", 31 0, L_0x555d48eae5e0;  1 drivers
v0x555d48ea9440_0 .net *"_ivl_2", 11 0, L_0x555d48eae680;  1 drivers
L_0x7ff2c53d6018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555d48ea9520_0 .net *"_ivl_5", 1 0, L_0x7ff2c53d6018;  1 drivers
v0x555d48ea95e0_0 .net "a", 9 0, v0x555d48eab430_0;  alias, 1 drivers
v0x555d48ea96c0_0 .net "clk", 0 0, v0x555d48eae3f0_0;  alias, 1 drivers
v0x555d48ea9800 .array "mem", 1023 0, 31 0;
v0x555d48ea98c0_0 .net "rd", 31 0, L_0x555d48e47d00;  alias, 1 drivers
L_0x555d48eae5e0 .array/port v0x555d48ea9800, L_0x555d48eae680;
L_0x555d48eae680 .concat [ 10 2 0 0], v0x555d48eab430_0, L_0x7ff2c53d6018;
S_0x555d48ea9a20 .scope module, "mux_a" "mux2" 4 13, 6 50 0, S_0x555d48e4ffd0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0";
    .port_info 1 /INPUT 10 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 10 "y";
P_0x555d48ea9c50 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001010>;
v0x555d48ea9cf0_0 .net "d0", 9 0, L_0x555d48ebeb90;  1 drivers
v0x555d48ea9dd0_0 .net "d1", 9 0, L_0x555d48eae820;  alias, 1 drivers
v0x555d48ea9eb0_0 .net "s", 0 0, v0x555d48ead450_0;  alias, 1 drivers
v0x555d48ea9f50_0 .net "y", 9 0, L_0x555d48ebe9b0;  alias, 1 drivers
L_0x555d48ebe9b0 .functor MUXZ 10, L_0x555d48ebeb90, L_0x555d48eae820, v0x555d48ead450_0, C4<>;
S_0x555d48eaa0e0 .scope module, "mux_b" "mux2" 4 16, 6 50 0, S_0x555d48e4ffd0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "d0";
    .port_info 1 /INPUT 16 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 16 "y";
P_0x555d48eaa2c0 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000010000>;
v0x555d48eaa400_0 .net "d0", 15 0, v0x555d48ea6db0_0;  alias, 1 drivers
v0x555d48eaa510_0 .net "d1", 15 0, o0x7ff2c541fca8;  alias, 0 drivers
v0x555d48eaa5d0_0 .net "s", 0 0, v0x555d48ead630_0;  alias, 1 drivers
v0x555d48eaa6a0_0 .net "y", 15 0, L_0x555d48ebfd80;  alias, 1 drivers
L_0x555d48ebfd80 .functor MUXZ 16, v0x555d48ea6db0_0, o0x7ff2c541fca8, v0x555d48ead630_0, C4<>;
S_0x555d48eaa820 .scope module, "mux_inm" "mux2" 4 17, 6 50 0, S_0x555d48e4ffd0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "d0";
    .port_info 1 /INPUT 16 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 16 "y";
P_0x555d48eaaa00 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000010000>;
v0x555d48eaab40_0 .net "d0", 15 0, L_0x555d48ebf110;  alias, 1 drivers
v0x555d48eaac50_0 .net "d1", 15 0, L_0x555d48ec0070;  1 drivers
v0x555d48eaad10_0 .net "s", 0 0, v0x555d48ead540_0;  alias, 1 drivers
v0x555d48eaade0_0 .net "y", 15 0, L_0x555d48ebfeb0;  alias, 1 drivers
L_0x555d48ebfeb0 .functor MUXZ 16, L_0x555d48ebf110, L_0x555d48ec0070, v0x555d48ead540_0, C4<>;
S_0x555d48eaaf60 .scope module, "pc" "registro" 4 11, 6 38 0, S_0x555d48e4ffd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 10 "d";
    .port_info 3 /OUTPUT 10 "q";
P_0x555d48eab140 .param/l "WIDTH" 0 6 38, +C4<00000000000000000000000000001010>;
v0x555d48eab280_0 .net "clk", 0 0, v0x555d48eae3f0_0;  alias, 1 drivers
v0x555d48eab340_0 .net "d", 9 0, L_0x555d48ebe9b0;  alias, 1 drivers
v0x555d48eab430_0 .var "q", 9 0;
v0x555d48eab530_0 .net "reset", 0 0, v0x555d48eae490_0;  alias, 1 drivers
S_0x555d48eab650 .scope module, "sumador" "sum" 4 12, 6 30 0, S_0x555d48e4ffd0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "a";
    .port_info 1 /INPUT 10 "b";
    .port_info 2 /OUTPUT 10 "y";
v0x555d48eab850_0 .net "a", 9 0, v0x555d48eab430_0;  alias, 1 drivers
L_0x7ff2c53d6060 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x555d48eab980_0 .net "b", 9 0, L_0x7ff2c53d6060;  1 drivers
v0x555d48eaba60_0 .net "y", 9 0, L_0x555d48eae820;  alias, 1 drivers
L_0x555d48eae820 .arith/sum 10, v0x555d48eab430_0, L_0x7ff2c53d6060;
S_0x555d48eacf20 .scope module, "uni_control" "uc" 3 10, 8 1 0, S_0x555d48e7e710;
 .timescale -9 -11;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 1 "z";
    .port_info 2 /OUTPUT 1 "s_mux_datos";
    .port_info 3 /OUTPUT 1 "s_inc";
    .port_info 4 /OUTPUT 1 "s_inm";
    .port_info 5 /OUTPUT 1 "we3";
    .port_info 6 /OUTPUT 1 "wez";
    .port_info 7 /OUTPUT 3 "op_alu";
v0x555d48ead260_0 .var "op_alu", 2 0;
v0x555d48ead390_0 .net "opcode", 5 0, L_0x555d48ec0110;  alias, 1 drivers
v0x555d48ead450_0 .var "s_inc", 0 0;
v0x555d48ead540_0 .var "s_inm", 0 0;
v0x555d48ead630_0 .var "s_mux_datos", 0 0;
v0x555d48ead770_0 .var "we3", 0 0;
v0x555d48ead860_0 .var "wez", 0 0;
v0x555d48ead950_0 .net "z", 0 0, v0x555d48ea8f00_0;  alias, 1 drivers
E_0x555d48e8d2c0 .event edge, v0x555d48eac3d0_0;
    .scope S_0x555d48ea90f0;
T_0 ;
    %vpi_call 7 11 "$readmemb", "progfile.dat", v0x555d48ea9800 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x555d48eaaf60;
T_1 ;
    %wait E_0x555d48e8b350;
    %load/vec4 v0x555d48eab530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x555d48eab430_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x555d48eab340_0;
    %assign/vec4 v0x555d48eab430_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x555d48ea7120;
T_2 ;
    %vpi_call 6 14 "$readmemb", "regfile.dat", v0x555d48ea8690 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x555d48ea7120;
T_3 ;
    %wait E_0x555d48e8d170;
    %load/vec4 v0x555d48ea88f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x555d48ea8810_0;
    %load/vec4 v0x555d48ea8730_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d48ea8690, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x555d48e50290;
T_4 ;
    %wait E_0x555d48e8d090;
    %load/vec4 v0x555d48ea6cd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x555d48ea6db0_0, 0, 16;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0x555d48e47e20_0;
    %store/vec4 v0x555d48ea6db0_0, 0, 16;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0x555d48e47e20_0;
    %inv;
    %store/vec4 v0x555d48ea6db0_0, 0, 16;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x555d48e47e20_0;
    %load/vec4 v0x555d48e47ef0_0;
    %add;
    %store/vec4 v0x555d48ea6db0_0, 0, 16;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x555d48e47e20_0;
    %load/vec4 v0x555d48e47ef0_0;
    %sub;
    %store/vec4 v0x555d48ea6db0_0, 0, 16;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x555d48e47e20_0;
    %load/vec4 v0x555d48e47ef0_0;
    %and;
    %store/vec4 v0x555d48ea6db0_0, 0, 16;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x555d48e47e20_0;
    %load/vec4 v0x555d48e47ef0_0;
    %or;
    %store/vec4 v0x555d48ea6db0_0, 0, 16;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x555d48e47e20_0;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %store/vec4 v0x555d48ea6db0_0, 0, 16;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x555d48e47ef0_0;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %store/vec4 v0x555d48ea6db0_0, 0, 16;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x555d48ea8ab0;
T_5 ;
    %wait E_0x555d48e8b350;
    %load/vec4 v0x555d48ea8fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555d48ea8f00_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x555d48ea8c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x555d48ea8e00_0;
    %assign/vec4 v0x555d48ea8f00_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x555d48eacf20;
T_6 ;
    %wait E_0x555d48e8d2c0;
    %load/vec4 v0x555d48ead390_0;
    %dup/vec4;
    %pushi/vec4 35, 3, 6;
    %cmp/x;
    %jmp/1 T_6.0, 4;
    %dup/vec4;
    %pushi/vec4 39, 3, 6;
    %cmp/x;
    %jmp/1 T_6.1, 4;
    %dup/vec4;
    %pushi/vec4 43, 3, 6;
    %cmp/x;
    %jmp/1 T_6.2, 4;
    %dup/vec4;
    %pushi/vec4 47, 3, 6;
    %cmp/x;
    %jmp/1 T_6.3, 4;
    %dup/vec4;
    %pushi/vec4 51, 3, 6;
    %cmp/x;
    %jmp/1 T_6.4, 4;
    %dup/vec4;
    %pushi/vec4 55, 3, 6;
    %cmp/x;
    %jmp/1 T_6.5, 4;
    %dup/vec4;
    %pushi/vec4 59, 3, 6;
    %cmp/x;
    %jmp/1 T_6.6, 4;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/x;
    %jmp/1 T_6.7, 4;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/x;
    %jmp/1 T_6.8, 4;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/x;
    %jmp/1 T_6.9, 4;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/x;
    %jmp/1 T_6.10, 4;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/x;
    %jmp/1 T_6.11, 4;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/x;
    %jmp/1 T_6.12, 4;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/x;
    %jmp/1 T_6.13, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/x;
    %jmp/1 T_6.14, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/x;
    %jmp/1 T_6.15, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/x;
    %jmp/1 T_6.16, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d48ead450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d48ead540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d48ead630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d48ead770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d48ead860_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555d48ead260_0, 0, 3;
    %jmp T_6.18;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d48ead450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d48ead540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d48ead630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d48ead770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d48ead860_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555d48ead260_0, 0, 3;
    %jmp T_6.18;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d48ead450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d48ead540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d48ead630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d48ead770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d48ead860_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x555d48ead260_0, 0, 3;
    %jmp T_6.18;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d48ead450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d48ead540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d48ead630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d48ead770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d48ead860_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x555d48ead260_0, 0, 3;
    %jmp T_6.18;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d48ead450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d48ead540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d48ead630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d48ead770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d48ead860_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x555d48ead260_0, 0, 3;
    %jmp T_6.18;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d48ead450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d48ead540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d48ead630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d48ead770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d48ead860_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x555d48ead260_0, 0, 3;
    %jmp T_6.18;
T_6.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d48ead450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d48ead540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d48ead630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d48ead770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d48ead860_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x555d48ead260_0, 0, 3;
    %jmp T_6.18;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d48ead450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d48ead540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d48ead630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d48ead770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d48ead860_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x555d48ead260_0, 0, 3;
    %jmp T_6.18;
T_6.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d48ead450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d48ead540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d48ead630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d48ead770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d48ead860_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555d48ead260_0, 0, 3;
    %jmp T_6.18;
T_6.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d48ead450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d48ead540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d48ead630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d48ead770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d48ead860_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x555d48ead260_0, 0, 3;
    %jmp T_6.18;
T_6.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d48ead450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d48ead540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d48ead630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d48ead770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d48ead860_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x555d48ead260_0, 0, 3;
    %jmp T_6.18;
T_6.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d48ead450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d48ead540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d48ead630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d48ead770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d48ead860_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x555d48ead260_0, 0, 3;
    %jmp T_6.18;
T_6.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d48ead450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d48ead540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d48ead630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d48ead770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d48ead860_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x555d48ead260_0, 0, 3;
    %jmp T_6.18;
T_6.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d48ead450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d48ead540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d48ead630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d48ead770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d48ead860_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x555d48ead260_0, 0, 3;
    %jmp T_6.18;
T_6.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d48ead450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d48ead540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d48ead630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d48ead770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d48ead860_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x555d48ead260_0, 0, 3;
    %jmp T_6.18;
T_6.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d48ead450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d48ead540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d48ead630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d48ead770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d48ead860_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555d48ead260_0, 0, 3;
    %jmp T_6.18;
T_6.15 ;
    %load/vec4 v0x555d48ead950_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.19, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_6.20, 8;
T_6.19 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_6.20, 8;
 ; End of false expr.
    %blend;
T_6.20;
    %store/vec4 v0x555d48ead450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d48ead540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d48ead630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d48ead770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d48ead860_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555d48ead260_0, 0, 3;
    %jmp T_6.18;
T_6.16 ;
    %load/vec4 v0x555d48ead950_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.21, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_6.22, 8;
T_6.21 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_6.22, 8;
 ; End of false expr.
    %blend;
T_6.22;
    %store/vec4 v0x555d48ead450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d48ead540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d48ead630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d48ead770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d48ead860_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555d48ead260_0, 0, 3;
    %jmp T_6.18;
T_6.18 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x555d48e47380;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d48eae3f0_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d48eae3f0_0, 0, 1;
    %delay 3000, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x555d48e47380;
T_8 ;
    %vpi_call 2 23 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars" {0 0 0};
    %vpi_call 2 25 "$dumpvars", 16'b0000000000000000, &A<v0x555d48ea8690, 1> {0 0 0};
    %vpi_call 2 26 "$dumpvars", 16'b0000000000000000, &A<v0x555d48ea8690, 2> {0 0 0};
    %vpi_call 2 27 "$dumpvars", 16'b0000000000000000, &A<v0x555d48ea8690, 3> {0 0 0};
    %vpi_call 2 28 "$dumpvars", 16'b0000000000000000, &A<v0x555d48ea8690, 4> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d48eae490_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d48eae490_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x555d48e47380;
T_9 ;
    %delay 72000, 0;
    %vpi_call 2 38 "$write", "R1 = %d\012R2 = %d\012R3 = %d\012R4 = %d\012", &A<v0x555d48ea8690, 1>, &A<v0x555d48ea8690, 2>, &A<v0x555d48ea8690, 3>, &A<v0x555d48ea8690, 4> {0 0 0};
    %vpi_call 2 39 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu.v";
    "cd.v";
    "alu.v";
    "componentes.v";
    "memprog.v";
    "uc.v";
