$date
	Mon Feb 20 11:26:34 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_DFF $end
$var reg 1 ! clk $end
$upscope $end
$scope module tb_DFF $end
$var reg 2 " D [1:0] $end
$upscope $end
$scope module tb_DFF $end
$var wire 2 # Q [1:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx #
bx "
0!
$end
#10000
1!
#20000
0!
#30000
1!
#40000
0!
#50000
1!
#60000
0!
#70000
1!
#80000
0!
#90000
1!
#100000
b0 "
0!
#110000
b0 #
1!
#120000
0!
#130000
1!
#140000
0!
#150000
1!
#160000
0!
#170000
1!
#180000
0!
#190000
1!
#200000
b1 "
0!
#210000
b1 #
1!
#220000
0!
#230000
1!
#240000
0!
#250000
1!
#260000
0!
#270000
1!
#280000
0!
#290000
1!
#300000
b10 "
0!
#310000
b10 #
1!
#320000
0!
#330000
1!
#340000
0!
#350000
1!
#360000
0!
#370000
1!
#380000
0!
#390000
1!
#400000
b11 "
0!
#410000
b11 #
1!
#420000
0!
#430000
1!
#440000
0!
#450000
1!
#460000
0!
#470000
1!
#480000
0!
#490000
1!
#500000
0!
