{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1687926086459 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687926086465 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 28 12:21:26 2023 " "Processing started: Wed Jun 28 12:21:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687926086465 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926086465 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ethernet -c Ethernet " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ethernet -c Ethernet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926086465 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1687926087469 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1687926087469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/tool/beep_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/tool/beep_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 beep_driver " "Found entity 1: beep_driver" {  } { { "../rtl/tool/beep_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/tool/beep_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926100045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926100045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/tool/key_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/tool/key_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_debounce " "Found entity 1: key_debounce" {  } { { "../rtl/tool/key_debounce.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/tool/key_debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926100052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926100052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/net/w5500_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/net/w5500_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 w5500_top " "Found entity 1: w5500_top" {  } { { "../rtl/net/w5500_top.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/w5500_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926100058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926100058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/net/w5500_altera_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/net/w5500_altera_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 w5500_altera_top " "Found entity 1: w5500_altera_top" {  } { { "../rtl/net/w5500_altera_top.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/w5500_altera_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926100064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926100064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/net/task_sche.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/net/task_sche.v" { { "Info" "ISGN_ENTITY_NAME" "1 task_sche " "Found entity 1: task_sche" {  } { { "../rtl/net/task_sche.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/task_sche.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926100071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926100071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/net/spi_drv.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/net/spi_drv.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_drv " "Found entity 1: spi_drv" {  } { { "../rtl/net/spi_drv.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/spi_drv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926100074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926100074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/net/socket_txd.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/net/socket_txd.v" { { "Info" "ISGN_ENTITY_NAME" "1 socket_txd " "Found entity 1: socket_txd" {  } { { "../rtl/net/socket_txd.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/socket_txd.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926100076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926100076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/net/socket_rxd.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/net/socket_rxd.v" { { "Info" "ISGN_ENTITY_NAME" "1 socket_rxd " "Found entity 1: socket_rxd" {  } { { "../rtl/net/socket_rxd.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/socket_rxd.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926100084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926100084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/net/socket.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/net/socket.v" { { "Info" "ISGN_ENTITY_NAME" "1 socket " "Found entity 1: socket" {  } { { "../rtl/net/socket.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/socket.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926100091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926100091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/net/net_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/net/net_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 net_driver " "Found entity 1: net_driver" {  } { { "../rtl/net/net_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/net_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926100094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926100094 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or \"(\" ini_w5500.v(34) " "Verilog HDL syntax error at ini_w5500.v(34) near text: \"=\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../rtl/net/ini_w5500.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/ini_w5500.v" 34 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1687926100095 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ini_w5500 ini_w5500.v(11) " "Ignored design unit \"ini_w5500\" at ini_w5500.v(11) due to previous errors" {  } { { "../rtl/net/ini_w5500.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/ini_w5500.v" 11 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1687926100096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/net/ini_w5500.v 0 0 " "Found 0 design units, including 0 entities, in source file /code-file/fpga/ethernet/rtl/net/ini_w5500.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926100096 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ADDR_SnCR ../rtl/net/socket_rxd.v 2 ini_socket.v(3) " "Verilog HDL macro warning at ini_socket.v(3): overriding existing definition for macro \"ADDR_SnCR\", which was defined in \"../rtl/net/socket_rxd.v\", line 2" {  } { { "../rtl/net/ini_socket.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/ini_socket.v" 3 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1687926100098 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ADDR_SnIR ../rtl/net/socket_txd.v 3 ini_socket.v(5) " "Verilog HDL macro warning at ini_socket.v(5): overriding existing definition for macro \"ADDR_SnIR\", which was defined in \"../rtl/net/socket_txd.v\", line 3" {  } { { "../rtl/net/ini_socket.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/ini_socket.v" 5 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1687926100098 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ADDR_DPORTR ../rtl/net/socket_txd.v 7 ini_socket.v(9) " "Verilog HDL macro warning at ini_socket.v(9): overriding existing definition for macro \"ADDR_DPORTR\", which was defined in \"../rtl/net/socket_txd.v\", line 7" {  } { { "../rtl/net/ini_socket.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/ini_socket.v" 9 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1687926100098 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ADDR_DIPR ../rtl/net/socket_txd.v 8 ini_socket.v(10) " "Verilog HDL macro warning at ini_socket.v(10): overriding existing definition for macro \"ADDR_DIPR\", which was defined in \"../rtl/net/socket_txd.v\", line 8" {  } { { "../rtl/net/ini_socket.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/ini_socket.v" 10 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1687926100098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/net/ini_socket.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/net/ini_socket.v" { { "Info" "ISGN_ENTITY_NAME" "1 ini_socket " "Found entity 1: ini_socket" {  } { { "../rtl/net/ini_socket.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/ini_socket.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926100099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926100099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/net/dat_proces.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/net/dat_proces.v" { { "Info" "ISGN_ENTITY_NAME" "1 dat_proces " "Found entity 1: dat_proces" {  } { { "../rtl/net/dat_proces.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/dat_proces.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926100105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926100105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/tool/led_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/tool/led_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_driver " "Found entity 1: led_driver" {  } { { "../rtl/tool/led_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/tool/led_driver.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926100111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926100111 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK clk UART_send.v(3) " "Verilog HDL Declaration information at UART_send.v(3): object \"CLK\" differs only in case from object \"clk\" in the same scope" {  } { { "../rtl/uart/UART_send.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_send.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687926100117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/uart/uart_send.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/uart/uart_send.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_send " "Found entity 1: UART_send" {  } { { "../rtl/uart/UART_send.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_send.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926100118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926100118 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "UART_driver.v(69) " "Verilog HDL information at UART_driver.v(69): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/uart/UART_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1687926100123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/uart/uart_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/uart/uart_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_driver " "Found entity 1: UART_driver" {  } { { "../rtl/uart/UART_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926100124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926100124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/hcsr04/trig_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/hcsr04/trig_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 trig_driver " "Found entity 1: trig_driver" {  } { { "../rtl/hcsr04/trig_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/hcsr04/trig_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926100126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926100126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/hcsr04/sr04_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/hcsr04/sr04_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sr04_top " "Found entity 1: sr04_top" {  } { { "../rtl/hcsr04/sr04_top.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/hcsr04/sr04_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926100132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926100132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/hcsr04/seg_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/hcsr04/seg_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_driver " "Found entity 1: seg_driver" {  } { { "../rtl/hcsr04/seg_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/hcsr04/seg_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926100134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926100134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/hcsr04/echo_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/hcsr04/echo_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 echo_driver " "Found entity 1: echo_driver" {  } { { "../rtl/hcsr04/echo_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/hcsr04/echo_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926100137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926100137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/hcsr04/clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/hcsr04/clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "../rtl/hcsr04/clk_div.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/hcsr04/clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926100139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926100139 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk CLK HC_SR04_TOP.v(2) " "Verilog HDL Declaration information at HC_SR04_TOP.v(2): object \"clk\" differs only in case from object \"CLK\" in the same scope" {  } { { "../rtl/HC_SR04_TOP.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/HC_SR04_TOP.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687926100144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/hc_sr04_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/hc_sr04_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 HC_SR04_TOP " "Found entity 1: HC_SR04_TOP" {  } { { "../rtl/HC_SR04_TOP.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/HC_SR04_TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926100144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926100144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/ip/ram/my_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/ip/ram/my_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_ram " "Found entity 1: my_ram" {  } { { "../ip/RAM/my_ram.v" "" { Text "D:/code-file/FPGA/Ethernet/ip/RAM/my_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926100146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926100146 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/code-file/FPGA/Ethernet/prj/output_files/Ethernet.map.smsg " "Generated suppressed messages file D:/code-file/FPGA/Ethernet/prj/output_files/Ethernet.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926100165 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4713 " "Peak virtual memory: 4713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687926100216 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 28 12:21:40 2023 " "Processing ended: Wed Jun 28 12:21:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687926100216 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687926100216 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687926100216 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926100216 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926100795 ""}
