#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x557c571be300 .scope module, "BUF" "BUF" 2 2;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
o0x7fa45c723018 .functor BUFZ 1, C4<z>; HiZ drive
L_0x557c572656a0 .functor BUFZ 1, o0x7fa45c723018, C4<0>, C4<0>, C4<0>;
v0x557c5722de00_0 .net "A", 0 0, o0x7fa45c723018;  0 drivers
v0x557c5722e890_0 .net "Y", 0 0, L_0x557c572656a0;  1 drivers
S_0x557c571be480 .scope module, "DFFSR" "DFFSR" 2 33;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "R"
o0x7fa45c7230d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x557c5722f300_0 .net "C", 0 0, o0x7fa45c7230d8;  0 drivers
o0x7fa45c723108 .functor BUFZ 1, C4<z>; HiZ drive
v0x557c5722fd90_0 .net "D", 0 0, o0x7fa45c723108;  0 drivers
v0x557c5722ff80_0 .var "Q", 0 0;
o0x7fa45c723168 .functor BUFZ 1, C4<z>; HiZ drive
v0x557c5722a450_0 .net "R", 0 0, o0x7fa45c723168;  0 drivers
o0x7fa45c723198 .functor BUFZ 1, C4<z>; HiZ drive
v0x557c5722a050_0 .net "S", 0 0, o0x7fa45c723198;  0 drivers
E_0x557c571fc920 .event posedge, v0x557c5722a450_0, v0x557c5722a050_0, v0x557c5722f300_0;
S_0x557c5720f400 .scope module, "testbench" "testbench" 3 10;
 .timescale -9 -10;
v0x557c57264970_0 .net "clk", 0 0, v0x557c572640d0_0;  1 drivers
v0x557c57264a30_0 .net "d0_full", 0 0, v0x557c57264200_0;  1 drivers
v0x557c57264b40_0 .net "d0_full_estr", 0 0, v0x557c572642c0_0;  1 drivers
v0x557c57264be0_0 .net "d1_full", 0 0, v0x557c57264360_0;  1 drivers
v0x557c57264cd0_0 .net "d1_full_estr", 0 0, v0x557c57264400_0;  1 drivers
v0x557c57264dc0_0 .net "reset_L", 0 0, v0x557c57264540_0;  1 drivers
v0x557c57264ef0_0 .net "vc0_delay", 0 0, v0x557c5724f5d0_0;  1 drivers
v0x557c57264f90_0 .net "vc0_delay_estr", 0 0, v0x557c57262740_0;  1 drivers
v0x557c57265030_0 .net "vc0_empty", 0 0, v0x557c572645e0_0;  1 drivers
v0x557c57265160_0 .net "vc0_empty_estr", 0 0, v0x557c57264680_0;  1 drivers
v0x557c57265290_0 .net "vc0_read", 0 0, v0x557c5724f810_0;  1 drivers
v0x557c57265330_0 .net "vc0_read_estr", 0 0, v0x557c57262c40_0;  1 drivers
v0x557c572653d0_0 .net "vc1_empty", 0 0, v0x557c57264720_0;  1 drivers
v0x557c572654c0_0 .net "vc1_empty_estr", 0 0, v0x557c57264850_0;  1 drivers
v0x557c57265560_0 .net "vc1_read", 0 0, v0x557c5724fa50_0;  1 drivers
v0x557c57265600_0 .net "vc1_read_estr", 0 0, L_0x557c57266090;  1 drivers
S_0x557c5724ec60 .scope module, "pop_vc0" "pop_delay_vc0" 3 34, 4 1 0, S_0x557c5720f400;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "d0_full"
    .port_info 3 /INPUT 1 "d1_full"
    .port_info 4 /INPUT 1 "vc0_empty"
    .port_info 5 /INPUT 1 "vc1_empty"
    .port_info 6 /OUTPUT 1 "vc0_delay"
    .port_info 7 /OUTPUT 1 "vc0_read"
    .port_info 8 /OUTPUT 1 "vc1_read"
v0x557c5724f060_0 .var "and_d0d1", 0 0;
v0x557c5724f120_0 .var "and_vc0_0", 0 0;
v0x557c5724f1e0_0 .var "and_vc0_1", 0 0;
v0x557c5724f280_0 .net "clk", 0 0, v0x557c572640d0_0;  alias, 1 drivers
v0x557c5724f340_0 .net "d0_full", 0 0, v0x557c57264200_0;  alias, 1 drivers
v0x557c5724f450_0 .net "d1_full", 0 0, v0x557c57264360_0;  alias, 1 drivers
v0x557c5724f510_0 .net "reset_L", 0 0, v0x557c57264540_0;  alias, 1 drivers
v0x557c5724f5d0_0 .var "vc0_delay", 0 0;
v0x557c5724f690_0 .var "vc0_delay_recordar", 0 0;
v0x557c5724f750_0 .net "vc0_empty", 0 0, v0x557c572645e0_0;  alias, 1 drivers
v0x557c5724f810_0 .var "vc0_read", 0 0;
v0x557c5724f8d0_0 .var "vc0_read_recordar", 0 0;
v0x557c5724f990_0 .net "vc1_empty", 0 0, v0x557c57264720_0;  alias, 1 drivers
v0x557c5724fa50_0 .var "vc1_read", 0 0;
v0x557c5724fb10_0 .var "vc1_read_recordar", 0 0;
E_0x557c571fca30 .event posedge, v0x557c5724f280_0;
E_0x557c571bcbf0 .event edge, v0x557c5724f120_0, v0x557c5724f1e0_0;
E_0x557c5722fd00 .event edge, v0x557c5724f750_0, v0x557c5724f060_0, v0x557c5724f990_0;
E_0x557c572304c0 .event edge, v0x557c5724f750_0, v0x557c5724f060_0;
E_0x557c5724f000 .event edge, v0x557c5724f340_0, v0x557c5724f450_0;
S_0x557c5724fcf0 .scope module, "pop_vc0_estr" "pop_delay_vc0_estr" 3 47, 5 5 0, S_0x557c5720f400;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "d0_full"
    .port_info 3 /INPUT 1 "d1_full"
    .port_info 4 /INPUT 1 "vc0_empty"
    .port_info 5 /INPUT 1 "vc1_empty"
    .port_info 6 /OUTPUT 1 "vc0_delay"
    .port_info 7 /OUTPUT 1 "vc0_read"
    .port_info 8 /OUTPUT 1 "vc1_read"
L_0x557c57266090 .functor BUFZ 1, v0x557c57262740_0, C4<0>, C4<0>, C4<0>;
v0x557c57262d50_0 .net "_00_", 0 0, L_0x557c57266000;  1 drivers
v0x557c57263130_0 .net "_01_", 0 0, L_0x557c57265b80;  1 drivers
v0x557c57263240_0 .net "_02_", 0 0, L_0x557c57265bf0;  1 drivers
v0x557c57263330_0 .net "_03_", 0 0, L_0x557c57265e50;  1 drivers
v0x557c57263420_0 .net "_04_", 0 0, L_0x557c572658a0;  1 drivers
v0x557c57263560_0 .net "_05_", 0 0, L_0x557c57265a10;  1 drivers
v0x557c57263600_0 .net "clk", 0 0, v0x557c572640d0_0;  alias, 1 drivers
v0x557c572636a0_0 .net "d0_full", 0 0, v0x557c572642c0_0;  alias, 1 drivers
v0x557c57263760_0 .net "d1_full", 0 0, v0x557c57264400_0;  alias, 1 drivers
v0x557c57263890_0 .net "reset_L", 0 0, v0x557c57264540_0;  alias, 1 drivers
v0x557c57263930_0 .net "vc0_delay", 0 0, v0x557c57262740_0;  alias, 1 drivers
v0x557c572639f0_0 .net "vc0_empty", 0 0, v0x557c57264680_0;  alias, 1 drivers
v0x557c57263ae0_0 .net "vc0_read", 0 0, v0x557c57262c40_0;  alias, 1 drivers
v0x557c57263ba0_0 .net "vc1_empty", 0 0, v0x557c57264850_0;  alias, 1 drivers
v0x557c57263c40_0 .net "vc1_read", 0 0, L_0x557c57266090;  alias, 1 drivers
S_0x557c57260240 .scope module, "_06_" "NAND" 5 32, 2 14 0, S_0x557c5724fcf0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x557c57265710 .functor AND 1, v0x557c57264400_0, v0x557c572642c0_0, C4<1>, C4<1>;
L_0x557c572658a0 .functor NOT 1, L_0x557c57265710, C4<0>, C4<0>, C4<0>;
v0x557c57260480_0 .net "A", 0 0, v0x557c57264400_0;  alias, 1 drivers
v0x557c57260560_0 .net "B", 0 0, v0x557c572642c0_0;  alias, 1 drivers
v0x557c57260620_0 .net "Y", 0 0, L_0x557c572658a0;  alias, 1 drivers
v0x557c572606c0_0 .net *"_s0", 0 0, L_0x557c57265710;  1 drivers
S_0x557c57260820 .scope module, "_07_" "NAND" 5 37, 2 14 0, S_0x557c5724fcf0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x557c57265910 .functor AND 1, L_0x557c572658a0, v0x557c57264540_0, C4<1>, C4<1>;
L_0x557c57265a10 .functor NOT 1, L_0x557c57265910, C4<0>, C4<0>, C4<0>;
v0x557c57260a40_0 .net "A", 0 0, L_0x557c572658a0;  alias, 1 drivers
v0x557c57260b00_0 .net "B", 0 0, v0x557c57264540_0;  alias, 1 drivers
v0x557c57260ba0_0 .net "Y", 0 0, L_0x557c57265a10;  alias, 1 drivers
v0x557c57260c70_0 .net *"_s0", 0 0, L_0x557c57265910;  1 drivers
S_0x557c57260d90 .scope module, "_08_" "NOR" 5 42, 2 20 0, S_0x557c5724fcf0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x557c57265b10 .functor OR 1, L_0x557c57265a10, v0x557c57264680_0, C4<0>, C4<0>;
L_0x557c57265b80 .functor NOT 1, L_0x557c57265b10, C4<0>, C4<0>, C4<0>;
v0x557c57260fe0_0 .net "A", 0 0, L_0x557c57265a10;  alias, 1 drivers
v0x557c572610b0_0 .net "B", 0 0, v0x557c57264680_0;  alias, 1 drivers
v0x557c57261150_0 .net "Y", 0 0, L_0x557c57265b80;  alias, 1 drivers
v0x557c57261220_0 .net *"_s0", 0 0, L_0x557c57265b10;  1 drivers
S_0x557c57261380 .scope module, "_09_" "NOT" 5 47, 2 8 0, S_0x557c5724fcf0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
L_0x557c57265bf0 .functor NOT 1, v0x557c57264850_0, C4<0>, C4<0>, C4<0>;
v0x557c57261590_0 .net "A", 0 0, v0x557c57264850_0;  alias, 1 drivers
v0x557c57261670_0 .net "Y", 0 0, L_0x557c57265bf0;  alias, 1 drivers
S_0x557c57261790 .scope module, "_10_" "NAND" 5 51, 2 14 0, S_0x557c5724fcf0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x557c57265d30 .functor AND 1, v0x557c57264680_0, L_0x557c57265bf0, C4<1>, C4<1>;
L_0x557c57265e50 .functor NOT 1, L_0x557c57265d30, C4<0>, C4<0>, C4<0>;
v0x557c57261a00_0 .net "A", 0 0, v0x557c57264680_0;  alias, 1 drivers
v0x557c57261ac0_0 .net "B", 0 0, L_0x557c57265bf0;  alias, 1 drivers
v0x557c57261b90_0 .net "Y", 0 0, L_0x557c57265e50;  alias, 1 drivers
v0x557c57261c60_0 .net *"_s0", 0 0, L_0x557c57265d30;  1 drivers
S_0x557c57261d80 .scope module, "_11_" "NOR" 5 56, 2 20 0, S_0x557c5724fcf0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x557c57265ee0 .functor OR 1, L_0x557c57265e50, L_0x557c57265a10, C4<0>, C4<0>;
L_0x557c57266000 .functor NOT 1, L_0x557c57265ee0, C4<0>, C4<0>, C4<0>;
v0x557c57261fa0_0 .net "A", 0 0, L_0x557c57265e50;  alias, 1 drivers
v0x557c57262090_0 .net "B", 0 0, L_0x557c57265a10;  alias, 1 drivers
v0x557c57262180_0 .net "Y", 0 0, L_0x557c57266000;  alias, 1 drivers
v0x557c57262220_0 .net *"_s0", 0 0, L_0x557c57265ee0;  1 drivers
S_0x557c57262360 .scope module, "_12_" "DFF" 5 61, 2 26 0, S_0x557c5724fcf0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x557c57262580_0 .net "C", 0 0, v0x557c572640d0_0;  alias, 1 drivers
v0x557c57262670_0 .net "D", 0 0, L_0x557c57266000;  alias, 1 drivers
v0x557c57262740_0 .var "Q", 0 0;
S_0x557c57262850 .scope module, "_13_" "DFF" 5 66, 2 26 0, S_0x557c5724fcf0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x557c57262a70_0 .net "C", 0 0, v0x557c572640d0_0;  alias, 1 drivers
v0x557c57262b80_0 .net "D", 0 0, L_0x557c57265b80;  alias, 1 drivers
v0x557c57262c40_0 .var "Q", 0 0;
S_0x557c57263e50 .scope module, "prb" "probador" 3 61, 6 1 0, S_0x557c5720f400;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "reset_L"
    .port_info 2 /OUTPUT 1 "d0_full"
    .port_info 3 /OUTPUT 1 "d1_full"
    .port_info 4 /OUTPUT 1 "vc0_empty"
    .port_info 5 /OUTPUT 1 "vc1_empty"
    .port_info 6 /OUTPUT 1 "d0_full_estr"
    .port_info 7 /OUTPUT 1 "d1_full_estr"
    .port_info 8 /OUTPUT 1 "vc0_empty_estr"
    .port_info 9 /OUTPUT 1 "vc1_empty_estr"
v0x557c572640d0_0 .var "clk", 0 0;
v0x557c57264200_0 .var "d0_full", 0 0;
v0x557c572642c0_0 .var "d0_full_estr", 0 0;
v0x557c57264360_0 .var "d1_full", 0 0;
v0x557c57264400_0 .var "d1_full_estr", 0 0;
v0x557c57264540_0 .var "reset_L", 0 0;
v0x557c572645e0_0 .var "vc0_empty", 0 0;
v0x557c57264680_0 .var "vc0_empty_estr", 0 0;
v0x557c57264720_0 .var "vc1_empty", 0 0;
v0x557c57264850_0 .var "vc1_empty_estr", 0 0;
    .scope S_0x557c571be480;
T_0 ;
    %wait E_0x557c571fc920;
    %load/vec4 v0x557c5722a050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557c5722ff80_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x557c5722a450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c5722ff80_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x557c5722fd90_0;
    %assign/vec4 v0x557c5722ff80_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x557c5724ec60;
T_1 ;
    %wait E_0x557c5724f000;
    %load/vec4 v0x557c5724f340_0;
    %load/vec4 v0x557c5724f450_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557c5724f060_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c5724f060_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x557c5724ec60;
T_2 ;
    %wait E_0x557c572304c0;
    %load/vec4 v0x557c5724f750_0;
    %nor/r;
    %load/vec4 v0x557c5724f060_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557c5724f120_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c5724f120_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x557c5724ec60;
T_3 ;
    %wait E_0x557c5722fd00;
    %load/vec4 v0x557c5724f750_0;
    %load/vec4 v0x557c5724f060_0;
    %nor/r;
    %and;
    %load/vec4 v0x557c5724f990_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557c5724f1e0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c5724f1e0_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x557c5724ec60;
T_4 ;
    %wait E_0x557c571bcbf0;
    %load/vec4 v0x557c5724f120_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c5724f690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557c5724f8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c5724fb10_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x557c5724f1e0_0;
    %load/vec4 v0x557c5724f120_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557c5724f690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c5724f8d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557c5724fb10_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c5724f690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c5724f8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c5724fb10_0, 0, 1;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x557c5724ec60;
T_5 ;
    %wait E_0x557c571fca30;
    %load/vec4 v0x557c5724f510_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x557c5724f120_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x557c5724f690_0;
    %assign/vec4 v0x557c5724f5d0_0, 0;
    %load/vec4 v0x557c5724f8d0_0;
    %assign/vec4 v0x557c5724f810_0, 0;
    %load/vec4 v0x557c5724fb10_0;
    %assign/vec4 v0x557c5724fa50_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x557c5724f1e0_0;
    %load/vec4 v0x557c5724f120_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x557c5724f690_0;
    %assign/vec4 v0x557c5724f5d0_0, 0;
    %load/vec4 v0x557c5724f8d0_0;
    %assign/vec4 v0x557c5724f810_0, 0;
    %load/vec4 v0x557c5724fb10_0;
    %assign/vec4 v0x557c5724fa50_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c5724f5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c5724f810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c5724fa50_0, 0;
T_5.5 ;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c5724f5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c5724f810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c5724fa50_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x557c57262360;
T_6 ;
    %wait E_0x557c571fca30;
    %load/vec4 v0x557c57262670_0;
    %assign/vec4 v0x557c57262740_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x557c57262850;
T_7 ;
    %wait E_0x557c571fca30;
    %load/vec4 v0x557c57262b80_0;
    %assign/vec4 v0x557c57262c40_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x557c57263e50;
T_8 ;
    %vpi_call 6 28 "$dumpfile", "./dump/pop_delay_vc0.vcd" {0 0 0};
    %vpi_call 6 29 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c57264540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c57264200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c57264360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557c572645e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557c57264720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c572642c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c57264400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557c57264680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557c57264850_0, 0;
    %wait E_0x557c571fca30;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557c57264540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c57264200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c57264360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c572645e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c57264720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c572642c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c57264400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c57264680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c57264850_0, 0;
    %wait E_0x557c571fca30;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557c57264200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557c57264360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c572645e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c57264720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557c572642c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557c57264400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c57264680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c57264850_0, 0;
    %wait E_0x557c571fca30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c57264200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c57264360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557c572645e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557c57264720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c572642c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c57264400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557c57264680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557c57264850_0, 0;
    %wait E_0x557c571fca30;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557c57264200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557c57264360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557c572645e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557c57264720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557c572642c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557c57264400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557c57264680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557c57264850_0, 0;
    %wait E_0x557c571fca30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c57264200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c57264360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c572645e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c57264720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c572642c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c57264400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c57264680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c57264850_0, 0;
    %wait E_0x557c571fca30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c57264200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c57264360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557c572645e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c57264720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c572642c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c57264400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557c57264680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c57264850_0, 0;
    %wait E_0x557c571fca30;
    %wait E_0x557c571fca30;
    %vpi_call 6 119 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x557c57263e50;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c572640d0_0, 0;
    %end;
    .thread T_9;
    .scope S_0x557c57263e50;
T_10 ;
    %delay 20, 0;
    %load/vec4 v0x557c572640d0_0;
    %inv;
    %assign/vec4 v0x557c572640d0_0, 0;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "./cmos_cells.v";
    "testbench.v";
    "./pop_delay_vc0.v";
    "./pop_delay_vc0_estr.v";
    "./probador.v";
