{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616511123413 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616511123413 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 23 15:52:03 2021 " "Processing started: Tue Mar 23 15:52:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616511123413 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616511123413 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_RAM_test -c FPGA_RAM_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_RAM_test -c FPGA_RAM_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616511123413 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1616511124303 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616511124303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_golden_top " "Found entity 1: DE0_CV_golden_top" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/1234/Documents/GitHub/GRONK2000/FPGA-LEDRAM/DE0_CV_golden_top.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616511132578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616511132578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_ledram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga_ledram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_LEDRAM-Behavioral " "Found design unit 1: FPGA_LEDRAM-Behavioral" {  } { { "FPGA_LEDRAM.vhd" "" { Text "C:/Users/1234/Documents/GitHub/GRONK2000/FPGA-LEDRAM/FPGA_LEDRAM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616511133000 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_LEDRAM " "Found entity 1: FPGA_LEDRAM" {  } { { "FPGA_LEDRAM.vhd" "" { Text "C:/Users/1234/Documents/GitHub/GRONK2000/FPGA-LEDRAM/FPGA_LEDRAM.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616511133000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616511133000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplebyteprogram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplebyteprogram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multipleByteProgram-Behavorial " "Found design unit 1: multipleByteProgram-Behavorial" {  } { { "multipleByteProgram.vhd" "" { Text "C:/Users/1234/Documents/GitHub/GRONK2000/FPGA-LEDRAM/multipleByteProgram.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616511133000 ""} { "Info" "ISGN_ENTITY_NAME" "1 multipleByteProgram " "Found entity 1: multipleByteProgram" {  } { { "multipleByteProgram.vhd" "" { Text "C:/Users/1234/Documents/GitHub/GRONK2000/FPGA-LEDRAM/multipleByteProgram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616511133000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616511133000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camtoram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file camtoram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CamToRAM-Behavioral " "Found design unit 1: CamToRAM-Behavioral" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/1234/Documents/GitHub/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616511133000 ""} { "Info" "ISGN_ENTITY_NAME" "1 CamToRAM " "Found entity 1: CamToRAM" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/1234/Documents/GitHub/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616511133000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616511133000 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CamToRAM " "Elaborating entity \"CamToRAM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616511133047 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDs CamToRAM.vhd(17) " "VHDL Signal Declaration warning at CamToRAM.vhd(17): used implicit default value for signal \"LEDs\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CamToRAM.vhd" "" { Text "C:/Users/1234/Documents/GitHub/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1616511133063 "|CamToRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preArray CamToRAM.vhd(89) " "VHDL Process Statement warning at CamToRAM.vhd(89): signal \"preArray\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/1234/Documents/GitHub/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616511133063 "|CamToRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preArray CamToRAM.vhd(90) " "VHDL Process Statement warning at CamToRAM.vhd(90): signal \"preArray\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/1234/Documents/GitHub/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616511133063 "|CamToRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preArray CamToRAM.vhd(91) " "VHDL Process Statement warning at CamToRAM.vhd(91): signal \"preArray\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/1234/Documents/GitHub/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616511133063 "|CamToRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preArray CamToRAM.vhd(94) " "VHDL Process Statement warning at CamToRAM.vhd(94): signal \"preArray\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/1234/Documents/GitHub/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616511133063 "|CamToRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preArray CamToRAM.vhd(95) " "VHDL Process Statement warning at CamToRAM.vhd(95): signal \"preArray\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/1234/Documents/GitHub/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616511133063 "|CamToRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preArray CamToRAM.vhd(96) " "VHDL Process Statement warning at CamToRAM.vhd(96): signal \"preArray\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/1234/Documents/GitHub/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616511133063 "|CamToRAM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "postArray CamToRAM.vhd(85) " "VHDL Process Statement warning at CamToRAM.vhd(85): inferring latch(es) for signal or variable \"postArray\", which holds its previous value in one or more paths through the process" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/1234/Documents/GitHub/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 85 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1616511133063 "|CamToRAM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OE CamToRAM.vhd(15) " "Output port \"OE\" at CamToRAM.vhd(15) has no driver" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/1234/Documents/GitHub/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1616511133063 "|CamToRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "postArray\[0\]\[0\] CamToRAM.vhd(85) " "Inferred latch for \"postArray\[0\]\[0\]\" at CamToRAM.vhd(85)" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/1234/Documents/GitHub/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616511133063 "|CamToRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "postArray\[0\]\[1\] CamToRAM.vhd(85) " "Inferred latch for \"postArray\[0\]\[1\]\" at CamToRAM.vhd(85)" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/1234/Documents/GitHub/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616511133063 "|CamToRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "postArray\[0\]\[2\] CamToRAM.vhd(85) " "Inferred latch for \"postArray\[0\]\[2\]\" at CamToRAM.vhd(85)" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/1234/Documents/GitHub/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616511133063 "|CamToRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "postArray\[0\]\[3\] CamToRAM.vhd(85) " "Inferred latch for \"postArray\[0\]\[3\]\" at CamToRAM.vhd(85)" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/1234/Documents/GitHub/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616511133063 "|CamToRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "postArray\[0\]\[4\] CamToRAM.vhd(85) " "Inferred latch for \"postArray\[0\]\[4\]\" at CamToRAM.vhd(85)" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/1234/Documents/GitHub/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616511133063 "|CamToRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "postArray\[0\]\[5\] CamToRAM.vhd(85) " "Inferred latch for \"postArray\[0\]\[5\]\" at CamToRAM.vhd(85)" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/1234/Documents/GitHub/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616511133063 "|CamToRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "postArray\[0\]\[6\] CamToRAM.vhd(85) " "Inferred latch for \"postArray\[0\]\[6\]\" at CamToRAM.vhd(85)" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/1234/Documents/GitHub/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616511133063 "|CamToRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "postArray\[0\]\[7\] CamToRAM.vhd(85) " "Inferred latch for \"postArray\[0\]\[7\]\" at CamToRAM.vhd(85)" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/1234/Documents/GitHub/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616511133063 "|CamToRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "postArray\[1\]\[0\] CamToRAM.vhd(85) " "Inferred latch for \"postArray\[1\]\[0\]\" at CamToRAM.vhd(85)" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/1234/Documents/GitHub/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616511133063 "|CamToRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "postArray\[1\]\[1\] CamToRAM.vhd(85) " "Inferred latch for \"postArray\[1\]\[1\]\" at CamToRAM.vhd(85)" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/1234/Documents/GitHub/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616511133063 "|CamToRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "postArray\[1\]\[2\] CamToRAM.vhd(85) " "Inferred latch for \"postArray\[1\]\[2\]\" at CamToRAM.vhd(85)" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/1234/Documents/GitHub/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616511133063 "|CamToRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "postArray\[1\]\[3\] CamToRAM.vhd(85) " "Inferred latch for \"postArray\[1\]\[3\]\" at CamToRAM.vhd(85)" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/1234/Documents/GitHub/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616511133063 "|CamToRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "postArray\[1\]\[4\] CamToRAM.vhd(85) " "Inferred latch for \"postArray\[1\]\[4\]\" at CamToRAM.vhd(85)" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/1234/Documents/GitHub/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616511133063 "|CamToRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "postArray\[1\]\[5\] CamToRAM.vhd(85) " "Inferred latch for \"postArray\[1\]\[5\]\" at CamToRAM.vhd(85)" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/1234/Documents/GitHub/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616511133063 "|CamToRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "postArray\[1\]\[6\] CamToRAM.vhd(85) " "Inferred latch for \"postArray\[1\]\[6\]\" at CamToRAM.vhd(85)" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/1234/Documents/GitHub/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616511133063 "|CamToRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "postArray\[1\]\[7\] CamToRAM.vhd(85) " "Inferred latch for \"postArray\[1\]\[7\]\" at CamToRAM.vhd(85)" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/1234/Documents/GitHub/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616511133063 "|CamToRAM"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "postArray\[0\]\[0\] postArray\[1\]\[0\] " "Duplicate LATCH primitive \"postArray\[0\]\[0\]\" merged with LATCH primitive \"postArray\[1\]\[0\]\"" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/1234/Documents/GitHub/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1616511133615 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "postArray\[0\]\[1\] postArray\[1\]\[1\] " "Duplicate LATCH primitive \"postArray\[0\]\[1\]\" merged with LATCH primitive \"postArray\[1\]\[1\]\"" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/1234/Documents/GitHub/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1616511133615 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "postArray\[0\]\[2\] postArray\[1\]\[2\] " "Duplicate LATCH primitive \"postArray\[0\]\[2\]\" merged with LATCH primitive \"postArray\[1\]\[2\]\"" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/1234/Documents/GitHub/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1616511133615 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "postArray\[0\]\[3\] postArray\[1\]\[3\] " "Duplicate LATCH primitive \"postArray\[0\]\[3\]\" merged with LATCH primitive \"postArray\[1\]\[3\]\"" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/1234/Documents/GitHub/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1616511133615 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1616511133615 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RESET VCC " "Pin \"RESET\" is stuck at VCC" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/1234/Documents/GitHub/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616511133679 "|CamToRAM|RESET"} { "Warning" "WMLS_MLS_STUCK_PIN" "PWDN GND " "Pin \"PWDN\" is stuck at GND" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/1234/Documents/GitHub/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616511133679 "|CamToRAM|PWDN"} { "Warning" "WMLS_MLS_STUCK_PIN" "OE GND " "Pin \"OE\" is stuck at GND" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/1234/Documents/GitHub/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616511133679 "|CamToRAM|OE"} { "Warning" "WMLS_MLS_STUCK_PIN" "CS GND " "Pin \"CS\" is stuck at GND" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/1234/Documents/GitHub/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616511133679 "|CamToRAM|CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[0\] GND " "Pin \"LEDs\[0\]\" is stuck at GND" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/1234/Documents/GitHub/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616511133679 "|CamToRAM|LEDs[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[1\] GND " "Pin \"LEDs\[1\]\" is stuck at GND" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/1234/Documents/GitHub/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616511133679 "|CamToRAM|LEDs[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[2\] GND " "Pin \"LEDs\[2\]\" is stuck at GND" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/1234/Documents/GitHub/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616511133679 "|CamToRAM|LEDs[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[3\] GND " "Pin \"LEDs\[3\]\" is stuck at GND" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/1234/Documents/GitHub/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616511133679 "|CamToRAM|LEDs[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[4\] GND " "Pin \"LEDs\[4\]\" is stuck at GND" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/1234/Documents/GitHub/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616511133679 "|CamToRAM|LEDs[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[5\] GND " "Pin \"LEDs\[5\]\" is stuck at GND" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/1234/Documents/GitHub/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616511133679 "|CamToRAM|LEDs[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[6\] GND " "Pin \"LEDs\[6\]\" is stuck at GND" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/1234/Documents/GitHub/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616511133679 "|CamToRAM|LEDs[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[7\] GND " "Pin \"LEDs\[7\]\" is stuck at GND" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/1234/Documents/GitHub/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616511133679 "|CamToRAM|LEDs[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[8\] GND " "Pin \"LEDs\[8\]\" is stuck at GND" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/1234/Documents/GitHub/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616511133679 "|CamToRAM|LEDs[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[9\] GND " "Pin \"LEDs\[9\]\" is stuck at GND" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/1234/Documents/GitHub/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616511133679 "|CamToRAM|LEDs[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1616511133679 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1616511133759 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1616511133967 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1616511134263 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616511134263 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CAMdata\[0\] " "No output dependent on input pin \"CAMdata\[0\]\"" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/1234/Documents/GitHub/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616511134351 "|CamToRAM|CAMdata[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CAMdata\[1\] " "No output dependent on input pin \"CAMdata\[1\]\"" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/1234/Documents/GitHub/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616511134351 "|CamToRAM|CAMdata[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CAMdata\[2\] " "No output dependent on input pin \"CAMdata\[2\]\"" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/1234/Documents/GitHub/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616511134351 "|CamToRAM|CAMdata[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CAMdata\[3\] " "No output dependent on input pin \"CAMdata\[3\]\"" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/1234/Documents/GitHub/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616511134351 "|CamToRAM|CAMdata[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1616511134351 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "234 " "Implemented 234 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1616511134351 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1616511134351 ""} { "Info" "ICUT_CUT_TM_LCELLS" "178 " "Implemented 178 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1616511134351 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1616511134351 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616511134399 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 23 15:52:14 2021 " "Processing ended: Tue Mar 23 15:52:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616511134399 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616511134399 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616511134399 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616511134399 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1616511135651 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616511135651 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 23 15:52:15 2021 " "Processing started: Tue Mar 23 15:52:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616511135651 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1616511135651 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPGA_RAM_test -c FPGA_RAM_test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FPGA_RAM_test -c FPGA_RAM_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1616511135659 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1616511135771 ""}
{ "Info" "0" "" "Project  = FPGA_RAM_test" {  } {  } 0 0 "Project  = FPGA_RAM_test" 0 0 "Fitter" 0 0 1616511135771 ""}
{ "Info" "0" "" "Revision = FPGA_RAM_test" {  } {  } 0 0 "Revision = FPGA_RAM_test" 0 0 "Fitter" 0 0 1616511135771 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1616511135923 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1616511135931 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGA_RAM_test 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"FPGA_RAM_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1616511135939 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1616511135987 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1616511135987 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1616511136275 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1616511136307 ""}
{ "Critical Warning" "WFSAC_FSAC_INITDONE_DISABLE_IN_AS" "" "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Intel FPGA Knowledge Database solution number rd05092012_239" {  } {  } 1 11114 "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Intel FPGA Knowledge Database solution number rd05092012_239" 0 0 "Fitter" 0 -1 1616511136819 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1616511136827 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1616511141155 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 91 global CLKCTRL_G6 " "clk~inputCLKENA0 with 91 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1616511141259 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PCLK~inputCLKENA0 45 global CLKCTRL_G15 " "PCLK~inputCLKENA0 with 45 fanout uses global clock CLKCTRL_G15" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1616511141259 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1616511141259 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1616511141259 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver PCLK~inputCLKENA0 CLKCTRL_G15 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver PCLK~inputCLKENA0, placed at CLKCTRL_G15" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad PCLK PIN_A14 " "Refclk input I/O pad PCLK is placed onto PIN_A14" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1616511141259 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1616511141259 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1616511141259 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616511141259 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1616511141259 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1616511141259 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1616511141259 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1616511141259 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1616511141259 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1616511141267 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "The Timing Analyzer is analyzing 12 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1616511141891 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_RAM_test.sdc " "Synopsys Design Constraints File file not found: 'FPGA_RAM_test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1616511141891 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1616511141891 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1616511141891 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1616511141891 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1616511141891 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1616511141891 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616511141891 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616511141891 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616511141891 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000         i\[0\] " "   1.000         i\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616511141891 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000         PCLK " "   1.000         PCLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616511141891 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000        VSYNC " "   1.000        VSYNC" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616511141891 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1616511141891 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1616511141915 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1616511141915 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1616511141915 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CS_SW " "Node \"CS_SW\" is assigned to location or region, but does not exist in design" {  } { { "e:/windows_programmer/quartuslite/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/windows_programmer/quartuslite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CS_SW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616511141987 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OE_SW " "Node \"OE_SW\" is assigned to location or region, but does not exist in design" {  } { { "e:/windows_programmer/quartuslite/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/windows_programmer/quartuslite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OE_SW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616511141987 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "WE_SW " "Node \"WE_SW\" is assigned to location or region, but does not exist in design" {  } { { "e:/windows_programmer/quartuslite/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/windows_programmer/quartuslite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "WE_SW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616511141987 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "addr_SW " "Node \"addr_SW\" is assigned to location or region, but does not exist in design" {  } { { "e:/windows_programmer/quartuslite/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/windows_programmer/quartuslite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr_SW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616511141987 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1616511141987 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616511141987 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1616511144843 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1616511145091 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616511146555 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1616511148011 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1616511148931 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616511148931 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1616511150204 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X44_Y34 X54_Y45 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X44_Y34 to location X54_Y45" {  } { { "loc" "" { Generic "C:/Users/1234/Documents/GitHub/GRONK2000/FPGA-LEDRAM/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X44_Y34 to location X54_Y45"} { { 12 { 0 ""} 44 34 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1616511153730 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1616511153730 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616511157385 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.65 " "Total time spent on timing analysis during the Fitter is 0.65 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1616511158822 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1616511158838 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1616511159557 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1616511159557 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1616511160275 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616511163759 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1616511163993 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/1234/Documents/GitHub/GRONK2000/FPGA-LEDRAM/output_files/FPGA_RAM_test.fit.smsg " "Generated suppressed messages file C:/Users/1234/Documents/GitHub/GRONK2000/FPGA-LEDRAM/output_files/FPGA_RAM_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1616511164103 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5936 " "Peak virtual memory: 5936 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616511164821 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 23 15:52:44 2021 " "Processing ended: Tue Mar 23 15:52:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616511164821 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616511164821 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616511164821 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1616511164821 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1616511165946 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616511165946 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 23 15:52:45 2021 " "Processing started: Tue Mar 23 15:52:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616511165946 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1616511165946 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPGA_RAM_test -c FPGA_RAM_test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FPGA_RAM_test -c FPGA_RAM_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1616511165946 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1616511166727 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1616511169398 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616511171273 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 23 15:52:51 2021 " "Processing ended: Tue Mar 23 15:52:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616511171273 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616511171273 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616511171273 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1616511171273 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1616511171929 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1616511172507 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616511172507 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 23 15:52:52 2021 " "Processing started: Tue Mar 23 15:52:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616511172507 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1616511172507 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGA_RAM_test -c FPGA_RAM_test " "Command: quartus_sta FPGA_RAM_test -c FPGA_RAM_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1616511172507 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1616511172632 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1616511173663 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1616511173663 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616511173694 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616511173694 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "The Timing Analyzer is analyzing 12 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1616511174053 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_RAM_test.sdc " "Synopsys Design Constraints File file not found: 'FPGA_RAM_test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1616511174085 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1616511174085 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1616511174100 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PCLK PCLK " "create_clock -period 1.000 -name PCLK PCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1616511174100 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VSYNC VSYNC " "create_clock -period 1.000 -name VSYNC VSYNC" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1616511174100 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i\[0\] i\[0\] " "create_clock -period 1.000 -name i\[0\] i\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1616511174100 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616511174100 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1616511174100 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616511174100 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1616511174100 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1616511174116 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1616511174163 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1616511174163 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.287 " "Worst-case setup slack is -9.287" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511174178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511174178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.287            -387.045 PCLK  " "   -9.287            -387.045 PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511174178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.449             -85.595 i\[0\]  " "   -7.449             -85.595 i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511174178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.069            -456.213 clk  " "   -6.069            -456.213 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511174178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616511174178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.054 " "Worst-case hold slack is 0.054" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511174194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511174194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.054               0.000 PCLK  " "    0.054               0.000 PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511174194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.425               0.000 clk  " "    0.425               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511174194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.582               0.000 i\[0\]  " "    3.582               0.000 i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511174194 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616511174194 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616511174194 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616511174210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511174210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511174210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -80.997 clk  " "   -0.538             -80.997 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511174210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -36.836 PCLK  " "   -0.538             -36.836 PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511174210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.859 VSYNC  " "   -0.538              -0.859 VSYNC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511174210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 i\[0\]  " "    0.335               0.000 i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511174210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616511174210 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1616511174241 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1616511174272 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1616511175506 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616511175600 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1616511175615 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1616511175615 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.016 " "Worst-case setup slack is -9.016" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511175615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511175615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.016            -366.704 PCLK  " "   -9.016            -366.704 PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511175615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.396             -85.548 i\[0\]  " "   -7.396             -85.548 i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511175615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.702            -436.350 clk  " "   -5.702            -436.350 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511175615 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616511175615 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.198 " "Worst-case hold slack is -0.198" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511175631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511175631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.198              -0.198 PCLK  " "   -0.198              -0.198 PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511175631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 clk  " "    0.433               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511175631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.507               0.000 i\[0\]  " "    3.507               0.000 i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511175631 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616511175631 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616511175631 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616511175647 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511175647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511175647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -83.918 clk  " "   -0.538             -83.918 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511175647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -36.390 PCLK  " "   -0.538             -36.390 PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511175647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.899 VSYNC  " "   -0.538              -0.899 VSYNC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511175647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332               0.000 i\[0\]  " "    0.332               0.000 i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511175647 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616511175647 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1616511175662 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1616511175850 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1616511177021 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616511177099 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1616511177099 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1616511177099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.971 " "Worst-case setup slack is -5.971" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511177115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511177115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.971            -258.454 PCLK  " "   -5.971            -258.454 PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511177115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.104             -35.185 i\[0\]  " "   -3.104             -35.185 i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511177115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.310            -159.011 clk  " "   -2.310            -159.011 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511177115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616511177115 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.198 " "Worst-case hold slack is 0.198" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511177115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511177115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.198               0.000 clk  " "    0.198               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511177115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 PCLK  " "    0.199               0.000 PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511177115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.896               0.000 i\[0\]  " "    1.896               0.000 i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511177115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616511177115 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616511177131 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616511177131 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.338 " "Worst-case minimum pulse width slack is -0.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511177131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511177131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.338              -0.359 VSYNC  " "   -0.338              -0.359 VSYNC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511177131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.294             -13.255 PCLK  " "   -0.294             -13.255 PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511177131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.096              -9.555 clk  " "   -0.096              -9.555 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511177131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.395               0.000 i\[0\]  " "    0.395               0.000 i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511177131 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616511177131 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1616511177146 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616511177318 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1616511177318 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1616511177318 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.914 " "Worst-case setup slack is -4.914" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511177334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511177334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.914            -211.756 PCLK  " "   -4.914            -211.756 PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511177334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.004             -34.162 i\[0\]  " "   -3.004             -34.162 i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511177334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.138            -141.663 clk  " "   -2.138            -141.663 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511177334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616511177334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.150 " "Worst-case hold slack is 0.150" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511177334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511177334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 clk  " "    0.150               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511177334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 PCLK  " "    0.185               0.000 PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511177334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.869               0.000 i\[0\]  " "    1.869               0.000 i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511177334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616511177334 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616511177349 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616511177349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.364 " "Worst-case minimum pulse width slack is -0.364" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511177365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511177365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.364              -0.402 VSYNC  " "   -0.364              -0.402 VSYNC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511177365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.284             -12.824 PCLK  " "   -0.284             -12.824 PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511177365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.096              -9.753 clk  " "   -0.096              -9.753 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511177365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411               0.000 i\[0\]  " "    0.411               0.000 i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616511177365 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616511177365 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1616511179099 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1616511179099 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5054 " "Peak virtual memory: 5054 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616511179208 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 23 15:52:59 2021 " "Processing ended: Tue Mar 23 15:52:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616511179208 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616511179208 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616511179208 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1616511179208 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1616511180349 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616511180349 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 23 15:53:00 2021 " "Processing started: Tue Mar 23 15:53:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616511180349 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1616511180349 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FPGA_RAM_test -c FPGA_RAM_test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FPGA_RAM_test -c FPGA_RAM_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1616511180349 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1616511181661 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4725 " "Peak virtual memory: 4725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616511181770 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 23 15:53:01 2021 " "Processing ended: Tue Mar 23 15:53:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616511181770 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616511181770 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616511181770 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1616511181770 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 53 s " "Quartus Prime Full Compilation was successful. 0 errors, 53 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1616511182488 ""}
