#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5624942d4900 .scope module, "top" "top" 2 29;
 .timescale 0 0;
v0x5624942f6290_0 .var "clk", 0 0;
v0x5624942f6350_0 .net "out_data1", 31 0, L_0x562494306a40;  1 drivers
v0x5624942f6420_0 .net "out_data2", 31 0, L_0x562494306b80;  1 drivers
v0x5624942f6520_0 .var "r_addr1", 4 0;
v0x5624942f65f0_0 .var "r_addr2", 4 0;
v0x5624942f6690_0 .var "rst", 0 0;
v0x5624942f6760_0 .var "w_addr", 4 0;
v0x5624942f6830_0 .var "w_data", 31 0;
v0x5624942f6900_0 .var "w_enable", 0 0;
S_0x5624942d4a80 .scope module, "rf1" "regfile" 2 36, 2 1 0, S_0x5624942d4900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "w_enable"
    .port_info 3 /INPUT 5 "w_addr"
    .port_info 4 /INPUT 32 "w_data"
    .port_info 5 /INPUT 5 "r_addr1"
    .port_info 6 /INPUT 5 "r_addr2"
    .port_info 7 /OUTPUT 32 "out_data1"
    .port_info 8 /OUTPUT 32 "out_data2"
L_0x7fa7b1233018 .functor BUFT 1, C4<000000000000000000000000zzzzzzzz>, C4<0>, C4<0>, C4<0>;
v0x5624942d2f20_0 .net *"_s0", 31 0, L_0x7fa7b1233018;  1 drivers
L_0x7fa7b1233060 .functor BUFT 1, C4<000000000000000000000000zzzzzzzz>, C4<0>, C4<0>, C4<0>;
v0x5624942d33a0_0 .net *"_s4", 31 0, L_0x7fa7b1233060;  1 drivers
v0x5624942d3440_0 .net "clk", 0 0, v0x5624942f6290_0;  1 drivers
v0x5624942f5700_0 .var/i "i", 31 0;
v0x5624942f57e0_0 .net "out_data1", 31 0, L_0x562494306a40;  alias, 1 drivers
v0x5624942f5910_0 .net "out_data2", 31 0, L_0x562494306b80;  alias, 1 drivers
v0x5624942f59f0_0 .net "r_addr1", 4 0, v0x5624942f6520_0;  1 drivers
v0x5624942f5ad0_0 .net "r_addr2", 4 0, v0x5624942f65f0_0;  1 drivers
v0x5624942f5bb0_0 .var "r_data1", 31 0;
v0x5624942f5c90_0 .var "r_data2", 31 0;
v0x5624942f5d70 .array "registers", 0 31, 31 0;
v0x5624942f5e30_0 .net "rst", 0 0, v0x5624942f6690_0;  1 drivers
v0x5624942f5ef0_0 .net "w_addr", 4 0, v0x5624942f6760_0;  1 drivers
v0x5624942f5fd0_0 .net "w_data", 31 0, v0x5624942f6830_0;  1 drivers
v0x5624942f60b0_0 .net "w_enable", 0 0, v0x5624942f6900_0;  1 drivers
E_0x56249428cae0 .event posedge, v0x5624942d3440_0;
L_0x562494306a40 .functor MUXZ 32, v0x5624942f5bb0_0, L_0x7fa7b1233018, v0x5624942f6900_0, C4<>;
L_0x562494306b80 .functor MUXZ 32, v0x5624942f5c90_0, L_0x7fa7b1233060, v0x5624942f6900_0, C4<>;
    .scope S_0x5624942d4a80;
T_0 ;
    %wait E_0x56249428cae0;
    %load/vec4 v0x5624942f5e30_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5624942f5700_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x5624942f5700_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5624942f5700_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5624942f5d70, 0, 4;
    %load/vec4 v0x5624942f5700_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5624942f5700_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
T_0.0 ;
    %load/vec4 v0x5624942f60b0_0;
    %load/vec4 v0x5624942f5e30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.4, 8;
    %load/vec4 v0x5624942f5fd0_0;
    %jmp/1 T_0.5, 8;
T_0.4 ; End of true expr.
    %load/vec4 v0x5624942f5ef0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5624942f5d70, 4;
    %jmp/0 T_0.5, 8;
 ; End of false expr.
    %blend;
T_0.5;
    %load/vec4 v0x5624942f5ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5624942f5d70, 0, 4;
    %load/vec4 v0x5624942f60b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.6, 8;
    %load/vec4 v0x5624942f5bb0_0;
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %load/vec4 v0x5624942f59f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5624942f5d70, 4;
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %assign/vec4 v0x5624942f5bb0_0, 0;
    %load/vec4 v0x5624942f60b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %load/vec4 v0x5624942f5c90_0;
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %load/vec4 v0x5624942f5ad0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5624942f5d70, 4;
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %assign/vec4 v0x5624942f5c90_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5624942d4900;
T_1 ;
    %delay 5, 0;
    %load/vec4 v0x5624942f6290_0;
    %inv;
    %store/vec4 v0x5624942f6290_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5624942d4900;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5624942f6290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5624942f6690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5624942f6900_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x5624942f6520_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5624942f65f0_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5624942f6690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5624942f6900_0, 0, 1;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x5624942f6760_0, 0, 5;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x5624942f6830_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x5624942f6760_0, 0, 5;
    %pushi/vec4 2000, 0, 32;
    %store/vec4 v0x5624942f6830_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x5624942f6760_0, 0, 5;
    %pushi/vec4 3000, 0, 32;
    %store/vec4 v0x5624942f6830_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v0x5624942f6760_0, 0, 5;
    %pushi/vec4 6000, 0, 32;
    %store/vec4 v0x5624942f6830_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5624942f6900_0, 0, 1;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x5624942f6520_0, 0, 5;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x5624942f65f0_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x5624942f6520_0, 0, 5;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v0x5624942f65f0_0, 0, 5;
    %delay 10, 0;
    %vpi_call 2 63 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x5624942d4900;
T_3 ;
    %vpi_call 2 67 "$monitor", $time, "\012\012w_enable=%d; reset=%d;\012\012w_addr=%d;  w_data=%d;\012\012r_addr1=%d; out_data1=%d;\012r_addr2=%d; out_data2=%d;\012-----------------------------\012", v0x5624942f6900_0, v0x5624942f6690_0, v0x5624942f6760_0, v0x5624942f6830_0, v0x5624942f6520_0, v0x5624942f6350_0, v0x5624942f65f0_0, v0x5624942f6420_0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "regFile.v";
