

================================================================
== Vitis HLS Report for 'resizeNNBilinear_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2'
================================================================
* Date:           Wed Jun 29 08:15:31 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pp_pipeline_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.892 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max  |   Type  |
    +---------+---------+-----------+-----------+-----+-------+---------+
    |        6|    15362|  19.998 ns|  51.202 us|    6|  15362|       no|
    +---------+---------+-----------+-----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_337_1_VITIS_LOOP_342_2  |        4|    15360|         3|          2|          1|  2 ~ 7680|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     168|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      77|    -|
|Register         |        -|     -|     164|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     164|     245|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln337_1_fu_150_p2             |         +|   0|  0|   9|           2|           1|
    |add_ln337_fu_133_p2               |         +|   0|  0|  40|          33|           1|
    |add_ln342_fu_189_p2               |         +|   0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln337_fu_128_p2              |      icmp|   0|  0|  20|          33|          33|
    |icmp_ln342_fu_145_p2              |      icmp|   0|  0|  20|          32|          32|
    |select_ln337_1_fu_156_p3          |    select|   0|  0|   2|           1|           2|
    |select_ln337_fu_177_p3            |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 168|         137|          75|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_fu_58                  |   9|          2|    2|          4|
    |indvar_flatten_fu_62     |   9|          2|   33|         66|
    |j_fu_54                  |   9|          2|   32|         64|
    |rgb_mat_data83_blk_n     |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  77|         17|   72|        145|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln337_reg_235            |  33|   0|   33|          0|
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_fu_58                      |   2|   0|    2|          0|
    |icmp_ln337_reg_231           |   1|   0|    1|          0|
    |icmp_ln342_reg_245           |   1|   0|    1|          0|
    |indvar_flatten_fu_62         |  33|   0|   33|          0|
    |j_fu_54                      |  32|   0|   32|          0|
    |j_load_reg_240               |  32|   0|   32|          0|
    |tmp_V_reg_254                |  24|   0|   24|          0|
    |trunc_ln337_reg_250          |   1|   0|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 164|   0|  164|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+-------------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  resizeNNBilinear_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  resizeNNBilinear_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  resizeNNBilinear_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  resizeNNBilinear_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  resizeNNBilinear_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  resizeNNBilinear_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2|  return value|
|bound                          |   in|   33|     ap_none|                                                        bound|        scalar|
|p_read1                        |   in|   32|     ap_none|                                                      p_read1|        scalar|
|line_buffer_V_1_address0       |  out|   12|   ap_memory|                                              line_buffer_V_1|         array|
|line_buffer_V_1_ce0            |  out|    1|   ap_memory|                                              line_buffer_V_1|         array|
|line_buffer_V_1_we0            |  out|    1|   ap_memory|                                              line_buffer_V_1|         array|
|line_buffer_V_1_d0             |  out|   24|   ap_memory|                                              line_buffer_V_1|         array|
|line_buffer_V_address0         |  out|   12|   ap_memory|                                                line_buffer_V|         array|
|line_buffer_V_ce0              |  out|    1|   ap_memory|                                                line_buffer_V|         array|
|line_buffer_V_we0              |  out|    1|   ap_memory|                                                line_buffer_V|         array|
|line_buffer_V_d0               |  out|   24|   ap_memory|                                                line_buffer_V|         array|
|rgb_mat_data83_dout            |   in|   24|     ap_fifo|                                               rgb_mat_data83|       pointer|
|rgb_mat_data83_num_data_valid  |   in|    2|     ap_fifo|                                               rgb_mat_data83|       pointer|
|rgb_mat_data83_fifo_cap        |   in|    2|     ap_fifo|                                               rgb_mat_data83|       pointer|
|rgb_mat_data83_empty_n         |   in|    1|     ap_fifo|                                               rgb_mat_data83|       pointer|
|rgb_mat_data83_read            |  out|    1|     ap_fifo|                                               rgb_mat_data83|       pointer|
+-------------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+

