Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Jan 18 17:28:52 2024
| Host         : DESKTOP-GGQOMU5 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file red_pitaya_top_4ADC_timing_summary_routed.rpt -pb red_pitaya_top_4ADC_timing_summary_routed.pb -rpx red_pitaya_top_4ADC_timing_summary_routed.rpx -warn_on_violation
| Design       : red_pitaya_top_4ADC
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (52)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (19)
5. checking no_input_delay (51)
6. checking no_output_delay (42)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (52)
-------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: i_daisy/tx_cfg_sel_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: i_daisy/tx_cfg_sel_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: i_hk/daisy_mode_o_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_hk/dna_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (19)
-------------------------------------------------
 There are 19 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (51)
-------------------------------
 There are 51 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (42)
--------------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.094       -0.472                     10                25503        0.038        0.000                      0                25503        0.264        0.000                       0                  9373  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
adc_clk_01       {0.000 4.000}        8.000           125.000         
  clk_fb         {0.000 4.000}        8.000           125.000         
  pll_adc_10mhz  {0.000 50.000}       100.000         10.000          
  pll_adc_clk_0  {0.000 4.000}        8.000           125.000         
  pll_ser_clk    {0.000 2.000}        4.000           250.000         
adc_clk_23       {0.000 4.000}        8.000           125.000         
  clk_fb_1       {0.000 4.000}        8.000           125.000         
  pll_adc_clk_1  {0.000 4.000}        8.000           125.000         
clk_fpga_0       {0.000 4.000}        8.000           125.000         
clk_fpga_1       {0.000 2.000}        4.000           250.000         
clk_fpga_2       {0.000 10.000}       20.000          50.000          
clk_fpga_3       {0.000 2.500}        5.000           200.000         
rx_clk           {0.000 2.000}        4.000           250.000         
  par_clk        {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk_01                                                                                                                                                         2.000        0.000                       0                    16  
  clk_fb                                                                                                                                                           6.751        0.000                       0                     2  
  pll_adc_10mhz       97.751        0.000                      0                   14        0.268        0.000                      0                   14       49.500        0.000                       0                    17  
  pll_adc_clk_0       -0.094       -0.472                     10                22662        0.038        0.000                      0                22662        2.750        0.000                       0                  7906  
  pll_ser_clk                                                                                                                                                      1.845        0.000                       0                     4  
adc_clk_23                                                                                                                                                         2.000        0.000                       0                    16  
  clk_fb_1                                                                                                                                                         6.751        0.000                       0                     2  
  pll_adc_clk_1                                                                                                                                                    5.845        0.000                       0                    16  
clk_fpga_0             3.090        0.000                      0                  263        0.158        0.000                      0                  263        3.500        0.000                       0                   154  
clk_fpga_3             0.309        0.000                      0                 1969        0.095        0.000                      0                 1969        0.264        0.000                       0                   966  
rx_clk                                                                                                                                                             2.333        0.000                       0                     4  
  par_clk              2.733        0.000                      0                  460        0.056        0.000                      0                  460        3.020        0.000                       0                   270  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
pll_adc_clk_0  adc_clk_01           1.853        0.000                      0                   42        1.072        0.000                      0                   42  
adc_clk_01     pll_adc_clk_0        4.545        0.000                      0                    5        0.187        0.000                      0                    5  
pll_adc_clk_1  pll_adc_clk_0        1.170        0.000                      0                   64        0.200        0.000                      0                   64  
pll_adc_clk_0  adc_clk_23           1.303        0.000                      0                   28        1.034        0.000                      0                   28  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  pll_adc_10mhz      pll_adc_10mhz           98.465        0.000                      0                    1        0.449        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_01
  To Clock:  adc_clk_01

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk_01
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_i[0][1] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     IDELAYE2/C        n/a            2.360         8.000       5.640      IDELAY_X1Y85    channels[0].adc_decode[0].i_dly/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         8.000       5.640      IDELAY_X1Y86    channels[0].adc_decode[1].i_dly/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         8.000       5.640      IDELAY_X1Y84    channels[0].adc_decode[2].i_dly/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         8.000       5.640      IDELAY_X1Y83    channels[0].adc_decode[3].i_dly/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         8.000       5.640      IDELAY_X1Y92    channels[0].adc_decode[4].i_dly/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         8.000       5.640      IDELAY_X1Y91    channels[0].adc_decode[5].i_dly/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         8.000       5.640      IDELAY_X1Y93    channels[0].adc_decode[6].i_dly/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         8.000       5.640      IDELAY_X1Y79    channels[1].adc_decode[0].i_dly/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         8.000       5.640      IDELAY_X1Y63    channels[1].adc_decode[1].i_dly/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         8.000       5.640      IDELAY_X1Y80    channels[1].adc_decode[2].i_dly/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll_01/pll/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll_01/pll/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll_01/pll/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll_01/pll/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll_01/pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll_01/pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll_01/pll/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll_01/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll_01/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll_01/pll/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_10mhz
  To Clock:  pll_adc_10mhz

Setup :            0  Failing Endpoints,  Worst Slack       97.751ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.751ns  (required time - arrival time)
  Source:                 i_hk/pll_ref_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_hk/pll_ref_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pll_adc_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (pll_adc_10mhz rise@100.000ns - pll_adc_10mhz rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 1.674ns (76.662%)  route 0.510ns (23.338%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.002ns = ( 108.002 - 100.000 ) 
    Source Clock Delay      (SCD):    8.800ns
    Clock Pessimism Removal (CPR):    0.774ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           1.849     6.982    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          1.717     8.800    i_hk/adc_10mhz
    SLICE_X60Y93         FDRE                                         r  i_hk/pll_ref_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.456     9.256 f  i_hk/pll_ref_cnt_reg[0]/Q
                         net (fo=1, routed)           0.510     9.766    i_hk/pll_ref_cnt_reg_n_0_[0]
    SLICE_X60Y93         LUT1 (Prop_lut1_I0_O)        0.124     9.890 r  i_hk/pll_ref_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     9.890    i_hk/pll_ref_cnt[0]_i_2_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.422 r  i_hk/pll_ref_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.422    i_hk/pll_ref_cnt_reg[0]_i_1_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.536 r  i_hk/pll_ref_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.536    i_hk/pll_ref_cnt_reg[4]_i_1_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.650 r  i_hk/pll_ref_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.650    i_hk/pll_ref_cnt_reg[8]_i_1_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.984 r  i_hk/pll_ref_cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.984    i_hk/pll_ref_cnt_reg[12]_i_1_n_6
    SLICE_X60Y96         FDRE                                         r  i_hk/pll_ref_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_10mhz rise edge)
                                                    100.000   100.000 r  
    U18                                               0.000   100.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000   100.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909   100.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006   102.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092   103.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592   104.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   104.682 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           1.686   106.368    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   106.459 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          1.543   108.002    i_hk/adc_10mhz
    SLICE_X60Y96         FDRE                                         r  i_hk/pll_ref_cnt_reg[13]/C
                         clock pessimism              0.774   108.775    
                         clock uncertainty           -0.102   108.673    
    SLICE_X60Y96         FDRE (Setup_fdre_C_D)        0.062   108.735    i_hk/pll_ref_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                        108.735    
                         arrival time                         -10.984    
  -------------------------------------------------------------------
                         slack                                 97.751    

Slack (MET) :             97.862ns  (required time - arrival time)
  Source:                 i_hk/pll_ref_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_hk/pll_ref_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pll_adc_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (pll_adc_10mhz rise@100.000ns - pll_adc_10mhz rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 1.563ns (75.413%)  route 0.510ns (24.587%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.002ns = ( 108.002 - 100.000 ) 
    Source Clock Delay      (SCD):    8.800ns
    Clock Pessimism Removal (CPR):    0.774ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           1.849     6.982    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          1.717     8.800    i_hk/adc_10mhz
    SLICE_X60Y93         FDRE                                         r  i_hk/pll_ref_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.456     9.256 f  i_hk/pll_ref_cnt_reg[0]/Q
                         net (fo=1, routed)           0.510     9.766    i_hk/pll_ref_cnt_reg_n_0_[0]
    SLICE_X60Y93         LUT1 (Prop_lut1_I0_O)        0.124     9.890 r  i_hk/pll_ref_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     9.890    i_hk/pll_ref_cnt[0]_i_2_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.422 r  i_hk/pll_ref_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.422    i_hk/pll_ref_cnt_reg[0]_i_1_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.536 r  i_hk/pll_ref_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.536    i_hk/pll_ref_cnt_reg[4]_i_1_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.650 r  i_hk/pll_ref_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.650    i_hk/pll_ref_cnt_reg[8]_i_1_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.873 r  i_hk/pll_ref_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.873    i_hk/pll_ref_cnt_reg[12]_i_1_n_7
    SLICE_X60Y96         FDRE                                         r  i_hk/pll_ref_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_10mhz rise edge)
                                                    100.000   100.000 r  
    U18                                               0.000   100.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000   100.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909   100.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006   102.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092   103.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592   104.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   104.682 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           1.686   106.368    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   106.459 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          1.543   108.002    i_hk/adc_10mhz
    SLICE_X60Y96         FDRE                                         r  i_hk/pll_ref_cnt_reg[12]/C
                         clock pessimism              0.774   108.775    
                         clock uncertainty           -0.102   108.673    
    SLICE_X60Y96         FDRE (Setup_fdre_C_D)        0.062   108.735    i_hk/pll_ref_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                        108.735    
                         arrival time                         -10.873    
  -------------------------------------------------------------------
                         slack                                 97.862    

Slack (MET) :             97.865ns  (required time - arrival time)
  Source:                 i_hk/pll_ref_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_hk/pll_ref_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pll_adc_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (pll_adc_10mhz rise@100.000ns - pll_adc_10mhz rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 1.560ns (75.377%)  route 0.510ns (24.623%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.002ns = ( 108.002 - 100.000 ) 
    Source Clock Delay      (SCD):    8.800ns
    Clock Pessimism Removal (CPR):    0.774ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           1.849     6.982    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          1.717     8.800    i_hk/adc_10mhz
    SLICE_X60Y93         FDRE                                         r  i_hk/pll_ref_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.456     9.256 f  i_hk/pll_ref_cnt_reg[0]/Q
                         net (fo=1, routed)           0.510     9.766    i_hk/pll_ref_cnt_reg_n_0_[0]
    SLICE_X60Y93         LUT1 (Prop_lut1_I0_O)        0.124     9.890 r  i_hk/pll_ref_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     9.890    i_hk/pll_ref_cnt[0]_i_2_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.422 r  i_hk/pll_ref_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.422    i_hk/pll_ref_cnt_reg[0]_i_1_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.536 r  i_hk/pll_ref_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.536    i_hk/pll_ref_cnt_reg[4]_i_1_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.870 r  i_hk/pll_ref_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.870    i_hk/pll_ref_cnt_reg[8]_i_1_n_6
    SLICE_X60Y95         FDRE                                         r  i_hk/pll_ref_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_10mhz rise edge)
                                                    100.000   100.000 r  
    U18                                               0.000   100.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000   100.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909   100.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006   102.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092   103.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592   104.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   104.682 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           1.686   106.368    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   106.459 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          1.543   108.002    i_hk/adc_10mhz
    SLICE_X60Y95         FDRE                                         r  i_hk/pll_ref_cnt_reg[9]/C
                         clock pessimism              0.774   108.775    
                         clock uncertainty           -0.102   108.673    
    SLICE_X60Y95         FDRE (Setup_fdre_C_D)        0.062   108.735    i_hk/pll_ref_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                        108.735    
                         arrival time                         -10.870    
  -------------------------------------------------------------------
                         slack                                 97.865    

Slack (MET) :             97.886ns  (required time - arrival time)
  Source:                 i_hk/pll_ref_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_hk/pll_ref_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pll_adc_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (pll_adc_10mhz rise@100.000ns - pll_adc_10mhz rise@0.000ns)
  Data Path Delay:        2.049ns  (logic 1.539ns (75.124%)  route 0.510ns (24.875%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.002ns = ( 108.002 - 100.000 ) 
    Source Clock Delay      (SCD):    8.800ns
    Clock Pessimism Removal (CPR):    0.774ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           1.849     6.982    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          1.717     8.800    i_hk/adc_10mhz
    SLICE_X60Y93         FDRE                                         r  i_hk/pll_ref_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.456     9.256 f  i_hk/pll_ref_cnt_reg[0]/Q
                         net (fo=1, routed)           0.510     9.766    i_hk/pll_ref_cnt_reg_n_0_[0]
    SLICE_X60Y93         LUT1 (Prop_lut1_I0_O)        0.124     9.890 r  i_hk/pll_ref_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     9.890    i_hk/pll_ref_cnt[0]_i_2_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.422 r  i_hk/pll_ref_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.422    i_hk/pll_ref_cnt_reg[0]_i_1_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.536 r  i_hk/pll_ref_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.536    i_hk/pll_ref_cnt_reg[4]_i_1_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.849 r  i_hk/pll_ref_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.849    i_hk/pll_ref_cnt_reg[8]_i_1_n_4
    SLICE_X60Y95         FDRE                                         r  i_hk/pll_ref_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_10mhz rise edge)
                                                    100.000   100.000 r  
    U18                                               0.000   100.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000   100.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909   100.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006   102.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092   103.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592   104.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   104.682 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           1.686   106.368    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   106.459 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          1.543   108.002    i_hk/adc_10mhz
    SLICE_X60Y95         FDRE                                         r  i_hk/pll_ref_cnt_reg[11]/C
                         clock pessimism              0.774   108.775    
                         clock uncertainty           -0.102   108.673    
    SLICE_X60Y95         FDRE (Setup_fdre_C_D)        0.062   108.735    i_hk/pll_ref_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                        108.735    
                         arrival time                         -10.849    
  -------------------------------------------------------------------
                         slack                                 97.886    

Slack (MET) :             97.960ns  (required time - arrival time)
  Source:                 i_hk/pll_ref_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_hk/pll_ref_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pll_adc_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (pll_adc_10mhz rise@100.000ns - pll_adc_10mhz rise@0.000ns)
  Data Path Delay:        1.975ns  (logic 1.465ns (74.192%)  route 0.510ns (25.808%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.002ns = ( 108.002 - 100.000 ) 
    Source Clock Delay      (SCD):    8.800ns
    Clock Pessimism Removal (CPR):    0.774ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           1.849     6.982    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          1.717     8.800    i_hk/adc_10mhz
    SLICE_X60Y93         FDRE                                         r  i_hk/pll_ref_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.456     9.256 f  i_hk/pll_ref_cnt_reg[0]/Q
                         net (fo=1, routed)           0.510     9.766    i_hk/pll_ref_cnt_reg_n_0_[0]
    SLICE_X60Y93         LUT1 (Prop_lut1_I0_O)        0.124     9.890 r  i_hk/pll_ref_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     9.890    i_hk/pll_ref_cnt[0]_i_2_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.422 r  i_hk/pll_ref_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.422    i_hk/pll_ref_cnt_reg[0]_i_1_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.536 r  i_hk/pll_ref_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.536    i_hk/pll_ref_cnt_reg[4]_i_1_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.775 r  i_hk/pll_ref_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.775    i_hk/pll_ref_cnt_reg[8]_i_1_n_5
    SLICE_X60Y95         FDRE                                         r  i_hk/pll_ref_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_10mhz rise edge)
                                                    100.000   100.000 r  
    U18                                               0.000   100.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000   100.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909   100.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006   102.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092   103.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592   104.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   104.682 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           1.686   106.368    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   106.459 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          1.543   108.002    i_hk/adc_10mhz
    SLICE_X60Y95         FDRE                                         r  i_hk/pll_ref_cnt_reg[10]/C
                         clock pessimism              0.774   108.775    
                         clock uncertainty           -0.102   108.673    
    SLICE_X60Y95         FDRE (Setup_fdre_C_D)        0.062   108.735    i_hk/pll_ref_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                        108.735    
                         arrival time                         -10.775    
  -------------------------------------------------------------------
                         slack                                 97.960    

Slack (MET) :             97.976ns  (required time - arrival time)
  Source:                 i_hk/pll_ref_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_hk/pll_ref_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pll_adc_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (pll_adc_10mhz rise@100.000ns - pll_adc_10mhz rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 1.449ns (73.981%)  route 0.510ns (26.019%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.002ns = ( 108.002 - 100.000 ) 
    Source Clock Delay      (SCD):    8.800ns
    Clock Pessimism Removal (CPR):    0.774ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           1.849     6.982    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          1.717     8.800    i_hk/adc_10mhz
    SLICE_X60Y93         FDRE                                         r  i_hk/pll_ref_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.456     9.256 f  i_hk/pll_ref_cnt_reg[0]/Q
                         net (fo=1, routed)           0.510     9.766    i_hk/pll_ref_cnt_reg_n_0_[0]
    SLICE_X60Y93         LUT1 (Prop_lut1_I0_O)        0.124     9.890 r  i_hk/pll_ref_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     9.890    i_hk/pll_ref_cnt[0]_i_2_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.422 r  i_hk/pll_ref_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.422    i_hk/pll_ref_cnt_reg[0]_i_1_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.536 r  i_hk/pll_ref_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.536    i_hk/pll_ref_cnt_reg[4]_i_1_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.759 r  i_hk/pll_ref_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.759    i_hk/pll_ref_cnt_reg[8]_i_1_n_7
    SLICE_X60Y95         FDRE                                         r  i_hk/pll_ref_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_10mhz rise edge)
                                                    100.000   100.000 r  
    U18                                               0.000   100.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000   100.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909   100.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006   102.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092   103.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592   104.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   104.682 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           1.686   106.368    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   106.459 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          1.543   108.002    i_hk/adc_10mhz
    SLICE_X60Y95         FDRE                                         r  i_hk/pll_ref_cnt_reg[8]/C
                         clock pessimism              0.774   108.775    
                         clock uncertainty           -0.102   108.673    
    SLICE_X60Y95         FDRE (Setup_fdre_C_D)        0.062   108.735    i_hk/pll_ref_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                        108.735    
                         arrival time                         -10.759    
  -------------------------------------------------------------------
                         slack                                 97.976    

Slack (MET) :             97.979ns  (required time - arrival time)
  Source:                 i_hk/pll_ref_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_hk/pll_ref_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pll_adc_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (pll_adc_10mhz rise@100.000ns - pll_adc_10mhz rise@0.000ns)
  Data Path Delay:        1.956ns  (logic 1.446ns (73.942%)  route 0.510ns (26.058%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.002ns = ( 108.002 - 100.000 ) 
    Source Clock Delay      (SCD):    8.800ns
    Clock Pessimism Removal (CPR):    0.774ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           1.849     6.982    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          1.717     8.800    i_hk/adc_10mhz
    SLICE_X60Y93         FDRE                                         r  i_hk/pll_ref_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.456     9.256 f  i_hk/pll_ref_cnt_reg[0]/Q
                         net (fo=1, routed)           0.510     9.766    i_hk/pll_ref_cnt_reg_n_0_[0]
    SLICE_X60Y93         LUT1 (Prop_lut1_I0_O)        0.124     9.890 r  i_hk/pll_ref_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     9.890    i_hk/pll_ref_cnt[0]_i_2_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.422 r  i_hk/pll_ref_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.422    i_hk/pll_ref_cnt_reg[0]_i_1_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.756 r  i_hk/pll_ref_cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.756    i_hk/pll_ref_cnt_reg[4]_i_1_n_6
    SLICE_X60Y94         FDRE                                         r  i_hk/pll_ref_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_10mhz rise edge)
                                                    100.000   100.000 r  
    U18                                               0.000   100.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000   100.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909   100.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006   102.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092   103.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592   104.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   104.682 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           1.686   106.368    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   106.459 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          1.543   108.002    i_hk/adc_10mhz
    SLICE_X60Y94         FDRE                                         r  i_hk/pll_ref_cnt_reg[5]/C
                         clock pessimism              0.774   108.775    
                         clock uncertainty           -0.102   108.673    
    SLICE_X60Y94         FDRE (Setup_fdre_C_D)        0.062   108.735    i_hk/pll_ref_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        108.735    
                         arrival time                         -10.756    
  -------------------------------------------------------------------
                         slack                                 97.979    

Slack (MET) :             98.000ns  (required time - arrival time)
  Source:                 i_hk/pll_ref_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_hk/pll_ref_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pll_adc_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (pll_adc_10mhz rise@100.000ns - pll_adc_10mhz rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 1.425ns (73.659%)  route 0.510ns (26.341%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.002ns = ( 108.002 - 100.000 ) 
    Source Clock Delay      (SCD):    8.800ns
    Clock Pessimism Removal (CPR):    0.774ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           1.849     6.982    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          1.717     8.800    i_hk/adc_10mhz
    SLICE_X60Y93         FDRE                                         r  i_hk/pll_ref_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.456     9.256 f  i_hk/pll_ref_cnt_reg[0]/Q
                         net (fo=1, routed)           0.510     9.766    i_hk/pll_ref_cnt_reg_n_0_[0]
    SLICE_X60Y93         LUT1 (Prop_lut1_I0_O)        0.124     9.890 r  i_hk/pll_ref_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     9.890    i_hk/pll_ref_cnt[0]_i_2_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.422 r  i_hk/pll_ref_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.422    i_hk/pll_ref_cnt_reg[0]_i_1_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.735 r  i_hk/pll_ref_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.735    i_hk/pll_ref_cnt_reg[4]_i_1_n_4
    SLICE_X60Y94         FDRE                                         r  i_hk/pll_ref_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_10mhz rise edge)
                                                    100.000   100.000 r  
    U18                                               0.000   100.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000   100.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909   100.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006   102.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092   103.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592   104.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   104.682 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           1.686   106.368    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   106.459 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          1.543   108.002    i_hk/adc_10mhz
    SLICE_X60Y94         FDRE                                         r  i_hk/pll_ref_cnt_reg[7]/C
                         clock pessimism              0.774   108.775    
                         clock uncertainty           -0.102   108.673    
    SLICE_X60Y94         FDRE (Setup_fdre_C_D)        0.062   108.735    i_hk/pll_ref_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                        108.735    
                         arrival time                         -10.735    
  -------------------------------------------------------------------
                         slack                                 98.000    

Slack (MET) :             98.074ns  (required time - arrival time)
  Source:                 i_hk/pll_ref_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_hk/pll_ref_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pll_adc_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (pll_adc_10mhz rise@100.000ns - pll_adc_10mhz rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 1.351ns (72.611%)  route 0.510ns (27.389%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.002ns = ( 108.002 - 100.000 ) 
    Source Clock Delay      (SCD):    8.800ns
    Clock Pessimism Removal (CPR):    0.774ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           1.849     6.982    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          1.717     8.800    i_hk/adc_10mhz
    SLICE_X60Y93         FDRE                                         r  i_hk/pll_ref_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.456     9.256 f  i_hk/pll_ref_cnt_reg[0]/Q
                         net (fo=1, routed)           0.510     9.766    i_hk/pll_ref_cnt_reg_n_0_[0]
    SLICE_X60Y93         LUT1 (Prop_lut1_I0_O)        0.124     9.890 r  i_hk/pll_ref_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     9.890    i_hk/pll_ref_cnt[0]_i_2_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.422 r  i_hk/pll_ref_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.422    i_hk/pll_ref_cnt_reg[0]_i_1_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.661 r  i_hk/pll_ref_cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.661    i_hk/pll_ref_cnt_reg[4]_i_1_n_5
    SLICE_X60Y94         FDRE                                         r  i_hk/pll_ref_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_10mhz rise edge)
                                                    100.000   100.000 r  
    U18                                               0.000   100.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000   100.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909   100.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006   102.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092   103.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592   104.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   104.682 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           1.686   106.368    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   106.459 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          1.543   108.002    i_hk/adc_10mhz
    SLICE_X60Y94         FDRE                                         r  i_hk/pll_ref_cnt_reg[6]/C
                         clock pessimism              0.774   108.775    
                         clock uncertainty           -0.102   108.673    
    SLICE_X60Y94         FDRE (Setup_fdre_C_D)        0.062   108.735    i_hk/pll_ref_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        108.735    
                         arrival time                         -10.661    
  -------------------------------------------------------------------
                         slack                                 98.074    

Slack (MET) :             98.090ns  (required time - arrival time)
  Source:                 i_hk/pll_ref_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_hk/pll_ref_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pll_adc_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (pll_adc_10mhz rise@100.000ns - pll_adc_10mhz rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 1.335ns (72.373%)  route 0.510ns (27.627%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.002ns = ( 108.002 - 100.000 ) 
    Source Clock Delay      (SCD):    8.800ns
    Clock Pessimism Removal (CPR):    0.774ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           1.849     6.982    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          1.717     8.800    i_hk/adc_10mhz
    SLICE_X60Y93         FDRE                                         r  i_hk/pll_ref_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.456     9.256 f  i_hk/pll_ref_cnt_reg[0]/Q
                         net (fo=1, routed)           0.510     9.766    i_hk/pll_ref_cnt_reg_n_0_[0]
    SLICE_X60Y93         LUT1 (Prop_lut1_I0_O)        0.124     9.890 r  i_hk/pll_ref_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     9.890    i_hk/pll_ref_cnt[0]_i_2_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.422 r  i_hk/pll_ref_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.422    i_hk/pll_ref_cnt_reg[0]_i_1_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.645 r  i_hk/pll_ref_cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.645    i_hk/pll_ref_cnt_reg[4]_i_1_n_7
    SLICE_X60Y94         FDRE                                         r  i_hk/pll_ref_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_10mhz rise edge)
                                                    100.000   100.000 r  
    U18                                               0.000   100.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000   100.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909   100.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006   102.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092   103.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592   104.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   104.682 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           1.686   106.368    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   106.459 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          1.543   108.002    i_hk/adc_10mhz
    SLICE_X60Y94         FDRE                                         r  i_hk/pll_ref_cnt_reg[4]/C
                         clock pessimism              0.774   108.775    
                         clock uncertainty           -0.102   108.673    
    SLICE_X60Y94         FDRE (Setup_fdre_C_D)        0.062   108.735    i_hk/pll_ref_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        108.735    
                         arrival time                         -10.645    
  -------------------------------------------------------------------
                         slack                                 98.090    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 i_hk/pll_ref_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_hk/pll_ref_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pll_adc_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_10mhz rise@0.000ns - pll_adc_10mhz rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.525ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.680ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           0.533     2.239    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          0.581     2.845    i_hk/adc_10mhz
    SLICE_X60Y95         FDRE                                         r  i_hk/pll_ref_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y95         FDRE (Prop_fdre_C_Q)         0.141     2.986 r  i_hk/pll_ref_cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     3.108    i_hk/pll_ref_cnt_reg_n_0_[10]
    SLICE_X60Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     3.219 r  i_hk/pll_ref_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.219    i_hk/pll_ref_cnt_reg[8]_i_1_n_5
    SLICE_X60Y95         FDRE                                         r  i_hk/pll_ref_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           0.580     2.646    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          0.850     3.525    i_hk/adc_10mhz
    SLICE_X60Y95         FDRE                                         r  i_hk/pll_ref_cnt_reg[10]/C
                         clock pessimism             -0.680     2.845    
    SLICE_X60Y95         FDRE (Hold_fdre_C_D)         0.105     2.950    i_hk/pll_ref_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.950    
                         arrival time                           3.219    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 i_hk/pll_ref_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_hk/pll_ref_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pll_adc_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_10mhz rise@0.000ns - pll_adc_10mhz rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.525ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.680ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           0.533     2.239    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          0.581     2.845    i_hk/adc_10mhz
    SLICE_X60Y94         FDRE                                         r  i_hk/pll_ref_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDRE (Prop_fdre_C_Q)         0.141     2.986 r  i_hk/pll_ref_cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     3.108    i_hk/pll_ref_cnt_reg_n_0_[6]
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     3.219 r  i_hk/pll_ref_cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.219    i_hk/pll_ref_cnt_reg[4]_i_1_n_5
    SLICE_X60Y94         FDRE                                         r  i_hk/pll_ref_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           0.580     2.646    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          0.850     3.525    i_hk/adc_10mhz
    SLICE_X60Y94         FDRE                                         r  i_hk/pll_ref_cnt_reg[6]/C
                         clock pessimism             -0.680     2.845    
    SLICE_X60Y94         FDRE (Hold_fdre_C_D)         0.105     2.950    i_hk/pll_ref_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.950    
                         arrival time                           3.219    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 i_hk/pll_ref_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_hk/pll_ref_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pll_adc_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_10mhz rise@0.000ns - pll_adc_10mhz rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.525ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.680ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           0.533     2.239    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          0.581     2.845    i_hk/adc_10mhz
    SLICE_X60Y95         FDRE                                         r  i_hk/pll_ref_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y95         FDRE (Prop_fdre_C_Q)         0.141     2.986 r  i_hk/pll_ref_cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     3.108    i_hk/pll_ref_cnt_reg_n_0_[10]
    SLICE_X60Y95         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     3.252 r  i_hk/pll_ref_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.252    i_hk/pll_ref_cnt_reg[8]_i_1_n_4
    SLICE_X60Y95         FDRE                                         r  i_hk/pll_ref_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           0.580     2.646    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          0.850     3.525    i_hk/adc_10mhz
    SLICE_X60Y95         FDRE                                         r  i_hk/pll_ref_cnt_reg[11]/C
                         clock pessimism             -0.680     2.845    
    SLICE_X60Y95         FDRE (Hold_fdre_C_D)         0.105     2.950    i_hk/pll_ref_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.950    
                         arrival time                           3.252    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 i_hk/pll_ref_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_hk/pll_ref_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pll_adc_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_10mhz rise@0.000ns - pll_adc_10mhz rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.525ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.680ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           0.533     2.239    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          0.581     2.845    i_hk/adc_10mhz
    SLICE_X60Y94         FDRE                                         r  i_hk/pll_ref_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDRE (Prop_fdre_C_Q)         0.141     2.986 r  i_hk/pll_ref_cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     3.108    i_hk/pll_ref_cnt_reg_n_0_[6]
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     3.252 r  i_hk/pll_ref_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.252    i_hk/pll_ref_cnt_reg[4]_i_1_n_4
    SLICE_X60Y94         FDRE                                         r  i_hk/pll_ref_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           0.580     2.646    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          0.850     3.525    i_hk/adc_10mhz
    SLICE_X60Y94         FDRE                                         r  i_hk/pll_ref_cnt_reg[7]/C
                         clock pessimism             -0.680     2.845    
    SLICE_X60Y94         FDRE (Hold_fdre_C_D)         0.105     2.950    i_hk/pll_ref_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.950    
                         arrival time                           3.252    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 i_hk/pll_ref_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_hk/pll_ref_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pll_adc_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_10mhz rise@0.000ns - pll_adc_10mhz rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.251ns (59.102%)  route 0.174ns (40.898%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.525ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.680ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           0.533     2.239    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          0.581     2.845    i_hk/adc_10mhz
    SLICE_X60Y93         FDRE                                         r  i_hk/pll_ref_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.141     2.986 r  i_hk/pll_ref_cnt_reg[1]/Q
                         net (fo=1, routed)           0.174     3.160    i_hk/pll_ref_cnt_reg_n_0_[1]
    SLICE_X60Y93         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     3.270 r  i_hk/pll_ref_cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.270    i_hk/pll_ref_cnt_reg[0]_i_1_n_6
    SLICE_X60Y93         FDRE                                         r  i_hk/pll_ref_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           0.580     2.646    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          0.850     3.525    i_hk/adc_10mhz
    SLICE_X60Y93         FDRE                                         r  i_hk/pll_ref_cnt_reg[1]/C
                         clock pessimism             -0.680     2.845    
    SLICE_X60Y93         FDRE (Hold_fdre_C_D)         0.105     2.950    i_hk/pll_ref_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.950    
                         arrival time                           3.270    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 i_hk/pll_ref_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_hk/pll_ref_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pll_adc_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_10mhz rise@0.000ns - pll_adc_10mhz rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.525ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.680ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           0.533     2.239    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          0.581     2.845    i_hk/adc_10mhz
    SLICE_X60Y93         FDRE                                         r  i_hk/pll_ref_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.141     2.986 f  i_hk/pll_ref_cnt_reg[0]/Q
                         net (fo=1, routed)           0.173     3.159    i_hk/pll_ref_cnt_reg_n_0_[0]
    SLICE_X60Y93         LUT1 (Prop_lut1_I0_O)        0.045     3.204 r  i_hk/pll_ref_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     3.204    i_hk/pll_ref_cnt[0]_i_2_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     3.274 r  i_hk/pll_ref_cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.274    i_hk/pll_ref_cnt_reg[0]_i_1_n_7
    SLICE_X60Y93         FDRE                                         r  i_hk/pll_ref_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           0.580     2.646    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          0.850     3.525    i_hk/adc_10mhz
    SLICE_X60Y93         FDRE                                         r  i_hk/pll_ref_cnt_reg[0]/C
                         clock pessimism             -0.680     2.845    
    SLICE_X60Y93         FDRE (Hold_fdre_C_D)         0.105     2.950    i_hk/pll_ref_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.950    
                         arrival time                           3.274    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 i_hk/pll_ref_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_hk/pll_ref_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pll_adc_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_10mhz rise@0.000ns - pll_adc_10mhz rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.251ns (58.256%)  route 0.180ns (41.744%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.525ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.680ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           0.533     2.239    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          0.581     2.845    i_hk/adc_10mhz
    SLICE_X60Y94         FDRE                                         r  i_hk/pll_ref_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDRE (Prop_fdre_C_Q)         0.141     2.986 r  i_hk/pll_ref_cnt_reg[5]/Q
                         net (fo=1, routed)           0.180     3.166    i_hk/pll_ref_cnt_reg_n_0_[5]
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     3.276 r  i_hk/pll_ref_cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.276    i_hk/pll_ref_cnt_reg[4]_i_1_n_6
    SLICE_X60Y94         FDRE                                         r  i_hk/pll_ref_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           0.580     2.646    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          0.850     3.525    i_hk/adc_10mhz
    SLICE_X60Y94         FDRE                                         r  i_hk/pll_ref_cnt_reg[5]/C
                         clock pessimism             -0.680     2.845    
    SLICE_X60Y94         FDRE (Hold_fdre_C_D)         0.105     2.950    i_hk/pll_ref_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.950    
                         arrival time                           3.276    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 i_hk/pll_ref_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_hk/pll_ref_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pll_adc_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_10mhz rise@0.000ns - pll_adc_10mhz rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.525ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.680ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           0.533     2.239    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          0.581     2.845    i_hk/adc_10mhz
    SLICE_X60Y96         FDRE                                         r  i_hk/pll_ref_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.141     2.986 r  i_hk/pll_ref_cnt_reg[12]/Q
                         net (fo=1, routed)           0.176     3.163    i_hk/pll_ref_cnt_reg_n_0_[12]
    SLICE_X60Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     3.278 r  i_hk/pll_ref_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.278    i_hk/pll_ref_cnt_reg[12]_i_1_n_7
    SLICE_X60Y96         FDRE                                         r  i_hk/pll_ref_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           0.580     2.646    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          0.850     3.525    i_hk/adc_10mhz
    SLICE_X60Y96         FDRE                                         r  i_hk/pll_ref_cnt_reg[12]/C
                         clock pessimism             -0.680     2.845    
    SLICE_X60Y96         FDRE (Hold_fdre_C_D)         0.105     2.950    i_hk/pll_ref_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.950    
                         arrival time                           3.278    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 i_hk/pll_ref_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_hk/pll_ref_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pll_adc_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_10mhz rise@0.000ns - pll_adc_10mhz rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.508%)  route 0.121ns (25.492%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.525ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           0.533     2.239    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          0.581     2.845    i_hk/adc_10mhz
    SLICE_X60Y94         FDRE                                         r  i_hk/pll_ref_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDRE (Prop_fdre_C_Q)         0.141     2.986 r  i_hk/pll_ref_cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     3.108    i_hk/pll_ref_cnt_reg_n_0_[6]
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     3.268 r  i_hk/pll_ref_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.268    i_hk/pll_ref_cnt_reg[4]_i_1_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     3.322 r  i_hk/pll_ref_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.322    i_hk/pll_ref_cnt_reg[8]_i_1_n_7
    SLICE_X60Y95         FDRE                                         r  i_hk/pll_ref_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           0.580     2.646    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          0.850     3.525    i_hk/adc_10mhz
    SLICE_X60Y95         FDRE                                         r  i_hk/pll_ref_cnt_reg[8]/C
                         clock pessimism             -0.664     2.861    
    SLICE_X60Y95         FDRE (Hold_fdre_C_D)         0.105     2.966    i_hk/pll_ref_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.966    
                         arrival time                           3.322    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 i_hk/pll_ref_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_hk/pll_ref_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pll_adc_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_10mhz rise@0.000ns - pll_adc_10mhz rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.256ns (55.394%)  route 0.206ns (44.606%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.525ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.680ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           0.533     2.239    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          0.581     2.845    i_hk/adc_10mhz
    SLICE_X60Y94         FDRE                                         r  i_hk/pll_ref_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDRE (Prop_fdre_C_Q)         0.141     2.986 r  i_hk/pll_ref_cnt_reg[4]/Q
                         net (fo=1, routed)           0.206     3.192    i_hk/pll_ref_cnt_reg_n_0_[4]
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     3.307 r  i_hk/pll_ref_cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.307    i_hk/pll_ref_cnt_reg[4]_i_1_n_7
    SLICE_X60Y94         FDRE                                         r  i_hk/pll_ref_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           0.580     2.646    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          0.850     3.525    i_hk/adc_10mhz
    SLICE_X60Y94         FDRE                                         r  i_hk/pll_ref_cnt_reg[4]/C
                         clock pessimism             -0.680     2.845    
    SLICE_X60Y94         FDRE (Hold_fdre_C_D)         0.105     2.950    i_hk/pll_ref_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.950    
                         arrival time                           3.307    
  -------------------------------------------------------------------
                         slack                                  0.357    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_adc_10mhz
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { pll_01/pll/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y3   bufg_adc_10MHz/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y0  pll_01/pll/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X80Y97    i_hk/pll_ff_ref_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X60Y93    i_hk/pll_ref_cnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X60Y95    i_hk/pll_ref_cnt_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X60Y95    i_hk/pll_ref_cnt_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X60Y96    i_hk/pll_ref_cnt_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X60Y96    i_hk/pll_ref_cnt_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X60Y93    i_hk/pll_ref_cnt_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X60Y93    i_hk/pll_ref_cnt_reg[2]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y0  pll_01/pll/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X60Y93    i_hk/pll_ref_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X60Y95    i_hk/pll_ref_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X60Y95    i_hk/pll_ref_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X60Y96    i_hk/pll_ref_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X60Y96    i_hk/pll_ref_cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X60Y93    i_hk/pll_ref_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X60Y93    i_hk/pll_ref_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X60Y93    i_hk/pll_ref_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X60Y94    i_hk/pll_ref_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X60Y94    i_hk/pll_ref_cnt_reg[5]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X80Y97    i_hk/pll_ff_ref_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X80Y97    i_hk/pll_ff_ref_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X60Y93    i_hk/pll_ref_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X60Y93    i_hk/pll_ref_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X60Y95    i_hk/pll_ref_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X60Y95    i_hk/pll_ref_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X60Y95    i_hk/pll_ref_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X60Y95    i_hk/pll_ref_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X60Y96    i_hk/pll_ref_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X60Y96    i_hk/pll_ref_cnt_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk_0
  To Clock:  pll_adc_clk_0

Setup :           10  Failing Endpoints,  Worst Slack       -0.094ns,  Total Violation       -0.472ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.094ns  (required time - arrival time)
  Source:                 ps/axi_slave_gp0/rd_do_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope_2_3/set_b_axi_cur_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk_0 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        7.430ns  (logic 1.485ns (19.987%)  route 5.945ns (80.013%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.937ns = ( 15.937 - 8.000 ) 
    Source Clock Delay      (SCD):    8.793ns
    Clock Pessimism Removal (CPR):    0.638ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        1.710     8.793    ps/axi_slave_gp0/adc_clk_01
    SLICE_X62Y84         FDRE                                         r  ps/axi_slave_gp0/rd_do_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDRE (Prop_fdre_C_Q)         0.518     9.311 r  ps/axi_slave_gp0/rd_do_reg/Q
                         net (fo=182, routed)         1.163    10.474    ps/axi_slave_gp0/rd_do
    SLICE_X57Y88         LUT3 (Prop_lut3_I1_O)        0.124    10.598 f  ps/axi_slave_gp0/adc_raddr[2]_i_1/O
                         net (fo=602, routed)         1.223    11.821    ps/axi_slave_gp0/rd_araddr_reg[4]_0
    SLICE_X57Y80         LUT4 (Prop_lut4_I1_O)        0.150    11.971 f  ps/axi_slave_gp0/cfg_tx_sys[31]_i_3/O
                         net (fo=4, routed)           0.694    12.665    ps/axi_slave_gp0/cfg_tx_sys[31]_i_3_n_0
    SLICE_X56Y80         LUT6 (Prop_lut6_I4_O)        0.326    12.991 r  ps/axi_slave_gp0/set_a_hyst[13]_i_3__0/O
                         net (fo=1, routed)           0.667    13.658    ps/axi_slave_gp0/set_a_hyst[13]_i_3__0_n_0
    SLICE_X56Y80         LUT6 (Prop_lut6_I1_O)        0.124    13.782 r  ps/axi_slave_gp0/set_a_hyst[13]_i_2/O
                         net (fo=17, routed)          0.532    14.314    ps/axi_slave_gp0/set_a_hyst[13]_i_2_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I4_O)        0.124    14.438 r  ps/axi_slave_gp0/clear_do_i_2__2/O
                         net (fo=66, routed)          0.783    15.221    i_scope_2_3/i_wr1/set_b_axi_cur_reg[0]
    SLICE_X48Y83         LUT2 (Prop_lut2_I1_O)        0.119    15.340 r  i_scope_2_3/i_wr1/set_b_axi_cur[31]_i_1__0/O
                         net (fo=32, routed)          0.883    16.223    i_scope_2_3/i_wr1_n_64
    SLICE_X46Y88         FDRE                                         r  i_scope_2_3/set_b_axi_cur_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592    12.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.686    14.368    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.459 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        1.478    15.937    i_scope_2_3/adc_clk_01
    SLICE_X46Y88         FDRE                                         r  i_scope_2_3/set_b_axi_cur_reg[21]/C
                         clock pessimism              0.638    16.575    
                         clock uncertainty           -0.069    16.506    
    SLICE_X46Y88         FDRE (Setup_fdre_C_CE)      -0.377    16.129    i_scope_2_3/set_b_axi_cur_reg[21]
  -------------------------------------------------------------------
                         required time                         16.129    
                         arrival time                         -16.223    
  -------------------------------------------------------------------
                         slack                                 -0.094    

Slack (VIOLATED) :        -0.094ns  (required time - arrival time)
  Source:                 ps/axi_slave_gp0/rd_do_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope_2_3/set_b_axi_cur_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk_0 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        7.430ns  (logic 1.485ns (19.987%)  route 5.945ns (80.013%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.937ns = ( 15.937 - 8.000 ) 
    Source Clock Delay      (SCD):    8.793ns
    Clock Pessimism Removal (CPR):    0.638ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        1.710     8.793    ps/axi_slave_gp0/adc_clk_01
    SLICE_X62Y84         FDRE                                         r  ps/axi_slave_gp0/rd_do_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDRE (Prop_fdre_C_Q)         0.518     9.311 r  ps/axi_slave_gp0/rd_do_reg/Q
                         net (fo=182, routed)         1.163    10.474    ps/axi_slave_gp0/rd_do
    SLICE_X57Y88         LUT3 (Prop_lut3_I1_O)        0.124    10.598 f  ps/axi_slave_gp0/adc_raddr[2]_i_1/O
                         net (fo=602, routed)         1.223    11.821    ps/axi_slave_gp0/rd_araddr_reg[4]_0
    SLICE_X57Y80         LUT4 (Prop_lut4_I1_O)        0.150    11.971 f  ps/axi_slave_gp0/cfg_tx_sys[31]_i_3/O
                         net (fo=4, routed)           0.694    12.665    ps/axi_slave_gp0/cfg_tx_sys[31]_i_3_n_0
    SLICE_X56Y80         LUT6 (Prop_lut6_I4_O)        0.326    12.991 r  ps/axi_slave_gp0/set_a_hyst[13]_i_3__0/O
                         net (fo=1, routed)           0.667    13.658    ps/axi_slave_gp0/set_a_hyst[13]_i_3__0_n_0
    SLICE_X56Y80         LUT6 (Prop_lut6_I1_O)        0.124    13.782 r  ps/axi_slave_gp0/set_a_hyst[13]_i_2/O
                         net (fo=17, routed)          0.532    14.314    ps/axi_slave_gp0/set_a_hyst[13]_i_2_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I4_O)        0.124    14.438 r  ps/axi_slave_gp0/clear_do_i_2__2/O
                         net (fo=66, routed)          0.783    15.221    i_scope_2_3/i_wr1/set_b_axi_cur_reg[0]
    SLICE_X48Y83         LUT2 (Prop_lut2_I1_O)        0.119    15.340 r  i_scope_2_3/i_wr1/set_b_axi_cur[31]_i_1__0/O
                         net (fo=32, routed)          0.883    16.223    i_scope_2_3/i_wr1_n_64
    SLICE_X46Y88         FDRE                                         r  i_scope_2_3/set_b_axi_cur_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592    12.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.686    14.368    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.459 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        1.478    15.937    i_scope_2_3/adc_clk_01
    SLICE_X46Y88         FDRE                                         r  i_scope_2_3/set_b_axi_cur_reg[23]/C
                         clock pessimism              0.638    16.575    
                         clock uncertainty           -0.069    16.506    
    SLICE_X46Y88         FDRE (Setup_fdre_C_CE)      -0.377    16.129    i_scope_2_3/set_b_axi_cur_reg[23]
  -------------------------------------------------------------------
                         required time                         16.129    
                         arrival time                         -16.223    
  -------------------------------------------------------------------
                         slack                                 -0.094    

Slack (VIOLATED) :        -0.084ns  (required time - arrival time)
  Source:                 ps/axi_slave_gp0/rd_do_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope_2_3/set_b_axi_cur_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk_0 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        7.384ns  (logic 1.485ns (20.110%)  route 5.899ns (79.890%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.938ns = ( 15.938 - 8.000 ) 
    Source Clock Delay      (SCD):    8.793ns
    Clock Pessimism Removal (CPR):    0.638ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        1.710     8.793    ps/axi_slave_gp0/adc_clk_01
    SLICE_X62Y84         FDRE                                         r  ps/axi_slave_gp0/rd_do_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDRE (Prop_fdre_C_Q)         0.518     9.311 r  ps/axi_slave_gp0/rd_do_reg/Q
                         net (fo=182, routed)         1.163    10.474    ps/axi_slave_gp0/rd_do
    SLICE_X57Y88         LUT3 (Prop_lut3_I1_O)        0.124    10.598 f  ps/axi_slave_gp0/adc_raddr[2]_i_1/O
                         net (fo=602, routed)         1.223    11.821    ps/axi_slave_gp0/rd_araddr_reg[4]_0
    SLICE_X57Y80         LUT4 (Prop_lut4_I1_O)        0.150    11.971 f  ps/axi_slave_gp0/cfg_tx_sys[31]_i_3/O
                         net (fo=4, routed)           0.694    12.665    ps/axi_slave_gp0/cfg_tx_sys[31]_i_3_n_0
    SLICE_X56Y80         LUT6 (Prop_lut6_I4_O)        0.326    12.991 r  ps/axi_slave_gp0/set_a_hyst[13]_i_3__0/O
                         net (fo=1, routed)           0.667    13.658    ps/axi_slave_gp0/set_a_hyst[13]_i_3__0_n_0
    SLICE_X56Y80         LUT6 (Prop_lut6_I1_O)        0.124    13.782 r  ps/axi_slave_gp0/set_a_hyst[13]_i_2/O
                         net (fo=17, routed)          0.532    14.314    ps/axi_slave_gp0/set_a_hyst[13]_i_2_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I4_O)        0.124    14.438 r  ps/axi_slave_gp0/clear_do_i_2__2/O
                         net (fo=66, routed)          0.783    15.221    i_scope_2_3/i_wr1/set_b_axi_cur_reg[0]
    SLICE_X48Y83         LUT2 (Prop_lut2_I1_O)        0.119    15.340 r  i_scope_2_3/i_wr1/set_b_axi_cur[31]_i_1__0/O
                         net (fo=32, routed)          0.837    16.178    i_scope_2_3/i_wr1_n_64
    SLICE_X47Y90         FDRE                                         r  i_scope_2_3/set_b_axi_cur_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592    12.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.686    14.368    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.459 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        1.479    15.938    i_scope_2_3/adc_clk_01
    SLICE_X47Y90         FDRE                                         r  i_scope_2_3/set_b_axi_cur_reg[30]/C
                         clock pessimism              0.638    16.576    
                         clock uncertainty           -0.069    16.507    
    SLICE_X47Y90         FDRE (Setup_fdre_C_CE)      -0.413    16.094    i_scope_2_3/set_b_axi_cur_reg[30]
  -------------------------------------------------------------------
                         required time                         16.094    
                         arrival time                         -16.178    
  -------------------------------------------------------------------
                         slack                                 -0.084    

Slack (VIOLATED) :        -0.084ns  (required time - arrival time)
  Source:                 ps/axi_slave_gp0/rd_do_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope_2_3/set_b_axi_cur_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk_0 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        7.384ns  (logic 1.485ns (20.110%)  route 5.899ns (79.890%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.938ns = ( 15.938 - 8.000 ) 
    Source Clock Delay      (SCD):    8.793ns
    Clock Pessimism Removal (CPR):    0.638ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        1.710     8.793    ps/axi_slave_gp0/adc_clk_01
    SLICE_X62Y84         FDRE                                         r  ps/axi_slave_gp0/rd_do_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDRE (Prop_fdre_C_Q)         0.518     9.311 r  ps/axi_slave_gp0/rd_do_reg/Q
                         net (fo=182, routed)         1.163    10.474    ps/axi_slave_gp0/rd_do
    SLICE_X57Y88         LUT3 (Prop_lut3_I1_O)        0.124    10.598 f  ps/axi_slave_gp0/adc_raddr[2]_i_1/O
                         net (fo=602, routed)         1.223    11.821    ps/axi_slave_gp0/rd_araddr_reg[4]_0
    SLICE_X57Y80         LUT4 (Prop_lut4_I1_O)        0.150    11.971 f  ps/axi_slave_gp0/cfg_tx_sys[31]_i_3/O
                         net (fo=4, routed)           0.694    12.665    ps/axi_slave_gp0/cfg_tx_sys[31]_i_3_n_0
    SLICE_X56Y80         LUT6 (Prop_lut6_I4_O)        0.326    12.991 r  ps/axi_slave_gp0/set_a_hyst[13]_i_3__0/O
                         net (fo=1, routed)           0.667    13.658    ps/axi_slave_gp0/set_a_hyst[13]_i_3__0_n_0
    SLICE_X56Y80         LUT6 (Prop_lut6_I1_O)        0.124    13.782 r  ps/axi_slave_gp0/set_a_hyst[13]_i_2/O
                         net (fo=17, routed)          0.532    14.314    ps/axi_slave_gp0/set_a_hyst[13]_i_2_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I4_O)        0.124    14.438 r  ps/axi_slave_gp0/clear_do_i_2__2/O
                         net (fo=66, routed)          0.783    15.221    i_scope_2_3/i_wr1/set_b_axi_cur_reg[0]
    SLICE_X48Y83         LUT2 (Prop_lut2_I1_O)        0.119    15.340 r  i_scope_2_3/i_wr1/set_b_axi_cur[31]_i_1__0/O
                         net (fo=32, routed)          0.837    16.178    i_scope_2_3/i_wr1_n_64
    SLICE_X47Y90         FDRE                                         r  i_scope_2_3/set_b_axi_cur_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592    12.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.686    14.368    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.459 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        1.479    15.938    i_scope_2_3/adc_clk_01
    SLICE_X47Y90         FDRE                                         r  i_scope_2_3/set_b_axi_cur_reg[31]/C
                         clock pessimism              0.638    16.576    
                         clock uncertainty           -0.069    16.507    
    SLICE_X47Y90         FDRE (Setup_fdre_C_CE)      -0.413    16.094    i_scope_2_3/set_b_axi_cur_reg[31]
  -------------------------------------------------------------------
                         required time                         16.094    
                         arrival time                         -16.178    
  -------------------------------------------------------------------
                         slack                                 -0.084    

Slack (VIOLATED) :        -0.025ns  (required time - arrival time)
  Source:                 ps/axi_slave_gp0/rd_do_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope_2_3/set_b_axi_cur_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk_0 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        7.326ns  (logic 1.485ns (20.270%)  route 5.841ns (79.730%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.938ns = ( 15.938 - 8.000 ) 
    Source Clock Delay      (SCD):    8.793ns
    Clock Pessimism Removal (CPR):    0.638ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        1.710     8.793    ps/axi_slave_gp0/adc_clk_01
    SLICE_X62Y84         FDRE                                         r  ps/axi_slave_gp0/rd_do_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDRE (Prop_fdre_C_Q)         0.518     9.311 r  ps/axi_slave_gp0/rd_do_reg/Q
                         net (fo=182, routed)         1.163    10.474    ps/axi_slave_gp0/rd_do
    SLICE_X57Y88         LUT3 (Prop_lut3_I1_O)        0.124    10.598 f  ps/axi_slave_gp0/adc_raddr[2]_i_1/O
                         net (fo=602, routed)         1.223    11.821    ps/axi_slave_gp0/rd_araddr_reg[4]_0
    SLICE_X57Y80         LUT4 (Prop_lut4_I1_O)        0.150    11.971 f  ps/axi_slave_gp0/cfg_tx_sys[31]_i_3/O
                         net (fo=4, routed)           0.694    12.665    ps/axi_slave_gp0/cfg_tx_sys[31]_i_3_n_0
    SLICE_X56Y80         LUT6 (Prop_lut6_I4_O)        0.326    12.991 r  ps/axi_slave_gp0/set_a_hyst[13]_i_3__0/O
                         net (fo=1, routed)           0.667    13.658    ps/axi_slave_gp0/set_a_hyst[13]_i_3__0_n_0
    SLICE_X56Y80         LUT6 (Prop_lut6_I1_O)        0.124    13.782 r  ps/axi_slave_gp0/set_a_hyst[13]_i_2/O
                         net (fo=17, routed)          0.532    14.314    ps/axi_slave_gp0/set_a_hyst[13]_i_2_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I4_O)        0.124    14.438 r  ps/axi_slave_gp0/clear_do_i_2__2/O
                         net (fo=66, routed)          0.783    15.221    i_scope_2_3/i_wr1/set_b_axi_cur_reg[0]
    SLICE_X48Y83         LUT2 (Prop_lut2_I1_O)        0.119    15.340 r  i_scope_2_3/i_wr1/set_b_axi_cur[31]_i_1__0/O
                         net (fo=32, routed)          0.779    16.120    i_scope_2_3/i_wr1_n_64
    SLICE_X47Y89         FDRE                                         r  i_scope_2_3/set_b_axi_cur_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592    12.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.686    14.368    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.459 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        1.479    15.938    i_scope_2_3/adc_clk_01
    SLICE_X47Y89         FDRE                                         r  i_scope_2_3/set_b_axi_cur_reg[22]/C
                         clock pessimism              0.638    16.576    
                         clock uncertainty           -0.069    16.507    
    SLICE_X47Y89         FDRE (Setup_fdre_C_CE)      -0.413    16.094    i_scope_2_3/set_b_axi_cur_reg[22]
  -------------------------------------------------------------------
                         required time                         16.094    
                         arrival time                         -16.120    
  -------------------------------------------------------------------
                         slack                                 -0.025    

Slack (VIOLATED) :        -0.025ns  (required time - arrival time)
  Source:                 ps/axi_slave_gp0/rd_do_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope_2_3/set_b_axi_cur_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk_0 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        7.326ns  (logic 1.485ns (20.270%)  route 5.841ns (79.730%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.938ns = ( 15.938 - 8.000 ) 
    Source Clock Delay      (SCD):    8.793ns
    Clock Pessimism Removal (CPR):    0.638ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        1.710     8.793    ps/axi_slave_gp0/adc_clk_01
    SLICE_X62Y84         FDRE                                         r  ps/axi_slave_gp0/rd_do_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDRE (Prop_fdre_C_Q)         0.518     9.311 r  ps/axi_slave_gp0/rd_do_reg/Q
                         net (fo=182, routed)         1.163    10.474    ps/axi_slave_gp0/rd_do
    SLICE_X57Y88         LUT3 (Prop_lut3_I1_O)        0.124    10.598 f  ps/axi_slave_gp0/adc_raddr[2]_i_1/O
                         net (fo=602, routed)         1.223    11.821    ps/axi_slave_gp0/rd_araddr_reg[4]_0
    SLICE_X57Y80         LUT4 (Prop_lut4_I1_O)        0.150    11.971 f  ps/axi_slave_gp0/cfg_tx_sys[31]_i_3/O
                         net (fo=4, routed)           0.694    12.665    ps/axi_slave_gp0/cfg_tx_sys[31]_i_3_n_0
    SLICE_X56Y80         LUT6 (Prop_lut6_I4_O)        0.326    12.991 r  ps/axi_slave_gp0/set_a_hyst[13]_i_3__0/O
                         net (fo=1, routed)           0.667    13.658    ps/axi_slave_gp0/set_a_hyst[13]_i_3__0_n_0
    SLICE_X56Y80         LUT6 (Prop_lut6_I1_O)        0.124    13.782 r  ps/axi_slave_gp0/set_a_hyst[13]_i_2/O
                         net (fo=17, routed)          0.532    14.314    ps/axi_slave_gp0/set_a_hyst[13]_i_2_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I4_O)        0.124    14.438 r  ps/axi_slave_gp0/clear_do_i_2__2/O
                         net (fo=66, routed)          0.783    15.221    i_scope_2_3/i_wr1/set_b_axi_cur_reg[0]
    SLICE_X48Y83         LUT2 (Prop_lut2_I1_O)        0.119    15.340 r  i_scope_2_3/i_wr1/set_b_axi_cur[31]_i_1__0/O
                         net (fo=32, routed)          0.779    16.120    i_scope_2_3/i_wr1_n_64
    SLICE_X47Y89         FDRE                                         r  i_scope_2_3/set_b_axi_cur_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592    12.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.686    14.368    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.459 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        1.479    15.938    i_scope_2_3/adc_clk_01
    SLICE_X47Y89         FDRE                                         r  i_scope_2_3/set_b_axi_cur_reg[24]/C
                         clock pessimism              0.638    16.576    
                         clock uncertainty           -0.069    16.507    
    SLICE_X47Y89         FDRE (Setup_fdre_C_CE)      -0.413    16.094    i_scope_2_3/set_b_axi_cur_reg[24]
  -------------------------------------------------------------------
                         required time                         16.094    
                         arrival time                         -16.120    
  -------------------------------------------------------------------
                         slack                                 -0.025    

Slack (VIOLATED) :        -0.025ns  (required time - arrival time)
  Source:                 ps/axi_slave_gp0/rd_do_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope_2_3/set_b_axi_cur_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk_0 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        7.326ns  (logic 1.485ns (20.270%)  route 5.841ns (79.730%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.938ns = ( 15.938 - 8.000 ) 
    Source Clock Delay      (SCD):    8.793ns
    Clock Pessimism Removal (CPR):    0.638ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        1.710     8.793    ps/axi_slave_gp0/adc_clk_01
    SLICE_X62Y84         FDRE                                         r  ps/axi_slave_gp0/rd_do_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDRE (Prop_fdre_C_Q)         0.518     9.311 r  ps/axi_slave_gp0/rd_do_reg/Q
                         net (fo=182, routed)         1.163    10.474    ps/axi_slave_gp0/rd_do
    SLICE_X57Y88         LUT3 (Prop_lut3_I1_O)        0.124    10.598 f  ps/axi_slave_gp0/adc_raddr[2]_i_1/O
                         net (fo=602, routed)         1.223    11.821    ps/axi_slave_gp0/rd_araddr_reg[4]_0
    SLICE_X57Y80         LUT4 (Prop_lut4_I1_O)        0.150    11.971 f  ps/axi_slave_gp0/cfg_tx_sys[31]_i_3/O
                         net (fo=4, routed)           0.694    12.665    ps/axi_slave_gp0/cfg_tx_sys[31]_i_3_n_0
    SLICE_X56Y80         LUT6 (Prop_lut6_I4_O)        0.326    12.991 r  ps/axi_slave_gp0/set_a_hyst[13]_i_3__0/O
                         net (fo=1, routed)           0.667    13.658    ps/axi_slave_gp0/set_a_hyst[13]_i_3__0_n_0
    SLICE_X56Y80         LUT6 (Prop_lut6_I1_O)        0.124    13.782 r  ps/axi_slave_gp0/set_a_hyst[13]_i_2/O
                         net (fo=17, routed)          0.532    14.314    ps/axi_slave_gp0/set_a_hyst[13]_i_2_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I4_O)        0.124    14.438 r  ps/axi_slave_gp0/clear_do_i_2__2/O
                         net (fo=66, routed)          0.783    15.221    i_scope_2_3/i_wr1/set_b_axi_cur_reg[0]
    SLICE_X48Y83         LUT2 (Prop_lut2_I1_O)        0.119    15.340 r  i_scope_2_3/i_wr1/set_b_axi_cur[31]_i_1__0/O
                         net (fo=32, routed)          0.779    16.120    i_scope_2_3/i_wr1_n_64
    SLICE_X47Y89         FDRE                                         r  i_scope_2_3/set_b_axi_cur_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592    12.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.686    14.368    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.459 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        1.479    15.938    i_scope_2_3/adc_clk_01
    SLICE_X47Y89         FDRE                                         r  i_scope_2_3/set_b_axi_cur_reg[28]/C
                         clock pessimism              0.638    16.576    
                         clock uncertainty           -0.069    16.507    
    SLICE_X47Y89         FDRE (Setup_fdre_C_CE)      -0.413    16.094    i_scope_2_3/set_b_axi_cur_reg[28]
  -------------------------------------------------------------------
                         required time                         16.094    
                         arrival time                         -16.120    
  -------------------------------------------------------------------
                         slack                                 -0.025    

Slack (VIOLATED) :        -0.019ns  (required time - arrival time)
  Source:                 ps/axi_slave_gp0/rd_do_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope_2_3/set_b_axi_cur_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk_0 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        7.320ns  (logic 1.485ns (20.286%)  route 5.835ns (79.714%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.938ns = ( 15.938 - 8.000 ) 
    Source Clock Delay      (SCD):    8.793ns
    Clock Pessimism Removal (CPR):    0.638ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        1.710     8.793    ps/axi_slave_gp0/adc_clk_01
    SLICE_X62Y84         FDRE                                         r  ps/axi_slave_gp0/rd_do_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDRE (Prop_fdre_C_Q)         0.518     9.311 r  ps/axi_slave_gp0/rd_do_reg/Q
                         net (fo=182, routed)         1.163    10.474    ps/axi_slave_gp0/rd_do
    SLICE_X57Y88         LUT3 (Prop_lut3_I1_O)        0.124    10.598 f  ps/axi_slave_gp0/adc_raddr[2]_i_1/O
                         net (fo=602, routed)         1.223    11.821    ps/axi_slave_gp0/rd_araddr_reg[4]_0
    SLICE_X57Y80         LUT4 (Prop_lut4_I1_O)        0.150    11.971 f  ps/axi_slave_gp0/cfg_tx_sys[31]_i_3/O
                         net (fo=4, routed)           0.694    12.665    ps/axi_slave_gp0/cfg_tx_sys[31]_i_3_n_0
    SLICE_X56Y80         LUT6 (Prop_lut6_I4_O)        0.326    12.991 r  ps/axi_slave_gp0/set_a_hyst[13]_i_3__0/O
                         net (fo=1, routed)           0.667    13.658    ps/axi_slave_gp0/set_a_hyst[13]_i_3__0_n_0
    SLICE_X56Y80         LUT6 (Prop_lut6_I1_O)        0.124    13.782 r  ps/axi_slave_gp0/set_a_hyst[13]_i_2/O
                         net (fo=17, routed)          0.532    14.314    ps/axi_slave_gp0/set_a_hyst[13]_i_2_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I4_O)        0.124    14.438 r  ps/axi_slave_gp0/clear_do_i_2__2/O
                         net (fo=66, routed)          0.783    15.221    i_scope_2_3/i_wr1/set_b_axi_cur_reg[0]
    SLICE_X48Y83         LUT2 (Prop_lut2_I1_O)        0.119    15.340 r  i_scope_2_3/i_wr1/set_b_axi_cur[31]_i_1__0/O
                         net (fo=32, routed)          0.773    16.114    i_scope_2_3/i_wr1_n_64
    SLICE_X44Y90         FDRE                                         r  i_scope_2_3/set_b_axi_cur_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592    12.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.686    14.368    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.459 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        1.479    15.938    i_scope_2_3/adc_clk_01
    SLICE_X44Y90         FDRE                                         r  i_scope_2_3/set_b_axi_cur_reg[27]/C
                         clock pessimism              0.638    16.576    
                         clock uncertainty           -0.069    16.507    
    SLICE_X44Y90         FDRE (Setup_fdre_C_CE)      -0.413    16.094    i_scope_2_3/set_b_axi_cur_reg[27]
  -------------------------------------------------------------------
                         required time                         16.094    
                         arrival time                         -16.114    
  -------------------------------------------------------------------
                         slack                                 -0.019    

Slack (VIOLATED) :        -0.011ns  (required time - arrival time)
  Source:                 ps/axi_slave_gp0/rd_do_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope_2_3/set_b_axi_cur_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk_0 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        7.312ns  (logic 1.485ns (20.308%)  route 5.827ns (79.692%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.939ns = ( 15.939 - 8.000 ) 
    Source Clock Delay      (SCD):    8.793ns
    Clock Pessimism Removal (CPR):    0.638ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        1.710     8.793    ps/axi_slave_gp0/adc_clk_01
    SLICE_X62Y84         FDRE                                         r  ps/axi_slave_gp0/rd_do_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDRE (Prop_fdre_C_Q)         0.518     9.311 r  ps/axi_slave_gp0/rd_do_reg/Q
                         net (fo=182, routed)         1.163    10.474    ps/axi_slave_gp0/rd_do
    SLICE_X57Y88         LUT3 (Prop_lut3_I1_O)        0.124    10.598 f  ps/axi_slave_gp0/adc_raddr[2]_i_1/O
                         net (fo=602, routed)         1.223    11.821    ps/axi_slave_gp0/rd_araddr_reg[4]_0
    SLICE_X57Y80         LUT4 (Prop_lut4_I1_O)        0.150    11.971 f  ps/axi_slave_gp0/cfg_tx_sys[31]_i_3/O
                         net (fo=4, routed)           0.694    12.665    ps/axi_slave_gp0/cfg_tx_sys[31]_i_3_n_0
    SLICE_X56Y80         LUT6 (Prop_lut6_I4_O)        0.326    12.991 r  ps/axi_slave_gp0/set_a_hyst[13]_i_3__0/O
                         net (fo=1, routed)           0.667    13.658    ps/axi_slave_gp0/set_a_hyst[13]_i_3__0_n_0
    SLICE_X56Y80         LUT6 (Prop_lut6_I1_O)        0.124    13.782 r  ps/axi_slave_gp0/set_a_hyst[13]_i_2/O
                         net (fo=17, routed)          0.532    14.314    ps/axi_slave_gp0/set_a_hyst[13]_i_2_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I4_O)        0.124    14.438 r  ps/axi_slave_gp0/clear_do_i_2__2/O
                         net (fo=66, routed)          0.783    15.221    i_scope_2_3/i_wr1/set_b_axi_cur_reg[0]
    SLICE_X48Y83         LUT2 (Prop_lut2_I1_O)        0.119    15.340 r  i_scope_2_3/i_wr1/set_b_axi_cur[31]_i_1__0/O
                         net (fo=32, routed)          0.765    16.106    i_scope_2_3/i_wr1_n_64
    SLICE_X43Y89         FDRE                                         r  i_scope_2_3/set_b_axi_cur_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592    12.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.686    14.368    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.459 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        1.480    15.939    i_scope_2_3/adc_clk_01
    SLICE_X43Y89         FDRE                                         r  i_scope_2_3/set_b_axi_cur_reg[19]/C
                         clock pessimism              0.638    16.577    
                         clock uncertainty           -0.069    16.508    
    SLICE_X43Y89         FDRE (Setup_fdre_C_CE)      -0.413    16.095    i_scope_2_3/set_b_axi_cur_reg[19]
  -------------------------------------------------------------------
                         required time                         16.095    
                         arrival time                         -16.106    
  -------------------------------------------------------------------
                         slack                                 -0.011    

Slack (VIOLATED) :        -0.011ns  (required time - arrival time)
  Source:                 ps/axi_slave_gp0/rd_do_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope_2_3/set_b_axi_cur_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk_0 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        7.312ns  (logic 1.485ns (20.308%)  route 5.827ns (79.692%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.939ns = ( 15.939 - 8.000 ) 
    Source Clock Delay      (SCD):    8.793ns
    Clock Pessimism Removal (CPR):    0.638ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        1.710     8.793    ps/axi_slave_gp0/adc_clk_01
    SLICE_X62Y84         FDRE                                         r  ps/axi_slave_gp0/rd_do_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDRE (Prop_fdre_C_Q)         0.518     9.311 r  ps/axi_slave_gp0/rd_do_reg/Q
                         net (fo=182, routed)         1.163    10.474    ps/axi_slave_gp0/rd_do
    SLICE_X57Y88         LUT3 (Prop_lut3_I1_O)        0.124    10.598 f  ps/axi_slave_gp0/adc_raddr[2]_i_1/O
                         net (fo=602, routed)         1.223    11.821    ps/axi_slave_gp0/rd_araddr_reg[4]_0
    SLICE_X57Y80         LUT4 (Prop_lut4_I1_O)        0.150    11.971 f  ps/axi_slave_gp0/cfg_tx_sys[31]_i_3/O
                         net (fo=4, routed)           0.694    12.665    ps/axi_slave_gp0/cfg_tx_sys[31]_i_3_n_0
    SLICE_X56Y80         LUT6 (Prop_lut6_I4_O)        0.326    12.991 r  ps/axi_slave_gp0/set_a_hyst[13]_i_3__0/O
                         net (fo=1, routed)           0.667    13.658    ps/axi_slave_gp0/set_a_hyst[13]_i_3__0_n_0
    SLICE_X56Y80         LUT6 (Prop_lut6_I1_O)        0.124    13.782 r  ps/axi_slave_gp0/set_a_hyst[13]_i_2/O
                         net (fo=17, routed)          0.532    14.314    ps/axi_slave_gp0/set_a_hyst[13]_i_2_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I4_O)        0.124    14.438 r  ps/axi_slave_gp0/clear_do_i_2__2/O
                         net (fo=66, routed)          0.783    15.221    i_scope_2_3/i_wr1/set_b_axi_cur_reg[0]
    SLICE_X48Y83         LUT2 (Prop_lut2_I1_O)        0.119    15.340 r  i_scope_2_3/i_wr1/set_b_axi_cur[31]_i_1__0/O
                         net (fo=32, routed)          0.765    16.106    i_scope_2_3/i_wr1_n_64
    SLICE_X43Y89         FDRE                                         r  i_scope_2_3/set_b_axi_cur_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592    12.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.686    14.368    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.459 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        1.480    15.939    i_scope_2_3/adc_clk_01
    SLICE_X43Y89         FDRE                                         r  i_scope_2_3/set_b_axi_cur_reg[20]/C
                         clock pessimism              0.638    16.577    
                         clock uncertainty           -0.069    16.508    
    SLICE_X43Y89         FDRE (Setup_fdre_C_CE)      -0.413    16.095    i_scope_2_3/set_b_axi_cur_reg[20]
  -------------------------------------------------------------------
                         required time                         16.095    
                         arrival time                         -16.106    
  -------------------------------------------------------------------
                         slack                                 -0.011    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 ps/axi_master_0/axi_wwr_pt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps/axi_master_0/axi_wfifo_reg_0_15_72_72/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk_0 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.104%)  route 0.220ns (60.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.521ns
    Source Clock Delay      (SCD):    2.840ns
    Clock Pessimism Removal (CPR):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        0.576     2.840    ps/axi_master_0/adc_clk_01
    SLICE_X27Y50         FDRE                                         r  ps/axi_master_0/axi_wwr_pt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.141     2.981 r  ps/axi_master_0/axi_wwr_pt_reg[0]/Q
                         net (fo=108, routed)         0.220     3.201    ps/axi_master_0/axi_wfifo_reg_0_15_72_72/ADDRD0
    SLICE_X26Y50         RAMD32                                       r  ps/axi_master_0/axi_wfifo_reg_0_15_72_72/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.580     2.646    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        0.846     3.521    ps/axi_master_0/axi_wfifo_reg_0_15_72_72/WCLK
    SLICE_X26Y50         RAMD32                                       r  ps/axi_master_0/axi_wfifo_reg_0_15_72_72/RAMA/CLK
                         clock pessimism             -0.668     2.853    
    SLICE_X26Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.163    ps/axi_master_0/axi_wfifo_reg_0_15_72_72/RAMA
  -------------------------------------------------------------------
                         required time                         -3.163    
                         arrival time                           3.201    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 ps/axi_master_0/axi_wwr_pt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps/axi_master_0/axi_wfifo_reg_0_15_72_72/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk_0 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.104%)  route 0.220ns (60.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.521ns
    Source Clock Delay      (SCD):    2.840ns
    Clock Pessimism Removal (CPR):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        0.576     2.840    ps/axi_master_0/adc_clk_01
    SLICE_X27Y50         FDRE                                         r  ps/axi_master_0/axi_wwr_pt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.141     2.981 r  ps/axi_master_0/axi_wwr_pt_reg[0]/Q
                         net (fo=108, routed)         0.220     3.201    ps/axi_master_0/axi_wfifo_reg_0_15_72_72/ADDRD0
    SLICE_X26Y50         RAMD32                                       r  ps/axi_master_0/axi_wfifo_reg_0_15_72_72/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.580     2.646    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        0.846     3.521    ps/axi_master_0/axi_wfifo_reg_0_15_72_72/WCLK
    SLICE_X26Y50         RAMD32                                       r  ps/axi_master_0/axi_wfifo_reg_0_15_72_72/RAMA_D1/CLK
                         clock pessimism             -0.668     2.853    
    SLICE_X26Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.163    ps/axi_master_0/axi_wfifo_reg_0_15_72_72/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.163    
                         arrival time                           3.201    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 ps/axi_master_0/axi_wwr_pt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps/axi_master_0/axi_wfifo_reg_0_15_72_72/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk_0 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.104%)  route 0.220ns (60.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.521ns
    Source Clock Delay      (SCD):    2.840ns
    Clock Pessimism Removal (CPR):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        0.576     2.840    ps/axi_master_0/adc_clk_01
    SLICE_X27Y50         FDRE                                         r  ps/axi_master_0/axi_wwr_pt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.141     2.981 r  ps/axi_master_0/axi_wwr_pt_reg[0]/Q
                         net (fo=108, routed)         0.220     3.201    ps/axi_master_0/axi_wfifo_reg_0_15_72_72/ADDRD0
    SLICE_X26Y50         RAMD32                                       r  ps/axi_master_0/axi_wfifo_reg_0_15_72_72/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.580     2.646    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        0.846     3.521    ps/axi_master_0/axi_wfifo_reg_0_15_72_72/WCLK
    SLICE_X26Y50         RAMD32                                       r  ps/axi_master_0/axi_wfifo_reg_0_15_72_72/RAMB/CLK
                         clock pessimism             -0.668     2.853    
    SLICE_X26Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.163    ps/axi_master_0/axi_wfifo_reg_0_15_72_72/RAMB
  -------------------------------------------------------------------
                         required time                         -3.163    
                         arrival time                           3.201    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 ps/axi_master_0/axi_wwr_pt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps/axi_master_0/axi_wfifo_reg_0_15_72_72/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk_0 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.104%)  route 0.220ns (60.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.521ns
    Source Clock Delay      (SCD):    2.840ns
    Clock Pessimism Removal (CPR):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        0.576     2.840    ps/axi_master_0/adc_clk_01
    SLICE_X27Y50         FDRE                                         r  ps/axi_master_0/axi_wwr_pt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.141     2.981 r  ps/axi_master_0/axi_wwr_pt_reg[0]/Q
                         net (fo=108, routed)         0.220     3.201    ps/axi_master_0/axi_wfifo_reg_0_15_72_72/ADDRD0
    SLICE_X26Y50         RAMD32                                       r  ps/axi_master_0/axi_wfifo_reg_0_15_72_72/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.580     2.646    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        0.846     3.521    ps/axi_master_0/axi_wfifo_reg_0_15_72_72/WCLK
    SLICE_X26Y50         RAMD32                                       r  ps/axi_master_0/axi_wfifo_reg_0_15_72_72/RAMB_D1/CLK
                         clock pessimism             -0.668     2.853    
    SLICE_X26Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.163    ps/axi_master_0/axi_wfifo_reg_0_15_72_72/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.163    
                         arrival time                           3.201    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 ps/axi_master_0/axi_wwr_pt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps/axi_master_0/axi_wfifo_reg_0_15_72_72/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk_0 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.104%)  route 0.220ns (60.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.521ns
    Source Clock Delay      (SCD):    2.840ns
    Clock Pessimism Removal (CPR):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        0.576     2.840    ps/axi_master_0/adc_clk_01
    SLICE_X27Y50         FDRE                                         r  ps/axi_master_0/axi_wwr_pt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.141     2.981 r  ps/axi_master_0/axi_wwr_pt_reg[0]/Q
                         net (fo=108, routed)         0.220     3.201    ps/axi_master_0/axi_wfifo_reg_0_15_72_72/ADDRD0
    SLICE_X26Y50         RAMD32                                       r  ps/axi_master_0/axi_wfifo_reg_0_15_72_72/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.580     2.646    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        0.846     3.521    ps/axi_master_0/axi_wfifo_reg_0_15_72_72/WCLK
    SLICE_X26Y50         RAMD32                                       r  ps/axi_master_0/axi_wfifo_reg_0_15_72_72/RAMC/CLK
                         clock pessimism             -0.668     2.853    
    SLICE_X26Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.163    ps/axi_master_0/axi_wfifo_reg_0_15_72_72/RAMC
  -------------------------------------------------------------------
                         required time                         -3.163    
                         arrival time                           3.201    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 ps/axi_master_0/axi_wwr_pt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps/axi_master_0/axi_wfifo_reg_0_15_72_72/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk_0 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.104%)  route 0.220ns (60.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.521ns
    Source Clock Delay      (SCD):    2.840ns
    Clock Pessimism Removal (CPR):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        0.576     2.840    ps/axi_master_0/adc_clk_01
    SLICE_X27Y50         FDRE                                         r  ps/axi_master_0/axi_wwr_pt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.141     2.981 r  ps/axi_master_0/axi_wwr_pt_reg[0]/Q
                         net (fo=108, routed)         0.220     3.201    ps/axi_master_0/axi_wfifo_reg_0_15_72_72/ADDRD0
    SLICE_X26Y50         RAMD32                                       r  ps/axi_master_0/axi_wfifo_reg_0_15_72_72/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.580     2.646    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        0.846     3.521    ps/axi_master_0/axi_wfifo_reg_0_15_72_72/WCLK
    SLICE_X26Y50         RAMD32                                       r  ps/axi_master_0/axi_wfifo_reg_0_15_72_72/RAMC_D1/CLK
                         clock pessimism             -0.668     2.853    
    SLICE_X26Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.163    ps/axi_master_0/axi_wfifo_reg_0_15_72_72/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.163    
                         arrival time                           3.201    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 ps/axi_master_0/axi_wwr_pt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps/axi_master_0/axi_wfifo_reg_0_15_72_72/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk_0 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.104%)  route 0.220ns (60.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.521ns
    Source Clock Delay      (SCD):    2.840ns
    Clock Pessimism Removal (CPR):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        0.576     2.840    ps/axi_master_0/adc_clk_01
    SLICE_X27Y50         FDRE                                         r  ps/axi_master_0/axi_wwr_pt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.141     2.981 r  ps/axi_master_0/axi_wwr_pt_reg[0]/Q
                         net (fo=108, routed)         0.220     3.201    ps/axi_master_0/axi_wfifo_reg_0_15_72_72/ADDRD0
    SLICE_X26Y50         RAMS32                                       r  ps/axi_master_0/axi_wfifo_reg_0_15_72_72/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.580     2.646    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        0.846     3.521    ps/axi_master_0/axi_wfifo_reg_0_15_72_72/WCLK
    SLICE_X26Y50         RAMS32                                       r  ps/axi_master_0/axi_wfifo_reg_0_15_72_72/RAMD/CLK
                         clock pessimism             -0.668     2.853    
    SLICE_X26Y50         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     3.163    ps/axi_master_0/axi_wfifo_reg_0_15_72_72/RAMD
  -------------------------------------------------------------------
                         required time                         -3.163    
                         arrival time                           3.201    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 ps/axi_master_0/axi_wwr_pt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps/axi_master_0/axi_wfifo_reg_0_15_72_72/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk_0 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.104%)  route 0.220ns (60.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.521ns
    Source Clock Delay      (SCD):    2.840ns
    Clock Pessimism Removal (CPR):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        0.576     2.840    ps/axi_master_0/adc_clk_01
    SLICE_X27Y50         FDRE                                         r  ps/axi_master_0/axi_wwr_pt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.141     2.981 r  ps/axi_master_0/axi_wwr_pt_reg[0]/Q
                         net (fo=108, routed)         0.220     3.201    ps/axi_master_0/axi_wfifo_reg_0_15_72_72/ADDRD0
    SLICE_X26Y50         RAMS32                                       r  ps/axi_master_0/axi_wfifo_reg_0_15_72_72/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.580     2.646    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        0.846     3.521    ps/axi_master_0/axi_wfifo_reg_0_15_72_72/WCLK
    SLICE_X26Y50         RAMS32                                       r  ps/axi_master_0/axi_wfifo_reg_0_15_72_72/RAMD_D1/CLK
                         clock pessimism             -0.668     2.853    
    SLICE_X26Y50         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     3.163    ps/axi_master_0/axi_wfifo_reg_0_15_72_72/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -3.163    
                         arrival time                           3.201    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 i_scope_2_3/dec_avg_div_a/reg_Q_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope_2_3/dec_avg_div_a/pipe_loop[1].reg_Q_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk_0 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.647%)  route 0.126ns (40.353%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.502ns
    Source Clock Delay      (SCD):    2.905ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        0.640     2.905    i_scope_2_3/dec_avg_div_a/adc_clk_01
    SLICE_X49Y100        FDRE                                         r  i_scope_2_3/dec_avg_div_a/reg_Q_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.141     3.046 r  i_scope_2_3/dec_avg_div_a/reg_Q_reg[0][2]/Q
                         net (fo=2, routed)           0.126     3.172    i_scope_2_3/dec_avg_div_a/reg_Q_reg[0]_6[2]
    SLICE_X47Y99         LUT4 (Prop_lut4_I1_O)        0.045     3.217 r  i_scope_2_3/dec_avg_div_a/pipe_loop[1].reg_Q[1][3]_i_1__1/O
                         net (fo=1, routed)           0.000     3.217    i_scope_2_3/dec_avg_div_a/reg_Q[3]
    SLICE_X47Y99         FDRE                                         r  i_scope_2_3/dec_avg_div_a/pipe_loop[1].reg_Q_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.580     2.646    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        0.827     3.502    i_scope_2_3/dec_avg_div_a/adc_clk_01
    SLICE_X47Y99         FDRE                                         r  i_scope_2_3/dec_avg_div_a/pipe_loop[1].reg_Q_reg[1][3]/C
                         clock pessimism             -0.415     3.087    
    SLICE_X47Y99         FDRE (Hold_fdre_C_D)         0.091     3.178    i_scope_2_3/dec_avg_div_a/pipe_loop[1].reg_Q_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -3.178    
                         arrival time                           3.217    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 i_scope_2_3/dec_avg_div_a/reg_Q_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope_2_3/dec_avg_div_a/pipe_loop[1].reg_Q_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk_0 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.420%)  route 0.132ns (41.580%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.502ns
    Source Clock Delay      (SCD):    2.905ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        0.640     2.905    i_scope_2_3/dec_avg_div_a/adc_clk_01
    SLICE_X49Y100        FDRE                                         r  i_scope_2_3/dec_avg_div_a/reg_Q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.141     3.046 r  i_scope_2_3/dec_avg_div_a/reg_Q_reg[0][0]/Q
                         net (fo=2, routed)           0.132     3.178    i_scope_2_3/dec_avg_div_a/reg_Q_reg[0]_6[0]
    SLICE_X48Y99         LUT4 (Prop_lut4_I1_O)        0.045     3.223 r  i_scope_2_3/dec_avg_div_a/pipe_loop[1].reg_Q[1][1]_i_1__1/O
                         net (fo=1, routed)           0.000     3.223    i_scope_2_3/dec_avg_div_a/reg_Q[1]
    SLICE_X48Y99         FDRE                                         r  i_scope_2_3/dec_avg_div_a/pipe_loop[1].reg_Q_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.580     2.646    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        0.827     3.502    i_scope_2_3/dec_avg_div_a/adc_clk_01
    SLICE_X48Y99         FDRE                                         r  i_scope_2_3/dec_avg_div_a/pipe_loop[1].reg_Q_reg[1][1]/C
                         clock pessimism             -0.415     3.087    
    SLICE_X48Y99         FDRE (Hold_fdre_C_D)         0.091     3.178    i_scope_2_3/dec_avg_div_a/pipe_loop[1].reg_Q_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -3.178    
                         arrival time                           3.223    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_adc_clk_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll_01/pll/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X4Y28     i_scope_0_1/i_dfilt1_chb/bb_mult/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X2Y28     i_scope_2_3/i_dfilt1_chb/bb_mult/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X3Y32     i_scope_2_3/i_dfilt1_cha/bb_mult/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X3Y28     i_scope_0_1/i_dfilt1_cha/bb_mult/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         8.000       4.313      DSP48_X3Y27     i_scope_0_1/i_dfilt1_cha/kk_mult_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         8.000       4.313      DSP48_X2Y33     i_scope_2_3/i_dfilt1_cha/kk_mult_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         8.000       4.313      DSP48_X4Y24     i_scope_0_1/i_dfilt1_chb/kk_mult_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X3Y21    i_scope_2_3/adc_a_buf_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X3Y15    i_scope_2_3/adc_a_buf_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X3Y18    i_scope_2_3/adc_b_buf_reg_0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll_01/pll/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X26Y73    ps/axi_master_2/axi_awfifo_reg_0_15_30_35/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X26Y73    ps/axi_master_2/axi_awfifo_reg_0_15_30_35/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X26Y73    ps/axi_master_2/axi_awfifo_reg_0_15_30_35/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X26Y73    ps/axi_master_2/axi_awfifo_reg_0_15_30_35/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X26Y73    ps/axi_master_2/axi_awfifo_reg_0_15_30_35/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X26Y73    ps/axi_master_2/axi_awfifo_reg_0_15_30_35/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X26Y73    ps/axi_master_2/axi_awfifo_reg_0_15_30_35/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X26Y73    ps/axi_master_2/axi_awfifo_reg_0_15_30_35/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y74    ps/axi_master_2/axi_awfifo_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y74    ps/axi_master_2/axi_awfifo_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X26Y75    ps/axi_master_2/axi_awfifo_reg_0_15_24_29/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X26Y75    ps/axi_master_2/axi_awfifo_reg_0_15_24_29/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X26Y75    ps/axi_master_2/axi_awfifo_reg_0_15_24_29/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X26Y73    ps/axi_master_2/axi_awfifo_reg_0_15_30_35/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X26Y73    ps/axi_master_2/axi_awfifo_reg_0_15_30_35/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X26Y73    ps/axi_master_2/axi_awfifo_reg_0_15_30_35/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X26Y73    ps/axi_master_2/axi_awfifo_reg_0_15_30_35/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X26Y73    ps/axi_master_2/axi_awfifo_reg_0_15_30_35/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X26Y73    ps/axi_master_2/axi_awfifo_reg_0_15_30_35/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X26Y73    ps/axi_master_2/axi_awfifo_reg_0_15_30_35/RAMD/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_ser_clk
  To Clock:  pll_ser_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_ser_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll_01/pll/CLKOUT4 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2   bufg_ser_clk/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         4.000       2.333      OLOGIC_X1Y96    i_daisy/i_tx/i_oserdese/CLK
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X1Y78    i_daisy/i_tx/ODDR_clk/C
Min Period  n/a     PLLE2_ADV/CLKOUT4  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  pll_01/pll/CLKOUT4
Max Period  n/a     PLLE2_ADV/CLKOUT4  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll_01/pll/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_23
  To Clock:  adc_clk_23

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk_23
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_i[1][1] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     IDELAYE2/C        n/a            2.360         8.000       5.640      IDELAY_X1Y67    channels[2].adc_decode[0].i_dly/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         8.000       5.640      IDELAY_X1Y55    channels[2].adc_decode[1].i_dly/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         8.000       5.640      IDELAY_X1Y58    channels[2].adc_decode[2].i_dly/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         8.000       5.640      IDELAY_X1Y57    channels[2].adc_decode[3].i_dly/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         8.000       5.640      IDELAY_X1Y81    channels[2].adc_decode[4].i_dly/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         8.000       5.640      IDELAY_X1Y82    channels[2].adc_decode[5].i_dly/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         8.000       5.640      IDELAY_X1Y60    channels[2].adc_decode[6].i_dly/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         8.000       5.640      IDELAY_X1Y99    channels[3].adc_decode[0].i_dly/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         8.000       5.640      IDELAY_X1Y61    channels[3].adc_decode[1].i_dly/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         8.000       5.640      IDELAY_X1Y89    channels[3].adc_decode[2].i_dly/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  pll_23/pll/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  pll_23/pll/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  pll_23/pll/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  pll_23/pll/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  pll_23/pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb_1
  To Clock:  clk_fb_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll_23/pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  pll_23/pll/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  pll_23/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  pll_23/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  pll_23/pll/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk_1
  To Clock:  pll_adc_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_adc_clk_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll_23/pll/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1   bufg_adc_clk_23/I
Min Period  n/a     IDDR/C             n/a            1.474         8.000       6.526      ILOGIC_X1Y67    channels[2].adc_decode[0].iddr_adc_dat_0/C
Min Period  n/a     IDDR/C             n/a            1.474         8.000       6.526      ILOGIC_X1Y55    channels[2].adc_decode[1].iddr_adc_dat_0/C
Min Period  n/a     IDDR/C             n/a            1.474         8.000       6.526      ILOGIC_X1Y58    channels[2].adc_decode[2].iddr_adc_dat_0/C
Min Period  n/a     IDDR/C             n/a            1.474         8.000       6.526      ILOGIC_X1Y57    channels[2].adc_decode[3].iddr_adc_dat_0/C
Min Period  n/a     IDDR/C             n/a            1.474         8.000       6.526      ILOGIC_X1Y81    channels[2].adc_decode[4].iddr_adc_dat_0/C
Min Period  n/a     IDDR/C             n/a            1.474         8.000       6.526      ILOGIC_X1Y82    channels[2].adc_decode[5].iddr_adc_dat_0/C
Min Period  n/a     IDDR/C             n/a            1.474         8.000       6.526      ILOGIC_X1Y60    channels[2].adc_decode[6].iddr_adc_dat_0/C
Min Period  n/a     IDDR/C             n/a            1.474         8.000       6.526      ILOGIC_X1Y99    channels[3].adc_decode[0].iddr_adc_dat_0/C
Min Period  n/a     IDDR/C             n/a            1.474         8.000       6.526      ILOGIC_X1Y61    channels[3].adc_decode[1].iddr_adc_dat_0/C
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  pll_23/pll/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.090ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.090ns  (required time - arrival time)
  Source:                 i_hk/spi_wait_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/spi_adr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.239ns  (logic 0.952ns (22.459%)  route 3.287ns (77.541%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 10.895 - 8.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         1.905     3.199    i_hk/O[0]
    SLICE_X64Y109        FDRE                                         r  i_hk/spi_wait_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y109        FDRE (Prop_fdre_C_Q)         0.456     3.655 r  i_hk/spi_wait_cnt_reg[9]/Q
                         net (fo=2, routed)           1.048     4.703    i_hk/spi_wait_cnt_reg[9]
    SLICE_X65Y109        LUT5 (Prop_lut5_I2_O)        0.124     4.827 r  i_hk/spi_dat[3]_i_7/O
                         net (fo=2, routed)           0.305     5.132    i_hk/spi_dat[3]_i_7_n_0
    SLICE_X65Y110        LUT6 (Prop_lut6_I0_O)        0.124     5.256 r  i_hk/spi_dat[3]_i_5/O
                         net (fo=1, routed)           0.154     5.410    i_hk/spi_dat[3]_i_5_n_0
    SLICE_X65Y110        LUT5 (Prop_lut5_I1_O)        0.124     5.534 r  i_hk/spi_dat[3]_i_3/O
                         net (fo=4, routed)           0.837     6.371    i_hk/spi_master/spi_adr_reg[3]
    SLICE_X67Y107        LUT6 (Prop_lut6_I3_O)        0.124     6.495 r  i_hk/spi_master/spi_dat[15]_i_1/O
                         net (fo=25, routed)          0.943     7.438    i_hk/spi_master_n_5
    SLICE_X66Y101        FDRE                                         r  i_hk/spi_adr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         1.716    10.895    i_hk/O[0]
    SLICE_X66Y101        FDRE                                         r  i_hk/spi_adr_reg[3]/C
                         clock pessimism              0.282    11.177    
                         clock uncertainty           -0.125    11.052    
    SLICE_X66Y101        FDRE (Setup_fdre_C_R)       -0.524    10.528    i_hk/spi_adr_reg[3]
  -------------------------------------------------------------------
                         required time                         10.528    
                         arrival time                          -7.438    
  -------------------------------------------------------------------
                         slack                                  3.090    

Slack (MET) :             3.090ns  (required time - arrival time)
  Source:                 i_hk/spi_wait_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/spi_dat_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.239ns  (logic 0.952ns (22.459%)  route 3.287ns (77.541%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 10.895 - 8.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         1.905     3.199    i_hk/O[0]
    SLICE_X64Y109        FDRE                                         r  i_hk/spi_wait_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y109        FDRE (Prop_fdre_C_Q)         0.456     3.655 r  i_hk/spi_wait_cnt_reg[9]/Q
                         net (fo=2, routed)           1.048     4.703    i_hk/spi_wait_cnt_reg[9]
    SLICE_X65Y109        LUT5 (Prop_lut5_I2_O)        0.124     4.827 r  i_hk/spi_dat[3]_i_7/O
                         net (fo=2, routed)           0.305     5.132    i_hk/spi_dat[3]_i_7_n_0
    SLICE_X65Y110        LUT6 (Prop_lut6_I0_O)        0.124     5.256 r  i_hk/spi_dat[3]_i_5/O
                         net (fo=1, routed)           0.154     5.410    i_hk/spi_dat[3]_i_5_n_0
    SLICE_X65Y110        LUT5 (Prop_lut5_I1_O)        0.124     5.534 r  i_hk/spi_dat[3]_i_3/O
                         net (fo=4, routed)           0.837     6.371    i_hk/spi_master/spi_adr_reg[3]
    SLICE_X67Y107        LUT6 (Prop_lut6_I3_O)        0.124     6.495 r  i_hk/spi_master/spi_dat[15]_i_1/O
                         net (fo=25, routed)          0.943     7.438    i_hk/spi_master_n_5
    SLICE_X66Y101        FDRE                                         r  i_hk/spi_dat_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         1.716    10.895    i_hk/O[0]
    SLICE_X66Y101        FDRE                                         r  i_hk/spi_dat_reg[10]/C
                         clock pessimism              0.282    11.177    
                         clock uncertainty           -0.125    11.052    
    SLICE_X66Y101        FDRE (Setup_fdre_C_R)       -0.524    10.528    i_hk/spi_dat_reg[10]
  -------------------------------------------------------------------
                         required time                         10.528    
                         arrival time                          -7.438    
  -------------------------------------------------------------------
                         slack                                  3.090    

Slack (MET) :             3.090ns  (required time - arrival time)
  Source:                 i_hk/spi_wait_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/spi_dat_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.239ns  (logic 0.952ns (22.459%)  route 3.287ns (77.541%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 10.895 - 8.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         1.905     3.199    i_hk/O[0]
    SLICE_X64Y109        FDRE                                         r  i_hk/spi_wait_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y109        FDRE (Prop_fdre_C_Q)         0.456     3.655 r  i_hk/spi_wait_cnt_reg[9]/Q
                         net (fo=2, routed)           1.048     4.703    i_hk/spi_wait_cnt_reg[9]
    SLICE_X65Y109        LUT5 (Prop_lut5_I2_O)        0.124     4.827 r  i_hk/spi_dat[3]_i_7/O
                         net (fo=2, routed)           0.305     5.132    i_hk/spi_dat[3]_i_7_n_0
    SLICE_X65Y110        LUT6 (Prop_lut6_I0_O)        0.124     5.256 r  i_hk/spi_dat[3]_i_5/O
                         net (fo=1, routed)           0.154     5.410    i_hk/spi_dat[3]_i_5_n_0
    SLICE_X65Y110        LUT5 (Prop_lut5_I1_O)        0.124     5.534 r  i_hk/spi_dat[3]_i_3/O
                         net (fo=4, routed)           0.837     6.371    i_hk/spi_master/spi_adr_reg[3]
    SLICE_X67Y107        LUT6 (Prop_lut6_I3_O)        0.124     6.495 r  i_hk/spi_master/spi_dat[15]_i_1/O
                         net (fo=25, routed)          0.943     7.438    i_hk/spi_master_n_5
    SLICE_X66Y101        FDRE                                         r  i_hk/spi_dat_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         1.716    10.895    i_hk/O[0]
    SLICE_X66Y101        FDRE                                         r  i_hk/spi_dat_reg[12]/C
                         clock pessimism              0.282    11.177    
                         clock uncertainty           -0.125    11.052    
    SLICE_X66Y101        FDRE (Setup_fdre_C_R)       -0.524    10.528    i_hk/spi_dat_reg[12]
  -------------------------------------------------------------------
                         required time                         10.528    
                         arrival time                          -7.438    
  -------------------------------------------------------------------
                         slack                                  3.090    

Slack (MET) :             3.090ns  (required time - arrival time)
  Source:                 i_hk/spi_wait_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/spi_dat_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.239ns  (logic 0.952ns (22.459%)  route 3.287ns (77.541%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 10.895 - 8.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         1.905     3.199    i_hk/O[0]
    SLICE_X64Y109        FDRE                                         r  i_hk/spi_wait_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y109        FDRE (Prop_fdre_C_Q)         0.456     3.655 r  i_hk/spi_wait_cnt_reg[9]/Q
                         net (fo=2, routed)           1.048     4.703    i_hk/spi_wait_cnt_reg[9]
    SLICE_X65Y109        LUT5 (Prop_lut5_I2_O)        0.124     4.827 r  i_hk/spi_dat[3]_i_7/O
                         net (fo=2, routed)           0.305     5.132    i_hk/spi_dat[3]_i_7_n_0
    SLICE_X65Y110        LUT6 (Prop_lut6_I0_O)        0.124     5.256 r  i_hk/spi_dat[3]_i_5/O
                         net (fo=1, routed)           0.154     5.410    i_hk/spi_dat[3]_i_5_n_0
    SLICE_X65Y110        LUT5 (Prop_lut5_I1_O)        0.124     5.534 r  i_hk/spi_dat[3]_i_3/O
                         net (fo=4, routed)           0.837     6.371    i_hk/spi_master/spi_adr_reg[3]
    SLICE_X67Y107        LUT6 (Prop_lut6_I3_O)        0.124     6.495 r  i_hk/spi_master/spi_dat[15]_i_1/O
                         net (fo=25, routed)          0.943     7.438    i_hk/spi_master_n_5
    SLICE_X66Y101        FDRE                                         r  i_hk/spi_dat_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         1.716    10.895    i_hk/O[0]
    SLICE_X66Y101        FDRE                                         r  i_hk/spi_dat_reg[13]/C
                         clock pessimism              0.282    11.177    
                         clock uncertainty           -0.125    11.052    
    SLICE_X66Y101        FDRE (Setup_fdre_C_R)       -0.524    10.528    i_hk/spi_dat_reg[13]
  -------------------------------------------------------------------
                         required time                         10.528    
                         arrival time                          -7.438    
  -------------------------------------------------------------------
                         slack                                  3.090    

Slack (MET) :             3.090ns  (required time - arrival time)
  Source:                 i_hk/spi_wait_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/spi_dat_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.239ns  (logic 0.952ns (22.459%)  route 3.287ns (77.541%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 10.895 - 8.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         1.905     3.199    i_hk/O[0]
    SLICE_X64Y109        FDRE                                         r  i_hk/spi_wait_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y109        FDRE (Prop_fdre_C_Q)         0.456     3.655 r  i_hk/spi_wait_cnt_reg[9]/Q
                         net (fo=2, routed)           1.048     4.703    i_hk/spi_wait_cnt_reg[9]
    SLICE_X65Y109        LUT5 (Prop_lut5_I2_O)        0.124     4.827 r  i_hk/spi_dat[3]_i_7/O
                         net (fo=2, routed)           0.305     5.132    i_hk/spi_dat[3]_i_7_n_0
    SLICE_X65Y110        LUT6 (Prop_lut6_I0_O)        0.124     5.256 r  i_hk/spi_dat[3]_i_5/O
                         net (fo=1, routed)           0.154     5.410    i_hk/spi_dat[3]_i_5_n_0
    SLICE_X65Y110        LUT5 (Prop_lut5_I1_O)        0.124     5.534 r  i_hk/spi_dat[3]_i_3/O
                         net (fo=4, routed)           0.837     6.371    i_hk/spi_master/spi_adr_reg[3]
    SLICE_X67Y107        LUT6 (Prop_lut6_I3_O)        0.124     6.495 r  i_hk/spi_master/spi_dat[15]_i_1/O
                         net (fo=25, routed)          0.943     7.438    i_hk/spi_master_n_5
    SLICE_X66Y101        FDRE                                         r  i_hk/spi_dat_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         1.716    10.895    i_hk/O[0]
    SLICE_X66Y101        FDRE                                         r  i_hk/spi_dat_reg[15]/C
                         clock pessimism              0.282    11.177    
                         clock uncertainty           -0.125    11.052    
    SLICE_X66Y101        FDRE (Setup_fdre_C_R)       -0.524    10.528    i_hk/spi_dat_reg[15]
  -------------------------------------------------------------------
                         required time                         10.528    
                         arrival time                          -7.438    
  -------------------------------------------------------------------
                         slack                                  3.090    

Slack (MET) :             3.090ns  (required time - arrival time)
  Source:                 i_hk/spi_wait_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/spi_dat_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.239ns  (logic 0.952ns (22.459%)  route 3.287ns (77.541%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 10.895 - 8.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         1.905     3.199    i_hk/O[0]
    SLICE_X64Y109        FDRE                                         r  i_hk/spi_wait_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y109        FDRE (Prop_fdre_C_Q)         0.456     3.655 r  i_hk/spi_wait_cnt_reg[9]/Q
                         net (fo=2, routed)           1.048     4.703    i_hk/spi_wait_cnt_reg[9]
    SLICE_X65Y109        LUT5 (Prop_lut5_I2_O)        0.124     4.827 r  i_hk/spi_dat[3]_i_7/O
                         net (fo=2, routed)           0.305     5.132    i_hk/spi_dat[3]_i_7_n_0
    SLICE_X65Y110        LUT6 (Prop_lut6_I0_O)        0.124     5.256 r  i_hk/spi_dat[3]_i_5/O
                         net (fo=1, routed)           0.154     5.410    i_hk/spi_dat[3]_i_5_n_0
    SLICE_X65Y110        LUT5 (Prop_lut5_I1_O)        0.124     5.534 r  i_hk/spi_dat[3]_i_3/O
                         net (fo=4, routed)           0.837     6.371    i_hk/spi_master/spi_adr_reg[3]
    SLICE_X67Y107        LUT6 (Prop_lut6_I3_O)        0.124     6.495 r  i_hk/spi_master/spi_dat[15]_i_1/O
                         net (fo=25, routed)          0.943     7.438    i_hk/spi_master_n_5
    SLICE_X66Y101        FDRE                                         r  i_hk/spi_dat_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         1.716    10.895    i_hk/O[0]
    SLICE_X66Y101        FDRE                                         r  i_hk/spi_dat_reg[5]/C
                         clock pessimism              0.282    11.177    
                         clock uncertainty           -0.125    11.052    
    SLICE_X66Y101        FDRE (Setup_fdre_C_R)       -0.524    10.528    i_hk/spi_dat_reg[5]
  -------------------------------------------------------------------
                         required time                         10.528    
                         arrival time                          -7.438    
  -------------------------------------------------------------------
                         slack                                  3.090    

Slack (MET) :             3.090ns  (required time - arrival time)
  Source:                 i_hk/spi_wait_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/spi_dat_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.239ns  (logic 0.952ns (22.459%)  route 3.287ns (77.541%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 10.895 - 8.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         1.905     3.199    i_hk/O[0]
    SLICE_X64Y109        FDRE                                         r  i_hk/spi_wait_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y109        FDRE (Prop_fdre_C_Q)         0.456     3.655 r  i_hk/spi_wait_cnt_reg[9]/Q
                         net (fo=2, routed)           1.048     4.703    i_hk/spi_wait_cnt_reg[9]
    SLICE_X65Y109        LUT5 (Prop_lut5_I2_O)        0.124     4.827 r  i_hk/spi_dat[3]_i_7/O
                         net (fo=2, routed)           0.305     5.132    i_hk/spi_dat[3]_i_7_n_0
    SLICE_X65Y110        LUT6 (Prop_lut6_I0_O)        0.124     5.256 r  i_hk/spi_dat[3]_i_5/O
                         net (fo=1, routed)           0.154     5.410    i_hk/spi_dat[3]_i_5_n_0
    SLICE_X65Y110        LUT5 (Prop_lut5_I1_O)        0.124     5.534 r  i_hk/spi_dat[3]_i_3/O
                         net (fo=4, routed)           0.837     6.371    i_hk/spi_master/spi_adr_reg[3]
    SLICE_X67Y107        LUT6 (Prop_lut6_I3_O)        0.124     6.495 r  i_hk/spi_master/spi_dat[15]_i_1/O
                         net (fo=25, routed)          0.943     7.438    i_hk/spi_master_n_5
    SLICE_X66Y101        FDRE                                         r  i_hk/spi_dat_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         1.716    10.895    i_hk/O[0]
    SLICE_X66Y101        FDRE                                         r  i_hk/spi_dat_reg[6]/C
                         clock pessimism              0.282    11.177    
                         clock uncertainty           -0.125    11.052    
    SLICE_X66Y101        FDRE (Setup_fdre_C_R)       -0.524    10.528    i_hk/spi_dat_reg[6]
  -------------------------------------------------------------------
                         required time                         10.528    
                         arrival time                          -7.438    
  -------------------------------------------------------------------
                         slack                                  3.090    

Slack (MET) :             3.090ns  (required time - arrival time)
  Source:                 i_hk/spi_wait_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/spi_dat_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.239ns  (logic 0.952ns (22.459%)  route 3.287ns (77.541%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 10.895 - 8.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         1.905     3.199    i_hk/O[0]
    SLICE_X64Y109        FDRE                                         r  i_hk/spi_wait_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y109        FDRE (Prop_fdre_C_Q)         0.456     3.655 r  i_hk/spi_wait_cnt_reg[9]/Q
                         net (fo=2, routed)           1.048     4.703    i_hk/spi_wait_cnt_reg[9]
    SLICE_X65Y109        LUT5 (Prop_lut5_I2_O)        0.124     4.827 r  i_hk/spi_dat[3]_i_7/O
                         net (fo=2, routed)           0.305     5.132    i_hk/spi_dat[3]_i_7_n_0
    SLICE_X65Y110        LUT6 (Prop_lut6_I0_O)        0.124     5.256 r  i_hk/spi_dat[3]_i_5/O
                         net (fo=1, routed)           0.154     5.410    i_hk/spi_dat[3]_i_5_n_0
    SLICE_X65Y110        LUT5 (Prop_lut5_I1_O)        0.124     5.534 r  i_hk/spi_dat[3]_i_3/O
                         net (fo=4, routed)           0.837     6.371    i_hk/spi_master/spi_adr_reg[3]
    SLICE_X67Y107        LUT6 (Prop_lut6_I3_O)        0.124     6.495 r  i_hk/spi_master/spi_dat[15]_i_1/O
                         net (fo=25, routed)          0.943     7.438    i_hk/spi_master_n_5
    SLICE_X66Y101        FDRE                                         r  i_hk/spi_dat_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         1.716    10.895    i_hk/O[0]
    SLICE_X66Y101        FDRE                                         r  i_hk/spi_dat_reg[7]/C
                         clock pessimism              0.282    11.177    
                         clock uncertainty           -0.125    11.052    
    SLICE_X66Y101        FDRE (Setup_fdre_C_R)       -0.524    10.528    i_hk/spi_dat_reg[7]
  -------------------------------------------------------------------
                         required time                         10.528    
                         arrival time                          -7.438    
  -------------------------------------------------------------------
                         slack                                  3.090    

Slack (MET) :             3.185ns  (required time - arrival time)
  Source:                 i_hk/spi_wait_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/spi_dat_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.239ns  (logic 0.952ns (22.459%)  route 3.287ns (77.541%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 10.895 - 8.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         1.905     3.199    i_hk/O[0]
    SLICE_X64Y109        FDRE                                         r  i_hk/spi_wait_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y109        FDRE (Prop_fdre_C_Q)         0.456     3.655 r  i_hk/spi_wait_cnt_reg[9]/Q
                         net (fo=2, routed)           1.048     4.703    i_hk/spi_wait_cnt_reg[9]
    SLICE_X65Y109        LUT5 (Prop_lut5_I2_O)        0.124     4.827 r  i_hk/spi_dat[3]_i_7/O
                         net (fo=2, routed)           0.305     5.132    i_hk/spi_dat[3]_i_7_n_0
    SLICE_X65Y110        LUT6 (Prop_lut6_I0_O)        0.124     5.256 r  i_hk/spi_dat[3]_i_5/O
                         net (fo=1, routed)           0.154     5.410    i_hk/spi_dat[3]_i_5_n_0
    SLICE_X65Y110        LUT5 (Prop_lut5_I1_O)        0.124     5.534 r  i_hk/spi_dat[3]_i_3/O
                         net (fo=4, routed)           0.837     6.371    i_hk/spi_master/spi_adr_reg[3]
    SLICE_X67Y107        LUT6 (Prop_lut6_I3_O)        0.124     6.495 r  i_hk/spi_master/spi_dat[15]_i_1/O
                         net (fo=25, routed)          0.943     7.438    i_hk/spi_master_n_5
    SLICE_X67Y101        FDRE                                         r  i_hk/spi_dat_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         1.716    10.895    i_hk/O[0]
    SLICE_X67Y101        FDRE                                         r  i_hk/spi_dat_reg[14]/C
                         clock pessimism              0.282    11.177    
                         clock uncertainty           -0.125    11.052    
    SLICE_X67Y101        FDRE (Setup_fdre_C_R)       -0.429    10.623    i_hk/spi_dat_reg[14]
  -------------------------------------------------------------------
                         required time                         10.623    
                         arrival time                          -7.438    
  -------------------------------------------------------------------
                         slack                                  3.185    

Slack (MET) :             3.185ns  (required time - arrival time)
  Source:                 i_hk/spi_wait_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/spi_dat_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.239ns  (logic 0.952ns (22.459%)  route 3.287ns (77.541%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 10.895 - 8.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         1.905     3.199    i_hk/O[0]
    SLICE_X64Y109        FDRE                                         r  i_hk/spi_wait_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y109        FDRE (Prop_fdre_C_Q)         0.456     3.655 r  i_hk/spi_wait_cnt_reg[9]/Q
                         net (fo=2, routed)           1.048     4.703    i_hk/spi_wait_cnt_reg[9]
    SLICE_X65Y109        LUT5 (Prop_lut5_I2_O)        0.124     4.827 r  i_hk/spi_dat[3]_i_7/O
                         net (fo=2, routed)           0.305     5.132    i_hk/spi_dat[3]_i_7_n_0
    SLICE_X65Y110        LUT6 (Prop_lut6_I0_O)        0.124     5.256 r  i_hk/spi_dat[3]_i_5/O
                         net (fo=1, routed)           0.154     5.410    i_hk/spi_dat[3]_i_5_n_0
    SLICE_X65Y110        LUT5 (Prop_lut5_I1_O)        0.124     5.534 r  i_hk/spi_dat[3]_i_3/O
                         net (fo=4, routed)           0.837     6.371    i_hk/spi_master/spi_adr_reg[3]
    SLICE_X67Y107        LUT6 (Prop_lut6_I3_O)        0.124     6.495 r  i_hk/spi_master/spi_dat[15]_i_1/O
                         net (fo=25, routed)          0.943     7.438    i_hk/spi_master_n_5
    SLICE_X67Y101        FDRE                                         r  i_hk/spi_dat_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         1.716    10.895    i_hk/O[0]
    SLICE_X67Y101        FDRE                                         r  i_hk/spi_dat_reg[4]/C
                         clock pessimism              0.282    11.177    
                         clock uncertainty           -0.125    11.052    
    SLICE_X67Y101        FDRE (Setup_fdre_C_R)       -0.429    10.623    i_hk/spi_dat_reg[4]
  -------------------------------------------------------------------
                         required time                         10.623    
                         arrival time                          -7.438    
  -------------------------------------------------------------------
                         slack                                  3.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 i_hk/spi_adr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/spi_master/spi_h_word_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         0.661     0.997    i_hk/O[0]
    SLICE_X64Y104        FDRE                                         r  i_hk/spi_adr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y104        FDRE (Prop_fdre_C_Q)         0.128     1.125 r  i_hk/spi_adr_reg[2]/Q
                         net (fo=1, routed)           0.059     1.184    i_hk/spi_master/spi_h_word_reg_reg[15]_0[2]
    SLICE_X65Y104        FDRE                                         r  i_hk/spi_master/spi_h_word_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         0.934     1.300    i_hk/spi_master/O[0]
    SLICE_X65Y104        FDRE                                         r  i_hk/spi_master/spi_h_word_reg_reg[2]/C
                         clock pessimism             -0.290     1.010    
    SLICE_X65Y104        FDRE (Hold_fdre_C_D)         0.016     1.026    i_hk/spi_master/spi_h_word_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 i_hk/spi_master/spi_busy_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/spi_master/spi_clk_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.512%)  route 0.127ns (40.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         0.660     0.996    i_hk/spi_master/O[0]
    SLICE_X67Y108        FDSE                                         r  i_hk/spi_master/spi_busy_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y108        FDSE (Prop_fdse_C_Q)         0.141     1.137 r  i_hk/spi_master/spi_busy_reg_inv/Q
                         net (fo=53, routed)          0.127     1.264    i_hk/spi_master/spi_state3
    SLICE_X66Y108        LUT6 (Prop_lut6_I4_O)        0.045     1.309 r  i_hk/spi_master/spi_clk_en_i_1/O
                         net (fo=1, routed)           0.000     1.309    i_hk/spi_master/spi_clk_en_i_1_n_0
    SLICE_X66Y108        FDRE                                         r  i_hk/spi_master/spi_clk_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         0.933     1.299    i_hk/spi_master/O[0]
    SLICE_X66Y108        FDRE                                         r  i_hk/spi_master/spi_clk_en_reg/C
                         clock pessimism             -0.290     1.009    
    SLICE_X66Y108        FDRE (Hold_fdre_C_D)         0.121     1.130    i_hk/spi_master/spi_clk_en_reg
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 i_hk/spi_dat_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/spi_master/spi_l_word_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.256%)  route 0.108ns (39.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         0.662     0.998    i_hk/O[0]
    SLICE_X66Y101        FDRE                                         r  i_hk/spi_dat_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y101        FDRE (Prop_fdre_C_Q)         0.164     1.162 r  i_hk/spi_dat_reg[13]/Q
                         net (fo=1, routed)           0.108     1.270    i_hk/spi_master/D[13]
    SLICE_X66Y102        FDRE                                         r  i_hk/spi_master/spi_l_word_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         0.935     1.301    i_hk/spi_master/O[0]
    SLICE_X66Y102        FDRE                                         r  i_hk/spi_master/spi_l_word_reg_reg[13]/C
                         clock pessimism             -0.287     1.014    
    SLICE_X66Y102        FDRE (Hold_fdre_C_D)         0.076     1.090    i_hk/spi_master/spi_l_word_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 i_hk/spi_dat_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/spi_master/spi_l_word_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         0.662     0.998    i_hk/O[0]
    SLICE_X66Y101        FDRE                                         r  i_hk/spi_dat_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y101        FDRE (Prop_fdre_C_Q)         0.164     1.162 r  i_hk/spi_dat_reg[12]/Q
                         net (fo=1, routed)           0.100     1.262    i_hk/spi_master/D[12]
    SLICE_X65Y101        FDRE                                         r  i_hk/spi_master/spi_l_word_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         0.935     1.301    i_hk/spi_master/O[0]
    SLICE_X65Y101        FDRE                                         r  i_hk/spi_master/spi_l_word_reg_reg[12]/C
                         clock pessimism             -0.287     1.014    
    SLICE_X65Y101        FDRE (Hold_fdre_C_D)         0.066     1.080    i_hk/spi_master/spi_l_word_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 i_hk/spi_adr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/spi_master/spi_h_word_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         0.661     0.997    i_hk/O[0]
    SLICE_X66Y105        FDRE                                         r  i_hk/spi_adr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y105        FDRE (Prop_fdre_C_Q)         0.164     1.161 r  i_hk/spi_adr_reg[12]/Q
                         net (fo=1, routed)           0.112     1.273    i_hk/spi_master/spi_h_word_reg_reg[15]_0[12]
    SLICE_X66Y106        FDRE                                         r  i_hk/spi_master/spi_h_word_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         0.934     1.300    i_hk/spi_master/O[0]
    SLICE_X66Y106        FDRE                                         r  i_hk/spi_master/spi_h_word_reg_reg[12]/C
                         clock pessimism             -0.287     1.013    
    SLICE_X66Y106        FDRE (Hold_fdre_C_D)         0.063     1.076    i_hk/spi_master/spi_h_word_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.076    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 i_hk/spi_adr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/spi_master/spi_h_word_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.795%)  route 0.148ns (51.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         0.662     0.998    i_hk/O[0]
    SLICE_X64Y102        FDRE                                         r  i_hk/spi_adr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y102        FDRE (Prop_fdre_C_Q)         0.141     1.139 r  i_hk/spi_adr_reg[9]/Q
                         net (fo=1, routed)           0.148     1.287    i_hk/spi_master/spi_h_word_reg_reg[15]_0[9]
    SLICE_X65Y104        FDRE                                         r  i_hk/spi_master/spi_h_word_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         0.934     1.300    i_hk/spi_master/O[0]
    SLICE_X65Y104        FDRE                                         r  i_hk/spi_master/spi_h_word_reg_reg[9]/C
                         clock pessimism             -0.287     1.013    
    SLICE_X65Y104        FDRE (Hold_fdre_C_D)         0.075     1.088    i_hk/spi_master/spi_h_word_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 i_hk/spi_dat_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/spi_master/spi_l_word_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.176%)  route 0.158ns (52.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         0.662     0.998    i_hk/O[0]
    SLICE_X67Y101        FDRE                                         r  i_hk/spi_dat_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y101        FDRE (Prop_fdre_C_Q)         0.141     1.139 r  i_hk/spi_dat_reg[8]/Q
                         net (fo=1, routed)           0.158     1.297    i_hk/spi_master/D[8]
    SLICE_X65Y101        FDRE                                         r  i_hk/spi_master/spi_l_word_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         0.935     1.301    i_hk/spi_master/O[0]
    SLICE_X65Y101        FDRE                                         r  i_hk/spi_master/spi_l_word_reg_reg[8]/C
                         clock pessimism             -0.287     1.014    
    SLICE_X65Y101        FDRE (Hold_fdre_C_D)         0.075     1.089    i_hk/spi_master/spi_l_word_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 i_hk/spi_adr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/spi_master/spi_h_word_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         0.661     0.997    i_hk/O[0]
    SLICE_X66Y105        FDRE                                         r  i_hk/spi_adr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y105        FDRE (Prop_fdre_C_Q)         0.164     1.161 r  i_hk/spi_adr_reg[11]/Q
                         net (fo=1, routed)           0.112     1.273    i_hk/spi_master/spi_h_word_reg_reg[15]_0[11]
    SLICE_X66Y106        FDRE                                         r  i_hk/spi_master/spi_h_word_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         0.934     1.300    i_hk/spi_master/O[0]
    SLICE_X66Y106        FDRE                                         r  i_hk/spi_master/spi_h_word_reg_reg[11]/C
                         clock pessimism             -0.287     1.013    
    SLICE_X66Y106        FDRE (Hold_fdre_C_D)         0.052     1.065    i_hk/spi_master/spi_h_word_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 i_hk/spi_dat_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/spi_master/spi_l_word_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.686%)  route 0.120ns (48.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         0.661     0.997    i_hk/O[0]
    SLICE_X64Y104        FDRE                                         r  i_hk/spi_dat_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y104        FDRE (Prop_fdre_C_Q)         0.128     1.125 r  i_hk/spi_dat_reg[3]/Q
                         net (fo=1, routed)           0.120     1.245    i_hk/spi_master/D[3]
    SLICE_X65Y102        FDRE                                         r  i_hk/spi_master/spi_l_word_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         0.935     1.301    i_hk/spi_master/O[0]
    SLICE_X65Y102        FDRE                                         r  i_hk/spi_master/spi_l_word_reg_reg[3]/C
                         clock pessimism             -0.287     1.014    
    SLICE_X65Y102        FDRE (Hold_fdre_C_D)         0.022     1.036    i_hk/spi_master/spi_l_word_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 i_hk/spi_dat_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/spi_master/spi_l_word_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.148ns (58.497%)  route 0.105ns (41.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         0.662     0.998    i_hk/O[0]
    SLICE_X66Y101        FDRE                                         r  i_hk/spi_dat_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y101        FDRE (Prop_fdre_C_Q)         0.148     1.146 r  i_hk/spi_dat_reg[5]/Q
                         net (fo=1, routed)           0.105     1.251    i_hk/spi_master/D[5]
    SLICE_X65Y101        FDRE                                         r  i_hk/spi_master/spi_l_word_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         0.935     1.301    i_hk/spi_master/O[0]
    SLICE_X65Y101        FDRE                                         r  i_hk/spi_master/spi_l_word_reg_reg[5]/C
                         clock pessimism             -0.287     1.014    
    SLICE_X65Y101        FDRE (Hold_fdre_C_D)         0.018     1.032    i_hk/spi_master/spi_l_word_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y20  ps/fclk_buf[0]/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X66Y107   i_hk/FSM_sequential_spi_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X65Y108   i_hk/FSM_sequential_spi_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X65Y108   i_hk/FSM_sequential_spi_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X64Y104   i_hk/spi_adr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X66Y105   i_hk/spi_adr_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X66Y105   i_hk/spi_adr_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X66Y105   i_hk/spi_adr_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X64Y105   i_hk/spi_adr_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X66Y105   i_hk/spi_adr_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y107   i_hk/FSM_sequential_spi_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y107   i_hk/FSM_sequential_spi_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X65Y108   i_hk/FSM_sequential_spi_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X65Y108   i_hk/FSM_sequential_spi_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X65Y108   i_hk/FSM_sequential_spi_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X65Y108   i_hk/FSM_sequential_spi_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X64Y104   i_hk/spi_adr_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y105   i_hk/spi_adr_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y105   i_hk/spi_adr_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y105   i_hk/spi_adr_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y107   i_hk/FSM_sequential_spi_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X65Y108   i_hk/FSM_sequential_spi_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X65Y108   i_hk/FSM_sequential_spi_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X64Y104   i_hk/spi_adr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y105   i_hk/spi_adr_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y105   i_hk/spi_adr_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y105   i_hk/spi_adr_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X64Y105   i_hk/spi_adr_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y105   i_hk/spi_adr_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y105   i_hk/spi_adr_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_3
  To Clock:  clk_fpga_3

Setup :            0  Failing Endpoints,  Worst Slack        0.309ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.507ns  (logic 1.375ns (30.506%)  route 3.132ns (69.494%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.808ns = ( 7.808 - 5.000 ) 
    Source Clock Delay      (SCD):    3.188ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.193     1.193    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         1.894     3.188    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X54Y117        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y117        FDRE (Prop_fdre_C_Q)         0.478     3.666 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[2]/Q
                         net (fo=7, routed)           0.681     4.347    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/Q[2]
    SLICE_X55Y117        LUT3 (Prop_lut3_I2_O)        0.295     4.642 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[2]_i_2/O
                         net (fo=2, routed)           0.805     5.447    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[2]_i_2_n_0
    SLICE_X52Y120        LUT6 (Prop_lut6_I4_O)        0.124     5.571 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[1]_i_1/O
                         net (fo=6, routed)           0.828     6.399    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r_reg[2]_0[0]
    SLICE_X52Y121        LUT5 (Prop_lut5_I2_O)        0.152     6.551 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[3]_i_2/O
                         net (fo=3, routed)           0.819     7.369    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[3]_i_2_n_0
    SLICE_X52Y120        LUT3 (Prop_lut3_I1_O)        0.326     7.695 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[2]_i_1/O
                         net (fo=1, routed)           0.000     7.695    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]_0[2]
    SLICE_X52Y120        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.088     6.088    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         1.629     7.808    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X52Y120        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/C
                         clock pessimism              0.247     8.055    
                         clock uncertainty           -0.083     7.972    
    SLICE_X52Y120        FDRE (Setup_fdre_C_D)        0.032     8.004    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]
  -------------------------------------------------------------------
                         required time                          8.004    
                         arrival time                          -7.695    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.533ns  (logic 1.401ns (30.905%)  route 3.132ns (69.095%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.808ns = ( 7.808 - 5.000 ) 
    Source Clock Delay      (SCD):    3.188ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.193     1.193    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         1.894     3.188    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X54Y117        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y117        FDRE (Prop_fdre_C_Q)         0.478     3.666 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[2]/Q
                         net (fo=7, routed)           0.681     4.347    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/Q[2]
    SLICE_X55Y117        LUT3 (Prop_lut3_I2_O)        0.295     4.642 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[2]_i_2/O
                         net (fo=2, routed)           0.805     5.447    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[2]_i_2_n_0
    SLICE_X52Y120        LUT6 (Prop_lut6_I4_O)        0.124     5.571 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[1]_i_1/O
                         net (fo=6, routed)           0.828     6.399    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r_reg[2]_0[0]
    SLICE_X52Y121        LUT5 (Prop_lut5_I2_O)        0.152     6.551 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[3]_i_2/O
                         net (fo=3, routed)           0.819     7.369    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[3]_i_2_n_0
    SLICE_X52Y120        LUT4 (Prop_lut4_I2_O)        0.352     7.721 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[3]_i_1/O
                         net (fo=1, routed)           0.000     7.721    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]_0[3]
    SLICE_X52Y120        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.088     6.088    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         1.629     7.808    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X52Y120        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/C
                         clock pessimism              0.247     8.055    
                         clock uncertainty           -0.083     7.972    
    SLICE_X52Y120        FDRE (Setup_fdre_C_D)        0.075     8.047    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.047    
                         arrival time                          -7.721    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DADDR[2]
                            (rising edge-triggered cell XADC clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 1.056ns (29.781%)  route 2.490ns (70.219%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 7.881 - 5.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.193     1.193    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         1.891     3.185    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X56Y120        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=15, routed)          0.587     4.228    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_0
    SLICE_X59Y120        LUT2 (Prop_lut2_I0_O)        0.153     4.381 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=8, routed)           0.531     4.912    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X65Y120        LUT6 (Prop_lut6_I1_O)        0.327     5.239 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[4]_INST_0/O
                         net (fo=1, routed)           0.561     5.800    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_awaddr[2]
    SLICE_X64Y122        LUT3 (Prop_lut3_I2_O)        0.120     5.920 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/XADC_INST_i_8/O
                         net (fo=25, routed)          0.811     6.731    ps/system_i/xadc/inst/AXI_XADC_CORE_I/status_reg_reg[7]_0[0]
    XADC_X0Y0            XADC                                         r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.088     6.088    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         1.702     7.881    ps/system_i/xadc/inst/AXI_XADC_CORE_I/s_axi_aclk
    XADC_X0Y0            XADC                                         r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
                         clock pessimism              0.247     8.128    
                         clock uncertainty           -0.083     8.045    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DADDR[2])
                                                     -0.902     7.143    ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST
  -------------------------------------------------------------------
                         required time                          7.143    
                         arrival time                          -6.731    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DADDR[1]
                            (rising edge-triggered cell XADC clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 1.060ns (28.623%)  route 2.643ns (71.377%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 7.881 - 5.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.193     1.193    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         1.891     3.185    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X56Y120        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=15, routed)          0.587     4.228    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_0
    SLICE_X59Y120        LUT2 (Prop_lut2_I0_O)        0.153     4.381 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=8, routed)           0.667     5.048    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X55Y120        LUT6 (Prop_lut6_I1_O)        0.327     5.375 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[3]_INST_0/O
                         net (fo=5, routed)           0.770     6.145    ps/system_i/xadc/inst/AXI_XADC_CORE_I/s_axi_awaddr[1]
    SLICE_X65Y122        LUT3 (Prop_lut3_I2_O)        0.124     6.269 r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST_i_9/O
                         net (fo=1, routed)           0.619     6.888    ps/system_i/xadc/inst/AXI_XADC_CORE_I/bus2ip_addr[3]
    XADC_X0Y0            XADC                                         r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.088     6.088    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         1.702     7.881    ps/system_i/xadc/inst/AXI_XADC_CORE_I/s_axi_aclk
    XADC_X0Y0            XADC                                         r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
                         clock pessimism              0.247     8.128    
                         clock uncertainty           -0.083     8.045    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DADDR[1])
                                                     -0.699     7.346    ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST
  -------------------------------------------------------------------
                         required time                          7.346    
                         arrival time                          -6.888    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.437ns  (logic 2.267ns (51.091%)  route 2.170ns (48.909%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 7.875 - 5.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.193     1.193    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         1.890     3.184    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X57Y121        FDSE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y121        FDSE (Prop_fdse_C_Q)         0.419     3.603 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=23, routed)          0.889     4.492    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]
    SLICE_X55Y122        LUT5 (Prop_lut5_I0_O)        0.299     4.791 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2/O
                         net (fo=3, routed)           0.310     5.101    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X55Y124        LUT6 (Prop_lut6_I1_O)        0.124     5.225 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.678     5.904    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X56Y121        LUT4 (Prop_lut4_I1_O)        0.124     6.028 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.028    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X56Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.578 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.578    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X56Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.692 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.692    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X56Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.026 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.292     7.318    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X59Y123        LUT3 (Prop_lut3_I0_O)        0.303     7.621 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     7.621    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X59Y123        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.088     6.088    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         1.696     7.875    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X59Y123        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.283     8.158    
                         clock uncertainty           -0.083     8.075    
    SLICE_X59Y123        FDRE (Setup_fdre_C_D)        0.031     8.106    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                          8.106    
                         arrival time                          -7.621    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.501ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 2.249ns (50.896%)  route 2.170ns (49.104%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 7.875 - 5.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.193     1.193    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         1.890     3.184    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X57Y121        FDSE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y121        FDSE (Prop_fdse_C_Q)         0.419     3.603 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=23, routed)          0.889     4.492    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]
    SLICE_X55Y122        LUT5 (Prop_lut5_I0_O)        0.299     4.791 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2/O
                         net (fo=3, routed)           0.310     5.101    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X55Y124        LUT6 (Prop_lut6_I1_O)        0.124     5.225 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.678     5.904    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X56Y121        LUT4 (Prop_lut4_I1_O)        0.124     6.028 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.028    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X56Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.578 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.578    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X56Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.692 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.692    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X56Y123        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.005 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.292     7.297    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X59Y123        LUT3 (Prop_lut3_I0_O)        0.306     7.603 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     7.603    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X59Y123        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.088     6.088    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         1.696     7.875    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X59Y123        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.283     8.158    
                         clock uncertainty           -0.083     8.075    
    SLICE_X59Y123        FDRE (Setup_fdre_C_D)        0.029     8.104    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                          8.104    
                         arrival time                          -7.603    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        3.923ns  (logic 0.952ns (24.267%)  route 2.971ns (75.733%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 7.879 - 5.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.193     1.193    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         1.890     3.184    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X57Y121        FDSE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y121        FDSE (Prop_fdse_C_Q)         0.456     3.640 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=24, routed)          1.208     4.848    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[0]
    SLICE_X54Y119        SRL16E (Prop_srl16e_A0_Q)    0.124     4.972 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/Q
                         net (fo=1, routed)           0.500     5.472    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4_n_0
    SLICE_X55Y119        LUT6 (Prop_lut6_I3_O)        0.124     5.596 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=1, routed)           0.572     6.167    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2_n_0
    SLICE_X55Y117        LUT4 (Prop_lut4_I1_O)        0.124     6.291 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=5, routed)           0.319     6.611    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X55Y119        LUT2 (Prop_lut2_I1_O)        0.124     6.735 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=10, routed)          0.372     7.107    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X55Y118        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.088     6.088    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         1.700     7.879    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X55Y118        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/C
                         clock pessimism              0.247     8.126    
                         clock uncertainty           -0.083     8.043    
    SLICE_X55Y118        FDRE (Setup_fdre_C_R)       -0.429     7.614    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.614    
                         arrival time                          -7.107    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        3.923ns  (logic 0.952ns (24.267%)  route 2.971ns (75.733%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 7.879 - 5.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.193     1.193    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         1.890     3.184    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X57Y121        FDSE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y121        FDSE (Prop_fdse_C_Q)         0.456     3.640 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=24, routed)          1.208     4.848    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[0]
    SLICE_X54Y119        SRL16E (Prop_srl16e_A0_Q)    0.124     4.972 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/Q
                         net (fo=1, routed)           0.500     5.472    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4_n_0
    SLICE_X55Y119        LUT6 (Prop_lut6_I3_O)        0.124     5.596 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=1, routed)           0.572     6.167    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2_n_0
    SLICE_X55Y117        LUT4 (Prop_lut4_I1_O)        0.124     6.291 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=5, routed)           0.319     6.611    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X55Y119        LUT2 (Prop_lut2_I1_O)        0.124     6.735 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=10, routed)          0.372     7.107    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X55Y118        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.088     6.088    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         1.700     7.879    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X55Y118        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/C
                         clock pessimism              0.247     8.126    
                         clock uncertainty           -0.083     8.043    
    SLICE_X55Y118        FDRE (Setup_fdre_C_R)       -0.429     7.614    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.614    
                         arrival time                          -7.107    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        3.923ns  (logic 0.952ns (24.267%)  route 2.971ns (75.733%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 7.879 - 5.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.193     1.193    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         1.890     3.184    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X57Y121        FDSE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y121        FDSE (Prop_fdse_C_Q)         0.456     3.640 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=24, routed)          1.208     4.848    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[0]
    SLICE_X54Y119        SRL16E (Prop_srl16e_A0_Q)    0.124     4.972 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/Q
                         net (fo=1, routed)           0.500     5.472    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4_n_0
    SLICE_X55Y119        LUT6 (Prop_lut6_I3_O)        0.124     5.596 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=1, routed)           0.572     6.167    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2_n_0
    SLICE_X55Y117        LUT4 (Prop_lut4_I1_O)        0.124     6.291 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=5, routed)           0.319     6.611    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X55Y119        LUT2 (Prop_lut2_I1_O)        0.124     6.735 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=10, routed)          0.372     7.107    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X55Y118        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.088     6.088    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         1.700     7.879    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X55Y118        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/C
                         clock pessimism              0.247     8.126    
                         clock uncertainty           -0.083     8.043    
    SLICE_X55Y118        FDRE (Setup_fdre_C_R)       -0.429     7.614    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.614    
                         arrival time                          -7.107    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        3.923ns  (logic 0.952ns (24.267%)  route 2.971ns (75.733%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 7.879 - 5.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.193     1.193    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         1.890     3.184    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X57Y121        FDSE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y121        FDSE (Prop_fdse_C_Q)         0.456     3.640 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=24, routed)          1.208     4.848    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[0]
    SLICE_X54Y119        SRL16E (Prop_srl16e_A0_Q)    0.124     4.972 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/Q
                         net (fo=1, routed)           0.500     5.472    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4_n_0
    SLICE_X55Y119        LUT6 (Prop_lut6_I3_O)        0.124     5.596 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=1, routed)           0.572     6.167    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2_n_0
    SLICE_X55Y117        LUT4 (Prop_lut4_I1_O)        0.124     6.291 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=5, routed)           0.319     6.611    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X55Y119        LUT2 (Prop_lut2_I1_O)        0.124     6.735 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=10, routed)          0.372     7.107    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X55Y118        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.088     6.088    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         1.700     7.879    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X55Y118        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/C
                         clock pessimism              0.247     8.126    
                         clock uncertainty           -0.083     8.043    
    SLICE_X55Y118        FDRE (Setup_fdre_C_R)       -0.429     7.614    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          7.614    
                         arrival time                          -7.107    
  -------------------------------------------------------------------
                         slack                                  0.507    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 ps/system_i/axi_register_slice_0/inst/aw.aw_pipe/m_payload_i_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.725%)  route 0.259ns (61.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.310     0.310    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         0.634     0.970    ps/system_i/axi_register_slice_0/inst/aw.aw_pipe/aclk
    SLICE_X36Y114        FDRE                                         r  ps/system_i/axi_register_slice_0/inst/aw.aw_pipe/m_payload_i_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y114        FDRE (Prop_fdre_C_Q)         0.164     1.134 r  ps/system_i/axi_register_slice_0/inst/aw.aw_pipe/m_payload_i_reg[50]/Q
                         net (fo=2, routed)           0.259     1.393    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awid[0]
    SLICE_X51Y114        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.337     0.337    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         0.901     1.267    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X51Y114        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[50]/C
                         clock pessimism             -0.039     1.228    
    SLICE_X51Y114        FDRE (Hold_fdre_C_D)         0.070     1.298    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 ps/system_i/axi_register_slice_0/inst/aw.aw_pipe/m_payload_i_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.392%)  route 0.281ns (66.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.310     0.310    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         0.634     0.970    ps/system_i/axi_register_slice_0/inst/aw.aw_pipe/aclk
    SLICE_X37Y114        FDRE                                         r  ps/system_i/axi_register_slice_0/inst/aw.aw_pipe/m_payload_i_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y114        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  ps/system_i/axi_register_slice_0/inst/aw.aw_pipe/m_payload_i_reg[47]/Q
                         net (fo=2, routed)           0.281     1.392    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awlen[3]
    SLICE_X51Y118        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.337     0.337    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         0.897     1.263    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X51Y118        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[47]/C
                         clock pessimism             -0.039     1.224    
    SLICE_X51Y118        FDRE (Hold_fdre_C_D)         0.072     1.296    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 ps/system_i/axi_register_slice_0/inst/aw.aw_pipe/m_payload_i_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.164ns (38.445%)  route 0.263ns (61.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.310     0.310    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         0.634     0.970    ps/system_i/axi_register_slice_0/inst/aw.aw_pipe/aclk
    SLICE_X38Y113        FDRE                                         r  ps/system_i/axi_register_slice_0/inst/aw.aw_pipe/m_payload_i_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDRE (Prop_fdre_C_Q)         0.164     1.134 r  ps/system_i/axi_register_slice_0/inst/aw.aw_pipe/m_payload_i_reg[61]/Q
                         net (fo=2, routed)           0.263     1.397    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awid[11]
    SLICE_X53Y112        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.337     0.337    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         0.902     1.268    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X53Y112        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[61]/C
                         clock pessimism             -0.039     1.229    
    SLICE_X53Y112        FDRE (Hold_fdre_C_D)         0.070     1.299    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.310     0.310    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         0.656     0.992    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X55Y111        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.113     1.233    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X54Y111        SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.337     0.337    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         0.929     1.295    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X54Y111        SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.290     1.005    
    SLICE_X54Y111        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.135    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 ps/system_i/axi_register_slice_0/inst/aw.aw_pipe/m_payload_i_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.730%)  route 0.259ns (61.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.310     0.310    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         0.634     0.970    ps/system_i/axi_register_slice_0/inst/aw.aw_pipe/aclk
    SLICE_X36Y114        FDRE                                         r  ps/system_i/axi_register_slice_0/inst/aw.aw_pipe/m_payload_i_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y114        FDRE (Prop_fdre_C_Q)         0.164     1.134 r  ps/system_i/axi_register_slice_0/inst/aw.aw_pipe/m_payload_i_reg[51]/Q
                         net (fo=2, routed)           0.259     1.393    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awid[1]
    SLICE_X51Y114        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.337     0.337    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         0.901     1.267    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X51Y114        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[51]/C
                         clock pessimism             -0.039     1.228    
    SLICE_X51Y114        FDRE (Hold_fdre_C_D)         0.066     1.294    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.829%)  route 0.188ns (57.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.310     0.310    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         0.627     0.963    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y121        FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y121        FDRE (Prop_fdre_C_Q)         0.141     1.104 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/Q
                         net (fo=1, routed)           0.188     1.292    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X46Y117        SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.337     0.337    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         0.902     1.268    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X46Y117        SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.268     1.000    
    SLICE_X46Y117        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.183    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.015%)  route 0.120ns (45.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.310     0.310    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         0.657     0.993    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X56Y111        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y111        FDRE (Prop_fdre_C_Q)         0.141     1.134 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.120     1.254    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[10]
    SLICE_X54Y111        SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.337     0.337    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         0.929     1.295    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X54Y111        SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.268     1.027    
    SLICE_X54Y111        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.144    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 ps/system_i/axi_register_slice_0/inst/ar.ar_pipe/m_payload_i_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.977%)  route 0.300ns (68.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.310     0.310    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         0.634     0.970    ps/system_i/axi_register_slice_0/inst/ar.ar_pipe/aclk
    SLICE_X40Y113        FDRE                                         r  ps/system_i/axi_register_slice_0/inst/ar.ar_pipe/m_payload_i_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y113        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  ps/system_i/axi_register_slice_0/inst/ar.ar_pipe/m_payload_i_reg[54]/Q
                         net (fo=2, routed)           0.300     1.411    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arid[4]
    SLICE_X53Y113        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.337     0.337    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         0.901     1.267    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X53Y113        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[54]/C
                         clock pessimism             -0.039     1.228    
    SLICE_X53Y113        FDRE (Hold_fdre_C_D)         0.070     1.298    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ps/system_i/axi_register_slice_0/inst/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.722%)  route 0.271ns (62.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.310     0.310    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         0.634     0.970    ps/system_i/axi_register_slice_0/inst/aw.aw_pipe/aclk
    SLICE_X38Y114        FDRE                                         r  ps/system_i/axi_register_slice_0/inst/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y114        FDRE (Prop_fdre_C_Q)         0.164     1.134 r  ps/system_i/axi_register_slice_0/inst/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=2, routed)           0.271     1.405    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awburst[1]
    SLICE_X51Y118        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.337     0.337    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         0.897     1.263    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X51Y118        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[39]/C
                         clock pessimism             -0.039     1.224    
    SLICE_X51Y118        FDRE (Hold_fdre_C_D)         0.066     1.290    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ps/system_i/axi_register_slice_0/inst/ar.ar_pipe/m_payload_i_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.781%)  route 0.303ns (68.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.310     0.310    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         0.635     0.971    ps/system_i/axi_register_slice_0/inst/ar.ar_pipe/aclk
    SLICE_X40Y112        FDRE                                         r  ps/system_i/axi_register_slice_0/inst/ar.ar_pipe/m_payload_i_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y112        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  ps/system_i/axi_register_slice_0/inst/ar.ar_pipe/m_payload_i_reg[56]/Q
                         net (fo=2, routed)           0.303     1.415    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arid[6]
    SLICE_X53Y113        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.337     0.337    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         0.901     1.267    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X53Y113        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[56]/C
                         clock pessimism             -0.039     1.228    
    SLICE_X53Y113        FDRE (Hold_fdre_C_D)         0.070     1.298    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK          n/a            4.000         5.000       1.000      XADC_X0Y0        ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  i_idelayctrl/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/I
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X61Y116    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X61Y116    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X64Y119    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X64Y120    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X60Y120    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X64Y119    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X64Y119    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  i_idelayctrl/REFCLK
Low Pulse Width   Slow    SRLC32E/CLK        n/a            0.980         2.500       1.520      SLICE_X46Y121    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK        n/a            0.980         2.500       1.520      SLICE_X46Y121    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK        n/a            0.980         2.500       1.520      SLICE_X46Y121    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK        n/a            0.980         2.500       1.520      SLICE_X46Y121    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         2.500       1.520      SLICE_X54Y119    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         2.500       1.520      SLICE_X54Y119    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         2.500       1.520      SLICE_X54Y119    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         2.500       1.520      SLICE_X54Y119    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         2.500       1.520      SLICE_X54Y118    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         2.500       1.520      SLICE_X54Y118    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRLC32E/CLK        n/a            0.980         2.500       1.520      SLICE_X46Y117    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK        n/a            0.980         2.500       1.520      SLICE_X46Y117    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK        n/a            0.980         2.500       1.520      SLICE_X46Y120    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK        n/a            0.980         2.500       1.520      SLICE_X46Y117    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK        n/a            0.980         2.500       1.520      SLICE_X46Y121    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK        n/a            0.980         2.500       1.520      SLICE_X46Y121    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK        n/a            0.980         2.500       1.520      SLICE_X46Y120    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK        n/a            0.980         2.500       1.520      SLICE_X46Y121    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK        n/a            0.980         2.500       1.520      SLICE_X46Y120    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK        n/a            0.980         2.500       1.520      SLICE_X46Y117    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rx_clk
  To Clock:  rx_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { daisy_p_i[1] }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         4.000       2.333      ILOGIC_X1Y88  i_daisy/i_rx/i_iserdese/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         4.000       2.333      ILOGIC_X1Y88  i_daisy/i_rx/i_iserdese/CLKB
Min Period  n/a     BUFIO/I         n/a            1.666         4.000       2.334      BUFIO_X1Y5    i_daisy/i_rx/i_BUFIO_clk/I
Min Period  n/a     BUFR/I          n/a            1.666         4.000       2.334      BUFR_X1Y5     i_daisy/i_rx/i_BUFR_clk/I



---------------------------------------------------------------------------------------------------
From Clock:  par_clk
  To Clock:  par_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.733ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.733ns  (required time - arrival time)
  Source:                 i_daisy/i_test/rx_dat_inc_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        4.643ns  (logic 0.580ns (12.491%)  route 4.063ns (87.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 12.909 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.914     0.914 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.424    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     2.456 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.945     3.401    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.502 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.906     5.408    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X60Y103        FDRE                                         r  i_daisy/i_test/rx_dat_inc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_fdre_C_Q)         0.456     5.864 f  i_daisy/i_test/rx_dat_inc_reg/Q
                         net (fo=33, routed)          1.916     7.780    i_daisy/i_test/rx_dat_inc
    SLICE_X58Y97         LUT3 (Prop_lut3_I0_O)        0.124     7.904 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          2.147    10.052    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X54Y103        FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.872     8.872 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.331    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    10.250 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.858    11.108    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.199 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.710    12.909    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X54Y103        FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[28]/C
                         clock pessimism              0.435    13.344    
                         clock uncertainty           -0.035    13.309    
    SLICE_X54Y103        FDRE (Setup_fdre_C_R)       -0.524    12.785    i_daisy/i_test/rx_dat_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         12.785    
                         arrival time                         -10.052    
  -------------------------------------------------------------------
                         slack                                  2.733    

Slack (MET) :             2.733ns  (required time - arrival time)
  Source:                 i_daisy/i_test/rx_dat_inc_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        4.643ns  (logic 0.580ns (12.491%)  route 4.063ns (87.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 12.909 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.914     0.914 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.424    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     2.456 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.945     3.401    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.502 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.906     5.408    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X60Y103        FDRE                                         r  i_daisy/i_test/rx_dat_inc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_fdre_C_Q)         0.456     5.864 f  i_daisy/i_test/rx_dat_inc_reg/Q
                         net (fo=33, routed)          1.916     7.780    i_daisy/i_test/rx_dat_inc
    SLICE_X58Y97         LUT3 (Prop_lut3_I0_O)        0.124     7.904 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          2.147    10.052    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X54Y103        FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.872     8.872 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.331    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    10.250 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.858    11.108    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.199 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.710    12.909    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X54Y103        FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[29]/C
                         clock pessimism              0.435    13.344    
                         clock uncertainty           -0.035    13.309    
    SLICE_X54Y103        FDRE (Setup_fdre_C_R)       -0.524    12.785    i_daisy/i_test/rx_dat_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         12.785    
                         arrival time                         -10.052    
  -------------------------------------------------------------------
                         slack                                  2.733    

Slack (MET) :             2.733ns  (required time - arrival time)
  Source:                 i_daisy/i_test/rx_dat_inc_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        4.643ns  (logic 0.580ns (12.491%)  route 4.063ns (87.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 12.909 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.914     0.914 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.424    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     2.456 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.945     3.401    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.502 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.906     5.408    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X60Y103        FDRE                                         r  i_daisy/i_test/rx_dat_inc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_fdre_C_Q)         0.456     5.864 f  i_daisy/i_test/rx_dat_inc_reg/Q
                         net (fo=33, routed)          1.916     7.780    i_daisy/i_test/rx_dat_inc
    SLICE_X58Y97         LUT3 (Prop_lut3_I0_O)        0.124     7.904 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          2.147    10.052    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X54Y103        FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.872     8.872 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.331    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    10.250 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.858    11.108    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.199 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.710    12.909    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X54Y103        FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[30]/C
                         clock pessimism              0.435    13.344    
                         clock uncertainty           -0.035    13.309    
    SLICE_X54Y103        FDRE (Setup_fdre_C_R)       -0.524    12.785    i_daisy/i_test/rx_dat_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         12.785    
                         arrival time                         -10.052    
  -------------------------------------------------------------------
                         slack                                  2.733    

Slack (MET) :             2.733ns  (required time - arrival time)
  Source:                 i_daisy/i_test/rx_dat_inc_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        4.643ns  (logic 0.580ns (12.491%)  route 4.063ns (87.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 12.909 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.914     0.914 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.424    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     2.456 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.945     3.401    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.502 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.906     5.408    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X60Y103        FDRE                                         r  i_daisy/i_test/rx_dat_inc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_fdre_C_Q)         0.456     5.864 f  i_daisy/i_test/rx_dat_inc_reg/Q
                         net (fo=33, routed)          1.916     7.780    i_daisy/i_test/rx_dat_inc
    SLICE_X58Y97         LUT3 (Prop_lut3_I0_O)        0.124     7.904 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          2.147    10.052    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X54Y103        FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.872     8.872 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.331    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    10.250 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.858    11.108    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.199 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.710    12.909    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X54Y103        FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[31]/C
                         clock pessimism              0.435    13.344    
                         clock uncertainty           -0.035    13.309    
    SLICE_X54Y103        FDRE (Setup_fdre_C_R)       -0.524    12.785    i_daisy/i_test/rx_dat_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         12.785    
                         arrival time                         -10.052    
  -------------------------------------------------------------------
                         slack                                  2.733    

Slack (MET) :             2.873ns  (required time - arrival time)
  Source:                 i_daisy/i_test/rx_dat_inc_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        4.505ns  (logic 0.580ns (12.875%)  route 3.925ns (87.125%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 12.910 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.914     0.914 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.424    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     2.456 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.945     3.401    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.502 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.906     5.408    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X60Y103        FDRE                                         r  i_daisy/i_test/rx_dat_inc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_fdre_C_Q)         0.456     5.864 f  i_daisy/i_test/rx_dat_inc_reg/Q
                         net (fo=33, routed)          1.916     7.780    i_daisy/i_test/rx_dat_inc
    SLICE_X58Y97         LUT3 (Prop_lut3_I0_O)        0.124     7.904 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          2.009     9.913    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X54Y102        FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.872     8.872 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.331    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    10.250 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.858    11.108    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.199 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.711    12.910    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X54Y102        FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[24]/C
                         clock pessimism              0.435    13.345    
                         clock uncertainty           -0.035    13.310    
    SLICE_X54Y102        FDRE (Setup_fdre_C_R)       -0.524    12.786    i_daisy/i_test/rx_dat_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         12.786    
                         arrival time                          -9.913    
  -------------------------------------------------------------------
                         slack                                  2.873    

Slack (MET) :             2.873ns  (required time - arrival time)
  Source:                 i_daisy/i_test/rx_dat_inc_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        4.505ns  (logic 0.580ns (12.875%)  route 3.925ns (87.125%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 12.910 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.914     0.914 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.424    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     2.456 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.945     3.401    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.502 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.906     5.408    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X60Y103        FDRE                                         r  i_daisy/i_test/rx_dat_inc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_fdre_C_Q)         0.456     5.864 f  i_daisy/i_test/rx_dat_inc_reg/Q
                         net (fo=33, routed)          1.916     7.780    i_daisy/i_test/rx_dat_inc
    SLICE_X58Y97         LUT3 (Prop_lut3_I0_O)        0.124     7.904 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          2.009     9.913    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X54Y102        FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.872     8.872 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.331    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    10.250 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.858    11.108    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.199 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.711    12.910    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X54Y102        FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[25]/C
                         clock pessimism              0.435    13.345    
                         clock uncertainty           -0.035    13.310    
    SLICE_X54Y102        FDRE (Setup_fdre_C_R)       -0.524    12.786    i_daisy/i_test/rx_dat_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         12.786    
                         arrival time                          -9.913    
  -------------------------------------------------------------------
                         slack                                  2.873    

Slack (MET) :             2.873ns  (required time - arrival time)
  Source:                 i_daisy/i_test/rx_dat_inc_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        4.505ns  (logic 0.580ns (12.875%)  route 3.925ns (87.125%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 12.910 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.914     0.914 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.424    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     2.456 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.945     3.401    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.502 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.906     5.408    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X60Y103        FDRE                                         r  i_daisy/i_test/rx_dat_inc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_fdre_C_Q)         0.456     5.864 f  i_daisy/i_test/rx_dat_inc_reg/Q
                         net (fo=33, routed)          1.916     7.780    i_daisy/i_test/rx_dat_inc
    SLICE_X58Y97         LUT3 (Prop_lut3_I0_O)        0.124     7.904 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          2.009     9.913    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X54Y102        FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.872     8.872 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.331    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    10.250 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.858    11.108    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.199 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.711    12.910    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X54Y102        FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[26]/C
                         clock pessimism              0.435    13.345    
                         clock uncertainty           -0.035    13.310    
    SLICE_X54Y102        FDRE (Setup_fdre_C_R)       -0.524    12.786    i_daisy/i_test/rx_dat_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         12.786    
                         arrival time                          -9.913    
  -------------------------------------------------------------------
                         slack                                  2.873    

Slack (MET) :             2.873ns  (required time - arrival time)
  Source:                 i_daisy/i_test/rx_dat_inc_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        4.505ns  (logic 0.580ns (12.875%)  route 3.925ns (87.125%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 12.910 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.914     0.914 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.424    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     2.456 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.945     3.401    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.502 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.906     5.408    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X60Y103        FDRE                                         r  i_daisy/i_test/rx_dat_inc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_fdre_C_Q)         0.456     5.864 f  i_daisy/i_test/rx_dat_inc_reg/Q
                         net (fo=33, routed)          1.916     7.780    i_daisy/i_test/rx_dat_inc
    SLICE_X58Y97         LUT3 (Prop_lut3_I0_O)        0.124     7.904 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          2.009     9.913    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X54Y102        FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.872     8.872 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.331    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    10.250 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.858    11.108    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.199 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.711    12.910    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X54Y102        FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[27]/C
                         clock pessimism              0.435    13.345    
                         clock uncertainty           -0.035    13.310    
    SLICE_X54Y102        FDRE (Setup_fdre_C_R)       -0.524    12.786    i_daisy/i_test/rx_dat_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         12.786    
                         arrival time                          -9.913    
  -------------------------------------------------------------------
                         slack                                  2.873    

Slack (MET) :             3.021ns  (required time - arrival time)
  Source:                 i_daisy/i_test/rx_dat_inc_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 0.580ns (13.313%)  route 3.777ns (86.687%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 12.910 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.914     0.914 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.424    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     2.456 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.945     3.401    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.502 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.906     5.408    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X60Y103        FDRE                                         r  i_daisy/i_test/rx_dat_inc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_fdre_C_Q)         0.456     5.864 f  i_daisy/i_test/rx_dat_inc_reg/Q
                         net (fo=33, routed)          1.916     7.780    i_daisy/i_test/rx_dat_inc
    SLICE_X58Y97         LUT3 (Prop_lut3_I0_O)        0.124     7.904 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          1.861     9.765    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X54Y101        FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.872     8.872 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.331    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    10.250 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.858    11.108    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.199 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.711    12.910    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X54Y101        FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[20]/C
                         clock pessimism              0.435    13.345    
                         clock uncertainty           -0.035    13.310    
    SLICE_X54Y101        FDRE (Setup_fdre_C_R)       -0.524    12.786    i_daisy/i_test/rx_dat_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         12.786    
                         arrival time                          -9.765    
  -------------------------------------------------------------------
                         slack                                  3.021    

Slack (MET) :             3.021ns  (required time - arrival time)
  Source:                 i_daisy/i_test/rx_dat_inc_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 0.580ns (13.313%)  route 3.777ns (86.687%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 12.910 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.914     0.914 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.424    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     2.456 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.945     3.401    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.502 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.906     5.408    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X60Y103        FDRE                                         r  i_daisy/i_test/rx_dat_inc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_fdre_C_Q)         0.456     5.864 f  i_daisy/i_test/rx_dat_inc_reg/Q
                         net (fo=33, routed)          1.916     7.780    i_daisy/i_test/rx_dat_inc
    SLICE_X58Y97         LUT3 (Prop_lut3_I0_O)        0.124     7.904 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          1.861     9.765    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X54Y101        FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.872     8.872 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.331    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    10.250 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.858    11.108    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.199 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.711    12.910    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X54Y101        FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[21]/C
                         clock pessimism              0.435    13.345    
                         clock uncertainty           -0.035    13.310    
    SLICE_X54Y101        FDRE (Setup_fdre_C_R)       -0.524    12.786    i_daisy/i_test/rx_dat_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         12.786    
                         arrival time                          -9.765    
  -------------------------------------------------------------------
                         slack                                  3.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 i_daisy/i_test/rx_dat_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.443%)  route 0.127ns (23.557%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.333     0.333 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.539    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.810 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.294     1.104    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.130 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.577     1.707    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X54Y98         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.164     1.871 r  i_daisy/i_test/rx_dat_cnt_reg[10]/Q
                         net (fo=2, routed)           0.127     1.998    i_daisy/i_test/rx_dat_cnt_reg[10]
    SLICE_X54Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.154 r  i_daisy/i_test/rx_dat_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.154    i_daisy/i_test/rx_dat_cnt_reg[8]_i_1_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.194 r  i_daisy/i_test/rx_dat_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.194    i_daisy/i_test/rx_dat_cnt_reg[12]_i_1_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.247 r  i_daisy/i_test/rx_dat_cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.247    i_daisy/i_test/rx_dat_cnt_reg[16]_i_1_n_7
    SLICE_X54Y100        FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.675    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.107 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.332     1.439    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.468 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.932     2.400    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X54Y100        FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[16]/C
                         clock pessimism             -0.343     2.057    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134     2.191    i_daisy/i_test/rx_dat_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 i_daisy/i_test/rx_dat_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (76.997%)  route 0.127ns (23.003%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.333     0.333 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.539    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.810 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.294     1.104    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.130 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.577     1.707    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X54Y98         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.164     1.871 r  i_daisy/i_test/rx_dat_cnt_reg[10]/Q
                         net (fo=2, routed)           0.127     1.998    i_daisy/i_test/rx_dat_cnt_reg[10]
    SLICE_X54Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.154 r  i_daisy/i_test/rx_dat_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.154    i_daisy/i_test/rx_dat_cnt_reg[8]_i_1_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.194 r  i_daisy/i_test/rx_dat_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.194    i_daisy/i_test/rx_dat_cnt_reg[12]_i_1_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.260 r  i_daisy/i_test/rx_dat_cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.260    i_daisy/i_test/rx_dat_cnt_reg[16]_i_1_n_5
    SLICE_X54Y100        FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.675    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.107 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.332     1.439    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.468 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.932     2.400    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X54Y100        FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[18]/C
                         clock pessimism             -0.343     2.057    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134     2.191    i_daisy/i_test/rx_dat_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 i_daisy/i_test/rx_dat_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (77.915%)  route 0.127ns (22.085%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.333     0.333 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.539    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.810 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.294     1.104    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.130 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.577     1.707    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X54Y98         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.164     1.871 r  i_daisy/i_test/rx_dat_cnt_reg[10]/Q
                         net (fo=2, routed)           0.127     1.998    i_daisy/i_test/rx_dat_cnt_reg[10]
    SLICE_X54Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.154 r  i_daisy/i_test/rx_dat_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.154    i_daisy/i_test/rx_dat_cnt_reg[8]_i_1_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.194 r  i_daisy/i_test/rx_dat_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.194    i_daisy/i_test/rx_dat_cnt_reg[12]_i_1_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.283 r  i_daisy/i_test/rx_dat_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.283    i_daisy/i_test/rx_dat_cnt_reg[16]_i_1_n_6
    SLICE_X54Y100        FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.675    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.107 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.332     1.439    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.468 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.932     2.400    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X54Y100        FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[17]/C
                         clock pessimism             -0.343     2.057    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134     2.191    i_daisy/i_test/rx_dat_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 i_daisy/i_test/rx_dat_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.451ns (77.991%)  route 0.127ns (22.009%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.333     0.333 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.539    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.810 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.294     1.104    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.130 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.577     1.707    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X54Y98         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.164     1.871 r  i_daisy/i_test/rx_dat_cnt_reg[10]/Q
                         net (fo=2, routed)           0.127     1.998    i_daisy/i_test/rx_dat_cnt_reg[10]
    SLICE_X54Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.154 r  i_daisy/i_test/rx_dat_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.154    i_daisy/i_test/rx_dat_cnt_reg[8]_i_1_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.194 r  i_daisy/i_test/rx_dat_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.194    i_daisy/i_test/rx_dat_cnt_reg[12]_i_1_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.285 r  i_daisy/i_test/rx_dat_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.285    i_daisy/i_test/rx_dat_cnt_reg[16]_i_1_n_4
    SLICE_X54Y100        FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.675    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.107 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.332     1.439    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.468 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.932     2.400    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X54Y100        FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[19]/C
                         clock pessimism             -0.343     2.057    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134     2.191    i_daisy/i_test/rx_dat_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 i_daisy/i_test/rx_dat_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.453ns (78.067%)  route 0.127ns (21.933%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.333     0.333 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.539    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.810 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.294     1.104    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.130 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.577     1.707    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X54Y98         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.164     1.871 r  i_daisy/i_test/rx_dat_cnt_reg[10]/Q
                         net (fo=2, routed)           0.127     1.998    i_daisy/i_test/rx_dat_cnt_reg[10]
    SLICE_X54Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.154 r  i_daisy/i_test/rx_dat_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.154    i_daisy/i_test/rx_dat_cnt_reg[8]_i_1_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.194 r  i_daisy/i_test/rx_dat_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.194    i_daisy/i_test/rx_dat_cnt_reg[12]_i_1_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.234 r  i_daisy/i_test/rx_dat_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.234    i_daisy/i_test/rx_dat_cnt_reg[16]_i_1_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.287 r  i_daisy/i_test/rx_dat_cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.287    i_daisy/i_test/rx_dat_cnt_reg[20]_i_1_n_7
    SLICE_X54Y101        FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.675    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.107 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.332     1.439    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.468 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.932     2.400    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X54Y101        FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[20]/C
                         clock pessimism             -0.343     2.057    
    SLICE_X54Y101        FDRE (Hold_fdre_C_D)         0.134     2.191    i_daisy/i_test/rx_dat_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 i_daisy/i_test/rx_dat_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.466ns (78.548%)  route 0.127ns (21.452%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.333     0.333 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.539    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.810 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.294     1.104    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.130 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.577     1.707    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X54Y98         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.164     1.871 r  i_daisy/i_test/rx_dat_cnt_reg[10]/Q
                         net (fo=2, routed)           0.127     1.998    i_daisy/i_test/rx_dat_cnt_reg[10]
    SLICE_X54Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.154 r  i_daisy/i_test/rx_dat_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.154    i_daisy/i_test/rx_dat_cnt_reg[8]_i_1_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.194 r  i_daisy/i_test/rx_dat_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.194    i_daisy/i_test/rx_dat_cnt_reg[12]_i_1_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.234 r  i_daisy/i_test/rx_dat_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.234    i_daisy/i_test/rx_dat_cnt_reg[16]_i_1_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.300 r  i_daisy/i_test/rx_dat_cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.300    i_daisy/i_test/rx_dat_cnt_reg[20]_i_1_n_5
    SLICE_X54Y101        FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.675    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.107 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.332     1.439    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.468 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.932     2.400    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X54Y101        FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[22]/C
                         clock pessimism             -0.343     2.057    
    SLICE_X54Y101        FDRE (Hold_fdre_C_D)         0.134     2.191    i_daisy/i_test/rx_dat_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 i_daisy/i_test/rx_err_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_err_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.433ns (76.328%)  route 0.134ns (23.672%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.333     0.333 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.539    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.810 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.294     1.104    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.130 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.578     1.708    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X56Y97         FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         FDRE (Prop_fdre_C_Q)         0.141     1.849 r  i_daisy/i_test/rx_err_cnt_reg[6]/Q
                         net (fo=2, routed)           0.134     1.983    i_daisy/i_test/rx_err_cnt_reg[6]
    SLICE_X56Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.143 r  i_daisy/i_test/rx_err_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.143    i_daisy/i_test/rx_err_cnt_reg[4]_i_1_n_0
    SLICE_X56Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.182 r  i_daisy/i_test/rx_err_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.182    i_daisy/i_test/rx_err_cnt_reg[8]_i_1_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.221 r  i_daisy/i_test/rx_err_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.221    i_daisy/i_test/rx_err_cnt_reg[12]_i_1_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.275 r  i_daisy/i_test/rx_err_cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.275    i_daisy/i_test/rx_err_cnt_reg[16]_i_1_n_7
    SLICE_X56Y100        FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.675    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.107 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.332     1.439    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.468 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.934     2.402    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X56Y100        FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[16]/C
                         clock pessimism             -0.343     2.059    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.105     2.164    i_daisy/i_test/rx_err_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 i_daisy/i_rx/bitslip_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_ok_reg/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.176%)  route 0.208ns (52.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.333     0.333 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.539    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.810 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.294     1.104    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.130 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.662     1.792    i_daisy/i_rx/i_BUFR_clk_0
    SLICE_X64Y100        FDRE                                         r  i_daisy/i_rx/bitslip_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDRE (Prop_fdre_C_Q)         0.141     1.933 r  i_daisy/i_rx/bitslip_cnt_reg[2]/Q
                         net (fo=4, routed)           0.208     2.142    i_daisy/i_rx/bitslip_cnt_reg[2]
    SLICE_X64Y99         LUT6 (Prop_lut6_I3_O)        0.045     2.187 r  i_daisy/i_rx/par_ok_i_1/O
                         net (fo=1, routed)           0.000     2.187    i_daisy/i_rx/par_ok_i_1_n_0
    SLICE_X64Y99         FDRE                                         r  i_daisy/i_rx/par_ok_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.675    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.107 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.332     1.439    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.468 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.849     2.317    i_daisy/i_rx/i_BUFR_clk_0
    SLICE_X64Y99         FDRE                                         r  i_daisy/i_rx/par_ok_reg/C
                         clock pessimism             -0.343     1.974    
    SLICE_X64Y99         FDRE (Hold_fdre_C_D)         0.092     2.066    i_daisy/i_rx/par_ok_reg
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 i_daisy/i_test/rx_err_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_err_cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.444ns (76.779%)  route 0.134ns (23.221%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.333     0.333 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.539    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.810 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.294     1.104    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.130 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.578     1.708    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X56Y97         FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         FDRE (Prop_fdre_C_Q)         0.141     1.849 r  i_daisy/i_test/rx_err_cnt_reg[6]/Q
                         net (fo=2, routed)           0.134     1.983    i_daisy/i_test/rx_err_cnt_reg[6]
    SLICE_X56Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.143 r  i_daisy/i_test/rx_err_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.143    i_daisy/i_test/rx_err_cnt_reg[4]_i_1_n_0
    SLICE_X56Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.182 r  i_daisy/i_test/rx_err_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.182    i_daisy/i_test/rx_err_cnt_reg[8]_i_1_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.221 r  i_daisy/i_test/rx_err_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.221    i_daisy/i_test/rx_err_cnt_reg[12]_i_1_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.286 r  i_daisy/i_test/rx_err_cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.286    i_daisy/i_test/rx_err_cnt_reg[16]_i_1_n_5
    SLICE_X56Y100        FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.675    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.107 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.332     1.439    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.468 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.934     2.402    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X56Y100        FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[18]/C
                         clock pessimism             -0.343     2.059    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.105     2.164    i_daisy/i_test/rx_err_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 i_daisy/i_rx/par_dat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_dat_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.141ns (13.070%)  route 0.938ns (86.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.888ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    1.132ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.333     0.333 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.539    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.810 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.322     1.132    i_daisy/i_rx/par_clk
    SLICE_X60Y97         FDRE                                         r  i_daisy/i_rx/par_dat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDRE (Prop_fdre_C_Q)         0.141     1.273 r  i_daisy/i_rx/par_dat_reg[0]/Q
                         net (fo=1, routed)           0.938     2.211    i_daisy/i_rx/par_dat_reg_n_0_[0]
    SLICE_X60Y98         FDRE                                         r  i_daisy/i_rx/par_dat_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.675    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.107 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.332     1.439    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.468 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.849     2.317    i_daisy/i_rx/i_BUFR_clk_0
    SLICE_X60Y98         FDRE                                         r  i_daisy/i_rx/par_dat_r_reg[0]/C
                         clock pessimism             -0.297     2.020    
    SLICE_X60Y98         FDRE (Hold_fdre_C_D)         0.063     2.083    i_daisy/i_rx/par_dat_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         par_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_daisy/i_rx/i_BUFR_clk/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         8.000       5.845      BUFGCTRL_X0Y19  i_daisy/i_rx/i_parclk_buf/I
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         8.000       6.333      ILOGIC_X1Y88    i_daisy/i_rx/i_iserdese/CLKDIV
Min Period        n/a     FDRE/C            n/a            1.000         8.000       7.000      SLICE_X64Y100   i_daisy/i_rx/bitslip_cnt_reg[0]/C
Min Period        n/a     FDRE/C            n/a            1.000         8.000       7.000      SLICE_X64Y100   i_daisy/i_rx/bitslip_cnt_reg[1]/C
Min Period        n/a     FDRE/C            n/a            1.000         8.000       7.000      SLICE_X64Y100   i_daisy/i_rx/bitslip_cnt_reg[2]/C
Min Period        n/a     FDRE/C            n/a            1.000         8.000       7.000      SLICE_X64Y100   i_daisy/i_rx/bitslip_cnt_reg[3]/C
Min Period        n/a     FDRE/C            n/a            1.000         8.000       7.000      SLICE_X64Y99    i_daisy/i_rx/bitslip_l_reg/C
Min Period        n/a     FDRE/C            n/a            1.000         8.000       7.000      SLICE_X66Y98    i_daisy/i_rx/bitslip_r_reg[2]__0/C
Min Period        n/a     FDRE/C            n/a            1.000         8.000       7.000      SLICE_X63Y98    i_daisy/i_rx/bitslip_r_reg[3]/C
Min Period        n/a     FDRE/C            n/a            1.000         8.000       7.000      SLICE_X63Y98    i_daisy/i_rx/bitslip_reg/C
Low Pulse Width   Fast    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X66Y98    i_daisy/i_rx/bitslip_r_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X66Y98    i_daisy/i_rx/bitslip_r_reg[1]_srl2/CLK
Low Pulse Width   Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X54Y103   i_daisy/i_test/rx_dat_cnt_reg[28]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X54Y103   i_daisy/i_test/rx_dat_cnt_reg[29]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X54Y103   i_daisy/i_test/rx_dat_cnt_reg[30]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X54Y103   i_daisy/i_test/rx_dat_cnt_reg[31]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X55Y105   i_daisy/i_test/stat_dat_o_reg[26]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X55Y105   i_daisy/i_test/stat_dat_o_reg[30]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X55Y105   i_daisy/i_test/stat_err_o_reg[30]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X66Y98    i_daisy/i_rx/bitslip_r_reg[2]__0/C
High Pulse Width  Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X66Y98    i_daisy/i_rx/bitslip_r_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X66Y98    i_daisy/i_rx/bitslip_r_reg[1]_srl2/CLK
High Pulse Width  Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X61Y97    i_daisy/i_rx/par_dat_or_reg[0]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X58Y99    i_daisy/i_rx/par_dat_or_reg[10]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X60Y99    i_daisy/i_rx/par_dat_or_reg[12]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X60Y99    i_daisy/i_rx/par_dat_or_reg[13]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X60Y99    i_daisy/i_rx/par_dat_or_reg[14]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X60Y99    i_daisy/i_rx/par_dat_or_reg[15]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X61Y97    i_daisy/i_rx/par_dat_or_reg[1]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X58Y98    i_daisy/i_rx/par_dat_or_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk_0
  To Clock:  adc_clk_01

Setup :            0  Failing Endpoints,  Worst Slack        1.853ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.853ns  (required time - arrival time)
  Source:                 i_hk/idly_ce_o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[1].adc_decode[6].i_dly/CE
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_01
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_01 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.518ns (27.791%)  route 1.346ns (72.209%))
  Logic Levels:           0  
  Clock Path Skew:        -3.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.686ns = ( 12.686 - 8.000 ) 
    Source Clock Delay      (SCD):    8.852ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        1.769     8.852    i_hk/adc_clk_01
    SLICE_X92Y72         FDRE                                         r  i_hk/idly_ce_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y72         FDRE (Prop_fdre_C_Q)         0.518     9.370 r  i_hk/idly_ce_o_reg[13]/Q
                         net (fo=1, routed)           1.346    10.716    idly_ce[13]
    IDELAY_X1Y66         IDELAYE2                                     r  channels[1].adc_decode[6].i_dly/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_01 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.680    12.686    adc_clk_in_0_BUFG
    IDELAY_X1Y66         IDELAYE2                                     r  channels[1].adc_decode[6].i_dly/C
                         clock pessimism              0.252    12.938    
                         clock uncertainty           -0.166    12.772    
    IDELAY_X1Y66         IDELAYE2 (Setup_idelaye2_C_CE)
                                                     -0.203    12.569    channels[1].adc_decode[6].i_dly
  -------------------------------------------------------------------
                         required time                         12.569    
                         arrival time                         -10.716    
  -------------------------------------------------------------------
                         slack                                  1.853    

Slack (MET) :             2.172ns  (required time - arrival time)
  Source:                 i_hk/idly_rst_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[1].adc_decode[5].i_dly/LD
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_01
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_01 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        1.652ns  (logic 0.456ns (27.605%)  route 1.196ns (72.395%))
  Logic Levels:           0  
  Clock Path Skew:        -3.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.693ns = ( 12.693 - 8.000 ) 
    Source Clock Delay      (SCD):    8.858ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        1.775     8.858    i_hk/adc_clk_01
    SLICE_X103Y70        FDRE                                         r  i_hk/idly_rst_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y70        FDRE (Prop_fdre_C_Q)         0.456     9.314 r  i_hk/idly_rst_o_reg[12]/Q
                         net (fo=1, routed)           1.196    10.510    idly_rst[12]
    IDELAY_X1Y56         IDELAYE2                                     r  channels[1].adc_decode[5].i_dly/LD
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_01 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.687    12.693    adc_clk_in_0_BUFG
    IDELAY_X1Y56         IDELAYE2                                     r  channels[1].adc_decode[5].i_dly/C
                         clock pessimism              0.252    12.945    
                         clock uncertainty           -0.166    12.779    
    IDELAY_X1Y56         IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097    12.682    channels[1].adc_decode[5].i_dly
  -------------------------------------------------------------------
                         required time                         12.682    
                         arrival time                         -10.510    
  -------------------------------------------------------------------
                         slack                                  2.172    

Slack (MET) :             2.243ns  (required time - arrival time)
  Source:                 i_hk/idly_ce_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[1].adc_decode[5].i_dly/CE
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_01
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_01 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        1.392ns  (logic 0.456ns (32.766%)  route 0.936ns (67.234%))
  Logic Levels:           0  
  Clock Path Skew:        -3.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.693ns = ( 12.693 - 8.000 ) 
    Source Clock Delay      (SCD):    8.941ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        1.858     8.941    i_hk/adc_clk_01
    SLICE_X106Y66        FDRE                                         r  i_hk/idly_ce_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y66        FDRE (Prop_fdre_C_Q)         0.456     9.397 r  i_hk/idly_ce_o_reg[12]/Q
                         net (fo=1, routed)           0.936    10.333    idly_ce[12]
    IDELAY_X1Y56         IDELAYE2                                     r  channels[1].adc_decode[5].i_dly/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_01 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.687    12.693    adc_clk_in_0_BUFG
    IDELAY_X1Y56         IDELAYE2                                     r  channels[1].adc_decode[5].i_dly/C
                         clock pessimism              0.252    12.945    
                         clock uncertainty           -0.166    12.779    
    IDELAY_X1Y56         IDELAYE2 (Setup_idelaye2_C_CE)
                                                     -0.203    12.576    channels[1].adc_decode[5].i_dly
  -------------------------------------------------------------------
                         required time                         12.576    
                         arrival time                         -10.333    
  -------------------------------------------------------------------
                         slack                                  2.243    

Slack (MET) :             2.318ns  (required time - arrival time)
  Source:                 i_hk/idly_inc_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[1].adc_decode[5].i_dly/INC
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_01
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_01 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        1.367ns  (logic 0.456ns (33.346%)  route 0.911ns (66.654%))
  Logic Levels:           0  
  Clock Path Skew:        -3.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.693ns = ( 12.693 - 8.000 ) 
    Source Clock Delay      (SCD):    8.941ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        1.858     8.941    i_hk/adc_clk_01
    SLICE_X106Y66        FDRE                                         r  i_hk/idly_inc_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y66        FDRE (Prop_fdre_C_Q)         0.456     9.397 r  i_hk/idly_inc_o_reg[12]/Q
                         net (fo=1, routed)           0.911    10.309    idly_inc[12]
    IDELAY_X1Y56         IDELAYE2                                     r  channels[1].adc_decode[5].i_dly/INC
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_01 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.687    12.693    adc_clk_in_0_BUFG
    IDELAY_X1Y56         IDELAYE2                                     r  channels[1].adc_decode[5].i_dly/C
                         clock pessimism              0.252    12.945    
                         clock uncertainty           -0.166    12.779    
    IDELAY_X1Y56         IDELAYE2 (Setup_idelaye2_C_INC)
                                                     -0.152    12.627    channels[1].adc_decode[5].i_dly
  -------------------------------------------------------------------
                         required time                         12.627    
                         arrival time                         -10.309    
  -------------------------------------------------------------------
                         slack                                  2.318    

Slack (MET) :             2.344ns  (required time - arrival time)
  Source:                 i_hk/idly_inc_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[1].adc_decode[3].i_dly/INC
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_01
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_01 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.456ns (32.200%)  route 0.960ns (67.800%))
  Logic Levels:           0  
  Clock Path Skew:        -3.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.688ns = ( 12.688 - 8.000 ) 
    Source Clock Delay      (SCD):    8.862ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        1.779     8.862    i_hk/adc_clk_01
    SLICE_X103Y67        FDRE                                         r  i_hk/idly_inc_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y67        FDRE (Prop_fdre_C_Q)         0.456     9.318 r  i_hk/idly_inc_o_reg[10]/Q
                         net (fo=1, routed)           0.960    10.279    idly_inc[10]
    IDELAY_X1Y64         IDELAYE2                                     r  channels[1].adc_decode[3].i_dly/INC
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_01 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.682    12.688    adc_clk_in_0_BUFG
    IDELAY_X1Y64         IDELAYE2                                     r  channels[1].adc_decode[3].i_dly/C
                         clock pessimism              0.252    12.940    
                         clock uncertainty           -0.166    12.774    
    IDELAY_X1Y64         IDELAYE2 (Setup_idelaye2_C_INC)
                                                     -0.152    12.622    channels[1].adc_decode[3].i_dly
  -------------------------------------------------------------------
                         required time                         12.622    
                         arrival time                         -10.279    
  -------------------------------------------------------------------
                         slack                                  2.344    

Slack (MET) :             2.387ns  (required time - arrival time)
  Source:                 i_hk/idly_inc_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[1].adc_decode[1].i_dly/INC
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_01
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_01 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.456ns (35.250%)  route 0.838ns (64.750%))
  Logic Levels:           0  
  Clock Path Skew:        -4.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.688ns = ( 12.688 - 8.000 ) 
    Source Clock Delay      (SCD):    8.941ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        1.858     8.941    i_hk/adc_clk_01
    SLICE_X106Y66        FDRE                                         r  i_hk/idly_inc_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y66        FDRE (Prop_fdre_C_Q)         0.456     9.397 r  i_hk/idly_inc_o_reg[8]/Q
                         net (fo=1, routed)           0.838    10.235    idly_inc[8]
    IDELAY_X1Y63         IDELAYE2                                     r  channels[1].adc_decode[1].i_dly/INC
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_01 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.682    12.688    adc_clk_in_0_BUFG
    IDELAY_X1Y63         IDELAYE2                                     r  channels[1].adc_decode[1].i_dly/C
                         clock pessimism              0.252    12.940    
                         clock uncertainty           -0.166    12.774    
    IDELAY_X1Y63         IDELAYE2 (Setup_idelaye2_C_INC)
                                                     -0.152    12.622    channels[1].adc_decode[1].i_dly
  -------------------------------------------------------------------
                         required time                         12.622    
                         arrival time                         -10.235    
  -------------------------------------------------------------------
                         slack                                  2.387    

Slack (MET) :             2.403ns  (required time - arrival time)
  Source:                 i_hk/idly_rst_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[1].adc_decode[1].i_dly/LD
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_01
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_01 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        1.338ns  (logic 0.456ns (34.074%)  route 0.882ns (65.926%))
  Logic Levels:           0  
  Clock Path Skew:        -3.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.688ns = ( 12.688 - 8.000 ) 
    Source Clock Delay      (SCD):    8.936ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        1.853     8.936    i_hk/adc_clk_01
    SLICE_X106Y70        FDRE                                         r  i_hk/idly_rst_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDRE (Prop_fdre_C_Q)         0.456     9.392 r  i_hk/idly_rst_o_reg[8]/Q
                         net (fo=1, routed)           0.882    10.275    idly_rst[8]
    IDELAY_X1Y63         IDELAYE2                                     r  channels[1].adc_decode[1].i_dly/LD
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_01 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.682    12.688    adc_clk_in_0_BUFG
    IDELAY_X1Y63         IDELAYE2                                     r  channels[1].adc_decode[1].i_dly/C
                         clock pessimism              0.252    12.940    
                         clock uncertainty           -0.166    12.774    
    IDELAY_X1Y63         IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097    12.677    channels[1].adc_decode[1].i_dly
  -------------------------------------------------------------------
                         required time                         12.677    
                         arrival time                         -10.275    
  -------------------------------------------------------------------
                         slack                                  2.403    

Slack (MET) :             2.406ns  (required time - arrival time)
  Source:                 i_hk/idly_inc_o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[1].adc_decode[4].i_dly/INC
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_01
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_01 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.456ns (33.708%)  route 0.897ns (66.292%))
  Logic Levels:           0  
  Clock Path Skew:        -3.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.687ns = ( 12.687 - 8.000 ) 
    Source Clock Delay      (SCD):    8.862ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        1.779     8.862    i_hk/adc_clk_01
    SLICE_X105Y67        FDRE                                         r  i_hk/idly_inc_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y67        FDRE (Prop_fdre_C_Q)         0.456     9.318 r  i_hk/idly_inc_o_reg[11]/Q
                         net (fo=1, routed)           0.897    10.215    idly_inc[11]
    IDELAY_X1Y65         IDELAYE2                                     r  channels[1].adc_decode[4].i_dly/INC
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_01 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.681    12.687    adc_clk_in_0_BUFG
    IDELAY_X1Y65         IDELAYE2                                     r  channels[1].adc_decode[4].i_dly/C
                         clock pessimism              0.252    12.939    
                         clock uncertainty           -0.166    12.773    
    IDELAY_X1Y65         IDELAYE2 (Setup_idelaye2_C_INC)
                                                     -0.152    12.621    channels[1].adc_decode[4].i_dly
  -------------------------------------------------------------------
                         required time                         12.621    
                         arrival time                         -10.215    
  -------------------------------------------------------------------
                         slack                                  2.406    

Slack (MET) :             2.416ns  (required time - arrival time)
  Source:                 i_hk/idly_rst_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[1].adc_decode[3].i_dly/LD
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_01
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_01 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.456ns (34.417%)  route 0.869ns (65.583%))
  Logic Levels:           0  
  Clock Path Skew:        -3.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.688ns = ( 12.688 - 8.000 ) 
    Source Clock Delay      (SCD):    8.936ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        1.853     8.936    i_hk/adc_clk_01
    SLICE_X106Y70        FDRE                                         r  i_hk/idly_rst_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDRE (Prop_fdre_C_Q)         0.456     9.392 r  i_hk/idly_rst_o_reg[10]/Q
                         net (fo=1, routed)           0.869    10.261    idly_rst[10]
    IDELAY_X1Y64         IDELAYE2                                     r  channels[1].adc_decode[3].i_dly/LD
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_01 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.682    12.688    adc_clk_in_0_BUFG
    IDELAY_X1Y64         IDELAYE2                                     r  channels[1].adc_decode[3].i_dly/C
                         clock pessimism              0.252    12.940    
                         clock uncertainty           -0.166    12.774    
    IDELAY_X1Y64         IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097    12.677    channels[1].adc_decode[3].i_dly
  -------------------------------------------------------------------
                         required time                         12.677    
                         arrival time                         -10.261    
  -------------------------------------------------------------------
                         slack                                  2.416    

Slack (MET) :             2.427ns  (required time - arrival time)
  Source:                 i_hk/idly_rst_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[0].adc_decode[4].i_dly/LD
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_01
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_01 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.456ns (34.817%)  route 0.854ns (65.184%))
  Logic Levels:           0  
  Clock Path Skew:        -4.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.692ns = ( 12.692 - 8.000 ) 
    Source Clock Delay      (SCD):    8.944ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        1.861     8.944    i_hk/adc_clk_01
    SLICE_X106Y86        FDRE                                         r  i_hk/idly_rst_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y86        FDRE (Prop_fdre_C_Q)         0.456     9.400 r  i_hk/idly_rst_o_reg[4]/Q
                         net (fo=1, routed)           0.854    10.254    idly_rst[4]
    IDELAY_X1Y92         IDELAYE2                                     r  channels[0].adc_decode[4].i_dly/LD
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_01 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.686    12.692    adc_clk_in_0_BUFG
    IDELAY_X1Y92         IDELAYE2                                     r  channels[0].adc_decode[4].i_dly/C
                         clock pessimism              0.252    12.944    
                         clock uncertainty           -0.166    12.778    
    IDELAY_X1Y92         IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097    12.681    channels[0].adc_decode[4].i_dly
  -------------------------------------------------------------------
                         required time                         12.681    
                         arrival time                         -10.254    
  -------------------------------------------------------------------
                         slack                                  2.427    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 i_hk/idly_ce_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[1].adc_decode[2].i_dly/CE
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_01
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_01 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.477%)  route 0.225ns (61.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    2.893ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        0.629     2.893    i_hk/adc_clk_01
    SLICE_X106Y80        FDRE                                         r  i_hk/idly_ce_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y80        FDRE (Prop_fdre_C_Q)         0.141     3.034 r  i_hk/idly_ce_o_reg[9]/Q
                         net (fo=1, routed)           0.225     3.260    idly_ce[9]
    IDELAY_X1Y80         IDELAYE2                                     r  channels[1].adc_decode[2].i_dly/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_01 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.900     2.062    adc_clk_in_0_BUFG
    IDELAY_X1Y80         IDELAYE2                                     r  channels[1].adc_decode[2].i_dly/C
                         clock pessimism             -0.091     1.971    
                         clock uncertainty            0.166     2.137    
    IDELAY_X1Y80         IDELAYE2 (Hold_idelaye2_C_CE)
                                                      0.051     2.188    channels[1].adc_decode[2].i_dly
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           3.260    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.073ns  (arrival time - required time)
  Source:                 i_hk/idly_ce_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[1].adc_decode[0].i_dly/CE
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_01
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_01 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.477%)  route 0.225ns (61.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.923ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    2.893ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        0.629     2.893    i_hk/adc_clk_01
    SLICE_X106Y80        FDRE                                         r  i_hk/idly_ce_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y80        FDRE (Prop_fdre_C_Q)         0.141     3.034 r  i_hk/idly_ce_o_reg[7]/Q
                         net (fo=1, routed)           0.225     3.260    idly_ce[7]
    IDELAY_X1Y79         IDELAYE2                                     r  channels[1].adc_decode[0].i_dly/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_01 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.899     2.061    adc_clk_in_0_BUFG
    IDELAY_X1Y79         IDELAYE2                                     r  channels[1].adc_decode[0].i_dly/C
                         clock pessimism             -0.091     1.970    
                         clock uncertainty            0.166     2.136    
    IDELAY_X1Y79         IDELAYE2 (Hold_idelaye2_C_CE)
                                                      0.051     2.187    channels[1].adc_decode[0].i_dly
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           3.260    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.082ns  (arrival time - required time)
  Source:                 i_hk/idly_inc_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[0].adc_decode[4].i_dly/INC
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_01
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_01 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.162%)  route 0.228ns (61.838%))
  Logic Levels:           0  
  Clock Path Skew:        -0.920ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        0.636     2.900    i_hk/adc_clk_01
    SLICE_X106Y92        FDRE                                         r  i_hk/idly_inc_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y92        FDRE (Prop_fdre_C_Q)         0.141     3.041 r  i_hk/idly_inc_o_reg[4]/Q
                         net (fo=1, routed)           0.228     3.270    idly_inc[4]
    IDELAY_X1Y92         IDELAYE2                                     r  channels[0].adc_decode[4].i_dly/INC
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_01 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.909     2.071    adc_clk_in_0_BUFG
    IDELAY_X1Y92         IDELAYE2                                     r  channels[0].adc_decode[4].i_dly/C
                         clock pessimism             -0.091     1.980    
                         clock uncertainty            0.166     2.146    
    IDELAY_X1Y92         IDELAYE2 (Hold_idelaye2_C_INC)
                                                      0.042     2.188    channels[0].adc_decode[4].i_dly
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           3.270    
  -------------------------------------------------------------------
                         slack                                  1.082    

Slack (MET) :             1.083ns  (arrival time - required time)
  Source:                 i_hk/idly_inc_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[0].adc_decode[0].i_dly/INC
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_01
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_01 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.162%)  route 0.228ns (61.838%))
  Logic Levels:           0  
  Clock Path Skew:        -0.921ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    2.897ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        0.633     2.897    i_hk/adc_clk_01
    SLICE_X106Y85        FDRE                                         r  i_hk/idly_inc_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y85        FDRE (Prop_fdre_C_Q)         0.141     3.038 r  i_hk/idly_inc_o_reg[0]/Q
                         net (fo=1, routed)           0.228     3.267    idly_inc[0]
    IDELAY_X1Y85         IDELAYE2                                     r  channels[0].adc_decode[0].i_dly/INC
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_01 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.905     2.067    adc_clk_in_0_BUFG
    IDELAY_X1Y85         IDELAYE2                                     r  channels[0].adc_decode[0].i_dly/C
                         clock pessimism             -0.091     1.976    
                         clock uncertainty            0.166     2.142    
    IDELAY_X1Y85         IDELAYE2 (Hold_idelaye2_C_INC)
                                                      0.042     2.184    channels[0].adc_decode[0].i_dly
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           3.267    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.084ns  (arrival time - required time)
  Source:                 i_hk/idly_inc_o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[1].adc_decode[6].i_dly/INC
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_01
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_01 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.162%)  route 0.228ns (61.838%))
  Logic Levels:           0  
  Clock Path Skew:        -0.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        0.632     2.896    i_hk/adc_clk_01
    SLICE_X106Y66        FDRE                                         r  i_hk/idly_inc_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y66        FDRE (Prop_fdre_C_Q)         0.141     3.037 r  i_hk/idly_inc_o_reg[13]/Q
                         net (fo=1, routed)           0.228     3.266    idly_inc[13]
    IDELAY_X1Y66         IDELAYE2                                     r  channels[1].adc_decode[6].i_dly/INC
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_01 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.903     2.065    adc_clk_in_0_BUFG
    IDELAY_X1Y66         IDELAYE2                                     r  channels[1].adc_decode[6].i_dly/C
                         clock pessimism             -0.091     1.974    
                         clock uncertainty            0.166     2.140    
    IDELAY_X1Y66         IDELAYE2 (Hold_idelaye2_C_INC)
                                                      0.042     2.182    channels[1].adc_decode[6].i_dly
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           3.266    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.085ns  (arrival time - required time)
  Source:                 i_hk/idly_rst_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[0].adc_decode[0].i_dly/LD
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_01
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_01 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.670%)  route 0.224ns (61.330%))
  Logic Levels:           0  
  Clock Path Skew:        -0.921ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    2.897ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        0.633     2.897    i_hk/adc_clk_01
    SLICE_X107Y86        FDRE                                         r  i_hk/idly_rst_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y86        FDRE (Prop_fdre_C_Q)         0.141     3.038 r  i_hk/idly_rst_o_reg[0]/Q
                         net (fo=1, routed)           0.224     3.262    idly_rst[0]
    IDELAY_X1Y85         IDELAYE2                                     r  channels[0].adc_decode[0].i_dly/LD
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_01 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.905     2.067    adc_clk_in_0_BUFG
    IDELAY_X1Y85         IDELAYE2                                     r  channels[0].adc_decode[0].i_dly/C
                         clock pessimism             -0.091     1.976    
                         clock uncertainty            0.166     2.142    
    IDELAY_X1Y85         IDELAYE2 (Hold_idelaye2_C_LD)
                                                      0.035     2.177    channels[0].adc_decode[0].i_dly
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           3.262    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.117ns  (arrival time - required time)
  Source:                 i_hk/idly_ce_o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[1].adc_decode[4].i_dly/CE
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_01
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_01 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.135%)  route 0.272ns (65.865%))
  Logic Levels:           0  
  Clock Path Skew:        -0.921ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        0.632     2.896    i_hk/adc_clk_01
    SLICE_X107Y66        FDRE                                         r  i_hk/idly_ce_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y66        FDRE (Prop_fdre_C_Q)         0.141     3.037 r  i_hk/idly_ce_o_reg[11]/Q
                         net (fo=1, routed)           0.272     3.309    idly_ce[11]
    IDELAY_X1Y65         IDELAYE2                                     r  channels[1].adc_decode[4].i_dly/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_01 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.904     2.066    adc_clk_in_0_BUFG
    IDELAY_X1Y65         IDELAYE2                                     r  channels[1].adc_decode[4].i_dly/C
                         clock pessimism             -0.091     1.975    
                         clock uncertainty            0.166     2.141    
    IDELAY_X1Y65         IDELAYE2 (Hold_idelaye2_C_CE)
                                                      0.051     2.192    channels[1].adc_decode[4].i_dly
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           3.309    
  -------------------------------------------------------------------
                         slack                                  1.117    

Slack (MET) :             1.119ns  (arrival time - required time)
  Source:                 i_hk/idly_ce_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[0].adc_decode[1].i_dly/CE
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_01
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_01 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.964%)  route 0.274ns (66.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.921ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    2.897ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        0.633     2.897    i_hk/adc_clk_01
    SLICE_X106Y85        FDRE                                         r  i_hk/idly_ce_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y85        FDRE (Prop_fdre_C_Q)         0.141     3.038 r  i_hk/idly_ce_o_reg[1]/Q
                         net (fo=1, routed)           0.274     3.312    idly_ce[1]
    IDELAY_X1Y86         IDELAYE2                                     r  channels[0].adc_decode[1].i_dly/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_01 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.905     2.067    adc_clk_in_0_BUFG
    IDELAY_X1Y86         IDELAYE2                                     r  channels[0].adc_decode[1].i_dly/C
                         clock pessimism             -0.091     1.976    
                         clock uncertainty            0.166     2.142    
    IDELAY_X1Y86         IDELAYE2 (Hold_idelaye2_C_CE)
                                                      0.051     2.193    channels[0].adc_decode[1].i_dly
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           3.312    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.120ns  (arrival time - required time)
  Source:                 i_hk/idly_ce_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[1].adc_decode[3].i_dly/CE
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_01
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_01 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.831%)  route 0.276ns (66.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.920ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        0.632     2.896    i_hk/adc_clk_01
    SLICE_X107Y66        FDRE                                         r  i_hk/idly_ce_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y66        FDRE (Prop_fdre_C_Q)         0.141     3.037 r  i_hk/idly_ce_o_reg[10]/Q
                         net (fo=1, routed)           0.276     3.313    idly_ce[10]
    IDELAY_X1Y64         IDELAYE2                                     r  channels[1].adc_decode[3].i_dly/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_01 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.905     2.067    adc_clk_in_0_BUFG
    IDELAY_X1Y64         IDELAYE2                                     r  channels[1].adc_decode[3].i_dly/C
                         clock pessimism             -0.091     1.976    
                         clock uncertainty            0.166     2.142    
    IDELAY_X1Y64         IDELAYE2 (Hold_idelaye2_C_CE)
                                                      0.051     2.193    channels[1].adc_decode[3].i_dly
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           3.313    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.123ns  (arrival time - required time)
  Source:                 i_hk/idly_ce_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[0].adc_decode[4].i_dly/CE
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_01
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_01 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.602%)  route 0.279ns (66.398%))
  Logic Levels:           0  
  Clock Path Skew:        -0.920ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        0.636     2.900    i_hk/adc_clk_01
    SLICE_X106Y92        FDRE                                         r  i_hk/idly_ce_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y92        FDRE (Prop_fdre_C_Q)         0.141     3.041 r  i_hk/idly_ce_o_reg[4]/Q
                         net (fo=1, routed)           0.279     3.320    idly_ce[4]
    IDELAY_X1Y92         IDELAYE2                                     r  channels[0].adc_decode[4].i_dly/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_01 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.909     2.071    adc_clk_in_0_BUFG
    IDELAY_X1Y92         IDELAYE2                                     r  channels[0].adc_decode[4].i_dly/C
                         clock pessimism             -0.091     1.980    
                         clock uncertainty            0.166     2.146    
    IDELAY_X1Y92         IDELAYE2 (Hold_idelaye2_C_CE)
                                                      0.051     2.197    channels[0].adc_decode[4].i_dly
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           3.320    
  -------------------------------------------------------------------
                         slack                                  1.123    





---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_01
  To Clock:  pll_adc_clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.545ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.545ns  (required time - arrival time)
  Source:                 channels[1].adc_decode[0].i_dly/C
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/sys_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk_0 rise@8.000ns - adc_clk_01 rise@0.000ns)
  Data Path Delay:        6.465ns  (logic 1.601ns (24.766%)  route 4.864ns (75.234%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        3.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.006ns = ( 16.006 - 8.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_01 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.853     5.111    adc_clk_in_0_BUFG
    IDELAY_X1Y79         IDELAYE2                                     r  channels[1].adc_decode[0].i_dly/C
  -------------------------------------------------------------------    -------------------
    IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_C_CNTVALUEOUT[3])
                                                      0.751     5.862 r  channels[1].adc_decode[0].i_dly/CNTVALUEOUT[3]
                         net (fo=1, routed)           2.226     8.089    ps/axi_slave_gp0/sys_rdata[4]_i_6__1_1[3]
    SLICE_X88Y80         LUT5 (Prop_lut5_I4_O)        0.152     8.241 r  ps/axi_slave_gp0/sys_rdata[3]_i_12__1/O
                         net (fo=1, routed)           0.801     9.042    ps/axi_slave_gp0/sys_rdata[3]_i_12__1_n_0
    SLICE_X90Y91         LUT6 (Prop_lut6_I5_O)        0.326     9.368 r  ps/axi_slave_gp0/sys_rdata[3]_i_11/O
                         net (fo=1, routed)           0.471     9.839    ps/axi_slave_gp0/sys_rdata[3]_i_11_n_0
    SLICE_X90Y91         LUT6 (Prop_lut6_I5_O)        0.124     9.963 f  ps/axi_slave_gp0/sys_rdata[3]_i_8__1/O
                         net (fo=1, routed)           0.797    10.760    ps/axi_slave_gp0/sys_rdata[3]_i_8__1_n_0
    SLICE_X83Y89         LUT6 (Prop_lut6_I0_O)        0.124    10.884 f  ps/axi_slave_gp0/sys_rdata[3]_i_5__1/O
                         net (fo=1, routed)           0.568    11.452    ps/axi_slave_gp0/sys_rdata[3]_i_5__1_n_0
    SLICE_X85Y89         LUT6 (Prop_lut6_I4_O)        0.124    11.576 r  ps/axi_slave_gp0/sys_rdata[3]_i_1__1/O
                         net (fo=1, routed)           0.000    11.576    i_hk/D[3]
    SLICE_X85Y89         FDRE                                         r  i_hk/sys_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592    12.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.686    14.368    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.459 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        1.547    16.006    i_hk/adc_clk_01
    SLICE_X85Y89         FDRE                                         r  i_hk/sys_rdata_reg[3]/C
                         clock pessimism              0.252    16.258    
                         clock uncertainty           -0.166    16.092    
    SLICE_X85Y89         FDRE (Setup_fdre_C_D)        0.029    16.121    i_hk/sys_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         16.121    
                         arrival time                         -11.576    
  -------------------------------------------------------------------
                         slack                                  4.545    

Slack (MET) :             4.627ns  (required time - arrival time)
  Source:                 channels[1].adc_decode[0].i_dly/C
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/sys_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk_0 rise@8.000ns - adc_clk_01 rise@0.000ns)
  Data Path Delay:        6.429ns  (logic 0.999ns (15.539%)  route 5.430ns (84.461%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        3.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.004ns = ( 16.004 - 8.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_01 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.853     5.111    adc_clk_in_0_BUFG
    IDELAY_X1Y79         IDELAYE2                                     r  channels[1].adc_decode[0].i_dly/C
  -------------------------------------------------------------------    -------------------
    IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_C_CNTVALUEOUT[0])
                                                      0.751     5.862 r  channels[1].adc_decode[0].i_dly/CNTVALUEOUT[0]
                         net (fo=1, routed)           3.744     9.606    ps/axi_slave_gp0/sys_rdata[4]_i_6__1_1[0]
    SLICE_X82Y87         LUT6 (Prop_lut6_I3_O)        0.124     9.730 r  ps/axi_slave_gp0/sys_rdata[0]_i_2__1/O
                         net (fo=1, routed)           1.686    11.416    ps/axi_slave_gp0/sys_rdata[0]_i_2__1_n_0
    SLICE_X82Y87         LUT6 (Prop_lut6_I0_O)        0.124    11.540 r  ps/axi_slave_gp0/sys_rdata[0]_i_1__1/O
                         net (fo=1, routed)           0.000    11.540    i_hk/D[0]
    SLICE_X82Y87         FDRE                                         r  i_hk/sys_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592    12.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.686    14.368    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.459 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        1.545    16.004    i_hk/adc_clk_01
    SLICE_X82Y87         FDRE                                         r  i_hk/sys_rdata_reg[0]/C
                         clock pessimism              0.252    16.256    
                         clock uncertainty           -0.166    16.090    
    SLICE_X82Y87         FDRE (Setup_fdre_C_D)        0.077    16.167    i_hk/sys_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         16.167    
                         arrival time                         -11.540    
  -------------------------------------------------------------------
                         slack                                  4.627    

Slack (MET) :             5.151ns  (required time - arrival time)
  Source:                 channels[0].adc_decode[0].i_dly/C
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/sys_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk_0 rise@8.000ns - adc_clk_01 rise@0.000ns)
  Data Path Delay:        5.849ns  (logic 1.123ns (19.200%)  route 4.726ns (80.800%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        3.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.005ns = ( 16.005 - 8.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_01 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.861     5.119    adc_clk_in_0_BUFG
    IDELAY_X1Y85         IDELAYE2                                     r  channels[0].adc_decode[0].i_dly/C
  -------------------------------------------------------------------    -------------------
    IDELAY_X1Y85         IDELAYE2 (Prop_idelaye2_C_CNTVALUEOUT[1])
                                                      0.751     5.870 r  channels[0].adc_decode[0].i_dly/CNTVALUEOUT[1]
                         net (fo=1, routed)           3.267     9.138    ps/axi_slave_gp0/CNTVALUEOUT[1]
    SLICE_X90Y85         LUT6 (Prop_lut6_I1_O)        0.124     9.262 r  ps/axi_slave_gp0/sys_rdata[1]_i_8__1/O
                         net (fo=1, routed)           0.855    10.116    ps/axi_slave_gp0/sys_rdata[1]_i_8__1_n_0
    SLICE_X88Y88         LUT6 (Prop_lut6_I0_O)        0.124    10.240 r  ps/axi_slave_gp0/sys_rdata[1]_i_2/O
                         net (fo=1, routed)           0.604    10.844    ps/axi_slave_gp0/sys_rdata[1]_i_2_n_0
    SLICE_X84Y88         LUT6 (Prop_lut6_I0_O)        0.124    10.968 r  ps/axi_slave_gp0/sys_rdata[1]_i_1__1/O
                         net (fo=1, routed)           0.000    10.968    i_hk/D[1]
    SLICE_X84Y88         FDRE                                         r  i_hk/sys_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592    12.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.686    14.368    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.459 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        1.546    16.005    i_hk/adc_clk_01
    SLICE_X84Y88         FDRE                                         r  i_hk/sys_rdata_reg[1]/C
                         clock pessimism              0.252    16.257    
                         clock uncertainty           -0.166    16.091    
    SLICE_X84Y88         FDRE (Setup_fdre_C_D)        0.029    16.120    i_hk/sys_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         16.120    
                         arrival time                         -10.968    
  -------------------------------------------------------------------
                         slack                                  5.151    

Slack (MET) :             5.246ns  (required time - arrival time)
  Source:                 channels[1].adc_decode[0].i_dly/C
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/sys_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk_0 rise@8.000ns - adc_clk_01 rise@0.000ns)
  Data Path Delay:        5.763ns  (logic 1.123ns (19.485%)  route 4.640ns (80.515%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        3.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.006ns = ( 16.006 - 8.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_01 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.853     5.111    adc_clk_in_0_BUFG
    IDELAY_X1Y79         IDELAYE2                                     r  channels[1].adc_decode[0].i_dly/C
  -------------------------------------------------------------------    -------------------
    IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_C_CNTVALUEOUT[2])
                                                      0.751     5.862 r  channels[1].adc_decode[0].i_dly/CNTVALUEOUT[2]
                         net (fo=1, routed)           3.229     9.091    ps/axi_slave_gp0/sys_rdata[4]_i_6__1_1[2]
    SLICE_X90Y91         LUT6 (Prop_lut6_I2_O)        0.124     9.215 r  ps/axi_slave_gp0/sys_rdata[2]_i_8__1/O
                         net (fo=1, routed)           0.815    10.030    ps/axi_slave_gp0/sys_rdata[2]_i_8__1_n_0
    SLICE_X84Y89         LUT6 (Prop_lut6_I3_O)        0.124    10.154 f  ps/axi_slave_gp0/sys_rdata[2]_i_5__1/O
                         net (fo=1, routed)           0.597    10.751    ps/axi_slave_gp0/sys_rdata[2]_i_5__1_n_0
    SLICE_X88Y89         LUT6 (Prop_lut6_I5_O)        0.124    10.875 r  ps/axi_slave_gp0/sys_rdata[2]_i_1__1/O
                         net (fo=1, routed)           0.000    10.875    i_hk/D[2]
    SLICE_X88Y89         FDRE                                         r  i_hk/sys_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592    12.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.686    14.368    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.459 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        1.547    16.006    i_hk/adc_clk_01
    SLICE_X88Y89         FDRE                                         r  i_hk/sys_rdata_reg[2]/C
                         clock pessimism              0.252    16.258    
                         clock uncertainty           -0.166    16.092    
    SLICE_X88Y89         FDRE (Setup_fdre_C_D)        0.029    16.121    i_hk/sys_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         16.121    
                         arrival time                         -10.875    
  -------------------------------------------------------------------
                         slack                                  5.246    

Slack (MET) :             5.503ns  (required time - arrival time)
  Source:                 channels[1].adc_decode[0].i_dly/C
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/sys_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk_0 rise@8.000ns - adc_clk_01 rise@0.000ns)
  Data Path Delay:        5.507ns  (logic 1.123ns (20.392%)  route 4.384ns (79.608%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        3.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.007ns = ( 16.007 - 8.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_01 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.853     5.111    adc_clk_in_0_BUFG
    IDELAY_X1Y79         IDELAYE2                                     r  channels[1].adc_decode[0].i_dly/C
  -------------------------------------------------------------------    -------------------
    IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_C_CNTVALUEOUT[4])
                                                      0.751     5.862 r  channels[1].adc_decode[0].i_dly/CNTVALUEOUT[4]
                         net (fo=1, routed)           3.037     8.899    ps/axi_slave_gp0/sys_rdata[4]_i_6__1_1[4]
    SLICE_X90Y96         LUT6 (Prop_lut6_I1_O)        0.124     9.023 f  ps/axi_slave_gp0/sys_rdata[4]_i_10__1/O
                         net (fo=1, routed)           0.585     9.609    ps/axi_slave_gp0/sys_rdata[4]_i_10__1_n_0
    SLICE_X90Y96         LUT6 (Prop_lut6_I1_O)        0.124     9.733 f  ps/axi_slave_gp0/sys_rdata[4]_i_6__1/O
                         net (fo=1, routed)           0.762    10.494    ps/axi_slave_gp0/sys_rdata[4]_i_6__1_n_0
    SLICE_X84Y92         LUT6 (Prop_lut6_I5_O)        0.124    10.618 r  ps/axi_slave_gp0/sys_rdata[4]_i_1__1/O
                         net (fo=1, routed)           0.000    10.618    i_hk/D[4]
    SLICE_X84Y92         FDRE                                         r  i_hk/sys_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592    12.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.686    14.368    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.459 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        1.548    16.007    i_hk/adc_clk_01
    SLICE_X84Y92         FDRE                                         r  i_hk/sys_rdata_reg[4]/C
                         clock pessimism              0.252    16.259    
                         clock uncertainty           -0.166    16.093    
    SLICE_X84Y92         FDRE (Setup_fdre_C_D)        0.029    16.122    i_hk/sys_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         16.122    
                         arrival time                         -10.618    
  -------------------------------------------------------------------
                         slack                                  5.503    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 channels[1].adc_decode[0].i_dly/C
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/sys_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk_0 rise@0.000ns - adc_clk_01 rise@0.000ns)
  Data Path Delay:        2.181ns  (logic 0.358ns (16.417%)  route 1.823ns (83.583%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.527ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_01 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.629     1.700    adc_clk_in_0_BUFG
    IDELAY_X1Y79         IDELAYE2                                     r  channels[1].adc_decode[0].i_dly/C
  -------------------------------------------------------------------    -------------------
    IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_C_CNTVALUEOUT[1])
                                                      0.268     1.968 r  channels[1].adc_decode[0].i_dly/CNTVALUEOUT[1]
                         net (fo=1, routed)           1.506     3.474    ps/axi_slave_gp0/sys_rdata[4]_i_6__1_1[1]
    SLICE_X86Y89         LUT6 (Prop_lut6_I5_O)        0.045     3.519 f  ps/axi_slave_gp0/sys_rdata[1]_i_3__1/O
                         net (fo=1, routed)           0.317     3.835    ps/axi_slave_gp0/sys_rdata[1]_i_3__1_n_0
    SLICE_X84Y88         LUT6 (Prop_lut6_I1_O)        0.045     3.880 r  ps/axi_slave_gp0/sys_rdata[1]_i_1__1/O
                         net (fo=1, routed)           0.000     3.880    i_hk/D[1]
    SLICE_X84Y88         FDRE                                         r  i_hk/sys_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.580     2.646    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        0.852     3.527    i_hk/adc_clk_01
    SLICE_X84Y88         FDRE                                         r  i_hk/sys_rdata_reg[1]/C
                         clock pessimism             -0.091     3.436    
                         clock uncertainty            0.166     3.602    
    SLICE_X84Y88         FDRE (Hold_fdre_C_D)         0.091     3.693    i_hk/sys_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.693    
                         arrival time                           3.880    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 channels[0].adc_decode[0].i_dly/C
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/sys_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk_0 rise@0.000ns - adc_clk_01 rise@0.000ns)
  Data Path Delay:        4.495ns  (logic 0.893ns (19.868%)  route 3.602ns (80.132%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        3.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.806ns
    Source Clock Delay      (SCD):    4.688ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_01 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006     2.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     3.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.682     4.688    adc_clk_in_0_BUFG
    IDELAY_X1Y85         IDELAYE2                                     r  channels[0].adc_decode[0].i_dly/C
  -------------------------------------------------------------------    -------------------
    IDELAY_X1Y85         IDELAYE2 (Prop_idelaye2_C_CNTVALUEOUT[4])
                                                      0.693     5.381 r  channels[0].adc_decode[0].i_dly/CNTVALUEOUT[4]
                         net (fo=1, routed)           2.739     8.120    ps/axi_slave_gp0/CNTVALUEOUT[4]
    SLICE_X90Y92         LUT6 (Prop_lut6_I3_O)        0.100     8.220 f  ps/axi_slave_gp0/sys_rdata[4]_i_4__1/O
                         net (fo=1, routed)           0.863     9.083    ps/axi_slave_gp0/sys_rdata[4]_i_4__1_n_0
    SLICE_X84Y92         LUT6 (Prop_lut6_I3_O)        0.100     9.183 r  ps/axi_slave_gp0/sys_rdata[4]_i_1__1/O
                         net (fo=1, routed)           0.000     9.183    i_hk/D[4]
    SLICE_X84Y92         FDRE                                         r  i_hk/sys_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        1.723     8.806    i_hk/adc_clk_01
    SLICE_X84Y92         FDRE                                         r  i_hk/sys_rdata_reg[4]/C
                         clock pessimism             -0.252     8.555    
                         clock uncertainty            0.166     8.720    
    SLICE_X84Y92         FDRE (Hold_fdre_C_D)         0.269     8.989    i_hk/sys_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -8.989    
                         arrival time                           9.183    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 channels[1].adc_decode[0].i_dly/C
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/sys_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk_0 rise@0.000ns - adc_clk_01 rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.403ns (17.557%)  route 1.892ns (82.443%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.528ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_01 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.629     1.700    adc_clk_in_0_BUFG
    IDELAY_X1Y79         IDELAYE2                                     r  channels[1].adc_decode[0].i_dly/C
  -------------------------------------------------------------------    -------------------
    IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_C_CNTVALUEOUT[2])
                                                      0.268     1.968 r  channels[1].adc_decode[0].i_dly/CNTVALUEOUT[2]
                         net (fo=1, routed)           1.313     3.281    ps/axi_slave_gp0/sys_rdata[4]_i_6__1_1[2]
    SLICE_X90Y91         LUT6 (Prop_lut6_I2_O)        0.045     3.326 r  ps/axi_slave_gp0/sys_rdata[2]_i_8__1/O
                         net (fo=1, routed)           0.341     3.666    ps/axi_slave_gp0/sys_rdata[2]_i_8__1_n_0
    SLICE_X84Y89         LUT6 (Prop_lut6_I3_O)        0.045     3.711 f  ps/axi_slave_gp0/sys_rdata[2]_i_5__1/O
                         net (fo=1, routed)           0.239     3.950    ps/axi_slave_gp0/sys_rdata[2]_i_5__1_n_0
    SLICE_X88Y89         LUT6 (Prop_lut6_I5_O)        0.045     3.995 r  ps/axi_slave_gp0/sys_rdata[2]_i_1__1/O
                         net (fo=1, routed)           0.000     3.995    i_hk/D[2]
    SLICE_X88Y89         FDRE                                         r  i_hk/sys_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.580     2.646    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        0.853     3.528    i_hk/adc_clk_01
    SLICE_X88Y89         FDRE                                         r  i_hk/sys_rdata_reg[2]/C
                         clock pessimism             -0.091     3.437    
                         clock uncertainty            0.166     3.603    
    SLICE_X88Y89         FDRE (Hold_fdre_C_D)         0.091     3.694    i_hk/sys_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.694    
                         arrival time                           3.995    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 channels[0].adc_decode[0].i_dly/C
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/sys_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk_0 rise@0.000ns - adc_clk_01 rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 0.358ns (14.951%)  route 2.036ns (85.049%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.731ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.527ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_01 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.634     1.705    adc_clk_in_0_BUFG
    IDELAY_X1Y85         IDELAYE2                                     r  channels[0].adc_decode[0].i_dly/C
  -------------------------------------------------------------------    -------------------
    IDELAY_X1Y85         IDELAYE2 (Prop_idelaye2_C_CNTVALUEOUT[3])
                                                      0.268     1.973 r  channels[0].adc_decode[0].i_dly/CNTVALUEOUT[3]
                         net (fo=1, routed)           1.694     3.667    ps/axi_slave_gp0/CNTVALUEOUT[3]
    SLICE_X88Y88         LUT6 (Prop_lut6_I2_O)        0.045     3.712 r  ps/axi_slave_gp0/sys_rdata[3]_i_4__1/O
                         net (fo=1, routed)           0.342     4.054    ps/axi_slave_gp0/sys_rdata[3]_i_4__1_n_0
    SLICE_X85Y89         LUT6 (Prop_lut6_I3_O)        0.045     4.099 r  ps/axi_slave_gp0/sys_rdata[3]_i_1__1/O
                         net (fo=1, routed)           0.000     4.099    i_hk/D[3]
    SLICE_X85Y89         FDRE                                         r  i_hk/sys_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.580     2.646    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        0.852     3.527    i_hk/adc_clk_01
    SLICE_X85Y89         FDRE                                         r  i_hk/sys_rdata_reg[3]/C
                         clock pessimism             -0.091     3.436    
                         clock uncertainty            0.166     3.602    
    SLICE_X85Y89         FDRE (Hold_fdre_C_D)         0.091     3.693    i_hk/sys_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.693    
                         arrival time                           4.099    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 channels[0].adc_decode[0].i_dly/C
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/sys_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk_0 rise@0.000ns - adc_clk_01 rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 0.403ns (16.342%)  route 2.063ns (83.658%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.525ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_01 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.634     1.705    adc_clk_in_0_BUFG
    IDELAY_X1Y85         IDELAYE2                                     r  channels[0].adc_decode[0].i_dly/C
  -------------------------------------------------------------------    -------------------
    IDELAY_X1Y85         IDELAYE2 (Prop_idelaye2_C_CNTVALUEOUT[0])
                                                      0.268     1.973 r  channels[0].adc_decode[0].i_dly/CNTVALUEOUT[0]
                         net (fo=1, routed)           1.489     3.462    ps/axi_slave_gp0/CNTVALUEOUT[0]
    SLICE_X83Y85         LUT6 (Prop_lut6_I0_O)        0.045     3.507 r  ps/axi_slave_gp0/sys_rdata[0]_i_10/O
                         net (fo=1, routed)           0.276     3.783    ps/axi_slave_gp0/sys_rdata[0]_i_10_n_0
    SLICE_X83Y87         LUT6 (Prop_lut6_I0_O)        0.045     3.828 f  ps/axi_slave_gp0/sys_rdata[0]_i_3__1/O
                         net (fo=1, routed)           0.298     4.126    ps/axi_slave_gp0/sys_rdata[0]_i_3__1_n_0
    SLICE_X82Y87         LUT6 (Prop_lut6_I1_O)        0.045     4.171 r  ps/axi_slave_gp0/sys_rdata[0]_i_1__1/O
                         net (fo=1, routed)           0.000     4.171    i_hk/D[0]
    SLICE_X82Y87         FDRE                                         r  i_hk/sys_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.580     2.646    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        0.850     3.525    i_hk/adc_clk_01
    SLICE_X82Y87         FDRE                                         r  i_hk/sys_rdata_reg[0]/C
                         clock pessimism             -0.091     3.434    
                         clock uncertainty            0.166     3.600    
    SLICE_X82Y87         FDRE (Hold_fdre_C_D)         0.120     3.720    i_hk/sys_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.720    
                         arrival time                           4.171    
  -------------------------------------------------------------------
                         slack                                  0.451    





---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk_1
  To Clock:  pll_adc_clk_0

Setup :            0  Failing Endpoints,  Worst Slack        1.170ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.170ns  (required time - arrival time)
  Source:                 channels[3].adc_decode[0].iddr_adc_dat_0/C
                            (rising edge-triggered cell IDDR clocked by pll_adc_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope_2_3/i_dfilt1_chb/bb_mult/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk_0 rise@8.000ns - pll_adc_clk_1 rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 0.697ns (13.587%)  route 4.433ns (86.413%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.019ns = ( 16.019 - 8.000 ) 
    Source Clock Delay      (SCD):    9.009ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_1 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  i_clk_23/O
                         net (fo=1, routed)           2.205     3.113    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.102     3.215 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          1.831     5.046    pll_23/adc_clk_in_1_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.134 r  pll_23/pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.017    pll_adc_clk_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.118 r  bufg_adc_clk_23/O
                         net (fo=14, routed)          1.891     9.009    adc_clk_23
    ILOGIC_X1Y99         IDDR                                         r  channels[3].adc_decode[0].iddr_adc_dat_0/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y99         IDDR (Prop_iddr_C_Q1)        0.517     9.526 f  channels[3].adc_decode[0].iddr_adc_dat_0/Q1
                         net (fo=1, routed)           1.933    11.459    i_scope_2_3/i_dfilt1_chb/p_12_out
    SLICE_X88Y92         LUT1 (Prop_lut1_I0_O)        0.180    11.639 r  i_scope_2_3/i_dfilt1_chb/bb_mult_i_13__2/O
                         net (fo=2, routed)           2.500    14.139    i_scope_2_3/i_dfilt1_chb/channels[3].adc_decode[6].iddr_adc_dat_0[1]
    DSP48_X2Y28          DSP48E1                                      r  i_scope_2_3/i_dfilt1_chb/bb_mult/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592    12.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.686    14.368    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.459 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        1.560    16.019    i_scope_2_3/i_dfilt1_chb/adc_clk_01
    DSP48_X2Y28          DSP48E1                                      r  i_scope_2_3/i_dfilt1_chb/bb_mult/CLK
                         clock pessimism              0.000    16.019    
                         clock uncertainty           -0.261    15.759    
    DSP48_X2Y28          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.450    15.309    i_scope_2_3/i_dfilt1_chb/bb_mult
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                         -14.139    
  -------------------------------------------------------------------
                         slack                                  1.170    

Slack (MET) :             1.260ns  (required time - arrival time)
  Source:                 channels[3].adc_decode[2].iddr_adc_dat_0/C
                            (rising edge-triggered cell IDDR clocked by pll_adc_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope_2_3/i_dfilt1_chb/bb_mult/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk_0 rise@8.000ns - pll_adc_clk_1 rise@0.000ns)
  Data Path Delay:        5.043ns  (logic 0.686ns (13.602%)  route 4.357ns (86.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.986ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.019ns = ( 16.019 - 8.000 ) 
    Source Clock Delay      (SCD):    9.005ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_1 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  i_clk_23/O
                         net (fo=1, routed)           2.205     3.113    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.102     3.215 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          1.831     5.046    pll_23/adc_clk_in_1_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.134 r  pll_23/pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.017    pll_adc_clk_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.118 r  bufg_adc_clk_23/O
                         net (fo=14, routed)          1.887     9.005    adc_clk_23
    ILOGIC_X1Y89         IDDR                                         r  channels[3].adc_decode[2].iddr_adc_dat_0/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y89         IDDR (Prop_iddr_C_Q2)        0.508     9.513 f  channels[3].adc_decode[2].iddr_adc_dat_0/Q2
                         net (fo=1, routed)           2.336    11.849    i_scope_2_3/i_dfilt1_chb/p_7_out
    SLICE_X82Y76         LUT1 (Prop_lut1_I0_O)        0.178    12.027 r  i_scope_2_3/i_dfilt1_chb/bb_mult_i_10__2/O
                         net (fo=2, routed)           2.021    14.048    i_scope_2_3/i_dfilt1_chb/channels[3].adc_decode[6].iddr_adc_dat_0[4]
    DSP48_X2Y28          DSP48E1                                      r  i_scope_2_3/i_dfilt1_chb/bb_mult/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592    12.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.686    14.368    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.459 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        1.560    16.019    i_scope_2_3/i_dfilt1_chb/adc_clk_01
    DSP48_X2Y28          DSP48E1                                      r  i_scope_2_3/i_dfilt1_chb/bb_mult/CLK
                         clock pessimism              0.000    16.019    
                         clock uncertainty           -0.261    15.759    
    DSP48_X2Y28          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.450    15.309    i_scope_2_3/i_dfilt1_chb/bb_mult
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                         -14.048    
  -------------------------------------------------------------------
                         slack                                  1.260    

Slack (MET) :             1.346ns  (required time - arrival time)
  Source:                 channels[3].adc_decode[1].iddr_adc_dat_0/C
                            (rising edge-triggered cell IDDR clocked by pll_adc_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope_2_3/i_dfilt1_chb/bb_mult/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk_0 rise@8.000ns - pll_adc_clk_1 rise@0.000ns)
  Data Path Delay:        4.958ns  (logic 0.697ns (14.058%)  route 4.261ns (85.942%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.986ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.019ns = ( 16.019 - 8.000 ) 
    Source Clock Delay      (SCD):    9.005ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_1 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  i_clk_23/O
                         net (fo=1, routed)           2.205     3.113    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.102     3.215 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          1.831     5.046    pll_23/adc_clk_in_1_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.134 r  pll_23/pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.017    pll_adc_clk_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.118 r  bufg_adc_clk_23/O
                         net (fo=14, routed)          1.887     9.005    adc_clk_23
    ILOGIC_X1Y61         IDDR                                         r  channels[3].adc_decode[1].iddr_adc_dat_0/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y61         IDDR (Prop_iddr_C_Q1)        0.517     9.522 f  channels[3].adc_decode[1].iddr_adc_dat_0/Q1
                         net (fo=1, routed)           1.710    11.232    i_scope_2_3/i_dfilt1_chb/p_10_out
    SLICE_X100Y68        LUT1 (Prop_lut1_I0_O)        0.180    11.412 r  i_scope_2_3/i_dfilt1_chb/bb_mult_i_11__2/O
                         net (fo=2, routed)           2.551    13.963    i_scope_2_3/i_dfilt1_chb/channels[3].adc_decode[6].iddr_adc_dat_0[3]
    DSP48_X2Y28          DSP48E1                                      r  i_scope_2_3/i_dfilt1_chb/bb_mult/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592    12.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.686    14.368    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.459 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        1.560    16.019    i_scope_2_3/i_dfilt1_chb/adc_clk_01
    DSP48_X2Y28          DSP48E1                                      r  i_scope_2_3/i_dfilt1_chb/bb_mult/CLK
                         clock pessimism              0.000    16.019    
                         clock uncertainty           -0.261    15.759    
    DSP48_X2Y28          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.450    15.309    i_scope_2_3/i_dfilt1_chb/bb_mult
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                         -13.963    
  -------------------------------------------------------------------
                         slack                                  1.346    

Slack (MET) :             1.396ns  (required time - arrival time)
  Source:                 channels[3].adc_decode[1].iddr_adc_dat_0/C
                            (rising edge-triggered cell IDDR clocked by pll_adc_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope_2_3/i_dfilt1_chb/bb_mult/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk_0 rise@8.000ns - pll_adc_clk_1 rise@0.000ns)
  Data Path Delay:        4.907ns  (logic 0.686ns (13.979%)  route 4.221ns (86.021%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.986ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.019ns = ( 16.019 - 8.000 ) 
    Source Clock Delay      (SCD):    9.005ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_1 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  i_clk_23/O
                         net (fo=1, routed)           2.205     3.113    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.102     3.215 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          1.831     5.046    pll_23/adc_clk_in_1_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.134 r  pll_23/pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.017    pll_adc_clk_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.118 r  bufg_adc_clk_23/O
                         net (fo=14, routed)          1.887     9.005    adc_clk_23
    ILOGIC_X1Y61         IDDR                                         r  channels[3].adc_decode[1].iddr_adc_dat_0/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y61         IDDR (Prop_iddr_C_Q2)        0.508     9.513 f  channels[3].adc_decode[1].iddr_adc_dat_0/Q2
                         net (fo=1, routed)           1.503    11.016    i_scope_2_3/i_dfilt1_chb/p_9_out
    SLICE_X98Y68         LUT1 (Prop_lut1_I0_O)        0.178    11.194 r  i_scope_2_3/i_dfilt1_chb/bb_mult_i_12__2/O
                         net (fo=2, routed)           2.719    13.912    i_scope_2_3/i_dfilt1_chb/channels[3].adc_decode[6].iddr_adc_dat_0[2]
    DSP48_X2Y28          DSP48E1                                      r  i_scope_2_3/i_dfilt1_chb/bb_mult/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592    12.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.686    14.368    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.459 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        1.560    16.019    i_scope_2_3/i_dfilt1_chb/adc_clk_01
    DSP48_X2Y28          DSP48E1                                      r  i_scope_2_3/i_dfilt1_chb/bb_mult/CLK
                         clock pessimism              0.000    16.019    
                         clock uncertainty           -0.261    15.759    
    DSP48_X2Y28          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.450    15.309    i_scope_2_3/i_dfilt1_chb/bb_mult
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                         -13.912    
  -------------------------------------------------------------------
                         slack                                  1.396    

Slack (MET) :             1.436ns  (required time - arrival time)
  Source:                 channels[3].adc_decode[3].iddr_adc_dat_0/C
                            (rising edge-triggered cell IDDR clocked by pll_adc_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope_2_3/i_dfilt1_chb/bb_mult/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk_0 rise@8.000ns - pll_adc_clk_1 rise@0.000ns)
  Data Path Delay:        4.868ns  (logic 0.697ns (14.317%)  route 4.171ns (85.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.986ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.019ns = ( 16.019 - 8.000 ) 
    Source Clock Delay      (SCD):    9.005ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_1 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  i_clk_23/O
                         net (fo=1, routed)           2.205     3.113    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.102     3.215 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          1.831     5.046    pll_23/adc_clk_in_1_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.134 r  pll_23/pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.017    pll_adc_clk_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.118 r  bufg_adc_clk_23/O
                         net (fo=14, routed)          1.887     9.005    adc_clk_23
    ILOGIC_X1Y62         IDDR                                         r  channels[3].adc_decode[3].iddr_adc_dat_0/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y62         IDDR (Prop_iddr_C_Q1)        0.517     9.522 f  channels[3].adc_decode[3].iddr_adc_dat_0/Q1
                         net (fo=1, routed)           1.772    11.294    i_scope_2_3/i_dfilt1_chb/p_6_out
    SLICE_X98Y70         LUT1 (Prop_lut1_I0_O)        0.180    11.474 r  i_scope_2_3/i_dfilt1_chb/bb_mult_i_7__2/O
                         net (fo=2, routed)           2.399    13.873    i_scope_2_3/i_dfilt1_chb/channels[3].adc_decode[6].iddr_adc_dat_0[7]
    DSP48_X2Y28          DSP48E1                                      r  i_scope_2_3/i_dfilt1_chb/bb_mult/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592    12.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.686    14.368    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.459 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        1.560    16.019    i_scope_2_3/i_dfilt1_chb/adc_clk_01
    DSP48_X2Y28          DSP48E1                                      r  i_scope_2_3/i_dfilt1_chb/bb_mult/CLK
                         clock pessimism              0.000    16.019    
                         clock uncertainty           -0.261    15.759    
    DSP48_X2Y28          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.450    15.309    i_scope_2_3/i_dfilt1_chb/bb_mult
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                         -13.873    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.568ns  (required time - arrival time)
  Source:                 channels[3].adc_decode[0].iddr_adc_dat_0/C
                            (rising edge-triggered cell IDDR clocked by pll_adc_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope_2_3/i_dfilt1_chb/bb_mult/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk_0 rise@8.000ns - pll_adc_clk_1 rise@0.000ns)
  Data Path Delay:        4.732ns  (logic 0.686ns (14.499%)  route 4.046ns (85.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.019ns = ( 16.019 - 8.000 ) 
    Source Clock Delay      (SCD):    9.009ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_1 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  i_clk_23/O
                         net (fo=1, routed)           2.205     3.113    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.102     3.215 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          1.831     5.046    pll_23/adc_clk_in_1_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.134 r  pll_23/pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.017    pll_adc_clk_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.118 r  bufg_adc_clk_23/O
                         net (fo=14, routed)          1.891     9.009    adc_clk_23
    ILOGIC_X1Y99         IDDR                                         r  channels[3].adc_decode[0].iddr_adc_dat_0/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y99         IDDR (Prop_iddr_C_Q2)        0.508     9.517 f  channels[3].adc_decode[0].iddr_adc_dat_0/Q2
                         net (fo=1, routed)           1.842    11.359    i_scope_2_3/i_dfilt1_chb/p_11_out
    SLICE_X88Y92         LUT1 (Prop_lut1_I0_O)        0.178    11.537 r  i_scope_2_3/i_dfilt1_chb/bb_mult_i_14__2/O
                         net (fo=2, routed)           2.203    13.741    i_scope_2_3/i_dfilt1_chb/channels[3].adc_decode[6].iddr_adc_dat_0[0]
    DSP48_X2Y28          DSP48E1                                      r  i_scope_2_3/i_dfilt1_chb/bb_mult/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592    12.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.686    14.368    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.459 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        1.560    16.019    i_scope_2_3/i_dfilt1_chb/adc_clk_01
    DSP48_X2Y28          DSP48E1                                      r  i_scope_2_3/i_dfilt1_chb/bb_mult/CLK
                         clock pessimism              0.000    16.019    
                         clock uncertainty           -0.261    15.759    
    DSP48_X2Y28          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.450    15.309    i_scope_2_3/i_dfilt1_chb/bb_mult
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                         -13.741    
  -------------------------------------------------------------------
                         slack                                  1.568    

Slack (MET) :             1.575ns  (required time - arrival time)
  Source:                 channels[3].adc_decode[4].iddr_adc_dat_0/C
                            (rising edge-triggered cell IDDR clocked by pll_adc_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope_2_3/i_dfilt1_chb/bb_mult/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk_0 rise@8.000ns - pll_adc_clk_1 rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 0.697ns (14.704%)  route 4.043ns (85.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.019ns = ( 16.019 - 8.000 ) 
    Source Clock Delay      (SCD):    8.994ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_1 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  i_clk_23/O
                         net (fo=1, routed)           2.205     3.113    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.102     3.215 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          1.831     5.046    pll_23/adc_clk_in_1_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.134 r  pll_23/pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.017    pll_adc_clk_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.118 r  bufg_adc_clk_23/O
                         net (fo=14, routed)          1.876     8.994    adc_clk_23
    ILOGIC_X1Y70         IDDR                                         r  channels[3].adc_decode[4].iddr_adc_dat_0/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y70         IDDR (Prop_iddr_C_Q1)        0.517     9.511 f  channels[3].adc_decode[4].iddr_adc_dat_0/Q1
                         net (fo=1, routed)           1.514    11.025    i_scope_2_3/i_dfilt1_chb/bb_mult_2
    SLICE_X98Y70         LUT1 (Prop_lut1_I0_O)        0.180    11.205 r  i_scope_2_3/i_dfilt1_chb/bb_mult_i_5__2/O
                         net (fo=2, routed)           2.529    13.734    i_scope_2_3/i_dfilt1_chb/channels[3].adc_decode[6].iddr_adc_dat_0[9]
    DSP48_X2Y28          DSP48E1                                      r  i_scope_2_3/i_dfilt1_chb/bb_mult/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592    12.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.686    14.368    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.459 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        1.560    16.019    i_scope_2_3/i_dfilt1_chb/adc_clk_01
    DSP48_X2Y28          DSP48E1                                      r  i_scope_2_3/i_dfilt1_chb/bb_mult/CLK
                         clock pessimism              0.000    16.019    
                         clock uncertainty           -0.261    15.759    
    DSP48_X2Y28          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450    15.309    i_scope_2_3/i_dfilt1_chb/bb_mult
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                         -13.734    
  -------------------------------------------------------------------
                         slack                                  1.575    

Slack (MET) :             1.598ns  (required time - arrival time)
  Source:                 channels[3].adc_decode[2].iddr_adc_dat_0/C
                            (rising edge-triggered cell IDDR clocked by pll_adc_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope_2_3/i_dfilt1_chb/bb_mult/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk_0 rise@8.000ns - pll_adc_clk_1 rise@0.000ns)
  Data Path Delay:        4.705ns  (logic 0.697ns (14.813%)  route 4.008ns (85.187%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.986ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.019ns = ( 16.019 - 8.000 ) 
    Source Clock Delay      (SCD):    9.005ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_1 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  i_clk_23/O
                         net (fo=1, routed)           2.205     3.113    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.102     3.215 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          1.831     5.046    pll_23/adc_clk_in_1_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.134 r  pll_23/pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.017    pll_adc_clk_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.118 r  bufg_adc_clk_23/O
                         net (fo=14, routed)          1.887     9.005    adc_clk_23
    ILOGIC_X1Y89         IDDR                                         r  channels[3].adc_decode[2].iddr_adc_dat_0/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y89         IDDR (Prop_iddr_C_Q1)        0.517     9.522 f  channels[3].adc_decode[2].iddr_adc_dat_0/Q1
                         net (fo=1, routed)           1.805    11.327    i_scope_2_3/i_dfilt1_chb/p_8_out
    SLICE_X89Y82         LUT1 (Prop_lut1_I0_O)        0.180    11.507 r  i_scope_2_3/i_dfilt1_chb/bb_mult_i_9__2/O
                         net (fo=2, routed)           2.203    13.710    i_scope_2_3/i_dfilt1_chb/channels[3].adc_decode[6].iddr_adc_dat_0[5]
    DSP48_X2Y28          DSP48E1                                      r  i_scope_2_3/i_dfilt1_chb/bb_mult/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592    12.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.686    14.368    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.459 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        1.560    16.019    i_scope_2_3/i_dfilt1_chb/adc_clk_01
    DSP48_X2Y28          DSP48E1                                      r  i_scope_2_3/i_dfilt1_chb/bb_mult/CLK
                         clock pessimism              0.000    16.019    
                         clock uncertainty           -0.261    15.759    
    DSP48_X2Y28          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.450    15.309    i_scope_2_3/i_dfilt1_chb/bb_mult
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                         -13.710    
  -------------------------------------------------------------------
                         slack                                  1.598    

Slack (MET) :             1.656ns  (required time - arrival time)
  Source:                 channels[3].adc_decode[6].iddr_adc_dat_0/C
                            (rising edge-triggered cell IDDR clocked by pll_adc_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope_2_3/i_dfilt1_chb/bb_mult/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk_0 rise@8.000ns - pll_adc_clk_1 rise@0.000ns)
  Data Path Delay:        4.654ns  (logic 0.686ns (14.739%)  route 3.968ns (85.261%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.979ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.019ns = ( 16.019 - 8.000 ) 
    Source Clock Delay      (SCD):    8.998ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_1 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  i_clk_23/O
                         net (fo=1, routed)           2.205     3.113    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.102     3.215 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          1.831     5.046    pll_23/adc_clk_in_1_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.134 r  pll_23/pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.017    pll_adc_clk_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.118 r  bufg_adc_clk_23/O
                         net (fo=14, routed)          1.880     8.998    adc_clk_23
    ILOGIC_X1Y68         IDDR                                         r  channels[3].adc_decode[6].iddr_adc_dat_0/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y68         IDDR (Prop_iddr_C_Q2)        0.508     9.506 f  channels[3].adc_decode[6].iddr_adc_dat_0/Q2
                         net (fo=1, routed)           1.531    11.037    i_scope_2_3/i_dfilt1_chb/bb_mult_5
    SLICE_X98Y69         LUT1 (Prop_lut1_I0_O)        0.178    11.215 r  i_scope_2_3/i_dfilt1_chb/bb_mult_i_2__2/O
                         net (fo=2, routed)           2.437    13.652    i_scope_2_3/i_dfilt1_chb/channels[3].adc_decode[6].iddr_adc_dat_0[12]
    DSP48_X2Y28          DSP48E1                                      r  i_scope_2_3/i_dfilt1_chb/bb_mult/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592    12.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.686    14.368    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.459 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        1.560    16.019    i_scope_2_3/i_dfilt1_chb/adc_clk_01
    DSP48_X2Y28          DSP48E1                                      r  i_scope_2_3/i_dfilt1_chb/bb_mult/CLK
                         clock pessimism              0.000    16.019    
                         clock uncertainty           -0.261    15.759    
    DSP48_X2Y28          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450    15.309    i_scope_2_3/i_dfilt1_chb/bb_mult
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                         -13.652    
  -------------------------------------------------------------------
                         slack                                  1.656    

Slack (MET) :             1.782ns  (required time - arrival time)
  Source:                 channels[3].adc_decode[5].iddr_adc_dat_0/C
                            (rising edge-triggered cell IDDR clocked by pll_adc_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope_2_3/i_dfilt1_chb/bb_mult/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk_0 rise@8.000ns - pll_adc_clk_1 rise@0.000ns)
  Data Path Delay:        4.533ns  (logic 0.697ns (15.377%)  route 3.836ns (84.623%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.019ns = ( 16.019 - 8.000 ) 
    Source Clock Delay      (SCD):    8.994ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_1 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  i_clk_23/O
                         net (fo=1, routed)           2.205     3.113    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.102     3.215 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          1.831     5.046    pll_23/adc_clk_in_1_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.134 r  pll_23/pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.017    pll_adc_clk_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.118 r  bufg_adc_clk_23/O
                         net (fo=14, routed)          1.876     8.994    adc_clk_23
    ILOGIC_X1Y69         IDDR                                         r  channels[3].adc_decode[5].iddr_adc_dat_0/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y69         IDDR (Prop_iddr_C_Q1)        0.517     9.511 f  channels[3].adc_decode[5].iddr_adc_dat_0/Q1
                         net (fo=1, routed)           1.282    10.793    i_scope_2_3/i_dfilt1_chb/bb_mult_4
    SLICE_X99Y70         LUT1 (Prop_lut1_I0_O)        0.180    10.973 r  i_scope_2_3/i_dfilt1_chb/bb_mult_i_3__2/O
                         net (fo=2, routed)           2.554    13.527    i_scope_2_3/i_dfilt1_chb/channels[3].adc_decode[6].iddr_adc_dat_0[11]
    DSP48_X2Y28          DSP48E1                                      r  i_scope_2_3/i_dfilt1_chb/bb_mult/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592    12.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.686    14.368    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.459 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        1.560    16.019    i_scope_2_3/i_dfilt1_chb/adc_clk_01
    DSP48_X2Y28          DSP48E1                                      r  i_scope_2_3/i_dfilt1_chb/bb_mult/CLK
                         clock pessimism              0.000    16.019    
                         clock uncertainty           -0.261    15.759    
    DSP48_X2Y28          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450    15.309    i_scope_2_3/i_dfilt1_chb/bb_mult
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                         -13.527    
  -------------------------------------------------------------------
                         slack                                  1.782    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 channels[3].adc_decode[6].iddr_adc_dat_0/C
                            (rising edge-triggered cell IDDR clocked by pll_adc_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_r_reg[3][13]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk_0 rise@0.000ns - pll_adc_clk_1 rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.180ns (15.480%)  route 0.983ns (84.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.516ns
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_1 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.327     0.327 r  i_clk_23/O
                         net (fo=1, routed)           0.674     1.001    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.028 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          0.602     1.629    pll_23/adc_clk_in_1_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.679 r  pll_23/pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.223    pll_adc_clk_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.249 r  bufg_adc_clk_23/O
                         net (fo=14, routed)          0.625     2.874    adc_clk_23
    ILOGIC_X1Y68         IDDR                                         r  channels[3].adc_decode[6].iddr_adc_dat_0/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y68         IDDR (Prop_iddr_C_Q1)        0.180     3.054 r  channels[3].adc_decode[6].iddr_adc_dat_0/Q1
                         net (fo=6, routed)           0.983     4.037    channels[3].adc_decode[6].adc_dat_ddr_1
    SLICE_X82Y72         FDRE                                         r  adc_dat_r_reg[3][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.580     2.646    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        0.841     3.516    adc_clk_01
    SLICE_X82Y72         FDRE                                         r  adc_dat_r_reg[3][13]/C
                         clock pessimism              0.000     3.516    
                         clock uncertainty            0.261     3.777    
    SLICE_X82Y72         FDRE (Hold_fdre_C_D)         0.060     3.837    adc_dat_r_reg[3][13]
  -------------------------------------------------------------------
                         required time                         -3.837    
                         arrival time                           4.037    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 channels[2].adc_decode[6].iddr_adc_dat_0/C
                            (rising edge-triggered cell IDDR clocked by pll_adc_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_r_reg[2][13]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk_0 rise@0.000ns - pll_adc_clk_1 rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.180ns (15.367%)  route 0.991ns (84.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.539ns
    Source Clock Delay      (SCD):    2.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_1 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.327     0.327 r  i_clk_23/O
                         net (fo=1, routed)           0.674     1.001    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.028 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          0.602     1.629    pll_23/adc_clk_in_1_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.679 r  pll_23/pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.223    pll_adc_clk_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.249 r  bufg_adc_clk_23/O
                         net (fo=14, routed)          0.629     2.878    adc_clk_23
    ILOGIC_X1Y60         IDDR                                         r  channels[2].adc_decode[6].iddr_adc_dat_0/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y60         IDDR (Prop_iddr_C_Q1)        0.180     3.058 r  channels[2].adc_decode[6].iddr_adc_dat_0/Q1
                         net (fo=6, routed)           0.991     4.049    channels[2].adc_decode[6].adc_dat_ddr_1
    SLICE_X103Y74        FDRE                                         r  adc_dat_r_reg[2][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.580     2.646    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        0.864     3.539    adc_clk_01
    SLICE_X103Y74        FDRE                                         r  adc_dat_r_reg[2][13]/C
                         clock pessimism              0.000     3.539    
                         clock uncertainty            0.261     3.800    
    SLICE_X103Y74        FDRE (Hold_fdre_C_D)         0.034     3.834    adc_dat_r_reg[2][13]
  -------------------------------------------------------------------
                         required time                         -3.834    
                         arrival time                           4.049    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 channels[2].adc_decode[1].iddr_adc_dat_0/C
                            (rising edge-triggered cell IDDR clocked by pll_adc_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_r_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk_0 rise@0.000ns - pll_adc_clk_1 rise@0.000ns)
  Data Path Delay:        1.305ns  (logic 0.249ns (19.076%)  route 1.056ns (80.924%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.541ns
    Source Clock Delay      (SCD):    2.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_1 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.327     0.327 r  i_clk_23/O
                         net (fo=1, routed)           0.674     1.001    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.028 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          0.602     1.629    pll_23/adc_clk_in_1_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.679 r  pll_23/pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.223    pll_adc_clk_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.249 r  bufg_adc_clk_23/O
                         net (fo=14, routed)          0.629     2.878    adc_clk_23
    ILOGIC_X1Y55         IDDR                                         r  channels[2].adc_decode[1].iddr_adc_dat_0/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y55         IDDR (Prop_iddr_C_Q2)        0.179     3.057 f  channels[2].adc_decode[1].iddr_adc_dat_0/Q2
                         net (fo=1, routed)           0.714     3.771    i_scope_2_3/i_dfilt1_cha/p_23_out
    SLICE_X101Y62        LUT1 (Prop_lut1_I0_O)        0.070     3.841 r  i_scope_2_3/i_dfilt1_cha/bb_mult_i_12__1/O
                         net (fo=2, routed)           0.342     4.183    i_scope_2_3_n_651
    SLICE_X96Y72         FDRE                                         r  adc_dat_r_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.580     2.646    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        0.866     3.541    adc_clk_01
    SLICE_X96Y72         FDRE                                         r  adc_dat_r_reg[2][2]/C
                         clock pessimism              0.000     3.541    
                         clock uncertainty            0.261     3.802    
    SLICE_X96Y72         FDRE (Hold_fdre_C_D)         0.085     3.887    adc_dat_r_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -3.887    
                         arrival time                           4.183    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 channels[2].adc_decode[3].iddr_adc_dat_0/C
                            (rising edge-triggered cell IDDR clocked by pll_adc_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_r_reg[2][6]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk_0 rise@0.000ns - pll_adc_clk_1 rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.249ns (19.220%)  route 1.047ns (80.780%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.538ns
    Source Clock Delay      (SCD):    2.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_1 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.327     0.327 r  i_clk_23/O
                         net (fo=1, routed)           0.674     1.001    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.028 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          0.602     1.629    pll_23/adc_clk_in_1_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.679 r  pll_23/pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.223    pll_adc_clk_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.249 r  bufg_adc_clk_23/O
                         net (fo=14, routed)          0.629     2.878    adc_clk_23
    ILOGIC_X1Y57         IDDR                                         r  channels[2].adc_decode[3].iddr_adc_dat_0/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y57         IDDR (Prop_iddr_C_Q2)        0.179     3.057 f  channels[2].adc_decode[3].iddr_adc_dat_0/Q2
                         net (fo=1, routed)           0.675     3.732    i_scope_2_3/i_dfilt1_cha/p_19_out
    SLICE_X100Y68        LUT1 (Prop_lut1_I0_O)        0.070     3.802 r  i_scope_2_3/i_dfilt1_cha/bb_mult_i_8__1/O
                         net (fo=2, routed)           0.372     4.174    i_scope_2_3_n_647
    SLICE_X97Y75         FDRE                                         r  adc_dat_r_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.580     2.646    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        0.863     3.538    adc_clk_01
    SLICE_X97Y75         FDRE                                         r  adc_dat_r_reg[2][6]/C
                         clock pessimism              0.000     3.538    
                         clock uncertainty            0.261     3.799    
    SLICE_X97Y75         FDRE (Hold_fdre_C_D)         0.070     3.869    adc_dat_r_reg[2][6]
  -------------------------------------------------------------------
                         required time                         -3.869    
                         arrival time                           4.174    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 channels[2].adc_decode[3].iddr_adc_dat_0/C
                            (rising edge-triggered cell IDDR clocked by pll_adc_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_r_reg[2][7]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk_0 rise@0.000ns - pll_adc_clk_1 rise@0.000ns)
  Data Path Delay:        1.327ns  (logic 0.250ns (18.840%)  route 1.077ns (81.160%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.539ns
    Source Clock Delay      (SCD):    2.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_1 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.327     0.327 r  i_clk_23/O
                         net (fo=1, routed)           0.674     1.001    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.028 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          0.602     1.629    pll_23/adc_clk_in_1_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.679 r  pll_23/pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.223    pll_adc_clk_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.249 r  bufg_adc_clk_23/O
                         net (fo=14, routed)          0.629     2.878    adc_clk_23
    ILOGIC_X1Y57         IDDR                                         r  channels[2].adc_decode[3].iddr_adc_dat_0/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y57         IDDR (Prop_iddr_C_Q1)        0.180     3.058 f  channels[2].adc_decode[3].iddr_adc_dat_0/Q1
                         net (fo=1, routed)           0.686     3.744    i_scope_2_3/i_dfilt1_cha/p_20_out
    SLICE_X102Y65        LUT1 (Prop_lut1_I0_O)        0.070     3.814 r  i_scope_2_3/i_dfilt1_cha/bb_mult_i_7__1/O
                         net (fo=2, routed)           0.391     4.205    i_scope_2_3_n_646
    SLICE_X97Y76         FDRE                                         r  adc_dat_r_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.580     2.646    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        0.864     3.539    adc_clk_01
    SLICE_X97Y76         FDRE                                         r  adc_dat_r_reg[2][7]/C
                         clock pessimism              0.000     3.539    
                         clock uncertainty            0.261     3.800    
    SLICE_X97Y76         FDRE (Hold_fdre_C_D)         0.066     3.866    adc_dat_r_reg[2][7]
  -------------------------------------------------------------------
                         required time                         -3.866    
                         arrival time                           4.205    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 channels[2].adc_decode[0].iddr_adc_dat_0/C
                            (rising edge-triggered cell IDDR clocked by pll_adc_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_r_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk_0 rise@0.000ns - pll_adc_clk_1 rise@0.000ns)
  Data Path Delay:        1.349ns  (logic 0.249ns (18.458%)  route 1.100ns (81.542%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.544ns
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_1 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.327     0.327 r  i_clk_23/O
                         net (fo=1, routed)           0.674     1.001    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.028 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          0.602     1.629    pll_23/adc_clk_in_1_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.679 r  pll_23/pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.223    pll_adc_clk_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.249 r  bufg_adc_clk_23/O
                         net (fo=14, routed)          0.625     2.874    adc_clk_23
    ILOGIC_X1Y67         IDDR                                         r  channels[2].adc_decode[0].iddr_adc_dat_0/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y67         IDDR (Prop_iddr_C_Q2)        0.179     3.053 f  channels[2].adc_decode[0].iddr_adc_dat_0/Q2
                         net (fo=1, routed)           0.769     3.822    i_scope_2_3/i_dfilt1_cha/p_25_out
    SLICE_X97Y75         LUT1 (Prop_lut1_I0_O)        0.070     3.892 r  i_scope_2_3/i_dfilt1_cha/bb_mult_i_14__1/O
                         net (fo=2, routed)           0.331     4.223    i_scope_2_3_n_653
    SLICE_X95Y80         FDRE                                         r  adc_dat_r_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.580     2.646    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        0.869     3.544    adc_clk_01
    SLICE_X95Y80         FDRE                                         r  adc_dat_r_reg[2][0]/C
                         clock pessimism              0.000     3.544    
                         clock uncertainty            0.261     3.805    
    SLICE_X95Y80         FDRE (Hold_fdre_C_D)         0.063     3.868    adc_dat_r_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -3.868    
                         arrival time                           4.223    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 channels[2].adc_decode[6].iddr_adc_dat_0/C
                            (rising edge-triggered cell IDDR clocked by pll_adc_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_r_reg[2][12]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk_0 rise@0.000ns - pll_adc_clk_1 rise@0.000ns)
  Data Path Delay:        1.382ns  (logic 0.249ns (18.012%)  route 1.133ns (81.988%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.543ns
    Source Clock Delay      (SCD):    2.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_1 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.327     0.327 r  i_clk_23/O
                         net (fo=1, routed)           0.674     1.001    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.028 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          0.602     1.629    pll_23/adc_clk_in_1_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.679 r  pll_23/pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.223    pll_adc_clk_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.249 r  bufg_adc_clk_23/O
                         net (fo=14, routed)          0.629     2.878    adc_clk_23
    ILOGIC_X1Y60         IDDR                                         r  channels[2].adc_decode[6].iddr_adc_dat_0/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y60         IDDR (Prop_iddr_C_Q2)        0.179     3.057 f  channels[2].adc_decode[6].iddr_adc_dat_0/Q2
                         net (fo=1, routed)           0.856     3.913    i_scope_2_3/i_dfilt1_cha/p_14_out
    SLICE_X97Y76         LUT1 (Prop_lut1_I0_O)        0.070     3.983 r  i_scope_2_3/i_dfilt1_cha/bb_mult_i_2__1/O
                         net (fo=2, routed)           0.278     4.260    i_scope_2_3_n_641
    SLICE_X94Y79         FDRE                                         r  adc_dat_r_reg[2][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.580     2.646    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        0.868     3.543    adc_clk_01
    SLICE_X94Y79         FDRE                                         r  adc_dat_r_reg[2][12]/C
                         clock pessimism              0.000     3.543    
                         clock uncertainty            0.261     3.804    
    SLICE_X94Y79         FDRE (Hold_fdre_C_D)         0.090     3.894    adc_dat_r_reg[2][12]
  -------------------------------------------------------------------
                         required time                         -3.894    
                         arrival time                           4.260    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 channels[2].adc_decode[5].iddr_adc_dat_0/C
                            (rising edge-triggered cell IDDR clocked by pll_adc_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_r_reg[2][10]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk_0 rise@0.000ns - pll_adc_clk_1 rise@0.000ns)
  Data Path Delay:        1.382ns  (logic 0.249ns (18.015%)  route 1.133ns (81.985%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.546ns
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_1 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.327     0.327 r  i_clk_23/O
                         net (fo=1, routed)           0.674     1.001    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.028 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          0.602     1.629    pll_23/adc_clk_in_1_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.679 r  pll_23/pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.223    pll_adc_clk_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.249 r  bufg_adc_clk_23/O
                         net (fo=14, routed)          0.625     2.874    adc_clk_23
    ILOGIC_X1Y82         IDDR                                         r  channels[2].adc_decode[5].iddr_adc_dat_0/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y82         IDDR (Prop_iddr_C_Q2)        0.179     3.053 f  channels[2].adc_decode[5].iddr_adc_dat_0/Q2
                         net (fo=1, routed)           0.713     3.766    i_scope_2_3/i_dfilt1_cha/p_15_out
    SLICE_X98Y82         LUT1 (Prop_lut1_I0_O)        0.070     3.836 r  i_scope_2_3/i_dfilt1_cha/bb_mult_i_4__1/O
                         net (fo=2, routed)           0.420     4.256    i_scope_2_3_n_643
    SLICE_X95Y82         FDRE                                         r  adc_dat_r_reg[2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.580     2.646    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        0.871     3.546    adc_clk_01
    SLICE_X95Y82         FDRE                                         r  adc_dat_r_reg[2][10]/C
                         clock pessimism              0.000     3.546    
                         clock uncertainty            0.261     3.807    
    SLICE_X95Y82         FDRE (Hold_fdre_C_D)         0.061     3.868    adc_dat_r_reg[2][10]
  -------------------------------------------------------------------
                         required time                         -3.868    
                         arrival time                           4.256    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 channels[2].adc_decode[1].iddr_adc_dat_0/C
                            (rising edge-triggered cell IDDR clocked by pll_adc_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_r_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk_0 rise@0.000ns - pll_adc_clk_1 rise@0.000ns)
  Data Path Delay:        1.388ns  (logic 0.250ns (18.017%)  route 1.138ns (81.983%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.543ns
    Source Clock Delay      (SCD):    2.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_1 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.327     0.327 r  i_clk_23/O
                         net (fo=1, routed)           0.674     1.001    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.028 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          0.602     1.629    pll_23/adc_clk_in_1_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.679 r  pll_23/pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.223    pll_adc_clk_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.249 r  bufg_adc_clk_23/O
                         net (fo=14, routed)          0.629     2.878    adc_clk_23
    ILOGIC_X1Y55         IDDR                                         r  channels[2].adc_decode[1].iddr_adc_dat_0/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y55         IDDR (Prop_iddr_C_Q1)        0.180     3.058 f  channels[2].adc_decode[1].iddr_adc_dat_0/Q1
                         net (fo=1, routed)           0.715     3.773    i_scope_2_3/i_dfilt1_cha/p_24_out
    SLICE_X101Y65        LUT1 (Prop_lut1_I0_O)        0.070     3.843 r  i_scope_2_3/i_dfilt1_cha/bb_mult_i_11__1/O
                         net (fo=2, routed)           0.423     4.266    i_scope_2_3_n_650
    SLICE_X95Y70         FDRE                                         r  adc_dat_r_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.580     2.646    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        0.868     3.543    adc_clk_01
    SLICE_X95Y70         FDRE                                         r  adc_dat_r_reg[2][3]/C
                         clock pessimism              0.000     3.543    
                         clock uncertainty            0.261     3.804    
    SLICE_X95Y70         FDRE (Hold_fdre_C_D)         0.070     3.874    adc_dat_r_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -3.874    
                         arrival time                           4.266    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 channels[2].adc_decode[2].iddr_adc_dat_0/C
                            (rising edge-triggered cell IDDR clocked by pll_adc_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_r_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk_0 rise@0.000ns - pll_adc_clk_1 rise@0.000ns)
  Data Path Delay:        1.393ns  (logic 0.249ns (17.872%)  route 1.144ns (82.128%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.539ns
    Source Clock Delay      (SCD):    2.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_1 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.327     0.327 r  i_clk_23/O
                         net (fo=1, routed)           0.674     1.001    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.028 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          0.602     1.629    pll_23/adc_clk_in_1_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.679 r  pll_23/pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.223    pll_adc_clk_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.249 r  bufg_adc_clk_23/O
                         net (fo=14, routed)          0.629     2.878    adc_clk_23
    ILOGIC_X1Y58         IDDR                                         r  channels[2].adc_decode[2].iddr_adc_dat_0/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y58         IDDR (Prop_iddr_C_Q2)        0.179     3.057 f  channels[2].adc_decode[2].iddr_adc_dat_0/Q2
                         net (fo=1, routed)           0.740     3.797    i_scope_2_3/i_dfilt1_cha/p_21_out
    SLICE_X99Y70         LUT1 (Prop_lut1_I0_O)        0.070     3.867 r  i_scope_2_3/i_dfilt1_cha/bb_mult_i_10__1/O
                         net (fo=2, routed)           0.404     4.271    i_scope_2_3_n_649
    SLICE_X97Y76         FDRE                                         r  adc_dat_r_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.580     2.646    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        0.864     3.539    adc_clk_01
    SLICE_X97Y76         FDRE                                         r  adc_dat_r_reg[2][4]/C
                         clock pessimism              0.000     3.539    
                         clock uncertainty            0.261     3.800    
    SLICE_X97Y76         FDRE (Hold_fdre_C_D)         0.070     3.870    adc_dat_r_reg[2][4]
  -------------------------------------------------------------------
                         required time                         -3.870    
                         arrival time                           4.271    
  -------------------------------------------------------------------
                         slack                                  0.402    





---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk_0
  To Clock:  adc_clk_23

Setup :            0  Failing Endpoints,  Worst Slack        1.303ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.303ns  (required time - arrival time)
  Source:                 i_hk/idly_inc_o_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[2].adc_decode[1].i_dly/INC
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_23  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_23
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_23 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 0.456ns (20.990%)  route 1.716ns (79.010%))
  Logic Levels:           0  
  Clock Path Skew:        -4.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.650ns = ( 12.650 - 8.000 ) 
    Source Clock Delay      (SCD):    8.856ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        1.773     8.856    i_hk/adc_clk_01
    SLICE_X93Y70         FDRE                                         r  i_hk/idly_inc_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y70         FDRE (Prop_fdre_C_Q)         0.456     9.312 r  i_hk/idly_inc_o_reg[15]/Q
                         net (fo=1, routed)           1.716    11.029    idly_inc[15]
    IDELAY_X1Y55         IDELAYE2                                     r  channels[2].adc_decode[1].i_dly/INC
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_23 rise edge)
                                                      8.000     8.000 r  
    N20                                               0.000     8.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.865     8.865 r  i_clk_23/O
                         net (fo=1, routed)           2.006    10.871    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.092    10.963 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          1.687    12.650    adc_clk_in_1_BUFG
    IDELAY_X1Y55         IDELAYE2                                     r  channels[2].adc_decode[1].i_dly/C
                         clock pessimism              0.000    12.650    
                         clock uncertainty           -0.166    12.484    
    IDELAY_X1Y55         IDELAYE2 (Setup_idelaye2_C_INC)
                                                     -0.152    12.332    channels[2].adc_decode[1].i_dly
  -------------------------------------------------------------------
                         required time                         12.332    
                         arrival time                         -11.029    
  -------------------------------------------------------------------
                         slack                                  1.303    

Slack (MET) :             1.347ns  (required time - arrival time)
  Source:                 i_hk/idly_ce_o_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[3].adc_decode[1].i_dly/CE
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_23  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_23
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_23 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        2.081ns  (logic 0.518ns (24.895%)  route 1.563ns (75.105%))
  Logic Levels:           0  
  Clock Path Skew:        -4.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.647ns = ( 12.647 - 8.000 ) 
    Source Clock Delay      (SCD):    8.850ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        1.767     8.850    i_hk/adc_clk_01
    SLICE_X90Y72         FDRE                                         r  i_hk/idly_ce_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y72         FDRE (Prop_fdre_C_Q)         0.518     9.368 r  i_hk/idly_ce_o_reg[22]/Q
                         net (fo=1, routed)           1.563    10.931    idly_ce[22]
    IDELAY_X1Y61         IDELAYE2                                     r  channels[3].adc_decode[1].i_dly/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_23 rise edge)
                                                      8.000     8.000 r  
    N20                                               0.000     8.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.865     8.865 r  i_clk_23/O
                         net (fo=1, routed)           2.006    10.871    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.092    10.963 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          1.684    12.647    adc_clk_in_1_BUFG
    IDELAY_X1Y61         IDELAYE2                                     r  channels[3].adc_decode[1].i_dly/C
                         clock pessimism              0.000    12.647    
                         clock uncertainty           -0.166    12.481    
    IDELAY_X1Y61         IDELAYE2 (Setup_idelaye2_C_CE)
                                                     -0.203    12.278    channels[3].adc_decode[1].i_dly
  -------------------------------------------------------------------
                         required time                         12.278    
                         arrival time                         -10.931    
  -------------------------------------------------------------------
                         slack                                  1.347    

Slack (MET) :             1.359ns  (required time - arrival time)
  Source:                 i_hk/idly_ce_o_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[3].adc_decode[0].i_dly/CE
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_23  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_23
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_23 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        2.119ns  (logic 0.456ns (21.522%)  route 1.663ns (78.478%))
  Logic Levels:           0  
  Clock Path Skew:        -4.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.651ns = ( 12.651 - 8.000 ) 
    Source Clock Delay      (SCD):    8.804ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        1.721     8.804    i_hk/adc_clk_01
    SLICE_X89Y87         FDRE                                         r  i_hk/idly_ce_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y87         FDRE (Prop_fdre_C_Q)         0.456     9.260 r  i_hk/idly_ce_o_reg[21]/Q
                         net (fo=1, routed)           1.663    10.923    idly_ce[21]
    IDELAY_X1Y99         IDELAYE2                                     r  channels[3].adc_decode[0].i_dly/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_23 rise edge)
                                                      8.000     8.000 r  
    N20                                               0.000     8.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.865     8.865 r  i_clk_23/O
                         net (fo=1, routed)           2.006    10.871    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.092    10.963 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          1.688    12.651    adc_clk_in_1_BUFG
    IDELAY_X1Y99         IDELAYE2                                     r  channels[3].adc_decode[0].i_dly/C
                         clock pessimism              0.000    12.651    
                         clock uncertainty           -0.166    12.485    
    IDELAY_X1Y99         IDELAYE2 (Setup_idelaye2_C_CE)
                                                     -0.203    12.282    channels[3].adc_decode[0].i_dly
  -------------------------------------------------------------------
                         required time                         12.282    
                         arrival time                         -10.923    
  -------------------------------------------------------------------
                         slack                                  1.359    

Slack (MET) :             1.369ns  (required time - arrival time)
  Source:                 i_hk/idly_inc_o_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[3].adc_decode[0].i_dly/INC
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_23  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_23
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_23 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        2.100ns  (logic 0.518ns (24.671%)  route 1.582ns (75.329%))
  Logic Levels:           0  
  Clock Path Skew:        -4.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.651ns = ( 12.651 - 8.000 ) 
    Source Clock Delay      (SCD):    8.864ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        1.781     8.864    i_hk/adc_clk_01
    SLICE_X92Y86         FDRE                                         r  i_hk/idly_inc_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y86         FDRE (Prop_fdre_C_Q)         0.518     9.382 r  i_hk/idly_inc_o_reg[21]/Q
                         net (fo=1, routed)           1.582    10.964    idly_inc[21]
    IDELAY_X1Y99         IDELAYE2                                     r  channels[3].adc_decode[0].i_dly/INC
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_23 rise edge)
                                                      8.000     8.000 r  
    N20                                               0.000     8.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.865     8.865 r  i_clk_23/O
                         net (fo=1, routed)           2.006    10.871    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.092    10.963 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          1.688    12.651    adc_clk_in_1_BUFG
    IDELAY_X1Y99         IDELAYE2                                     r  channels[3].adc_decode[0].i_dly/C
                         clock pessimism              0.000    12.651    
                         clock uncertainty           -0.166    12.485    
    IDELAY_X1Y99         IDELAYE2 (Setup_idelaye2_C_INC)
                                                     -0.152    12.333    channels[3].adc_decode[0].i_dly
  -------------------------------------------------------------------
                         required time                         12.333    
                         arrival time                         -10.964    
  -------------------------------------------------------------------
                         slack                                  1.369    

Slack (MET) :             1.388ns  (required time - arrival time)
  Source:                 i_hk/idly_inc_o_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[3].adc_decode[5].i_dly/INC
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_23  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_23
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_23 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        2.084ns  (logic 0.518ns (24.861%)  route 1.566ns (75.139%))
  Logic Levels:           0  
  Clock Path Skew:        -4.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.639ns = ( 12.639 - 8.000 ) 
    Source Clock Delay      (SCD):    8.849ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        1.766     8.849    i_hk/adc_clk_01
    SLICE_X90Y76         FDRE                                         r  i_hk/idly_inc_o_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y76         FDRE (Prop_fdre_C_Q)         0.518     9.367 r  i_hk/idly_inc_o_reg[26]/Q
                         net (fo=1, routed)           1.566    10.933    idly_inc[26]
    IDELAY_X1Y69         IDELAYE2                                     r  channels[3].adc_decode[5].i_dly/INC
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_23 rise edge)
                                                      8.000     8.000 r  
    N20                                               0.000     8.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.865     8.865 r  i_clk_23/O
                         net (fo=1, routed)           2.006    10.871    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.092    10.963 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          1.676    12.639    adc_clk_in_1_BUFG
    IDELAY_X1Y69         IDELAYE2                                     r  channels[3].adc_decode[5].i_dly/C
                         clock pessimism              0.000    12.639    
                         clock uncertainty           -0.166    12.473    
    IDELAY_X1Y69         IDELAYE2 (Setup_idelaye2_C_INC)
                                                     -0.152    12.321    channels[3].adc_decode[5].i_dly
  -------------------------------------------------------------------
                         required time                         12.321    
                         arrival time                         -10.933    
  -------------------------------------------------------------------
                         slack                                  1.388    

Slack (MET) :             1.408ns  (required time - arrival time)
  Source:                 i_hk/idly_ce_o_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[3].adc_decode[6].i_dly/CE
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_23  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_23
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_23 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 0.518ns (25.693%)  route 1.498ns (74.307%))
  Logic Levels:           0  
  Clock Path Skew:        -4.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.640ns = ( 12.640 - 8.000 ) 
    Source Clock Delay      (SCD):    8.847ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        1.764     8.847    i_hk/adc_clk_01
    SLICE_X90Y74         FDRE                                         r  i_hk/idly_ce_o_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y74         FDRE (Prop_fdre_C_Q)         0.518     9.365 r  i_hk/idly_ce_o_reg[27]/Q
                         net (fo=1, routed)           1.498    10.863    idly_ce[27]
    IDELAY_X1Y68         IDELAYE2                                     r  channels[3].adc_decode[6].i_dly/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_23 rise edge)
                                                      8.000     8.000 r  
    N20                                               0.000     8.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.865     8.865 r  i_clk_23/O
                         net (fo=1, routed)           2.006    10.871    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.092    10.963 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          1.677    12.640    adc_clk_in_1_BUFG
    IDELAY_X1Y68         IDELAYE2                                     r  channels[3].adc_decode[6].i_dly/C
                         clock pessimism              0.000    12.640    
                         clock uncertainty           -0.166    12.474    
    IDELAY_X1Y68         IDELAYE2 (Setup_idelaye2_C_CE)
                                                     -0.203    12.271    channels[3].adc_decode[6].i_dly
  -------------------------------------------------------------------
                         required time                         12.271    
                         arrival time                         -10.863    
  -------------------------------------------------------------------
                         slack                                  1.408    

Slack (MET) :             1.478ns  (required time - arrival time)
  Source:                 i_hk/idly_ce_o_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[3].adc_decode[3].i_dly/CE
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_23  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_23
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_23 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        1.952ns  (logic 0.518ns (26.543%)  route 1.434ns (73.457%))
  Logic Levels:           0  
  Clock Path Skew:        -4.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.646ns = ( 12.646 - 8.000 ) 
    Source Clock Delay      (SCD):    8.847ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        1.764     8.847    i_hk/adc_clk_01
    SLICE_X90Y74         FDRE                                         r  i_hk/idly_ce_o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y74         FDRE (Prop_fdre_C_Q)         0.518     9.365 r  i_hk/idly_ce_o_reg[24]/Q
                         net (fo=1, routed)           1.434    10.799    idly_ce[24]
    IDELAY_X1Y62         IDELAYE2                                     r  channels[3].adc_decode[3].i_dly/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_23 rise edge)
                                                      8.000     8.000 r  
    N20                                               0.000     8.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.865     8.865 r  i_clk_23/O
                         net (fo=1, routed)           2.006    10.871    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.092    10.963 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          1.683    12.646    adc_clk_in_1_BUFG
    IDELAY_X1Y62         IDELAYE2                                     r  channels[3].adc_decode[3].i_dly/C
                         clock pessimism              0.000    12.646    
                         clock uncertainty           -0.166    12.480    
    IDELAY_X1Y62         IDELAYE2 (Setup_idelaye2_C_CE)
                                                     -0.203    12.277    channels[3].adc_decode[3].i_dly
  -------------------------------------------------------------------
                         required time                         12.277    
                         arrival time                         -10.799    
  -------------------------------------------------------------------
                         slack                                  1.478    

Slack (MET) :             1.517ns  (required time - arrival time)
  Source:                 i_hk/idly_ce_o_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[3].adc_decode[4].i_dly/CE
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_23  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_23
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_23 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        1.901ns  (logic 0.518ns (27.247%)  route 1.383ns (72.753%))
  Logic Levels:           0  
  Clock Path Skew:        -4.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.639ns = ( 12.639 - 8.000 ) 
    Source Clock Delay      (SCD):    8.852ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        1.769     8.852    i_hk/adc_clk_01
    SLICE_X92Y77         FDRE                                         r  i_hk/idly_ce_o_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y77         FDRE (Prop_fdre_C_Q)         0.518     9.370 r  i_hk/idly_ce_o_reg[25]/Q
                         net (fo=1, routed)           1.383    10.754    idly_ce[25]
    IDELAY_X1Y70         IDELAYE2                                     r  channels[3].adc_decode[4].i_dly/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_23 rise edge)
                                                      8.000     8.000 r  
    N20                                               0.000     8.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.865     8.865 r  i_clk_23/O
                         net (fo=1, routed)           2.006    10.871    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.092    10.963 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          1.676    12.639    adc_clk_in_1_BUFG
    IDELAY_X1Y70         IDELAYE2                                     r  channels[3].adc_decode[4].i_dly/C
                         clock pessimism              0.000    12.639    
                         clock uncertainty           -0.166    12.473    
    IDELAY_X1Y70         IDELAYE2 (Setup_idelaye2_C_CE)
                                                     -0.203    12.270    channels[3].adc_decode[4].i_dly
  -------------------------------------------------------------------
                         required time                         12.270    
                         arrival time                         -10.754    
  -------------------------------------------------------------------
                         slack                                  1.517    

Slack (MET) :             1.550ns  (required time - arrival time)
  Source:                 i_hk/idly_ce_o_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[3].adc_decode[2].i_dly/CE
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_23  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_23
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_23 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.518ns (26.921%)  route 1.406ns (73.079%))
  Logic Levels:           0  
  Clock Path Skew:        -4.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.648ns = ( 12.648 - 8.000 ) 
    Source Clock Delay      (SCD):    8.805ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        1.722     8.805    i_hk/adc_clk_01
    SLICE_X86Y88         FDRE                                         r  i_hk/idly_ce_o_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDRE (Prop_fdre_C_Q)         0.518     9.323 r  i_hk/idly_ce_o_reg[23]/Q
                         net (fo=1, routed)           1.406    10.730    idly_ce[23]
    IDELAY_X1Y89         IDELAYE2                                     r  channels[3].adc_decode[2].i_dly/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_23 rise edge)
                                                      8.000     8.000 r  
    N20                                               0.000     8.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.865     8.865 r  i_clk_23/O
                         net (fo=1, routed)           2.006    10.871    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.092    10.963 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          1.685    12.648    adc_clk_in_1_BUFG
    IDELAY_X1Y89         IDELAYE2                                     r  channels[3].adc_decode[2].i_dly/C
                         clock pessimism              0.000    12.648    
                         clock uncertainty           -0.166    12.482    
    IDELAY_X1Y89         IDELAYE2 (Setup_idelaye2_C_CE)
                                                     -0.203    12.279    channels[3].adc_decode[2].i_dly
  -------------------------------------------------------------------
                         required time                         12.279    
                         arrival time                         -10.730    
  -------------------------------------------------------------------
                         slack                                  1.550    

Slack (MET) :             1.550ns  (required time - arrival time)
  Source:                 i_hk/idly_inc_o_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[2].adc_decode[0].i_dly/INC
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_23  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_23
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_23 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.518ns (26.912%)  route 1.407ns (73.088%))
  Logic Levels:           0  
  Clock Path Skew:        -4.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.642ns = ( 12.642 - 8.000 ) 
    Source Clock Delay      (SCD):    8.849ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        1.766     8.849    i_hk/adc_clk_01
    SLICE_X92Y75         FDRE                                         r  i_hk/idly_inc_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y75         FDRE (Prop_fdre_C_Q)         0.518     9.367 r  i_hk/idly_inc_o_reg[14]/Q
                         net (fo=1, routed)           1.407    10.774    idly_inc[14]
    IDELAY_X1Y67         IDELAYE2                                     r  channels[2].adc_decode[0].i_dly/INC
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_23 rise edge)
                                                      8.000     8.000 r  
    N20                                               0.000     8.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.865     8.865 r  i_clk_23/O
                         net (fo=1, routed)           2.006    10.871    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.092    10.963 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          1.679    12.642    adc_clk_in_1_BUFG
    IDELAY_X1Y67         IDELAYE2                                     r  channels[2].adc_decode[0].i_dly/C
                         clock pessimism              0.000    12.642    
                         clock uncertainty           -0.166    12.476    
    IDELAY_X1Y67         IDELAYE2 (Setup_idelaye2_C_INC)
                                                     -0.152    12.324    channels[2].adc_decode[0].i_dly
  -------------------------------------------------------------------
                         required time                         12.324    
                         arrival time                         -10.774    
  -------------------------------------------------------------------
                         slack                                  1.550    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.034ns  (arrival time - required time)
  Source:                 i_hk/idly_inc_o_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[3].adc_decode[2].i_dly/INC
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_23  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_23
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_23 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.190%)  route 0.228ns (61.810%))
  Logic Levels:           0  
  Clock Path Skew:        -0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    2.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        0.635     2.899    i_hk/adc_clk_01
    SLICE_X106Y89        FDRE                                         r  i_hk/idly_inc_o_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDRE (Prop_fdre_C_Q)         0.141     3.040 r  i_hk/idly_inc_o_reg[23]/Q
                         net (fo=1, routed)           0.228     3.269    idly_inc[23]
    IDELAY_X1Y89         IDELAYE2                                     r  channels[3].adc_decode[2].i_dly/INC
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_23 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.357     0.357 r  i_clk_23/O
                         net (fo=1, routed)           0.731     1.088    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.118 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          0.908     2.026    adc_clk_in_1_BUFG
    IDELAY_X1Y89         IDELAYE2                                     r  channels[3].adc_decode[2].i_dly/C
                         clock pessimism              0.000     2.026    
                         clock uncertainty            0.166     2.192    
    IDELAY_X1Y89         IDELAYE2 (Hold_idelaye2_C_INC)
                                                      0.042     2.234    channels[3].adc_decode[2].i_dly
  -------------------------------------------------------------------
                         required time                         -2.234    
                         arrival time                           3.269    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.037ns  (arrival time - required time)
  Source:                 i_hk/idly_inc_o_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[2].adc_decode[4].i_dly/INC
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_23  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_23
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_23 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.162%)  route 0.228ns (61.838%))
  Logic Levels:           0  
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        0.630     2.894    i_hk/adc_clk_01
    SLICE_X106Y81        FDRE                                         r  i_hk/idly_inc_o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y81        FDRE (Prop_fdre_C_Q)         0.141     3.035 r  i_hk/idly_inc_o_reg[18]/Q
                         net (fo=1, routed)           0.228     3.264    idly_inc[18]
    IDELAY_X1Y81         IDELAYE2                                     r  channels[2].adc_decode[4].i_dly/INC
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_23 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.357     0.357 r  i_clk_23/O
                         net (fo=1, routed)           0.731     1.088    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.118 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          0.901     2.019    adc_clk_in_1_BUFG
    IDELAY_X1Y81         IDELAYE2                                     r  channels[2].adc_decode[4].i_dly/C
                         clock pessimism              0.000     2.019    
                         clock uncertainty            0.166     2.185    
    IDELAY_X1Y81         IDELAYE2 (Hold_idelaye2_C_INC)
                                                      0.042     2.227    channels[2].adc_decode[4].i_dly
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           3.264    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 i_hk/idly_ce_o_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[2].adc_decode[5].i_dly/CE
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_23  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_23
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_23 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.964%)  route 0.274ns (66.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        0.630     2.894    i_hk/adc_clk_01
    SLICE_X106Y81        FDRE                                         r  i_hk/idly_ce_o_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y81        FDRE (Prop_fdre_C_Q)         0.141     3.035 r  i_hk/idly_ce_o_reg[19]/Q
                         net (fo=1, routed)           0.274     3.309    idly_ce[19]
    IDELAY_X1Y82         IDELAYE2                                     r  channels[2].adc_decode[5].i_dly/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_23 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.357     0.357 r  i_clk_23/O
                         net (fo=1, routed)           0.731     1.088    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.118 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          0.902     2.020    adc_clk_in_1_BUFG
    IDELAY_X1Y82         IDELAYE2                                     r  channels[2].adc_decode[5].i_dly/C
                         clock pessimism              0.000     2.020    
                         clock uncertainty            0.166     2.186    
    IDELAY_X1Y82         IDELAYE2 (Hold_idelaye2_C_CE)
                                                      0.051     2.237    channels[2].adc_decode[5].i_dly
  -------------------------------------------------------------------
                         required time                         -2.237    
                         arrival time                           3.309    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.078ns  (arrival time - required time)
  Source:                 i_hk/idly_ce_o_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[2].adc_decode[4].i_dly/CE
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_23  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_23
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_23 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.602%)  route 0.279ns (66.398%))
  Logic Levels:           0  
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        0.630     2.894    i_hk/adc_clk_01
    SLICE_X106Y81        FDRE                                         r  i_hk/idly_ce_o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y81        FDRE (Prop_fdre_C_Q)         0.141     3.035 r  i_hk/idly_ce_o_reg[18]/Q
                         net (fo=1, routed)           0.279     3.314    idly_ce[18]
    IDELAY_X1Y81         IDELAYE2                                     r  channels[2].adc_decode[4].i_dly/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_23 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.357     0.357 r  i_clk_23/O
                         net (fo=1, routed)           0.731     1.088    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.118 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          0.901     2.019    adc_clk_in_1_BUFG
    IDELAY_X1Y81         IDELAYE2                                     r  channels[2].adc_decode[4].i_dly/C
                         clock pessimism              0.000     2.019    
                         clock uncertainty            0.166     2.185    
    IDELAY_X1Y81         IDELAYE2 (Hold_idelaye2_C_CE)
                                                      0.051     2.236    channels[2].adc_decode[4].i_dly
  -------------------------------------------------------------------
                         required time                         -2.236    
                         arrival time                           3.314    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.078ns  (arrival time - required time)
  Source:                 i_hk/idly_ce_o_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[3].adc_decode[5].i_dly/CE
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_23  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_23
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_23 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.602%)  route 0.279ns (66.398%))
  Logic Levels:           0  
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    2.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        0.629     2.893    i_hk/adc_clk_01
    SLICE_X106Y69        FDRE                                         r  i_hk/idly_ce_o_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y69        FDRE (Prop_fdre_C_Q)         0.141     3.034 r  i_hk/idly_ce_o_reg[26]/Q
                         net (fo=1, routed)           0.279     3.313    idly_ce[26]
    IDELAY_X1Y69         IDELAYE2                                     r  channels[3].adc_decode[5].i_dly/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_23 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.357     0.357 r  i_clk_23/O
                         net (fo=1, routed)           0.731     1.088    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.118 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          0.900     2.018    adc_clk_in_1_BUFG
    IDELAY_X1Y69         IDELAYE2                                     r  channels[3].adc_decode[5].i_dly/C
                         clock pessimism              0.000     2.018    
                         clock uncertainty            0.166     2.184    
    IDELAY_X1Y69         IDELAYE2 (Hold_idelaye2_C_CE)
                                                      0.051     2.235    channels[3].adc_decode[5].i_dly
  -------------------------------------------------------------------
                         required time                         -2.235    
                         arrival time                           3.313    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.082ns  (arrival time - required time)
  Source:                 i_hk/idly_ce_o_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[2].adc_decode[0].i_dly/CE
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_23  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_23
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_23 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.404%)  route 0.281ns (66.596%))
  Logic Levels:           0  
  Clock Path Skew:        -0.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    2.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        0.633     2.897    i_hk/adc_clk_01
    SLICE_X106Y65        FDRE                                         r  i_hk/idly_ce_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y65        FDRE (Prop_fdre_C_Q)         0.141     3.038 r  i_hk/idly_ce_o_reg[14]/Q
                         net (fo=1, routed)           0.281     3.319    idly_ce[14]
    IDELAY_X1Y67         IDELAYE2                                     r  channels[2].adc_decode[0].i_dly/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_23 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.357     0.357 r  i_clk_23/O
                         net (fo=1, routed)           0.731     1.088    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.118 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          0.902     2.020    adc_clk_in_1_BUFG
    IDELAY_X1Y67         IDELAYE2                                     r  channels[2].adc_decode[0].i_dly/C
                         clock pessimism              0.000     2.020    
                         clock uncertainty            0.166     2.186    
    IDELAY_X1Y67         IDELAYE2 (Hold_idelaye2_C_CE)
                                                      0.051     2.237    channels[2].adc_decode[0].i_dly
  -------------------------------------------------------------------
                         required time                         -2.237    
                         arrival time                           3.319    
  -------------------------------------------------------------------
                         slack                                  1.082    

Slack (MET) :             1.088ns  (arrival time - required time)
  Source:                 i_hk/idly_inc_o_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[2].adc_decode[5].i_dly/INC
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_23  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_23
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_23 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.422%)  route 0.281ns (66.578%))
  Logic Levels:           0  
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        0.630     2.894    i_hk/adc_clk_01
    SLICE_X106Y81        FDRE                                         r  i_hk/idly_inc_o_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y81        FDRE (Prop_fdre_C_Q)         0.141     3.035 r  i_hk/idly_inc_o_reg[19]/Q
                         net (fo=1, routed)           0.281     3.316    idly_inc[19]
    IDELAY_X1Y82         IDELAYE2                                     r  channels[2].adc_decode[5].i_dly/INC
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_23 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.357     0.357 r  i_clk_23/O
                         net (fo=1, routed)           0.731     1.088    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.118 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          0.902     2.020    adc_clk_in_1_BUFG
    IDELAY_X1Y82         IDELAYE2                                     r  channels[2].adc_decode[5].i_dly/C
                         clock pessimism              0.000     2.020    
                         clock uncertainty            0.166     2.186    
    IDELAY_X1Y82         IDELAYE2 (Hold_idelaye2_C_INC)
                                                      0.042     2.228    channels[2].adc_decode[5].i_dly
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           3.316    
  -------------------------------------------------------------------
                         slack                                  1.088    

Slack (MET) :             1.112ns  (arrival time - required time)
  Source:                 i_hk/idly_inc_o_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[3].adc_decode[3].i_dly/INC
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_23  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_23
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_23 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.278%)  route 0.310ns (68.722%))
  Logic Levels:           0  
  Clock Path Skew:        -0.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    2.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        0.629     2.893    i_hk/adc_clk_01
    SLICE_X106Y69        FDRE                                         r  i_hk/idly_inc_o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y69        FDRE (Prop_fdre_C_Q)         0.141     3.034 r  i_hk/idly_inc_o_reg[24]/Q
                         net (fo=1, routed)           0.310     3.344    idly_inc[24]
    IDELAY_X1Y62         IDELAYE2                                     r  channels[3].adc_decode[3].i_dly/INC
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_23 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.357     0.357 r  i_clk_23/O
                         net (fo=1, routed)           0.731     1.088    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.118 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          0.906     2.024    adc_clk_in_1_BUFG
    IDELAY_X1Y62         IDELAYE2                                     r  channels[3].adc_decode[3].i_dly/C
                         clock pessimism              0.000     2.024    
                         clock uncertainty            0.166     2.190    
    IDELAY_X1Y62         IDELAYE2 (Hold_idelaye2_C_INC)
                                                      0.042     2.232    channels[3].adc_decode[3].i_dly
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           3.344    
  -------------------------------------------------------------------
                         slack                                  1.112    

Slack (MET) :             1.113ns  (arrival time - required time)
  Source:                 i_hk/idly_inc_o_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[2].adc_decode[3].i_dly/INC
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_23  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_23
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_23 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.401%)  route 0.308ns (68.599%))
  Logic Levels:           0  
  Clock Path Skew:        -0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    2.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        0.635     2.899    i_hk/adc_clk_01
    SLICE_X106Y61        FDRE                                         r  i_hk/idly_inc_o_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y61        FDRE (Prop_fdre_C_Q)         0.141     3.040 r  i_hk/idly_inc_o_reg[17]/Q
                         net (fo=1, routed)           0.308     3.348    idly_inc[17]
    IDELAY_X1Y57         IDELAYE2                                     r  channels[2].adc_decode[3].i_dly/INC
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_23 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.357     0.357 r  i_clk_23/O
                         net (fo=1, routed)           0.731     1.088    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.118 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          0.909     2.027    adc_clk_in_1_BUFG
    IDELAY_X1Y57         IDELAYE2                                     r  channels[2].adc_decode[3].i_dly/C
                         clock pessimism              0.000     2.027    
                         clock uncertainty            0.166     2.193    
    IDELAY_X1Y57         IDELAYE2 (Hold_idelaye2_C_INC)
                                                      0.042     2.235    channels[2].adc_decode[3].i_dly
  -------------------------------------------------------------------
                         required time                         -2.235    
                         arrival time                           3.348    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.169ns  (arrival time - required time)
  Source:                 i_hk/idly_inc_o_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[3].adc_decode[6].i_dly/INC
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_23  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_23
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_23 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.141ns (26.648%)  route 0.388ns (73.352%))
  Logic Levels:           0  
  Clock Path Skew:        -0.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    2.867ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7922, routed)        0.603     2.867    i_hk/adc_clk_01
    SLICE_X103Y68        FDRE                                         r  i_hk/idly_inc_o_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y68        FDRE (Prop_fdre_C_Q)         0.141     3.008 r  i_hk/idly_inc_o_reg[27]/Q
                         net (fo=1, routed)           0.388     3.396    idly_inc[27]
    IDELAY_X1Y68         IDELAYE2                                     r  channels[3].adc_decode[6].i_dly/INC
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_23 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.357     0.357 r  i_clk_23/O
                         net (fo=1, routed)           0.731     1.088    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.118 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          0.901     2.019    adc_clk_in_1_BUFG
    IDELAY_X1Y68         IDELAYE2                                     r  channels[3].adc_decode[6].i_dly/C
                         clock pessimism              0.000     2.019    
                         clock uncertainty            0.166     2.185    
    IDELAY_X1Y68         IDELAYE2 (Hold_idelaye2_C_INC)
                                                      0.042     2.227    channels[3].adc_decode[6].i_dly
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           3.396    
  -------------------------------------------------------------------
                         slack                                  1.169    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pll_adc_10mhz
  To Clock:  pll_adc_10mhz

Setup :            0  Failing Endpoints,  Worst Slack       98.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.449ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.465ns  (required time - arrival time)
  Source:                 i_hk/pll_ff_ref_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_hk/pll_ff_ref_reg/CLR
                            (recovery check against rising-edge clock pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (pll_adc_10mhz rise@100.000ns - pll_adc_10mhz rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.456ns (44.391%)  route 0.571ns (55.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.008ns = ( 108.008 - 100.000 ) 
    Source Clock Delay      (SCD):    8.808ns
    Clock Pessimism Removal (CPR):    0.801ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           1.849     6.982    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          1.725     8.808    i_hk/adc_10mhz
    SLICE_X80Y97         FDCE                                         r  i_hk/pll_ff_ref_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y97         FDCE (Prop_fdce_C_Q)         0.456     9.264 f  i_hk/pll_ff_ref_reg/Q
                         net (fo=5, routed)           0.571     9.836    i_hk/pll_ff_ref
    SLICE_X80Y97         FDCE                                         f  i_hk/pll_ff_ref_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_10mhz rise edge)
                                                    100.000   100.000 r  
    U18                                               0.000   100.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000   100.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909   100.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006   102.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092   103.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592   104.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   104.682 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           1.686   106.368    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   106.459 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          1.549   108.008    i_hk/adc_10mhz
    SLICE_X80Y97         FDCE                                         r  i_hk/pll_ff_ref_reg/C
                         clock pessimism              0.801   108.808    
                         clock uncertainty           -0.102   108.706    
    SLICE_X80Y97         FDCE (Recov_fdce_C_CLR)     -0.405   108.301    i_hk/pll_ff_ref_reg
  -------------------------------------------------------------------
                         required time                        108.301    
                         arrival time                          -9.836    
  -------------------------------------------------------------------
                         slack                                 98.465    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 i_hk/pll_ff_ref_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_hk/pll_ff_ref_reg/CLR
                            (removal check against rising-edge clock pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_10mhz rise@0.000ns - pll_adc_10mhz rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.470%)  route 0.216ns (60.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.850ns
    Clock Pessimism Removal (CPR):    0.680ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           0.533     2.239    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          0.586     2.850    i_hk/adc_10mhz
    SLICE_X80Y97         FDCE                                         r  i_hk/pll_ff_ref_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y97         FDCE (Prop_fdce_C_Q)         0.141     2.991 f  i_hk/pll_ff_ref_reg/Q
                         net (fo=5, routed)           0.216     3.208    i_hk/pll_ff_ref
    SLICE_X80Y97         FDCE                                         f  i_hk/pll_ff_ref_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           0.580     2.646    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          0.855     3.530    i_hk/adc_10mhz
    SLICE_X80Y97         FDCE                                         r  i_hk/pll_ff_ref_reg/C
                         clock pessimism             -0.680     2.850    
    SLICE_X80Y97         FDCE (Remov_fdce_C_CLR)     -0.092     2.758    i_hk/pll_ff_ref_reg
  -------------------------------------------------------------------
                         required time                         -2.758    
                         arrival time                           3.208    
  -------------------------------------------------------------------
                         slack                                  0.449    





