

================================================================
== Vivado HLS Report for 'Block_tiled_matvec_s'
================================================================
* Date:           Mon Jun  1 11:30:29 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        matvec
* Solution:       solution3
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.118 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        4| 10.000 ns | 40.000 ns |    1|    4|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- tiled_matvec_loadx  |        2|        2|         1|          1|          1|     2|    yes   |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 3 2 
2 --> 3 2 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.11>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %xtile_V_vec_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 4 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %xtile_V_vec_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %i2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 6 'specinterface' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (2.93ns)   --->   "%i2_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %i2)" [matvec.cpp:17->matvec.cpp:3]   --->   Operation 7 'read' 'i2_read' <Predicate = true> <Delay = 2.93> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 8 [1/1] (1.57ns)   --->   "%icmp_ln17 = icmp eq i32 %i2_read, 0" [matvec.cpp:17->matvec.cpp:3]   --->   Operation 8 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 1.57> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %0, label %.exit" [matvec.cpp:17->matvec.cpp:3]   --->   Operation 9 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (2.93ns)   --->   "%empty_30 = call { i32, i32 } @_ssdm_op_Read.ap_fifo.volatile.i32P.i32P(i32* %xtile_V_vec_0, i32* %xtile_V_vec_1)" [matvec.cpp:18->matvec.cpp:3]   --->   Operation 10 'read' 'empty_30' <Predicate = (icmp_ln17)> <Delay = 2.93> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_vec_0 = extractvalue { i32, i32 } %empty_30, 0" [matvec.cpp:18->matvec.cpp:3]   --->   Operation 11 'extractvalue' 'tmp_vec_0' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_vec_1 = extractvalue { i32, i32 } %empty_30, 1" [matvec.cpp:18->matvec.cpp:3]   --->   Operation 12 'extractvalue' 'tmp_vec_1' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.18ns)   --->   "br label %1" [matvec.cpp:19->matvec.cpp:3]   --->   Operation 13 'br' <Predicate = (icmp_ln17)> <Delay = 1.18>

State 2 <SV = 1> <Delay = 2.03>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i3_0_i_i = phi i2 [ 0, %0 ], [ %i, %tiled_matvec_loadx ]"   --->   Operation 14 'phi' 'i3_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.61ns)   --->   "%icmp_ln19 = icmp eq i2 %i3_0_i_i, -2" [matvec.cpp:19->matvec.cpp:3]   --->   Operation 15 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 16 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.00ns)   --->   "%i = add i2 %i3_0_i_i, 1" [matvec.cpp:19->matvec.cpp:3]   --->   Operation 17 'add' 'i' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln19, label %.exit.loopexit, label %tiled_matvec_loadx" [matvec.cpp:19->matvec.cpp:3]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str2) nounwind" [matvec.cpp:19->matvec.cpp:3]   --->   Operation 19 'specloopname' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_1_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str2)" [matvec.cpp:19->matvec.cpp:3]   --->   Operation 20 'specregionbegin' 'tmp_1_i_i' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [matvec.cpp:20->matvec.cpp:3]   --->   Operation 21 'specpipeline' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i2 %i3_0_i_i to i1" [matvec.cpp:20->matvec.cpp:3]   --->   Operation 22 'trunc' 'trunc_ln20' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.61ns)   --->   "%select_ln20 = select i1 %trunc_ln20, i32 %tmp_vec_1, i32 %tmp_vec_0" [matvec.cpp:20->matvec.cpp:3]   --->   Operation 23 'select' 'select_ln20' <Predicate = (!icmp_ln19)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i2 %i3_0_i_i to i64" [matvec.cpp:20->matvec.cpp:3]   --->   Operation 24 'zext' 'zext_ln20' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%x_addr = getelementptr inbounds [2 x i32]* %x, i64 0, i64 %zext_ln20" [matvec.cpp:20->matvec.cpp:3]   --->   Operation 25 'getelementptr' 'x_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.42ns)   --->   "store i32 %select_ln20, i32* %x_addr, align 4" [matvec.cpp:20->matvec.cpp:3]   --->   Operation 26 'store' <Predicate = (!icmp_ln19)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str2, i32 %tmp_1_i_i)" [matvec.cpp:21->matvec.cpp:3]   --->   Operation 27 'specregionend' 'empty_32' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br label %1" [matvec.cpp:19->matvec.cpp:3]   --->   Operation 28 'br' <Predicate = (!icmp_ln19)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.93>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br label %.exit"   --->   Operation 29 'br' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %i2_load_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 30 'specinterface' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (2.93ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %i2_load_out_out, i32 %i2_read)" [matvec.cpp:3]   --->   Operation 31 'write' <Predicate = true> <Delay = 2.93> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "ret void" [matvec.cpp:3]   --->   Operation 32 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 5.12ns
The critical path consists of the following:
	fifo read on port 'i2' (matvec.cpp:17->matvec.cpp:3) [9]  (2.93 ns)
	'icmp' operation ('icmp_ln17', matvec.cpp:17->matvec.cpp:3) [10]  (1.57 ns)
	blocking operation 0.616 ns on control path)

 <State 2>: 2.04ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', matvec.cpp:19->matvec.cpp:3) [18]  (0 ns)
	'select' operation ('select_ln20', matvec.cpp:20->matvec.cpp:3) [28]  (0.613 ns)
	'store' operation ('store_ln20', matvec.cpp:20->matvec.cpp:3) of variable 'select_ln20', matvec.cpp:20->matvec.cpp:3 on array 'x' [31]  (1.43 ns)

 <State 3>: 2.93ns
The critical path consists of the following:
	fifo write on port 'i2_load_out_out' (matvec.cpp:3) [38]  (2.93 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
