CONTEXT,CPU_CYCLES,INST_RETIRED,DTLB_WALK,BR_MIS_PRED_RETIRED,L2D_CACHE_REFILL
SECTION_1,1106223,2824559,101,0,0
SECTION_2,33840,312084,63,0,0
