# ğŸ“Š è¦†ç›–ç‡é©±åŠ¨éªŒè¯ (CDV)

## æ¦‚è¿°

è¦†ç›–ç‡é©±åŠ¨éªŒè¯ï¼ˆCoverage-Driven Verification, CDVï¼‰æ˜¯ä¸€ç§ä»¥è¦†ç›–ç‡ä¸ºå¯¼å‘çš„éªŒè¯æ–¹æ³•å­¦ã€‚

```mermaid
graph LR
    A[æµ‹è¯•è®¡åˆ’] --> B[è¦†ç›–ç‡å®šä¹‰]
    B --> C[ç¼–å†™æµ‹è¯•]
    C --> D[è¿è¡Œä»¿çœŸ]
    D --> E[åˆ†æè¦†ç›–ç‡]
    E --> F[è¦†ç›–ç‡è¾¾æ ‡?]
    F -->|å¦| C
    F -->|æ˜¯| G[éªŒè¯å®Œæˆ]
```

## ä¸ºä»€ä¹ˆéœ€è¦ CDVï¼Ÿ

| æŒ‡æ ‡ | ä¼ ç»ŸéªŒè¯ | CDV |
|------|----------|------|
| ç›®æ ‡æ˜ç¡® | âŒ | âœ… |
| è¿›åº¦å¯è¡¡é‡ | âŒ | âœ… |
| è´¨é‡å¯æ§ | âŒ | âœ… |
| è‡ªåŠ¨åŒ–ç¨‹åº¦ | ä½ | é«˜ |

## è¦†ç›–ç‡ç±»å‹

```mermaid
graph TD
    A[è¦†ç›–ç‡] --> B[ä»£ç è¦†ç›–ç‡]
    A --> C[åŠŸèƒ½è¦†ç›–ç‡]
    
    B --> B1[è¡Œè¦†ç›–ç‡]
    B --> B2[åˆ†æ”¯è¦†ç›–ç‡]
    B --> B3[æ¡ä»¶è¦†ç›–ç‡]
    B --> B4[ç¿»è½¬è¦†ç›–ç‡]
    
    C --> C1[äº‹åŠ¡è¦†ç›–ç‡]
    C --> C2[äº¤å‰è¦†ç›–ç‡]
    C --> C3[çŠ¶æ€æœºè¦†ç›–ç‡]
```

## ç›®å½•

1. [è¦†ç›–ç‡åŸºç¡€](01-fundamentals/) - åŸºæœ¬æ¦‚å¿µå’Œæ”¶é›†
2. [äº¤å‰è¦†ç›–ç‡](02-cross-coverage/) - å¤æ‚è¦†ç›–æ¨¡å‹
3. [å¯„å­˜å™¨è¦†ç›–ç‡](03-reg-coverage/) - ä¸RALè”åŠ¨
4. [è‡ªåŠ¨æŠ¥å‘Š](04-auto-report/) - uvm_subscriberå’ŒæŠ¥å‘Š
5. [ç¤ºä¾‹ä»£ç ](examples/) - å®Œæ•´å¯è¿è¡Œç¤ºä¾‹

## æ ¸å¿ƒå·¥å…·

| å·¥å…· | ç”¨é€” |
|------|------|
| `uvm_subscriber` | è¦†ç›–ç‡æ”¶é›†å™¨åŸºç±» |
| `covergroup` | è¦†ç›–ç‡å®šä¹‰ |
| `cross` | äº¤å‰è¦†ç›– |
| `ignore_bins` | å¿½ç•¥ç‰¹å®šå€¼ |

## å¿«é€Ÿç¤ºä¾‹

```systemverilog
class bus_coverage extends uvm_subscriber#(bus_trans);
    covergroup cg;
        ADDR: coverpoint tr.addr {
            bins KB[] = {[0:'h1000]};
            bins MB[] = {['h1000:$]};
        }
        DATA: coverpoint tr.data;
        RW: coverpoint tr.is_read;
        ADDR_RW: cross ADDR, RW;
    endgroup
    
    virtual function void write(T t);
        void'(cg.sample());
    endfunction
endclass
```

## å­¦ä¹ è·¯å¾„

```mermaid
graph TD
    A[å¼€å§‹] --> B[ç†è§£è¦†ç›–ç‡ç±»å‹]
    B --> C[æŒæ¡ covergroup]
    C --> D[å­¦ä¹ äº¤å‰è¦†ç›–]
    D --> E[é›†æˆå¯„å­˜å™¨æ¨¡å‹]
    E --> F[è‡ªåŠ¨åŒ–æŠ¥å‘Š]
    F --> G[CDV å®è·µ]
```

## ç›¸å…³ç« èŠ‚

- [UVM ç»„ä»¶](02-uvm-phases/)
- [TLM é€šä¿¡](05-tlm-communication/)
- [å¯„å­˜å™¨æ¨¡å‹](09-register-model-ral/)

## åœ¨çº¿èµ„æº

- [Coverage å®˜æ–¹æŒ‡å—](https://verificationacademy.com/)
- [EDA Playground](https://edaplayground.com/)
