#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x13171cf40 .scope module, "alu_addsub_tb" "alu_addsub_tb" 2 2;
 .timescale -9 -12;
P_0x13171da60 .param/l "OP_ADD" 1 2 4, C4<0000>;
P_0x13171daa0 .param/l "OP_SUB" 1 2 4, C4<0001>;
P_0x13171dae0 .param/l "W" 1 2 3, +C4<00000000000000000000000000100000>;
v0x131732fc0_0 .var "a", 31 0;
v0x131733090_0 .var "b", 31 0;
v0x131733140_0 .net "carry", 0 0, v0x1317324f0_0;  1 drivers
v0x131733210_0 .net "negative", 0 0, L_0x131734d90;  1 drivers
v0x1317332c0_0 .var "op", 3 0;
v0x131733390_0 .net "overflow", 0 0, v0x1317326e0_0;  1 drivers
v0x131733440_0 .net "y", 31 0, v0x131732a10_0;  1 drivers
v0x1317334f0_0 .net "zero", 0 0, L_0x131734c30;  1 drivers
S_0x13171b410 .scope module, "DUT" "alu" 2 12, 3 4 0, S_0x13171cf40;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "op";
    .port_info 3 /OUTPUT 32 "y";
    .port_info 4 /OUTPUT 1 "carry";
    .port_info 5 /OUTPUT 1 "overflow";
    .port_info 6 /OUTPUT 1 "zero";
    .port_info 7 /OUTPUT 1 "negative";
P_0x131719750 .param/l "OP_ADD" 1 3 18, C4<0000>;
P_0x131719790 .param/l "OP_SUB" 1 3 19, C4<0001>;
P_0x1317197d0 .param/l "WIDTH" 0 3 5, +C4<00000000000000000000000000100000>;
L_0x131733a80 .functor NOT 32, v0x131733090_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x131734240 .functor XNOR 1, L_0x131733fb0, L_0x1317340d0, C4<0>, C4<0>;
L_0x131734450 .functor XOR 1, L_0x1317342b0, L_0x131734350, C4<0>, C4<0>;
L_0x131734500 .functor AND 1, L_0x131734240, L_0x131734450, C4<1>, C4<1>;
L_0x1317347a0 .functor XOR 1, L_0x1317345f0, L_0x131734690, C4<0>, C4<0>;
L_0x131734730 .functor XOR 1, L_0x131734880, L_0x131734920, C4<0>, C4<0>;
L_0x131734b00 .functor AND 1, L_0x1317347a0, L_0x131734730, C4<1>, C4<1>;
L_0x138078010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13171d760_0 .net/2u *"_ivl_0", 0 0, L_0x138078010;  1 drivers
L_0x1380780a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1317311c0_0 .net/2u *"_ivl_10", 0 0, L_0x1380780a0;  1 drivers
v0x131731260_0 .net *"_ivl_12", 32 0, L_0x131733980;  1 drivers
L_0x1380780e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1317312f0_0 .net/2u *"_ivl_14", 0 0, L_0x1380780e8;  1 drivers
v0x131731380_0 .net *"_ivl_16", 31 0, L_0x131733a80;  1 drivers
L_0x138078130 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x131731450_0 .net/2u *"_ivl_18", 31 0, L_0x138078130;  1 drivers
v0x131731500_0 .net *"_ivl_2", 32 0, L_0x1317335c0;  1 drivers
v0x1317315b0_0 .net *"_ivl_20", 31 0, L_0x131733ba0;  1 drivers
v0x131731660_0 .net *"_ivl_22", 32 0, L_0x131733d10;  1 drivers
v0x131731770_0 .net *"_ivl_27", 0 0, L_0x131733fb0;  1 drivers
v0x131731820_0 .net *"_ivl_29", 0 0, L_0x1317340d0;  1 drivers
v0x1317318d0_0 .net *"_ivl_30", 0 0, L_0x131734240;  1 drivers
v0x131731970_0 .net *"_ivl_33", 0 0, L_0x1317342b0;  1 drivers
v0x131731a20_0 .net *"_ivl_35", 0 0, L_0x131734350;  1 drivers
v0x131731ad0_0 .net *"_ivl_36", 0 0, L_0x131734450;  1 drivers
L_0x138078058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x131731b70_0 .net/2u *"_ivl_4", 0 0, L_0x138078058;  1 drivers
v0x131731c20_0 .net *"_ivl_41", 0 0, L_0x1317345f0;  1 drivers
v0x131731db0_0 .net *"_ivl_43", 0 0, L_0x131734690;  1 drivers
v0x131731e40_0 .net *"_ivl_44", 0 0, L_0x1317347a0;  1 drivers
v0x131731ee0_0 .net *"_ivl_47", 0 0, L_0x131734880;  1 drivers
v0x131731f90_0 .net *"_ivl_49", 0 0, L_0x131734920;  1 drivers
v0x131732040_0 .net *"_ivl_50", 0 0, L_0x131734730;  1 drivers
L_0x138078178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1317320e0_0 .net/2u *"_ivl_54", 31 0, L_0x138078178;  1 drivers
v0x131732190_0 .net *"_ivl_6", 32 0, L_0x131733700;  1 drivers
v0x131732240_0 .net "a", 31 0, v0x131732fc0_0;  1 drivers
v0x1317322f0_0 .net "add_full", 32 0, L_0x131733840;  1 drivers
v0x1317323a0_0 .net "add_ovf", 0 0, L_0x131734500;  1 drivers
v0x131732440_0 .net "b", 31 0, v0x131733090_0;  1 drivers
v0x1317324f0_0 .var "carry", 0 0;
v0x131732590_0 .net "negative", 0 0, L_0x131734d90;  alias, 1 drivers
v0x131732630_0 .net "op", 3 0, v0x1317332c0_0;  1 drivers
v0x1317326e0_0 .var "overflow", 0 0;
v0x131732780_0 .net "sub_full", 32 0, L_0x131733e30;  1 drivers
v0x131731cd0_0 .net "sub_ovf", 0 0, L_0x131734b00;  1 drivers
v0x131732a10_0 .var "y", 31 0;
v0x131732aa0_0 .net "zero", 0 0, L_0x131734c30;  alias, 1 drivers
E_0x13170c9d0/0 .event anyedge, v0x131732630_0, v0x1317322f0_0, v0x1317323a0_0, v0x131732780_0;
E_0x13170c9d0/1 .event anyedge, v0x131731cd0_0;
E_0x13170c9d0 .event/or E_0x13170c9d0/0, E_0x13170c9d0/1;
L_0x1317335c0 .concat [ 32 1 0 0], v0x131732fc0_0, L_0x138078010;
L_0x131733700 .concat [ 32 1 0 0], v0x131733090_0, L_0x138078058;
L_0x131733840 .arith/sum 33, L_0x1317335c0, L_0x131733700;
L_0x131733980 .concat [ 32 1 0 0], v0x131732fc0_0, L_0x1380780a0;
L_0x131733ba0 .arith/sum 32, L_0x131733a80, L_0x138078130;
L_0x131733d10 .concat [ 32 1 0 0], L_0x131733ba0, L_0x1380780e8;
L_0x131733e30 .arith/sum 33, L_0x131733980, L_0x131733d10;
L_0x131733fb0 .part v0x131732fc0_0, 31, 1;
L_0x1317340d0 .part v0x131733090_0, 31, 1;
L_0x1317342b0 .part v0x131732fc0_0, 31, 1;
L_0x131734350 .part L_0x131733840, 31, 1;
L_0x1317345f0 .part v0x131732fc0_0, 31, 1;
L_0x131734690 .part v0x131733090_0, 31, 1;
L_0x131734880 .part v0x131732fc0_0, 31, 1;
L_0x131734920 .part L_0x131733e30, 31, 1;
L_0x131734c30 .cmp/eq 32, v0x131732a10_0, L_0x138078178;
L_0x131734d90 .part v0x131732a10_0, 31, 1;
S_0x131732be0 .scope task, "do_test" "do_test" 2 14, 2 14 0, S_0x13171cf40;
 .timescale -9 -12;
v0x131732d50_0 .var "_a", 31 0;
v0x131732de0_0 .var "_b", 31 0;
v0x131732e70_0 .var "_op", 3 0;
v0x131732f10_0 .var "exp_y", 31 0;
TD_alu_addsub_tb.do_test ;
    %load/vec4 v0x131732e70_0;
    %store/vec4 v0x1317332c0_0, 0, 4;
    %load/vec4 v0x131732d50_0;
    %store/vec4 v0x131732fc0_0, 0, 32;
    %load/vec4 v0x131732de0_0;
    %store/vec4 v0x131733090_0, 0, 32;
    %delay 1000, 0;
    %vpi_call 2 17 "$display", "op=%0h a=%h b=%h | y=%h C=%b V=%b Z=%b N=%b", v0x1317332c0_0, v0x131732fc0_0, v0x131733090_0, v0x131733440_0, v0x131733140_0, v0x131733390_0, v0x1317334f0_0, v0x131733210_0 {0 0 0};
    %load/vec4 v0x131733440_0;
    %load/vec4 v0x131732f10_0;
    %cmp/ne;
    %jmp/0xz  T_0.0, 6;
    %vpi_call 2 20 "$display", "** MISMATCH: expected %h", v0x131732f10_0 {0 0 0};
    %vpi_call 2 21 "$fatal" {0 0 0};
T_0.0 ;
    %end;
    .scope S_0x13171b410;
T_1 ;
    %wait E_0x13170c9d0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x131732a10_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1317324f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1317326e0_0, 0, 1;
    %load/vec4 v0x131732630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x131732a10_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1317324f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1317326e0_0, 0, 1;
    %jmp T_1.3;
T_1.0 ;
    %load/vec4 v0x1317322f0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x131732a10_0, 0, 32;
    %load/vec4 v0x1317322f0_0;
    %parti/s 1, 32, 7;
    %store/vec4 v0x1317324f0_0, 0, 1;
    %load/vec4 v0x1317323a0_0;
    %store/vec4 v0x1317326e0_0, 0, 1;
    %jmp T_1.3;
T_1.1 ;
    %load/vec4 v0x131732780_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x131732a10_0, 0, 32;
    %load/vec4 v0x131732780_0;
    %parti/s 1, 32, 7;
    %store/vec4 v0x1317324f0_0, 0, 1;
    %load/vec4 v0x131731cd0_0;
    %store/vec4 v0x1317326e0_0, 0, 1;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x13171cf40;
T_2 ;
    %vpi_call 2 27 "$dumpfile", "addsub_waves.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x13171cf40 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x131732e70_0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x131732d50_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x131732de0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x131732f10_0, 0, 32;
    %fork TD_alu_addsub_tb.do_test, S_0x131732be0;
    %join;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x131732e70_0, 0, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x131732d50_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x131732de0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x131732f10_0, 0, 32;
    %fork TD_alu_addsub_tb.do_test, S_0x131732be0;
    %join;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1317332c0_0, 0, 4;
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v0x131732fc0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x131733090_0, 0, 32;
    %delay 1000, 0;
    %load/vec4 v0x131733390_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %vpi_call 2 36 "$fatal", 32'sb00000000000000000000000000000001, "Expected overflow on 0x7fffffff + 1" {0 0 0};
T_2.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x131732e70_0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x131732d50_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x131732de0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x131732f10_0, 0, 32;
    %fork TD_alu_addsub_tb.do_test, S_0x131732be0;
    %join;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x131732e70_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x131732d50_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x131732de0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x131732f10_0, 0, 32;
    %fork TD_alu_addsub_tb.do_test, S_0x131732be0;
    %join;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1317332c0_0, 0, 4;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x131732fc0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x131733090_0, 0, 32;
    %delay 1000, 0;
    %load/vec4 v0x131733390_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %vpi_call 2 44 "$fatal", 32'sb00000000000000000000000000000001, "Expected overflow on 0x80000000 - 1" {0 0 0};
T_2.2 ;
    %vpi_call 2 46 "$display", "ADD/SUB tests passed" {0 0 0};
    %delay 1000, 0;
    %vpi_call 2 47 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "../tb/alu_addsub_tb.v";
    "../rtl/alu.v";
