{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743622063610 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743622063611 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr  3 03:27:43 2025 " "Processing started: Thu Apr  3 03:27:43 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743622063611 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622063611 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tiny_npu -c tiny_npu " "Command: quartus_map --read_settings_files=on --write_settings_files=off tiny_npu -c tiny_npu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622063611 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../ip_cores/ram_32x256.qip " "Tcl Script File ../ip_cores/ram_32x256.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip " "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1743622063657 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1743622063657 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743622064610 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743622064610 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "soc_system.qsys " "Elaborating Platform Designer system entity \"soc_system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622069041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.04.03.03:27:50 Progress: Loading quartus_proj/soc_system.qsys " "2025.04.03.03:27:50 Progress: Loading quartus_proj/soc_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622070637 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.04.03.03:27:50 Progress: Reading input file " "2025.04.03.03:27:50 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622070780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.04.03.03:27:50 Progress: Adding avmm_sdram_read_wrapper_0 \[avmm_sdram_read_wrapper 1.0\] " "2025.04.03.03:27:50 Progress: Adding avmm_sdram_read_wrapper_0 \[avmm_sdram_read_wrapper 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622070828 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.04.03.03:27:51 Progress: Parameterizing module avmm_sdram_read_wrapper_0 " "2025.04.03.03:27:51 Progress: Parameterizing module avmm_sdram_read_wrapper_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622071112 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.04.03.03:27:51 Progress: Adding avmm_sdram_wrapper_0 \[avmm_sdram_wrapper 1.0\] " "2025.04.03.03:27:51 Progress: Adding avmm_sdram_wrapper_0 \[avmm_sdram_wrapper 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622071114 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.04.03.03:27:51 Progress: Parameterizing module avmm_sdram_wrapper_0 " "2025.04.03.03:27:51 Progress: Parameterizing module avmm_sdram_wrapper_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622071130 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.04.03.03:27:51 Progress: Adding clk_50m \[clock_source 23.1\] " "2025.04.03.03:27:51 Progress: Adding clk_50m \[clock_source 23.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622071130 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.04.03.03:27:51 Progress: Parameterizing module clk_50m " "2025.04.03.03:27:51 Progress: Parameterizing module clk_50m" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622071164 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.04.03.03:27:51 Progress: Adding hps_0 \[altera_hps 23.1\] " "2025.04.03.03:27:51 Progress: Adding hps_0 \[altera_hps 23.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622071165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.04.03.03:27:51 Progress: Parameterizing module hps_0 " "2025.04.03.03:27:51 Progress: Parameterizing module hps_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622071896 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.04.03.03:27:51 Progress: Adding pio32_f2h_0 \[pio32_f2h 1.0\] " "2025.04.03.03:27:51 Progress: Adding pio32_f2h_0 \[pio32_f2h 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622071908 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.04.03.03:27:52 Progress: Parameterizing module pio32_f2h_0 " "2025.04.03.03:27:52 Progress: Parameterizing module pio32_f2h_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622072022 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.04.03.03:27:52 Progress: Adding pio32_h2f_0 \[pio32_h2f 1.0\] " "2025.04.03.03:27:52 Progress: Adding pio32_h2f_0 \[pio32_h2f 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622072023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.04.03.03:27:52 Progress: Parameterizing module pio32_h2f_0 " "2025.04.03.03:27:52 Progress: Parameterizing module pio32_h2f_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622072033 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.04.03.03:27:52 Progress: Building connections " "2025.04.03.03:27:52 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622072034 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.04.03.03:27:52 Progress: Parameterizing connections " "2025.04.03.03:27:52 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622072045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.04.03.03:27:52 Progress: Validating " "2025.04.03.03:27:52 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622072046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.04.03.03:27:56 Progress: Done reading input file " "2025.04.03.03:27:56 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622076942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63 " "Soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622077768 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622077768 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_system.hps_0: set_interface_assignment: Interface \"hps_io\" does not exist " "Soc_system.hps_0: set_interface_assignment: Interface \"hps_io\" does not exist" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622077768 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH " "Soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622091492 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master avmm_sdram_wrapper_0.m0 and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 28 bit wide. " "Interconnect is inserted between master avmm_sdram_wrapper_0.m0 and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 28 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622093405 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master avmm_sdram_wrapper_0.m0 and slave hps_0.f2h_sdram0_data because the master has burstcount signal 11 bit wide, but the slave is 8 bit wide. " "Interconnect is inserted between master avmm_sdram_wrapper_0.m0 and slave hps_0.f2h_sdram0_data because the master has burstcount signal 11 bit wide, but the slave is 8 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622093405 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master avmm_sdram_read_wrapper_0.m0 and slave hps_0.f2h_sdram1_data because the master has address signal 32 bit wide, but the slave is 28 bit wide. " "Interconnect is inserted between master avmm_sdram_read_wrapper_0.m0 and slave hps_0.f2h_sdram1_data because the master has address signal 32 bit wide, but the slave is 28 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622093525 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master avmm_sdram_read_wrapper_0.m0 and slave hps_0.f2h_sdram1_data because the master has burstcount signal 11 bit wide, but the slave is 8 bit wide. " "Interconnect is inserted between master avmm_sdram_read_wrapper_0.m0 and slave hps_0.f2h_sdram1_data because the master has burstcount signal 11 bit wide, but the slave is 8 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622093525 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avmm_sdram_read_wrapper_0: \"soc_system\" instantiated avmm_sdram_read_wrapper \"avmm_sdram_read_wrapper_0\" " "Avmm_sdram_read_wrapper_0: \"soc_system\" instantiated avmm_sdram_read_wrapper \"avmm_sdram_read_wrapper_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622095206 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avmm_sdram_wrapper_0: \"soc_system\" instantiated avmm_sdram_wrapper \"avmm_sdram_wrapper_0\" " "Avmm_sdram_wrapper_0: \"soc_system\" instantiated avmm_sdram_wrapper \"avmm_sdram_wrapper_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622095206 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"Running  for module: hps_0\" " "Hps_0: \"Running  for module: hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622095208 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS Main PLL counter settings: n = 0  m = 63 " "Hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622095543 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622095761 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: set_interface_assignment: Interface \"hps_io\" does not exist " "Hps_0: set_interface_assignment: Interface \"hps_io\" does not exist" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622096054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"soc_system\" instantiated altera_hps \"hps_0\" " "Hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622096256 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio32_f2h_0: \"soc_system\" instantiated pio32_f2h \"pio32_f2h_0\" " "Pio32_f2h_0: \"soc_system\" instantiated pio32_f2h \"pio32_f2h_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622096257 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio32_h2f_0: \"soc_system\" instantiated pio32_h2f \"pio32_h2f_0\" " "Pio32_h2f_0: \"soc_system\" instantiated pio32_h2f \"pio32_h2f_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622096257 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622096382 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622096410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622096489 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622096573 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622096628 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622096714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\" " "Mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622096753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622096754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\" " "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622096780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\" " "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622096830 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio32_h2f_0_slave_0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"pio32_h2f_0_slave_0_translator\" " "Pio32_h2f_0_slave_0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"pio32_h2f_0_slave_0_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622096831 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\" " "Hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622096832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio32_h2f_0_slave_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"pio32_h2f_0_slave_0_agent\" " "Pio32_h2f_0_slave_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"pio32_h2f_0_slave_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622096833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio32_h2f_0_slave_0_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"pio32_h2f_0_slave_0_agent_rsp_fifo\" " "Pio32_h2f_0_slave_0_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"pio32_h2f_0_slave_0_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622096833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622096837 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622096840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_h2f_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"hps_0_h2f_axi_master_wr_limiter\" " "Hps_0_h2f_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"hps_0_h2f_axi_master_wr_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622096841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v " "Reusing file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622096842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio32_h2f_0_slave_0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"pio32_h2f_0_slave_0_burst_adapter\" " "Pio32_h2f_0_slave_0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"pio32_h2f_0_slave_0_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622096843 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622096843 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622096843 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622096846 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622096851 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622096853 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622096860 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622096860 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622096877 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avmm_sdram_wrapper_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"avmm_sdram_wrapper_0_m0_translator\" " "Avmm_sdram_wrapper_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"avmm_sdram_wrapper_0_m0_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622096877 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avmm_sdram_wrapper_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"avmm_sdram_wrapper_0_m0_agent\" " "Avmm_sdram_wrapper_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"avmm_sdram_wrapper_0_m0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622096878 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622096881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622096884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622096886 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622096891 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622096892 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622096897 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622096897 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622096913 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622096918 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622096923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Border: \"hps_io\" instantiated altera_interface_generator \"border\" " "Border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622105881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622105887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622105889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system: Done \"soc_system\" with 38 modules, 95 files " "Soc_system: Done \"soc_system\" with 38 modules, 95 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622105889 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "soc_system.qsys " "Finished elaborating Platform Designer system entity \"soc_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622107330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/design_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/design_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 design_top " "Found entity 1: design_top" {  } { { "../design_rtl/design_top.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/design_top.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/sdram_read_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/sdram_read_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_read_intf " "Found entity 1: sdram_read_intf" {  } { { "../design_rtl/interface/sdram_read_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/sdram_read_intf.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/bram_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/bram_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bram_mux " "Found entity 1: bram_mux" {  } { { "../design_rtl/interface/bram_mux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/bram_mux.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/bram_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/bram_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bram_intf " "Found entity 1: bram_intf" {  } { { "../design_rtl/interface/bram_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/bram_intf.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rf_ldst_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rf_ldst_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rf_ldst_intf " "Found entity 1: rf_ldst_intf" {  } { { "../design_rtl/interface/rf_ldst_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rf_ldst_intf.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rf_move_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rf_move_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rf_move_intf " "Found entity 1: rf_move_intf" {  } { { "../design_rtl/interface/rf_move_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rf_move_intf.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rmio_intf " "Found entity 1: rmio_intf" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/sdram_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/sdram_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_intf " "Found entity 1: sdram_intf" {  } { { "../design_rtl/interface/sdram_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/sdram_intf.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/sdram_read_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/sdram_read_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_read_mux " "Found entity 1: sdram_read_mux" {  } { { "../design_rtl/interface/sdram_read_mux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/sdram_read_mux.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/ctrl_unit/ctrl_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/ctrl_unit/ctrl_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_unit " "Found entity 1: ctrl_unit" {  } { { "../design_rtl/ctrl_unit/ctrl_unit.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/ctrl_unit/ctrl_unit.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/ctrl_unit/inst_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/ctrl_unit/inst_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inst_decode " "Found entity 1: inst_decode" {  } { { "../design_rtl/ctrl_unit/inst_decode.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/ctrl_unit/inst_decode.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rf_wrapper " "Found entity 1: rf_wrapper" {  } { { "../design_rtl/register_file/rf_wrapper.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_wrapper.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_move.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rf_move " "Found entity 1: rf_move" {  } { { "../design_rtl/register_file/rf_move.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_move.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rf_ram " "Found entity 1: rf_ram" {  } { { "../design_rtl/register_file/rf_ram.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ram.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ldst.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ldst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rf_ldst " "Found entity 1: rf_ldst" {  } { { "../design_rtl/register_file/rf_ldst.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ldst.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/eu_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/eu_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 eu_top " "Found entity 1: eu_top" {  } { { "../design_rtl/exec_unit/eu_top.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/eu_top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/vvm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/vvm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vvm " "Found entity 1: vvm" {  } { { "../design_rtl/exec_unit/stmm/vvm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/vvm.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stmm_wrapper " "Found entity 1: stmm_wrapper" {  } { { "../design_rtl/exec_unit/stmm/stmm_wrapper.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm_wrapper.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm_fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm_fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stmm_fetch " "Found entity 1: stmm_fetch" {  } { { "../design_rtl/exec_unit/stmm/stmm_fetch.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm_fetch.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StMM " "Found entity 1: StMM" {  } { { "../design_rtl/exec_unit/stmm/stmm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 layernorm_wrapper " "Found entity 1: layernorm_wrapper" {  } { { "../design_rtl/exec_unit/layernorm/layernorm_wrapper.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm_wrapper.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/gamma_path.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/gamma_path.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gamma_path " "Found entity 1: gamma_path" {  } { { "../design_rtl/exec_unit/layernorm/gamma_path.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/gamma_path.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109693 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "avg_mul AVG_MUL layernorm.sv(88) " "Verilog HDL Declaration information at layernorm.sv(88): object \"avg_mul\" differs only in case from object \"AVG_MUL\" in the same scope" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 88 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743622109694 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x_mean X_MEAN layernorm.sv(126) " "Verilog HDL Declaration information at layernorm.sv(126): object \"x_mean\" differs only in case from object \"X_MEAN\" in the same scope" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 126 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743622109694 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sd_mean SD_MEAN layernorm.sv(127) " "Verilog HDL Declaration information at layernorm.sv(127): object \"sd_mean\" differs only in case from object \"SD_MEAN\" in the same scope" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 127 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743622109694 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "store_y STORE_Y layernorm.sv(49) " "Verilog HDL Declaration information at layernorm.sv(49): object \"store_y\" differs only in case from object \"STORE_Y\" in the same scope" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743622109694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 layernorm " "Found entity 1: layernorm" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm_fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm_fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 layernorm_fetch " "Found entity 1: layernorm_fetch" {  } { { "../design_rtl/exec_unit/layernorm/layernorm_fetch.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm_fetch.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/support/plexer.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/support/plexer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 priority_encoder " "Found entity 1: priority_encoder" {  } { { "../design_rtl/support/plexer.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/support/plexer.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109696 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder " "Found entity 2: decoder" {  } { { "../design_rtl/support/plexer.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/support/plexer.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/support/saturate.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/support/saturate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 saturate " "Found entity 1: saturate" {  } { { "../design_rtl/support/saturate.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/support/saturate.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/support/count_down.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/support/count_down.sv" { { "Info" "ISGN_ENTITY_NAME" "1 count_down " "Found entity 1: count_down" {  } { { "../design_rtl/support/count_down.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/support/count_down.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109696 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "tiny_npu.sv(117) " "Verilog HDL Module Instantiation warning at tiny_npu.sv(117): ignored dangling comma in List of Port Connections" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 117 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1743622109697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tiny_npu.sv 1 1 " "Found 1 design units, including 1 entities, in source file tiny_npu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tiny_npu " "Found entity 1: tiny_npu" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/ram_512x1408.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/ram_512x1408.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_512x1408 " "Found entity 1: ram_512x1408" {  } { { "../ip_cores/ram_512x1408.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/ram_512x1408.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/mult_int8.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/mult_int8.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_int8 " "Found entity 1: mult_int8" {  } { { "../ip_cores/mult_int8.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/mult_int8.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/ram_176x1408.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/ram_176x1408.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_176x1408 " "Found entity 1: ram_176x1408" {  } { { "../ip_cores/ram_176x1408.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/ram_176x1408.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int18_to_fp16.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int18_to_fp16.v" { { "Info" "ISGN_ENTITY_NAME" "1 int18_to_fp16 " "Found entity 1: int18_to_fp16" {  } { { "../ip_cores/int18_to_fp16.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int18_to_fp16.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int18_to_fp16/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int18_to_fp16/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (int18_to_fp16) " "Found design unit 1: dspba_library_package (int18_to_fp16)" {  } { { "../ip_cores/int18_to_fp16/dspba_library_package.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int18_to_fp16/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int18_to_fp16/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int18_to_fp16/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "../ip_cores/int18_to_fp16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int18_to_fp16/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109923 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "../ip_cores/int18_to_fp16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int18_to_fp16/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109923 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "../ip_cores/int18_to_fp16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int18_to_fp16/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109923 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "../ip_cores/int18_to_fp16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int18_to_fp16/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109923 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "../ip_cores/int18_to_fp16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int18_to_fp16/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109923 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "../ip_cores/int18_to_fp16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int18_to_fp16/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int18_to_fp16/int18_to_fp16_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int18_to_fp16/int18_to_fp16_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 int18_to_fp16_0002-normal " "Found design unit 1: int18_to_fp16_0002-normal" {  } { { "../ip_cores/int18_to_fp16/int18_to_fp16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int18_to_fp16/int18_to_fp16_0002.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109924 ""} { "Info" "ISGN_ENTITY_NAME" "1 int18_to_fp16_0002 " "Found entity 1: int18_to_fp16_0002" {  } { { "../ip_cores/int18_to_fp16/int18_to_fp16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int18_to_fp16/int18_to_fp16_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/fp16_to_int16.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/fp16_to_int16.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp16_to_int16 " "Found entity 1: fp16_to_int16" {  } { { "../ip_cores/fp16_to_int16.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/fp16_to_int16.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/fp16_to_int16/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/fp16_to_int16/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fp16_to_int16) " "Found design unit 1: dspba_library_package (fp16_to_int16)" {  } { { "../ip_cores/fp16_to_int16/dspba_library_package.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/fp16_to_int16/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/fp16_to_int16/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/fp16_to_int16/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "../ip_cores/fp16_to_int16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/fp16_to_int16/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109926 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "../ip_cores/fp16_to_int16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/fp16_to_int16/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109926 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "../ip_cores/fp16_to_int16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/fp16_to_int16/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109926 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "../ip_cores/fp16_to_int16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/fp16_to_int16/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109926 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "../ip_cores/fp16_to_int16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/fp16_to_int16/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109926 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "../ip_cores/fp16_to_int16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/fp16_to_int16/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/fp16_to_int16/fp16_to_int16_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/fp16_to_int16/fp16_to_int16_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp16_to_int16_0002-normal " "Found design unit 1: fp16_to_int16_0002-normal" {  } { { "../ip_cores/fp16_to_int16/fp16_to_int16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/fp16_to_int16/fp16_to_int16_0002.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109927 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp16_to_int16_0002 " "Found entity 1: fp16_to_int16_0002" {  } { { "../ip_cores/fp16_to_int16/fp16_to_int16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/fp16_to_int16/fp16_to_int16_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/mult_fp16.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/mult_fp16.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fp16 " "Found entity 1: mult_fp16" {  } { { "../ip_cores/mult_fp16.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/mult_fp16.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/mult_fp16/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/mult_fp16/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (mult_fp16) " "Found design unit 1: dspba_library_package (mult_fp16)" {  } { { "../ip_cores/mult_fp16/dspba_library_package.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/mult_fp16/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/mult_fp16/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/mult_fp16/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "../ip_cores/mult_fp16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/mult_fp16/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109928 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "../ip_cores/mult_fp16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/mult_fp16/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109928 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "../ip_cores/mult_fp16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/mult_fp16/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109928 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "../ip_cores/mult_fp16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/mult_fp16/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109928 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "../ip_cores/mult_fp16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/mult_fp16/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109928 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "../ip_cores/mult_fp16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/mult_fp16/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/mult_fp16/mult_fp16_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/mult_fp16/mult_fp16_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult_fp16_0002-normal " "Found design unit 1: mult_fp16_0002-normal" {  } { { "../ip_cores/mult_fp16/mult_fp16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/mult_fp16/mult_fp16_0002.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109929 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult_fp16_0002 " "Found entity 1: mult_fp16_0002" {  } { { "../ip_cores/mult_fp16/mult_fp16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/mult_fp16/mult_fp16_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int16_to_fp16.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int16_to_fp16.v" { { "Info" "ISGN_ENTITY_NAME" "1 int16_to_fp16 " "Found entity 1: int16_to_fp16" {  } { { "../ip_cores/int16_to_fp16.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int16_to_fp16.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int16_to_fp16/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int16_to_fp16/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (int16_to_fp16) " "Found design unit 1: dspba_library_package (int16_to_fp16)" {  } { { "../ip_cores/int16_to_fp16/dspba_library_package.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int16_to_fp16/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int16_to_fp16/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int16_to_fp16/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "../ip_cores/int16_to_fp16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int16_to_fp16/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109930 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "../ip_cores/int16_to_fp16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int16_to_fp16/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109930 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "../ip_cores/int16_to_fp16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int16_to_fp16/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109930 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "../ip_cores/int16_to_fp16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int16_to_fp16/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109930 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "../ip_cores/int16_to_fp16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int16_to_fp16/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109930 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "../ip_cores/int16_to_fp16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int16_to_fp16/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int16_to_fp16/int16_to_fp16_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int16_to_fp16/int16_to_fp16_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 int16_to_fp16_0002-normal " "Found design unit 1: int16_to_fp16_0002-normal" {  } { { "../ip_cores/int16_to_fp16/int16_to_fp16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int16_to_fp16/int16_to_fp16_0002.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109931 ""} { "Info" "ISGN_ENTITY_NAME" "1 int16_to_fp16_0002 " "Found entity 1: int16_to_fp16_0002" {  } { { "../ip_cores/int16_to_fp16/int16_to_fp16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int16_to_fp16/int16_to_fp16_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/uint16_to_fp16.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/uint16_to_fp16.v" { { "Info" "ISGN_ENTITY_NAME" "1 uint16_to_fp16 " "Found entity 1: uint16_to_fp16" {  } { { "../ip_cores/uint16_to_fp16.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/uint16_to_fp16.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/uint16_to_fp16/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/uint16_to_fp16/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (uint16_to_fp16) " "Found design unit 1: dspba_library_package (uint16_to_fp16)" {  } { { "../ip_cores/uint16_to_fp16/dspba_library_package.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/uint16_to_fp16/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/uint16_to_fp16/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/uint16_to_fp16/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "../ip_cores/uint16_to_fp16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/uint16_to_fp16/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109933 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "../ip_cores/uint16_to_fp16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/uint16_to_fp16/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109933 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "../ip_cores/uint16_to_fp16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/uint16_to_fp16/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109933 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "../ip_cores/uint16_to_fp16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/uint16_to_fp16/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109933 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "../ip_cores/uint16_to_fp16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/uint16_to_fp16/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109933 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "../ip_cores/uint16_to_fp16/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/uint16_to_fp16/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/uint16_to_fp16/uint16_to_fp16_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/uint16_to_fp16/uint16_to_fp16_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uint16_to_fp16_0002-normal " "Found design unit 1: uint16_to_fp16_0002-normal" {  } { { "../ip_cores/uint16_to_fp16/uint16_to_fp16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/uint16_to_fp16/uint16_to_fp16_0002.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109934 ""} { "Info" "ISGN_ENTITY_NAME" "1 uint16_to_fp16_0002 " "Found entity 1: uint16_to_fp16_0002" {  } { { "../ip_cores/uint16_to_fp16/uint16_to_fp16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/uint16_to_fp16/uint16_to_fp16_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt.v" { { "Info" "ISGN_ENTITY_NAME" "1 rsqrt " "Found entity 1: rsqrt" {  } { { "../ip_cores/rsqrt.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (rsqrt) " "Found design unit 1: dspba_library_package (rsqrt)" {  } { { "../ip_cores/rsqrt/dspba_library_package.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "../ip_cores/rsqrt/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109935 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "../ip_cores/rsqrt/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109935 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "../ip_cores/rsqrt/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109935 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "../ip_cores/rsqrt/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109935 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "../ip_cores/rsqrt/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109935 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "../ip_cores/rsqrt/dspba_library.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/rsqrt_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/rsqrt_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rsqrt_0002-normal " "Found design unit 1: rsqrt_0002-normal" {  } { { "../ip_cores/rsqrt/rsqrt_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/rsqrt_0002.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109936 ""} { "Info" "ISGN_ENTITY_NAME" "1 rsqrt_0002 " "Found entity 1: rsqrt_0002" {  } { { "../ip_cores/rsqrt/rsqrt_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/rsqrt_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "db/ip/soc_system/soc_system.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/soc_system/submodules/altera_default_burst_converter.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/soc_system/submodules/altera_incr_burst_converter.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109950 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109954 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109954 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109954 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109954 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109954 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743622109956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_agent.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109960 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/soc_system/submodules/altera_reset_controller.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/soc_system/submodules/altera_reset_synchronizer.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109964 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743622109965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/avmm_sdram_read_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/avmm_sdram_read_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avmm_sdram_read_wrapper " "Found entity 1: avmm_sdram_read_wrapper" {  } { { "db/ip/soc_system/submodules/avmm_sdram_read_wrapper.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/avmm_sdram_read_wrapper.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/avmm_sdram_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/avmm_sdram_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avmm_sdram_wrapper " "Found entity 1: avmm_sdram_wrapper" {  } { { "db/ip/soc_system/submodules/avmm_sdram_wrapper.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/avmm_sdram_wrapper.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_reset.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "db/ip/soc_system/submodules/hps_sdram_pll.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/pio32_f2h.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/pio32_f2h.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pio32_f2h " "Found entity 1: pio32_f2h" {  } { { "db/ip/soc_system/submodules/pio32_f2h.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/pio32_f2h.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/pio32_h2f.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/pio32_h2f.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pio32_h2f " "Found entity 1: pio32_h2f" {  } { { "db/ip/soc_system/submodules/pio32_h2f.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/pio32_h2f.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0 " "Found entity 1: soc_system_hps_0" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_fpga_interfaces " "Found entity 1: soc_system_hps_0_fpga_interfaces" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io " "Found entity 1: soc_system_hps_0_hps_io" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622109999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622109999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io_border " "Found entity 1: soc_system_hps_0_hps_io_border" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622110000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622110000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622110002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622110002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622110002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622110002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622110003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622110003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622110003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622110003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622110004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622110004 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743622110004 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743622110004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622110005 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622110005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622110005 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743622110005 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743622110005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622110006 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_002 " "Found entity 2: soc_system_mm_interconnect_0_router_002" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622110006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622110006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622110006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622110006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622110007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622110007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1 " "Found entity 1: soc_system_mm_interconnect_1" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622110008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622110008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622110009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622110009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622110009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622110009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_demux " "Found entity 1: soc_system_mm_interconnect_1_cmd_demux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622110010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622110010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_mux " "Found entity 1: soc_system_mm_interconnect_1_cmd_mux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622110010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622110010 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743622110010 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743622110010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622110011 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router " "Found entity 2: soc_system_mm_interconnect_1_router" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622110011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622110011 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743622110011 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743622110011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_001_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622110012 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_001 " "Found entity 2: soc_system_mm_interconnect_1_router_001" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622110012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622110012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_mux " "Found entity 1: soc_system_mm_interconnect_1_rsp_mux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622110012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622110012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2 " "Found entity 1: soc_system_mm_interconnect_2" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622110013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622110013 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743622110014 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743622110014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_router_default_decode " "Found entity 1: soc_system_mm_interconnect_2_router_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622110014 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_2_router " "Found entity 2: soc_system_mm_interconnect_2_router" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622110014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622110014 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_2_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743622110015 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_2_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743622110015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_2_router_001_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622110015 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_2_router_001 " "Found entity 2: soc_system_mm_interconnect_2_router_001" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622110015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622110015 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "f2h_write tiny_npu.sv(134) " "Verilog HDL Implicit Net warning at tiny_npu.sv(134): created implicit net for \"f2h_write\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 134 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110025 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_pll.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110025 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tiny_npu " "Elaborating entity \"tiny_npu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1743622110138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_intf sdram_intf:i_sdram_intf_bi_0 " "Elaborating entity \"sdram_intf\" for hierarchy \"sdram_intf:i_sdram_intf_bi_0\"" {  } { { "tiny_npu.sv" "i_sdram_intf_bi_0" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_read_intf sdram_read_intf:i_sdram_intf_read_0 " "Elaborating entity \"sdram_read_intf\" for hierarchy \"sdram_read_intf:i_sdram_intf_read_0\"" {  } { { "tiny_npu.sv" "i_sdram_intf_read_0" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system soc_system:u0 " "Elaborating entity \"soc_system\" for hierarchy \"soc_system:u0\"" {  } { { "tiny_npu.sv" "u0" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avmm_sdram_read_wrapper soc_system:u0\|avmm_sdram_read_wrapper:avmm_sdram_read_wrapper_0 " "Elaborating entity \"avmm_sdram_read_wrapper\" for hierarchy \"soc_system:u0\|avmm_sdram_read_wrapper:avmm_sdram_read_wrapper_0\"" {  } { { "db/ip/soc_system/soc_system.v" "avmm_sdram_read_wrapper_0" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/soc_system.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110149 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 avmm_sdram_read_wrapper.sv(42) " "Verilog HDL assignment warning at avmm_sdram_read_wrapper.sv(42): truncated value with size 32 to match size of target (11)" {  } { { "db/ip/soc_system/submodules/avmm_sdram_read_wrapper.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/avmm_sdram_read_wrapper.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743622110149 "|tiny_npu|soc_system:u0|avmm_sdram_read_wrapper:avmm_sdram_read_wrapper_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "avmm_sdram_read_wrapper.sv(69) " "Verilog HDL Case Statement information at avmm_sdram_read_wrapper.sv(69): all case item expressions in this case statement are onehot" {  } { { "db/ip/soc_system/submodules/avmm_sdram_read_wrapper.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/avmm_sdram_read_wrapper.sv" 69 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1743622110149 "|tiny_npu|soc_system:u0|avmm_sdram_read_wrapper:avmm_sdram_read_wrapper_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avmm_sdram_wrapper soc_system:u0\|avmm_sdram_wrapper:avmm_sdram_wrapper_0 " "Elaborating entity \"avmm_sdram_wrapper\" for hierarchy \"soc_system:u0\|avmm_sdram_wrapper:avmm_sdram_wrapper_0\"" {  } { { "db/ip/soc_system/soc_system.v" "avmm_sdram_wrapper_0" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/soc_system.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110151 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 avmm_sdram_wrapper.sv(56) " "Verilog HDL assignment warning at avmm_sdram_wrapper.sv(56): truncated value with size 32 to match size of target (11)" {  } { { "db/ip/soc_system/submodules/avmm_sdram_wrapper.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/avmm_sdram_wrapper.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743622110152 "|tiny_npu|soc_system:u0|avmm_sdram_wrapper:avmm_sdram_wrapper_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "avmm_sdram_wrapper.sv(93) " "Verilog HDL Case Statement information at avmm_sdram_wrapper.sv(93): all case item expressions in this case statement are onehot" {  } { { "db/ip/soc_system/submodules/avmm_sdram_wrapper.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/avmm_sdram_wrapper.sv" 93 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1743622110152 "|tiny_npu|soc_system:u0|avmm_sdram_wrapper:avmm_sdram_wrapper_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0 soc_system:u0\|soc_system_hps_0:hps_0 " "Elaborating entity \"soc_system_hps_0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\"" {  } { { "db/ip/soc_system/soc_system.v" "hps_0" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/soc_system.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_fpga_interfaces soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_system_hps_0_fpga_interfaces\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0.v" "fpga_interfaces" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io " "Elaborating entity \"soc_system_hps_0_hps_io\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\"" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0.v" "hps_io" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io_border soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border " "Elaborating entity \"soc_system_hps_0_hps_io_border\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\"" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v" "border" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "pll" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110176 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "db/ip/soc_system/submodules/hps_sdram_pll.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743622110176 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "db/ip/soc_system/submodules/hps_sdram_pll.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1743622110176 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "p0" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110177 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622110181 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0.sv" "umemphy" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110182 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1743622110185 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743622110185 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743622110185 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1743622110185 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110186 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743622110187 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743622110187 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110189 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1743622110191 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1743622110191 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1743622110191 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1743622110191 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110267 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743622110268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743622110268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743622110268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743622110268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743622110268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743622110268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743622110268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743622110268 ""}  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743622110268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622110291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622110291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "seq" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "c0" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110368 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743622110372 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743622110372 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743622110372 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743622110372 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743622110372 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743622110372 "|tiny_npu|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "oct" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "dll" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio32_f2h soc_system:u0\|pio32_f2h:pio32_f2h_0 " "Elaborating entity \"pio32_f2h\" for hierarchy \"soc_system:u0\|pio32_f2h:pio32_f2h_0\"" {  } { { "db/ip/soc_system/soc_system.v" "pio32_f2h_0" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/soc_system.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio32_h2f soc_system:u0\|pio32_h2f:pio32_h2f_0 " "Elaborating entity \"pio32_h2f\" for hierarchy \"soc_system:u0\|pio32_h2f:pio32_h2f_0\"" {  } { { "db/ip/soc_system/soc_system.v" "pio32_h2f_0" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/soc_system.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_mm_interconnect_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/soc_system/soc_system.v" "mm_interconnect_0" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/soc_system.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio32_h2f_0_slave_0_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "pio32_h2f_0_slave_0_translator" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "hps_0_h2f_axi_master_agent" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio32_h2f_0_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio32_h2f_0_slave_0_agent\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "pio32_h2f_0_slave_0_agent" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio32_h2f_0_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio32_h2f_0_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rsp_fifo\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "pio32_h2f_0_slave_0_agent_rsp_fifo" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio32_h2f_0_slave_0_agent_rdata_fifo\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "pio32_h2f_0_slave_0_agent_rdata_fifo" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_mm_interconnect_0_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "router" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_0_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "router_002" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "hps_0_h2f_axi_master_wr_limiter" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "pio32_h2f_0_slave_0_burst_adapter" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio32_h2f_0_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "cmd_demux" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "cmd_mux" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "rsp_demux" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "rsp_mux" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"soc_system_mm_interconnect_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\"" {  } { { "db/ip/soc_system/soc_system.v" "mm_interconnect_1" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/soc_system.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:avmm_sdram_wrapper_0_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:avmm_sdram_wrapper_0_m0_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "avmm_sdram_wrapper_0_m0_translator" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "hps_0_f2h_sdram0_data_translator" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:avmm_sdram_wrapper_0_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:avmm_sdram_wrapper_0_m0_agent\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "avmm_sdram_wrapper_0_m0_agent" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "hps_0_f2h_sdram0_data_agent" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "hps_0_f2h_sdram0_data_agent_rsp_fifo" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router " "Elaborating entity \"soc_system_mm_interconnect_1_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "router" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "the_default_decode" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_001 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"soc_system_mm_interconnect_1_router_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "router_001" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_001_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001\|soc_system_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_001_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001\|soc_system_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "hps_0_f2h_sdram0_data_burst_adapter" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110544 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 15 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743622110546 "|tiny_npu|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_demux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "cmd_demux" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "cmd_mux" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "rsp_mux" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_avalon_st_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_1_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "avalon_st_adapter" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" "error_adapter_0" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"soc_system_mm_interconnect_2\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\"" {  } { { "db/ip/soc_system/soc_system.v" "mm_interconnect_2" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/soc_system.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:avmm_sdram_read_wrapper_0_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:avmm_sdram_read_wrapper_0_m0_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2.v" "avmm_sdram_read_wrapper_0_m0_translator" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_2.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router " "Elaborating entity \"soc_system_mm_interconnect_2_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2.v" "router" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_2.v" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_default_decode soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router\|soc_system_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_2_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router\|soc_system_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" "the_default_decode" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_001 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_001:router_001 " "Elaborating entity \"soc_system_mm_interconnect_2_router_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_001:router_001\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2.v" "router_001" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_2.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_001_default_decode soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_001:router_001\|soc_system_mm_interconnect_2_router_001_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_2_router_001_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_001:router_001\|soc_system_mm_interconnect_2_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" "the_default_decode" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/soc_system/soc_system.v" "rst_controller" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/soc_system.v" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/soc_system/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/soc_system/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design_top design_top:i_design_top " "Elaborating entity \"design_top\" for hierarchy \"design_top:i_design_top\"" {  } { { "tiny_npu.sv" "i_design_top" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110640 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED design_top.sv(18) " "Output port \"LED\" at design_top.sv(18) has no driver" {  } { { "../design_rtl/design_top.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/design_top.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1743622110676 "|tiny_npu|design_top:i_design_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "f2h_write design_top.sv(15) " "Output port \"f2h_write\" at design_top.sv(15) has no driver" {  } { { "../design_rtl/design_top.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/design_top.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1743622110677 "|tiny_npu|design_top:i_design_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf_move_intf design_top:i_design_top\|rf_move_intf:i_rf_move_intf " "Elaborating entity \"rf_move_intf\" for hierarchy \"design_top:i_design_top\|rf_move_intf:i_rf_move_intf\"" {  } { { "../design_rtl/design_top.sv" "i_rf_move_intf" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/design_top.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf_ldst_intf design_top:i_design_top\|rf_ldst_intf:i_rf_ldst_intf " "Elaborating entity \"rf_ldst_intf\" for hierarchy \"design_top:i_design_top\|rf_ldst_intf:i_rf_ldst_intf\"" {  } { { "../design_rtl/design_top.sv" "i_rf_ldst_intf" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/design_top.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rmio_intf design_top:i_design_top\|rmio_intf:rmio_stmm " "Elaborating entity \"rmio_intf\" for hierarchy \"design_top:i_design_top\|rmio_intf:rmio_stmm\"" {  } { { "../design_rtl/design_top.sv" "rmio_stmm" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/design_top.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rmio_intf design_top:i_design_top\|rmio_intf:rmio_silu\[3\] " "Elaborating entity \"rmio_intf\" for hierarchy \"design_top:i_design_top\|rmio_intf:rmio_silu\[3\]\"" {  } { { "../design_rtl/design_top.sv" "rmio_silu\[3\]" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/design_top.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rmio_intf design_top:i_design_top\|rmio_intf:rmio_att\[0\] " "Elaborating entity \"rmio_intf\" for hierarchy \"design_top:i_design_top\|rmio_intf:rmio_att\[0\]\"" {  } { { "../design_rtl/design_top.sv" "rmio_att\[0\]" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/design_top.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_unit design_top:i_design_top\|ctrl_unit:i_ctrl_unit " "Elaborating entity \"ctrl_unit\" for hierarchy \"design_top:i_design_top\|ctrl_unit:i_ctrl_unit\"" {  } { { "../design_rtl/design_top.sv" "i_ctrl_unit" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/design_top.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110694 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ctrl_unit.sv(131) " "Verilog HDL Case Statement information at ctrl_unit.sv(131): all case item expressions in this case statement are onehot" {  } { { "../design_rtl/ctrl_unit/ctrl_unit.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/ctrl_unit/ctrl_unit.sv" 131 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1743622110695 "|tiny_npu|design_top:i_design_top|ctrl_unit:i_ctrl_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_decode design_top:i_design_top\|ctrl_unit:i_ctrl_unit\|inst_decode:i_inst_decode " "Elaborating entity \"inst_decode\" for hierarchy \"design_top:i_design_top\|ctrl_unit:i_ctrl_unit\|inst_decode:i_inst_decode\"" {  } { { "../design_rtl/ctrl_unit/ctrl_unit.sv" "i_inst_decode" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/ctrl_unit/ctrl_unit.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder design_top:i_design_top\|ctrl_unit:i_ctrl_unit\|decoder:i_eu_decoder " "Elaborating entity \"decoder\" for hierarchy \"design_top:i_design_top\|ctrl_unit:i_ctrl_unit\|decoder:i_eu_decoder\"" {  } { { "../design_rtl/ctrl_unit/ctrl_unit.sv" "i_eu_decoder" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/ctrl_unit/ctrl_unit.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf_wrapper design_top:i_design_top\|rf_wrapper:i_rf_wrapper " "Elaborating entity \"rf_wrapper\" for hierarchy \"design_top:i_design_top\|rf_wrapper:i_rf_wrapper\"" {  } { { "../design_rtl/design_top.sv" "i_rf_wrapper" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/design_top.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bram_intf design_top:i_design_top\|rf_wrapper:i_rf_wrapper\|bram_intf:i_rf_ram_intf_ram " "Elaborating entity \"bram_intf\" for hierarchy \"design_top:i_design_top\|rf_wrapper:i_rf_wrapper\|bram_intf:i_rf_ram_intf_ram\"" {  } { { "../design_rtl/register_file/rf_wrapper.sv" "i_rf_ram_intf_ram" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_wrapper.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bram_mux design_top:i_design_top\|rf_wrapper:i_rf_wrapper\|bram_mux:i_rf_ram_mux " "Elaborating entity \"bram_mux\" for hierarchy \"design_top:i_design_top\|rf_wrapper:i_rf_wrapper\|bram_mux:i_rf_ram_mux\"" {  } { { "../design_rtl/register_file/rf_wrapper.sv" "i_rf_ram_mux" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_wrapper.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf_ram design_top:i_design_top\|rf_wrapper:i_rf_wrapper\|rf_ram:i_rf_ram " "Elaborating entity \"rf_ram\" for hierarchy \"design_top:i_design_top\|rf_wrapper:i_rf_wrapper\|rf_ram:i_rf_ram\"" {  } { { "../design_rtl/register_file/rf_wrapper.sv" "i_rf_ram" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_wrapper.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bram_intf design_top:i_design_top\|rf_wrapper:i_rf_wrapper\|rf_ram:i_rf_ram\|bram_intf:real_ram " "Elaborating entity \"bram_intf\" for hierarchy \"design_top:i_design_top\|rf_wrapper:i_rf_wrapper\|rf_ram:i_rf_ram\|bram_intf:real_ram\"" {  } { { "../design_rtl/register_file/rf_ram.sv" "real_ram" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ram.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_512x1408 design_top:i_design_top\|rf_wrapper:i_rf_wrapper\|rf_ram:i_rf_ram\|ram_512x1408:i_real_ram " "Elaborating entity \"ram_512x1408\" for hierarchy \"design_top:i_design_top\|rf_wrapper:i_rf_wrapper\|rf_ram:i_rf_ram\|ram_512x1408:i_real_ram\"" {  } { { "../design_rtl/register_file/rf_ram.sv" "i_real_ram" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ram.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram design_top:i_design_top\|rf_wrapper:i_rf_wrapper\|rf_ram:i_rf_ram\|ram_512x1408:i_real_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"design_top:i_design_top\|rf_wrapper:i_rf_wrapper\|rf_ram:i_rf_ram\|ram_512x1408:i_real_ram\|altsyncram:altsyncram_component\"" {  } { { "../ip_cores/ram_512x1408.v" "altsyncram_component" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/ram_512x1408.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110893 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "design_top:i_design_top\|rf_wrapper:i_rf_wrapper\|rf_ram:i_rf_ram\|ram_512x1408:i_real_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"design_top:i_design_top\|rf_wrapper:i_rf_wrapper\|rf_ram:i_rf_ram\|ram_512x1408:i_real_ram\|altsyncram:altsyncram_component\"" {  } { { "../ip_cores/ram_512x1408.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/ram_512x1408.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622110897 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "design_top:i_design_top\|rf_wrapper:i_rf_wrapper\|rf_ram:i_rf_ram\|ram_512x1408:i_real_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"design_top:i_design_top\|rf_wrapper:i_rf_wrapper\|rf_ram:i_rf_ram\|ram_512x1408:i_real_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743622110897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743622110897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743622110897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743622110897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743622110897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743622110897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743622110897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743622110897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743622110897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743622110897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743622110897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743622110897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1408 " "Parameter \"width_a\" = \"1408\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743622110897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743622110897 ""}  } { { "../ip_cores/ram_512x1408.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/ram_512x1408.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743622110897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i1m1 " "Found entity 1: altsyncram_i1m1" {  } { { "db/altsyncram_i1m1.tdf" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/altsyncram_i1m1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622111079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622111079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i1m1 design_top:i_design_top\|rf_wrapper:i_rf_wrapper\|rf_ram:i_rf_ram\|ram_512x1408:i_real_ram\|altsyncram:altsyncram_component\|altsyncram_i1m1:auto_generated " "Elaborating entity \"altsyncram_i1m1\" for hierarchy \"design_top:i_design_top\|rf_wrapper:i_rf_wrapper\|rf_ram:i_rf_ram\|ram_512x1408:i_real_ram\|altsyncram:altsyncram_component\|altsyncram_i1m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622111080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf_ldst design_top:i_design_top\|rf_wrapper:i_rf_wrapper\|rf_ldst:i_rf_ldst " "Elaborating entity \"rf_ldst\" for hierarchy \"design_top:i_design_top\|rf_wrapper:i_rf_wrapper\|rf_ldst:i_rf_ldst\"" {  } { { "../design_rtl/register_file/rf_wrapper.sv" "i_rf_ldst" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_wrapper.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622111098 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 rf_ldst.sv(45) " "Verilog HDL assignment warning at rf_ldst.sv(45): truncated value with size 32 to match size of target (11)" {  } { { "../design_rtl/register_file/rf_ldst.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ldst.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743622111110 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 rf_ldst.sv(46) " "Verilog HDL assignment warning at rf_ldst.sv(46): truncated value with size 32 to match size of target (10)" {  } { { "../design_rtl/register_file/rf_ldst.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ldst.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743622111110 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rf_ldst.sv(77) " "Verilog HDL assignment warning at rf_ldst.sv(77): truncated value with size 32 to match size of target (4)" {  } { { "../design_rtl/register_file/rf_ldst.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ldst.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743622111110 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 rf_ldst.sv(95) " "Verilog HDL assignment warning at rf_ldst.sv(95): truncated value with size 32 to match size of target (11)" {  } { { "../design_rtl/register_file/rf_ldst.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ldst.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743622111110 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "rf_ldst.sv(136) " "Verilog HDL Case Statement information at rf_ldst.sv(136): all case item expressions in this case statement are onehot" {  } { { "../design_rtl/register_file/rf_ldst.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ldst.sv" 136 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1743622111110 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_ldst:i_rf_ldst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf_move design_top:i_design_top\|rf_wrapper:i_rf_wrapper\|rf_move:i_rf_move " "Elaborating entity \"rf_move\" for hierarchy \"design_top:i_design_top\|rf_wrapper:i_rf_wrapper\|rf_move:i_rf_move\"" {  } { { "../design_rtl/register_file/rf_wrapper.sv" "i_rf_move" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_wrapper.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622111111 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 rf_move.sv(35) " "Verilog HDL assignment warning at rf_move.sv(35): truncated value with size 32 to match size of target (11)" {  } { { "../design_rtl/register_file/rf_move.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_move.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743622111115 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_move:i_rf_move"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 rf_move.sv(38) " "Verilog HDL assignment warning at rf_move.sv(38): truncated value with size 32 to match size of target (10)" {  } { { "../design_rtl/register_file/rf_move.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_move.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743622111115 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_move:i_rf_move"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 rf_move.sv(39) " "Verilog HDL assignment warning at rf_move.sv(39): truncated value with size 32 to match size of target (10)" {  } { { "../design_rtl/register_file/rf_move.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_move.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743622111115 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_move:i_rf_move"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 rf_move.sv(40) " "Verilog HDL assignment warning at rf_move.sv(40): truncated value with size 32 to match size of target (11)" {  } { { "../design_rtl/register_file/rf_move.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_move.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743622111115 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_move:i_rf_move"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "rf_move.sv(66) " "Verilog HDL Case Statement information at rf_move.sv(66): all case item expressions in this case statement are onehot" {  } { { "../design_rtl/register_file/rf_move.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_move.sv" 66 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1743622111115 "|tiny_npu|design_top:i_design_top|rf_wrapper:i_rf_wrapper|rf_move:i_rf_move"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eu_top design_top:i_design_top\|eu_top:i_eu_top " "Elaborating entity \"eu_top\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\"" {  } { { "../design_rtl/design_top.sv" "i_eu_top" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/design_top.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622111118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_read_mux design_top:i_design_top\|eu_top:i_eu_top\|sdram_read_mux:i_sdram_read_mux " "Elaborating entity \"sdram_read_mux\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|sdram_read_mux:i_sdram_read_mux\"" {  } { { "../design_rtl/exec_unit/eu_top.sv" "i_sdram_read_mux" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/eu_top.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622111137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stmm_wrapper design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper " "Elaborating entity \"stmm_wrapper\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\"" {  } { { "../design_rtl/exec_unit/eu_top.sv" "i_stmm_wrapper" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/eu_top.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622111143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "priority_encoder design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|priority_encoder:i_fetch_pe " "Elaborating entity \"priority_encoder\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|priority_encoder:i_fetch_pe\"" {  } { { "../design_rtl/exec_unit/stmm/stmm_wrapper.sv" "i_fetch_pe" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm_wrapper.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622111204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bram_intf design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|bram_intf:i_fetch_ram_intf " "Elaborating entity \"bram_intf\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|bram_intf:i_fetch_ram_intf\"" {  } { { "../design_rtl/exec_unit/stmm/stmm_wrapper.sv" "i_fetch_ram_intf" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm_wrapper.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622111205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stmm_fetch design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|stmm_fetch:i_stmm_fetch " "Elaborating entity \"stmm_fetch\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|stmm_fetch:i_stmm_fetch\"" {  } { { "../design_rtl/exec_unit/stmm/stmm_wrapper.sv" "i_stmm_fetch" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm_wrapper.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622111209 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 stmm_fetch.sv(58) " "Verilog HDL assignment warning at stmm_fetch.sv(58): truncated value with size 32 to match size of target (8)" {  } { { "../design_rtl/exec_unit/stmm/stmm_fetch.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm_fetch.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743622111220 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|stmm_fetch:i_stmm_fetch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stmm_fetch.sv(86) " "Verilog HDL assignment warning at stmm_fetch.sv(86): truncated value with size 32 to match size of target (4)" {  } { { "../design_rtl/exec_unit/stmm/stmm_fetch.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm_fetch.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743622111220 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|stmm_fetch:i_stmm_fetch"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "stmm_fetch.sv(132) " "Verilog HDL Case Statement information at stmm_fetch.sv(132): all case item expressions in this case statement are onehot" {  } { { "../design_rtl/exec_unit/stmm/stmm_fetch.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm_fetch.sv" 132 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1743622111220 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|stmm_fetch:i_stmm_fetch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_176x1408 design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|ram_176x1408:blk_instantiate_wmem\[0\].i_wmem " "Elaborating entity \"ram_176x1408\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|ram_176x1408:blk_instantiate_wmem\[0\].i_wmem\"" {  } { { "../design_rtl/exec_unit/stmm/stmm_wrapper.sv" "blk_instantiate_wmem\[0\].i_wmem" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm_wrapper.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622111225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|ram_176x1408:blk_instantiate_wmem\[0\].i_wmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|ram_176x1408:blk_instantiate_wmem\[0\].i_wmem\|altsyncram:altsyncram_component\"" {  } { { "../ip_cores/ram_176x1408.v" "altsyncram_component" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/ram_176x1408.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622111233 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|ram_176x1408:blk_instantiate_wmem\[0\].i_wmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|ram_176x1408:blk_instantiate_wmem\[0\].i_wmem\|altsyncram:altsyncram_component\"" {  } { { "../ip_cores/ram_176x1408.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/ram_176x1408.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622111236 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|ram_176x1408:blk_instantiate_wmem\[0\].i_wmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|ram_176x1408:blk_instantiate_wmem\[0\].i_wmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743622111236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743622111236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743622111236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743622111236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743622111236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 176 " "Parameter \"numwords_a\" = \"176\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743622111236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743622111236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743622111236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743622111236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743622111236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743622111236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743622111236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1408 " "Parameter \"width_a\" = \"1408\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743622111236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743622111236 ""}  } { { "../ip_cores/ram_176x1408.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/ram_176x1408.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743622111236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_edl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_edl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_edl1 " "Found entity 1: altsyncram_edl1" {  } { { "db/altsyncram_edl1.tdf" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/altsyncram_edl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622111420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622111420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_edl1 design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|ram_176x1408:blk_instantiate_wmem\[0\].i_wmem\|altsyncram:altsyncram_component\|altsyncram_edl1:auto_generated " "Elaborating entity \"altsyncram_edl1\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|ram_176x1408:blk_instantiate_wmem\[0\].i_wmem\|altsyncram:altsyncram_component\|altsyncram_edl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622111421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StMM design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm " "Elaborating entity \"StMM\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm\"" {  } { { "../design_rtl/exec_unit/stmm/stmm_wrapper.sv" "blk_instantiate_stmm\[0\].i_stmm" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm_wrapper.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622111492 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 stmm.sv(79) " "Verilog HDL assignment warning at stmm.sv(79): truncated value with size 32 to match size of target (9)" {  } { { "../design_rtl/exec_unit/stmm/stmm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743622111503 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 stmm.sv(138) " "Verilog HDL assignment warning at stmm.sv(138): truncated value with size 32 to match size of target (8)" {  } { { "../design_rtl/exec_unit/stmm/stmm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm.sv" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743622111503 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vvm design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm\|vvm:i_vvm " "Elaborating entity \"vvm\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm\|vvm:i_vvm\"" {  } { { "../design_rtl/exec_unit/stmm/stmm.sv" "i_vvm" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622111504 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vvm.sv(46) " "Verilog HDL assignment warning at vvm.sv(46): truncated value with size 32 to match size of target (7)" {  } { { "../design_rtl/exec_unit/stmm/vvm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/vvm.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743622111514 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|vvm:i_vvm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vvm.sv(48) " "Verilog HDL assignment warning at vvm.sv(48): truncated value with size 32 to match size of target (7)" {  } { { "../design_rtl/exec_unit/stmm/vvm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/vvm.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743622111514 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|vvm:i_vvm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vvm.sv(50) " "Verilog HDL assignment warning at vvm.sv(50): truncated value with size 32 to match size of target (7)" {  } { { "../design_rtl/exec_unit/stmm/vvm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/vvm.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743622111514 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|vvm:i_vvm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int18_to_fp16 design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm\|int18_to_fp16:i_int2fp " "Elaborating entity \"int18_to_fp16\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm\|int18_to_fp16:i_int2fp\"" {  } { { "../design_rtl/exec_unit/stmm/stmm.sv" "i_int2fp" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622111515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int18_to_fp16_0002 design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm\|int18_to_fp16:i_int2fp\|int18_to_fp16_0002:int18_to_fp16_inst " "Elaborating entity \"int18_to_fp16_0002\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm\|int18_to_fp16:i_int2fp\|int18_to_fp16_0002:int18_to_fp16_inst\"" {  } { { "../ip_cores/int18_to_fp16.v" "int18_to_fp16_inst" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int18_to_fp16.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622111516 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VCC_q int18_to_fp16_0002.vhd(51) " "Verilog HDL or VHDL warning at int18_to_fp16_0002.vhd(51): object \"VCC_q\" assigned a value but never read" {  } { { "../ip_cores/int18_to_fp16/int18_to_fp16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int18_to_fp16/int18_to_fp16_0002.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743622111517 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|int18_to_fp16:i_int2fp|int18_to_fp16_0002:int18_to_fp16_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm\|int18_to_fp16:i_int2fp\|int18_to_fp16_0002:int18_to_fp16_inst\|dspba_delay:redist4_signX_uid6_fxpToFPTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm\|int18_to_fp16:i_int2fp\|int18_to_fp16_0002:int18_to_fp16_inst\|dspba_delay:redist4_signX_uid6_fxpToFPTest_b_1\"" {  } { { "../ip_cores/int18_to_fp16/int18_to_fp16_0002.vhd" "redist4_signX_uid6_fxpToFPTest_b_1" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int18_to_fp16/int18_to_fp16_0002.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622111518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_fp16 design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm\|mult_fp16:i_mult " "Elaborating entity \"mult_fp16\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm\|mult_fp16:i_mult\"" {  } { { "../design_rtl/exec_unit/stmm/stmm.sv" "i_mult" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622111522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_fp16_0002 design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm\|mult_fp16:i_mult\|mult_fp16_0002:mult_fp16_inst " "Elaborating entity \"mult_fp16_0002\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm\|mult_fp16:i_mult\|mult_fp16_0002:mult_fp16_inst\"" {  } { { "../ip_cores/mult_fp16.v" "mult_fp16_inst" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/mult_fp16.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622111523 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prodXY_uid94_prod_uid47_fpMulTest_cma_reset mult_fp16_0002.vhd(146) " "Verilog HDL or VHDL warning at mult_fp16_0002.vhd(146): object \"prodXY_uid94_prod_uid47_fpMulTest_cma_reset\" assigned a value but never read" {  } { { "../ip_cores/mult_fp16/mult_fp16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/mult_fp16/mult_fp16_0002.vhd" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743622111524 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|mult_fp16:i_mult|mult_fp16_0002:mult_fp16_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm\|mult_fp16:i_mult\|mult_fp16_0002:mult_fp16_inst\|dspba_delay:fracXIsZero_uid17_fpMulTest_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm\|mult_fp16:i_mult\|mult_fp16_0002:mult_fp16_inst\|dspba_delay:fracXIsZero_uid17_fpMulTest_delay\"" {  } { { "../ip_cores/mult_fp16/mult_fp16_0002.vhd" "fracXIsZero_uid17_fpMulTest_delay" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/mult_fp16/mult_fp16_0002.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622111524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm\|mult_fp16:i_mult\|mult_fp16_0002:mult_fp16_inst\|dspba_delay:redist4_expX_uid6_fpMulTest_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm\|mult_fp16:i_mult\|mult_fp16_0002:mult_fp16_inst\|dspba_delay:redist4_expX_uid6_fpMulTest_b_2\"" {  } { { "../ip_cores/mult_fp16/mult_fp16_0002.vhd" "redist4_expX_uid6_fpMulTest_b_2" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/mult_fp16/mult_fp16_0002.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622111526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm\|mult_fp16:i_mult\|mult_fp16_0002:mult_fp16_inst\|dspba_delay:prodXY_uid94_prod_uid47_fpMulTest_cma_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm\|mult_fp16:i_mult\|mult_fp16_0002:mult_fp16_inst\|dspba_delay:prodXY_uid94_prod_uid47_fpMulTest_cma_delay\"" {  } { { "../ip_cores/mult_fp16/mult_fp16_0002.vhd" "prodXY_uid94_prod_uid47_fpMulTest_cma_delay" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/mult_fp16/mult_fp16_0002.vhd" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622111531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp16_to_int16 design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm\|fp16_to_int16:i_fp2int " "Elaborating entity \"fp16_to_int16\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm\|fp16_to_int16:i_fp2int\"" {  } { { "../design_rtl/exec_unit/stmm/stmm.sv" "i_fp2int" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622111533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp16_to_int16_0002 design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm\|fp16_to_int16:i_fp2int\|fp16_to_int16_0002:fp16_to_int16_inst " "Elaborating entity \"fp16_to_int16_0002\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm\|fp16_to_int16:i_fp2int\|fp16_to_int16_0002:fp16_to_int16_inst\"" {  } { { "../ip_cores/fp16_to_int16.v" "fp16_to_int16_inst" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/fp16_to_int16.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622111533 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VCC_q fp16_to_int16_0002.vhd(51) " "Verilog HDL or VHDL warning at fp16_to_int16_0002.vhd(51): object \"VCC_q\" assigned a value but never read" {  } { { "../ip_cores/fp16_to_int16/fp16_to_int16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/fp16_to_int16/fp16_to_int16_0002.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743622111534 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|stmm_wrapper:i_stmm_wrapper|StMM:blk_instantiate_stmm[0].i_stmm|fp16_to_int16:i_fp2int|fp16_to_int16_0002:fp16_to_int16_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm\|fp16_to_int16:i_fp2int\|fp16_to_int16_0002:fp16_to_int16_inst\|dspba_delay:redist0_signX_uid25_fpToFxPTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm\|fp16_to_int16:i_fp2int\|fp16_to_int16_0002:fp16_to_int16_inst\|dspba_delay:redist0_signX_uid25_fpToFxPTest_b_1\"" {  } { { "../ip_cores/fp16_to_int16/fp16_to_int16_0002.vhd" "redist0_signX_uid25_fpToFxPTest_b_1" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/fp16_to_int16/fp16_to_int16_0002.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622111535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm\|fp16_to_int16:i_fp2int\|fp16_to_int16_0002:fp16_to_int16_inst\|dspba_delay:redist1_frac_x_uid10_fpToFxPTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm\|fp16_to_int16:i_fp2int\|fp16_to_int16_0002:fp16_to_int16_inst\|dspba_delay:redist1_frac_x_uid10_fpToFxPTest_b_1\"" {  } { { "../ip_cores/fp16_to_int16/fp16_to_int16_0002.vhd" "redist1_frac_x_uid10_fpToFxPTest_b_1" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/fp16_to_int16/fp16_to_int16_0002.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622111537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saturate design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm\|saturate:i_sat " "Elaborating entity \"saturate\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[0\].i_stmm\|saturate:i_sat\"" {  } { { "../design_rtl/exec_unit/stmm/stmm.sv" "i_sat" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/stmm/stmm.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622111539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "layernorm_wrapper design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper " "Elaborating entity \"layernorm_wrapper\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\"" {  } { { "../design_rtl/exec_unit/eu_top.sv" "i_layernorm_wrapper" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/eu_top.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622111614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "layernorm_fetch design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm_fetch:i_layernorm_fetch " "Elaborating entity \"layernorm_fetch\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm_fetch:i_layernorm_fetch\"" {  } { { "../design_rtl/exec_unit/layernorm/layernorm_wrapper.sv" "i_layernorm_fetch" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm_wrapper.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622111719 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 layernorm_fetch.sv(42) " "Verilog HDL assignment warning at layernorm_fetch.sv(42): truncated value with size 32 to match size of target (11)" {  } { { "../design_rtl/exec_unit/layernorm/layernorm_fetch.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm_fetch.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743622111725 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm_fetch:i_layernorm_fetch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 layernorm_fetch.sv(54) " "Verilog HDL assignment warning at layernorm_fetch.sv(54): truncated value with size 32 to match size of target (4)" {  } { { "../design_rtl/exec_unit/layernorm/layernorm_fetch.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm_fetch.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743622111725 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm_fetch:i_layernorm_fetch"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "layernorm_fetch.sv(113) " "Verilog HDL Case Statement information at layernorm_fetch.sv(113): all case item expressions in this case statement are onehot" {  } { { "../design_rtl/exec_unit/layernorm/layernorm_fetch.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm_fetch.sv" 113 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1743622111725 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm_fetch:i_layernorm_fetch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "layernorm design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm " "Elaborating entity \"layernorm\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\"" {  } { { "../design_rtl/exec_unit/layernorm/layernorm_wrapper.sv" "blk_instantiate_layernorm\[0\].i_layernorm" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm_wrapper.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622111726 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 layernorm.sv(81) " "Verilog HDL assignment warning at layernorm.sv(81): truncated value with size 32 to match size of target (8)" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743622111738 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 layernorm.sv(135) " "Verilog HDL assignment warning at layernorm.sv(135): truncated value with size 16 to match size of target (8)" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743622111738 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "layernorm.sv(268) " "Verilog HDL Case Statement information at layernorm.sv(268): all case item expressions in this case statement are onehot" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 268 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1743622111738 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "x_in_unpacked\[176\] 0 layernorm.sv(29) " "Net \"x_in_unpacked\[176\]\" at layernorm.sv(29) has no driver or initial value, using a default initial value '0'" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743622111738 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "beta_scaled_unpacked\[176\] 0 layernorm.sv(30) " "Net \"beta_scaled_unpacked\[176\]\" at layernorm.sv(30) has no driver or initial value, using a default initial value '0'" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743622111738 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "gamma_scaled_unpacked\[176\] 0 layernorm.sv(31) " "Net \"gamma_scaled_unpacked\[176\]\" at layernorm.sv(31) has no driver or initial value, using a default initial value '0'" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743622111738 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gamma_path design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path " "Elaborating entity \"gamma_path\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\"" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "i_gamma_path" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622111739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uint16_to_fp16 design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|uint16_to_fp16:i_sd_int_to_fp " "Elaborating entity \"uint16_to_fp16\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|uint16_to_fp16:i_sd_int_to_fp\"" {  } { { "../design_rtl/exec_unit/layernorm/gamma_path.sv" "i_sd_int_to_fp" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/gamma_path.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622111741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uint16_to_fp16_0002 design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|uint16_to_fp16:i_sd_int_to_fp\|uint16_to_fp16_0002:uint16_to_fp16_inst " "Elaborating entity \"uint16_to_fp16_0002\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|uint16_to_fp16:i_sd_int_to_fp\|uint16_to_fp16_0002:uint16_to_fp16_inst\"" {  } { { "../ip_cores/uint16_to_fp16.v" "uint16_to_fp16_inst" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/uint16_to_fp16.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622111742 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VCC_q uint16_to_fp16_0002.vhd(51) " "Verilog HDL or VHDL warning at uint16_to_fp16_0002.vhd(51): object \"VCC_q\" assigned a value but never read" {  } { { "../ip_cores/uint16_to_fp16/uint16_to_fp16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/uint16_to_fp16/uint16_to_fp16_0002.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743622111742 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|uint16_to_fp16:i_sd_int_to_fp|uint16_to_fp16_0002:uint16_to_fp16_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|uint16_to_fp16:i_sd_int_to_fp\|uint16_to_fp16_0002:uint16_to_fp16_inst\|dspba_delay:sticky_uid16_fxpToFPTest_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|uint16_to_fp16:i_sd_int_to_fp\|uint16_to_fp16_0002:uint16_to_fp16_inst\|dspba_delay:sticky_uid16_fxpToFPTest_delay\"" {  } { { "../ip_cores/uint16_to_fp16/uint16_to_fp16_0002.vhd" "sticky_uid16_fxpToFPTest_delay" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/uint16_to_fp16/uint16_to_fp16_0002.vhd" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622111743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|uint16_to_fp16:i_sd_int_to_fp\|uint16_to_fp16_0002:uint16_to_fp16_inst\|dspba_delay:redist0_fracRnd_uid11_fxpToFPTest_merged_bit_select_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|uint16_to_fp16:i_sd_int_to_fp\|uint16_to_fp16_0002:uint16_to_fp16_inst\|dspba_delay:redist0_fracRnd_uid11_fxpToFPTest_merged_bit_select_b_1\"" {  } { { "../ip_cores/uint16_to_fp16/uint16_to_fp16_0002.vhd" "redist0_fracRnd_uid11_fxpToFPTest_merged_bit_select_b_1" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/uint16_to_fp16/uint16_to_fp16_0002.vhd" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622111744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rsqrt design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt " "Elaborating entity \"rsqrt\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\"" {  } { { "../design_rtl/exec_unit/layernorm/gamma_path.sv" "i_rsqrt" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/gamma_path.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622111746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rsqrt_0002 design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst " "Elaborating entity \"rsqrt_0002\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\"" {  } { { "../ip_cores/rsqrt.v" "rsqrt_inst" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622111747 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VCC_q rsqrt_0002.vhd(50) " "Verilog HDL or VHDL warning at rsqrt_0002.vhd(50): object \"VCC_q\" assigned a value but never read" {  } { { "../ip_cores/rsqrt/rsqrt_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/rsqrt_0002.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743622111748 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|rsqrt:i_rsqrt|rsqrt_0002:rsqrt_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist2_signX_uid28_fpInvSqrtTest_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist2_signX_uid28_fpInvSqrtTest_b_2\"" {  } { { "../ip_cores/rsqrt/rsqrt_0002.vhd" "redist2_signX_uid28_fpInvSqrtTest_b_2" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/rsqrt_0002.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622111749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist4_exp_x_uid16_fpInvSqrtTest_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist4_exp_x_uid16_fpInvSqrtTest_b_2\"" {  } { { "../ip_cores/rsqrt/rsqrt_0002.vhd" "redist4_exp_x_uid16_fpInvSqrtTest_b_2" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/rsqrt_0002.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622111750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:fracXIsZero_uid20_fpInvSqrtTest_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:fracXIsZero_uid20_fpInvSqrtTest_delay\"" {  } { { "../ip_cores/rsqrt/rsqrt_0002.vhd" "fracXIsZero_uid20_fpInvSqrtTest_delay" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/rsqrt_0002.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622111752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist0_yAddr_uid33_fpInvSqrtTest_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|dspba_delay:redist0_yAddr_uid33_fpInvSqrtTest_b_2\"" {  } { { "../ip_cores/rsqrt/rsqrt_0002.vhd" "redist0_yAddr_uid33_fpInvSqrtTest_b_2" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/rsqrt_0002.vhd" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622111755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_down design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|count_down:i_count_down " "Elaborating entity \"count_down\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|count_down:i_count_down\"" {  } { { "../design_rtl/exec_unit/layernorm/gamma_path.sv" "i_count_down" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/gamma_path.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622111757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int16_to_fp16 design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|int16_to_fp16:i_xd_int_to_fp " "Elaborating entity \"int16_to_fp16\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|int16_to_fp16:i_xd_int_to_fp\"" {  } { { "../design_rtl/exec_unit/layernorm/gamma_path.sv" "i_xd_int_to_fp" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/gamma_path.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622111771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int16_to_fp16_0002 design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|int16_to_fp16:i_xd_int_to_fp\|int16_to_fp16_0002:int16_to_fp16_inst " "Elaborating entity \"int16_to_fp16_0002\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|int16_to_fp16:i_xd_int_to_fp\|int16_to_fp16_0002:int16_to_fp16_inst\"" {  } { { "../ip_cores/int16_to_fp16.v" "int16_to_fp16_inst" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int16_to_fp16.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622111772 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VCC_q int16_to_fp16_0002.vhd(51) " "Verilog HDL or VHDL warning at int16_to_fp16_0002.vhd(51): object \"VCC_q\" assigned a value but never read" {  } { { "../ip_cores/int16_to_fp16/int16_to_fp16_0002.vhd" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int16_to_fp16/int16_to_fp16_0002.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743622111773 "|tiny_npu|design_top:i_design_top|eu_top:i_eu_top|layernorm_wrapper:i_layernorm_wrapper|layernorm:blk_instantiate_layernorm[0].i_layernorm|gamma_path:i_gamma_path|int16_to_fp16:i_xd_int_to_fp|int16_to_fp16_0002:int16_to_fp16_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|int16_to_fp16:i_xd_int_to_fp\|int16_to_fp16_0002:int16_to_fp16_inst\|dspba_delay:redist4_signX_uid6_fxpToFPTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|int16_to_fp16:i_xd_int_to_fp\|int16_to_fp16_0002:int16_to_fp16_inst\|dspba_delay:redist4_signX_uid6_fxpToFPTest_b_1\"" {  } { { "../ip_cores/int16_to_fp16/int16_to_fp16_0002.vhd" "redist4_signX_uid6_fxpToFPTest_b_1" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/int16_to_fp16/int16_to_fp16_0002.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622111774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saturate design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|saturate:i_sat_y1 " "Elaborating entity \"saturate\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|saturate:i_sat_y1\"" {  } { { "../design_rtl/exec_unit/layernorm/gamma_path.sv" "i_sat_y1" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/gamma_path.sv" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622111793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saturate design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|saturate:i_sat_y " "Elaborating entity \"saturate\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|saturate:i_sat_y\"" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "i_sat_y" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622111794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_down design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|count_down:i_count_down " "Elaborating entity \"count_down\" for hierarchy \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|count_down:i_count_down\"" {  } { { "../design_rtl/exec_unit/layernorm/layernorm.sv" "i_count_down" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/exec_unit/layernorm/layernorm.sv" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622111794 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622135157 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "8 " "Found 8 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[3\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|Ram0 " "RAM logic \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[3\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../ip_cores/rsqrt/rsqrt_0002.vhd" "Ram0" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/rsqrt_0002.vhd" 294 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1743622135369 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[3\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|Ram1 " "RAM logic \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[3\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|Ram1\" is uninferred due to inappropriate RAM size" {  } { { "../ip_cores/rsqrt/rsqrt_0002.vhd" "Ram1" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/rsqrt_0002.vhd" 475 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1743622135369 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[2\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|Ram0 " "RAM logic \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[2\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../ip_cores/rsqrt/rsqrt_0002.vhd" "Ram0" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/rsqrt_0002.vhd" 294 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1743622135369 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[2\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|Ram1 " "RAM logic \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[2\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|Ram1\" is uninferred due to inappropriate RAM size" {  } { { "../ip_cores/rsqrt/rsqrt_0002.vhd" "Ram1" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/rsqrt_0002.vhd" 475 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1743622135369 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[1\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|Ram0 " "RAM logic \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[1\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../ip_cores/rsqrt/rsqrt_0002.vhd" "Ram0" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/rsqrt_0002.vhd" 294 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1743622135369 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[1\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|Ram1 " "RAM logic \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[1\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|Ram1\" is uninferred due to inappropriate RAM size" {  } { { "../ip_cores/rsqrt/rsqrt_0002.vhd" "Ram1" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/rsqrt_0002.vhd" 475 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1743622135369 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|Ram0 " "RAM logic \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../ip_cores/rsqrt/rsqrt_0002.vhd" "Ram0" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/rsqrt_0002.vhd" 294 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1743622135369 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|Ram1 " "RAM logic \"design_top:i_design_top\|eu_top:i_eu_top\|layernorm_wrapper:i_layernorm_wrapper\|layernorm:blk_instantiate_layernorm\[0\].i_layernorm\|gamma_path:i_gamma_path\|rsqrt:i_rsqrt\|rsqrt_0002:rsqrt_inst\|Ram1\" is uninferred due to inappropriate RAM size" {  } { { "../ip_cores/rsqrt/rsqrt_0002.vhd" "Ram1" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/rsqrt/rsqrt_0002.vhd" 475 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1743622135369 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1743622135369 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../ip_cores/ram_32x256.qip " "Tcl Script File ../ip_cores/ram_32x256.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip " "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 0 1743622138113 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 0 1743622138113 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../ip_cores/ram_32x256.qip " "Tcl Script File ../ip_cores/ram_32x256.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip " "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 1 1743622138307 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 1 1743622138307 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../ip_cores/ram_32x256.qip " "Tcl Script File ../ip_cores/ram_32x256.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip " "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 2 1743622138306 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 2 1743622138306 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../ip_cores/ram_32x256.qip " "Tcl Script File ../ip_cores/ram_32x256.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip " "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 4 1743622138307 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 4 1743622138307 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../ip_cores/ram_32x256.qip " "Tcl Script File ../ip_cores/ram_32x256.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip " "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 3 1743622138345 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 3 1743622138345 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../ip_cores/ram_32x256.qip " "Tcl Script File ../ip_cores/ram_32x256.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip " "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 5 1743622138345 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 5 1743622138345 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../ip_cores/ram_32x256.qip " "Tcl Script File ../ip_cores/ram_32x256.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip " "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 6 1743622138395 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 6 1743622138395 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../ip_cores/ram_32x256.qip " "Tcl Script File ../ip_cores/ram_32x256.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip " "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 7 1743622138427 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 7 1743622138427 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[3\].i_stmm\|store_valid_cmd_fifo_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[3\].i_stmm\|store_valid_cmd_fifo_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743622142074 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743622142074 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743622142074 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743622142074 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743622142074 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[3\].i_stmm\|store_valid_cmd_fifo_rtl_1 " "Inferred altshift_taps megafunction from the following design logic: \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[3\].i_stmm\|store_valid_cmd_fifo_rtl_1\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743622142074 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743622142074 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743622142074 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1743622142074 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743622142074 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1743622142074 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[3\].i_stmm\|altshift_taps:store_valid_cmd_fifo_rtl_0 " "Elaborated megafunction instantiation \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[3\].i_stmm\|altshift_taps:store_valid_cmd_fifo_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622142176 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[3\].i_stmm\|altshift_taps:store_valid_cmd_fifo_rtl_0 " "Instantiated megafunction \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[3\].i_stmm\|altshift_taps:store_valid_cmd_fifo_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743622142176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 6 " "Parameter \"TAP_DISTANCE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743622142176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743622142176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743622142176 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743622142176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_jbv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_jbv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_jbv " "Found entity 1: shift_taps_jbv" {  } { { "db/shift_taps_jbv.tdf" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/shift_taps_jbv.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622142198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622142198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rcc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rcc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rcc1 " "Found entity 1: altsyncram_rcc1" {  } { { "db/altsyncram_rcc1.tdf" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/altsyncram_rcc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622142222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622142222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_shf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_shf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_shf " "Found entity 1: cntr_shf" {  } { { "db/cntr_shf.tdf" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/cntr_shf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622142247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622142247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b9c " "Found entity 1: cmpr_b9c" {  } { { "db/cmpr_b9c.tdf" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/cmpr_b9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622142270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622142270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g1h " "Found entity 1: cntr_g1h" {  } { { "db/cntr_g1h.tdf" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/cntr_g1h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622142293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622142293 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[3\].i_stmm\|altshift_taps:store_valid_cmd_fifo_rtl_1 " "Elaborated megafunction instantiation \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[3\].i_stmm\|altshift_taps:store_valid_cmd_fifo_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622142333 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[3\].i_stmm\|altshift_taps:store_valid_cmd_fifo_rtl_1 " "Instantiated megafunction \"design_top:i_design_top\|eu_top:i_eu_top\|stmm_wrapper:i_stmm_wrapper\|StMM:blk_instantiate_stmm\[3\].i_stmm\|altshift_taps:store_valid_cmd_fifo_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743622142333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743622142333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743622142333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743622142333 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743622142333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_vcv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_vcv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_vcv " "Found entity 1: shift_taps_vcv" {  } { { "db/shift_taps_vcv.tdf" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/shift_taps_vcv.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622142354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622142354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jfc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jfc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jfc1 " "Found entity 1: altsyncram_jfc1" {  } { { "db/altsyncram_jfc1.tdf" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/altsyncram_jfc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622142381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622142381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rhf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rhf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rhf " "Found entity 1: cntr_rhf" {  } { { "db/cntr_rhf.tdf" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/cntr_rhf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622142411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622142411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_e1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_e1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_e1h " "Found entity 1: cntr_e1h" {  } { { "db/cntr_e1h.tdf" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/cntr_e1h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743622142435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622142435 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "33 " "33 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1743622143695 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../ip_cores/ram_32x256.qip " "Tcl Script File ../ip_cores/ram_32x256.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip " "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 0 1743622146669 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 0 1743622146669 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../ip_cores/ram_32x256.qip " "Tcl Script File ../ip_cores/ram_32x256.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip " "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 1 1743622146826 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 1 1743622146826 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../ip_cores/ram_32x256.qip " "Tcl Script File ../ip_cores/ram_32x256.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip " "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 2 1743622146826 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 2 1743622146826 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../ip_cores/ram_32x256.qip " "Tcl Script File ../ip_cores/ram_32x256.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip " "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 4 1743622146839 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 4 1743622146839 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../ip_cores/ram_32x256.qip " "Tcl Script File ../ip_cores/ram_32x256.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip " "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 3 1743622146839 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 3 1743622146839 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../ip_cores/ram_32x256.qip " "Tcl Script File ../ip_cores/ram_32x256.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip " "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 6 1743622146850 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 6 1743622146850 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../ip_cores/ram_32x256.qip " "Tcl Script File ../ip_cores/ram_32x256.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip " "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 7 1743622146852 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 7 1743622146852 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../ip_cores/ram_32x256.qip " "Tcl Script File ../ip_cores/ram_32x256.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip " "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 5 1743622146861 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 5 1743622146861 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743622150247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743622150247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743622150247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743622150247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743622150247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743622150247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743622150247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743622150247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743622150247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743622150247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743622150247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743622150247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743622150247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743622150247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743622150247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743622150247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743622150247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743622150247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743622150247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743622150247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743622150247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743622150247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743622150247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743622150247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743622150247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743622150247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743622150247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743622150247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743622150247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743622150247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743622150247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743622150247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743622150247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743622150247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743622150247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743622150247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 24 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743622150247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 24 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743622150247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 24 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743622150247 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 24 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1743622150247 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1743622150247 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "346 " "346 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1743622157694 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "soc_system_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"soc_system_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622159654 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.map.smsg " "Generated suppressed messages file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622160422 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1743622165188 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743622165188 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743622169554 "|tiny_npu|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK2_50 " "No output dependent on input pin \"FPGA_CLK2_50\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743622169554 "|tiny_npu|FPGA_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK3_50 " "No output dependent on input pin \"FPGA_CLK3_50\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743622169554 "|tiny_npu|FPGA_CLK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743622169554 "|tiny_npu|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743622169554 "|tiny_npu|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743622169554 "|tiny_npu|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743622169554 "|tiny_npu|SW[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1743622169554 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "85265 " "Implemented 85265 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1743622169682 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1743622169682 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "40 " "Implemented 40 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1743622169682 ""} { "Info" "ICUT_CUT_TM_LCELLS" "77424 " "Implemented 77424 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1743622169682 ""} { "Info" "ICUT_CUT_TM_RAMS" "7080 " "Implemented 7080 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1743622169682 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1743622169682 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "32 " "Implemented 32 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1743622169682 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1743622169682 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 124 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 124 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1706 " "Peak virtual memory: 1706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743622169765 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr  3 03:29:29 2025 " "Processing ended: Thu Apr  3 03:29:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743622169765 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:46 " "Elapsed time: 00:01:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743622169765 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:32 " "Total CPU time (on all processors): 00:03:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743622169765 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743622169765 ""}
