// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Gsm_LPC_Analysis_Autocorrelation (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        indata_address0,
        indata_ce0,
        indata_we0,
        indata_d0,
        indata_q0,
        indata_address1,
        indata_ce1,
        indata_we1,
        indata_d1,
        indata_q1,
        L_ACF_address0,
        L_ACF_ce0,
        L_ACF_we0,
        L_ACF_d0,
        L_ACF_q0,
        L_ACF_address1,
        L_ACF_ce1,
        L_ACF_we1,
        L_ACF_d1,
        L_ACF_q1,
        grp_gsm_mult_r_fu_300_p_din1,
        grp_gsm_mult_r_fu_300_p_din2,
        grp_gsm_mult_r_fu_300_p_dout0,
        grp_gsm_mult_r_fu_300_p_start,
        grp_gsm_mult_r_fu_300_p_ready,
        grp_gsm_mult_r_fu_300_p_done,
        grp_gsm_mult_r_fu_300_p_idle,
        grp_gsm_norm_fu_305_p_din1,
        grp_gsm_norm_fu_305_p_dout0,
        grp_gsm_norm_fu_305_p_start,
        grp_gsm_norm_fu_305_p_ready,
        grp_gsm_norm_fu_305_p_done,
        grp_gsm_norm_fu_305_p_idle,
        temp_37_gsm_abs_fu_120_p_din1,
        temp_37_gsm_abs_fu_120_p_dout0,
        temp_37_gsm_abs_fu_120_p_ready
);

parameter    ap_ST_fsm_state1 = 30'd1;
parameter    ap_ST_fsm_state2 = 30'd2;
parameter    ap_ST_fsm_state3 = 30'd4;
parameter    ap_ST_fsm_state4 = 30'd8;
parameter    ap_ST_fsm_state5 = 30'd16;
parameter    ap_ST_fsm_state6 = 30'd32;
parameter    ap_ST_fsm_state7 = 30'd64;
parameter    ap_ST_fsm_state8 = 30'd128;
parameter    ap_ST_fsm_state9 = 30'd256;
parameter    ap_ST_fsm_state10 = 30'd512;
parameter    ap_ST_fsm_state11 = 30'd1024;
parameter    ap_ST_fsm_state12 = 30'd2048;
parameter    ap_ST_fsm_state13 = 30'd4096;
parameter    ap_ST_fsm_state14 = 30'd8192;
parameter    ap_ST_fsm_state15 = 30'd16384;
parameter    ap_ST_fsm_state16 = 30'd32768;
parameter    ap_ST_fsm_state17 = 30'd65536;
parameter    ap_ST_fsm_state18 = 30'd131072;
parameter    ap_ST_fsm_state19 = 30'd262144;
parameter    ap_ST_fsm_state20 = 30'd524288;
parameter    ap_ST_fsm_state21 = 30'd1048576;
parameter    ap_ST_fsm_state22 = 30'd2097152;
parameter    ap_ST_fsm_state23 = 30'd4194304;
parameter    ap_ST_fsm_state24 = 30'd8388608;
parameter    ap_ST_fsm_state25 = 30'd16777216;
parameter    ap_ST_fsm_state26 = 30'd33554432;
parameter    ap_ST_fsm_state27 = 30'd67108864;
parameter    ap_ST_fsm_state28 = 30'd134217728;
parameter    ap_ST_fsm_state29 = 30'd268435456;
parameter    ap_ST_fsm_state30 = 30'd536870912;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] indata_address0;
output   indata_ce0;
output   indata_we0;
output  [15:0] indata_d0;
input  [15:0] indata_q0;
output  [7:0] indata_address1;
output   indata_ce1;
output   indata_we1;
output  [15:0] indata_d1;
input  [15:0] indata_q1;
output  [3:0] L_ACF_address0;
output   L_ACF_ce0;
output   L_ACF_we0;
output  [63:0] L_ACF_d0;
input  [63:0] L_ACF_q0;
output  [3:0] L_ACF_address1;
output   L_ACF_ce1;
output   L_ACF_we1;
output  [63:0] L_ACF_d1;
input  [63:0] L_ACF_q1;
output  [15:0] grp_gsm_mult_r_fu_300_p_din1;
output  [15:0] grp_gsm_mult_r_fu_300_p_din2;
input  [15:0] grp_gsm_mult_r_fu_300_p_dout0;
output   grp_gsm_mult_r_fu_300_p_start;
input   grp_gsm_mult_r_fu_300_p_ready;
input   grp_gsm_mult_r_fu_300_p_done;
input   grp_gsm_mult_r_fu_300_p_idle;
output  [63:0] grp_gsm_norm_fu_305_p_din1;
input  [5:0] grp_gsm_norm_fu_305_p_dout0;
output   grp_gsm_norm_fu_305_p_start;
input   grp_gsm_norm_fu_305_p_ready;
input   grp_gsm_norm_fu_305_p_done;
input   grp_gsm_norm_fu_305_p_idle;
output  [15:0] temp_37_gsm_abs_fu_120_p_din1;
input  [15:0] temp_37_gsm_abs_fu_120_p_dout0;
input   temp_37_gsm_abs_fu_120_p_ready;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[7:0] indata_address0;
reg indata_ce0;
reg indata_we0;
reg[7:0] indata_address1;
reg indata_ce1;
reg indata_we1;
reg[3:0] L_ACF_address0;
reg L_ACF_ce0;
reg L_ACF_we0;
reg[63:0] L_ACF_d0;
reg[3:0] L_ACF_address1;
reg L_ACF_ce1;
reg L_ACF_we1;
reg[63:0] L_ACF_d1;

(* fsm_encoding = "none" *) reg   [29:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg  signed [15:0] reg_537;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state18;
reg  signed [15:0] reg_543;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state12;
reg  signed [15:0] reg_548;
reg   [63:0] reg_553;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln57_fu_593_p2;
reg   [0:0] icmp_ln57_reg_1697;
wire  signed [63:0] sext_ln60_fu_607_p1;
reg  signed [63:0] sext_ln60_reg_1701;
wire   [0:0] icmp_ln62_fu_642_p2;
reg   [0:0] icmp_ln62_reg_1706;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln62_1_fu_664_p2;
reg   [0:0] icmp_ln62_1_reg_1710;
wire   [15:0] empty_fu_680_p1;
reg   [15:0] empty_reg_1721;
reg   [7:0] indata_addr_1_reg_1729;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state9;
reg  signed [15:0] sl_4_reg_1846;
wire    ap_CS_fsm_state11;
reg  signed [15:0] sl_5_reg_1853;
wire  signed [16:0] sext_ln84_fu_756_p1;
reg  signed [16:0] sext_ln84_reg_1870;
wire   [3:0] L_ACF_addr_3_reg_1880;
wire  signed [16:0] sext_ln89_fu_760_p1;
reg  signed [16:0] sext_ln89_reg_1885;
wire  signed [31:0] sext_ln89_1_fu_764_p1;
reg  signed [31:0] sext_ln89_1_reg_1891;
wire   [3:0] L_ACF_addr_4_reg_1901;
wire  signed [32:0] sext_ln93_fu_768_p1;
reg  signed [32:0] sext_ln93_reg_1906;
wire  signed [31:0] sext_ln93_1_fu_772_p1;
reg  signed [31:0] sext_ln93_1_reg_1913;
wire  signed [32:0] sext_ln98_fu_776_p1;
reg  signed [32:0] sext_ln98_reg_1920;
wire  signed [16:0] sext_ln98_1_fu_779_p1;
reg  signed [16:0] sext_ln98_1_reg_1926;
wire  signed [31:0] sext_ln119_1_fu_789_p1;
reg  signed [31:0] sext_ln119_1_reg_1936;
wire    ap_CS_fsm_state13;
wire  signed [31:0] sext_ln86_2_fu_801_p1;
reg  signed [31:0] sext_ln86_2_reg_1953;
reg   [63:0] L_ACF_load_2_reg_1962;
reg   [63:0] L_ACF_load_3_reg_1967;
wire  signed [31:0] sext_ln98_2_fu_805_p1;
reg  signed [31:0] sext_ln98_2_reg_1978;
wire  signed [31:0] sext_ln104_2_fu_811_p1;
reg  signed [31:0] sext_ln104_2_reg_1991;
reg   [63:0] L_ACF_load_4_reg_2001;
wire    ap_CS_fsm_state14;
reg   [63:0] L_ACF_load_5_reg_2006;
wire  signed [31:0] sext_ln111_1_fu_818_p1;
reg  signed [31:0] sext_ln111_1_reg_2017;
wire   [31:0] mul_ln91_fu_889_p2;
reg   [31:0] mul_ln91_reg_2058;
wire   [31:0] mul_ln102_fu_902_p2;
reg   [31:0] mul_ln102_reg_2068;
wire   [31:0] mul_ln107_fu_907_p2;
reg   [31:0] mul_ln107_reg_2073;
wire   [63:0] add_ln119_1_fu_932_p2;
reg   [63:0] add_ln119_1_reg_2088;
wire  signed [32:0] grp_fu_1568_p3;
wire  signed [32:0] grp_fu_1576_p3;
wire   [31:0] mul_ln126_fu_959_p2;
reg   [31:0] mul_ln126_reg_2113;
wire   [3:0] L_ACF_addr_10_reg_2124;
reg   [7:0] idx_load_reg_2129;
wire    ap_CS_fsm_state17;
wire   [7:0] add_ln139_fu_1137_p2;
reg   [7:0] add_ln139_reg_2143;
wire  signed [31:0] sext_ln132_fu_1195_p1;
reg  signed [31:0] sext_ln132_reg_2170;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
reg   [3:0] L_ACF_addr_11_reg_2213;
wire    ap_CS_fsm_state27;
reg   [7:0] indata_addr_19_reg_2229;
wire    ap_CS_fsm_state29;
wire    grp_gsm_norm_fu_477_ap_ready;
wire    grp_gsm_mult_r_fu_490_ap_done;
wire    grp_gsm_mult_r_fu_490_ap_ready;
wire   [6:0] scalauto_fu_635_p2;
reg   [6:0] ap_phi_mux_scalauto_2_phi_fu_469_p4;
reg   [6:0] scalauto_2_reg_465;
reg    ap_block_state4_on_subcall_done;
wire   [0:0] icmp_ln49_fu_571_p2;
reg    grp_gsm_norm_fu_477_ap_start_reg;
wire    ap_CS_fsm_state3;
reg    grp_gsm_mult_r_fu_490_ap_start_reg;
wire    ap_CS_fsm_state7;
wire   [63:0] zext_ln49_fu_583_p1;
wire   [63:0] zext_ln65_fu_704_p1;
wire   [0:0] icmp_ln65_fu_692_p2;
wire   [63:0] zext_ln79_fu_730_p1;
wire   [0:0] tmp_12_fu_722_p3;
wire   [63:0] zext_ln131_fu_1149_p1;
wire   [0:0] icmp_ln129_fu_1131_p2;
wire   [63:0] zext_ln39_fu_1180_p1;
wire   [63:0] zext_ln134_fu_1190_p1;
wire   [63:0] zext_ln135_fu_1260_p1;
wire   [63:0] zext_ln136_fu_1270_p1;
wire   [63:0] zext_ln137_fu_1333_p1;
wire   [63:0] zext_ln138_fu_1343_p1;
wire   [63:0] zext_ln139_fu_1400_p1;
wire   [63:0] zext_ln129_fu_1358_p1;
wire   [63:0] zext_ln144_fu_1473_p1;
wire   [0:0] tmp_13_fu_1465_p3;
wire   [63:0] zext_ln152_fu_1516_p1;
wire   [0:0] icmp_ln152_fu_1504_p2;
reg   [15:0] smax_fu_114;
wire   [15:0] smax_1_fu_618_p3;
reg   [7:0] k_fu_118;
wire   [7:0] add_ln49_fu_577_p2;
reg   [7:0] k_2_fu_122;
wire   [7:0] add_ln65_fu_698_p2;
reg   [4:0] k_3_fu_126;
wire   [4:0] add_ln79_fu_735_p2;
reg   [7:0] idx_fu_130;
reg   [7:0] i_fu_134;
wire   [7:0] i_11_fu_1154_p2;
reg   [63:0] empty_67_fu_138;
wire   [63:0] add_ln132_fu_1209_p2;
wire   [63:0] add_ln119_fu_1005_p2;
wire    ap_CS_fsm_state16;
reg   [63:0] empty_68_fu_142;
wire   [63:0] add_ln133_fu_1229_p2;
wire   [63:0] add_ln120_fu_1019_p2;
reg   [63:0] empty_69_fu_146;
wire   [63:0] add_ln134_1_fu_1249_p2;
wire   [63:0] add_ln121_fu_1033_p2;
wire    ap_CS_fsm_state23;
reg   [63:0] empty_70_fu_150;
wire   [63:0] add_ln135_1_fu_1303_p2;
wire   [63:0] add_ln122_fu_1047_p2;
reg   [63:0] empty_71_fu_154;
wire   [63:0] add_ln136_1_fu_1322_p2;
wire   [63:0] add_ln123_fu_1061_p2;
wire    ap_CS_fsm_state24;
reg   [63:0] empty_72_fu_158;
wire   [63:0] add_ln137_1_fu_1375_p2;
wire   [63:0] add_ln124_fu_953_p2;
reg   [63:0] empty_73_fu_162;
wire   [63:0] add_ln138_1_fu_1394_p2;
wire   [63:0] add_ln125_fu_1070_p2;
wire    ap_CS_fsm_state25;
reg   [63:0] empty_74_fu_166;
wire   [63:0] add_ln139_1_fu_1427_p2;
wire   [63:0] add_ln126_fu_1079_p2;
wire    ap_CS_fsm_state22;
reg   [63:0] empty_75_fu_170;
wire   [63:0] add_ln140_fu_1446_p2;
wire    ap_CS_fsm_state26;
reg   [4:0] k_4_fu_174;
wire   [4:0] add_ln144_fu_1478_p2;
reg   [7:0] idx68_fu_178;
wire   [7:0] add_ln152_fu_1510_p2;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state28;
wire   [63:0] shl_ln146_fu_1494_p2;
wire   [31:0] shl_ln_fu_599_p3;
wire   [0:0] icmp_ln52_fu_612_p2;
wire  signed [6:0] sext_ln60_1_fu_631_p1;
wire   [6:0] add_ln62_fu_648_p2;
wire   [4:0] tmp_11_fu_654_p4;
wire   [31:0] sub24_cast_fu_670_p1;
wire   [31:0] shr_fu_674_p2;
wire  signed [15:0] sext_ln84_fu_756_p0;
wire  signed [15:0] sext_ln111_fu_785_p0;
wire  signed [15:0] sext_ln119_1_fu_789_p0;
wire  signed [15:0] sext_ln86_fu_793_p0;
wire  signed [15:0] sext_ln86_2_fu_801_p0;
wire  signed [15:0] mul_ln111_fu_822_p0;
wire  signed [15:0] mul_ln111_fu_822_p1;
wire  signed [31:0] mul_ln111_fu_822_p2;
wire  signed [15:0] mul_ln115_fu_832_p0;
wire  signed [15:0] mul_ln115_fu_832_p1;
wire  signed [31:0] mul_ln115_fu_832_p2;
wire  signed [15:0] mul_ln116_fu_841_p0;
wire  signed [15:0] mul_ln116_fu_841_p1;
wire  signed [31:0] mul_ln116_fu_841_p2;
wire  signed [15:0] mul_ln120_fu_850_p0;
wire  signed [15:0] mul_ln120_fu_850_p1;
wire  signed [31:0] mul_ln120_fu_850_p2;
wire  signed [15:0] mul_ln121_fu_859_p0;
wire  signed [15:0] mul_ln121_fu_859_p1;
wire  signed [31:0] mul_ln121_fu_859_p2;
wire  signed [15:0] sext_ln84_1_fu_867_p0;
wire  signed [15:0] mul_ln84_fu_871_p0;
wire  signed [31:0] sext_ln84_1_fu_867_p1;
wire  signed [15:0] mul_ln84_fu_871_p1;
wire   [31:0] mul_ln84_fu_871_p2;
wire  signed [15:0] mul_ln86_fu_881_p0;
wire  signed [15:0] mul_ln86_fu_881_p1;
wire  signed [31:0] mul_ln86_fu_881_p2;
wire  signed [15:0] mul_ln91_fu_889_p0;
wire  signed [15:0] mul_ln91_fu_889_p1;
wire  signed [15:0] mul_ln93_fu_894_p0;
wire  signed [15:0] mul_ln93_fu_894_p1;
wire  signed [31:0] mul_ln93_fu_894_p2;
wire  signed [15:0] mul_ln102_fu_902_p0;
wire  signed [15:0] mul_ln102_fu_902_p1;
wire  signed [15:0] mul_ln107_fu_907_p0;
wire  signed [15:0] mul_ln107_fu_907_p1;
wire  signed [15:0] mul_ln109_fu_911_p0;
wire  signed [15:0] mul_ln109_fu_911_p1;
wire   [31:0] mul_ln109_fu_911_p2;
wire  signed [32:0] grp_fu_1559_p3;
wire  signed [15:0] mul_ln117_fu_923_p0;
wire  signed [15:0] mul_ln117_fu_923_p1;
wire  signed [31:0] mul_ln117_fu_923_p2;
wire  signed [63:0] sext_ln84_2_fu_877_p1;
wire  signed [32:0] grp_fu_1537_p4;
wire  signed [32:0] grp_fu_1548_p4;
wire  signed [63:0] sext_ln109_1_fu_916_p1;
wire  signed [32:0] grp_fu_1584_p3;
wire  signed [63:0] sext_ln124_1_fu_950_p1;
wire   [63:0] add_ln124_1_fu_944_p2;
wire  signed [15:0] mul_ln126_fu_959_p0;
wire  signed [15:0] mul_ln126_fu_959_p1;
wire  signed [32:0] grp_fu_1635_p3;
wire  signed [32:0] grp_fu_1593_p3;
wire  signed [63:0] sext_ln119_3_fu_981_p1;
wire  signed [32:0] grp_fu_1600_p3;
wire  signed [32:0] grp_fu_1609_p3;
wire  signed [33:0] sext_ln119_5_fu_992_p1;
wire  signed [33:0] sext_ln119_4_fu_989_p1;
wire   [33:0] add_ln119_7_fu_995_p2;
wire  signed [63:0] sext_ln119_6_fu_1001_p1;
wire   [63:0] add_ln119_3_fu_984_p2;
wire  signed [63:0] tmp22_cast_fu_978_p1;
wire  signed [33:0] grp_fu_1627_p4;
wire  signed [63:0] sext_ln120_2_fu_1016_p1;
wire   [63:0] add_ln120_1_fu_1011_p2;
wire  signed [63:0] sext_ln91_1_fu_969_p1;
wire  signed [33:0] grp_fu_1642_p4;
wire  signed [63:0] sext_ln121_2_fu_1030_p1;
wire   [63:0] add_ln121_1_fu_1025_p2;
wire  signed [63:0] sext_ln108_fu_975_p1;
wire  signed [33:0] grp_fu_1652_p4;
wire  signed [63:0] sext_ln122_1_fu_1044_p1;
wire   [63:0] add_ln122_1_fu_1039_p2;
wire  signed [63:0] sext_ln102_1_fu_972_p1;
wire  signed [32:0] grp_fu_1618_p3;
wire  signed [63:0] sext_ln123_1_fu_1058_p1;
wire   [63:0] add_ln123_1_fu_1053_p2;
wire  signed [32:0] grp_fu_1662_p3;
wire  signed [63:0] sext_ln125_1_fu_1067_p1;
wire  signed [63:0] sext_ln126_fu_1076_p1;
wire   [7:0] add_ln131_fu_1143_p2;
wire   [7:0] add_ln43_fu_1175_p2;
wire   [7:0] add_ln134_fu_1185_p2;
wire  signed [15:0] mul_ln132_fu_1199_p0;
wire  signed [15:0] mul_ln132_fu_1199_p1;
wire   [31:0] mul_ln132_fu_1199_p2;
wire  signed [63:0] sext_ln132_1_fu_1205_p1;
wire  signed [15:0] mul_ln133_fu_1219_p1;
wire   [31:0] mul_ln133_fu_1219_p2;
wire  signed [63:0] sext_ln133_1_fu_1225_p1;
wire  signed [15:0] mul_ln134_fu_1239_p1;
wire   [31:0] mul_ln134_fu_1239_p2;
wire  signed [63:0] sext_ln134_1_fu_1245_p1;
wire   [7:0] add_ln135_fu_1255_p2;
wire   [7:0] add_ln136_fu_1265_p2;
wire  signed [15:0] mul_ln135_fu_1294_p1;
wire   [31:0] mul_ln135_fu_1294_p2;
wire  signed [63:0] sext_ln135_1_fu_1299_p1;
wire  signed [15:0] mul_ln136_fu_1313_p1;
wire   [31:0] mul_ln136_fu_1313_p2;
wire  signed [63:0] sext_ln136_1_fu_1318_p1;
wire   [7:0] add_ln137_fu_1328_p2;
wire   [7:0] add_ln138_fu_1338_p2;
wire  signed [15:0] mul_ln137_fu_1366_p1;
wire   [31:0] mul_ln137_fu_1366_p2;
wire  signed [63:0] sext_ln137_1_fu_1371_p1;
wire  signed [15:0] mul_ln138_fu_1385_p1;
wire   [31:0] mul_ln138_fu_1385_p2;
wire  signed [63:0] sext_ln138_1_fu_1390_p1;
wire  signed [15:0] mul_ln139_fu_1418_p1;
wire   [31:0] mul_ln139_fu_1418_p2;
wire  signed [63:0] sext_ln139_1_fu_1423_p1;
wire  signed [15:0] mul_ln140_fu_1437_p1;
wire   [31:0] mul_ln140_fu_1437_p2;
wire  signed [63:0] sext_ln140_1_fu_1442_p1;
wire   [15:0] scalauto_2cast_fu_1526_p1;
wire  signed [15:0] grp_fu_1537_p0;
wire  signed [16:0] sext_ln111_fu_785_p1;
wire  signed [15:0] grp_fu_1548_p0;
wire  signed [15:0] grp_fu_1559_p0;
wire  signed [15:0] grp_fu_1568_p0;
wire  signed [15:0] grp_fu_1568_p1;
wire  signed [15:0] grp_fu_1576_p0;
wire  signed [15:0] grp_fu_1584_p0;
wire  signed [15:0] grp_fu_1593_p0;
wire  signed [15:0] grp_fu_1593_p1;
wire  signed [15:0] grp_fu_1600_p0;
wire  signed [15:0] grp_fu_1600_p1;
wire  signed [15:0] grp_fu_1609_p0;
wire  signed [15:0] grp_fu_1609_p1;
wire  signed [15:0] grp_fu_1618_p0;
wire  signed [15:0] grp_fu_1618_p1;
wire  signed [15:0] grp_fu_1627_p0;
wire  signed [15:0] grp_fu_1627_p1;
wire  signed [15:0] grp_fu_1627_p2;
wire  signed [15:0] grp_fu_1635_p0;
wire  signed [15:0] grp_fu_1635_p1;
wire  signed [15:0] grp_fu_1642_p1;
wire  signed [16:0] sext_ln86_fu_793_p1;
wire  signed [15:0] grp_fu_1642_p2;
wire  signed [15:0] grp_fu_1652_p1;
wire  signed [15:0] grp_fu_1652_p2;
wire  signed [15:0] grp_fu_1662_p0;
wire  signed [15:0] grp_fu_1662_p1;
reg   [29:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 30'd1;
#0 grp_gsm_norm_fu_477_ap_start_reg = 1'b0;
#0 grp_gsm_mult_r_fu_490_ap_start_reg = 1'b0;
#0 smax_fu_114 = 16'd0;
#0 k_fu_118 = 8'd0;
#0 k_2_fu_122 = 8'd0;
#0 k_3_fu_126 = 5'd0;
#0 idx_fu_130 = 8'd0;
#0 i_fu_134 = 8'd0;
#0 empty_67_fu_138 = 64'd0;
#0 empty_68_fu_142 = 64'd0;
#0 empty_69_fu_146 = 64'd0;
#0 empty_70_fu_150 = 64'd0;
#0 empty_71_fu_154 = 64'd0;
#0 empty_72_fu_158 = 64'd0;
#0 empty_73_fu_162 = 64'd0;
#0 empty_74_fu_166 = 64'd0;
#0 empty_75_fu_170 = 64'd0;
#0 k_4_fu_174 = 5'd0;
#0 idx68_fu_178 = 8'd0;
end

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U8(
    .din0(mul_ln111_fu_822_p0),
    .din1(mul_ln111_fu_822_p1),
    .dout(mul_ln111_fu_822_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U9(
    .din0(mul_ln115_fu_832_p0),
    .din1(mul_ln115_fu_832_p1),
    .dout(mul_ln115_fu_832_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U10(
    .din0(mul_ln116_fu_841_p0),
    .din1(mul_ln116_fu_841_p1),
    .dout(mul_ln116_fu_841_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U11(
    .din0(mul_ln120_fu_850_p0),
    .din1(mul_ln120_fu_850_p1),
    .dout(mul_ln120_fu_850_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U12(
    .din0(mul_ln121_fu_859_p0),
    .din1(mul_ln121_fu_859_p1),
    .dout(mul_ln121_fu_859_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U13(
    .din0(mul_ln84_fu_871_p0),
    .din1(mul_ln84_fu_871_p1),
    .dout(mul_ln84_fu_871_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U14(
    .din0(mul_ln86_fu_881_p0),
    .din1(mul_ln86_fu_881_p1),
    .dout(mul_ln86_fu_881_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U15(
    .din0(mul_ln91_fu_889_p0),
    .din1(mul_ln91_fu_889_p1),
    .dout(mul_ln91_fu_889_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U16(
    .din0(mul_ln93_fu_894_p0),
    .din1(mul_ln93_fu_894_p1),
    .dout(mul_ln93_fu_894_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U17(
    .din0(mul_ln102_fu_902_p0),
    .din1(mul_ln102_fu_902_p1),
    .dout(mul_ln102_fu_902_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U18(
    .din0(mul_ln107_fu_907_p0),
    .din1(mul_ln107_fu_907_p1),
    .dout(mul_ln107_fu_907_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U19(
    .din0(mul_ln109_fu_911_p0),
    .din1(mul_ln109_fu_911_p1),
    .dout(mul_ln109_fu_911_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U20(
    .din0(mul_ln117_fu_923_p0),
    .din1(mul_ln117_fu_923_p1),
    .dout(mul_ln117_fu_923_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U21(
    .din0(mul_ln126_fu_959_p0),
    .din1(mul_ln126_fu_959_p1),
    .dout(mul_ln126_fu_959_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U22(
    .din0(mul_ln132_fu_1199_p0),
    .din1(mul_ln132_fu_1199_p1),
    .dout(mul_ln132_fu_1199_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U23(
    .din0(indata_q0),
    .din1(mul_ln133_fu_1219_p1),
    .dout(mul_ln133_fu_1219_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U24(
    .din0(indata_q1),
    .din1(mul_ln134_fu_1239_p1),
    .dout(mul_ln134_fu_1239_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U25(
    .din0(indata_q0),
    .din1(mul_ln135_fu_1294_p1),
    .dout(mul_ln135_fu_1294_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U26(
    .din0(indata_q1),
    .din1(mul_ln136_fu_1313_p1),
    .dout(mul_ln136_fu_1313_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U27(
    .din0(indata_q0),
    .din1(mul_ln137_fu_1366_p1),
    .dout(mul_ln137_fu_1366_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U28(
    .din0(indata_q1),
    .din1(mul_ln138_fu_1385_p1),
    .dout(mul_ln138_fu_1385_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U29(
    .din0(indata_q0),
    .din1(mul_ln139_fu_1418_p1),
    .dout(mul_ln139_fu_1418_p2)
);

Gsm_LPC_Analysis_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U30(
    .din0(indata_q1),
    .din1(mul_ln140_fu_1437_p1),
    .dout(mul_ln140_fu_1437_p2)
);

Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 32 ),
    .dout_WIDTH( 33 ))
ama_addmuladd_16s_16s_16s_32s_33_4_1_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1537_p0),
    .din1(sl_4_reg_1846),
    .din2(sl_5_reg_1853),
    .din3(mul_ln120_fu_850_p2),
    .ce(1'b1),
    .dout(grp_fu_1537_p4)
);

Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 32 ),
    .dout_WIDTH( 33 ))
ama_addmuladd_16s_16s_16s_32s_33_4_1_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1548_p0),
    .din1(reg_543),
    .din2(sl_4_reg_1846),
    .din3(mul_ln121_fu_859_p2),
    .ce(1'b1),
    .dout(grp_fu_1548_p4)
);

Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 33 ))
am_addmul_16s_16s_16s_33_4_1_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1559_p0),
    .din1(reg_537),
    .din2(reg_548),
    .ce(1'b1),
    .dout(grp_fu_1559_p3)
);

Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 33 ))
mac_muladd_16s_16s_32s_33_4_1_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1568_p0),
    .din1(grp_fu_1568_p1),
    .din2(mul_ln111_fu_822_p2),
    .ce(1'b1),
    .dout(grp_fu_1568_p3)
);

Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 33 ))
mac_muladd_16s_16s_32s_33_4_1_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1576_p0),
    .din1(reg_548),
    .din2(mul_ln115_fu_832_p2),
    .ce(1'b1),
    .dout(grp_fu_1576_p3)
);

Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 33 ))
mac_muladd_16s_16s_32s_33_4_1_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1584_p0),
    .din1(reg_543),
    .din2(mul_ln116_fu_841_p2),
    .ce(1'b1),
    .dout(grp_fu_1584_p3)
);

Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 33 ))
mac_muladd_16s_16s_32s_33_4_1_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1593_p0),
    .din1(grp_fu_1593_p1),
    .din2(mul_ln86_fu_881_p2),
    .ce(1'b1),
    .dout(grp_fu_1593_p3)
);

Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 33 ))
mac_muladd_16s_16s_32s_33_4_1_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1600_p0),
    .din1(grp_fu_1600_p1),
    .din2(mul_ln93_fu_894_p2),
    .ce(1'b1),
    .dout(grp_fu_1600_p3)
);

Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 33 ),
    .dout_WIDTH( 33 ))
mac_muladd_16s_16s_33s_33_4_1_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1609_p0),
    .din1(grp_fu_1609_p1),
    .din2(grp_fu_1568_p3),
    .ce(1'b1),
    .dout(grp_fu_1609_p3)
);

Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 33 ),
    .dout_WIDTH( 33 ))
mac_muladd_16s_16s_33s_33_4_1_U40(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1618_p0),
    .din1(grp_fu_1618_p1),
    .din2(grp_fu_1576_p3),
    .ce(1'b1),
    .dout(grp_fu_1618_p3)
);

Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 33 ),
    .dout_WIDTH( 34 ))
ama_addmuladd_16s_16s_16s_33s_34_4_1_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1627_p0),
    .din1(grp_fu_1627_p1),
    .din2(grp_fu_1627_p2),
    .din3(grp_fu_1537_p4),
    .ce(1'b1),
    .dout(grp_fu_1627_p4)
);

Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 33 ))
am_addmul_16s_16s_16s_33_4_1_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1635_p0),
    .din1(grp_fu_1635_p1),
    .din2(indata_q1),
    .ce(1'b1),
    .dout(grp_fu_1635_p3)
);

Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 33 ),
    .dout_WIDTH( 34 ))
ama_addmuladd_16s_16s_16s_33s_34_4_1_U43(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sl_5_reg_1853),
    .din1(grp_fu_1642_p1),
    .din2(grp_fu_1642_p2),
    .din3(grp_fu_1548_p4),
    .ce(1'b1),
    .dout(grp_fu_1642_p4)
);

Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 33 ),
    .dout_WIDTH( 34 ))
ama_addmuladd_16s_16s_16s_33s_34_4_1_U44(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_548),
    .din1(grp_fu_1652_p1),
    .din2(grp_fu_1652_p2),
    .din3(grp_fu_1559_p3),
    .ce(1'b1),
    .dout(grp_fu_1652_p4)
);

Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 33 ))
mac_muladd_16s_16s_32s_33_4_1_U45(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1662_p0),
    .din1(grp_fu_1662_p1),
    .din2(mul_ln117_fu_923_p2),
    .ce(1'b1),
    .dout(grp_fu_1662_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_gsm_mult_r_fu_490_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_gsm_mult_r_fu_490_ap_start_reg <= 1'b1;
        end else if ((grp_gsm_mult_r_fu_490_ap_ready == 1'b1)) begin
            grp_gsm_mult_r_fu_490_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_gsm_norm_fu_477_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln49_fu_571_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln57_fu_593_p2 == 1'd0))) begin
            grp_gsm_norm_fu_477_ap_start_reg <= 1'b1;
        end else if ((grp_gsm_norm_fu_477_ap_ready == 1'b1)) begin
            grp_gsm_norm_fu_477_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        empty_67_fu_138 <= add_ln119_fu_1005_p2;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        empty_67_fu_138 <= add_ln132_fu_1209_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        empty_68_fu_142 <= add_ln120_fu_1019_p2;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        empty_68_fu_142 <= add_ln133_fu_1229_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        empty_69_fu_146 <= add_ln121_fu_1033_p2;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        empty_69_fu_146 <= add_ln134_1_fu_1249_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        empty_70_fu_150 <= add_ln122_fu_1047_p2;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        empty_70_fu_150 <= add_ln135_1_fu_1303_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        empty_71_fu_154 <= add_ln123_fu_1061_p2;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        empty_71_fu_154 <= add_ln136_1_fu_1322_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        empty_72_fu_158 <= add_ln124_fu_953_p2;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        empty_72_fu_158 <= add_ln137_1_fu_1375_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        empty_73_fu_162 <= add_ln125_fu_1070_p2;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        empty_73_fu_162 <= add_ln138_1_fu_1394_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        empty_74_fu_166 <= add_ln126_fu_1079_p2;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        empty_74_fu_166 <= add_ln139_1_fu_1427_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        empty_75_fu_170 <= L_ACF_q1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        empty_75_fu_170 <= add_ln140_fu_1446_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_12_fu_722_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        i_fu_134 <= 8'd8;
    end else if (((icmp_ln129_fu_1131_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
        i_fu_134 <= i_11_fu_1154_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((icmp_ln62_reg_1706 == 1'd1)) begin
        if (((tmp_13_fu_1465_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
            idx68_fu_178 <= 8'd0;
        end else if (((icmp_ln152_fu_1504_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
            idx68_fu_178 <= add_ln152_fu_1510_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_12_fu_722_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        idx_fu_130 <= 8'd0;
    end else if (((icmp_ln129_fu_1131_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
        idx_fu_130 <= add_ln139_fu_1137_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state4_on_subcall_done) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln62_1_fu_664_p2 == 1'd1))) begin
        k_2_fu_122 <= 8'd0;
    end else if (((icmp_ln65_fu_692_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln62_1_reg_1710 == 1'd1))) begin
        k_2_fu_122 <= add_ln65_fu_698_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & ((icmp_ln65_fu_692_p2 == 1'd1) | (icmp_ln62_1_reg_1710 == 1'd0)))) begin
        k_3_fu_126 <= 5'd8;
    end else if (((tmp_12_fu_722_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        k_3_fu_126 <= add_ln79_fu_735_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln129_fu_1131_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        k_4_fu_174 <= 5'd8;
    end else if (((tmp_13_fu_1465_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state27))) begin
        k_4_fu_174 <= add_ln144_fu_1478_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        k_fu_118 <= 8'd0;
    end else if (((icmp_ln49_fu_571_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        k_fu_118 <= add_ln49_fu_577_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        reg_537 <= indata_q1;
    end else if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6))) begin
        reg_537 <= indata_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        reg_543 <= indata_q0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        reg_543 <= indata_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        reg_548 <= indata_q1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        reg_548 <= indata_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        reg_553 <= L_ACF_q1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        reg_553 <= L_ACF_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln49_fu_571_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln57_fu_593_p2 == 1'd1))) begin
        scalauto_2_reg_465 <= 7'd0;
    end else if (((1'b0 == ap_block_state4_on_subcall_done) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln57_reg_1697 == 1'd0))) begin
        scalauto_2_reg_465 <= scalauto_fu_635_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        smax_fu_114 <= 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        smax_fu_114 <= smax_1_fu_618_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        L_ACF_addr_11_reg_2213 <= zext_ln144_fu_1473_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        L_ACF_load_2_reg_1962 <= L_ACF_q1;
        L_ACF_load_3_reg_1967 <= L_ACF_q0;
        sext_ln104_2_reg_1991 <= sext_ln104_2_fu_811_p1;
        sext_ln86_2_reg_1953 <= sext_ln86_2_fu_801_p1;
        sext_ln98_2_reg_1978 <= sext_ln98_2_fu_805_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        L_ACF_load_4_reg_2001 <= L_ACF_q0;
        L_ACF_load_5_reg_2006 <= L_ACF_q1;
        sext_ln111_1_reg_2017 <= sext_ln111_1_fu_818_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        add_ln119_1_reg_2088 <= add_ln119_1_fu_932_p2;
        mul_ln102_reg_2068 <= mul_ln102_fu_902_p2;
        mul_ln107_reg_2073 <= mul_ln107_fu_907_p2;
        mul_ln126_reg_2113 <= mul_ln126_fu_959_p2;
        mul_ln91_reg_2058 <= mul_ln91_fu_889_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        add_ln139_reg_2143 <= add_ln139_fu_1137_p2;
        idx_load_reg_2129 <= idx_fu_130;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        empty_reg_1721 <= empty_fu_680_p1;
        icmp_ln62_1_reg_1710 <= icmp_ln62_1_fu_664_p2;
        icmp_ln62_reg_1706 <= icmp_ln62_fu_642_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        icmp_ln57_reg_1697 <= icmp_ln57_fu_593_p2;
        sext_ln60_reg_1701[63 : 16] <= sext_ln60_fu_607_p1[63 : 16];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        indata_addr_19_reg_2229 <= zext_ln152_fu_1516_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        indata_addr_1_reg_1729 <= zext_ln65_fu_704_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sext_ln119_1_reg_1936 <= sext_ln119_1_fu_789_p1;
        sext_ln84_reg_1870 <= sext_ln84_fu_756_p1;
        sext_ln89_1_reg_1891 <= sext_ln89_1_fu_764_p1;
        sext_ln89_reg_1885 <= sext_ln89_fu_760_p1;
        sext_ln93_1_reg_1913 <= sext_ln93_1_fu_772_p1;
        sext_ln93_reg_1906 <= sext_ln93_fu_768_p1;
        sext_ln98_1_reg_1926 <= sext_ln98_1_fu_779_p1;
        sext_ln98_reg_1920 <= sext_ln98_fu_776_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        sext_ln132_reg_2170 <= sext_ln132_fu_1195_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        sl_4_reg_1846 <= indata_q0;
        sl_5_reg_1853 <= indata_q1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        L_ACF_address0 = L_ACF_addr_11_reg_2213;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        L_ACF_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        L_ACF_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        L_ACF_address0 = L_ACF_addr_4_reg_1901;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        L_ACF_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        L_ACF_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        L_ACF_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        L_ACF_address0 = 64'd2;
    end else if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state11))) begin
        L_ACF_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        L_ACF_address0 = zext_ln79_fu_730_p1;
    end else begin
        L_ACF_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        L_ACF_address1 = zext_ln144_fu_1473_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        L_ACF_address1 = L_ACF_addr_10_reg_2124;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        L_ACF_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        L_ACF_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        L_ACF_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        L_ACF_address1 = L_ACF_addr_3_reg_1880;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        L_ACF_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        L_ACF_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        L_ACF_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        L_ACF_address1 = 64'd1;
    end else begin
        L_ACF_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state12))) begin
        L_ACF_ce0 = 1'b1;
    end else begin
        L_ACF_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state12))) begin
        L_ACF_ce1 = 1'b1;
    end else begin
        L_ACF_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        L_ACF_d0 = shl_ln146_fu_1494_p2;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        L_ACF_d0 = empty_73_fu_162;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        L_ACF_d0 = empty_71_fu_154;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        L_ACF_d0 = empty_69_fu_146;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        L_ACF_d0 = empty_67_fu_138;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        L_ACF_d0 = 64'd0;
    end else begin
        L_ACF_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        L_ACF_d1 = empty_75_fu_170;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        L_ACF_d1 = empty_74_fu_166;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        L_ACF_d1 = empty_72_fu_158;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        L_ACF_d1 = empty_70_fu_150;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        L_ACF_d1 = empty_68_fu_142;
    end else begin
        L_ACF_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | ((icmp_ln129_fu_1131_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((tmp_12_fu_722_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state9)))) begin
        L_ACF_we0 = 1'b1;
    end else begin
        L_ACF_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | ((icmp_ln129_fu_1131_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17)))) begin
        L_ACF_we1 = 1'b1;
    end else begin
        L_ACF_we1 = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state4_on_subcall_done)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_gsm_mult_r_fu_490_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state29) & ((icmp_ln152_fu_1504_p2 == 1'd1) | (icmp_ln62_reg_1706 == 1'd0))))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln57_reg_1697 == 1'd0))) begin
        ap_phi_mux_scalauto_2_phi_fu_469_p4 = scalauto_fu_635_p2;
    end else begin
        ap_phi_mux_scalauto_2_phi_fu_469_p4 = scalauto_2_reg_465;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) & ((icmp_ln152_fu_1504_p2 == 1'd1) | (icmp_ln62_reg_1706 == 1'd0)))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        indata_address0 = zext_ln139_fu_1400_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        indata_address0 = zext_ln137_fu_1333_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        indata_address0 = zext_ln135_fu_1260_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        indata_address0 = zext_ln39_fu_1180_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        indata_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        indata_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        indata_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        indata_address0 = indata_addr_1_reg_1729;
    end else if (((1'b1 == ap_CS_fsm_state5) & ((icmp_ln65_fu_692_p2 == 1'd1) | (icmp_ln62_1_reg_1710 == 1'd0)))) begin
        indata_address0 = 64'd0;
    end else if (((icmp_ln65_fu_692_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln62_1_reg_1710 == 1'd1))) begin
        indata_address0 = zext_ln65_fu_704_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        indata_address0 = zext_ln49_fu_583_p1;
    end else begin
        indata_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        indata_address1 = indata_addr_19_reg_2229;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        indata_address1 = zext_ln152_fu_1516_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        indata_address1 = zext_ln129_fu_1358_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        indata_address1 = zext_ln138_fu_1343_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        indata_address1 = zext_ln136_fu_1270_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        indata_address1 = zext_ln134_fu_1190_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        indata_address1 = zext_ln131_fu_1149_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        indata_address1 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        indata_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        indata_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        indata_address1 = 64'd2;
    end else begin
        indata_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state2) | ((grp_gsm_mult_r_fu_490_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | ((icmp_ln65_fu_692_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln62_1_reg_1710 == 1'd1)) | ((1'b1 == ap_CS_fsm_state5) & ((icmp_ln65_fu_692_p2 == 1'd1) | (icmp_ln62_1_reg_1710 == 1'd0))))) begin
        indata_ce0 = 1'b1;
    end else begin
        indata_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state12))) begin
        indata_ce1 = 1'b1;
    end else begin
        indata_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_gsm_mult_r_fu_490_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        indata_we0 = 1'b1;
    end else begin
        indata_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        indata_we1 = 1'b1;
    end else begin
        indata_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln49_fu_571_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b0 == ap_block_state4_on_subcall_done) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & ((icmp_ln65_fu_692_p2 == 1'd1) | (icmp_ln62_1_reg_1710 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((grp_gsm_mult_r_fu_490_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((tmp_12_fu_722_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if (((icmp_ln129_fu_1131_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            if (((tmp_13_fu_1465_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state29 : begin
            if (((1'b1 == ap_CS_fsm_state29) & ((icmp_ln152_fu_1504_p2 == 1'd1) | (icmp_ln62_reg_1706 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign L_ACF_addr_10_reg_2124 = 64'd8;

assign L_ACF_addr_3_reg_1880 = 64'd1;

assign L_ACF_addr_4_reg_1901 = 64'd2;

assign add_ln119_1_fu_932_p2 = ($signed(reg_553) + $signed(sext_ln84_2_fu_877_p1));

assign add_ln119_3_fu_984_p2 = ($signed(sext_ln119_3_fu_981_p1) + $signed(add_ln119_1_reg_2088));

assign add_ln119_7_fu_995_p2 = ($signed(sext_ln119_5_fu_992_p1) + $signed(sext_ln119_4_fu_989_p1));

assign add_ln119_fu_1005_p2 = ($signed(sext_ln119_6_fu_1001_p1) + $signed(add_ln119_3_fu_984_p2));

assign add_ln120_1_fu_1011_p2 = ($signed(L_ACF_load_2_reg_1962) + $signed(tmp22_cast_fu_978_p1));

assign add_ln120_fu_1019_p2 = ($signed(sext_ln120_2_fu_1016_p1) + $signed(add_ln120_1_fu_1011_p2));

assign add_ln121_1_fu_1025_p2 = ($signed(L_ACF_load_3_reg_1967) + $signed(sext_ln91_1_fu_969_p1));

assign add_ln121_fu_1033_p2 = ($signed(sext_ln121_2_fu_1030_p1) + $signed(add_ln121_1_fu_1025_p2));

assign add_ln122_1_fu_1039_p2 = ($signed(L_ACF_load_4_reg_2001) + $signed(sext_ln108_fu_975_p1));

assign add_ln122_fu_1047_p2 = ($signed(sext_ln122_1_fu_1044_p1) + $signed(add_ln122_1_fu_1039_p2));

assign add_ln123_1_fu_1053_p2 = ($signed(L_ACF_load_5_reg_2006) + $signed(sext_ln102_1_fu_972_p1));

assign add_ln123_fu_1061_p2 = ($signed(sext_ln123_1_fu_1058_p1) + $signed(add_ln123_1_fu_1053_p2));

assign add_ln124_1_fu_944_p2 = ($signed(L_ACF_q0) + $signed(sext_ln109_1_fu_916_p1));

assign add_ln124_fu_953_p2 = ($signed(sext_ln124_1_fu_950_p1) + $signed(add_ln124_1_fu_944_p2));

assign add_ln125_fu_1070_p2 = ($signed(sext_ln125_1_fu_1067_p1) + $signed(reg_553));

assign add_ln126_fu_1079_p2 = ($signed(L_ACF_q0) + $signed(sext_ln126_fu_1076_p1));

assign add_ln131_fu_1143_p2 = (idx_fu_130 + 8'd8);

assign add_ln132_fu_1209_p2 = ($signed(sext_ln132_1_fu_1205_p1) + $signed(empty_67_fu_138));

assign add_ln133_fu_1229_p2 = ($signed(sext_ln133_1_fu_1225_p1) + $signed(empty_68_fu_142));

assign add_ln134_1_fu_1249_p2 = ($signed(sext_ln134_1_fu_1245_p1) + $signed(empty_69_fu_146));

assign add_ln134_fu_1185_p2 = (idx_load_reg_2129 + 8'd6);

assign add_ln135_1_fu_1303_p2 = ($signed(sext_ln135_1_fu_1299_p1) + $signed(empty_70_fu_150));

assign add_ln135_fu_1255_p2 = (idx_load_reg_2129 + 8'd5);

assign add_ln136_1_fu_1322_p2 = ($signed(sext_ln136_1_fu_1318_p1) + $signed(empty_71_fu_154));

assign add_ln136_fu_1265_p2 = (idx_load_reg_2129 + 8'd4);

assign add_ln137_1_fu_1375_p2 = ($signed(sext_ln137_1_fu_1371_p1) + $signed(empty_72_fu_158));

assign add_ln137_fu_1328_p2 = (idx_load_reg_2129 + 8'd3);

assign add_ln138_1_fu_1394_p2 = ($signed(sext_ln138_1_fu_1390_p1) + $signed(empty_73_fu_162));

assign add_ln138_fu_1338_p2 = (idx_load_reg_2129 + 8'd2);

assign add_ln139_1_fu_1427_p2 = ($signed(sext_ln139_1_fu_1423_p1) + $signed(empty_74_fu_166));

assign add_ln139_fu_1137_p2 = (idx_fu_130 + 8'd1);

assign add_ln140_fu_1446_p2 = ($signed(sext_ln140_1_fu_1442_p1) + $signed(empty_75_fu_170));

assign add_ln144_fu_1478_p2 = ($signed(k_4_fu_174) + $signed(5'd31));

assign add_ln152_fu_1510_p2 = (idx68_fu_178 + 8'd1);

assign add_ln43_fu_1175_p2 = (idx_load_reg_2129 + 8'd7);

assign add_ln49_fu_577_p2 = (k_fu_118 + 8'd1);

assign add_ln62_fu_648_p2 = ($signed(ap_phi_mux_scalauto_2_phi_fu_469_p4) + $signed(7'd127));

assign add_ln65_fu_698_p2 = (k_2_fu_122 + 8'd1);

assign add_ln79_fu_735_p2 = ($signed(k_3_fu_126) + $signed(5'd31));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state4_on_subcall_done = ((grp_gsm_norm_fu_305_p_done == 1'b0) & (icmp_ln57_reg_1697 == 1'd0));
end

assign empty_fu_680_p1 = shr_fu_674_p2[15:0];

assign grp_fu_1537_p0 = sext_ln111_fu_785_p1;

assign grp_fu_1548_p0 = sext_ln111_fu_785_p1;

assign grp_fu_1559_p0 = sext_ln111_fu_785_p1;

assign grp_fu_1568_p0 = sext_ln119_1_fu_789_p1;

assign grp_fu_1568_p1 = sext_ln119_1_fu_789_p1;

assign grp_fu_1576_p0 = sext_ln119_1_fu_789_p1;

assign grp_fu_1584_p0 = sext_ln119_1_fu_789_p1;

assign grp_fu_1593_p0 = sext_ln89_1_reg_1891;

assign grp_fu_1593_p1 = sext_ln89_1_reg_1891;

assign grp_fu_1600_p0 = sext_ln98_2_fu_805_p1;

assign grp_fu_1600_p1 = sext_ln98_2_fu_805_p1;

assign grp_fu_1609_p0 = sext_ln104_2_fu_811_p1;

assign grp_fu_1609_p1 = sext_ln104_2_fu_811_p1;

assign grp_fu_1618_p0 = sext_ln104_2_fu_811_p1;

assign grp_fu_1618_p1 = sext_ln86_2_fu_801_p1;

assign grp_fu_1627_p0 = sext_ln98_1_reg_1926;

assign grp_fu_1627_p1 = sext_ln89_reg_1885;

assign grp_fu_1627_p2 = sext_ln93_reg_1906;

assign grp_fu_1635_p0 = sext_ln89_reg_1885;

assign grp_fu_1635_p1 = sext_ln84_reg_1870;

assign grp_fu_1642_p1 = sext_ln86_fu_793_p1;

assign grp_fu_1642_p2 = sext_ln93_reg_1906;

assign grp_fu_1652_p1 = sext_ln86_fu_793_p1;

assign grp_fu_1652_p2 = sext_ln98_reg_1920;

assign grp_fu_1662_p0 = sext_ln119_1_reg_1936;

assign grp_fu_1662_p1 = sext_ln86_2_fu_801_p1;

assign grp_gsm_mult_r_fu_300_p_din1 = reg_537;

assign grp_gsm_mult_r_fu_300_p_din2 = empty_reg_1721;

assign grp_gsm_mult_r_fu_300_p_start = grp_gsm_mult_r_fu_490_ap_start_reg;

assign grp_gsm_mult_r_fu_490_ap_done = grp_gsm_mult_r_fu_300_p_done;

assign grp_gsm_mult_r_fu_490_ap_ready = grp_gsm_mult_r_fu_300_p_ready;

assign grp_gsm_norm_fu_305_p_din1 = sext_ln60_reg_1701;

assign grp_gsm_norm_fu_305_p_start = grp_gsm_norm_fu_477_ap_start_reg;

assign grp_gsm_norm_fu_477_ap_ready = grp_gsm_norm_fu_305_p_ready;

assign i_11_fu_1154_p2 = (i_fu_134 + 8'd1);

assign icmp_ln129_fu_1131_p2 = ((i_fu_134 == 8'd160) ? 1'b1 : 1'b0);

assign icmp_ln152_fu_1504_p2 = ((idx68_fu_178 == 8'd160) ? 1'b1 : 1'b0);

assign icmp_ln49_fu_571_p2 = ((k_fu_118 == 8'd160) ? 1'b1 : 1'b0);

assign icmp_ln52_fu_612_p2 = (($signed(temp_37_gsm_abs_fu_120_p_dout0) > $signed(smax_fu_114)) ? 1'b1 : 1'b0);

assign icmp_ln57_fu_593_p2 = ((smax_fu_114 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln62_1_fu_664_p2 = ((tmp_11_fu_654_p4 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln62_fu_642_p2 = (($signed(ap_phi_mux_scalauto_2_phi_fu_469_p4) > $signed(7'd0)) ? 1'b1 : 1'b0);

assign icmp_ln65_fu_692_p2 = ((k_2_fu_122 == 8'd160) ? 1'b1 : 1'b0);

assign indata_d0 = grp_gsm_mult_r_fu_300_p_dout0;

assign indata_d1 = indata_q1 << scalauto_2cast_fu_1526_p1;

assign mul_ln102_fu_902_p0 = sext_ln98_2_reg_1978;

assign mul_ln102_fu_902_p1 = sext_ln84_1_fu_867_p1;

assign mul_ln107_fu_907_p0 = sext_ln104_2_reg_1991;

assign mul_ln107_fu_907_p1 = sext_ln89_1_reg_1891;

assign mul_ln109_fu_911_p0 = sext_ln104_2_reg_1991;

assign mul_ln109_fu_911_p1 = sext_ln84_1_fu_867_p1;

assign mul_ln111_fu_822_p0 = sext_ln111_1_fu_818_p1;

assign mul_ln111_fu_822_p1 = sext_ln111_1_fu_818_p1;

assign mul_ln115_fu_832_p0 = sext_ln111_1_fu_818_p1;

assign mul_ln115_fu_832_p1 = sext_ln89_1_reg_1891;

assign mul_ln116_fu_841_p0 = sext_ln111_1_fu_818_p1;

assign mul_ln116_fu_841_p1 = sext_ln86_2_reg_1953;

assign mul_ln117_fu_923_p0 = sext_ln111_1_reg_2017;

assign mul_ln117_fu_923_p1 = sext_ln84_1_fu_867_p1;

assign mul_ln120_fu_850_p0 = sext_ln119_1_reg_1936;

assign mul_ln120_fu_850_p1 = sext_ln111_1_fu_818_p1;

assign mul_ln121_fu_859_p0 = sext_ln119_1_reg_1936;

assign mul_ln121_fu_859_p1 = sext_ln104_2_reg_1991;

assign mul_ln126_fu_959_p0 = sext_ln119_1_reg_1936;

assign mul_ln126_fu_959_p1 = sext_ln84_1_fu_867_p1;

assign mul_ln132_fu_1199_p0 = sext_ln132_fu_1195_p1;

assign mul_ln132_fu_1199_p1 = sext_ln132_fu_1195_p1;

assign mul_ln133_fu_1219_p1 = sext_ln132_fu_1195_p1;

assign mul_ln134_fu_1239_p1 = sext_ln132_fu_1195_p1;

assign mul_ln135_fu_1294_p1 = sext_ln132_reg_2170;

assign mul_ln136_fu_1313_p1 = sext_ln132_reg_2170;

assign mul_ln137_fu_1366_p1 = sext_ln132_reg_2170;

assign mul_ln138_fu_1385_p1 = sext_ln132_reg_2170;

assign mul_ln139_fu_1418_p1 = sext_ln132_reg_2170;

assign mul_ln140_fu_1437_p1 = sext_ln132_reg_2170;

assign mul_ln84_fu_871_p0 = sext_ln84_1_fu_867_p1;

assign mul_ln84_fu_871_p1 = sext_ln84_1_fu_867_p1;

assign mul_ln86_fu_881_p0 = sext_ln86_2_reg_1953;

assign mul_ln86_fu_881_p1 = sext_ln86_2_reg_1953;

assign mul_ln91_fu_889_p0 = sext_ln89_1_reg_1891;

assign mul_ln91_fu_889_p1 = sext_ln84_1_fu_867_p1;

assign mul_ln93_fu_894_p0 = sext_ln93_1_reg_1913;

assign mul_ln93_fu_894_p1 = sext_ln93_1_reg_1913;

assign scalauto_2cast_fu_1526_p1 = scalauto_2_reg_465;

assign scalauto_fu_635_p2 = ($signed(7'd4) - $signed(sext_ln60_1_fu_631_p1));

assign sext_ln102_1_fu_972_p1 = $signed(mul_ln102_reg_2068);

assign sext_ln104_2_fu_811_p1 = sl_5_reg_1853;

assign sext_ln108_fu_975_p1 = $signed(mul_ln107_reg_2073);

assign sext_ln109_1_fu_916_p1 = $signed(mul_ln109_fu_911_p2);

assign sext_ln111_1_fu_818_p1 = reg_543;

assign sext_ln111_fu_785_p0 = indata_q0;

assign sext_ln111_fu_785_p1 = sext_ln111_fu_785_p0;

assign sext_ln119_1_fu_789_p0 = indata_q1;

assign sext_ln119_1_fu_789_p1 = sext_ln119_1_fu_789_p0;

assign sext_ln119_3_fu_981_p1 = grp_fu_1593_p3;

assign sext_ln119_4_fu_989_p1 = grp_fu_1600_p3;

assign sext_ln119_5_fu_992_p1 = grp_fu_1609_p3;

assign sext_ln119_6_fu_1001_p1 = $signed(add_ln119_7_fu_995_p2);

assign sext_ln120_2_fu_1016_p1 = grp_fu_1627_p4;

assign sext_ln121_2_fu_1030_p1 = grp_fu_1642_p4;

assign sext_ln122_1_fu_1044_p1 = grp_fu_1652_p4;

assign sext_ln123_1_fu_1058_p1 = grp_fu_1618_p3;

assign sext_ln124_1_fu_950_p1 = grp_fu_1584_p3;

assign sext_ln125_1_fu_1067_p1 = grp_fu_1662_p3;

assign sext_ln126_fu_1076_p1 = $signed(mul_ln126_reg_2113);

assign sext_ln132_1_fu_1205_p1 = $signed(mul_ln132_fu_1199_p2);

assign sext_ln132_fu_1195_p1 = reg_537;

assign sext_ln133_1_fu_1225_p1 = $signed(mul_ln133_fu_1219_p2);

assign sext_ln134_1_fu_1245_p1 = $signed(mul_ln134_fu_1239_p2);

assign sext_ln135_1_fu_1299_p1 = $signed(mul_ln135_fu_1294_p2);

assign sext_ln136_1_fu_1318_p1 = $signed(mul_ln136_fu_1313_p2);

assign sext_ln137_1_fu_1371_p1 = $signed(mul_ln137_fu_1366_p2);

assign sext_ln138_1_fu_1390_p1 = $signed(mul_ln138_fu_1385_p2);

assign sext_ln139_1_fu_1423_p1 = $signed(mul_ln139_fu_1418_p2);

assign sext_ln140_1_fu_1442_p1 = $signed(mul_ln140_fu_1437_p2);

assign sext_ln60_1_fu_631_p1 = $signed(grp_gsm_norm_fu_305_p_dout0);

assign sext_ln60_fu_607_p1 = $signed(shl_ln_fu_599_p3);

assign sext_ln84_1_fu_867_p0 = reg_537;

assign sext_ln84_1_fu_867_p1 = sext_ln84_1_fu_867_p0;

assign sext_ln84_2_fu_877_p1 = $signed(mul_ln84_fu_871_p2);

assign sext_ln84_fu_756_p0 = reg_537;

assign sext_ln84_fu_756_p1 = sext_ln84_fu_756_p0;

assign sext_ln86_2_fu_801_p0 = indata_q1;

assign sext_ln86_2_fu_801_p1 = sext_ln86_2_fu_801_p0;

assign sext_ln86_fu_793_p0 = indata_q1;

assign sext_ln86_fu_793_p1 = sext_ln86_fu_793_p0;

assign sext_ln89_1_fu_764_p1 = reg_543;

assign sext_ln89_fu_760_p1 = reg_543;

assign sext_ln91_1_fu_969_p1 = $signed(mul_ln91_reg_2058);

assign sext_ln93_1_fu_772_p1 = reg_548;

assign sext_ln93_fu_768_p1 = reg_548;

assign sext_ln98_1_fu_779_p1 = sl_4_reg_1846;

assign sext_ln98_2_fu_805_p1 = sl_4_reg_1846;

assign sext_ln98_fu_776_p1 = sl_4_reg_1846;

assign shl_ln146_fu_1494_p2 = L_ACF_q1 << 64'd1;

assign shl_ln_fu_599_p3 = {{smax_fu_114}, {16'd0}};

assign shr_fu_674_p2 = 32'd16384 >> sub24_cast_fu_670_p1;

assign smax_1_fu_618_p3 = ((icmp_ln52_fu_612_p2[0:0] == 1'b1) ? temp_37_gsm_abs_fu_120_p_dout0 : smax_fu_114);

assign sub24_cast_fu_670_p1 = add_ln62_fu_648_p2;

assign temp_37_gsm_abs_fu_120_p_din1 = indata_q0;

assign tmp22_cast_fu_978_p1 = grp_fu_1635_p3;

assign tmp_11_fu_654_p4 = {{add_ln62_fu_648_p2[6:2]}};

assign tmp_12_fu_722_p3 = k_3_fu_126[32'd4];

assign tmp_13_fu_1465_p3 = k_4_fu_174[32'd4];

assign zext_ln129_fu_1358_p1 = idx_load_reg_2129;

assign zext_ln131_fu_1149_p1 = add_ln131_fu_1143_p2;

assign zext_ln134_fu_1190_p1 = add_ln134_fu_1185_p2;

assign zext_ln135_fu_1260_p1 = add_ln135_fu_1255_p2;

assign zext_ln136_fu_1270_p1 = add_ln136_fu_1265_p2;

assign zext_ln137_fu_1333_p1 = add_ln137_fu_1328_p2;

assign zext_ln138_fu_1343_p1 = add_ln138_fu_1338_p2;

assign zext_ln139_fu_1400_p1 = add_ln139_reg_2143;

assign zext_ln144_fu_1473_p1 = k_4_fu_174;

assign zext_ln152_fu_1516_p1 = idx68_fu_178;

assign zext_ln39_fu_1180_p1 = add_ln43_fu_1175_p2;

assign zext_ln49_fu_583_p1 = k_fu_118;

assign zext_ln65_fu_704_p1 = k_2_fu_122;

assign zext_ln79_fu_730_p1 = k_3_fu_126;

always @ (posedge ap_clk) begin
    sext_ln60_reg_1701[15:0] <= 16'b0000000000000000;
end

endmodule //Gsm_LPC_Analysis_Autocorrelation
