
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14456
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1028.332 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/ms08948/froggerprojectyre123/froggerprojectyre123.srcs/sources_1/new/top.v:10]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [C:/Users/ms08948/froggerprojectyre123/froggerprojectyre123.srcs/sources_1/new/btn_debouncer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (1#1) [C:/Users/ms08948/froggerprojectyre123/froggerprojectyre123.srcs/sources_1/new/btn_debouncer.v:3]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [C:/Users/ms08948/froggerprojectyre123/froggerprojectyre123.srcs/sources_1/new/vga_controller.v:21]
	Parameter HD bound to: 640 - type: integer 
	Parameter HF bound to: 48 - type: integer 
	Parameter HB bound to: 16 - type: integer 
	Parameter HR bound to: 96 - type: integer 
	Parameter HMAX bound to: 799 - type: integer 
	Parameter VD bound to: 480 - type: integer 
	Parameter VF bound to: 10 - type: integer 
	Parameter VB bound to: 33 - type: integer 
	Parameter VR bound to: 2 - type: integer 
	Parameter VMAX bound to: 524 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (2#1) [C:/Users/ms08948/froggerprojectyre123/froggerprojectyre123.srcs/sources_1/new/vga_controller.v:21]
INFO: [Synth 8-6157] synthesizing module 'new_binary_clock' [C:/Users/ms08948/froggerprojectyre123/froggerprojectyre123.srcs/sources_1/new/new_binary_clock.v:17]
INFO: [Synth 8-6155] done synthesizing module 'new_binary_clock' (3#1) [C:/Users/ms08948/froggerprojectyre123/froggerprojectyre123.srcs/sources_1/new/new_binary_clock.v:17]
INFO: [Synth 8-6157] synthesizing module 'pixel_clk_gen' [C:/Users/ms08948/froggerprojectyre123/froggerprojectyre123.srcs/sources_1/new/pixel_clk_gen.v:9]
	Parameter x_offset bound to: 100 - type: integer 
	Parameter y_offset bound to: 165 - type: integer 
	Parameter H10_X_L bound to: 92 - type: integer 
	Parameter H10_X_R bound to: 123 - type: integer 
	Parameter H10_Y_T bound to: 357 - type: integer 
	Parameter H10_Y_B bound to: 421 - type: integer 
	Parameter H1_X_L bound to: 124 - type: integer 
	Parameter H1_X_R bound to: 155 - type: integer 
	Parameter H1_Y_T bound to: 357 - type: integer 
	Parameter H1_Y_B bound to: 421 - type: integer 
	Parameter C1_X_L bound to: 156 - type: integer 
	Parameter C1_X_R bound to: 187 - type: integer 
	Parameter C1_Y_T bound to: 357 - type: integer 
	Parameter C1_Y_B bound to: 421 - type: integer 
	Parameter M10_X_L bound to: 188 - type: integer 
	Parameter M10_X_R bound to: 219 - type: integer 
	Parameter M10_Y_T bound to: 357 - type: integer 
	Parameter M10_Y_B bound to: 421 - type: integer 
	Parameter M1_X_L bound to: 220 - type: integer 
	Parameter M1_X_R bound to: 251 - type: integer 
	Parameter M1_Y_T bound to: 357 - type: integer 
	Parameter M1_Y_B bound to: 421 - type: integer 
	Parameter C2_X_L bound to: 252 - type: integer 
	Parameter C2_X_R bound to: 283 - type: integer 
	Parameter C2_Y_T bound to: 357 - type: integer 
	Parameter C2_Y_B bound to: 421 - type: integer 
	Parameter S10_X_L bound to: 284 - type: integer 
	Parameter S10_X_R bound to: 315 - type: integer 
	Parameter S10_Y_T bound to: 357 - type: integer 
	Parameter S10_Y_B bound to: 421 - type: integer 
	Parameter S1_X_L bound to: 316 - type: integer 
	Parameter S1_X_R bound to: 347 - type: integer 
	Parameter S1_Y_T bound to: 357 - type: integer 
	Parameter S1_Y_B bound to: 421 - type: integer 
	Parameter H10_X_L2 bound to: 92 - type: integer 
	Parameter H10_X_R2 bound to: 123 - type: integer 
	Parameter H10_Y_T2 bound to: 412 - type: integer 
	Parameter H10_Y_B2 bound to: 476 - type: integer 
	Parameter H1_X_L2 bound to: 124 - type: integer 
	Parameter H1_X_R2 bound to: 155 - type: integer 
	Parameter H1_Y_T2 bound to: 412 - type: integer 
	Parameter H1_Y_B2 bound to: 476 - type: integer 
	Parameter C1_X_L2 bound to: 156 - type: integer 
	Parameter C1_X_R2 bound to: 187 - type: integer 
	Parameter C1_Y_T2 bound to: 412 - type: integer 
	Parameter C1_Y_B2 bound to: 476 - type: integer 
	Parameter M10_X_L2 bound to: 188 - type: integer 
	Parameter M10_X_R2 bound to: 219 - type: integer 
	Parameter M10_Y_T2 bound to: 412 - type: integer 
	Parameter M10_Y_B2 bound to: 476 - type: integer 
	Parameter M1_X_L2 bound to: 220 - type: integer 
	Parameter M1_X_R2 bound to: 251 - type: integer 
	Parameter M1_Y_T2 bound to: 412 - type: integer 
	Parameter M1_Y_B2 bound to: 476 - type: integer 
	Parameter C2_X_L2 bound to: 252 - type: integer 
	Parameter C2_X_R2 bound to: 283 - type: integer 
	Parameter C2_Y_T2 bound to: 412 - type: integer 
	Parameter C2_Y_B2 bound to: 476 - type: integer 
	Parameter S10_X_L2 bound to: 284 - type: integer 
	Parameter S10_X_R2 bound to: 315 - type: integer 
	Parameter S10_Y_T2 bound to: 412 - type: integer 
	Parameter S10_Y_B2 bound to: 476 - type: integer 
	Parameter S1_X_L2 bound to: 316 - type: integer 
	Parameter S1_X_R2 bound to: 347 - type: integer 
	Parameter S1_Y_T2 bound to: 412 - type: integer 
	Parameter S1_Y_B2 bound to: 476 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clock_digit_rom' [C:/Users/ms08948/froggerprojectyre123/froggerprojectyre123.srcs/sources_1/new/clock_digit_rom.v:10]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ms08948/froggerprojectyre123/froggerprojectyre123.srcs/sources_1/new/clock_digit_rom.v:24]
INFO: [Synth 8-6155] done synthesizing module 'clock_digit_rom' (4#1) [C:/Users/ms08948/froggerprojectyre123/froggerprojectyre123.srcs/sources_1/new/clock_digit_rom.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pixel_clk_gen' (5#1) [C:/Users/ms08948/froggerprojectyre123/froggerprojectyre123.srcs/sources_1/new/pixel_clk_gen.v:9]
INFO: [Synth 8-6157] synthesizing module 'pixel_clk_gen_best' [C:/Users/ms08948/froggerprojectyre123/froggerprojectyre123.srcs/sources_1/new/pixel_clk_gen_best.v:9]
	Parameter x_offset bound to: 100 - type: integer 
	Parameter y_offset bound to: 165 - type: integer 
	Parameter H10_X_L bound to: 92 - type: integer 
	Parameter H10_X_R bound to: 123 - type: integer 
	Parameter H10_Y_T bound to: 357 - type: integer 
	Parameter H10_Y_B bound to: 421 - type: integer 
	Parameter H1_X_L bound to: 124 - type: integer 
	Parameter H1_X_R bound to: 155 - type: integer 
	Parameter H1_Y_T bound to: 357 - type: integer 
	Parameter H1_Y_B bound to: 421 - type: integer 
	Parameter C1_X_L bound to: 156 - type: integer 
	Parameter C1_X_R bound to: 187 - type: integer 
	Parameter C1_Y_T bound to: 357 - type: integer 
	Parameter C1_Y_B bound to: 421 - type: integer 
	Parameter M10_X_L bound to: 188 - type: integer 
	Parameter M10_X_R bound to: 219 - type: integer 
	Parameter M10_Y_T bound to: 357 - type: integer 
	Parameter M10_Y_B bound to: 421 - type: integer 
	Parameter M1_X_L bound to: 220 - type: integer 
	Parameter M1_X_R bound to: 251 - type: integer 
	Parameter M1_Y_T bound to: 357 - type: integer 
	Parameter M1_Y_B bound to: 421 - type: integer 
	Parameter C2_X_L bound to: 252 - type: integer 
	Parameter C2_X_R bound to: 283 - type: integer 
	Parameter C2_Y_T bound to: 357 - type: integer 
	Parameter C2_Y_B bound to: 421 - type: integer 
	Parameter S10_X_L bound to: 284 - type: integer 
	Parameter S10_X_R bound to: 315 - type: integer 
	Parameter S10_Y_T bound to: 357 - type: integer 
	Parameter S10_Y_B bound to: 421 - type: integer 
	Parameter S1_X_L bound to: 316 - type: integer 
	Parameter S1_X_R bound to: 347 - type: integer 
	Parameter S1_Y_T bound to: 357 - type: integer 
	Parameter S1_Y_B bound to: 421 - type: integer 
	Parameter H10_X_L2 bound to: 92 - type: integer 
	Parameter H10_X_R2 bound to: 123 - type: integer 
	Parameter H10_Y_T2 bound to: 412 - type: integer 
	Parameter H10_Y_B2 bound to: 476 - type: integer 
	Parameter H1_X_L2 bound to: 124 - type: integer 
	Parameter H1_X_R2 bound to: 155 - type: integer 
	Parameter H1_Y_T2 bound to: 412 - type: integer 
	Parameter H1_Y_B2 bound to: 476 - type: integer 
	Parameter C1_X_L2 bound to: 156 - type: integer 
	Parameter C1_X_R2 bound to: 187 - type: integer 
	Parameter C1_Y_T2 bound to: 412 - type: integer 
	Parameter C1_Y_B2 bound to: 476 - type: integer 
	Parameter M10_X_L2 bound to: 188 - type: integer 
	Parameter M10_X_R2 bound to: 219 - type: integer 
	Parameter M10_Y_T2 bound to: 412 - type: integer 
	Parameter M10_Y_B2 bound to: 476 - type: integer 
	Parameter M1_X_L2 bound to: 220 - type: integer 
	Parameter M1_X_R2 bound to: 251 - type: integer 
	Parameter M1_Y_T2 bound to: 412 - type: integer 
	Parameter M1_Y_B2 bound to: 476 - type: integer 
	Parameter C2_X_L2 bound to: 252 - type: integer 
	Parameter C2_X_R2 bound to: 283 - type: integer 
	Parameter C2_Y_T2 bound to: 412 - type: integer 
	Parameter C2_Y_B2 bound to: 476 - type: integer 
	Parameter S10_X_L2 bound to: 284 - type: integer 
	Parameter S10_X_R2 bound to: 315 - type: integer 
	Parameter S10_Y_T2 bound to: 412 - type: integer 
	Parameter S10_Y_B2 bound to: 476 - type: integer 
	Parameter S1_X_L2 bound to: 316 - type: integer 
	Parameter S1_X_R2 bound to: 347 - type: integer 
	Parameter S1_Y_T2 bound to: 412 - type: integer 
	Parameter S1_Y_B2 bound to: 476 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_clk_gen_best' (6#1) [C:/Users/ms08948/froggerprojectyre123/froggerprojectyre123.srcs/sources_1/new/pixel_clk_gen_best.v:9]
INFO: [Synth 8-6157] synthesizing module 'frogger' [C:/Users/ms08948/froggerprojectyre123/froggerprojectyre123.srcs/sources_1/new/frogger.v:1]
	Parameter X_MAX bound to: 639 - type: integer 
	Parameter Y_MAX bound to: 479 - type: integer 
	Parameter OBSTACLE_RGB bound to: 12'b100100010010 
	Parameter BG_RGB bound to: 12'b000011111000 
	Parameter FROG_RGB bound to: 12'b010110110000 
	Parameter board_X_MAX bound to: 400 - type: integer 
	Parameter board_X_MIN bound to: 50 - type: integer 
	Parameter board_Y_MAX bound to: 400 - type: integer 
	Parameter board_Y_MIN bound to: 10 - type: integer 
	Parameter FROG_SIZE bound to: 6 - type: integer 
	Parameter FROG_X_START bound to: 200 - type: integer 
	Parameter FROG_Y_START bound to: 394 - type: integer 
	Parameter FROG_VELOCITY bound to: 2 - type: integer 
	Parameter OBSTACLE_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'frogger' (7#1) [C:/Users/ms08948/froggerprojectyre123/froggerprojectyre123.srcs/sources_1/new/frogger.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (8#1) [C:/Users/ms08948/froggerprojectyre123/froggerprojectyre123.srcs/sources_1/new/top.v:10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1028.332 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1028.332 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1028.332 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1028.332 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ms08948/froggerprojectyre123/froggerprojectyre123.srcs/constrs_1/new/const_vga_clock.xdc]
Finished Parsing XDC File [C:/Users/ms08948/froggerprojectyre123/froggerprojectyre123.srcs/constrs_1/new/const_vga_clock.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ms08948/froggerprojectyre123/froggerprojectyre123.srcs/constrs_1/new/const_vga_clock.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1045.848 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1045.848 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1045.848 ; gain = 17.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1045.848 ; gain = 17.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1045.848 ; gain = 17.516
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'data_reg' [C:/Users/ms08948/froggerprojectyre123/froggerprojectyre123.srcs/sources_1/new/clock_digit_rom.v:26]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1045.848 ; gain = 17.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 23    
	   2 Input   12 Bit       Adders := 10    
	   2 Input   11 Bit       Adders := 14    
	   2 Input   10 Bit       Adders := 18    
	   2 Input    6 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 16    
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 36    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 3     
	   9 Input   12 Bit        Muxes := 1     
	  14 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 5     
	   2 Input   10 Bit        Muxes := 4     
	   9 Input   10 Bit        Muxes := 1     
	 177 Input    8 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 7     
	   9 Input    4 Bit        Muxes := 2     
	   9 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 22    
	  10 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP is_best_score2, operation Mode is: (A:0xe10)*B.
DSP Report: operator is_best_score2 is absorbed into DSP is_best_score2.
DSP Report: Generating DSP is_best_score2, operation Mode is: (A:0xa)*B.
DSP Report: operator is_best_score2 is absorbed into DSP is_best_score2.
DSP Report: Generating DSP p_0_out, operation Mode is: PCIN+(D+A)*(B:0xe10).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator is_best_score2 is absorbed into DSP p_0_out.
DSP Report: operator is_best_score3 is absorbed into DSP p_0_out.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1045.848 ; gain = 17.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+--------------------------------+---------------+----------------+
|Module Name | RTL Object                     | Depth x Width | Implemented As | 
+------------+--------------------------------+---------------+----------------+
|top         | pclk/cdr/addr_reg_reg_rep      | 256x8         | Block RAM      | 
|top         | pclk/cdr2/addr_reg_reg_rep     | 256x8         | Block RAM      | 
|top         | pclkBest/cdr/addr_reg_reg_rep  | 256x8         | Block RAM      | 
|top         | pclkBest/cdr2/addr_reg_reg_rep | 256x8         | Block RAM      | 
+------------+--------------------------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping          | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top         | (A:0xe10)*B          | 8      | 12     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | (A:0xa)*B            | 3      | 4      | -      | -      | 7      | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | PCIN+(D+A)*(B:0xe10) | 4      | 12     | -      | 7      | 21     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
+------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1081.867 ; gain = 53.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1185.141 ; gain = 156.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance pclk/cdr/addr_reg_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pclk/cdr/addr_reg_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1194.195 ; gain = 165.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1194.195 ; gain = 165.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1194.195 ; gain = 165.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:45 . Memory (MB): peak = 1194.195 ; gain = 165.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:45 . Memory (MB): peak = 1194.195 ; gain = 165.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:45 . Memory (MB): peak = 1194.195 ; gain = 165.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:45 . Memory (MB): peak = 1194.195 ; gain = 165.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |   207|
|3     |DSP48E1  |     3|
|5     |LUT1     |    60|
|6     |LUT2     |   220|
|7     |LUT3     |   129|
|8     |LUT4     |   350|
|9     |LUT5     |   398|
|10    |LUT6     |   400|
|11    |RAMB18E1 |     1|
|12    |FDCE     |   106|
|13    |FDPE     |    16|
|14    |FDRE     |   163|
|15    |FDSE     |     4|
|16    |LD       |    14|
|17    |LDC      |     2|
|18    |IBUF     |     6|
|19    |OBUF     |    14|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:45 . Memory (MB): peak = 1194.195 ; gain = 165.863
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 1194.195 ; gain = 148.348
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:45 . Memory (MB): peak = 1194.195 ; gain = 165.863
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1194.195 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 227 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1194.195 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LD => LDCE: 14 instances
  LDC => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1194.195 ; gain = 165.863
INFO: [Common 17-1381] The checkpoint 'C:/Users/ms08948/froggerprojectyre123/froggerprojectyre123.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 28 14:52:27 2024...
