// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/03/b/RAM4K.hdl

/**
 * Memory of 4K registers, each 16 bit-wide. Out holds the value
 * stored at the memory location specified by address. If load==1, then 
 * the in value is loaded into the memory location specified by address 
 * (the loaded value will be emitted to out from the next time step onward).
 */

CHIP RAM4K {
    IN in[16], load, address[12];
    OUT out[16];

    PARTS:
    // Load the value into the correct register within one of eight RAM512
    // sets, and output the value
    DMux8Way(in=load, sel=address[0..2], a=la, b=lb, c=lc, d=ld,
    e=le, f=lf, g=lg, h=lh);
    RAM512(in=in, load=la, address=address[3..11], out=one);
    RAM512(in=in, load=lb, address=address[3..11], out=two);
    RAM512(in=in, load=lc, address=address[3..11], out=three);
    RAM512(in=in, load=ld, address=address[3..11], out=four);
    RAM512(in=in, load=le, address=address[3..11], out=five);
    RAM512(in=in, load=lf, address=address[3..11], out=six);
    RAM512(in=in, load=lg, address=address[3..11], out=seven);
    RAM512(in=in, load=lh, address=address[3..11], out=eight);
    Mux8Way16(a=one, b=two, c=three, d=four, 
    e=five, f=six, g=seven, h=eight, sel=address[0..2], out=out);
}