#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Thu Oct 21 13:59:18 2021
# Process ID: 14292
# Current directory: C:/Users/andrew_clinkenbeard1/Box/SOC/Basic_FPro2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3116 C:\Users\andrew_clinkenbeard1\Box\SOC\Basic_FPro2\Basic_FPro2.xpr
# Log file: C:/Users/andrew_clinkenbeard1/Box/SOC/Basic_FPro2/vivado.log
# Journal file: C:/Users/andrew_clinkenbeard1/Box/SOC/Basic_FPro2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/andrew_clinkenbeard1/Box/SOC/Basic_FPro2/Basic_FPro2.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/andrew_clinkenbeard1/Box/SOC/Basic_FPro2/Basic_FPro2.srcs/sources_1/ip/cpu/cpu.xci'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/andrew_clinkenbeard1/Box/SOC/Basic_FPro2/Basic_FPro2.srcs/constrs_1/imports/SOC/Nexys4_DDR_chu.xdc'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/XilinxVitis/Vivado/2021.1/data/ip'.
ERROR: [Common 17-53] User Exception: No open project. Please create or open a project before executing this command.
ERROR: [IP_Flow 19-3475] Tcl error in init_params procedure for IP 'cpu'. ERROR: [Common 17-53] User Exception: No open project. Please create or open a project before executing this command.

open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 1313.520 ; gain = 0.000
ERROR: [Common 17-39] 'open_project' failed due to earlier errors.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/andrew_clinkenbeard1/Box/SOC/Basic_FPro2/Basic_FPro2.srcs/sources_1/ip/cpu/cpu.xci] -no_script -reset -force -quiet
remove_files  C:/Users/andrew_clinkenbeard1/Box/SOC/Basic_FPro2/Basic_FPro2.srcs/sources_1/ip/cpu/cpu.xci
create_ip -name microblaze_mcs -vendor xilinx.com -library ip -version 3.0 -module_name cpu
set_property -dict [list CONFIG.MEMSIZE {131072} CONFIG.USE_IO_BUS {1} CONFIG.Component_Name {cpu}] [get_ips cpu]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'cpu' to 'cpu' is not allowed and is ignored.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /ilmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /dlmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /iomodule_0/SLMB/Reg'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /iomodule_0/SLMB/IO'
generate_target {instantiation_template} [get_files c:/Users/andrew_clinkenbeard1/Box/SOC/Basic_FPro2/Basic_FPro2.srcs/sources_1/ip/cpu_1/cpu.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpu'...
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  c:/Users/andrew_clinkenbeard1/Box/SOC/Basic_FPro2/Basic_FPro2.srcs/sources_1/ip/cpu_1/cpu.xci]
generate_target all [get_files  c:/Users/andrew_clinkenbeard1/Box/SOC/Basic_FPro2/Basic_FPro2.srcs/sources_1/ip/cpu_1/cpu.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpu'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpu'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpu'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpu'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpu'...
Exporting to file c:/Users/andrew_clinkenbeard1/Box/SOC/Basic_FPro2/Basic_FPro2.gen/sources_1/ip/cpu_1/bd_0/hw_handoff/cpu.hwh
Generated Block Design Tcl file c:/Users/andrew_clinkenbeard1/Box/SOC/Basic_FPro2/Basic_FPro2.gen/sources_1/ip/cpu_1/bd_0/hw_handoff/cpu_bd.tcl
Generated Hardware Definition File c:/Users/andrew_clinkenbeard1/Box/SOC/Basic_FPro2/Basic_FPro2.gen/sources_1/ip/cpu_1/bd_0/synth/cpu.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1440.426 ; gain = 126.906
export_ip_user_files -of_objects [get_files c:/Users/andrew_clinkenbeard1/Box/SOC/Basic_FPro2/Basic_FPro2.srcs/sources_1/ip/cpu_1/cpu.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/andrew_clinkenbeard1/Box/SOC/Basic_FPro2/Basic_FPro2.srcs/sources_1/ip/cpu_1/cpu.xci] -directory C:/Users/andrew_clinkenbeard1/Box/SOC/Basic_FPro2/Basic_FPro2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/andrew_clinkenbeard1/Box/SOC/Basic_FPro2/Basic_FPro2.ip_user_files -ipstatic_source_dir C:/Users/andrew_clinkenbeard1/Box/SOC/Basic_FPro2/Basic_FPro2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/andrew_clinkenbeard1/Box/SOC/Basic_FPro2/Basic_FPro2.cache/compile_simlib/modelsim} {questa=C:/Users/andrew_clinkenbeard1/Box/SOC/Basic_FPro2/Basic_FPro2.cache/compile_simlib/questa} {riviera=C:/Users/andrew_clinkenbeard1/Box/SOC/Basic_FPro2/Basic_FPro2.cache/compile_simlib/riviera} {activehdl=C:/Users/andrew_clinkenbeard1/Box/SOC/Basic_FPro2/Basic_FPro2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [filemgmt 20-965] The target 'instantiation_template' is not supported by the file: c:/Users/andrew_clinkenbeard1/Box/SOC/Basic_FPro2/Basic_FPro2.gen/sources_1/ip/cpu_1/bd_0/bd_3914.bd
WARNING: [filemgmt 20-965] The target 'changelog' is not supported by the file: c:/Users/andrew_clinkenbeard1/Box/SOC/Basic_FPro2/Basic_FPro2.gen/sources_1/ip/cpu_1/bd_0/bd_3914.bd
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
file mkdir C:/Users/andrew_clinkenbeard1/Box/SOC/Basic_FPro2/Basic_FPro2.srcs/sources_1/new
close [ open C:/Users/andrew_clinkenbeard1/Box/SOC/Basic_FPro2/Basic_FPro2.srcs/sources_1/new/hw3.sv w ]
add_files C:/Users/andrew_clinkenbeard1/Box/SOC/Basic_FPro2/Basic_FPro2.srcs/sources_1/new/hw3.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 21 15:17:07 2021...
