{
    "code": "module TopModule (\n    input logic clk,\n    input logic areset,\n    input logic bump_left,\n    input logic bump_right,\n    input logic ground,\n    input logic dig,\n    output logic walk_left,\n    output logic walk_right,\n    output logic aaah,\n    output logic digging\n);\n\n    typedef enum logic [1:0] {\n        STATE_WALK_LEFT,\n        STATE_WALK_RIGHT,\n        STATE_FALL,\n        STATE_DIG\n    } state_t;\n\n    state_t current_state, next_state;\n\n    // State transition logic\n    always @(*) begin\n        next_state = current_state;\n        aaah = 1'b0;\n        digging = 1'b0;\n        \n        case (current_state)\n            STATE_WALK_LEFT: begin\n                if (!ground) begin\n                    next_state = STATE_FALL;\n                    aaah = 1'b1;\n                end else if (dig) begin\n                    next_state = STATE_DIG;\n                end else if (bump_right) begin\n                    next_state = STATE_WALK_RIGHT;\n                end\n            end\n            \n            STATE_WALK_RIGHT: begin\n                if (!ground) begin\n                    next_state = STATE_FALL;\n                    aaah = 1'b1;\n                end else if (dig) begin\n                    next_state = STATE_DIG;\n                end else if (bump_left) begin\n                    next_state = STATE_WALK_LEFT;\n                end\n            end\n            \n            STATE_FALL: begin\n                if (ground) begin\n                    if (current_state == STATE_WALK_LEFT) begin\n                        next_state = STATE_WALK_LEFT;\n                    end else begin\n                        next_state = STATE_WALK_RIGHT;\n                    end\n                end\n            end\n            \n            STATE_DIG: begin\n                if (!ground) begin\n                    next_state = STATE_FALL;\n                    aaah = 1'b1;\n                end\n            end\n            \n            default: next_state = STATE_WALK_LEFT;\n        endcase\n    end\n\n    // State register with synchronous reset\n    always @(posedge clk) begin\n        if (areset) begin\n            current_state <= STATE_WALK_LEFT;\n        end else begin\n            current_state <= next_state;\n        end\n    end\n\n    // Output logic\n    assign walk_left = (current_state == STATE_WALK_LEFT);\n    assign walk_right = (current_state == STATE_WALK_RIGHT);\n    \n    // Digging output\n    assign digging = (current_state == STATE_DIG);\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "C"
    }
}