{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1560251342401 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560251342417 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 11 19:09:02 2019 " "Processing started: Tue Jun 11 19:09:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560251342417 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560251342417 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off I2C_DHT -c I2C_DHT " "Command: quartus_map --read_settings_files=on --write_settings_files=off I2C_DHT -c I2C_DHT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560251342417 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1560251342870 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1560251342870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_dht.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_dht.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_DHT " "Found entity 1: I2C_DHT" {  } { { "I2C_DHT.v" "" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/I2C_DHT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560251352555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560251352555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C " "Found entity 1: I2C" {  } { { "I2C.v" "" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/I2C.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560251352555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560251352555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_1khz.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_1khz.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_1KHZ " "Found entity 1: CLK_1KHZ" {  } { { "CLK_1KHZ.v" "" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/CLK_1KHZ.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560251352555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560251352555 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DHT22.v(53) " "Verilog HDL information at DHT22.v(53): always construct contains both blocking and non-blocking assignments" {  } { { "DHT22.v" "" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/DHT22.v" 53 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1560251352555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dht22.v 1 1 " "Found 1 design units, including 1 entities, in source file dht22.v" { { "Info" "ISGN_ENTITY_NAME" "1 DHT22 " "Found entity 1: DHT22" {  } { { "DHT22.v" "" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/DHT22.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560251352555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560251352555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BIN2BCD " "Found entity 1: BIN2BCD" {  } { { "BIN2BCD.v" "" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/BIN2BCD.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560251352555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560251352555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 Seg7 " "Found entity 1: Seg7" {  } { { "Seg7.v" "" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/Seg7.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560251352555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560251352555 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ck1Khz I2C_DHT.v(16) " "Verilog HDL Implicit Net warning at I2C_DHT.v(16): created implicit net for \"ck1Khz\"" {  } { { "I2C_DHT.v" "" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/I2C_DHT.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560251352555 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "I2C_DHT " "Elaborating entity \"I2C_DHT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1560251352586 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clk_1mhz.v 1 1 " "Using design file clk_1mhz.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_1MHZ " "Found entity 1: CLK_1MHZ" {  } { { "clk_1mhz.v" "" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/clk_1mhz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560251352602 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1560251352602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_1MHZ CLK_1MHZ:clk_1MHz " "Elaborating entity \"CLK_1MHZ\" for hierarchy \"CLK_1MHZ:clk_1MHz\"" {  } { { "I2C_DHT.v" "clk_1MHz" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/I2C_DHT.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560251352602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_1KHZ CLK_1KHZ:clk_1KHz " "Elaborating entity \"CLK_1KHZ\" for hierarchy \"CLK_1KHZ:clk_1KHz\"" {  } { { "I2C_DHT.v" "clk_1KHz" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/I2C_DHT.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560251352602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BIN2BCD BIN2BCD:bin2bcd " "Elaborating entity \"BIN2BCD\" for hierarchy \"BIN2BCD:bin2bcd\"" {  } { { "I2C_DHT.v" "bin2bcd" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/I2C_DHT.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560251352602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seg7 Seg7:seg7 " "Elaborating entity \"Seg7\" for hierarchy \"Seg7:seg7\"" {  } { { "I2C_DHT.v" "seg7" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/I2C_DHT.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560251352602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DHT22 DHT22:dht22 " "Elaborating entity \"DHT22\" for hierarchy \"DHT22:dht22\"" {  } { { "I2C_DHT.v" "dht22" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/I2C_DHT.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560251352617 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DHT22.v(66) " "Verilog HDL Case Statement information at DHT22.v(66): all case item expressions in this case statement are onehot" {  } { { "DHT22.v" "" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/DHT22.v" 66 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1560251352617 "|I2C_DHT|DHT22:dht22"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C I2C:i2c " "Elaborating entity \"I2C\" for hierarchy \"I2C:i2c\"" {  } { { "I2C_DHT.v" "i2c" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/I2C_DHT.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560251352617 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "datain I2C.v(57) " "Verilog HDL or VHDL warning at I2C.v(57): object \"datain\" assigned a value but never read" {  } { { "I2C.v" "" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/I2C.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560251352617 "|I2C_DHT|I2C:i2c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C.v(68) " "Verilog HDL assignment warning at I2C.v(68): truncated value with size 32 to match size of target (8)" {  } { { "I2C.v" "" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/I2C.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560251352617 "|I2C_DHT|I2C:i2c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 I2C.v(104) " "Verilog HDL assignment warning at I2C.v(104): truncated value with size 32 to match size of target (3)" {  } { { "I2C.v" "" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/I2C.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560251352617 "|I2C_DHT|I2C:i2c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C.v(110) " "Verilog HDL assignment warning at I2C.v(110): truncated value with size 32 to match size of target (8)" {  } { { "I2C.v" "" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/I2C.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560251352617 "|I2C_DHT|I2C:i2c"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "I2C.v" "" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/I2C.v" 40 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1560251353445 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1560251353445 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] VCC " "Pin \"seg\[7\]\" is stuck at VCC" {  } { { "I2C_DHT.v" "" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/I2C_DHT.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560251353898 "|I2C_DHT|seg[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] VCC " "Pin \"led\[0\]\" is stuck at VCC" {  } { { "I2C_DHT.v" "" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/I2C_DHT.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560251353898 "|I2C_DHT|led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] VCC " "Pin \"led\[1\]\" is stuck at VCC" {  } { { "I2C_DHT.v" "" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/I2C_DHT.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560251353898 "|I2C_DHT|led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] VCC " "Pin \"led\[2\]\" is stuck at VCC" {  } { { "I2C_DHT.v" "" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/I2C_DHT.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560251353898 "|I2C_DHT|led[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1560251353898 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1560251353977 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2C:i2c\|incycle High " "Register I2C:i2c\|incycle will power up to High" {  } { { "I2C.v" "" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/I2C.v" 40 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1560251354101 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1560251354101 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1560251354992 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/output_files/I2C_DHT.map.smsg " "Generated suppressed messages file D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/output_files/I2C_DHT.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560251355039 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1560251355148 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560251355148 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[1\] " "No output dependent on input pin \"sw\[1\]\"" {  } { { "I2C_DHT.v" "" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/I2C_DHT.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560251355257 "|I2C_DHT|sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "I2C_DHT.v" "" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/I2C_DHT.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560251355257 "|I2C_DHT|sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "I2C_DHT.v" "" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/I2C_DHT.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560251355257 "|I2C_DHT|sw[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1560251355257 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "667 " "Implemented 667 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1560251355257 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1560251355257 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1560251355257 ""} { "Info" "ICUT_CUT_TM_LCELLS" "643 " "Implemented 643 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1560251355257 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1560251355257 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560251355289 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 11 19:09:15 2019 " "Processing ended: Tue Jun 11 19:09:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560251355289 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560251355289 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560251355289 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1560251355289 ""}
