<dec f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.h' l='114' type='llvm::MCOperand llvm::AMDGPUDisassembler::decodeOperand_SReg_64_XEXEC(unsigned int Val) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='132' macro='1' u='c' c='_ZL32DecodeSReg_64_XEXECRegisterClassRN4llvm6MCInstEjmPKv'/>
<def f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='791' ll='793' type='llvm::MCOperand llvm::AMDGPUDisassembler::decodeOperand_SReg_64_XEXEC(unsigned int Val) const'/>
