INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tiwar/OneDrive/Desktop/vivadoProjects/clock_divider/clock_divider.srcs/sources_1/new/divider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tiwar/OneDrive/Desktop/vivadoProjects/clock_divider/clock_divider.srcs/sim_1/new/divider_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_sim
