verilog xil_defaultlib "../../IB_LUT.srcs/sources_1/imports/cnu_6_bram/define.v" --include "../../IB_LUT.srcs/sources_1/imports/cnu_6_bram" \
"../../IB_LUT.srcs/sources_1/imports/cnu_6_bram/define.v" \
"../../IB_LUT.ip_user_files/bd/IB_RAM/sim/IB_RAM.v" \
"../../IB_LUT.ip_user_files/bd/IB_RAM/ip/IB_RAM_blk_mem_gen_1_0/sim/IB_RAM_blk_mem_gen_1_0.v" \
"../../IB_LUT.srcs/sources_1/imports/hdl/IB_RAM_wrapper.v" \
"../../IB_LUT.srcs/sources_1/imports/cnu_6_bram/cnu6_ib_map.v" \
"../../IB_LUT.srcs/sources_1/new/cnu_ib_lut_ram.v" \

verilog xil_defaultlib "glbl.v"

nosort
