Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.21 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.21 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\sc_lut.v" into library work
Parsing module <sc_lut>.
Parsing verilog file "sc_lut_init.v" included at line 22.
Analyzing Verilog file "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\sine.v" into library work
Parsing module <sine>.
Analyzing Verilog file "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\clkgen.v" into library work
Parsing module <clkgen>.
Analyzing Verilog file "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\i2s_out.v" into library work
Parsing module <i2s_out>.
Analyzing Verilog file "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\audiogen.v" into library work
Parsing module <audiogen>.
Analyzing Verilog file "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\i2s_tst.v" into library work
Parsing module <i2s_tst>.
Analyzing Verilog file "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\vga_sync.v" into library work
Parsing module <vga_sync>.
Analyzing Verilog file "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\UART.v" into library work
Parsing module <UART>.
Analyzing Verilog file "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\timer.v" into library work
Parsing module <timer>.
Analyzing Verilog file "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\separadorMensajes.v" into library work
Parsing module <separadorMensajes>.
Analyzing Verilog file "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\selector_posicion_x.v" into library work
Parsing module <selector_posicion_x>.
Analyzing Verilog file "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\seleccionador_color_cubo.v" into library work
Parsing module <seleccionador_color_cubo>.
Analyzing Verilog file "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\rotadorDisplays.v" into library work
Parsing module <rotadorDisplays>.
Analyzing Verilog file "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\retardadorReloj.v" into library work
Parsing module <retardadorReloj>.
Analyzing Verilog file "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\registro_siguiente_cubo.v" into library work
Parsing module <registro_siguiente_cubo>.
Analyzing Verilog file "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\registro_puntaje.v" into library work
Parsing module <registro_puntaje>.
Analyzing Verilog file "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\MUX_RGB.v" into library work
Parsing module <MUX_RGB>.
Analyzing Verilog file "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\MUX_MensajeActual.v" into library work
Parsing module <MUX_MensajeActual>.
Analyzing Verilog file "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\LFSR.v" into library work
Parsing module <LFSR>.
Parsing module <LFSR_3bits>.
Parsing module <LFSR_5bits>.
Analyzing Verilog file "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\habilitador_cubos.v" into library work
Parsing module <habilitador_cubos>.
Analyzing Verilog file "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\GenerarSonido.v" into library work
Parsing module <GenerarSonido>.
Analyzing Verilog file "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\deco_configuracion_cubos.v" into library work
Parsing module <deco_configuracion_cubos>.
Analyzing Verilog file "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\decoAnodosDisplay.v" into library work
Parsing module <decoAnodosDisplay>.
Analyzing Verilog file "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\Cubo.v" into library work
Parsing module <Cubo>.
Analyzing Verilog file "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\convertidorDecToHexAscii.v" into library work
Parsing module <convertidorDecToHexAscii>.
Analyzing Verilog file "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\Convertidor.v" into library work
Parsing module <Convertidor>.
Analyzing Verilog file "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\control_posiciones.v" into library work
Parsing module <control_posiciones>.
Analyzing Verilog file "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\control_cubos.v" into library work
Parsing module <control_cubos>.
Analyzing Verilog file "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\continuadorPeriodo.v" into library work
Parsing module <continuadorPeriodo>.
Analyzing Verilog file "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\Canasta.v" into library work
Parsing module <Canasta>.
Analyzing Verilog file "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\Bin_to_BCD.v" into library work
Parsing module <Bin_to_BCD>.
Analyzing Verilog file "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\main.v" into library work
Parsing module <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <main>.

Elaborating module <Canasta>.

Elaborating module <UART>.
WARNING:HDLCompiler:413 - "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\UART.v" Line 66: Result of 32-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\UART.v" Line 69: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\UART.v" Line 109: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\UART.v" Line 110: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\UART.v" Line 118: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\UART.v" Line 124: Result of 32-bit expression is truncated to fit in 3-bit target.

Elaborating module <Convertidor>.

Elaborating module <timer(BITS_NECESARIOS=33,CANTIDAD_UNIDADES_TIEMPO=60,CANTIDAD_PULSOS_CUENTA=110000000)>.

Elaborating module <control_cubos>.
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\main.v" Line 125: Assignment to finalizar ignored, since the identifier is never used

Elaborating module <timer>.
WARNING:HDLCompiler:413 - "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\timer.v" Line 44: Result of 31-bit expression is truncated to fit in 30-bit target.

Elaborating module <LFSR_5bits>.
WARNING:HDLCompiler:413 - "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\LFSR.v" Line 90: Result of 6-bit expression is truncated to fit in 5-bit target.

Elaborating module <selector_posicion_x>.

Elaborating module <control_posiciones>.

Elaborating module <registro_siguiente_cubo>.
WARNING:HDLCompiler:413 - "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\registro_siguiente_cubo.v" Line 23: Result of 6-bit expression is truncated to fit in 5-bit target.

Elaborating module <habilitador_cubos>.
WARNING:HDLCompiler:413 - "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\habilitador_cubos.v" Line 25: Result of 32-bit expression is truncated to fit in 5-bit target.

Elaborating module <LFSR_3bits>.
WARNING:HDLCompiler:413 - "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\LFSR.v" Line 61: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <deco_configuracion_cubos>.

Elaborating module <vga_sync>.
WARNING:HDLCompiler:413 - "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\vga_sync.v" Line 50: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\vga_sync.v" Line 73: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\vga_sync.v" Line 83: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <Cubo>.
WARNING:HDLCompiler:413 - "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\Cubo.v" Line 149: Result of 32-bit expression is truncated to fit in 2-bit target.

Elaborating module <seleccionador_color_cubo>.

Elaborating module <MUX_RGB>.
WARNING:HDLCompiler:604 - "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\main.v" Line 315: Module instantiation should have an instance name

Elaborating module <registro_puntaje>.
WARNING:HDLCompiler:604 - "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\main.v" Line 328: Module instantiation should have an instance name

Elaborating module <continuadorPeriodo>.
WARNING:HDLCompiler:413 - "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\continuadorPeriodo.v" Line 54: Result of 26-bit expression is truncated to fit in 25-bit target.

Elaborating module <GenerarSonido>.

Elaborating module <i2s_tst>.

Elaborating module <audiogen>.

Elaborating module <sine>.

Elaborating module <sc_lut(asz=10,dsz=14)>.

Elaborating module
<RAMB16_S18(INIT_00=256'b0110000101100000010110110001100001010100110100000100111010001000010010000100000001000001111110000011101110110000001101010110100000101111001000000010100011011000001000101001000000011100010010000001011000000000000011111011100000001001011100000000001100101,INIT_01=256'b01100010111011000101111111001000010111001010010001011001100000000101011001100000010100110011110001010000000110000100110011110100010010011101000001000110101011000100001110001000010000000110010000111101010000000011101000011100001101101111100000110011110101,INIT_02=256'b010010101000110001001000111110100100011101101010010001011101100001000100010010000100001010110110010000010010010000111111100101000011111000000010001111000111000000111010111000000011100101001110001101111011110000110110001010100011010010011010001100110000100,INIT_03=256'b011000111001011001100010000001100110000001110110010111101110011001011101010101000101101111000100010110100011010001011000101001000101011100010010010101011000001001010011111100100101001001100000010
100001101000001001111001111100100110110101110010011000001110,INIT_04=256'b011111001001001001111011000000100111100101110100011101111110010001110110010101000111010011000100011100110011011001110001101001100111000000010110011011101000011001101100111101100110101101100110011010011101011001101000010001100110011010110110011001010010011,INIT_05=256'b0100101010111101010010011111011001001001001011110100100001101000010001111010000101000110110110100100011000010010010001010100101101000100100001000100001110111101010000101111010101000010001011100100000101100111010000001001111100111111110110000011111100010000,INIT_06=256'b0101011100100101010101100101111101010101100110010101010011010010010101000000110001010011010001100101001001111111010100011011100101010000111100100101000000101100010011110110010101001110100111110100110111011000010011010001000101001100010010100100101110000100,INIT_07=256'b011000111000000001100010101110110110000111110110011000010011000001100000011010110101111110100101010111101110000001011110000110100101110101010
1000101110010001111010110111100100101011011000000110101101000111101010110010111011101011000101100010101011111101011,INIT_08=256'b0110111111001100011011110000011101101110010000110110110101111111011011001011101001101011111101100110101100110001011010100110110101101001101010000110100011100011011010000001111001100111010110010110011010010101011001011100111101100101000010100110010001000101,INIT_09=256'b0111110000000110011110110100001101111010100000000111100110111101011110001111100101111000001101100111011101110010011101101010111101110101111010110111010100101000011101000110010001110011101000000111001011011100011100100001100001110001010101000111000010010000,INIT_0A=256'b1000100000101101100001110110110010000110101010101000010111101000100001010010010110000100011000111000001110100001100000101101111110000010000111001000000101011010100000001001011101111111110101010111111100010010011111100100111101111101100011000111110011001001,INIT_0B=256'b1001010001000000100100110111111110010010101111111001000111111110100100010011110110010
000011111001000111110111011100011101111101010001110001110011000110101111000100011001011011110001011111101011000101100110100100010100111001010001001101100011000100011101111,INIT_0C=256'b1010000000111011100111110111110010011110101111011001110111111110100111010011111110011100011111111001101111000000100110110000000010011010010000001001100110000001100110001100000110011000000000011001011101000001100101101000000110010101110000001001010100000000,INIT_0D=256'b1010110000011110101010110110000010101010101000111010100111100101101010010010100010101000011010101010011110101100101001101110111010100110001100001010010101110001101001001011001110100011111101011010001100110110101000100111100010100001101110011010000011111010,INIT_0E=256'b1011011111100110101101110010101010110110011011101011010110110011101101001111011110110100001110101011001101111110101100101100001010110010000001011011000101001001101100001000110010101111110011111010111100010010101011100101010110101101100110001010110011011011,INIT_0F=256'b11000011100100101100001011011
00011000010000111101100000101100100110000001010101010111111111011111011111100110101101111100111101010111101110000001011110100000101101111000100101010111011100011111011101011010100101110100001100010111001010111011011100010100010,INIT_10=256'b1100111100011111110011100110100011001101101011111100110011110111110011000011111111001011100001111100101011001110110010100001010111001001010111011100100010100100110001111110101111000111001100011100011001111000110001011011111111000101000001011100010001001100,INIT_11=256'b1101101010001101110110011101011111011001001000011101100001101011110101111011010111010110111111101101011001001000110101011001000111010100110110101101010000100011110100110110110011010010101101011101000111111110110100010100011111010000100011111100111111010111,INIT_12=256'b111001011101100111100101001001011110010001110010111000111011111011100011000010011110001001010101111000011010000111100000111011001110000000111000110111111000001111011110110011101101111000011001110111010110001111011100101011101101101111111001110
1101101000011,INIT_13=256'b1111000100000010111100000101000011101111100111111110111011101101111011100011101111101101100010011110110011010111111011000010010011101011011100101110101010111111111010100000110111101001010110101110100010100111111001111111010011100111010000001110011010001101,INIT_14=256'b1111110000000101111110110101011011111010101001111111100111110111111110010100100011111000100110001111011111101000111101110011100011110110100010001111010111011000111101010010011111110100011101111111001111000110111100110001010111110010011001001111000110110011,INIT_15=256'b011011100010000001100011010100000101100010000000010011011011000001000010111000000011100000010000001011010100000000100010011000000001011110000000000011001011000000000001110111111111011011101111111011000000111111100001001011111101011000111111110010110100,INIT_16=256'b01000110010110000100001110110000010000010000010000111110010111000011101110110100001110010000100000110110010111000011001110110000001100010000010000101110010110000010101110101000001010001111100
000100110010011000010001110011100001000001110100000011110001110,INIT_17=256'b01110000100000000110110111100000011010110100010001101000101001000110011000000100011000110110010001100000110001000101111000100100010110111000000001011000110111000101011000111000010100111001010001010000111100000100111001001100010010111010010001001001000000,INIT_18=256'b010011001111110001001011101100100100101001101000010010010001111001000111110101000100011010001010010001010100000001000011111101000100001010101000010000010101110001000000000100000011111011000100001111010111011000111100001010100011101011011100001110011000111,INIT_19=256'b011000010101110001100000000110000101111011010110010111011001001001011100010011000101101100001000010110011100001001011000011111100101011100111000010101011111000001010100101010100101001101100100010100100001110001010000110101000100111110001100010011100100010,INIT_1A=256'b011101010110000001110100001000100111001011100100011100011010011001110000011010000110111100101000011011011110101001101100101010100110101101101
010011010100010101001101000111010000110011110101000011001100110011001100101001001000110001111100010011000101010000,INIT_1B=256'b0100010010000001010000111110010101000011010010010100001010101101010000100001000101000001011101010100000011011000010000000011101100111111100111100011111100000001001111100110010000111101110001100011110100101001001111001000101100111011111011010011101101001110,INIT_1C=256'b0100111000100000010011011000011101001100111011110100110001010110010010111011110101001011001001000100101010001010010010011111000101001001010101110100100010111101010010000010001001000111100010000100011011101101010001100101001101000101101101110100010100011100,INIT_1D=256'b0101011110001011010101101111011001010110011000010101010111001011010101010011010101010100100111110101010000001001010100110111001101010010110111000101001001000101010100011010111001010001000101110101000010000000010011111110100001001111010100000100111010111000,INIT_1E=256'b01100000110000100110000000110000010111111001111001011111000011000101111001111001010111
01111001110101110101010100010111001100000101011100001011010101101110011010010110110000011001011010011100100101100111011110010110010100101001011000101101010101100000100000,INIT_1F=256'b0110100111000010011010010011010001101000101001010110100000010110011001111000011101100110111110000110011001101000011001011101100101100101010010010110010010111001011001000010100001100011100110000110001100000111011000100111011001100001111001010110000101010100,INIT_20=256'b0111001010001010011100100000000001110001011101000111000011101001011100000101111001101111110100100110111101000110011011101011101001101110001011010110110110100001011011010001010001101100100001110110101111111001011010110110110001101010110111100110101001010000,INIT_21=256'b0111101100011010011110101001001001111010000010110111100110000011011110001111101101111000011100110111011111101011011101110110001001110110110110010111011001010000011101011100011101110101001111010111010010110100011101000010101001110011100111110111001100010101,INIT_22=256'b100000110110111010000010111010
1110000010011001111000000111100011100000010101111110000000110110101000000001010110011111111101000101111111010010110111111011000110011111100100000001111101101110100111110100110100011111001010111001111100001001110111101110100001,INIT_23=256'b1000101110000111100010110000100010001010100010001000101000000111100010011000011110001001000001101000100010000101100010000000010010000111100000101000011100000001100001100111111110000101111111011000010101111010100001001111100010000100011101011000001111110010,INIT_24=256'b1001001101100011100100101110100010010010011010111001000111101111100100010111001010010000111101011001000001111000100011111111101110001111011111011000111011111111100011101000000110001110000000111000110110000100100011010000010110001100100001101000110000000111,INIT_25=256'b1001101100000001100110101000100110011010000100011001100110011000100110010010000010011000101001111001100000101101100101111011010010010111001110101001011011000000100101100100011010010101110011001001010101010001100101001101011010010100010110111001
001111011111,INIT_26=256'b1010001001100000101000011110110010100001011101111010000100000011101000001000111010100000000110011001111110100100100111110010111010011110101110011001111001000010100111011100110010011101010101101001110011011111100111000110100010011011111100011001101101111001,INIT_27=256'b1010100101111110101010010000111010101000100111011010100000101101101001111011110010100111010010111010011011011010101001100110100110100101111101111010010110000101101001010001001110100100101000001010010000101101101000111011101010100011010001111010001011010100,INIT_28=256'b1011000001011010101011111110111010101111100000101010111100010110101011101010100110101110001111001010110111001111101011010110001010101100111101001010110010000110101011000001100010101011101010101010101100111011101010101100110010101010010111011010100111101101,INIT_29=256'b10110110111101001011011010001100101101100010010010110101101111001011010101010100101101001110101110110100100000101011010000011001101100111010111110110011010001011011001011011011101100100111
00011011001000000111101100011001110010110001001100011011000011000110,INIT_2A=256'b1011110101001010101111001110011010111100100000111011110000011111101110111011101010111011010101101011101011110001101110101000110010111010001001111011100111000010101110010101110010111000111101101011100010010000101110000010100110110111110000101011011101011011,INIT_2B=256'b1100001101011011110000101111110011000010100111011100001000111101110000011101110111000001011111011100000100011101110000001011110011000000010110111011111111111010101111111001100010111111001101101011111011010100101111100111001010111110000100001011110110101101,INIT_2C=256'b1100100100100111110010001100110011001000011100011100100000010110110001111011101011000111010111101100011100000010110001101010011011000110010010011100010111101101110001011000111111000101001100101100010011010100110001000111011011000100000110001100001110111010,INIT_2D=256'b110011101010110011001110010101101100110111111111110011011010100011001101010100011100110011111010110011001010001011001100010010101100
1011111100101100101110011010110010110100000111001010111010001100101010001111110010100011010111001001110110111100100110000001,INIT_2E=256'b1101001111101010110100111001100011010011010001101101001011110011110100101010000111010010010011101101000111111011110100011010011111010001010101001101000100000000110100001010101111010000010101111101000000000010110011111010110111001111010101111100111100000010,INIT_2F=256'b1101100011011111110110001001001011011000010001011101011111110111110101111010100111010111010110101101011100001100110101101011110111010110011011101101011000011110110101011100111011010101011111101101010100101110110101001101110111010100100011001101010000111011,INIT_30=256'b1101110110001100110111010100001111011100111110101101110010110001110111000110100011011100000111101101101111010100110110111000101011011011001111111101101011110100110110101010100111011010010111011101101000010001110110011100010111011001011110011101100100101100,INIT_31=256'b1110000111101111111000011010101111100001011001111110000100100010111000001101
110111100000100110001110000001010011111000000000110111011111110001111101111110000001110111110011101011011110111100111101111010101100110111100110010011011110000111011101110111010100,INIT_32=256'b1110011000001000111001011100100111100101100010011110010101001001111001010000100111100100110010001110010010000111111001000100011011100100000001011110001111000011111000111000000111100011001111111110001011111100111000101011101011100010011101101110001000110011,INIT_33=256'b1110100111010110111010011001101111101001011000001110100100100101111010001110100111101000101011101110100001110010111010000011010111100111111110001110011110111011111001110111111011100111010000001110011100000011111001101100010011100110100001101110011001000111,INIT_34=256'b1110110101011000111011010010001011101100111011001110110010110110111011000111111111101100010010001110110000010000111010111101100111101011101000011110101101101000111010110011000011101010111101111110101010111110111010101000010011101010010010101110101000010000,INIT_35=256'b11110000100011111111
00000101110111110000001011001110111111111010111011111100100011101111100101101110111101100011111011110011000011101110111111011110111011001001111011101001011011101110011000011110111000101101111011011111100011101101110000111110110110001110,INIT_36=256'b1111001101111000111100110100110011110011000111111111001011110010111100101100010111110010100101111111001001101010111100100011101111110010000011011111000111011110111100011010111111110001100000001111000101010000111100010010000011110000111100001111000010111111,INIT_37=256'b1111011000010101111101011110110111110101110001101111010110011101111101010111010111110101010011001111010100100011111101001111101011110100110100001111010010100110111101000111110011110100010100011111010000100111111100111111101111110011110100001111001110100100,INIT_38=256'b111110000110010011111000010000011111100000011110111101111111101111110111110110001111011110110100111101111000111111110111011010111111011101000110111101110010000111110110111111001111011011010110111101101011000011110110100010101111011001
1000111111011000111100,INIT_39=256'b1111101001100110111110100100100011111010001010101111101000001011111110011110110111111001110011011111100110101110111110011000111111111001011011111111100101001110111110010010111011111001000011011111100011101100111110001100101011111000101010011111100010000110,INIT_3A=256'b1111110000011001111111000000000011111011111001111111101111001101111110111011001111111011100110011111101101111111111110110110010011111011010010011111101100101110111110110001001011111010111101101111101011011010111110101011110111111010101000001111101010000011,INIT_3B=256'b1111110101111110111111010110101011111101010101101111110101000001111111010010110011111101000101111111110100000001111111001110101111111100110101011111110010111111111111001010100011111100100100011111110001111010111111000110001011111100010010101111110000110010,INIT_3C=256'b1111111010010100111111101000010111111110011101101111111001100110111111100101011011111110010001101111111000110101111111100010010011111110000100111111111000000001111111011111000011
111101110111011111110111001011111111011011100011111101101001011111110110010010,INIT_3D=256'b1111111101011100111111110101001011111111010001111111111100111101111111110011001011111111001001101111111100011010111111110000111011111111000000101111111011110101111111101110100111111110110110111111111011001110111111101100000011111110101100101111111010100011,INIT_3E=256'b1111111111010101111111111101000011111111110010101111111111000100111111111011111011111111101110001111111110110001111111111010101011111111101000101111111110011011111111111001001111111111100010101111111110000010111111110111100111111111011100001111111101100110,INIT_3F=256'b1111111111111111111111111111111111111111111111101111111111111101111111111111110011111111111110101111111111111000111111111111011011111111111101001111111111110001111111111110111011111111111010111111111111100111111111111110001111111111110111111111111111011010,INITP_00=256'b0,INITP_01=256'b0,INITP_02=256'b01010101010101010101010101010101010101010101010101010101010101010101010101010101010101000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,INITP_03=256'b0101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101,INITP_04=256'b0101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101,INITP_05=256'b0101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101,INITP_06=256'b01010101010101010101010101010
10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101,INITP_07=256'b0101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101>.
WARNING:HDLCompiler:413 - "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\sine.v" Line 37: Result of 15-bit expression is truncated to fit in 14-bit target.

Elaborating module <i2s_out>.

Elaborating module <clkgen>.
WARNING:HDLCompiler:413 - "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\clkgen.v" Line 19: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\i2s_out.v" Line 29: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\i2s_out.v" Line 67: Result of 6-bit expression is truncated to fit in 5-bit target.

Elaborating module <retardadorReloj>.
WARNING:HDLCompiler:413 - "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\retardadorReloj.v" Line 34: Result of 26-bit expression is truncated to fit in 25-bit target.

Elaborating module <Bin_to_BCD>.
WARNING:HDLCompiler:413 - "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\Bin_to_BCD.v" Line 25: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\Bin_to_BCD.v" Line 23: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <convertidorDecToHexAscii>.

Elaborating module <separadorMensajes>.

Elaborating module <rotadorDisplays>.
WARNING:HDLCompiler:413 - "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\rotadorDisplays.v" Line 25: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <decoAnodosDisplay>.
WARNING:HDLCompiler:1127 - "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\main.v" Line 400: Assignment to punto7Seg ignored, since the identifier is never used

Elaborating module <MUX_MensajeActual>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\main.v".
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\main.v" line 90: Output port <received> of the instance <UART> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\main.v" line 90: Output port <is_receiving> of the instance <UART> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\main.v" line 90: Output port <recv_error> of the instance <UART> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\main.v" line 118: Output port <pulsoFinalJuego> of the instance <controlCubos> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\main.v" line 188: Output port <p_tick> of the instance <controlador_vga> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\main.v" line 398: Output port <punto> of the instance <decoAnodos> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <main> synthesized.

Synthesizing Unit <Canasta>.
    Related source file is "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\Canasta.v".
    Found 10-bit register for signal <pos_x_actual>.
    Found 2-bit register for signal <E_ACTUAL>.
    Found finite state machine <FSM_0> for signal <E_ACTUAL>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 19                                             |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit subtractor for signal <pos_x_actual[9]_GND_2_o_sub_10_OUT> created at line 75.
    Found 11-bit adder for signal <n0062> created at line 85.
    Found 10-bit adder for signal <pos_x_actual[9]_GND_2_o_add_18_OUT> created at line 86.
    Found 10-bit comparator greater for signal <pos_x_mano[9]_pos_x_actual[9]_LessThan_15_o> created at line 82
    Found 10-bit comparator greater for signal <pos_x_actual[9]_pos_x_mano[9]_LessThan_16_o> created at line 85
    Found 11-bit comparator greater for signal <BUS_0002_GND_2_o_LessThan_18_o> created at line 85
    Found 10-bit comparator lessequal for signal <n0028> created at line 114
    Found 11-bit comparator lessequal for signal <n0030> created at line 115
    Found 10-bit comparator lessequal for signal <n0033> created at line 116
    Found 10-bit comparator greater for signal <pixel_y[9]_GND_2_o_LessThan_39_o> created at line 116
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred   1 Finite State Machine(s).
Unit <Canasta> synthesized.

Synthesizing Unit <UART>.
    Related source file is "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\UART.v".
        CLOCK_DIVIDE = 2604
        RX_IDLE = 0
        RX_CHECK_START = 1
        RX_READ_BITS = 2
        RX_CHECK_STOP = 3
        RX_DELAY_RESTART = 4
        RX_ERROR = 5
        RX_RECEIVED = 6
    Found 13-bit register for signal <rx_clk_divider>.
    Found 6-bit register for signal <rx_countdown>.
    Found 8-bit register for signal <rx_data>.
    Found 4-bit register for signal <rx_bits_remaining>.
    Found 3-bit register for signal <recv_state>.
    Found 13-bit subtractor for signal <GND_3_o_GND_3_o_sub_7_OUT<12:0>> created at line 66.
    Found 6-bit subtractor for signal <GND_3_o_GND_3_o_sub_9_OUT<5:0>> created at line 69.
    Found 4-bit subtractor for signal <GND_3_o_GND_3_o_sub_23_OUT<3:0>> created at line 109.
    Found 3-bit 8-to-1 multiplexer for signal <recv_state[2]_recv_state[2]_wide_mux_34_OUT> created at line 73.
    Found 6-bit 7-to-1 multiplexer for signal <recv_state[2]_rx_countdown[5]_wide_mux_35_OUT> created at line 73.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <UART> synthesized.

Synthesizing Unit <Convertidor>.
    Related source file is "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\Convertidor.v".
    Found 8x3-bit multiplier for signal <n0002> created at line 28.
    Summary:
	inferred   1 Multiplier(s).
Unit <Convertidor> synthesized.

Synthesizing Unit <timer_1>.
    Related source file is "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\timer.v".
        BITS_NECESARIOS = 33
        CANTIDAD_UNIDADES_TIEMPO = 60
        CANTIDAD_PULSOS_CUENTA = 110000000
    Found 33-bit register for signal <conteo>.
    Found 33-bit register for signal <limite>.
    Found 33-bit adder for signal <conteo[32]_GND_6_o_add_1_OUT> created at line 44.
    Found 33-bit comparator equal for signal <pulsoTiempo> created at line 50
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  66 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <timer_1> synthesized.

Synthesizing Unit <control_cubos>.
    Related source file is "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\control_cubos.v".
    Found 1-bit register for signal <activar_timer1_reg>.
    Found 2-bit register for signal <e_actual>.
    Found finite state machine <FSM_1> for signal <e_actual>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <control_cubos> synthesized.

Synthesizing Unit <timer>.
    Related source file is "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\timer.v".
        BITS_NECESARIOS = 30
        CANTIDAD_UNIDADES_TIEMPO = 1
        CANTIDAD_PULSOS_CUENTA = 50000000
    Found 30-bit register for signal <conteo>.
    Found 30-bit register for signal <limite>.
    Found 30-bit adder for signal <conteo[29]_GND_8_o_add_1_OUT> created at line 44.
    Found 30-bit comparator equal for signal <pulsoTiempo> created at line 50
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  60 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <timer> synthesized.

Synthesizing Unit <LFSR_5bits>.
    Related source file is "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\LFSR.v".
    Found 5-bit register for signal <out>.
    Found 5-bit adder for signal <out[4]_GND_9_o_add_2_OUT> created at line 90.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <LFSR_5bits> synthesized.

Synthesizing Unit <selector_posicion_x>.
    Related source file is "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\selector_posicion_x.v".
    Found 5-bit comparator lessequal for signal <n0000> created at line 11
    Found 5-bit comparator lessequal for signal <n0002> created at line 15
    Found 5-bit comparator lessequal for signal <n0004> created at line 15
    Found 5-bit comparator lessequal for signal <n0007> created at line 19
    Found 5-bit comparator lessequal for signal <n0009> created at line 19
    Found 5-bit comparator lessequal for signal <n0012> created at line 23
    Found 5-bit comparator lessequal for signal <n0014> created at line 23
    Found 5-bit comparator lessequal for signal <n0017> created at line 27
    Found 5-bit comparator lessequal for signal <n0019> created at line 27
    Found 5-bit comparator lessequal for signal <n0022> created at line 31
    Found 5-bit comparator lessequal for signal <n0024> created at line 31
    Found 5-bit comparator lessequal for signal <n0027> created at line 35
    Found 5-bit comparator lessequal for signal <n0029> created at line 35
    Found 5-bit comparator lessequal for signal <n0032> created at line 39
    Found 5-bit comparator lessequal for signal <n0034> created at line 39
    Found 5-bit comparator lessequal for signal <n0037> created at line 43
    Found 5-bit comparator lessequal for signal <n0039> created at line 43
    Summary:
	inferred  17 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <selector_posicion_x> synthesized.

Synthesizing Unit <control_posiciones>.
    Related source file is "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\control_posiciones.v".
    Found 9-bit register for signal <posicion_x_reg>.
    Found 2-bit register for signal <e_actual>.
    Found finite state machine <FSM_2> for signal <e_actual>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit comparator equal for signal <posicion_x_reg[8]_pos_x_c1[8]_equal_8_o> created at line 54
    Found 9-bit comparator equal for signal <posicion_x_reg[8]_pos_x_c2[8]_equal_9_o> created at line 55
    Found 9-bit comparator equal for signal <posicion_x_reg[8]_pos_x_c4[8]_equal_10_o> created at line 56
    Found 9-bit comparator equal for signal <posicion_x_reg[8]_pos_x_c5[8]_equal_11_o> created at line 57
    Found 9-bit comparator equal for signal <posicion_x_reg[8]_pos_x_c3[8]_equal_12_o> created at line 58
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred   1 Finite State Machine(s).
Unit <control_posiciones> synthesized.

Synthesizing Unit <registro_siguiente_cubo>.
    Related source file is "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\registro_siguiente_cubo.v".
    Found 5-bit register for signal <cubos>.
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <registro_siguiente_cubo> synthesized.

Synthesizing Unit <habilitador_cubos>.
    Related source file is "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\habilitador_cubos.v".
    Summary:
	inferred   2 Multiplexer(s).
Unit <habilitador_cubos> synthesized.

Synthesizing Unit <LFSR_3bits>.
    Related source file is "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\LFSR.v".
    Found 3-bit register for signal <out>.
    Found 3-bit adder for signal <out[2]_GND_14_o_add_2_OUT> created at line 61.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <LFSR_3bits> synthesized.

Synthesizing Unit <deco_configuracion_cubos>.
    Related source file is "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\deco_configuracion_cubos.v".
    Found 8x10-bit Read Only RAM for signal <_n0013>
    Summary:
	inferred   1 RAM(s).
Unit <deco_configuracion_cubos> synthesized.

Synthesizing Unit <vga_sync>.
    Related source file is "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\vga_sync.v".
    Found 1-bit register for signal <bandera_cambiar_pulso>.
    Found 10-bit register for signal <v_count_reg>.
    Found 10-bit register for signal <h_count_reg>.
    Found 1-bit register for signal <v_sync_reg>.
    Found 1-bit register for signal <h_sync_reg>.
    Found 1-bit register for signal <mod2_reg>.
    Found 1-bit adder for signal <bandera_cambiar_pulso_PWR_19_o_add_1_OUT<0>> created at line 50.
    Found 10-bit adder for signal <h_count_reg[9]_GND_16_o_add_10_OUT> created at line 73.
    Found 10-bit adder for signal <v_count_reg[9]_GND_16_o_add_14_OUT> created at line 83.
    Found 10-bit comparator lessequal for signal <n0026> created at line 90
    Found 10-bit comparator lessequal for signal <n0028> created at line 90
    Found 10-bit comparator lessequal for signal <n0031> created at line 92
    Found 10-bit comparator lessequal for signal <n0033> created at line 92
    Found 10-bit comparator greater for signal <h_count_reg[9]_PWR_19_o_LessThan_22_o> created at line 95
    Found 10-bit comparator greater for signal <v_count_reg[9]_GND_16_o_LessThan_23_o> created at line 95
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <vga_sync> synthesized.

Synthesizing Unit <Cubo>.
    Related source file is "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\Cubo.v".
    Found 2-bit register for signal <e_actual>.
    Found 9-bit register for signal <posicion_x>.
    Found 2-bit register for signal <velocidad_cubo>.
    Found 8-bit register for signal <color_cubo>.
    Found 9-bit register for signal <posicion_y_actual>.
    Found finite state machine <FSM_3> for signal <e_actual>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit subtractor for signal <GND_17_o_GND_17_o_sub_43_OUT> created at line 139.
    Found 9-bit adder for signal <posicion_y_actual[8]_GND_17_o_add_19_OUT> created at line 107.
    Found 11-bit adder for signal <n0109> created at line 111.
    Found 10-bit adder for signal <n0111> created at line 138.
    Found 9-bit comparator greater for signal <pos_y_canasta[8]_posicion_y_actual[8]_LessThan_21_o> created at line 109
    Found 10-bit comparator greater for signal <n0020> created at line 110
    Found 11-bit comparator greater for signal <n0024> created at line 111
    Found 10-bit comparator lessequal for signal <n0041> created at line 137
    Found 10-bit comparator lessequal for signal <n0044> created at line 138
    Found 32-bit comparator lessequal for signal <n0048> created at line 139
    Found 10-bit comparator lessequal for signal <n0051> created at line 140
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Cubo> synthesized.

Synthesizing Unit <seleccionador_color_cubo>.
    Related source file is "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\seleccionador_color_cubo.v".
    Summary:
	no macro.
Unit <seleccionador_color_cubo> synthesized.

Synthesizing Unit <MUX_RGB>.
    Related source file is "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\MUX_RGB.v".
    Found 8-bit register for signal <RGB_temporal>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <MUX_RGB> synthesized.

Synthesizing Unit <registro_puntaje>.
    Related source file is "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\registro_puntaje.v".
    Found 1-bit register for signal <pulso_sonido>.
    Found 10-bit register for signal <puntaje>.
    Found 10-bit adder for signal <puntaje[9]_GND_20_o_add_2_OUT> created at line 28.
    Found 10-bit adder for signal <puntaje[9]_GND_20_o_add_4_OUT> created at line 33.
    Found 10-bit adder for signal <puntaje[9]_GND_20_o_add_6_OUT> created at line 38.
    Found 10-bit adder for signal <puntaje[9]_GND_20_o_add_8_OUT> created at line 43.
    Found 10-bit adder for signal <puntaje[9]_GND_20_o_add_10_OUT> created at line 48.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <registro_puntaje> synthesized.

Synthesizing Unit <continuadorPeriodo>.
    Related source file is "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\continuadorPeriodo.v".
        CICLOS_PARA_TIEMPO = 25000000
        N_BITS = 25
    Found 1-bit register for signal <pulsoParcial>.
    Found 1-bit register for signal <pulsoSonidoParcial>.
    Found 1-bit register for signal <pulsoFinParcial>.
    Found 25-bit register for signal <conteoActual>.
    Found 25-bit adder for signal <conteoActual[24]_GND_21_o_add_4_OUT> created at line 54.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <continuadorPeriodo> synthesized.

Synthesizing Unit <GenerarSonido>.
    Related source file is "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\GenerarSonido.v".
    Found 1-bit register for signal <clk2>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <GenerarSonido> synthesized.

Synthesizing Unit <i2s_tst>.
    Related source file is "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\i2s_tst.v".
    Summary:
	no macro.
Unit <i2s_tst> synthesized.

Synthesizing Unit <audiogen>.
    Related source file is "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\audiogen.v".
        FREQ = 103079215
    Found 32-bit register for signal <freq2>.
    Found 32-bit register for signal <phase>.
    Found 24-bit register for signal <l_data>.
    Found 24-bit register for signal <r_data>.
    Found 32-bit register for signal <freq>.
    Found 32-bit subtractor for signal <freq[31]_GND_24_o_sub_2_OUT> created at line 22.
    Found 32-bit adder for signal <phase[31]_freq[31]_add_7_OUT> created at line 41.
    Found 32-bit adder for signal <phase[31]_freq2[31]_add_8_OUT> created at line 43.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 144 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <audiogen> synthesized.

Synthesizing Unit <sine>.
    Related source file is "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\sine.v".
        psz = 12
        osz = 14
    Found 1-bit register for signal <sdid1>.
    Found 14-bit register for signal <sin>.
    Found 1-bit register for signal <sdid0>.
    Found 15-bit adder for signal <n0011> created at line 37.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
Unit <sine> synthesized.

Synthesizing Unit <sc_lut>.
    Related source file is "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\sc_lut.v".
        asz = 10
        dsz = 14
    Found 10-bit register for signal <ADDR>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <sc_lut> synthesized.

Synthesizing Unit <i2s_out>.
    Related source file is "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\i2s_out.v".
    Found 1-bit register for signal <p_sclk>.
    Found 48-bit register for signal <sreg>.
    Found 1-bit register for signal <sdout>.
    Found 5-bit register for signal <lrcnt>.
    Found 1-bit register for signal <lrclk>.
    Found 1-bit register for signal <sclk_p0>.
    Found 1-bit register for signal <sclk>.
    Found 3-bit register for signal <scnt>.
    Found 3-bit adder for signal <scnt[2]_GND_28_o_add_1_OUT> created at line 29.
    Found 5-bit adder for signal <lrcnt[4]_GND_28_o_add_14_OUT> created at line 67.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  61 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <i2s_out> synthesized.

Synthesizing Unit <clkgen>.
    Related source file is "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\clkgen.v".
    Found 1-bit register for signal <rate>.
    Found 9-bit register for signal <cnt>.
    Found 9-bit subtractor for signal <GND_29_o_GND_29_o_sub_2_OUT<8:0>> created at line 19.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clkgen> synthesized.

Synthesizing Unit <retardadorReloj>.
    Related source file is "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\retardadorReloj.v".
        CICLOS_PARA_MEDIO_PERIODO = 250000
        N = 25
    Found 1-bit register for signal <clk_retardado>.
    Found 25-bit register for signal <registroConteos>.
    Found 25-bit adder for signal <registroConteos[24]_GND_30_o_add_2_OUT> created at line 34.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
Unit <retardadorReloj> synthesized.

Synthesizing Unit <Bin_to_BCD>.
    Related source file is "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\Bin_to_BCD.v".
    Found 4-bit adder for signal <n0075> created at line 25.
    Found 4-bit adder for signal <GND_31_o_GND_31_o_add_4_OUT> created at line 25.
    Found 4-bit adder for signal <GND_31_o_GND_31_o_add_7_OUT> created at line 25.
    Found 4-bit adder for signal <n0085> created at line 23.
    Found 4-bit adder for signal <GND_31_o_GND_31_o_add_13_OUT> created at line 25.
    Found 4-bit adder for signal <GND_31_o_GND_31_o_add_16_OUT> created at line 23.
    Found 4-bit adder for signal <GND_31_o_GND_31_o_add_19_OUT> created at line 25.
    Found 4-bit adder for signal <GND_31_o_GND_31_o_add_22_OUT> created at line 23.
    Found 4-bit adder for signal <GND_31_o_GND_31_o_add_25_OUT> created at line 25.
    Found 4-bit adder for signal <n0104> created at line 21.
    Found 4-bit adder for signal <GND_31_o_GND_31_o_add_31_OUT> created at line 23.
    Found 4-bit adder for signal <GND_31_o_GND_31_o_add_34_OUT> created at line 25.
    Found 3-bit comparator lessequal for signal <n0000> created at line 24
    Found 4-bit comparator lessequal for signal <n0004> created at line 24
    Found 4-bit comparator lessequal for signal <n0008> created at line 24
    Found 3-bit comparator lessequal for signal <n0012> created at line 22
    Found 4-bit comparator lessequal for signal <n0016> created at line 24
    Found 4-bit comparator lessequal for signal <n0020> created at line 22
    Found 4-bit comparator lessequal for signal <n0024> created at line 24
    Found 4-bit comparator lessequal for signal <n0028> created at line 22
    Found 4-bit comparator lessequal for signal <n0032> created at line 24
    Found 3-bit comparator lessequal for signal <n0036> created at line 20
    Found 4-bit comparator lessequal for signal <n0040> created at line 22
    Found 4-bit comparator lessequal for signal <n0044> created at line 24
    Summary:
	inferred  12 Adder/Subtractor(s).
	inferred  12 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <Bin_to_BCD> synthesized.

Synthesizing Unit <convertidorDecToHexAscii>.
    Related source file is "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\convertidorDecToHexAscii.v".
    Found 16x8-bit Read Only RAM for signal <contenedorUnidades>
    Found 16x8-bit Read Only RAM for signal <contenedorCentenas>
    Summary:
	inferred   2 RAM(s).
Unit <convertidorDecToHexAscii> synthesized.

Synthesizing Unit <separadorMensajes>.
    Related source file is "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\separadorMensajes.v".
    Summary:
	no macro.
Unit <separadorMensajes> synthesized.

Synthesizing Unit <rotadorDisplays>.
    Related source file is "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\rotadorDisplays.v".
    Found 2-bit register for signal <registroSalida>.
    Found 2-bit adder for signal <registroSalida[1]_GND_34_o_add_1_OUT> created at line 25.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <rotadorDisplays> synthesized.

Synthesizing Unit <decoAnodosDisplay>.
    Related source file is "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\decoAnodosDisplay.v".
    Found 4x4-bit Read Only RAM for signal <anodo>
    Summary:
	inferred   1 RAM(s).
Unit <decoAnodosDisplay> synthesized.

Synthesizing Unit <MUX_MensajeActual>.
    Related source file is "C:\Users\Kevin\Desktop\Taller_Diseno_Digital-master\Canasta\MUX_MensajeActual.v".
    Found 7-bit 4-to-1 multiplexer for signal <msjIntermediario> created at line 21.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX_MensajeActual> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x8-bit single-port Read Only RAM                    : 2
 4x4-bit single-port Read Only RAM                     : 1
 8x10-bit single-port Read Only RAM                    : 1
# Multipliers                                          : 1
 8x3-bit multiplier                                    : 1
# Adders/Subtractors                                   : 54
 1-bit adder                                           : 1
 10-bit adder                                          : 8
 10-bit addsub                                         : 1
 10-bit subtractor                                     : 5
 11-bit adder                                          : 6
 13-bit subtractor                                     : 1
 15-bit adder                                          : 1
 2-bit adder                                           : 1
 25-bit adder                                          : 2
 3-bit adder                                           : 2
 30-bit adder                                          : 1
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
 33-bit adder                                          : 1
 4-bit adder                                           : 12
 4-bit subtractor                                      : 1
 5-bit adder                                           : 2
 6-bit subtractor                                      : 1
 9-bit adder                                           : 5
 9-bit subtractor                                      : 1
# Registers                                            : 71
 1-bit register                                        : 19
 10-bit register                                       : 5
 13-bit register                                       : 1
 14-bit register                                       : 1
 2-bit register                                        : 6
 24-bit register                                       : 2
 25-bit register                                       : 2
 3-bit register                                        : 3
 30-bit register                                       : 2
 32-bit register                                       : 3
 33-bit register                                       : 2
 4-bit register                                        : 1
 48-bit register                                       : 1
 5-bit register                                        : 3
 6-bit register                                        : 1
 8-bit register                                        : 7
 9-bit register                                        : 12
# Comparators                                          : 84
 10-bit comparator greater                             : 10
 10-bit comparator lessequal                           : 21
 11-bit comparator greater                             : 6
 11-bit comparator lessequal                           : 1
 3-bit comparator lessequal                            : 3
 30-bit comparator equal                               : 1
 32-bit comparator lessequal                           : 5
 33-bit comparator equal                               : 1
 4-bit comparator lessequal                            : 9
 5-bit comparator lessequal                            : 17
 9-bit comparator equal                                : 5
 9-bit comparator greater                              : 5
# Multiplexers                                         : 98
 1-bit 2-to-1 multiplexer                              : 8
 10-bit 2-to-1 multiplexer                             : 6
 13-bit 2-to-1 multiplexer                             : 3
 24-bit 2-to-1 multiplexer                             : 2
 25-bit 2-to-1 multiplexer                             : 4
 3-bit 2-to-1 multiplexer                              : 8
 3-bit 8-to-1 multiplexer                              : 1
 30-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 7
 33-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 13
 48-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 6
 6-bit 2-to-1 multiplexer                              : 5
 6-bit 7-to-1 multiplexer                              : 1
 7-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 29
# FSMs                                                 : 8
# Xors                                                 : 4
 1-bit xor2                                            : 2
 10-bit xor2                                           : 1
 15-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <limite_9> in Unit <tiempo_60_s> is equivalent to the following 7 FFs/Latches, which will be removed : <limite_18> <limite_21> <limite_22> <limite_24> <limite_27> <limite_31> <limite_32> 
INFO:Xst:2261 - The FF/Latch <limite_0> in Unit <tiempo_60_s> is equivalent to the following 24 FFs/Latches, which will be removed : <limite_1> <limite_2> <limite_3> <limite_4> <limite_5> <limite_6> <limite_7> <limite_8> <limite_10> <limite_11> <limite_12> <limite_13> <limite_14> <limite_15> <limite_16> <limite_17> <limite_19> <limite_20> <limite_23> <limite_25> <limite_26> <limite_28> <limite_29> <limite_30> 
INFO:Xst:2261 - The FF/Latch <limite_7> in Unit <tiempo_medio_s> is equivalent to the following 11 FFs/Latches, which will be removed : <limite_12> <limite_13> <limite_14> <limite_15> <limite_17> <limite_19> <limite_20> <limite_21> <limite_22> <limite_23> <limite_25> 
INFO:Xst:2261 - The FF/Latch <limite_0> in Unit <tiempo_medio_s> is equivalent to the following 17 FFs/Latches, which will be removed : <limite_1> <limite_2> <limite_3> <limite_4> <limite_5> <limite_6> <limite_8> <limite_9> <limite_10> <limite_11> <limite_16> <limite_18> <limite_24> <limite_26> <limite_27> <limite_28> <limite_29> 
INFO:Xst:2261 - The FF/Latch <freq_0> in Unit <uag> is equivalent to the following 14 FFs/Latches, which will be removed : <freq_1> <freq_2> <freq_3> <freq_5> <freq_8> <freq_10> <freq_11> <freq_12> <freq_14> <freq_15> <freq_18> <freq_21> <freq_25> <freq_26> 
INFO:Xst:2261 - The FF/Latch <freq_4> in Unit <uag> is equivalent to the following 16 FFs/Latches, which will be removed : <freq_6> <freq_7> <freq_9> <freq_13> <freq_16> <freq_17> <freq_19> <freq_20> <freq_22> <freq_23> <freq_24> <freq_27> <freq_28> <freq_29> <freq_30> <freq_31> 
WARNING:Xst:1710 - FF/Latch <limite_0> (without init value) has a constant value of 0 in block <tiempo_60_s>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <limite_9> (without init value) has a constant value of 1 in block <tiempo_60_s>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <limite_0> (without init value) has a constant value of 0 in block <tiempo_medio_s>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <limite_7> (without init value) has a constant value of 1 in block <tiempo_medio_s>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <freq_0> (without init value) has a constant value of 1 in block <uag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <freq_4> (without init value) has a constant value of 0 in block <uag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <limite<29:26>> (without init value) have a constant value of 0 in block <timer>.
WARNING:Xst:2404 -  FFs/Latches <freq<31:27>> (without init value) have a constant value of 0 in block <audiogen>.

Synthesizing (advanced) Unit <Canasta>.
The following registers are absorbed into counter <pos_x_actual>: 1 register on signal <pos_x_actual>.
Unit <Canasta> synthesized (advanced).

Synthesizing (advanced) Unit <audiogen>.
The following registers are absorbed into accumulator <phase>: 1 register on signal <phase>.
Unit <audiogen> synthesized (advanced).

Synthesizing (advanced) Unit <clkgen>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <clkgen> synthesized (advanced).

Synthesizing (advanced) Unit <convertidorDecToHexAscii>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_contenedorUnidades> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <unidades>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <contenedorUnidades> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_contenedorCentenas> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <centenas>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <contenedorCentenas> |          |
    -----------------------------------------------------------------------
Unit <convertidorDecToHexAscii> synthesized (advanced).

Synthesizing (advanced) Unit <decoAnodosDisplay>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_anodo> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <posicion>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <anodo>         |          |
    -----------------------------------------------------------------------
Unit <decoAnodosDisplay> synthesized (advanced).

Synthesizing (advanced) Unit <deco_configuracion_cubos>.
INFO:Xst:3231 - The small RAM <Mram__n0013> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 10-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <tipo_cubo>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <deco_configuracion_cubos> synthesized (advanced).

Synthesizing (advanced) Unit <i2s_out>.
The following registers are absorbed into counter <scnt>: 1 register on signal <scnt>.
The following registers are absorbed into counter <lrcnt>: 1 register on signal <lrcnt>.
Unit <i2s_out> synthesized (advanced).

Synthesizing (advanced) Unit <registro_puntaje>.
The following registers are absorbed into accumulator <puntaje>: 1 register on signal <puntaje>.
Unit <registro_puntaje> synthesized (advanced).

Synthesizing (advanced) Unit <retardadorReloj>.
The following registers are absorbed into counter <registroConteos>: 1 register on signal <registroConteos>.
Unit <retardadorReloj> synthesized (advanced).

Synthesizing (advanced) Unit <rotadorDisplays>.
The following registers are absorbed into counter <registroSalida>: 1 register on signal <registroSalida>.
Unit <rotadorDisplays> synthesized (advanced).

Synthesizing (advanced) Unit <timer>.
The following registers are absorbed into counter <conteo>: 1 register on signal <conteo>.
Unit <timer> synthesized (advanced).

Synthesizing (advanced) Unit <timer_1>.
The following registers are absorbed into counter <conteo>: 1 register on signal <conteo>.
Unit <timer_1> synthesized (advanced).

Synthesizing (advanced) Unit <vga_sync>.
The following registers are absorbed into counter <bandera_cambiar_pulso>: 1 register on signal <bandera_cambiar_pulso>.
The following registers are absorbed into counter <v_count_reg>: 1 register on signal <v_count_reg>.
The following registers are absorbed into counter <h_count_reg>: 1 register on signal <h_count_reg>.
Unit <vga_sync> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x8-bit single-port distributed Read Only RAM        : 2
 4x4-bit single-port distributed Read Only RAM         : 1
 8x10-bit single-port distributed Read Only RAM        : 1
# Multipliers                                          : 1
 8x3-bit multiplier                                    : 1
# Adders/Subtractors                                   : 41
 10-bit adder                                          : 5
 10-bit subtractor                                     : 5
 11-bit adder                                          : 6
 13-bit subtractor                                     : 1
 14-bit adder                                          : 1
 25-bit adder                                          : 1
 3-bit adder                                           : 1
 32-bit subtractor                                     : 1
 4-bit adder                                           : 12
 4-bit subtractor                                      : 1
 5-bit adder                                           : 1
 6-bit subtractor                                      : 1
 9-bit adder                                           : 5
# Counters                                             : 11
 1-bit up counter                                      : 1
 10-bit up counter                                     : 2
 10-bit updown counter                                 : 1
 2-bit up counter                                      : 1
 25-bit up counter                                     : 1
 3-bit up counter                                      : 1
 30-bit up counter                                     : 1
 33-bit up counter                                     : 1
 5-bit up counter                                      : 1
 9-bit down counter                                    : 1
# Accumulators                                         : 2
 10-bit up accumulator                                 : 1
 32-bit up accumulator                                 : 1
# Registers                                            : 485
 Flip-Flops                                            : 485
# Comparators                                          : 84
 10-bit comparator greater                             : 10
 10-bit comparator lessequal                           : 21
 11-bit comparator greater                             : 6
 11-bit comparator lessequal                           : 1
 3-bit comparator lessequal                            : 3
 30-bit comparator equal                               : 1
 32-bit comparator lessequal                           : 5
 33-bit comparator equal                               : 1
 4-bit comparator lessequal                            : 9
 5-bit comparator lessequal                            : 17
 9-bit comparator equal                                : 5
 9-bit comparator greater                              : 5
# Multiplexers                                         : 95
 1-bit 2-to-1 multiplexer                              : 13
 10-bit 2-to-1 multiplexer                             : 4
 13-bit 2-to-1 multiplexer                             : 3
 24-bit 2-to-1 multiplexer                             : 2
 25-bit 2-to-1 multiplexer                             : 4
 3-bit 2-to-1 multiplexer                              : 7
 3-bit 8-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 7
 4-bit 2-to-1 multiplexer                              : 13
 48-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 5
 6-bit 2-to-1 multiplexer                              : 4
 6-bit 7-to-1 multiplexer                              : 1
 7-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 28
# FSMs                                                 : 8
# Xors                                                 : 4
 1-bit xor2                                            : 2
 10-bit xor2                                           : 1
 15-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <limite_32> (without init value) has a constant value of 1 in block <timer_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_31> (without init value) has a constant value of 1 in block <timer_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_30> (without init value) has a constant value of 0 in block <timer_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_29> (without init value) has a constant value of 0 in block <timer_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_28> (without init value) has a constant value of 0 in block <timer_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_27> (without init value) has a constant value of 1 in block <timer_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_26> (without init value) has a constant value of 0 in block <timer_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_25> (without init value) has a constant value of 0 in block <timer_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_24> (without init value) has a constant value of 1 in block <timer_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_23> (without init value) has a constant value of 0 in block <timer_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_22> (without init value) has a constant value of 1 in block <timer_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_21> (without init value) has a constant value of 1 in block <timer_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_20> (without init value) has a constant value of 0 in block <timer_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_19> (without init value) has a constant value of 0 in block <timer_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_18> (without init value) has a constant value of 1 in block <timer_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_17> (without init value) has a constant value of 0 in block <timer_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_0> (without init value) has a constant value of 0 in block <timer_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_1> (without init value) has a constant value of 0 in block <timer_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_2> (without init value) has a constant value of 0 in block <timer_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_3> (without init value) has a constant value of 0 in block <timer_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_4> (without init value) has a constant value of 0 in block <timer_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_5> (without init value) has a constant value of 0 in block <timer_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_6> (without init value) has a constant value of 0 in block <timer_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_7> (without init value) has a constant value of 0 in block <timer_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_8> (without init value) has a constant value of 0 in block <timer_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_9> (without init value) has a constant value of 1 in block <timer_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_10> (without init value) has a constant value of 0 in block <timer_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_11> (without init value) has a constant value of 0 in block <timer_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_12> (without init value) has a constant value of 0 in block <timer_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_13> (without init value) has a constant value of 0 in block <timer_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_14> (without init value) has a constant value of 0 in block <timer_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_15> (without init value) has a constant value of 0 in block <timer_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_16> (without init value) has a constant value of 0 in block <timer_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <limite_25> (without init value) has a constant value of 1 in block <timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_24> (without init value) has a constant value of 0 in block <timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_23> (without init value) has a constant value of 1 in block <timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_22> (without init value) has a constant value of 1 in block <timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_21> (without init value) has a constant value of 1 in block <timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_20> (without init value) has a constant value of 1 in block <timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_19> (without init value) has a constant value of 1 in block <timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_18> (without init value) has a constant value of 0 in block <timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_17> (without init value) has a constant value of 1 in block <timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_16> (without init value) has a constant value of 0 in block <timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_15> (without init value) has a constant value of 1 in block <timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_14> (without init value) has a constant value of 1 in block <timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_13> (without init value) has a constant value of 1 in block <timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_12> (without init value) has a constant value of 1 in block <timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_11> (without init value) has a constant value of 0 in block <timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_10> (without init value) has a constant value of 0 in block <timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_9> (without init value) has a constant value of 0 in block <timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_8> (without init value) has a constant value of 0 in block <timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_7> (without init value) has a constant value of 1 in block <timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_6> (without init value) has a constant value of 0 in block <timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_5> (without init value) has a constant value of 0 in block <timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_4> (without init value) has a constant value of 0 in block <timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_3> (without init value) has a constant value of 0 in block <timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_2> (without init value) has a constant value of 0 in block <timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_1> (without init value) has a constant value of 0 in block <timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <limite_0> (without init value) has a constant value of 0 in block <timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <freq_26> (without init value) has a constant value of 1 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq_25> (without init value) has a constant value of 1 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq_24> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq_23> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq_22> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq_21> (without init value) has a constant value of 1 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq_20> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq_19> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq_18> (without init value) has a constant value of 1 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq_17> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq_16> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq_15> (without init value) has a constant value of 1 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq_14> (without init value) has a constant value of 1 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq_13> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq_12> (without init value) has a constant value of 1 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq_11> (without init value) has a constant value of 1 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq_10> (without init value) has a constant value of 1 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq_9> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq_8> (without init value) has a constant value of 1 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq_7> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq_6> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq_5> (without init value) has a constant value of 1 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq_4> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq_3> (without init value) has a constant value of 1 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq_2> (without init value) has a constant value of 1 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq_1> (without init value) has a constant value of 1 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq_0> (without init value) has a constant value of 1 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <e_actual[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <e_actual[1:2]> with user encoding.
Optimizing FSM <FSM_3> on signal <e_actual[1:2]> with user encoding.
Optimizing FSM <FSM_3> on signal <e_actual[1:2]> with user encoding.
Optimizing FSM <FSM_3> on signal <e_actual[1:2]> with user encoding.
Optimizing FSM <FSM_3> on signal <e_actual[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <canasta/FSM_0> on signal <E_ACTUAL[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 10
 01    | 01
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <controlPosiciones/FSM_2> on signal <e_actual[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
WARNING:Xst:1710 - FF/Latch <freq2_11> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq2_12> (without init value) has a constant value of 1 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq2_13> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq2_14> (without init value) has a constant value of 1 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq2_15> (without init value) has a constant value of 1 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq2_16> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq2_17> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq2_18> (without init value) has a constant value of 1 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq2_19> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq2_20> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq2_21> (without init value) has a constant value of 1 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq2_22> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq2_23> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq2_24> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq2_25> (without init value) has a constant value of 1 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq2_26> (without init value) has a constant value of 1 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq2_27> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq2_28> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq2_29> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq2_30> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq2_31> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_data_0> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_data_1> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_data_2> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_data_3> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_data_4> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_data_5> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_data_6> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_data_7> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_data_8> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_data_9> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq2_0> (without init value) has a constant value of 1 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq2_1> (without init value) has a constant value of 1 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq2_2> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq2_3> (without init value) has a constant value of 1 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq2_4> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq2_5> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq2_6> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq2_7> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq2_8> (without init value) has a constant value of 1 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq2_9> (without init value) has a constant value of 1 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <freq2_10> (without init value) has a constant value of 1 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance RAMB16_inst in unit sc_lut of type RAMB16_S18 has been replaced by RAMB16BWER
INFO:Xst:2261 - The FF/Latch <cubo1/color_cubo_2> in Unit <main> is equivalent to the following 2 FFs/Latches, which will be removed : <cubo1/color_cubo_1> <cubo1/color_cubo_0> 
INFO:Xst:2261 - The FF/Latch <cubo2/color_cubo_7> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <cubo2/color_cubo_6> 
INFO:Xst:2261 - The FF/Latch <cubo1/color_cubo_5> in Unit <main> is equivalent to the following 2 FFs/Latches, which will be removed : <cubo1/color_cubo_4> <cubo1/color_cubo_3> 
INFO:Xst:2261 - The FF/Latch <cubo4/color_cubo_2> in Unit <main> is equivalent to the following 2 FFs/Latches, which will be removed : <cubo4/color_cubo_1> <cubo4/color_cubo_0> 
INFO:Xst:2261 - The FF/Latch <cubo1/color_cubo_7> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <cubo1/color_cubo_6> 
INFO:Xst:2261 - The FF/Latch <cubo4/color_cubo_5> in Unit <main> is equivalent to the following 2 FFs/Latches, which will be removed : <cubo4/color_cubo_4> <cubo4/color_cubo_3> 
INFO:Xst:2261 - The FF/Latch <cubo3/color_cubo_2> in Unit <main> is equivalent to the following 2 FFs/Latches, which will be removed : <cubo3/color_cubo_1> <cubo3/color_cubo_0> 
INFO:Xst:2261 - The FF/Latch <cubo4/color_cubo_7> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <cubo4/color_cubo_6> 
INFO:Xst:2261 - The FF/Latch <cubo3/color_cubo_5> in Unit <main> is equivalent to the following 2 FFs/Latches, which will be removed : <cubo3/color_cubo_4> <cubo3/color_cubo_3> 
INFO:Xst:2261 - The FF/Latch <cubo3/color_cubo_7> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <cubo3/color_cubo_6> 
INFO:Xst:2261 - The FF/Latch <cubo5/color_cubo_2> in Unit <main> is equivalent to the following 2 FFs/Latches, which will be removed : <cubo5/color_cubo_1> <cubo5/color_cubo_0> 
INFO:Xst:2261 - The FF/Latch <cubo5/color_cubo_5> in Unit <main> is equivalent to the following 2 FFs/Latches, which will be removed : <cubo5/color_cubo_4> <cubo5/color_cubo_3> 
INFO:Xst:2261 - The FF/Latch <cubo5/color_cubo_7> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <cubo5/color_cubo_6> 
INFO:Xst:2261 - The FF/Latch <cubo2/color_cubo_2> in Unit <main> is equivalent to the following 2 FFs/Latches, which will be removed : <cubo2/color_cubo_1> <cubo2/color_cubo_0> 
INFO:Xst:2261 - The FF/Latch <cubo2/color_cubo_5> in Unit <main> is equivalent to the following 2 FFs/Latches, which will be removed : <cubo2/color_cubo_4> <cubo2/color_cubo_3> 

Optimizing unit <sc_lut> ...

Optimizing unit <main> ...

Optimizing unit <Canasta> ...

Optimizing unit <UART> ...

Optimizing unit <LFSR_5bits> ...

Optimizing unit <control_posiciones> ...

Optimizing unit <registro_siguiente_cubo> ...

Optimizing unit <LFSR_3bits> ...

Optimizing unit <vga_sync> ...

Optimizing unit <MUX_RGB> ...

Optimizing unit <registro_puntaje> ...

Optimizing unit <continuadorPeriodo> ...

Optimizing unit <audiogen> ...

Optimizing unit <sine> ...

Optimizing unit <i2s_out> ...

Optimizing unit <Bin_to_BCD> ...
WARNING:Xst:1710 - FF/Latch <Sonido/ui2stst/ui2s/sreg_9> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Sonido/ui2stst/ui2s/sreg_8> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Sonido/ui2stst/ui2s/sreg_7> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Sonido/ui2stst/ui2s/sreg_6> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Sonido/ui2stst/ui2s/sreg_5> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Sonido/ui2stst/ui2s/sreg_4> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Sonido/ui2stst/ui2s/sreg_3> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Sonido/ui2stst/ui2s/sreg_2> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Sonido/ui2stst/ui2s/sreg_1> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Sonido/ui2stst/ui2s/sreg_0> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <retardadorCLK/registroConteos_18> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <retardadorCLK/registroConteos_19> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <retardadorCLK/registroConteos_20> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <retardadorCLK/registroConteos_21> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <retardadorCLK/registroConteos_22> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <retardadorCLK/registroConteos_23> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <retardadorCLK/registroConteos_24> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <UART/rx_clk_divider_12> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <mux_colores/RGB_temporal_1> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <mux_colores/RGB_temporal_0> 
INFO:Xst:2261 - The FF/Latch <cubo3/posicion_x_5> in Unit <main> is equivalent to the following 5 FFs/Latches, which will be removed : <cubo3/posicion_x_4> <cubo3/posicion_x_3> <cubo3/posicion_x_2> <cubo3/posicion_x_1> <cubo3/posicion_x_0> 
INFO:Xst:2261 - The FF/Latch <mux_colores/RGB_temporal_4> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <mux_colores/RGB_temporal_3> 
INFO:Xst:2261 - The FF/Latch <cubo4/posicion_x_5> in Unit <main> is equivalent to the following 5 FFs/Latches, which will be removed : <cubo4/posicion_x_4> <cubo4/posicion_x_3> <cubo4/posicion_x_2> <cubo4/posicion_x_1> <cubo4/posicion_x_0> 
INFO:Xst:2261 - The FF/Latch <cubo2/posicion_x_5> in Unit <main> is equivalent to the following 5 FFs/Latches, which will be removed : <cubo2/posicion_x_4> <cubo2/posicion_x_3> <cubo2/posicion_x_2> <cubo2/posicion_x_1> <cubo2/posicion_x_0> 
INFO:Xst:2261 - The FF/Latch <_i000002/pulsoParcial> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <_i000002/pulsoSonidoParcial> 
INFO:Xst:2261 - The FF/Latch <controlPosiciones/posicion_x_reg_5> in Unit <main> is equivalent to the following 5 FFs/Latches, which will be removed : <controlPosiciones/posicion_x_reg_4> <controlPosiciones/posicion_x_reg_3> <controlPosiciones/posicion_x_reg_2> <controlPosiciones/posicion_x_reg_1> <controlPosiciones/posicion_x_reg_0> 
INFO:Xst:2261 - The FF/Latch <cubo1/posicion_x_5> in Unit <main> is equivalent to the following 5 FFs/Latches, which will be removed : <cubo1/posicion_x_4> <cubo1/posicion_x_3> <cubo1/posicion_x_2> <cubo1/posicion_x_1> <cubo1/posicion_x_0> 
INFO:Xst:2261 - The FF/Latch <cubo5/posicion_x_5> in Unit <main> is equivalent to the following 5 FFs/Latches, which will be removed : <cubo5/posicion_x_4> <cubo5/posicion_x_3> <cubo5/posicion_x_2> <cubo5/posicion_x_1> <cubo5/posicion_x_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 17.
FlipFlop canasta/pos_x_actual_0 has been replicated 1 time(s)
FlipFlop canasta/pos_x_actual_1 has been replicated 1 time(s)
FlipFlop canasta/pos_x_actual_2 has been replicated 1 time(s)
FlipFlop canasta/pos_x_actual_3 has been replicated 1 time(s)
FlipFlop canasta/pos_x_actual_4 has been replicated 1 time(s)
FlipFlop canasta/pos_x_actual_5 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <main> :
	Found 2-bit shift register for signal <Sonido/ui2stst/uag/usine/sdid1>.
	Found 2-bit shift register for signal <Sonido/ui2stst/ui2s/sclk>.
Unit <main> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 479
 Flip-Flops                                            : 479
# Shift Registers                                      : 2
 2-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1866
#      GND                         : 1
#      INV                         : 53
#      LUT1                        : 48
#      LUT2                        : 155
#      LUT3                        : 307
#      LUT4                        : 317
#      LUT5                        : 161
#      LUT6                        : 209
#      MUXCY                       : 398
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 214
# FlipFlops/Latches                : 481
#      FD                          : 92
#      FDE                         : 143
#      FDR                         : 112
#      FDRE                        : 131
#      FDSE                        : 3
# RAMS                             : 1
#      RAMB16BWER                  : 1
# Shift Registers                  : 2
#      SRLC16E                     : 2
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 29
#      IBUF                        : 3
#      OBUF                        : 26

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             481  out of  18224     2%  
 Number of Slice LUTs:                 1252  out of   9112    13%  
    Number used as Logic:              1250  out of   9112    13%  
    Number used as Memory:                2  out of   2176     0%  
       Number used as SRL:                2

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1302
   Number with an unused Flip Flop:     821  out of   1302    63%  
   Number with an unused LUT:            50  out of   1302     3%  
   Number of fully used LUT-FF pairs:   431  out of   1302    33%  
   Number of unique control sets:        52

IO Utilization: 
 Number of IOs:                          30
 Number of bonded IOBs:                  30  out of    232    12%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 326   |
Sonido/clk2                        | BUFG                   | 158   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.998ns (Maximum Frequency: 125.027MHz)
   Minimum input arrival time before clock: 7.600ns
   Maximum output required time after clock: 16.010ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.998ns (frequency: 125.027MHz)
  Total number of paths / destination ports: 143210 / 548
-------------------------------------------------------------------------
Delay:               7.998ns (Levels of Logic = 8)
  Source:            cubo1/posicion_y_actual_5 (FF)
  Destination:       mux_colores/RGB_temporal_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cubo1/posicion_y_actual_5 to mux_colores/RGB_temporal_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            11   0.447   1.227  cubo1/posicion_y_actual_5 (cubo1/posicion_y_actual_5)
     LUT5:I0->O            2   0.203   0.864  cubo1/Msub_GND_17_o_GND_17_o_sub_43_OUT_xor<6>11 (cubo1/GND_17_o_GND_17_o_sub_43_OUT<6>)
     LUT4:I0->O            1   0.203   0.000  cubo1/Mcompar_GND_17_o_GND_17_o_LessThan_44_o_lut<3> (cubo1/Mcompar_GND_17_o_GND_17_o_LessThan_44_o_lut<3>)
     MUXCY:S->O            1   0.366   0.580  cubo1/Mcompar_GND_17_o_GND_17_o_LessThan_44_o_cy<3> (cubo1/Mcompar_GND_17_o_GND_17_o_LessThan_44_o_cy<3>)
     LUT5:I4->O            1   0.205   0.580  cubo1/Mcompar_GND_17_o_GND_17_o_LessThan_44_o_cy<4> (cubo1/GND_17_o_GND_17_o_LessThan_44_o)
     LUT6:I5->O            8   0.205   1.031  cubo1/pintar_cubo1_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy (estado_cubos<0>)
     LUT3:I0->O            3   0.205   0.651  color_final<0>511 (color_final<0>51)
     LUT5:I4->O            2   0.205   0.721  color_final<0>1 (color_final<0>1)
     LUT6:I4->O            1   0.203   0.000  mux_colores/RGB_temporal_2_glue_set (mux_colores/RGB_temporal_2_glue_set)
     FDR:D                     0.102          mux_colores/RGB_temporal_2
    ----------------------------------------
    Total                      7.998ns (2.344ns logic, 5.654ns route)
                                       (29.3% logic, 70.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Sonido/clk2'
  Clock period: 4.600ns (frequency: 217.404MHz)
  Total number of paths / destination ports: 1859 / 288
-------------------------------------------------------------------------
Delay:               4.600ns (Levels of Logic = 1)
  Source:            Sonido/ui2stst/ui2s/uclk/rate (FF)
  Destination:       Sonido/ui2stst/uag/phase_31 (FF)
  Source Clock:      Sonido/clk2 rising
  Destination Clock: Sonido/clk2 rising

  Data Path: Sonido/ui2stst/ui2s/uclk/rate to Sonido/ui2stst/uag/phase_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              95   0.447   1.949  Sonido/ui2stst/ui2s/uclk/rate (Sonido/ui2stst/ui2s/uclk/rate)
     LUT2:I0->O           70   0.203   1.679  Sonido/ui2stst/uag/_n0058_inv1 (Sonido/ui2stst/uag/_n0058_inv)
     FDE:CE                    0.322          Sonido/ui2stst/uag/l_data_0
    ----------------------------------------
    Total                      4.600ns (0.972ns logic, 3.628ns route)
                                       (21.1% logic, 78.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1595 / 310
-------------------------------------------------------------------------
Offset:              7.600ns (Levels of Logic = 5)
  Source:            reset (PAD)
  Destination:       _i000002/pulsoFinParcial (FF)
  Destination Clock: clk rising

  Data Path: reset to _i000002/pulsoFinParcial
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           236   1.222   2.167  reset_IBUF (reset_IBUF)
     LUT3:I1->O           27   0.203   1.468  _i000002/Mmux_pulsoParcial_PWR_24_o_MUX_272_o11 (_i000002/pulsoParcial_PWR_24_o_MUX_272_o)
     LUT5:I1->O            2   0.203   0.981  _i000002/Mmux__n0032101 (_i000002/_n0032<18>)
     LUT6:I0->O            2   0.203   0.845  _i000002/_n0049<0>2 (_i000002/_n0049<0>1)
     LUT6:I3->O            1   0.205   0.000  _i000002/pulsoFinParcial_rstpot (_i000002/pulsoFinParcial_rstpot)
     FD:D                      0.102          _i000002/pulsoFinParcial
    ----------------------------------------
    Total                      7.600ns (2.138ns logic, 5.462ns route)
                                       (28.1% logic, 71.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Sonido/clk2'
  Total number of paths / destination ports: 95 / 50
-------------------------------------------------------------------------
Offset:              4.799ns (Levels of Logic = 11)
  Source:            reset (PAD)
  Destination:       Sonido/ui2stst/ui2s/uclk/cnt_8 (FF)
  Destination Clock: Sonido/clk2 rising

  Data Path: reset to Sonido/ui2stst/ui2s/uclk/cnt_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           236   1.222   2.167  reset_IBUF (reset_IBUF)
     LUT2:I0->O            7   0.203   0.773  Sonido/ui2stst/ui2s/reset_load_OR_178_o1 (Sonido/ui2stst/ui2s/reset_load_OR_178_o)
     MUXCY:CI->O           1   0.019   0.000  Sonido/ui2stst/ui2s/uclk/Mcount_cnt_cy<0> (Sonido/ui2stst/ui2s/uclk/Mcount_cnt_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Sonido/ui2stst/ui2s/uclk/Mcount_cnt_cy<1> (Sonido/ui2stst/ui2s/uclk/Mcount_cnt_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Sonido/ui2stst/ui2s/uclk/Mcount_cnt_cy<2> (Sonido/ui2stst/ui2s/uclk/Mcount_cnt_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Sonido/ui2stst/ui2s/uclk/Mcount_cnt_cy<3> (Sonido/ui2stst/ui2s/uclk/Mcount_cnt_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Sonido/ui2stst/ui2s/uclk/Mcount_cnt_cy<4> (Sonido/ui2stst/ui2s/uclk/Mcount_cnt_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Sonido/ui2stst/ui2s/uclk/Mcount_cnt_cy<5> (Sonido/ui2stst/ui2s/uclk/Mcount_cnt_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Sonido/ui2stst/ui2s/uclk/Mcount_cnt_cy<6> (Sonido/ui2stst/ui2s/uclk/Mcount_cnt_cy<6>)
     MUXCY:CI->O           0   0.019   0.000  Sonido/ui2stst/ui2s/uclk/Mcount_cnt_cy<7> (Sonido/ui2stst/ui2s/uclk/Mcount_cnt_cy<7>)
     XORCY:CI->O           1   0.180   0.000  Sonido/ui2stst/ui2s/uclk/Mcount_cnt_xor<8> (Sonido/ui2stst/ui2s/uclk/Mcount_cnt8)
     FD:D                      0.102          Sonido/ui2stst/ui2s/uclk/cnt_8
    ----------------------------------------
    Total                      4.799ns (1.859ns logic, 2.940ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 48227 / 23
-------------------------------------------------------------------------
Offset:              16.010ns (Levels of Logic = 12)
  Source:            _i000001/puntaje_7 (FF)
  Destination:       seg<1> (PAD)
  Source Clock:      clk rising

  Data Path: _i000001/puntaje_7 to seg<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            13   0.447   1.277  _i000001/puntaje_7 (_i000001/puntaje_7)
     LUT5:I0->O            8   0.203   1.031  bcd/Mmux_GND_31_o_GND_31_o_mux_8_OUT41 (bcd/Madd_n0085_cy<0>)
     LUT5:I2->O            6   0.205   1.109  bcd/Mmux_GND_31_o_GND_31_o_mux_14_OUT21 (bcd/Madd_GND_31_o_GND_31_o_add_19_OUT_lut<2>)
     LUT6:I0->O            8   0.203   1.050  bcd/GND_31_o_GND_31_o_LessThan_19_o (bcd/GND_31_o_GND_31_o_LessThan_19_o)
     LUT6:I2->O           10   0.203   1.201  bcd/Mmux_GND_31_o_GND_31_o_mux_20_OUT42 (bcd/Madd_GND_31_o_GND_31_o_add_22_OUT_cy<0>)
     LUT6:I1->O            1   0.203   0.580  bcd/Mmux_GND_31_o_GND_31_o_mux_23_OUT32 (bcd/Mmux_GND_31_o_GND_31_o_mux_23_OUT31)
     LUT6:I5->O            4   0.205   0.931  bcd/Mmux_GND_31_o_GND_31_o_mux_23_OUT33 (bcd/Madd_GND_31_o_GND_31_o_add_31_OUT_lut<3>)
     LUT5:I1->O            7   0.203   1.118  bcd/Mmux_decenas31 (decenas<3>)
     LUT6:I1->O            1   0.203   0.580  muxMsjActual/Mmux_msjIntermediario422 (muxMsjActual/Mmux_msjIntermediario422)
     LUT6:I5->O            5   0.205   0.715  muxMsjActual/Mmux_msjIntermediario423 (muxMsjActual/Mmux_msjIntermediario42)
     LUT6:I5->O            1   0.205   0.580  muxMsjActual/Mmux_msjIntermediario33_SW0 (N129)
     LUT6:I5->O            1   0.205   0.579  muxMsjActual/Mmux_msjIntermediario33 (seg_2_OBUF)
     OBUF:I->O                 2.571          seg_2_OBUF (seg<2>)
    ----------------------------------------
    Total                     16.010ns (5.261ns logic, 10.749ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Sonido/clk2'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            Sonido/ui2stst/ui2s/lrclk (FF)
  Destination:       JA<1> (PAD)
  Source Clock:      Sonido/clk2 rising

  Data Path: Sonido/ui2stst/ui2s/lrclk to JA<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.447   0.616  Sonido/ui2stst/ui2s/lrclk (Sonido/ui2stst/ui2s/lrclk)
     OBUF:I->O                 2.571          JA_1_OBUF (JA<1>)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Sonido/clk2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Sonido/clk2    |    4.600|         |         |         |
clk            |    4.073|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.998|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 43.00 secs
Total CPU time to Xst completion: 42.37 secs
 
--> 

Total memory usage is 270364 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  182 (   0 filtered)
Number of infos    :   42 (   0 filtered)

