// Seed: 1193807259
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = 1 - id_2 ? 1 : id_2 ^ 1'b0;
  assign id_7 = 1;
  always @* begin : LABEL_0
    for (id_7 = 1; id_2; id_4 = id_8) @(posedge id_8);
    id_4 <= 1'h0;
    id_7 <= id_3 > 1;
  end
  assign id_4 = 1'b0;
  wire id_9;
  module_0 modCall_1 (
      id_6,
      id_9,
      id_6,
      id_9,
      id_6,
      id_6,
      id_6
  );
  assign id_5 = 1;
  wand id_10 = id_6;
  assign id_10 = 1;
  wand id_11, id_12;
  assign id_11 = 1;
  assign id_6  = 1;
  wire id_13;
endmodule
