library ieee;
use ieee.std_logic_1164.all;

entity t_ff is

	port(
		t : in std_logic;
		reset : in std_logic;
		clk : in std_logic;
		q : inout std_logic
		);

end entity t_ff;

architecture behavioural of t_ff is
begin

	process(clk, reset)
	begin

		if reset = '0' then
			q <= '0';
		else
			if rising_edge(clk) then
				q <= (t xor q);
			end if;
		end if;

	end process;

end behavioural;
