{
  "module_name": "gcc-ipq4019.c",
  "hash_id": "b59231af78f22914a98a1fb24adb4661c8469590595f3f77905f50d099e3714e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/qcom/gcc-ipq4019.c",
  "human_readable_source": "\n \n\n#include <linux/kernel.h>\n#include <linux/err.h>\n#include <linux/platform_device.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/clk-provider.h>\n#include <linux/regmap.h>\n#include <linux/reset-controller.h>\n#include <linux/math64.h>\n#include <linux/delay.h>\n#include <linux/clk.h>\n\n#include <dt-bindings/clock/qcom,gcc-ipq4019.h>\n\n#include \"common.h\"\n#include \"clk-regmap.h\"\n#include \"clk-rcg.h\"\n#include \"clk-branch.h\"\n#include \"reset.h\"\n#include \"clk-regmap-divider.h\"\n\n#define to_clk_regmap_div(_hw) container_of(to_clk_regmap(_hw),\\\n\t\t\t\t\tstruct clk_regmap_div, clkr)\n\n#define to_clk_fepll(_hw) container_of(to_clk_regmap_div(_hw),\\\n\t\t\t\t\t\tstruct clk_fepll, cdiv)\n\nenum {\n\tP_XO,\n\tP_FEPLL200,\n\tP_FEPLL500,\n\tP_DDRPLL,\n\tP_FEPLLWCSS2G,\n\tP_FEPLLWCSS5G,\n\tP_FEPLL125DLY,\n\tP_DDRPLLAPSS,\n};\n\n \nstruct clk_fepll_vco {\n\tu32 fdbkdiv_shift;\n\tu32 fdbkdiv_width;\n\tu32 refclkdiv_shift;\n\tu32 refclkdiv_width;\n\tu32 reg;\n};\n\n \nstruct clk_fepll {\n\tu32 fixed_div;\n\tconst u8 *parent_map;\n\tstruct clk_regmap_div cdiv;\n\tconst struct clk_fepll_vco *pll_vco;\n\tconst struct clk_div_table *div_table;\n\tconst struct freq_tbl *freq_tbl;\n};\n\n \nstatic const int gcc_ipq4019_cpu_safe_parent = 2;\n\n \nstatic u64 clk_fepll_vco_calc_rate(struct clk_fepll *pll_div,\n\t\t\t\t   unsigned long parent_rate)\n{\n\tconst struct clk_fepll_vco *pll_vco = pll_div->pll_vco;\n\tu32 fdbkdiv, refclkdiv, cdiv;\n\tu64 vco;\n\n\tregmap_read(pll_div->cdiv.clkr.regmap, pll_vco->reg, &cdiv);\n\trefclkdiv = (cdiv >> pll_vco->refclkdiv_shift) &\n\t\t    (BIT(pll_vco->refclkdiv_width) - 1);\n\tfdbkdiv = (cdiv >> pll_vco->fdbkdiv_shift) &\n\t\t  (BIT(pll_vco->fdbkdiv_width) - 1);\n\n\tvco = parent_rate / refclkdiv;\n\tvco *= 2;\n\tvco *= fdbkdiv;\n\n\treturn vco;\n}\n\nstatic const struct clk_fepll_vco gcc_apss_ddrpll_vco = {\n\t.fdbkdiv_shift = 16,\n\t.fdbkdiv_width = 8,\n\t.refclkdiv_shift = 24,\n\t.refclkdiv_width = 5,\n\t.reg = 0x2e020,\n};\n\nstatic const struct clk_fepll_vco gcc_fepll_vco = {\n\t.fdbkdiv_shift = 16,\n\t.fdbkdiv_width = 8,\n\t.refclkdiv_shift = 24,\n\t.refclkdiv_width = 5,\n\t.reg = 0x2f020,\n};\n\n \nstatic long clk_cpu_div_round_rate(struct clk_hw *hw, unsigned long rate,\n\t\t\t\t   unsigned long *p_rate)\n{\n\tstruct clk_fepll *pll = to_clk_fepll(hw);\n\tstruct clk_hw *p_hw;\n\tconst struct freq_tbl *f;\n\n\tf = qcom_find_freq(pll->freq_tbl, rate);\n\tif (!f)\n\t\treturn -EINVAL;\n\n\tp_hw = clk_hw_get_parent_by_index(hw, f->src);\n\t*p_rate = clk_hw_get_rate(p_hw);\n\n\treturn f->freq;\n};\n\n \nstatic int clk_cpu_div_set_rate(struct clk_hw *hw, unsigned long rate,\n\t\t\t\tunsigned long parent_rate)\n{\n\tstruct clk_fepll *pll = to_clk_fepll(hw);\n\tconst struct freq_tbl *f;\n\tu32 mask;\n\n\tf = qcom_find_freq(pll->freq_tbl, rate);\n\tif (!f)\n\t\treturn -EINVAL;\n\n\tmask = (BIT(pll->cdiv.width) - 1) << pll->cdiv.shift;\n\tregmap_update_bits(pll->cdiv.clkr.regmap,\n\t\t\t   pll->cdiv.reg, mask,\n\t\t\t   f->pre_div << pll->cdiv.shift);\n\t \n\tudelay(1);\n\n\treturn 0;\n};\n\n \nstatic unsigned long\nclk_cpu_div_recalc_rate(struct clk_hw *hw,\n\t\t\tunsigned long parent_rate)\n{\n\tstruct clk_fepll *pll = to_clk_fepll(hw);\n\tu32 cdiv, pre_div;\n\tu64 rate;\n\n\tregmap_read(pll->cdiv.clkr.regmap, pll->cdiv.reg, &cdiv);\n\tcdiv = (cdiv >> pll->cdiv.shift) & (BIT(pll->cdiv.width) - 1);\n\n\t \n\tif (cdiv > 10)\n\t\tpre_div = (cdiv + 1) * 2;\n\telse\n\t\tpre_div = cdiv + 12;\n\n\trate = clk_fepll_vco_calc_rate(pll, parent_rate) * 2;\n\tdo_div(rate, pre_div);\n\n\treturn rate;\n};\n\nstatic const struct clk_ops clk_regmap_cpu_div_ops = {\n\t.round_rate = clk_cpu_div_round_rate,\n\t.set_rate = clk_cpu_div_set_rate,\n\t.recalc_rate = clk_cpu_div_recalc_rate,\n};\n\nstatic const struct freq_tbl ftbl_apss_ddr_pll[] = {\n\t{ 384000000, P_XO, 0xd, 0, 0 },\n\t{ 413000000, P_XO, 0xc, 0, 0 },\n\t{ 448000000, P_XO, 0xb, 0, 0 },\n\t{ 488000000, P_XO, 0xa, 0, 0 },\n\t{ 512000000, P_XO, 0x9, 0, 0 },\n\t{ 537000000, P_XO, 0x8, 0, 0 },\n\t{ 565000000, P_XO, 0x7, 0, 0 },\n\t{ 597000000, P_XO, 0x6, 0, 0 },\n\t{ 632000000, P_XO, 0x5, 0, 0 },\n\t{ 672000000, P_XO, 0x4, 0, 0 },\n\t{ 716000000, P_XO, 0x3, 0, 0 },\n\t{ 768000000, P_XO, 0x2, 0, 0 },\n\t{ 823000000, P_XO, 0x1, 0, 0 },\n\t{ 896000000, P_XO, 0x0, 0, 0 },\n\t{ }\n};\n\nstatic struct clk_fepll gcc_apss_cpu_plldiv_clk = {\n\t.cdiv.reg = 0x2e020,\n\t.cdiv.shift = 4,\n\t.cdiv.width = 4,\n\t.cdiv.clkr = {\n\t\t.enable_reg = 0x2e000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"ddrpllapss\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"xo\",\n\t\t\t\t.name = \"xo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_regmap_cpu_div_ops,\n\t\t},\n\t},\n\t.freq_tbl = ftbl_apss_ddr_pll,\n\t.pll_vco = &gcc_apss_ddrpll_vco,\n};\n\n \nstatic unsigned long\nclk_regmap_clk_div_recalc_rate(struct clk_hw *hw,\n\t\t\t       unsigned long parent_rate)\n{\n\tstruct clk_fepll *pll = to_clk_fepll(hw);\n\tu32 cdiv, pre_div = 1;\n\tu64 rate;\n\tconst struct clk_div_table *clkt;\n\n\tif (pll->fixed_div) {\n\t\tpre_div = pll->fixed_div;\n\t} else {\n\t\tregmap_read(pll->cdiv.clkr.regmap, pll->cdiv.reg, &cdiv);\n\t\tcdiv = (cdiv >> pll->cdiv.shift) & (BIT(pll->cdiv.width) - 1);\n\n\t\tfor (clkt = pll->div_table; clkt->div; clkt++) {\n\t\t\tif (clkt->val == cdiv)\n\t\t\t\tpre_div = clkt->div;\n\t\t}\n\t}\n\n\trate = clk_fepll_vco_calc_rate(pll, parent_rate);\n\tdo_div(rate, pre_div);\n\n\treturn rate;\n};\n\nstatic const struct clk_ops clk_fepll_div_ops = {\n\t.recalc_rate = clk_regmap_clk_div_recalc_rate,\n};\n\nstatic struct clk_fepll gcc_apss_sdcc_clk = {\n\t.fixed_div = 28,\n\t.cdiv.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"ddrpllsdcc\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"xo\",\n\t\t\t\t.name = \"xo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_fepll_div_ops,\n\t\t},\n\t},\n\t.pll_vco = &gcc_apss_ddrpll_vco,\n};\n\nstatic struct clk_fepll gcc_fepll125_clk = {\n\t.fixed_div = 32,\n\t.cdiv.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"fepll125\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"xo\",\n\t\t\t\t.name = \"xo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_fepll_div_ops,\n\t\t},\n\t},\n\t.pll_vco = &gcc_fepll_vco,\n};\n\nstatic struct clk_fepll gcc_fepll125dly_clk = {\n\t.fixed_div = 32,\n\t.cdiv.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"fepll125dly\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"xo\",\n\t\t\t\t.name = \"xo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_fepll_div_ops,\n\t\t},\n\t},\n\t.pll_vco = &gcc_fepll_vco,\n};\n\nstatic struct clk_fepll gcc_fepll200_clk = {\n\t.fixed_div = 20,\n\t.cdiv.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"fepll200\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"xo\",\n\t\t\t\t.name = \"xo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_fepll_div_ops,\n\t\t},\n\t},\n\t.pll_vco = &gcc_fepll_vco,\n};\n\nstatic struct clk_fepll gcc_fepll500_clk = {\n\t.fixed_div = 8,\n\t.cdiv.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"fepll500\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"xo\",\n\t\t\t\t.name = \"xo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_fepll_div_ops,\n\t\t},\n\t},\n\t.pll_vco = &gcc_fepll_vco,\n};\n\nstatic const struct clk_div_table fepllwcss_clk_div_table[] = {\n\t{ 0, 15 },\n\t{ 1, 16 },\n\t{ 2, 18 },\n\t{ 3, 20 },\n\t{ },\n};\n\nstatic struct clk_fepll gcc_fepllwcss2g_clk = {\n\t.cdiv.reg = 0x2f020,\n\t.cdiv.shift = 8,\n\t.cdiv.width = 2,\n\t.cdiv.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"fepllwcss2g\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"xo\",\n\t\t\t\t.name = \"xo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_fepll_div_ops,\n\t\t},\n\t},\n\t.div_table = fepllwcss_clk_div_table,\n\t.pll_vco = &gcc_fepll_vco,\n};\n\nstatic struct clk_fepll gcc_fepllwcss5g_clk = {\n\t.cdiv.reg = 0x2f020,\n\t.cdiv.shift = 12,\n\t.cdiv.width = 2,\n\t.cdiv.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"fepllwcss5g\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"xo\",\n\t\t\t\t.name = \"xo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_fepll_div_ops,\n\t\t},\n\t},\n\t.div_table = fepllwcss_clk_div_table,\n\t.pll_vco = &gcc_fepll_vco,\n};\n\nstatic struct parent_map gcc_xo_200_500_map[] = {\n\t{ P_XO, 0 },\n\t{ P_FEPLL200, 1 },\n\t{ P_FEPLL500, 2 },\n};\n\nstatic const struct clk_parent_data gcc_xo_200_500[] = {\n\t{ .fw_name = \"xo\", .name = \"xo\" },\n\t{ .hw = &gcc_fepll200_clk.cdiv.clkr.hw },\n\t{ .hw = &gcc_fepll500_clk.cdiv.clkr.hw },\n};\n\nstatic const struct freq_tbl ftbl_gcc_pcnoc_ahb_clk[] = {\n\tF(48000000,  P_XO,\t 1, 0, 0),\n\tF(100000000, P_FEPLL200, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_pcnoc_ahb_clk_src = {\n\t.cmd_rcgr = 0x21024,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_200_500_map,\n\t.freq_tbl = ftbl_gcc_pcnoc_ahb_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_pcnoc_ahb_clk_src\",\n\t\t.parent_data = gcc_xo_200_500,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_200_500),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_branch pcnoc_clk_src = {\n\t.halt_reg = 0x21030,\n\t.clkr = {\n\t\t.enable_reg = 0x21030,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"pcnoc_clk_src\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_pcnoc_ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT |\n\t\t\t\tCLK_IS_CRITICAL,\n\t\t},\n\t},\n};\n\nstatic struct parent_map gcc_xo_200_map[] = {\n\t{  P_XO, 0 },\n\t{  P_FEPLL200, 1 },\n};\n\nstatic const struct clk_parent_data gcc_xo_200[] = {\n\t{ .fw_name = \"xo\", .name = \"xo\" },\n\t{ .hw = &gcc_fepll200_clk.cdiv.clkr.hw },\n};\n\nstatic const struct freq_tbl ftbl_gcc_audio_pwm_clk[] = {\n\tF(48000000, P_XO, 1, 0, 0),\n\tF(200000000, P_FEPLL200, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 audio_clk_src = {\n\t.cmd_rcgr = 0x1b000,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_200_map,\n\t.freq_tbl = ftbl_gcc_audio_pwm_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"audio_clk_src\",\n\t\t.parent_data = gcc_xo_200,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_200),\n\t\t.ops = &clk_rcg2_ops,\n\n\t},\n};\n\nstatic struct clk_branch gcc_audio_ahb_clk = {\n\t.halt_reg = 0x1b010,\n\t.clkr = {\n\t\t.enable_reg = 0x1b010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_audio_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&pcnoc_clk_src.clkr.hw },\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_audio_pwm_clk = {\n\t.halt_reg = 0x1b00C,\n\t.clkr = {\n\t\t.enable_reg = 0x1b00C,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_audio_pwm_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&audio_clk_src.clkr.hw },\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_blsp1_qup1_2_i2c_apps_clk[] = {\n\tF(19050000, P_FEPLL200, 10.5, 1, 1),\n\t{ }\n};\n\nstatic struct clk_rcg2 blsp1_qup1_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x200c,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_200_map,\n\t.freq_tbl = ftbl_gcc_blsp1_qup1_2_i2c_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup1_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_200,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_200),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup1_i2c_apps_clk = {\n\t.halt_reg = 0x2008,\n\t.clkr = {\n\t\t.enable_reg = 0x2008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup1_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&blsp1_qup1_i2c_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup2_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x3000,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_200_map,\n\t.freq_tbl = ftbl_gcc_blsp1_qup1_2_i2c_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup2_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_200,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_200),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup2_i2c_apps_clk = {\n\t.halt_reg = 0x3010,\n\t.clkr = {\n\t\t.enable_reg = 0x3010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup2_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&blsp1_qup2_i2c_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct parent_map gcc_xo_200_spi_map[] = {\n\t{  P_XO, 0 },\n\t{  P_FEPLL200, 2 },\n};\n\nstatic const struct clk_parent_data gcc_xo_200_spi[] = {\n\t{ .fw_name = \"xo\", .name = \"xo\" },\n\t{ .hw = &gcc_fepll200_clk.cdiv.clkr.hw },\n};\n\nstatic const struct freq_tbl ftbl_gcc_blsp1_qup1_2_spi_apps_clk[] = {\n\tF(960000, P_XO, 12, 1, 4),\n\tF(4800000, P_XO, 1, 1, 10),\n\tF(9600000, P_XO, 1, 1, 5),\n\tF(15000000, P_XO, 1, 1, 3),\n\tF(19200000, P_XO, 1, 2, 5),\n\tF(24000000, P_XO, 1, 1, 2),\n\tF(48000000, P_XO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 blsp1_qup1_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x2024,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_200_spi_map,\n\t.freq_tbl = ftbl_gcc_blsp1_qup1_2_spi_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup1_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_200_spi,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_200_spi),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup1_spi_apps_clk = {\n\t.halt_reg = 0x2004,\n\t.clkr = {\n\t\t.enable_reg = 0x2004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup1_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&blsp1_qup1_spi_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup2_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x3014,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_gcc_blsp1_qup1_2_spi_apps_clk,\n\t.parent_map = gcc_xo_200_spi_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup2_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_200_spi,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_200_spi),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup2_spi_apps_clk = {\n\t.halt_reg = 0x300c,\n\t.clkr = {\n\t\t.enable_reg = 0x300c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup2_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&blsp1_qup2_spi_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_blsp1_uart1_2_apps_clk[] = {\n\tF(1843200, P_FEPLL200, 1, 144, 15625),\n\tF(3686400, P_FEPLL200, 1, 288, 15625),\n\tF(7372800, P_FEPLL200, 1, 576, 15625),\n\tF(14745600, P_FEPLL200, 1, 1152, 15625),\n\tF(16000000, P_FEPLL200, 1, 2, 25),\n\tF(24000000, P_XO, 1, 1, 2),\n\tF(32000000, P_FEPLL200, 1, 4, 25),\n\tF(40000000, P_FEPLL200, 1, 1, 5),\n\tF(46400000, P_FEPLL200, 1, 29, 125),\n\tF(48000000, P_XO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 blsp1_uart1_apps_clk_src = {\n\t.cmd_rcgr = 0x2044,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_gcc_blsp1_uart1_2_apps_clk,\n\t.parent_map = gcc_xo_200_spi_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_uart1_apps_clk_src\",\n\t\t.parent_data = gcc_xo_200_spi,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_200_spi),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_uart1_apps_clk = {\n\t.halt_reg = 0x203c,\n\t.clkr = {\n\t\t.enable_reg = 0x203c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_uart1_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&blsp1_uart1_apps_clk_src.clkr.hw },\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_uart2_apps_clk_src = {\n\t.cmd_rcgr = 0x3034,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_gcc_blsp1_uart1_2_apps_clk,\n\t.parent_map = gcc_xo_200_spi_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_uart2_apps_clk_src\",\n\t\t.parent_data = gcc_xo_200_spi,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_200_spi),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_uart2_apps_clk = {\n\t.halt_reg = 0x302c,\n\t.clkr = {\n\t\t.enable_reg = 0x302c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_uart2_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&blsp1_uart2_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_gp_clk[] = {\n\tF(1250000,  P_FEPLL200, 1, 16, 0),\n\tF(2500000,  P_FEPLL200, 1,  8, 0),\n\tF(5000000,  P_FEPLL200, 1,  4, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gp1_clk_src = {\n\t.cmd_rcgr = 0x8004,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_gcc_gp_clk,\n\t.parent_map = gcc_xo_200_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gp1_clk_src\",\n\t\t.parent_data = gcc_xo_200,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_200),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_branch gcc_gp1_clk = {\n\t.halt_reg = 0x8000,\n\t.clkr = {\n\t\t.enable_reg = 0x8000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gp1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gp1_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg2 gp2_clk_src = {\n\t.cmd_rcgr = 0x9004,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_gcc_gp_clk,\n\t.parent_map = gcc_xo_200_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gp2_clk_src\",\n\t\t.parent_data = gcc_xo_200,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_200),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_branch gcc_gp2_clk = {\n\t.halt_reg = 0x9000,\n\t.clkr = {\n\t\t.enable_reg = 0x9000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gp2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gp2_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg2 gp3_clk_src = {\n\t.cmd_rcgr = 0xa004,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_gcc_gp_clk,\n\t.parent_map = gcc_xo_200_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gp3_clk_src\",\n\t\t.parent_data = gcc_xo_200,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_200),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_branch gcc_gp3_clk = {\n\t.halt_reg = 0xa000,\n\t.clkr = {\n\t\t.enable_reg = 0xa000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gp3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gp3_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct parent_map gcc_xo_sdcc1_500_map[] = {\n\t{  P_XO, 0 },\n\t{  P_DDRPLL, 1 },\n\t{  P_FEPLL500, 2 },\n};\n\nstatic const struct clk_parent_data gcc_xo_sdcc1_500[] = {\n\t{ .fw_name = \"xo\", .name = \"xo\" },\n\t{ .hw = &gcc_apss_sdcc_clk.cdiv.clkr.hw },\n\t{ .hw = &gcc_fepll500_clk.cdiv.clkr.hw },\n};\n\nstatic const struct freq_tbl ftbl_gcc_sdcc1_apps_clk[] = {\n\tF(144000,    P_XO,\t\t\t1,  3, 240),\n\tF(400000,    P_XO,\t\t\t1,  1, 0),\n\tF(20000000,  P_FEPLL500,\t\t1,  1, 25),\n\tF(25000000,  P_FEPLL500,\t\t1,  1, 20),\n\tF(50000000,  P_FEPLL500,\t\t1,  1, 10),\n\tF(100000000, P_FEPLL500,\t\t1,  1, 5),\n\tF(192000000, P_DDRPLL,\t\t\t1,  0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2  sdcc1_apps_clk_src = {\n\t.cmd_rcgr = 0x18004,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_gcc_sdcc1_apps_clk,\n\t.parent_map = gcc_xo_sdcc1_500_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"sdcc1_apps_clk_src\",\n\t\t.parent_data = gcc_xo_sdcc1_500,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_sdcc1_500),\n\t\t.ops = &clk_rcg2_ops,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_apps_clk[] = {\n\tF(48000000,  P_XO,         1, 0, 0),\n\tF(200000000, P_FEPLL200,   1, 0, 0),\n\tF(384000000, P_DDRPLLAPSS, 1, 0, 0),\n\tF(413000000, P_DDRPLLAPSS, 1, 0, 0),\n\tF(448000000, P_DDRPLLAPSS, 1, 0, 0),\n\tF(488000000, P_DDRPLLAPSS, 1, 0, 0),\n\tF(500000000, P_FEPLL500,   1, 0, 0),\n\tF(512000000, P_DDRPLLAPSS, 1, 0, 0),\n\tF(537000000, P_DDRPLLAPSS, 1, 0, 0),\n\tF(565000000, P_DDRPLLAPSS, 1, 0, 0),\n\tF(597000000, P_DDRPLLAPSS, 1, 0, 0),\n\tF(632000000, P_DDRPLLAPSS, 1, 0, 0),\n\tF(672000000, P_DDRPLLAPSS, 1, 0, 0),\n\tF(716000000, P_DDRPLLAPSS, 1, 0, 0),\n\t{ }\n};\n\nstatic struct parent_map gcc_xo_ddr_500_200_map[] = {\n\t{  P_XO, 0 },\n\t{  P_FEPLL200, 3 },\n\t{  P_FEPLL500, 2 },\n\t{  P_DDRPLLAPSS, 1 },\n};\n\nstatic const struct clk_parent_data gcc_xo_ddr_500_200[] = {\n\t{ .fw_name = \"xo\", .name = \"xo\" },\n\t{ .hw = &gcc_fepll200_clk.cdiv.clkr.hw },\n\t{ .hw = &gcc_fepll500_clk.cdiv.clkr.hw },\n\t{ .hw = &gcc_apss_cpu_plldiv_clk.cdiv.clkr.hw },\n};\n\nstatic struct clk_rcg2 apps_clk_src = {\n\t.cmd_rcgr = 0x1900c,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_gcc_apps_clk,\n\t.parent_map = gcc_xo_ddr_500_200_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"apps_clk_src\",\n\t\t.parent_data = gcc_xo_ddr_500_200,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_ddr_500_200),\n\t\t.ops = &clk_rcg2_ops,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_apps_ahb_clk[] = {\n\tF(48000000, P_XO,\t   1, 0, 0),\n\tF(100000000, P_FEPLL200,   2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 apps_ahb_clk_src = {\n\t.cmd_rcgr = 0x19014,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_200_500_map,\n\t.freq_tbl = ftbl_gcc_apps_ahb_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"apps_ahb_clk_src\",\n\t\t.parent_data = gcc_xo_200_500,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_200_500),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_branch gcc_apss_ahb_clk = {\n\t.halt_reg = 0x19004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x6000,\n\t\t.enable_mask = BIT(14),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_apss_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&apps_ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_ahb_clk = {\n\t.halt_reg = 0x1008,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x6000,\n\t\t.enable_mask = BIT(10),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&pcnoc_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_dcd_xo_clk = {\n\t.halt_reg = 0x2103c,\n\t.clkr = {\n\t\t.enable_reg = 0x2103c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_dcd_xo_clk\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"xo\",\n\t\t\t\t.name = \"xo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_boot_rom_ahb_clk = {\n\t.halt_reg = 0x1300c,\n\t.clkr = {\n\t\t.enable_reg = 0x1300c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_boot_rom_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&pcnoc_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_crypto_ahb_clk = {\n\t.halt_reg = 0x16024,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x6000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_crypto_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&pcnoc_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_crypto_axi_clk = {\n\t.halt_reg = 0x16020,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x6000,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_crypto_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_fepll125_clk.cdiv.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_crypto_clk = {\n\t.halt_reg = 0x1601c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x6000,\n\t\t.enable_mask = BIT(2),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_crypto_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_fepll125_clk.cdiv.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct parent_map gcc_xo_125_dly_map[] = {\n\t{  P_XO, 0 },\n\t{  P_FEPLL125DLY, 1 },\n};\n\nstatic const struct clk_parent_data gcc_xo_125_dly[] = {\n\t{ .fw_name = \"xo\", .name = \"xo\" },\n\t{ .hw = &gcc_fepll125dly_clk.cdiv.clkr.hw },\n};\n\nstatic const struct freq_tbl ftbl_gcc_fephy_dly_clk[] = {\n\tF(125000000, P_FEPLL125DLY, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 fephy_125m_dly_clk_src = {\n\t.cmd_rcgr = 0x12000,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_125_dly_map,\n\t.freq_tbl = ftbl_gcc_fephy_dly_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"fephy_125m_dly_clk_src\",\n\t\t.parent_data = gcc_xo_125_dly,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_125_dly),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_branch gcc_ess_clk = {\n\t.halt_reg = 0x12010,\n\t.clkr = {\n\t\t.enable_reg = 0x12010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ess_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&fephy_125m_dly_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_imem_axi_clk = {\n\t.halt_reg = 0xe004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x6000,\n\t\t.enable_mask = BIT(17),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_imem_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_fepll200_clk.cdiv.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_imem_cfg_ahb_clk = {\n\t.halt_reg = 0xe008,\n\t.clkr = {\n\t\t.enable_reg = 0xe008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_imem_cfg_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&pcnoc_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_ahb_clk = {\n\t.halt_reg = 0x1d00c,\n\t.clkr = {\n\t\t.enable_reg = 0x1d00c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&pcnoc_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_axi_m_clk = {\n\t.halt_reg = 0x1d004,\n\t.clkr = {\n\t\t.enable_reg = 0x1d004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_axi_m_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_fepll200_clk.cdiv.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_axi_s_clk = {\n\t.halt_reg = 0x1d008,\n\t.clkr = {\n\t\t.enable_reg = 0x1d008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_axi_s_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_fepll200_clk.cdiv.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_prng_ahb_clk = {\n\t.halt_reg = 0x13004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x6000,\n\t\t.enable_mask = BIT(8),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_prng_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&pcnoc_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qpic_ahb_clk = {\n\t.halt_reg = 0x1c008,\n\t.clkr = {\n\t\t.enable_reg = 0x1c008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qpic_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&pcnoc_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qpic_clk = {\n\t.halt_reg = 0x1c004,\n\t.clkr = {\n\t\t.enable_reg = 0x1c004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qpic_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&pcnoc_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc1_ahb_clk = {\n\t.halt_reg = 0x18010,\n\t.clkr = {\n\t\t.enable_reg = 0x18010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc1_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&pcnoc_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc1_apps_clk = {\n\t.halt_reg = 0x1800c,\n\t.clkr = {\n\t\t.enable_reg = 0x1800c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc1_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&sdcc1_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_tlmm_ahb_clk = {\n\t.halt_reg = 0x5004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x6000,\n\t\t.enable_mask = BIT(5),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_tlmm_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&pcnoc_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb2_master_clk = {\n\t.halt_reg = 0x1e00c,\n\t.clkr = {\n\t\t.enable_reg = 0x1e00c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb2_master_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&pcnoc_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb2_sleep_clk = {\n\t.halt_reg = 0x1e010,\n\t.clkr = {\n\t\t.enable_reg = 0x1e010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb2_sleep_clk\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"sleep_clk\",\n\t\t\t\t.name = \"gcc_sleep_clk_src\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_usb30_mock_utmi_clk[] = {\n\tF(2000000, P_FEPLL200, 10, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 usb30_mock_utmi_clk_src = {\n\t.cmd_rcgr = 0x1e000,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_200_map,\n\t.freq_tbl = ftbl_gcc_usb30_mock_utmi_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"usb30_mock_utmi_clk_src\",\n\t\t.parent_data = gcc_xo_200,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_200),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_branch gcc_usb2_mock_utmi_clk = {\n\t.halt_reg = 0x1e014,\n\t.clkr = {\n\t\t.enable_reg = 0x1e014,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb2_mock_utmi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&usb30_mock_utmi_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_master_clk = {\n\t.halt_reg = 0x1e028,\n\t.clkr = {\n\t\t.enable_reg = 0x1e028,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb3_master_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_fepll125_clk.cdiv.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_sleep_clk = {\n\t.halt_reg = 0x1e02C,\n\t.clkr = {\n\t\t.enable_reg = 0x1e02C,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb3_sleep_clk\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"sleep_clk\",\n\t\t\t\t.name = \"gcc_sleep_clk_src\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_mock_utmi_clk = {\n\t.halt_reg = 0x1e030,\n\t.clkr = {\n\t\t.enable_reg = 0x1e030,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb3_mock_utmi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&usb30_mock_utmi_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct parent_map gcc_xo_wcss2g_map[] = {\n\t{  P_XO, 0 },\n\t{  P_FEPLLWCSS2G, 1 },\n};\n\nstatic const struct clk_parent_data gcc_xo_wcss2g[] = {\n\t{ .fw_name = \"xo\", .name = \"xo\" },\n\t{ .hw = &gcc_fepllwcss2g_clk.cdiv.clkr.hw },\n};\n\nstatic const struct freq_tbl ftbl_gcc_wcss2g_clk[] = {\n\tF(48000000, P_XO, 1, 0, 0),\n\tF(250000000, P_FEPLLWCSS2G, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 wcss2g_clk_src = {\n\t.cmd_rcgr = 0x1f000,\n\t.hid_width = 5,\n\t.freq_tbl = ftbl_gcc_wcss2g_clk,\n\t.parent_map = gcc_xo_wcss2g_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"wcss2g_clk_src\",\n\t\t.parent_data = gcc_xo_wcss2g,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_wcss2g),\n\t\t.ops = &clk_rcg2_ops,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_branch gcc_wcss2g_clk = {\n\t.halt_reg = 0x1f00C,\n\t.clkr = {\n\t\t.enable_reg = 0x1f00C,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_wcss2g_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&wcss2g_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_wcss2g_ref_clk = {\n\t.halt_reg = 0x1f00C,\n\t.clkr = {\n\t\t.enable_reg = 0x1f00C,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_wcss2g_ref_clk\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"xo\",\n\t\t\t\t.name = \"xo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_wcss2g_rtc_clk = {\n\t.halt_reg = 0x1f010,\n\t.clkr = {\n\t\t.enable_reg = 0x1f010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_wcss2g_rtc_clk\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"sleep_clk\",\n\t\t\t\t.name = \"gcc_sleep_clk_src\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct parent_map gcc_xo_wcss5g_map[] = {\n\t{  P_XO, 0 },\n\t{  P_FEPLLWCSS5G, 1 },\n};\n\nstatic const struct clk_parent_data gcc_xo_wcss5g[] = {\n\t{ .fw_name = \"xo\", .name = \"xo\" },\n\t{ .hw = &gcc_fepllwcss5g_clk.cdiv.clkr.hw },\n};\n\nstatic const struct freq_tbl ftbl_gcc_wcss5g_clk[] = {\n\tF(48000000, P_XO, 1, 0, 0),\n\tF(250000000, P_FEPLLWCSS5G, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 wcss5g_clk_src = {\n\t.cmd_rcgr = 0x20000,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_wcss5g_map,\n\t.freq_tbl = ftbl_gcc_wcss5g_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"wcss5g_clk_src\",\n\t\t.parent_data = gcc_xo_wcss5g,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_wcss5g),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_branch gcc_wcss5g_clk = {\n\t.halt_reg = 0x2000c,\n\t.clkr = {\n\t\t.enable_reg = 0x2000c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_wcss5g_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&wcss5g_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_wcss5g_ref_clk = {\n\t.halt_reg = 0x2000c,\n\t.clkr = {\n\t\t.enable_reg = 0x2000c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_wcss5g_ref_clk\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"xo\",\n\t\t\t\t.name = \"xo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_wcss5g_rtc_clk = {\n\t.halt_reg = 0x20010,\n\t.clkr = {\n\t\t.enable_reg = 0x20010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_wcss5g_rtc_clk\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"sleep_clk\",\n\t\t\t\t.name = \"gcc_sleep_clk_src\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap *gcc_ipq4019_clocks[] = {\n\t[AUDIO_CLK_SRC] = &audio_clk_src.clkr,\n\t[BLSP1_QUP1_I2C_APPS_CLK_SRC] = &blsp1_qup1_i2c_apps_clk_src.clkr,\n\t[BLSP1_QUP1_SPI_APPS_CLK_SRC] = &blsp1_qup1_spi_apps_clk_src.clkr,\n\t[BLSP1_QUP2_I2C_APPS_CLK_SRC] = &blsp1_qup2_i2c_apps_clk_src.clkr,\n\t[BLSP1_QUP2_SPI_APPS_CLK_SRC] = &blsp1_qup2_spi_apps_clk_src.clkr,\n\t[BLSP1_UART1_APPS_CLK_SRC] = &blsp1_uart1_apps_clk_src.clkr,\n\t[BLSP1_UART2_APPS_CLK_SRC] = &blsp1_uart2_apps_clk_src.clkr,\n\t[GCC_USB3_MOCK_UTMI_CLK_SRC] = &usb30_mock_utmi_clk_src.clkr,\n\t[GCC_APPS_CLK_SRC] = &apps_clk_src.clkr,\n\t[GCC_APPS_AHB_CLK_SRC] = &apps_ahb_clk_src.clkr,\n\t[GP1_CLK_SRC] = &gp1_clk_src.clkr,\n\t[GP2_CLK_SRC] = &gp2_clk_src.clkr,\n\t[GP3_CLK_SRC] = &gp3_clk_src.clkr,\n\t[SDCC1_APPS_CLK_SRC] = &sdcc1_apps_clk_src.clkr,\n\t[FEPHY_125M_DLY_CLK_SRC] = &fephy_125m_dly_clk_src.clkr,\n\t[WCSS2G_CLK_SRC] = &wcss2g_clk_src.clkr,\n\t[WCSS5G_CLK_SRC] = &wcss5g_clk_src.clkr,\n\t[GCC_APSS_AHB_CLK] = &gcc_apss_ahb_clk.clkr,\n\t[GCC_AUDIO_AHB_CLK] = &gcc_audio_ahb_clk.clkr,\n\t[GCC_AUDIO_PWM_CLK] = &gcc_audio_pwm_clk.clkr,\n\t[GCC_BLSP1_AHB_CLK] = &gcc_blsp1_ahb_clk.clkr,\n\t[GCC_BLSP1_QUP1_I2C_APPS_CLK] = &gcc_blsp1_qup1_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP1_SPI_APPS_CLK] = &gcc_blsp1_qup1_spi_apps_clk.clkr,\n\t[GCC_BLSP1_QUP2_I2C_APPS_CLK] = &gcc_blsp1_qup2_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP2_SPI_APPS_CLK] = &gcc_blsp1_qup2_spi_apps_clk.clkr,\n\t[GCC_BLSP1_UART1_APPS_CLK] = &gcc_blsp1_uart1_apps_clk.clkr,\n\t[GCC_BLSP1_UART2_APPS_CLK] = &gcc_blsp1_uart2_apps_clk.clkr,\n\t[GCC_DCD_XO_CLK] = &gcc_dcd_xo_clk.clkr,\n\t[GCC_GP1_CLK] = &gcc_gp1_clk.clkr,\n\t[GCC_GP2_CLK] = &gcc_gp2_clk.clkr,\n\t[GCC_GP3_CLK] = &gcc_gp3_clk.clkr,\n\t[GCC_BOOT_ROM_AHB_CLK] = &gcc_boot_rom_ahb_clk.clkr,\n\t[GCC_CRYPTO_AHB_CLK] = &gcc_crypto_ahb_clk.clkr,\n\t[GCC_CRYPTO_AXI_CLK] = &gcc_crypto_axi_clk.clkr,\n\t[GCC_CRYPTO_CLK] = &gcc_crypto_clk.clkr,\n\t[GCC_ESS_CLK] = &gcc_ess_clk.clkr,\n\t[GCC_IMEM_AXI_CLK] = &gcc_imem_axi_clk.clkr,\n\t[GCC_IMEM_CFG_AHB_CLK] = &gcc_imem_cfg_ahb_clk.clkr,\n\t[GCC_PCIE_AHB_CLK] = &gcc_pcie_ahb_clk.clkr,\n\t[GCC_PCIE_AXI_M_CLK] = &gcc_pcie_axi_m_clk.clkr,\n\t[GCC_PCIE_AXI_S_CLK] = &gcc_pcie_axi_s_clk.clkr,\n\t[GCC_PRNG_AHB_CLK] = &gcc_prng_ahb_clk.clkr,\n\t[GCC_QPIC_AHB_CLK] = &gcc_qpic_ahb_clk.clkr,\n\t[GCC_QPIC_CLK] = &gcc_qpic_clk.clkr,\n\t[GCC_SDCC1_AHB_CLK] = &gcc_sdcc1_ahb_clk.clkr,\n\t[GCC_SDCC1_APPS_CLK] = &gcc_sdcc1_apps_clk.clkr,\n\t[GCC_TLMM_AHB_CLK] = &gcc_tlmm_ahb_clk.clkr,\n\t[GCC_USB2_MASTER_CLK] = &gcc_usb2_master_clk.clkr,\n\t[GCC_USB2_SLEEP_CLK] = &gcc_usb2_sleep_clk.clkr,\n\t[GCC_USB2_MOCK_UTMI_CLK] = &gcc_usb2_mock_utmi_clk.clkr,\n\t[GCC_USB3_MASTER_CLK] = &gcc_usb3_master_clk.clkr,\n\t[GCC_USB3_SLEEP_CLK] = &gcc_usb3_sleep_clk.clkr,\n\t[GCC_USB3_MOCK_UTMI_CLK] = &gcc_usb3_mock_utmi_clk.clkr,\n\t[GCC_WCSS2G_CLK] = &gcc_wcss2g_clk.clkr,\n\t[GCC_WCSS2G_REF_CLK] = &gcc_wcss2g_ref_clk.clkr,\n\t[GCC_WCSS2G_RTC_CLK] = &gcc_wcss2g_rtc_clk.clkr,\n\t[GCC_WCSS5G_CLK] = &gcc_wcss5g_clk.clkr,\n\t[GCC_WCSS5G_REF_CLK] = &gcc_wcss5g_ref_clk.clkr,\n\t[GCC_WCSS5G_RTC_CLK] = &gcc_wcss5g_rtc_clk.clkr,\n\t[GCC_SDCC_PLLDIV_CLK] = &gcc_apss_sdcc_clk.cdiv.clkr,\n\t[GCC_FEPLL125_CLK] = &gcc_fepll125_clk.cdiv.clkr,\n\t[GCC_FEPLL125DLY_CLK] = &gcc_fepll125dly_clk.cdiv.clkr,\n\t[GCC_FEPLL200_CLK] = &gcc_fepll200_clk.cdiv.clkr,\n\t[GCC_FEPLL500_CLK] = &gcc_fepll500_clk.cdiv.clkr,\n\t[GCC_FEPLL_WCSS2G_CLK] = &gcc_fepllwcss2g_clk.cdiv.clkr,\n\t[GCC_FEPLL_WCSS5G_CLK] = &gcc_fepllwcss5g_clk.cdiv.clkr,\n\t[GCC_APSS_CPU_PLLDIV_CLK] = &gcc_apss_cpu_plldiv_clk.cdiv.clkr,\n\t[GCC_PCNOC_AHB_CLK_SRC] = &gcc_pcnoc_ahb_clk_src.clkr,\n\t[GCC_PCNOC_AHB_CLK] = &pcnoc_clk_src.clkr,\n};\n\nstatic const struct qcom_reset_map gcc_ipq4019_resets[] = {\n\t[WIFI0_CPU_INIT_RESET] = { 0x1f008, 5 },\n\t[WIFI0_RADIO_SRIF_RESET] = { 0x1f008, 4 },\n\t[WIFI0_RADIO_WARM_RESET] = { 0x1f008, 3 },\n\t[WIFI0_RADIO_COLD_RESET] = { 0x1f008, 2 },\n\t[WIFI0_CORE_WARM_RESET] = { 0x1f008, 1 },\n\t[WIFI0_CORE_COLD_RESET] = { 0x1f008, 0 },\n\t[WIFI1_CPU_INIT_RESET] = { 0x20008, 5 },\n\t[WIFI1_RADIO_SRIF_RESET] = { 0x20008, 4 },\n\t[WIFI1_RADIO_WARM_RESET] = { 0x20008, 3 },\n\t[WIFI1_RADIO_COLD_RESET] = { 0x20008, 2 },\n\t[WIFI1_CORE_WARM_RESET] = { 0x20008, 1 },\n\t[WIFI1_CORE_COLD_RESET] = { 0x20008, 0 },\n\t[USB3_UNIPHY_PHY_ARES] = { 0x1e038, 5 },\n\t[USB3_HSPHY_POR_ARES] = { 0x1e038, 4 },\n\t[USB3_HSPHY_S_ARES] = { 0x1e038, 2 },\n\t[USB2_HSPHY_POR_ARES] = { 0x1e01c, 4 },\n\t[USB2_HSPHY_S_ARES] = { 0x1e01c, 2 },\n\t[PCIE_PHY_AHB_ARES] = { 0x1d010, 11 },\n\t[PCIE_AHB_ARES] = { 0x1d010, 10 },\n\t[PCIE_PWR_ARES] = { 0x1d010, 9 },\n\t[PCIE_PIPE_STICKY_ARES] = { 0x1d010, 8 },\n\t[PCIE_AXI_M_STICKY_ARES] = { 0x1d010, 7 },\n\t[PCIE_PHY_ARES] = { 0x1d010, 6 },\n\t[PCIE_PARF_XPU_ARES] = { 0x1d010, 5 },\n\t[PCIE_AXI_S_XPU_ARES] = { 0x1d010, 4 },\n\t[PCIE_AXI_M_VMIDMT_ARES] = { 0x1d010, 3 },\n\t[PCIE_PIPE_ARES] = { 0x1d010, 2 },\n\t[PCIE_AXI_S_ARES] = { 0x1d010, 1 },\n\t[PCIE_AXI_M_ARES] = { 0x1d010, 0 },\n\t[ESS_RESET] = { 0x12008, 0},\n\t[GCC_BLSP1_BCR] = {0x01000, 0},\n\t[GCC_BLSP1_QUP1_BCR] = {0x02000, 0},\n\t[GCC_BLSP1_UART1_BCR] = {0x02038, 0},\n\t[GCC_BLSP1_QUP2_BCR] = {0x03008, 0},\n\t[GCC_BLSP1_UART2_BCR] = {0x03028, 0},\n\t[GCC_BIMC_BCR] = {0x04000, 0},\n\t[GCC_TLMM_BCR] = {0x05000, 0},\n\t[GCC_IMEM_BCR] = {0x0E000, 0},\n\t[GCC_ESS_BCR] = {0x12008, 0},\n\t[GCC_PRNG_BCR] = {0x13000, 0},\n\t[GCC_BOOT_ROM_BCR] = {0x13008, 0},\n\t[GCC_CRYPTO_BCR] = {0x16000, 0},\n\t[GCC_SDCC1_BCR] = {0x18000, 0},\n\t[GCC_SEC_CTRL_BCR] = {0x1A000, 0},\n\t[GCC_AUDIO_BCR] = {0x1B008, 0},\n\t[GCC_QPIC_BCR] = {0x1C000, 0},\n\t[GCC_PCIE_BCR] = {0x1D000, 0},\n\t[GCC_USB2_BCR] = {0x1E008, 0},\n\t[GCC_USB2_PHY_BCR] = {0x1E018, 0},\n\t[GCC_USB3_BCR] = {0x1E024, 0},\n\t[GCC_USB3_PHY_BCR] = {0x1E034, 0},\n\t[GCC_SYSTEM_NOC_BCR] = {0x21000, 0},\n\t[GCC_PCNOC_BCR] = {0x2102C, 0},\n\t[GCC_DCD_BCR] = {0x21038, 0},\n\t[GCC_SNOC_BUS_TIMEOUT0_BCR] = {0x21064, 0},\n\t[GCC_SNOC_BUS_TIMEOUT1_BCR] = {0x2106C, 0},\n\t[GCC_SNOC_BUS_TIMEOUT2_BCR] = {0x21074, 0},\n\t[GCC_SNOC_BUS_TIMEOUT3_BCR] = {0x2107C, 0},\n\t[GCC_PCNOC_BUS_TIMEOUT0_BCR] = {0x21084, 0},\n\t[GCC_PCNOC_BUS_TIMEOUT1_BCR] = {0x2108C, 0},\n\t[GCC_PCNOC_BUS_TIMEOUT2_BCR] = {0x21094, 0},\n\t[GCC_PCNOC_BUS_TIMEOUT3_BCR] = {0x2109C, 0},\n\t[GCC_PCNOC_BUS_TIMEOUT4_BCR] = {0x210A4, 0},\n\t[GCC_PCNOC_BUS_TIMEOUT5_BCR] = {0x210AC, 0},\n\t[GCC_PCNOC_BUS_TIMEOUT6_BCR] = {0x210B4, 0},\n\t[GCC_PCNOC_BUS_TIMEOUT7_BCR] = {0x210BC, 0},\n\t[GCC_PCNOC_BUS_TIMEOUT8_BCR] = {0x210C4, 0},\n\t[GCC_PCNOC_BUS_TIMEOUT9_BCR] = {0x210CC, 0},\n\t[GCC_TCSR_BCR] = {0x22000, 0},\n\t[GCC_MPM_BCR] = {0x24000, 0},\n\t[GCC_SPDM_BCR] = {0x25000, 0},\n\t[ESS_MAC1_ARES] = {0x1200C, 0},\n\t[ESS_MAC2_ARES] = {0x1200C, 1},\n\t[ESS_MAC3_ARES] = {0x1200C, 2},\n\t[ESS_MAC4_ARES] = {0x1200C, 3},\n\t[ESS_MAC5_ARES] = {0x1200C, 4},\n\t[ESS_PSGMII_ARES] = {0x1200C, 5},\n};\n\nstatic const struct regmap_config gcc_ipq4019_regmap_config = {\n\t.reg_bits\t= 32,\n\t.reg_stride\t= 4,\n\t.val_bits\t= 32,\n\t.max_register\t= 0x2ffff,\n\t.fast_io\t= true,\n};\n\nstatic const struct qcom_cc_desc gcc_ipq4019_desc = {\n\t.config = &gcc_ipq4019_regmap_config,\n\t.clks = gcc_ipq4019_clocks,\n\t.num_clks = ARRAY_SIZE(gcc_ipq4019_clocks),\n\t.resets = gcc_ipq4019_resets,\n\t.num_resets = ARRAY_SIZE(gcc_ipq4019_resets),\n};\n\nstatic const struct of_device_id gcc_ipq4019_match_table[] = {\n\t{ .compatible = \"qcom,gcc-ipq4019\" },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, gcc_ipq4019_match_table);\n\nstatic int\ngcc_ipq4019_cpu_clk_notifier_fn(struct notifier_block *nb,\n\t\t\t\tunsigned long action, void *data)\n{\n\tint err = 0;\n\n\tif (action == PRE_RATE_CHANGE)\n\t\terr = clk_rcg2_ops.set_parent(&apps_clk_src.clkr.hw,\n\t\t\t\t\t      gcc_ipq4019_cpu_safe_parent);\n\n\treturn notifier_from_errno(err);\n}\n\nstatic struct notifier_block gcc_ipq4019_cpu_clk_notifier = {\n\t.notifier_call = gcc_ipq4019_cpu_clk_notifier_fn,\n};\n\nstatic int gcc_ipq4019_probe(struct platform_device *pdev)\n{\n\tint err;\n\n\terr = qcom_cc_probe(pdev, &gcc_ipq4019_desc);\n\tif (err)\n\t\treturn err;\n\n\treturn devm_clk_notifier_register(&pdev->dev, apps_clk_src.clkr.hw.clk,\n\t\t\t\t\t  &gcc_ipq4019_cpu_clk_notifier);\n}\n\nstatic struct platform_driver gcc_ipq4019_driver = {\n\t.probe\t\t= gcc_ipq4019_probe,\n\t.driver\t\t= {\n\t\t.name\t= \"qcom,gcc-ipq4019\",\n\t\t.of_match_table = gcc_ipq4019_match_table,\n\t},\n};\n\nstatic int __init gcc_ipq4019_init(void)\n{\n\treturn platform_driver_register(&gcc_ipq4019_driver);\n}\ncore_initcall(gcc_ipq4019_init);\n\nstatic void __exit gcc_ipq4019_exit(void)\n{\n\tplatform_driver_unregister(&gcc_ipq4019_driver);\n}\nmodule_exit(gcc_ipq4019_exit);\n\nMODULE_ALIAS(\"platform:gcc-ipq4019\");\nMODULE_LICENSE(\"GPL v2\");\nMODULE_DESCRIPTION(\"QCOM GCC IPQ4019 driver\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}