<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='simu_mem.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: simu_mem
    <br/>
    Created: Nov 18, 2008
    <br/>
    Updated: Nov 18, 2008
    <br/>
    SVN Updated: Oct 28, 2009
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Memory core
    
    <br/>
    Language:
    
     VHDL
    
    <br/>
    Development status:
    
     Beta
    
    <br/>
    Additional info:
    
     Design done
    
    <br/>
    WishBone Compliant: No
    <br/>
    License: LGPL
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     The simu_mem project provides functional simulation models of commercially available RAMs.
     <br/>
     Advantages of the simu_mem models
     <br/>
     =================================
     <br/>
     1. Consumes few simulator memory if only few memory locations are accessed because it internally uses a linked list.
     <br/>
     2. Simulates quickly because it does not contain timing information. Fast simulator startup time because of the linked list.
     <br/>
     3. Usable for any data and address bus width.
     <br/>
     4. Works at any clock frequency.
     <br/>
     5. Programmed in VHDL.
     <br/>
     When the simu_mem models will not be useful
     <br/>
     ===========================================
     <br/>
     1. When it has to be synthesized.
     <br/>
     2. When a timing model is required. Ask your RAM vendor for a timing model.
     <br/>
     3. When your design is in Verilog.
     <br/>
     Where are the simulation models?
     <br/>
     ================================
     <br/>
     The RAM simulation models are located in rtl/vhdl/. They were tested only with the Modelsim simulator.
     <br/>
     How were the models tested?
     <br/>
     ===========================
     <br/>
     A testbench exists for ZBT RAMs. sim/rtl_sim/bin/sim.sh will execute the simulation. In order to run this test you must replace bench/verilog/samsung/k7n643645m_R03.v with the original simulation file from Samsung. You can find it on the Samsung semiconductor home
     <br/>
     page under High Speed SRAM / NtRAM / K7N643645M.
     <br/>
    </p>
   </div>
   <div id="d_Supported RAM Types">
    <h2>
     
     
     Supported RAM Types
    </h2>
    <p id="p_Supported RAM Types">
     - asynchronous static SRAMs
     <br/>
     - synchronous static RAMs ("Zero Bus Turnaround" RAM, ZBT RAM)
    </p>
   </div>
   <div id="d_Status">
    <h2>
     
     
     Status
    </h2>
    <p id="p_Status">
     - new
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
