--- 
layout: course 
title: EE610
department: Electrical Engineering
name: VLSI Design
type: Theory
description: "Review of MOS transistor models, Technology scaling, CMOS logic families including static, dynamic and dual rail logic. Integrated circuit layout; design rules, parasitics. low power design, high performance design, logical effort, Interconnect aware design, clocking techniques."
instructor: Prof. Saroj Mondal
prerequisites:
    - EE204
semestertype: Full
level: UG
lectures: 3
tutorials: 0
practicals: 0
credits: 6
email: saroj@iitdh.ac.in
syllabus: "Review of MOS transistor models, Technology scaling, CMOS logic families including static, dynamic and dual rail logic. Integrated circuit layout; design rules, parasitics. low power design, high performance design, logical effort, Interconnect aware design, clocking techniques. VLSI design: data and control path design, floor planning, Design Technology: introduction to hardware description languages(VHDL), logic, circuit and layout verification."
references: 
    - "N. Weste and D. M. Harris, “CMOS VLSI Design, A circuits and systems perspective” Pearson, 2010"
    - "S. Kang and Y. Leblebici, “CMOS Digital Integrated circuits”, Tata McGraw Hill edition, 2003"
    - "Jan M. Rabaey, A. Chandrakasan and B. Nikolic, “Digital Integrated circuits” Pearson , 2016"
permalink: /:title/ 
categories: ee 600 ug 
---