
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//flock_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004015e0 <.init>:
  4015e0:	stp	x29, x30, [sp, #-16]!
  4015e4:	mov	x29, sp
  4015e8:	bl	401a60 <ferror@plt+0x60>
  4015ec:	ldp	x29, x30, [sp], #16
  4015f0:	ret

Disassembly of section .plt:

0000000000401600 <memcpy@plt-0x20>:
  401600:	stp	x16, x30, [sp, #-16]!
  401604:	adrp	x16, 415000 <ferror@plt+0x13600>
  401608:	ldr	x17, [x16, #4088]
  40160c:	add	x16, x16, #0xff8
  401610:	br	x17
  401614:	nop
  401618:	nop
  40161c:	nop

0000000000401620 <memcpy@plt>:
  401620:	adrp	x16, 416000 <ferror@plt+0x14600>
  401624:	ldr	x17, [x16]
  401628:	add	x16, x16, #0x0
  40162c:	br	x17

0000000000401630 <_exit@plt>:
  401630:	adrp	x16, 416000 <ferror@plt+0x14600>
  401634:	ldr	x17, [x16, #8]
  401638:	add	x16, x16, #0x8
  40163c:	br	x17

0000000000401640 <strtoul@plt>:
  401640:	adrp	x16, 416000 <ferror@plt+0x14600>
  401644:	ldr	x17, [x16, #16]
  401648:	add	x16, x16, #0x10
  40164c:	br	x17

0000000000401650 <strlen@plt>:
  401650:	adrp	x16, 416000 <ferror@plt+0x14600>
  401654:	ldr	x17, [x16, #24]
  401658:	add	x16, x16, #0x18
  40165c:	br	x17

0000000000401660 <fputs@plt>:
  401660:	adrp	x16, 416000 <ferror@plt+0x14600>
  401664:	ldr	x17, [x16, #32]
  401668:	add	x16, x16, #0x20
  40166c:	br	x17

0000000000401670 <exit@plt>:
  401670:	adrp	x16, 416000 <ferror@plt+0x14600>
  401674:	ldr	x17, [x16, #40]
  401678:	add	x16, x16, #0x28
  40167c:	br	x17

0000000000401680 <dup@plt>:
  401680:	adrp	x16, 416000 <ferror@plt+0x14600>
  401684:	ldr	x17, [x16, #48]
  401688:	add	x16, x16, #0x30
  40168c:	br	x17

0000000000401690 <strtod@plt>:
  401690:	adrp	x16, 416000 <ferror@plt+0x14600>
  401694:	ldr	x17, [x16, #56]
  401698:	add	x16, x16, #0x38
  40169c:	br	x17

00000000004016a0 <sysinfo@plt>:
  4016a0:	adrp	x16, 416000 <ferror@plt+0x14600>
  4016a4:	ldr	x17, [x16, #64]
  4016a8:	add	x16, x16, #0x40
  4016ac:	br	x17

00000000004016b0 <__cxa_atexit@plt>:
  4016b0:	adrp	x16, 416000 <ferror@plt+0x14600>
  4016b4:	ldr	x17, [x16, #72]
  4016b8:	add	x16, x16, #0x48
  4016bc:	br	x17

00000000004016c0 <fputc@plt>:
  4016c0:	adrp	x16, 416000 <ferror@plt+0x14600>
  4016c4:	ldr	x17, [x16, #80]
  4016c8:	add	x16, x16, #0x50
  4016cc:	br	x17

00000000004016d0 <clock_gettime@plt>:
  4016d0:	adrp	x16, 416000 <ferror@plt+0x14600>
  4016d4:	ldr	x17, [x16, #88]
  4016d8:	add	x16, x16, #0x58
  4016dc:	br	x17

00000000004016e0 <fork@plt>:
  4016e0:	adrp	x16, 416000 <ferror@plt+0x14600>
  4016e4:	ldr	x17, [x16, #96]
  4016e8:	add	x16, x16, #0x60
  4016ec:	br	x17

00000000004016f0 <snprintf@plt>:
  4016f0:	adrp	x16, 416000 <ferror@plt+0x14600>
  4016f4:	ldr	x17, [x16, #104]
  4016f8:	add	x16, x16, #0x68
  4016fc:	br	x17

0000000000401700 <localeconv@plt>:
  401700:	adrp	x16, 416000 <ferror@plt+0x14600>
  401704:	ldr	x17, [x16, #112]
  401708:	add	x16, x16, #0x70
  40170c:	br	x17

0000000000401710 <fileno@plt>:
  401710:	adrp	x16, 416000 <ferror@plt+0x14600>
  401714:	ldr	x17, [x16, #120]
  401718:	add	x16, x16, #0x78
  40171c:	br	x17

0000000000401720 <signal@plt>:
  401720:	adrp	x16, 416000 <ferror@plt+0x14600>
  401724:	ldr	x17, [x16, #128]
  401728:	add	x16, x16, #0x80
  40172c:	br	x17

0000000000401730 <timer_settime@plt>:
  401730:	adrp	x16, 416000 <ferror@plt+0x14600>
  401734:	ldr	x17, [x16, #136]
  401738:	add	x16, x16, #0x88
  40173c:	br	x17

0000000000401740 <malloc@plt>:
  401740:	adrp	x16, 416000 <ferror@plt+0x14600>
  401744:	ldr	x17, [x16, #144]
  401748:	add	x16, x16, #0x90
  40174c:	br	x17

0000000000401750 <open@plt>:
  401750:	adrp	x16, 416000 <ferror@plt+0x14600>
  401754:	ldr	x17, [x16, #152]
  401758:	add	x16, x16, #0x98
  40175c:	br	x17

0000000000401760 <__strtol_internal@plt>:
  401760:	adrp	x16, 416000 <ferror@plt+0x14600>
  401764:	ldr	x17, [x16, #160]
  401768:	add	x16, x16, #0xa0
  40176c:	br	x17

0000000000401770 <sigemptyset@plt>:
  401770:	adrp	x16, 416000 <ferror@plt+0x14600>
  401774:	ldr	x17, [x16, #168]
  401778:	add	x16, x16, #0xa8
  40177c:	br	x17

0000000000401780 <strncmp@plt>:
  401780:	adrp	x16, 416000 <ferror@plt+0x14600>
  401784:	ldr	x17, [x16, #176]
  401788:	add	x16, x16, #0xb0
  40178c:	br	x17

0000000000401790 <bindtextdomain@plt>:
  401790:	adrp	x16, 416000 <ferror@plt+0x14600>
  401794:	ldr	x17, [x16, #184]
  401798:	add	x16, x16, #0xb8
  40179c:	br	x17

00000000004017a0 <__libc_start_main@plt>:
  4017a0:	adrp	x16, 416000 <ferror@plt+0x14600>
  4017a4:	ldr	x17, [x16, #192]
  4017a8:	add	x16, x16, #0xc0
  4017ac:	br	x17

00000000004017b0 <fgetc@plt>:
  4017b0:	adrp	x16, 416000 <ferror@plt+0x14600>
  4017b4:	ldr	x17, [x16, #200]
  4017b8:	add	x16, x16, #0xc8
  4017bc:	br	x17

00000000004017c0 <flock@plt>:
  4017c0:	adrp	x16, 416000 <ferror@plt+0x14600>
  4017c4:	ldr	x17, [x16, #208]
  4017c8:	add	x16, x16, #0xd0
  4017cc:	br	x17

00000000004017d0 <gettimeofday@plt>:
  4017d0:	adrp	x16, 416000 <ferror@plt+0x14600>
  4017d4:	ldr	x17, [x16, #216]
  4017d8:	add	x16, x16, #0xd8
  4017dc:	br	x17

00000000004017e0 <__strtoul_internal@plt>:
  4017e0:	adrp	x16, 416000 <ferror@plt+0x14600>
  4017e4:	ldr	x17, [x16, #224]
  4017e8:	add	x16, x16, #0xe0
  4017ec:	br	x17

00000000004017f0 <strdup@plt>:
  4017f0:	adrp	x16, 416000 <ferror@plt+0x14600>
  4017f4:	ldr	x17, [x16, #232]
  4017f8:	add	x16, x16, #0xe8
  4017fc:	br	x17

0000000000401800 <close@plt>:
  401800:	adrp	x16, 416000 <ferror@plt+0x14600>
  401804:	ldr	x17, [x16, #240]
  401808:	add	x16, x16, #0xf0
  40180c:	br	x17

0000000000401810 <sigaction@plt>:
  401810:	adrp	x16, 416000 <ferror@plt+0x14600>
  401814:	ldr	x17, [x16, #248]
  401818:	add	x16, x16, #0xf8
  40181c:	br	x17

0000000000401820 <__gmon_start__@plt>:
  401820:	adrp	x16, 416000 <ferror@plt+0x14600>
  401824:	ldr	x17, [x16, #256]
  401828:	add	x16, x16, #0x100
  40182c:	br	x17

0000000000401830 <abort@plt>:
  401830:	adrp	x16, 416000 <ferror@plt+0x14600>
  401834:	ldr	x17, [x16, #264]
  401838:	add	x16, x16, #0x108
  40183c:	br	x17

0000000000401840 <timer_create@plt>:
  401840:	adrp	x16, 416000 <ferror@plt+0x14600>
  401844:	ldr	x17, [x16, #272]
  401848:	add	x16, x16, #0x110
  40184c:	br	x17

0000000000401850 <access@plt>:
  401850:	adrp	x16, 416000 <ferror@plt+0x14600>
  401854:	ldr	x17, [x16, #280]
  401858:	add	x16, x16, #0x118
  40185c:	br	x17

0000000000401860 <textdomain@plt>:
  401860:	adrp	x16, 416000 <ferror@plt+0x14600>
  401864:	ldr	x17, [x16, #288]
  401868:	add	x16, x16, #0x120
  40186c:	br	x17

0000000000401870 <getopt_long@plt>:
  401870:	adrp	x16, 416000 <ferror@plt+0x14600>
  401874:	ldr	x17, [x16, #296]
  401878:	add	x16, x16, #0x128
  40187c:	br	x17

0000000000401880 <execvp@plt>:
  401880:	adrp	x16, 416000 <ferror@plt+0x14600>
  401884:	ldr	x17, [x16, #304]
  401888:	add	x16, x16, #0x130
  40188c:	br	x17

0000000000401890 <strcmp@plt>:
  401890:	adrp	x16, 416000 <ferror@plt+0x14600>
  401894:	ldr	x17, [x16, #312]
  401898:	add	x16, x16, #0x138
  40189c:	br	x17

00000000004018a0 <warn@plt>:
  4018a0:	adrp	x16, 416000 <ferror@plt+0x14600>
  4018a4:	ldr	x17, [x16, #320]
  4018a8:	add	x16, x16, #0x140
  4018ac:	br	x17

00000000004018b0 <__ctype_b_loc@plt>:
  4018b0:	adrp	x16, 416000 <ferror@plt+0x14600>
  4018b4:	ldr	x17, [x16, #328]
  4018b8:	add	x16, x16, #0x148
  4018bc:	br	x17

00000000004018c0 <strtol@plt>:
  4018c0:	adrp	x16, 416000 <ferror@plt+0x14600>
  4018c4:	ldr	x17, [x16, #336]
  4018c8:	add	x16, x16, #0x150
  4018cc:	br	x17

00000000004018d0 <free@plt>:
  4018d0:	adrp	x16, 416000 <ferror@plt+0x14600>
  4018d4:	ldr	x17, [x16, #344]
  4018d8:	add	x16, x16, #0x158
  4018dc:	br	x17

00000000004018e0 <timer_delete@plt>:
  4018e0:	adrp	x16, 416000 <ferror@plt+0x14600>
  4018e4:	ldr	x17, [x16, #352]
  4018e8:	add	x16, x16, #0x160
  4018ec:	br	x17

00000000004018f0 <vasprintf@plt>:
  4018f0:	adrp	x16, 416000 <ferror@plt+0x14600>
  4018f4:	ldr	x17, [x16, #360]
  4018f8:	add	x16, x16, #0x168
  4018fc:	br	x17

0000000000401900 <strndup@plt>:
  401900:	adrp	x16, 416000 <ferror@plt+0x14600>
  401904:	ldr	x17, [x16, #368]
  401908:	add	x16, x16, #0x170
  40190c:	br	x17

0000000000401910 <strspn@plt>:
  401910:	adrp	x16, 416000 <ferror@plt+0x14600>
  401914:	ldr	x17, [x16, #376]
  401918:	add	x16, x16, #0x178
  40191c:	br	x17

0000000000401920 <strchr@plt>:
  401920:	adrp	x16, 416000 <ferror@plt+0x14600>
  401924:	ldr	x17, [x16, #384]
  401928:	add	x16, x16, #0x180
  40192c:	br	x17

0000000000401930 <fflush@plt>:
  401930:	adrp	x16, 416000 <ferror@plt+0x14600>
  401934:	ldr	x17, [x16, #392]
  401938:	add	x16, x16, #0x188
  40193c:	br	x17

0000000000401940 <warnx@plt>:
  401940:	adrp	x16, 416000 <ferror@plt+0x14600>
  401944:	ldr	x17, [x16, #400]
  401948:	add	x16, x16, #0x190
  40194c:	br	x17

0000000000401950 <memchr@plt>:
  401950:	adrp	x16, 416000 <ferror@plt+0x14600>
  401954:	ldr	x17, [x16, #408]
  401958:	add	x16, x16, #0x198
  40195c:	br	x17

0000000000401960 <dcgettext@plt>:
  401960:	adrp	x16, 416000 <ferror@plt+0x14600>
  401964:	ldr	x17, [x16, #416]
  401968:	add	x16, x16, #0x1a0
  40196c:	br	x17

0000000000401970 <errx@plt>:
  401970:	adrp	x16, 416000 <ferror@plt+0x14600>
  401974:	ldr	x17, [x16, #424]
  401978:	add	x16, x16, #0x1a8
  40197c:	br	x17

0000000000401980 <strcspn@plt>:
  401980:	adrp	x16, 416000 <ferror@plt+0x14600>
  401984:	ldr	x17, [x16, #432]
  401988:	add	x16, x16, #0x1b0
  40198c:	br	x17

0000000000401990 <printf@plt>:
  401990:	adrp	x16, 416000 <ferror@plt+0x14600>
  401994:	ldr	x17, [x16, #440]
  401998:	add	x16, x16, #0x1b8
  40199c:	br	x17

00000000004019a0 <__errno_location@plt>:
  4019a0:	adrp	x16, 416000 <ferror@plt+0x14600>
  4019a4:	ldr	x17, [x16, #448]
  4019a8:	add	x16, x16, #0x1c0
  4019ac:	br	x17

00000000004019b0 <getenv@plt>:
  4019b0:	adrp	x16, 416000 <ferror@plt+0x14600>
  4019b4:	ldr	x17, [x16, #456]
  4019b8:	add	x16, x16, #0x1c8
  4019bc:	br	x17

00000000004019c0 <waitpid@plt>:
  4019c0:	adrp	x16, 416000 <ferror@plt+0x14600>
  4019c4:	ldr	x17, [x16, #464]
  4019c8:	add	x16, x16, #0x1d0
  4019cc:	br	x17

00000000004019d0 <fprintf@plt>:
  4019d0:	adrp	x16, 416000 <ferror@plt+0x14600>
  4019d4:	ldr	x17, [x16, #472]
  4019d8:	add	x16, x16, #0x1d8
  4019dc:	br	x17

00000000004019e0 <err@plt>:
  4019e0:	adrp	x16, 416000 <ferror@plt+0x14600>
  4019e4:	ldr	x17, [x16, #480]
  4019e8:	add	x16, x16, #0x1e0
  4019ec:	br	x17

00000000004019f0 <setlocale@plt>:
  4019f0:	adrp	x16, 416000 <ferror@plt+0x14600>
  4019f4:	ldr	x17, [x16, #488]
  4019f8:	add	x16, x16, #0x1e8
  4019fc:	br	x17

0000000000401a00 <ferror@plt>:
  401a00:	adrp	x16, 416000 <ferror@plt+0x14600>
  401a04:	ldr	x17, [x16, #496]
  401a08:	add	x16, x16, #0x1f0
  401a0c:	br	x17

Disassembly of section .text:

0000000000401a10 <.text>:
  401a10:	mov	x29, #0x0                   	// #0
  401a14:	mov	x30, #0x0                   	// #0
  401a18:	mov	x5, x0
  401a1c:	ldr	x1, [sp]
  401a20:	add	x2, sp, #0x8
  401a24:	mov	x6, sp
  401a28:	movz	x0, #0x0, lsl #48
  401a2c:	movk	x0, #0x0, lsl #32
  401a30:	movk	x0, #0x40, lsl #16
  401a34:	movk	x0, #0x1b1c
  401a38:	movz	x3, #0x0, lsl #48
  401a3c:	movk	x3, #0x0, lsl #32
  401a40:	movk	x3, #0x40, lsl #16
  401a44:	movk	x3, #0x4438
  401a48:	movz	x4, #0x0, lsl #48
  401a4c:	movk	x4, #0x0, lsl #32
  401a50:	movk	x4, #0x40, lsl #16
  401a54:	movk	x4, #0x44b8
  401a58:	bl	4017a0 <__libc_start_main@plt>
  401a5c:	bl	401830 <abort@plt>
  401a60:	adrp	x0, 415000 <ferror@plt+0x13600>
  401a64:	ldr	x0, [x0, #4064]
  401a68:	cbz	x0, 401a70 <ferror@plt+0x70>
  401a6c:	b	401820 <__gmon_start__@plt>
  401a70:	ret
  401a74:	nop
  401a78:	adrp	x0, 416000 <ferror@plt+0x14600>
  401a7c:	add	x0, x0, #0x250
  401a80:	adrp	x1, 416000 <ferror@plt+0x14600>
  401a84:	add	x1, x1, #0x250
  401a88:	cmp	x1, x0
  401a8c:	b.eq	401aa4 <ferror@plt+0xa4>  // b.none
  401a90:	adrp	x1, 404000 <ferror@plt+0x2600>
  401a94:	ldr	x1, [x1, #1256]
  401a98:	cbz	x1, 401aa4 <ferror@plt+0xa4>
  401a9c:	mov	x16, x1
  401aa0:	br	x16
  401aa4:	ret
  401aa8:	adrp	x0, 416000 <ferror@plt+0x14600>
  401aac:	add	x0, x0, #0x250
  401ab0:	adrp	x1, 416000 <ferror@plt+0x14600>
  401ab4:	add	x1, x1, #0x250
  401ab8:	sub	x1, x1, x0
  401abc:	lsr	x2, x1, #63
  401ac0:	add	x1, x2, x1, asr #3
  401ac4:	cmp	xzr, x1, asr #1
  401ac8:	asr	x1, x1, #1
  401acc:	b.eq	401ae4 <ferror@plt+0xe4>  // b.none
  401ad0:	adrp	x2, 404000 <ferror@plt+0x2600>
  401ad4:	ldr	x2, [x2, #1264]
  401ad8:	cbz	x2, 401ae4 <ferror@plt+0xe4>
  401adc:	mov	x16, x2
  401ae0:	br	x16
  401ae4:	ret
  401ae8:	stp	x29, x30, [sp, #-32]!
  401aec:	mov	x29, sp
  401af0:	str	x19, [sp, #16]
  401af4:	adrp	x19, 416000 <ferror@plt+0x14600>
  401af8:	ldrb	w0, [x19, #640]
  401afc:	cbnz	w0, 401b0c <ferror@plt+0x10c>
  401b00:	bl	401a78 <ferror@plt+0x78>
  401b04:	mov	w0, #0x1                   	// #1
  401b08:	strb	w0, [x19, #640]
  401b0c:	ldr	x19, [sp, #16]
  401b10:	ldp	x29, x30, [sp], #32
  401b14:	ret
  401b18:	b	401aa8 <ferror@plt+0xa8>
  401b1c:	sub	sp, sp, #0xf0
  401b20:	stp	x20, x19, [sp, #224]
  401b24:	mov	x20, x1
  401b28:	adrp	x1, 404000 <ferror@plt+0x2600>
  401b2c:	stp	x29, x30, [sp, #144]
  401b30:	stp	x22, x21, [sp, #208]
  401b34:	add	x29, sp, #0x90
  401b38:	mov	w22, w0
  401b3c:	add	x1, x1, #0xb72
  401b40:	mov	w0, #0x6                   	// #6
  401b44:	stp	x28, x27, [sp, #160]
  401b48:	stp	x26, x25, [sp, #176]
  401b4c:	stp	x24, x23, [sp, #192]
  401b50:	stur	wzr, [x29, #-52]
  401b54:	bl	4019f0 <setlocale@plt>
  401b58:	adrp	x19, 404000 <ferror@plt+0x2600>
  401b5c:	add	x19, x19, #0x825
  401b60:	adrp	x1, 404000 <ferror@plt+0x2600>
  401b64:	add	x1, x1, #0x830
  401b68:	mov	x0, x19
  401b6c:	bl	401790 <bindtextdomain@plt>
  401b70:	mov	x0, x19
  401b74:	bl	401860 <textdomain@plt>
  401b78:	adrp	x0, 402000 <ferror@plt+0x600>
  401b7c:	add	x0, x0, #0x564
  401b80:	bl	4044c0 <ferror@plt+0x2ac0>
  401b84:	mov	w0, #0x40                  	// #64
  401b88:	bl	40288c <ferror@plt+0xe8c>
  401b8c:	cmp	w22, #0x1
  401b90:	b.le	402118 <ferror@plt+0x718>
  401b94:	sub	x9, x29, #0x30
  401b98:	adrp	x21, 404000 <ferror@plt+0x2600>
  401b9c:	adrp	x23, 404000 <ferror@plt+0x2600>
  401ba0:	adrp	x24, 404000 <ferror@plt+0x2600>
  401ba4:	mov	w26, wzr
  401ba8:	mov	w27, wzr
  401bac:	movi	v0.2d, #0x0
  401bb0:	adrp	x10, 416000 <ferror@plt+0x14600>
  401bb4:	mov	w8, #0x2                   	// #2
  401bb8:	mov	w19, #0x1                   	// #1
  401bbc:	add	x21, x21, #0x87e
  401bc0:	add	x23, x23, #0x608
  401bc4:	add	x24, x24, #0x4f8
  401bc8:	add	x25, x9, #0x10
  401bcc:	str	wzr, [sp, #4]
  401bd0:	str	xzr, [sp, #8]
  401bd4:	stp	q0, q0, [x29, #-48]
  401bd8:	str	wzr, [x10, #624]
  401bdc:	sub	x4, x29, #0x38
  401be0:	mov	w0, w22
  401be4:	mov	x1, x20
  401be8:	mov	x2, x21
  401bec:	mov	x3, x23
  401bf0:	mov	w28, w8
  401bf4:	bl	401870 <getopt_long@plt>
  401bf8:	add	w8, w0, #0x1
  401bfc:	cmp	w8, #0x81
  401c00:	b.hi	402130 <ferror@plt+0x730>  // b.pmore
  401c04:	adr	x9, 401bdc <ferror@plt+0x1dc>
  401c08:	ldrh	w10, [x24, x8, lsl #1]
  401c0c:	add	x9, x9, x10, lsl #2
  401c10:	mov	w8, #0x1                   	// #1
  401c14:	br	x9
  401c18:	mov	w8, #0x2                   	// #2
  401c1c:	b	401bdc <ferror@plt+0x1dc>
  401c20:	mov	w26, #0x1                   	// #1
  401c24:	mov	w8, w28
  401c28:	b	401bdc <ferror@plt+0x1dc>
  401c2c:	adrp	x8, 416000 <ferror@plt+0x14600>
  401c30:	ldr	x27, [x8, #600]
  401c34:	adrp	x1, 404000 <ferror@plt+0x2600>
  401c38:	mov	w2, #0x5                   	// #5
  401c3c:	mov	x0, xzr
  401c40:	add	x1, x1, #0x88e
  401c44:	bl	401960 <dcgettext@plt>
  401c48:	mov	x2, x0
  401c4c:	mov	x0, x27
  401c50:	mov	x1, x25
  401c54:	bl	40356c <ferror@plt+0x1b6c>
  401c58:	mov	w27, #0x1                   	// #1
  401c5c:	mov	w8, w28
  401c60:	b	401bdc <ferror@plt+0x1dc>
  401c64:	adrp	x8, 416000 <ferror@plt+0x14600>
  401c68:	ldr	x19, [x8, #600]
  401c6c:	adrp	x1, 404000 <ferror@plt+0x2600>
  401c70:	mov	w2, #0x5                   	// #5
  401c74:	mov	x0, xzr
  401c78:	add	x1, x1, #0x8a4
  401c7c:	bl	401960 <dcgettext@plt>
  401c80:	mov	x1, x0
  401c84:	mov	x0, x19
  401c88:	bl	402f9c <ferror@plt+0x159c>
  401c8c:	mov	w19, w0
  401c90:	mov	w8, w28
  401c94:	b	401bdc <ferror@plt+0x1dc>
  401c98:	mov	w8, #0x1                   	// #1
  401c9c:	str	w8, [sp, #8]
  401ca0:	mov	w8, w28
  401ca4:	b	401bdc <ferror@plt+0x1dc>
  401ca8:	mov	w8, #0x4                   	// #4
  401cac:	str	w8, [sp, #4]
  401cb0:	mov	w8, w28
  401cb4:	b	401bdc <ferror@plt+0x1dc>
  401cb8:	mov	w8, #0x8                   	// #8
  401cbc:	b	401bdc <ferror@plt+0x1dc>
  401cc0:	mov	w8, #0x1                   	// #1
  401cc4:	str	w8, [sp, #12]
  401cc8:	mov	w8, w28
  401ccc:	b	401bdc <ferror@plt+0x1dc>
  401cd0:	str	w19, [sp]
  401cd4:	cbz	w26, 401ce0 <ferror@plt+0x2e0>
  401cd8:	ldr	w8, [sp, #8]
  401cdc:	cbnz	w8, 402168 <ferror@plt+0x768>
  401ce0:	adrp	x19, 416000 <ferror@plt+0x14600>
  401ce4:	ldrsw	x25, [x19, #608]
  401ce8:	add	x8, x25, #0x1
  401cec:	cmp	w8, w22
  401cf0:	b.ge	401db8 <ferror@plt+0x3b8>  // b.tcont
  401cf4:	add	x21, x20, x8, lsl #3
  401cf8:	ldr	x24, [x21]
  401cfc:	adrp	x23, 404000 <ferror@plt+0x2600>
  401d00:	add	x23, x23, #0x907
  401d04:	mov	x1, x23
  401d08:	mov	x0, x24
  401d0c:	bl	401890 <strcmp@plt>
  401d10:	cbz	w0, 401d28 <ferror@plt+0x328>
  401d14:	adrp	x1, 404000 <ferror@plt+0x2600>
  401d18:	add	x1, x1, #0x90a
  401d1c:	mov	x0, x24
  401d20:	bl	401890 <strcmp@plt>
  401d24:	cbnz	w0, 401d70 <ferror@plt+0x370>
  401d28:	add	w8, w25, #0x3
  401d2c:	cmp	w8, w22
  401d30:	b.ne	4021c0 <ferror@plt+0x7c0>  // b.any
  401d34:	adrp	x0, 404000 <ferror@plt+0x2600>
  401d38:	add	x0, x0, #0x93d
  401d3c:	bl	4019b0 <getenv@plt>
  401d40:	str	x0, [sp, #16]
  401d44:	cbz	x0, 401d50 <ferror@plt+0x350>
  401d48:	ldrb	w8, [x0]
  401d4c:	cbnz	w8, 401d5c <ferror@plt+0x35c>
  401d50:	adrp	x8, 404000 <ferror@plt+0x2600>
  401d54:	add	x8, x8, #0x943
  401d58:	str	x8, [sp, #16]
  401d5c:	add	w8, w25, #0x2
  401d60:	ldr	x8, [x20, w8, sxtw #3]
  401d64:	add	x21, sp, #0x10
  401d68:	str	xzr, [sp, #40]
  401d6c:	stp	x23, x8, [sp, #24]
  401d70:	ldr	x22, [x20, x25, lsl #3]
  401d74:	sub	x1, x29, #0x34
  401d78:	mov	x0, x22
  401d7c:	bl	402418 <ferror@plt+0xa18>
  401d80:	mov	w20, w0
  401d84:	cbz	w27, 401df4 <ferror@plt+0x3f4>
  401d88:	ldur	x8, [x29, #-32]
  401d8c:	cbnz	x8, 401d98 <ferror@plt+0x398>
  401d90:	ldur	x8, [x29, #-24]
  401d94:	cbz	x8, 402054 <ferror@plt+0x654>
  401d98:	adrp	x2, 402000 <ferror@plt+0x600>
  401d9c:	add	x2, x2, #0x4f4
  401da0:	sub	x0, x29, #0x8
  401da4:	sub	x1, x29, #0x30
  401da8:	bl	402798 <ferror@plt+0xd98>
  401dac:	cbnz	w0, 402180 <ferror@plt+0x780>
  401db0:	mov	w25, #0x1                   	// #1
  401db4:	b	401df8 <ferror@plt+0x3f8>
  401db8:	cmp	w25, w22
  401dbc:	b.ge	4021a0 <ferror@plt+0x7a0>  // b.tcont
  401dc0:	ldr	x20, [x20, x25, lsl #3]
  401dc4:	adrp	x1, 404000 <ferror@plt+0x2600>
  401dc8:	add	x1, x1, #0x94b
  401dcc:	mov	w2, #0x5                   	// #5
  401dd0:	mov	x0, xzr
  401dd4:	bl	401960 <dcgettext@plt>
  401dd8:	mov	x1, x0
  401ddc:	mov	x0, x20
  401de0:	bl	402f9c <ferror@plt+0x159c>
  401de4:	mov	w20, w0
  401de8:	mov	x21, xzr
  401dec:	mov	x22, xzr
  401df0:	cbnz	w27, 401d88 <ferror@plt+0x388>
  401df4:	mov	w25, wzr
  401df8:	ldr	w19, [sp, #4]
  401dfc:	ldr	w8, [sp, #12]
  401e00:	str	w26, [sp, #4]
  401e04:	cbz	w8, 401e10 <ferror@plt+0x410>
  401e08:	add	x0, sp, #0x40
  401e0c:	bl	402738 <ferror@plt+0xd38>
  401e10:	adrp	x27, 404000 <ferror@plt+0x2600>
  401e14:	orr	w23, w19, w28
  401e18:	add	x27, x27, #0x5fc
  401e1c:	adrp	x19, 416000 <ferror@plt+0x14600>
  401e20:	mov	w26, #0x2                   	// #2
  401e24:	b	401e34 <ferror@plt+0x434>
  401e28:	ldrb	w8, [x19, #644]
  401e2c:	cmp	w8, #0x1
  401e30:	b.eq	4020f0 <ferror@plt+0x6f0>  // b.none
  401e34:	mov	w0, w20
  401e38:	mov	w1, w23
  401e3c:	bl	4017c0 <flock@plt>
  401e40:	cbz	w0, 401eb8 <ferror@plt+0x4b8>
  401e44:	bl	4019a0 <__errno_location@plt>
  401e48:	ldr	w8, [x0]
  401e4c:	mov	x24, x0
  401e50:	sub	w8, w8, #0x4
  401e54:	cmp	w8, #0x7
  401e58:	b.hi	402060 <ferror@plt+0x660>  // b.pmore
  401e5c:	adr	x9, 401e28 <ferror@plt+0x428>
  401e60:	ldrb	w10, [x27, x8]
  401e64:	add	x9, x9, x10, lsl #2
  401e68:	br	x9
  401e6c:	cbz	x22, 402060 <ferror@plt+0x660>
  401e70:	cmp	w28, #0x1
  401e74:	b.eq	402060 <ferror@plt+0x660>  // b.none
  401e78:	ldur	w8, [x29, #-52]
  401e7c:	tbnz	w8, #1, 402060 <ferror@plt+0x660>
  401e80:	mov	w1, #0x6                   	// #6
  401e84:	mov	x0, x22
  401e88:	bl	401850 <access@plt>
  401e8c:	cbnz	w0, 402078 <ferror@plt+0x678>
  401e90:	mov	w0, w20
  401e94:	bl	401800 <close@plt>
  401e98:	sub	x1, x29, #0x34
  401e9c:	mov	x0, x22
  401ea0:	stur	w26, [x29, #-52]
  401ea4:	bl	402418 <ferror@plt+0xa18>
  401ea8:	ldurb	w8, [x29, #-52]
  401eac:	mov	w20, w0
  401eb0:	tbnz	w8, #1, 401e34 <ferror@plt+0x434>
  401eb4:	b	402078 <ferror@plt+0x678>
  401eb8:	cbz	w25, 401ec4 <ferror@plt+0x4c4>
  401ebc:	sub	x0, x29, #0x8
  401ec0:	bl	402884 <ferror@plt+0xe84>
  401ec4:	ldr	w8, [sp, #12]
  401ec8:	cbz	w8, 401f24 <ferror@plt+0x524>
  401ecc:	add	x0, sp, #0x30
  401ed0:	bl	402738 <ferror@plt+0xd38>
  401ed4:	ldp	x8, x9, [sp, #48]
  401ed8:	ldp	x10, x11, [sp, #64]
  401edc:	mov	w12, #0x4240                	// #16960
  401ee0:	movk	w12, #0xf, lsl #16
  401ee4:	adrp	x1, 404000 <ferror@plt+0x2600>
  401ee8:	sub	x9, x9, x11
  401eec:	sub	x8, x8, x10
  401ef0:	add	x10, x9, x12
  401ef4:	cmp	x9, #0x0
  401ef8:	add	x1, x1, #0x9d7
  401efc:	mov	w2, #0x5                   	// #5
  401f00:	mov	x0, xzr
  401f04:	csel	x19, x10, x9, lt  // lt = tstop
  401f08:	add	x22, x8, x9, asr #63
  401f0c:	bl	401960 <dcgettext@plt>
  401f10:	adrp	x8, 416000 <ferror@plt+0x14600>
  401f14:	ldr	x1, [x8, #632]
  401f18:	mov	x2, x22
  401f1c:	mov	x3, x19
  401f20:	bl	401990 <printf@plt>
  401f24:	stur	wzr, [x29, #-60]
  401f28:	cbz	x21, 40201c <ferror@plt+0x61c>
  401f2c:	mov	w0, #0x11                  	// #17
  401f30:	mov	x1, xzr
  401f34:	bl	401720 <signal@plt>
  401f38:	ldr	w8, [sp, #12]
  401f3c:	cbz	w8, 401f64 <ferror@plt+0x564>
  401f40:	adrp	x1, 404000 <ferror@plt+0x2600>
  401f44:	add	x1, x1, #0xa00
  401f48:	mov	w2, #0x5                   	// #5
  401f4c:	mov	x0, xzr
  401f50:	bl	401960 <dcgettext@plt>
  401f54:	adrp	x8, 416000 <ferror@plt+0x14600>
  401f58:	ldr	x1, [x8, #632]
  401f5c:	ldr	x2, [x21]
  401f60:	bl	401990 <printf@plt>
  401f64:	ldr	w8, [sp, #8]
  401f68:	cbnz	w8, 401f8c <ferror@plt+0x58c>
  401f6c:	bl	4016e0 <fork@plt>
  401f70:	tbnz	w0, #31, 402174 <ferror@plt+0x774>
  401f74:	mov	w19, w0
  401f78:	cbnz	w0, 401f9c <ferror@plt+0x59c>
  401f7c:	ldr	w8, [sp, #4]
  401f80:	cbz	w8, 401f8c <ferror@plt+0x58c>
  401f84:	mov	w0, w20
  401f88:	bl	401800 <close@plt>
  401f8c:	mov	x0, x21
  401f90:	bl	402510 <ferror@plt+0xb10>
  401f94:	cmp	w0, w19
  401f98:	b.eq	401ff4 <ferror@plt+0x5f4>  // b.none
  401f9c:	sub	x1, x29, #0x3c
  401fa0:	mov	w0, w19
  401fa4:	mov	w2, wzr
  401fa8:	bl	4019c0 <waitpid@plt>
  401fac:	cmn	w0, #0x1
  401fb0:	b.ne	401f94 <ferror@plt+0x594>  // b.any
  401fb4:	bl	4019a0 <__errno_location@plt>
  401fb8:	cmn	w19, #0x1
  401fbc:	b.eq	401fcc <ferror@plt+0x5cc>  // b.none
  401fc0:	ldr	w8, [x0]
  401fc4:	cmp	w8, #0x4
  401fc8:	b.eq	401f9c <ferror@plt+0x59c>  // b.none
  401fcc:	adrp	x1, 404000 <ferror@plt+0x2600>
  401fd0:	mov	w8, #0x1                   	// #1
  401fd4:	add	x1, x1, #0xa1e
  401fd8:	mov	w2, #0x5                   	// #5
  401fdc:	mov	x0, xzr
  401fe0:	stur	w8, [x29, #-60]
  401fe4:	bl	401960 <dcgettext@plt>
  401fe8:	bl	4018a0 <warn@plt>
  401fec:	ldur	w0, [x29, #-60]
  401ff0:	b	402034 <ferror@plt+0x634>
  401ff4:	ldur	w9, [x29, #-60]
  401ff8:	ands	w8, w9, #0x7f
  401ffc:	b.eq	402024 <ferror@plt+0x624>  // b.none
  402000:	mov	w9, #0x1000000             	// #16777216
  402004:	add	w9, w9, w8, lsl #24
  402008:	mov	w10, #0x2000000             	// #33554432
  40200c:	cmp	w9, w10
  402010:	b.lt	40202c <ferror@plt+0x62c>  // b.tstop
  402014:	orr	w0, w8, #0x80
  402018:	b	402030 <ferror@plt+0x630>
  40201c:	mov	w0, wzr
  402020:	b	402034 <ferror@plt+0x634>
  402024:	ubfx	w0, w9, #8, #8
  402028:	b	402030 <ferror@plt+0x630>
  40202c:	mov	w0, #0x47                  	// #71
  402030:	stur	w0, [x29, #-60]
  402034:	ldp	x20, x19, [sp, #224]
  402038:	ldp	x22, x21, [sp, #208]
  40203c:	ldp	x24, x23, [sp, #192]
  402040:	ldp	x26, x25, [sp, #176]
  402044:	ldp	x28, x27, [sp, #160]
  402048:	ldp	x29, x30, [sp, #144]
  40204c:	add	sp, sp, #0xf0
  402050:	ret
  402054:	mov	w25, wzr
  402058:	mov	w19, #0x4                   	// #4
  40205c:	b	401dfc <ferror@plt+0x3fc>
  402060:	cbnz	x22, 402078 <ferror@plt+0x678>
  402064:	adrp	x0, 404000 <ferror@plt+0x2600>
  402068:	add	x0, x0, #0x9d4
  40206c:	mov	w1, w20
  402070:	bl	4018a0 <warn@plt>
  402074:	b	402088 <ferror@plt+0x688>
  402078:	adrp	x0, 404000 <ferror@plt+0x2600>
  40207c:	add	x0, x0, #0xdd5
  402080:	mov	x1, x22
  402084:	bl	4018a0 <warn@plt>
  402088:	ldr	w8, [x24]
  40208c:	mov	w9, #0x25                  	// #37
  402090:	mov	w10, #0x41                  	// #65
  402094:	cmp	w8, #0xc
  402098:	ccmp	w8, w9, #0x4, ne  // ne = any
  40209c:	mov	w8, #0x47                  	// #71
  4020a0:	csel	w0, w8, w10, eq  // eq = none
  4020a4:	bl	401670 <exit@plt>
  4020a8:	ldr	w8, [sp, #12]
  4020ac:	cbz	w8, 402110 <ferror@plt+0x710>
  4020b0:	adrp	x1, 404000 <ferror@plt+0x2600>
  4020b4:	add	x1, x1, #0x99f
  4020b8:	b	402100 <ferror@plt+0x700>
  4020bc:	adrp	x1, 404000 <ferror@plt+0x2600>
  4020c0:	add	x1, x1, #0x8b6
  4020c4:	mov	w2, #0x5                   	// #5
  4020c8:	mov	x0, xzr
  4020cc:	bl	401960 <dcgettext@plt>
  4020d0:	adrp	x8, 416000 <ferror@plt+0x14600>
  4020d4:	ldr	x1, [x8, #632]
  4020d8:	adrp	x2, 404000 <ferror@plt+0x2600>
  4020dc:	add	x2, x2, #0x8c2
  4020e0:	bl	401990 <printf@plt>
  4020e4:	mov	w0, wzr
  4020e8:	bl	401670 <exit@plt>
  4020ec:	bl	4021ec <ferror@plt+0x7ec>
  4020f0:	ldr	w8, [sp, #12]
  4020f4:	cbz	w8, 402110 <ferror@plt+0x710>
  4020f8:	adrp	x1, 404000 <ferror@plt+0x2600>
  4020fc:	add	x1, x1, #0x9b2
  402100:	mov	w2, #0x5                   	// #5
  402104:	mov	x0, xzr
  402108:	bl	401960 <dcgettext@plt>
  40210c:	bl	401940 <warnx@plt>
  402110:	ldr	w0, [sp]
  402114:	bl	401670 <exit@plt>
  402118:	adrp	x1, 404000 <ferror@plt+0x2600>
  40211c:	add	x1, x1, #0x842
  402120:	mov	w2, #0x5                   	// #5
  402124:	mov	x0, xzr
  402128:	bl	401960 <dcgettext@plt>
  40212c:	bl	401940 <warnx@plt>
  402130:	adrp	x8, 416000 <ferror@plt+0x14600>
  402134:	ldr	x19, [x8, #592]
  402138:	adrp	x1, 404000 <ferror@plt+0x2600>
  40213c:	add	x1, x1, #0x857
  402140:	mov	w2, #0x5                   	// #5
  402144:	mov	x0, xzr
  402148:	bl	401960 <dcgettext@plt>
  40214c:	adrp	x8, 416000 <ferror@plt+0x14600>
  402150:	ldr	x2, [x8, #632]
  402154:	mov	x1, x0
  402158:	mov	x0, x19
  40215c:	bl	4019d0 <fprintf@plt>
  402160:	mov	w0, #0x40                  	// #64
  402164:	bl	401670 <exit@plt>
  402168:	adrp	x1, 404000 <ferror@plt+0x2600>
  40216c:	add	x1, x1, #0x8d4
  402170:	b	4021a8 <ferror@plt+0x7a8>
  402174:	adrp	x1, 404000 <ferror@plt+0x2600>
  402178:	add	x1, x1, #0xa12
  40217c:	b	402188 <ferror@plt+0x788>
  402180:	adrp	x1, 404000 <ferror@plt+0x2600>
  402184:	add	x1, x1, #0x98b
  402188:	mov	w2, #0x5                   	// #5
  40218c:	mov	x0, xzr
  402190:	bl	401960 <dcgettext@plt>
  402194:	mov	x1, x0
  402198:	mov	w0, #0x47                  	// #71
  40219c:	bl	4019e0 <err@plt>
  4021a0:	adrp	x1, 404000 <ferror@plt+0x2600>
  4021a4:	add	x1, x1, #0x95f
  4021a8:	mov	w2, #0x5                   	// #5
  4021ac:	mov	x0, xzr
  4021b0:	bl	401960 <dcgettext@plt>
  4021b4:	mov	x1, x0
  4021b8:	mov	w0, #0x40                  	// #64
  4021bc:	bl	401970 <errx@plt>
  4021c0:	adrp	x1, 404000 <ferror@plt+0x2600>
  4021c4:	add	x1, x1, #0x914
  4021c8:	mov	w2, #0x5                   	// #5
  4021cc:	mov	x0, xzr
  4021d0:	bl	401960 <dcgettext@plt>
  4021d4:	ldrsw	x8, [x19, #608]
  4021d8:	mov	x1, x0
  4021dc:	mov	w0, #0x40                  	// #64
  4021e0:	add	x8, x20, x8, lsl #3
  4021e4:	ldr	x2, [x8, #8]
  4021e8:	bl	401970 <errx@plt>
  4021ec:	stp	x29, x30, [sp, #-32]!
  4021f0:	adrp	x1, 404000 <ferror@plt+0x2600>
  4021f4:	add	x1, x1, #0xa39
  4021f8:	mov	w2, #0x5                   	// #5
  4021fc:	mov	x0, xzr
  402200:	str	x19, [sp, #16]
  402204:	mov	x29, sp
  402208:	bl	401960 <dcgettext@plt>
  40220c:	adrp	x19, 416000 <ferror@plt+0x14600>
  402210:	ldr	x1, [x19, #616]
  402214:	bl	401660 <fputs@plt>
  402218:	adrp	x1, 404000 <ferror@plt+0x2600>
  40221c:	add	x1, x1, #0xa42
  402220:	mov	w2, #0x5                   	// #5
  402224:	mov	x0, xzr
  402228:	bl	401960 <dcgettext@plt>
  40222c:	adrp	x8, 416000 <ferror@plt+0x14600>
  402230:	ldr	x1, [x8, #632]
  402234:	bl	401990 <printf@plt>
  402238:	ldr	x1, [x19, #616]
  40223c:	mov	w0, #0xa                   	// #10
  402240:	bl	4016c0 <fputc@plt>
  402244:	adrp	x1, 404000 <ferror@plt+0x2600>
  402248:	add	x1, x1, #0xad9
  40224c:	mov	w2, #0x5                   	// #5
  402250:	mov	x0, xzr
  402254:	bl	401960 <dcgettext@plt>
  402258:	ldr	x1, [x19, #616]
  40225c:	bl	401660 <fputs@plt>
  402260:	adrp	x1, 404000 <ferror@plt+0x2600>
  402264:	add	x1, x1, #0xb00
  402268:	mov	w2, #0x5                   	// #5
  40226c:	mov	x0, xzr
  402270:	bl	401960 <dcgettext@plt>
  402274:	ldr	x1, [x19, #616]
  402278:	bl	401660 <fputs@plt>
  40227c:	adrp	x1, 404000 <ferror@plt+0x2600>
  402280:	add	x1, x1, #0xb0b
  402284:	mov	w2, #0x5                   	// #5
  402288:	mov	x0, xzr
  40228c:	bl	401960 <dcgettext@plt>
  402290:	ldr	x1, [x19, #616]
  402294:	bl	401660 <fputs@plt>
  402298:	adrp	x1, 404000 <ferror@plt+0x2600>
  40229c:	add	x1, x1, #0xb38
  4022a0:	mov	w2, #0x5                   	// #5
  4022a4:	mov	x0, xzr
  4022a8:	bl	401960 <dcgettext@plt>
  4022ac:	ldr	x1, [x19, #616]
  4022b0:	bl	401660 <fputs@plt>
  4022b4:	adrp	x1, 404000 <ferror@plt+0x2600>
  4022b8:	add	x1, x1, #0xb73
  4022bc:	mov	w2, #0x5                   	// #5
  4022c0:	mov	x0, xzr
  4022c4:	bl	401960 <dcgettext@plt>
  4022c8:	ldr	x1, [x19, #616]
  4022cc:	bl	401660 <fputs@plt>
  4022d0:	adrp	x1, 404000 <ferror@plt+0x2600>
  4022d4:	add	x1, x1, #0xb9c
  4022d8:	mov	w2, #0x5                   	// #5
  4022dc:	mov	x0, xzr
  4022e0:	bl	401960 <dcgettext@plt>
  4022e4:	ldr	x1, [x19, #616]
  4022e8:	bl	401660 <fputs@plt>
  4022ec:	adrp	x1, 404000 <ferror@plt+0x2600>
  4022f0:	add	x1, x1, #0xbcd
  4022f4:	mov	w2, #0x5                   	// #5
  4022f8:	mov	x0, xzr
  4022fc:	bl	401960 <dcgettext@plt>
  402300:	ldr	x1, [x19, #616]
  402304:	bl	401660 <fputs@plt>
  402308:	adrp	x1, 404000 <ferror@plt+0x2600>
  40230c:	add	x1, x1, #0xc0a
  402310:	mov	w2, #0x5                   	// #5
  402314:	mov	x0, xzr
  402318:	bl	401960 <dcgettext@plt>
  40231c:	ldr	x1, [x19, #616]
  402320:	bl	401660 <fputs@plt>
  402324:	adrp	x1, 404000 <ferror@plt+0x2600>
  402328:	add	x1, x1, #0xc53
  40232c:	mov	w2, #0x5                   	// #5
  402330:	mov	x0, xzr
  402334:	bl	401960 <dcgettext@plt>
  402338:	ldr	x1, [x19, #616]
  40233c:	bl	401660 <fputs@plt>
  402340:	adrp	x1, 404000 <ferror@plt+0x2600>
  402344:	add	x1, x1, #0xc9b
  402348:	mov	w2, #0x5                   	// #5
  40234c:	mov	x0, xzr
  402350:	bl	401960 <dcgettext@plt>
  402354:	ldr	x1, [x19, #616]
  402358:	bl	401660 <fputs@plt>
  40235c:	adrp	x1, 404000 <ferror@plt+0x2600>
  402360:	add	x1, x1, #0xce4
  402364:	mov	w2, #0x5                   	// #5
  402368:	mov	x0, xzr
  40236c:	bl	401960 <dcgettext@plt>
  402370:	ldr	x1, [x19, #616]
  402374:	bl	401660 <fputs@plt>
  402378:	adrp	x1, 404000 <ferror@plt+0x2600>
  40237c:	add	x1, x1, #0xd1f
  402380:	mov	w2, #0x5                   	// #5
  402384:	mov	x0, xzr
  402388:	bl	401960 <dcgettext@plt>
  40238c:	ldr	x1, [x19, #616]
  402390:	bl	401660 <fputs@plt>
  402394:	ldr	x1, [x19, #616]
  402398:	mov	w0, #0xa                   	// #10
  40239c:	bl	4016c0 <fputc@plt>
  4023a0:	adrp	x1, 404000 <ferror@plt+0x2600>
  4023a4:	add	x1, x1, #0xd6a
  4023a8:	mov	w2, #0x5                   	// #5
  4023ac:	mov	x0, xzr
  4023b0:	bl	401960 <dcgettext@plt>
  4023b4:	adrp	x1, 404000 <ferror@plt+0x2600>
  4023b8:	mov	x19, x0
  4023bc:	add	x1, x1, #0xd8b
  4023c0:	mov	w2, #0x5                   	// #5
  4023c4:	mov	x0, xzr
  4023c8:	bl	401960 <dcgettext@plt>
  4023cc:	mov	x4, x0
  4023d0:	adrp	x0, 404000 <ferror@plt+0x2600>
  4023d4:	adrp	x1, 404000 <ferror@plt+0x2600>
  4023d8:	adrp	x3, 404000 <ferror@plt+0x2600>
  4023dc:	add	x0, x0, #0xd4d
  4023e0:	add	x1, x1, #0xd5e
  4023e4:	add	x3, x3, #0xd7c
  4023e8:	mov	x2, x19
  4023ec:	bl	401990 <printf@plt>
  4023f0:	adrp	x1, 404000 <ferror@plt+0x2600>
  4023f4:	add	x1, x1, #0xd9b
  4023f8:	mov	w2, #0x5                   	// #5
  4023fc:	mov	x0, xzr
  402400:	bl	401960 <dcgettext@plt>
  402404:	adrp	x1, 404000 <ferror@plt+0x2600>
  402408:	add	x1, x1, #0xdb6
  40240c:	bl	401990 <printf@plt>
  402410:	mov	w0, wzr
  402414:	bl	401670 <exit@plt>
  402418:	stp	x29, x30, [sp, #-48]!
  40241c:	stp	x22, x21, [sp, #16]
  402420:	stp	x20, x19, [sp, #32]
  402424:	ldr	w8, [x1]
  402428:	mov	w9, #0x140                 	// #320
  40242c:	mov	x29, sp
  402430:	mov	x19, x1
  402434:	mov	x20, x0
  402438:	orr	w22, w8, w9
  40243c:	bl	4019a0 <__errno_location@plt>
  402440:	mov	x21, x0
  402444:	str	wzr, [x0]
  402448:	mov	w2, #0x1b6                 	// #438
  40244c:	mov	x0, x20
  402450:	mov	w1, w22
  402454:	bl	401750 <open@plt>
  402458:	tbz	w0, #31, 40247c <ferror@plt+0xa7c>
  40245c:	ldr	w8, [x21]
  402460:	cmp	w8, #0x15
  402464:	b.ne	402490 <ferror@plt+0xa90>  // b.any
  402468:	mov	w1, #0x100                 	// #256
  40246c:	mov	x0, x20
  402470:	mov	w22, #0x100                 	// #256
  402474:	bl	401750 <open@plt>
  402478:	tbnz	w0, #31, 402490 <ferror@plt+0xa90>
  40247c:	str	w22, [x19]
  402480:	ldp	x20, x19, [sp, #32]
  402484:	ldp	x22, x21, [sp, #16]
  402488:	ldp	x29, x30, [sp], #48
  40248c:	ret
  402490:	adrp	x1, 404000 <ferror@plt+0x2600>
  402494:	add	x1, x1, #0xdbf
  402498:	mov	w2, #0x5                   	// #5
  40249c:	mov	x0, xzr
  4024a0:	bl	401960 <dcgettext@plt>
  4024a4:	mov	x1, x20
  4024a8:	bl	4018a0 <warn@plt>
  4024ac:	ldr	w8, [x21]
  4024b0:	cmp	w8, #0x1e
  4024b4:	b.hi	4024ec <ferror@plt+0xaec>  // b.pmore
  4024b8:	mov	w9, #0x1                   	// #1
  4024bc:	lsl	w8, w9, w8
  4024c0:	mov	w9, #0x1000                	// #4096
  4024c4:	movk	w9, #0x180, lsl #16
  4024c8:	tst	w8, w9
  4024cc:	b.eq	4024d8 <ferror@plt+0xad8>  // b.none
  4024d0:	mov	w0, #0x47                  	// #71
  4024d4:	bl	401670 <exit@plt>
  4024d8:	mov	w9, #0x50000000            	// #1342177280
  4024dc:	tst	w8, w9
  4024e0:	b.eq	4024ec <ferror@plt+0xaec>  // b.none
  4024e4:	mov	w0, #0x49                  	// #73
  4024e8:	bl	401670 <exit@plt>
  4024ec:	mov	w0, #0x42                  	// #66
  4024f0:	bl	401670 <exit@plt>
  4024f4:	ldr	w8, [x1, #8]
  4024f8:	cmn	w8, #0x2
  4024fc:	b.ne	40250c <ferror@plt+0xb0c>  // b.any
  402500:	adrp	x8, 416000 <ferror@plt+0x14600>
  402504:	mov	w9, #0x1                   	// #1
  402508:	strb	w9, [x8, #644]
  40250c:	ret
  402510:	stp	x29, x30, [sp, #-32]!
  402514:	str	x19, [sp, #16]
  402518:	mov	x19, x0
  40251c:	ldr	x0, [x0]
  402520:	mov	x1, x19
  402524:	mov	x29, sp
  402528:	bl	401880 <execvp@plt>
  40252c:	adrp	x1, 404000 <ferror@plt+0x2600>
  402530:	add	x1, x1, #0xdd8
  402534:	mov	w2, #0x5                   	// #5
  402538:	mov	x0, xzr
  40253c:	bl	401960 <dcgettext@plt>
  402540:	ldr	x1, [x19]
  402544:	bl	4018a0 <warn@plt>
  402548:	bl	4019a0 <__errno_location@plt>
  40254c:	ldr	w8, [x0]
  402550:	mov	w9, #0x45                  	// #69
  402554:	cmp	w8, #0xc
  402558:	mov	w8, #0x47                  	// #71
  40255c:	csel	w0, w8, w9, eq  // eq = none
  402560:	bl	401630 <_exit@plt>
  402564:	stp	x29, x30, [sp, #-32]!
  402568:	adrp	x8, 416000 <ferror@plt+0x14600>
  40256c:	stp	x20, x19, [sp, #16]
  402570:	ldr	x20, [x8, #616]
  402574:	mov	x29, sp
  402578:	bl	4019a0 <__errno_location@plt>
  40257c:	mov	x19, x0
  402580:	str	wzr, [x0]
  402584:	mov	x0, x20
  402588:	bl	401a00 <ferror@plt>
  40258c:	cbnz	w0, 40262c <ferror@plt+0xc2c>
  402590:	mov	x0, x20
  402594:	bl	401930 <fflush@plt>
  402598:	cbz	w0, 4025ec <ferror@plt+0xbec>
  40259c:	ldr	w20, [x19]
  4025a0:	cmp	w20, #0x9
  4025a4:	b.eq	4025b0 <ferror@plt+0xbb0>  // b.none
  4025a8:	cmp	w20, #0x20
  4025ac:	b.ne	402644 <ferror@plt+0xc44>  // b.any
  4025b0:	adrp	x8, 416000 <ferror@plt+0x14600>
  4025b4:	ldr	x20, [x8, #592]
  4025b8:	str	wzr, [x19]
  4025bc:	mov	x0, x20
  4025c0:	bl	401a00 <ferror@plt>
  4025c4:	cbnz	w0, 40266c <ferror@plt+0xc6c>
  4025c8:	mov	x0, x20
  4025cc:	bl	401930 <fflush@plt>
  4025d0:	cbz	w0, 40260c <ferror@plt+0xc0c>
  4025d4:	ldr	w8, [x19]
  4025d8:	cmp	w8, #0x9
  4025dc:	b.ne	40266c <ferror@plt+0xc6c>  // b.any
  4025e0:	ldp	x20, x19, [sp, #16]
  4025e4:	ldp	x29, x30, [sp], #32
  4025e8:	ret
  4025ec:	mov	x0, x20
  4025f0:	bl	401710 <fileno@plt>
  4025f4:	tbnz	w0, #31, 40259c <ferror@plt+0xb9c>
  4025f8:	bl	401680 <dup@plt>
  4025fc:	tbnz	w0, #31, 40259c <ferror@plt+0xb9c>
  402600:	bl	401800 <close@plt>
  402604:	cbnz	w0, 40259c <ferror@plt+0xb9c>
  402608:	b	4025b0 <ferror@plt+0xbb0>
  40260c:	mov	x0, x20
  402610:	bl	401710 <fileno@plt>
  402614:	tbnz	w0, #31, 4025d4 <ferror@plt+0xbd4>
  402618:	bl	401680 <dup@plt>
  40261c:	tbnz	w0, #31, 4025d4 <ferror@plt+0xbd4>
  402620:	bl	401800 <close@plt>
  402624:	cbnz	w0, 4025d4 <ferror@plt+0xbd4>
  402628:	b	4025e0 <ferror@plt+0xbe0>
  40262c:	adrp	x1, 404000 <ferror@plt+0x2600>
  402630:	add	x1, x1, #0xa2d
  402634:	mov	w2, #0x5                   	// #5
  402638:	mov	x0, xzr
  40263c:	bl	401960 <dcgettext@plt>
  402640:	b	40265c <ferror@plt+0xc5c>
  402644:	adrp	x1, 404000 <ferror@plt+0x2600>
  402648:	add	x1, x1, #0xa2d
  40264c:	mov	w2, #0x5                   	// #5
  402650:	mov	x0, xzr
  402654:	bl	401960 <dcgettext@plt>
  402658:	cbnz	w20, 402668 <ferror@plt+0xc68>
  40265c:	bl	401940 <warnx@plt>
  402660:	mov	w0, #0x1                   	// #1
  402664:	bl	401630 <_exit@plt>
  402668:	bl	4018a0 <warn@plt>
  40266c:	mov	w0, #0x1                   	// #1
  402670:	bl	401630 <_exit@plt>
  402674:	sub	sp, sp, #0xb0
  402678:	stp	x29, x30, [sp, #144]
  40267c:	add	x29, sp, #0x90
  402680:	str	x19, [sp, #160]
  402684:	mov	x19, x0
  402688:	sub	x0, x29, #0x20
  40268c:	mov	x1, xzr
  402690:	bl	4017d0 <gettimeofday@plt>
  402694:	cbz	w0, 4026b4 <ferror@plt+0xcb4>
  402698:	bl	4019a0 <__errno_location@plt>
  40269c:	ldr	w8, [x0]
  4026a0:	neg	w0, w8
  4026a4:	ldr	x19, [sp, #160]
  4026a8:	ldp	x29, x30, [sp, #144]
  4026ac:	add	sp, sp, #0xb0
  4026b0:	ret
  4026b4:	sub	x1, x29, #0x10
  4026b8:	mov	w0, #0x7                   	// #7
  4026bc:	bl	4016d0 <clock_gettime@plt>
  4026c0:	cbz	w0, 4026e4 <ferror@plt+0xce4>
  4026c4:	mov	x0, sp
  4026c8:	bl	4016a0 <sysinfo@plt>
  4026cc:	cbnz	w0, 402698 <ferror@plt+0xc98>
  4026d0:	ldur	x8, [x29, #-32]
  4026d4:	ldr	x9, [sp]
  4026d8:	sub	x8, x8, x9
  4026dc:	stp	x8, xzr, [x19]
  4026e0:	b	4026a4 <ferror@plt+0xca4>
  4026e4:	ldur	x8, [x29, #-32]
  4026e8:	ldp	x9, x10, [x29, #-16]
  4026ec:	mov	x11, #0xf7cf                	// #63439
  4026f0:	movk	x11, #0xe353, lsl #16
  4026f4:	movk	x11, #0x9ba5, lsl #32
  4026f8:	movk	x11, #0x20c4, lsl #48
  4026fc:	sub	x9, x8, x9
  402700:	ldur	x8, [x29, #-24]
  402704:	smulh	x10, x10, x11
  402708:	asr	x11, x10, #7
  40270c:	add	x10, x11, x10, lsr #63
  402710:	subs	x8, x8, x10
  402714:	mov	w0, wzr
  402718:	stp	x9, x8, [x19]
  40271c:	b.pl	4026a4 <ferror@plt+0xca4>  // b.nfrst
  402720:	mov	w10, #0x4240                	// #16960
  402724:	movk	w10, #0xf, lsl #16
  402728:	sub	x9, x9, #0x1
  40272c:	add	x8, x8, x10
  402730:	stp	x9, x8, [x19]
  402734:	b	4026a4 <ferror@plt+0xca4>
  402738:	sub	sp, sp, #0x30
  40273c:	str	x19, [sp, #32]
  402740:	mov	x19, x0
  402744:	mov	x1, sp
  402748:	mov	w0, #0x4                   	// #4
  40274c:	stp	x29, x30, [sp, #16]
  402750:	add	x29, sp, #0x10
  402754:	bl	4016d0 <clock_gettime@plt>
  402758:	cbnz	w0, 402788 <ferror@plt+0xd88>
  40275c:	ldr	x8, [sp]
  402760:	mov	x9, #0xf7cf                	// #63439
  402764:	movk	x9, #0xe353, lsl #16
  402768:	movk	x9, #0x9ba5, lsl #32
  40276c:	str	x8, [x19]
  402770:	ldr	x8, [sp, #8]
  402774:	movk	x9, #0x20c4, lsl #48
  402778:	smulh	x8, x8, x9
  40277c:	asr	x9, x8, #7
  402780:	add	x8, x9, x8, lsr #63
  402784:	str	x8, [x19, #8]
  402788:	ldr	x19, [sp, #32]
  40278c:	ldp	x29, x30, [sp, #16]
  402790:	add	sp, sp, #0x30
  402794:	ret
  402798:	sub	sp, sp, #0xe0
  40279c:	stp	x29, x30, [sp, #192]
  4027a0:	stp	x20, x19, [sp, #208]
  4027a4:	ldp	x9, x8, [x1, #16]
  4027a8:	mov	x10, #0xd70b                	// #55051
  4027ac:	movk	x10, #0x70a3, lsl #16
  4027b0:	movk	x10, #0xa3d, lsl #32
  4027b4:	movk	x10, #0xa3d7, lsl #48
  4027b8:	mov	w11, #0x3e8                 	// #1000
  4027bc:	smulh	x10, x9, x10
  4027c0:	mul	x8, x8, x11
  4027c4:	add	x10, x10, x9
  4027c8:	stp	x9, x8, [sp, #24]
  4027cc:	asr	x8, x10, #6
  4027d0:	mov	w11, #0x64                  	// #100
  4027d4:	add	x8, x8, x10, lsr #63
  4027d8:	mov	w10, #0x9680                	// #38528
  4027dc:	movk	w10, #0x98, lsl #16
  4027e0:	cmp	x9, #0x0
  4027e4:	msub	x9, x8, x11, x9
  4027e8:	add	x11, sp, #0x28
  4027ec:	mul	x9, x9, x10
  4027f0:	mov	x19, x0
  4027f4:	csel	x9, x10, x9, eq  // eq = none
  4027f8:	add	x0, x11, #0x8
  4027fc:	add	x29, sp, #0xc0
  402800:	mov	x20, x2
  402804:	stp	x8, x9, [sp, #8]
  402808:	bl	401770 <sigemptyset@plt>
  40280c:	cbnz	w0, 402830 <ferror@plt+0xe30>
  402810:	mov	w8, #0x4                   	// #4
  402814:	add	x1, sp, #0x28
  402818:	mov	w0, #0xe                   	// #14
  40281c:	mov	x2, xzr
  402820:	str	w8, [sp, #176]
  402824:	str	x20, [sp, #40]
  402828:	bl	401810 <sigaction@plt>
  40282c:	cbz	w0, 402848 <ferror@plt+0xe48>
  402830:	mov	w20, #0x1                   	// #1
  402834:	mov	w0, w20
  402838:	ldp	x20, x19, [sp, #208]
  40283c:	ldp	x29, x30, [sp, #192]
  402840:	add	sp, sp, #0xe0
  402844:	ret
  402848:	adrp	x1, 416000 <ferror@plt+0x14600>
  40284c:	add	x1, x1, #0x208
  402850:	mov	w0, #0x1                   	// #1
  402854:	mov	x2, x19
  402858:	mov	w20, #0x1                   	// #1
  40285c:	bl	401840 <timer_create@plt>
  402860:	cbnz	w0, 402834 <ferror@plt+0xe34>
  402864:	ldr	x0, [x19]
  402868:	add	x2, sp, #0x8
  40286c:	mov	w1, wzr
  402870:	mov	x3, xzr
  402874:	bl	401730 <timer_settime@plt>
  402878:	cmp	w0, #0x0
  40287c:	cset	w20, ne  // ne = any
  402880:	b	402834 <ferror@plt+0xe34>
  402884:	ldr	x0, [x0]
  402888:	b	4018e0 <timer_delete@plt>
  40288c:	adrp	x8, 416000 <ferror@plt+0x14600>
  402890:	str	w0, [x8, #584]
  402894:	ret
  402898:	sub	sp, sp, #0x70
  40289c:	stp	x29, x30, [sp, #16]
  4028a0:	stp	x28, x27, [sp, #32]
  4028a4:	stp	x26, x25, [sp, #48]
  4028a8:	stp	x24, x23, [sp, #64]
  4028ac:	stp	x22, x21, [sp, #80]
  4028b0:	stp	x20, x19, [sp, #96]
  4028b4:	add	x29, sp, #0x10
  4028b8:	str	xzr, [x1]
  4028bc:	cbz	x0, 402900 <ferror@plt+0xf00>
  4028c0:	ldrb	w22, [x0]
  4028c4:	mov	x20, x0
  4028c8:	cbz	x22, 402900 <ferror@plt+0xf00>
  4028cc:	mov	x21, x2
  4028d0:	mov	x19, x1
  4028d4:	bl	4018b0 <__ctype_b_loc@plt>
  4028d8:	ldr	x8, [x0]
  4028dc:	mov	x23, x0
  4028e0:	ldrh	w9, [x8, x22, lsl #1]
  4028e4:	tbz	w9, #13, 4028f8 <ferror@plt+0xef8>
  4028e8:	add	x9, x20, #0x1
  4028ec:	ldrb	w22, [x9], #1
  4028f0:	ldrh	w10, [x8, x22, lsl #1]
  4028f4:	tbnz	w10, #13, 4028ec <ferror@plt+0xeec>
  4028f8:	cmp	w22, #0x2d
  4028fc:	b.ne	402934 <ferror@plt+0xf34>  // b.any
  402900:	mov	w22, #0xffffffea            	// #-22
  402904:	neg	w19, w22
  402908:	bl	4019a0 <__errno_location@plt>
  40290c:	str	w19, [x0]
  402910:	mov	w0, w22
  402914:	ldp	x20, x19, [sp, #96]
  402918:	ldp	x22, x21, [sp, #80]
  40291c:	ldp	x24, x23, [sp, #64]
  402920:	ldp	x26, x25, [sp, #48]
  402924:	ldp	x28, x27, [sp, #32]
  402928:	ldp	x29, x30, [sp, #16]
  40292c:	add	sp, sp, #0x70
  402930:	ret
  402934:	bl	4019a0 <__errno_location@plt>
  402938:	mov	x24, x0
  40293c:	str	wzr, [x0]
  402940:	add	x1, sp, #0x8
  402944:	mov	x0, x20
  402948:	mov	w2, wzr
  40294c:	mov	w3, wzr
  402950:	str	xzr, [sp, #8]
  402954:	bl	4017e0 <__strtoul_internal@plt>
  402958:	ldr	x25, [sp, #8]
  40295c:	ldr	w8, [x24]
  402960:	cmp	x25, x20
  402964:	b.eq	402ae4 <ferror@plt+0x10e4>  // b.none
  402968:	add	x9, x0, #0x1
  40296c:	mov	x20, x0
  402970:	cmp	x9, #0x1
  402974:	b.hi	40297c <ferror@plt+0xf7c>  // b.pmore
  402978:	cbnz	w8, 402ae8 <ferror@plt+0x10e8>
  40297c:	cbz	x25, 402af4 <ferror@plt+0x10f4>
  402980:	ldrb	w8, [x25]
  402984:	cbz	w8, 402af4 <ferror@plt+0x10f4>
  402988:	mov	w27, wzr
  40298c:	mov	x28, xzr
  402990:	b	4029a0 <ferror@plt+0xfa0>
  402994:	mov	x28, xzr
  402998:	str	x22, [sp, #8]
  40299c:	mov	x25, x22
  4029a0:	ldrb	w8, [x25, #1]
  4029a4:	cmp	w8, #0x61
  4029a8:	b.le	4029d8 <ferror@plt+0xfd8>
  4029ac:	cmp	w8, #0x62
  4029b0:	b.eq	4029e0 <ferror@plt+0xfe0>  // b.none
  4029b4:	cmp	w8, #0x69
  4029b8:	b.ne	4029f0 <ferror@plt+0xff0>  // b.any
  4029bc:	ldrb	w8, [x25, #2]
  4029c0:	orr	w8, w8, #0x20
  4029c4:	cmp	w8, #0x62
  4029c8:	b.ne	4029f0 <ferror@plt+0xff0>  // b.any
  4029cc:	ldrb	w8, [x25, #3]
  4029d0:	cbnz	w8, 4029f0 <ferror@plt+0xff0>
  4029d4:	b	402b04 <ferror@plt+0x1104>
  4029d8:	cmp	w8, #0x42
  4029dc:	b.ne	4029ec <ferror@plt+0xfec>  // b.any
  4029e0:	ldrb	w8, [x25, #2]
  4029e4:	cbnz	w8, 4029f0 <ferror@plt+0xff0>
  4029e8:	b	402b0c <ferror@plt+0x110c>
  4029ec:	cbz	w8, 402b04 <ferror@plt+0x1104>
  4029f0:	bl	401700 <localeconv@plt>
  4029f4:	cbz	x0, 402a14 <ferror@plt+0x1014>
  4029f8:	ldr	x22, [x0]
  4029fc:	cbz	x22, 402a20 <ferror@plt+0x1020>
  402a00:	mov	x0, x22
  402a04:	bl	401650 <strlen@plt>
  402a08:	mov	x26, x0
  402a0c:	mov	w8, #0x1                   	// #1
  402a10:	b	402a28 <ferror@plt+0x1028>
  402a14:	mov	w8, wzr
  402a18:	mov	x22, xzr
  402a1c:	b	402a24 <ferror@plt+0x1024>
  402a20:	mov	w8, wzr
  402a24:	mov	x26, xzr
  402a28:	cbnz	x28, 402900 <ferror@plt+0xf00>
  402a2c:	ldrb	w9, [x25]
  402a30:	eor	w8, w8, #0x1
  402a34:	cmp	w9, #0x0
  402a38:	cset	w9, eq  // eq = none
  402a3c:	orr	w8, w8, w9
  402a40:	tbnz	w8, #0, 402900 <ferror@plt+0xf00>
  402a44:	mov	x0, x22
  402a48:	mov	x1, x25
  402a4c:	mov	x2, x26
  402a50:	bl	401780 <strncmp@plt>
  402a54:	cbnz	w0, 402900 <ferror@plt+0xf00>
  402a58:	add	x22, x25, x26
  402a5c:	ldrb	w8, [x22]
  402a60:	cmp	w8, #0x30
  402a64:	b.ne	402a78 <ferror@plt+0x1078>  // b.any
  402a68:	ldrb	w8, [x22, #1]!
  402a6c:	add	w27, w27, #0x1
  402a70:	cmp	w8, #0x30
  402a74:	b.eq	402a68 <ferror@plt+0x1068>  // b.none
  402a78:	ldr	x9, [x23]
  402a7c:	sxtb	x8, w8
  402a80:	ldrh	w8, [x9, x8, lsl #1]
  402a84:	tbz	w8, #11, 402994 <ferror@plt+0xf94>
  402a88:	add	x1, sp, #0x8
  402a8c:	mov	x0, x22
  402a90:	mov	w2, wzr
  402a94:	mov	w3, wzr
  402a98:	str	wzr, [x24]
  402a9c:	str	xzr, [sp, #8]
  402aa0:	bl	4017e0 <__strtoul_internal@plt>
  402aa4:	ldr	x25, [sp, #8]
  402aa8:	ldr	w8, [x24]
  402aac:	cmp	x25, x22
  402ab0:	b.eq	402ae4 <ferror@plt+0x10e4>  // b.none
  402ab4:	add	x9, x0, #0x1
  402ab8:	cmp	x9, #0x1
  402abc:	b.hi	402ac4 <ferror@plt+0x10c4>  // b.pmore
  402ac0:	cbnz	w8, 402ae8 <ferror@plt+0x10e8>
  402ac4:	mov	x28, xzr
  402ac8:	cbz	x0, 4029a0 <ferror@plt+0xfa0>
  402acc:	cbz	x25, 402900 <ferror@plt+0xf00>
  402ad0:	ldrb	w8, [x25]
  402ad4:	mov	w22, #0xffffffea            	// #-22
  402ad8:	mov	x28, x0
  402adc:	cbnz	w8, 4029a0 <ferror@plt+0xfa0>
  402ae0:	b	402904 <ferror@plt+0xf04>
  402ae4:	cbz	w8, 402900 <ferror@plt+0xf00>
  402ae8:	neg	w22, w8
  402aec:	tbz	w22, #31, 402910 <ferror@plt+0xf10>
  402af0:	b	402904 <ferror@plt+0xf04>
  402af4:	mov	w22, wzr
  402af8:	str	x20, [x19]
  402afc:	tbz	w22, #31, 402910 <ferror@plt+0xf10>
  402b00:	b	402904 <ferror@plt+0xf04>
  402b04:	mov	w24, #0x400                 	// #1024
  402b08:	b	402b10 <ferror@plt+0x1110>
  402b0c:	mov	w24, #0x3e8                 	// #1000
  402b10:	ldrsb	w22, [x25]
  402b14:	adrp	x23, 404000 <ferror@plt+0x2600>
  402b18:	add	x23, x23, #0xdf9
  402b1c:	mov	w2, #0x9                   	// #9
  402b20:	mov	x0, x23
  402b24:	mov	w1, w22
  402b28:	bl	401950 <memchr@plt>
  402b2c:	cbnz	x0, 402b4c <ferror@plt+0x114c>
  402b30:	adrp	x23, 404000 <ferror@plt+0x2600>
  402b34:	add	x23, x23, #0xe02
  402b38:	mov	w2, #0x9                   	// #9
  402b3c:	mov	x0, x23
  402b40:	mov	w1, w22
  402b44:	bl	401950 <memchr@plt>
  402b48:	cbz	x0, 402900 <ferror@plt+0xf00>
  402b4c:	sub	w8, w0, w23
  402b50:	adds	w8, w8, #0x1
  402b54:	b.cs	402b78 <ferror@plt+0x1178>  // b.hs, b.nlast
  402b58:	mvn	w9, w0
  402b5c:	add	w9, w9, w23
  402b60:	umulh	x10, x24, x20
  402b64:	cmp	xzr, x10
  402b68:	b.ne	402b80 <ferror@plt+0x1180>  // b.any
  402b6c:	adds	w9, w9, #0x1
  402b70:	mul	x20, x20, x24
  402b74:	b.cc	402b60 <ferror@plt+0x1160>  // b.lo, b.ul, b.last
  402b78:	mov	w22, wzr
  402b7c:	b	402b84 <ferror@plt+0x1184>
  402b80:	mov	w22, #0xffffffde            	// #-34
  402b84:	cbz	x21, 402b8c <ferror@plt+0x118c>
  402b88:	str	w8, [x21]
  402b8c:	cbz	x28, 402af8 <ferror@plt+0x10f8>
  402b90:	cbz	w8, 402af8 <ferror@plt+0x10f8>
  402b94:	mvn	w8, w0
  402b98:	add	w9, w8, w23
  402b9c:	mov	w8, #0x1                   	// #1
  402ba0:	umulh	x10, x24, x8
  402ba4:	cmp	xzr, x10
  402ba8:	b.ne	402bb8 <ferror@plt+0x11b8>  // b.any
  402bac:	adds	w9, w9, #0x1
  402bb0:	mul	x8, x8, x24
  402bb4:	b.cc	402ba0 <ferror@plt+0x11a0>  // b.lo, b.ul, b.last
  402bb8:	mov	w9, #0xa                   	// #10
  402bbc:	cmp	x28, #0xb
  402bc0:	b.cc	402bd4 <ferror@plt+0x11d4>  // b.lo, b.ul, b.last
  402bc4:	add	x9, x9, x9, lsl #2
  402bc8:	lsl	x9, x9, #1
  402bcc:	cmp	x9, x28
  402bd0:	b.cc	402bc4 <ferror@plt+0x11c4>  // b.lo, b.ul, b.last
  402bd4:	cmp	w27, #0x1
  402bd8:	b.lt	402c84 <ferror@plt+0x1284>  // b.tstop
  402bdc:	cmp	w27, #0x3
  402be0:	b.hi	402bec <ferror@plt+0x11ec>  // b.pmore
  402be4:	mov	w10, wzr
  402be8:	b	402c70 <ferror@plt+0x1270>
  402bec:	mov	w10, #0x1                   	// #1
  402bf0:	dup	v0.2d, x10
  402bf4:	and	w10, w27, #0xfffffffc
  402bf8:	mov	v1.16b, v0.16b
  402bfc:	mov	v1.d[0], x9
  402c00:	mov	w9, w10
  402c04:	fmov	x12, d1
  402c08:	mov	x11, v1.d[1]
  402c0c:	add	x12, x12, x12, lsl #2
  402c10:	fmov	x13, d0
  402c14:	lsl	x12, x12, #1
  402c18:	add	x11, x11, x11, lsl #2
  402c1c:	add	x13, x13, x13, lsl #2
  402c20:	mov	x14, v0.d[1]
  402c24:	fmov	d1, x12
  402c28:	lsl	x11, x11, #1
  402c2c:	lsl	x13, x13, #1
  402c30:	mov	v1.d[1], x11
  402c34:	add	x11, x14, x14, lsl #2
  402c38:	fmov	d0, x13
  402c3c:	lsl	x11, x11, #1
  402c40:	subs	w9, w9, #0x4
  402c44:	mov	v0.d[1], x11
  402c48:	b.ne	402c04 <ferror@plt+0x1204>  // b.any
  402c4c:	mov	x9, v1.d[1]
  402c50:	mov	x11, v0.d[1]
  402c54:	fmov	x12, d1
  402c58:	fmov	x13, d0
  402c5c:	mul	x12, x13, x12
  402c60:	mul	x9, x11, x9
  402c64:	cmp	w27, w10
  402c68:	mul	x9, x12, x9
  402c6c:	b.eq	402c84 <ferror@plt+0x1284>  // b.none
  402c70:	sub	w10, w27, w10
  402c74:	add	x9, x9, x9, lsl #2
  402c78:	subs	w10, w10, #0x1
  402c7c:	lsl	x9, x9, #1
  402c80:	b.ne	402c74 <ferror@plt+0x1274>  // b.any
  402c84:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  402c88:	mov	w12, #0x1                   	// #1
  402c8c:	movk	x10, #0xcccd
  402c90:	mov	w11, #0xa                   	// #10
  402c94:	b	402ca8 <ferror@plt+0x12a8>
  402c98:	cmp	x28, #0x9
  402c9c:	mov	x28, x13
  402ca0:	mov	x12, x14
  402ca4:	b.ls	402af8 <ferror@plt+0x10f8>  // b.plast
  402ca8:	umulh	x13, x28, x10
  402cac:	lsr	x13, x13, #3
  402cb0:	add	x14, x12, x12, lsl #2
  402cb4:	msub	x15, x13, x11, x28
  402cb8:	lsl	x14, x14, #1
  402cbc:	cbz	x15, 402c98 <ferror@plt+0x1298>
  402cc0:	udiv	x12, x9, x12
  402cc4:	udiv	x12, x12, x15
  402cc8:	udiv	x12, x8, x12
  402ccc:	add	x20, x12, x20
  402cd0:	b	402c98 <ferror@plt+0x1298>
  402cd4:	mov	x2, xzr
  402cd8:	b	402898 <ferror@plt+0xe98>
  402cdc:	stp	x29, x30, [sp, #-48]!
  402ce0:	stp	x20, x19, [sp, #32]
  402ce4:	mov	x20, x1
  402ce8:	mov	x19, x0
  402cec:	str	x21, [sp, #16]
  402cf0:	mov	x29, sp
  402cf4:	cbz	x0, 402d28 <ferror@plt+0x1328>
  402cf8:	ldrb	w21, [x19]
  402cfc:	mov	x8, x19
  402d00:	cbz	w21, 402d2c <ferror@plt+0x132c>
  402d04:	bl	4018b0 <__ctype_b_loc@plt>
  402d08:	ldr	x9, [x0]
  402d0c:	mov	x8, x19
  402d10:	and	x10, x21, #0xff
  402d14:	ldrh	w10, [x9, x10, lsl #1]
  402d18:	tbz	w10, #11, 402d2c <ferror@plt+0x132c>
  402d1c:	ldrb	w21, [x8, #1]!
  402d20:	cbnz	w21, 402d10 <ferror@plt+0x1310>
  402d24:	b	402d2c <ferror@plt+0x132c>
  402d28:	mov	x8, xzr
  402d2c:	cbz	x20, 402d34 <ferror@plt+0x1334>
  402d30:	str	x8, [x20]
  402d34:	cmp	x8, x19
  402d38:	b.ls	402d4c <ferror@plt+0x134c>  // b.plast
  402d3c:	ldrb	w8, [x8]
  402d40:	cmp	w8, #0x0
  402d44:	cset	w0, eq  // eq = none
  402d48:	b	402d50 <ferror@plt+0x1350>
  402d4c:	mov	w0, wzr
  402d50:	ldp	x20, x19, [sp, #32]
  402d54:	ldr	x21, [sp, #16]
  402d58:	ldp	x29, x30, [sp], #48
  402d5c:	ret
  402d60:	stp	x29, x30, [sp, #-48]!
  402d64:	stp	x20, x19, [sp, #32]
  402d68:	mov	x20, x1
  402d6c:	mov	x19, x0
  402d70:	str	x21, [sp, #16]
  402d74:	mov	x29, sp
  402d78:	cbz	x0, 402dac <ferror@plt+0x13ac>
  402d7c:	ldrb	w21, [x19]
  402d80:	mov	x8, x19
  402d84:	cbz	w21, 402db0 <ferror@plt+0x13b0>
  402d88:	bl	4018b0 <__ctype_b_loc@plt>
  402d8c:	ldr	x9, [x0]
  402d90:	mov	x8, x19
  402d94:	and	x10, x21, #0xff
  402d98:	ldrh	w10, [x9, x10, lsl #1]
  402d9c:	tbz	w10, #12, 402db0 <ferror@plt+0x13b0>
  402da0:	ldrb	w21, [x8, #1]!
  402da4:	cbnz	w21, 402d94 <ferror@plt+0x1394>
  402da8:	b	402db0 <ferror@plt+0x13b0>
  402dac:	mov	x8, xzr
  402db0:	cbz	x20, 402db8 <ferror@plt+0x13b8>
  402db4:	str	x8, [x20]
  402db8:	cmp	x8, x19
  402dbc:	b.ls	402dd0 <ferror@plt+0x13d0>  // b.plast
  402dc0:	ldrb	w8, [x8]
  402dc4:	cmp	w8, #0x0
  402dc8:	cset	w0, eq  // eq = none
  402dcc:	b	402dd4 <ferror@plt+0x13d4>
  402dd0:	mov	w0, wzr
  402dd4:	ldp	x20, x19, [sp, #32]
  402dd8:	ldr	x21, [sp, #16]
  402ddc:	ldp	x29, x30, [sp], #48
  402de0:	ret
  402de4:	sub	sp, sp, #0x110
  402de8:	stp	x29, x30, [sp, #208]
  402dec:	add	x29, sp, #0xd0
  402df0:	mov	x8, #0xffffffffffffffd0    	// #-48
  402df4:	mov	x9, sp
  402df8:	sub	x10, x29, #0x50
  402dfc:	stp	x28, x23, [sp, #224]
  402e00:	stp	x22, x21, [sp, #240]
  402e04:	stp	x20, x19, [sp, #256]
  402e08:	mov	x20, x1
  402e0c:	mov	x19, x0
  402e10:	movk	x8, #0xff80, lsl #32
  402e14:	add	x11, x29, #0x40
  402e18:	add	x9, x9, #0x80
  402e1c:	add	x22, x10, #0x30
  402e20:	mov	w23, #0xffffffd0            	// #-48
  402e24:	stp	x2, x3, [x29, #-80]
  402e28:	stp	x4, x5, [x29, #-64]
  402e2c:	stp	x6, x7, [x29, #-48]
  402e30:	stp	q1, q2, [sp, #16]
  402e34:	stp	q3, q4, [sp, #48]
  402e38:	str	q0, [sp]
  402e3c:	stp	q5, q6, [sp, #80]
  402e40:	str	q7, [sp, #112]
  402e44:	stp	x9, x8, [x29, #-16]
  402e48:	stp	x11, x22, [x29, #-32]
  402e4c:	tbnz	w23, #31, 402e58 <ferror@plt+0x1458>
  402e50:	mov	w8, w23
  402e54:	b	402e70 <ferror@plt+0x1470>
  402e58:	add	w8, w23, #0x8
  402e5c:	cmn	w23, #0x8
  402e60:	stur	w8, [x29, #-8]
  402e64:	b.gt	402e70 <ferror@plt+0x1470>
  402e68:	add	x9, x22, w23, sxtw
  402e6c:	b	402e7c <ferror@plt+0x147c>
  402e70:	ldur	x9, [x29, #-32]
  402e74:	add	x10, x9, #0x8
  402e78:	stur	x10, [x29, #-32]
  402e7c:	ldr	x1, [x9]
  402e80:	cbz	x1, 402ef8 <ferror@plt+0x14f8>
  402e84:	tbnz	w8, #31, 402e90 <ferror@plt+0x1490>
  402e88:	mov	w23, w8
  402e8c:	b	402ea8 <ferror@plt+0x14a8>
  402e90:	add	w23, w8, #0x8
  402e94:	cmn	w8, #0x8
  402e98:	stur	w23, [x29, #-8]
  402e9c:	b.gt	402ea8 <ferror@plt+0x14a8>
  402ea0:	add	x8, x22, w8, sxtw
  402ea4:	b	402eb4 <ferror@plt+0x14b4>
  402ea8:	ldur	x8, [x29, #-32]
  402eac:	add	x9, x8, #0x8
  402eb0:	stur	x9, [x29, #-32]
  402eb4:	ldr	x21, [x8]
  402eb8:	cbz	x21, 402ef8 <ferror@plt+0x14f8>
  402ebc:	mov	x0, x19
  402ec0:	bl	401890 <strcmp@plt>
  402ec4:	cbz	w0, 402edc <ferror@plt+0x14dc>
  402ec8:	mov	x0, x19
  402ecc:	mov	x1, x21
  402ed0:	bl	401890 <strcmp@plt>
  402ed4:	cbnz	w0, 402e4c <ferror@plt+0x144c>
  402ed8:	b	402ee0 <ferror@plt+0x14e0>
  402edc:	mov	w0, #0x1                   	// #1
  402ee0:	ldp	x20, x19, [sp, #256]
  402ee4:	ldp	x22, x21, [sp, #240]
  402ee8:	ldp	x28, x23, [sp, #224]
  402eec:	ldp	x29, x30, [sp, #208]
  402ef0:	add	sp, sp, #0x110
  402ef4:	ret
  402ef8:	adrp	x8, 416000 <ferror@plt+0x14600>
  402efc:	ldr	w0, [x8, #584]
  402f00:	adrp	x1, 404000 <ferror@plt+0x2600>
  402f04:	add	x1, x1, #0xe0b
  402f08:	mov	x2, x20
  402f0c:	mov	x3, x19
  402f10:	bl	401970 <errx@plt>
  402f14:	cbz	x1, 402f38 <ferror@plt+0x1538>
  402f18:	sxtb	w8, w2
  402f1c:	ldrsb	w9, [x0]
  402f20:	cbz	w9, 402f38 <ferror@plt+0x1538>
  402f24:	cmp	w8, w9
  402f28:	b.eq	402f3c <ferror@plt+0x153c>  // b.none
  402f2c:	sub	x1, x1, #0x1
  402f30:	add	x0, x0, #0x1
  402f34:	cbnz	x1, 402f1c <ferror@plt+0x151c>
  402f38:	mov	x0, xzr
  402f3c:	ret
  402f40:	stp	x29, x30, [sp, #-32]!
  402f44:	stp	x20, x19, [sp, #16]
  402f48:	mov	x29, sp
  402f4c:	mov	x20, x1
  402f50:	mov	x19, x0
  402f54:	bl	4030b0 <ferror@plt+0x16b0>
  402f58:	cmp	x0, w0, sxtw
  402f5c:	b.ne	402f74 <ferror@plt+0x1574>  // b.any
  402f60:	cmp	w0, w0, sxth
  402f64:	b.ne	402f74 <ferror@plt+0x1574>  // b.any
  402f68:	ldp	x20, x19, [sp, #16]
  402f6c:	ldp	x29, x30, [sp], #32
  402f70:	ret
  402f74:	bl	4019a0 <__errno_location@plt>
  402f78:	mov	w8, #0x22                  	// #34
  402f7c:	str	w8, [x0]
  402f80:	adrp	x8, 416000 <ferror@plt+0x14600>
  402f84:	ldr	w0, [x8, #584]
  402f88:	adrp	x1, 404000 <ferror@plt+0x2600>
  402f8c:	add	x1, x1, #0xe0b
  402f90:	mov	x2, x20
  402f94:	mov	x3, x19
  402f98:	bl	4019e0 <err@plt>
  402f9c:	stp	x29, x30, [sp, #-32]!
  402fa0:	stp	x20, x19, [sp, #16]
  402fa4:	mov	x29, sp
  402fa8:	mov	x20, x1
  402fac:	mov	x19, x0
  402fb0:	bl	4030b0 <ferror@plt+0x16b0>
  402fb4:	cmp	x0, w0, sxtw
  402fb8:	b.ne	402fc8 <ferror@plt+0x15c8>  // b.any
  402fbc:	ldp	x20, x19, [sp, #16]
  402fc0:	ldp	x29, x30, [sp], #32
  402fc4:	ret
  402fc8:	bl	4019a0 <__errno_location@plt>
  402fcc:	mov	w8, #0x22                  	// #34
  402fd0:	str	w8, [x0]
  402fd4:	adrp	x8, 416000 <ferror@plt+0x14600>
  402fd8:	ldr	w0, [x8, #584]
  402fdc:	adrp	x1, 404000 <ferror@plt+0x2600>
  402fe0:	add	x1, x1, #0xe0b
  402fe4:	mov	x2, x20
  402fe8:	mov	x3, x19
  402fec:	bl	4019e0 <err@plt>
  402ff0:	stp	x29, x30, [sp, #-32]!
  402ff4:	mov	w2, #0xa                   	// #10
  402ff8:	stp	x20, x19, [sp, #16]
  402ffc:	mov	x29, sp
  403000:	mov	x20, x1
  403004:	mov	x19, x0
  403008:	bl	403220 <ferror@plt+0x1820>
  40300c:	lsr	x8, x0, #32
  403010:	cbnz	x8, 403028 <ferror@plt+0x1628>
  403014:	cmp	w0, #0x10, lsl #12
  403018:	b.cs	403028 <ferror@plt+0x1628>  // b.hs, b.nlast
  40301c:	ldp	x20, x19, [sp, #16]
  403020:	ldp	x29, x30, [sp], #32
  403024:	ret
  403028:	bl	4019a0 <__errno_location@plt>
  40302c:	mov	w8, #0x22                  	// #34
  403030:	str	w8, [x0]
  403034:	adrp	x8, 416000 <ferror@plt+0x14600>
  403038:	ldr	w0, [x8, #584]
  40303c:	adrp	x1, 404000 <ferror@plt+0x2600>
  403040:	add	x1, x1, #0xe0b
  403044:	mov	x2, x20
  403048:	mov	x3, x19
  40304c:	bl	4019e0 <err@plt>
  403050:	stp	x29, x30, [sp, #-32]!
  403054:	mov	w2, #0x10                  	// #16
  403058:	stp	x20, x19, [sp, #16]
  40305c:	mov	x29, sp
  403060:	mov	x20, x1
  403064:	mov	x19, x0
  403068:	bl	403220 <ferror@plt+0x1820>
  40306c:	lsr	x8, x0, #32
  403070:	cbnz	x8, 403088 <ferror@plt+0x1688>
  403074:	cmp	w0, #0x10, lsl #12
  403078:	b.cs	403088 <ferror@plt+0x1688>  // b.hs, b.nlast
  40307c:	ldp	x20, x19, [sp, #16]
  403080:	ldp	x29, x30, [sp], #32
  403084:	ret
  403088:	bl	4019a0 <__errno_location@plt>
  40308c:	mov	w8, #0x22                  	// #34
  403090:	str	w8, [x0]
  403094:	adrp	x8, 416000 <ferror@plt+0x14600>
  403098:	ldr	w0, [x8, #584]
  40309c:	adrp	x1, 404000 <ferror@plt+0x2600>
  4030a0:	add	x1, x1, #0xe0b
  4030a4:	mov	x2, x20
  4030a8:	mov	x3, x19
  4030ac:	bl	4019e0 <err@plt>
  4030b0:	stp	x29, x30, [sp, #-48]!
  4030b4:	mov	x29, sp
  4030b8:	str	x21, [sp, #16]
  4030bc:	stp	x20, x19, [sp, #32]
  4030c0:	mov	x20, x1
  4030c4:	mov	x19, x0
  4030c8:	str	xzr, [x29, #24]
  4030cc:	bl	4019a0 <__errno_location@plt>
  4030d0:	str	wzr, [x0]
  4030d4:	cbz	x19, 403128 <ferror@plt+0x1728>
  4030d8:	ldrb	w8, [x19]
  4030dc:	cbz	w8, 403128 <ferror@plt+0x1728>
  4030e0:	mov	x21, x0
  4030e4:	add	x1, x29, #0x18
  4030e8:	mov	w2, #0xa                   	// #10
  4030ec:	mov	x0, x19
  4030f0:	mov	w3, wzr
  4030f4:	bl	401760 <__strtol_internal@plt>
  4030f8:	ldr	w8, [x21]
  4030fc:	cbnz	w8, 403144 <ferror@plt+0x1744>
  403100:	ldr	x8, [x29, #24]
  403104:	cmp	x8, x19
  403108:	b.eq	403128 <ferror@plt+0x1728>  // b.none
  40310c:	cbz	x8, 403118 <ferror@plt+0x1718>
  403110:	ldrb	w8, [x8]
  403114:	cbnz	w8, 403128 <ferror@plt+0x1728>
  403118:	ldp	x20, x19, [sp, #32]
  40311c:	ldr	x21, [sp, #16]
  403120:	ldp	x29, x30, [sp], #48
  403124:	ret
  403128:	adrp	x8, 416000 <ferror@plt+0x14600>
  40312c:	ldr	w0, [x8, #584]
  403130:	adrp	x1, 404000 <ferror@plt+0x2600>
  403134:	add	x1, x1, #0xe0b
  403138:	mov	x2, x20
  40313c:	mov	x3, x19
  403140:	bl	401970 <errx@plt>
  403144:	adrp	x9, 416000 <ferror@plt+0x14600>
  403148:	ldr	w0, [x9, #584]
  40314c:	cmp	w8, #0x22
  403150:	b.ne	403130 <ferror@plt+0x1730>  // b.any
  403154:	adrp	x1, 404000 <ferror@plt+0x2600>
  403158:	add	x1, x1, #0xe0b
  40315c:	mov	x2, x20
  403160:	mov	x3, x19
  403164:	bl	4019e0 <err@plt>
  403168:	stp	x29, x30, [sp, #-32]!
  40316c:	mov	w2, #0xa                   	// #10
  403170:	stp	x20, x19, [sp, #16]
  403174:	mov	x29, sp
  403178:	mov	x20, x1
  40317c:	mov	x19, x0
  403180:	bl	403220 <ferror@plt+0x1820>
  403184:	lsr	x8, x0, #32
  403188:	cbnz	x8, 403198 <ferror@plt+0x1798>
  40318c:	ldp	x20, x19, [sp, #16]
  403190:	ldp	x29, x30, [sp], #32
  403194:	ret
  403198:	bl	4019a0 <__errno_location@plt>
  40319c:	mov	w8, #0x22                  	// #34
  4031a0:	str	w8, [x0]
  4031a4:	adrp	x8, 416000 <ferror@plt+0x14600>
  4031a8:	ldr	w0, [x8, #584]
  4031ac:	adrp	x1, 404000 <ferror@plt+0x2600>
  4031b0:	add	x1, x1, #0xe0b
  4031b4:	mov	x2, x20
  4031b8:	mov	x3, x19
  4031bc:	bl	4019e0 <err@plt>
  4031c0:	stp	x29, x30, [sp, #-32]!
  4031c4:	mov	w2, #0x10                  	// #16
  4031c8:	stp	x20, x19, [sp, #16]
  4031cc:	mov	x29, sp
  4031d0:	mov	x20, x1
  4031d4:	mov	x19, x0
  4031d8:	bl	403220 <ferror@plt+0x1820>
  4031dc:	lsr	x8, x0, #32
  4031e0:	cbnz	x8, 4031f0 <ferror@plt+0x17f0>
  4031e4:	ldp	x20, x19, [sp, #16]
  4031e8:	ldp	x29, x30, [sp], #32
  4031ec:	ret
  4031f0:	bl	4019a0 <__errno_location@plt>
  4031f4:	mov	w8, #0x22                  	// #34
  4031f8:	str	w8, [x0]
  4031fc:	adrp	x8, 416000 <ferror@plt+0x14600>
  403200:	ldr	w0, [x8, #584]
  403204:	adrp	x1, 404000 <ferror@plt+0x2600>
  403208:	add	x1, x1, #0xe0b
  40320c:	mov	x2, x20
  403210:	mov	x3, x19
  403214:	bl	4019e0 <err@plt>
  403218:	mov	w2, #0xa                   	// #10
  40321c:	b	403220 <ferror@plt+0x1820>
  403220:	sub	sp, sp, #0x40
  403224:	stp	x29, x30, [sp, #16]
  403228:	stp	x22, x21, [sp, #32]
  40322c:	stp	x20, x19, [sp, #48]
  403230:	add	x29, sp, #0x10
  403234:	mov	w21, w2
  403238:	mov	x20, x1
  40323c:	mov	x19, x0
  403240:	str	xzr, [sp, #8]
  403244:	bl	4019a0 <__errno_location@plt>
  403248:	str	wzr, [x0]
  40324c:	cbz	x19, 4032a4 <ferror@plt+0x18a4>
  403250:	ldrb	w8, [x19]
  403254:	cbz	w8, 4032a4 <ferror@plt+0x18a4>
  403258:	mov	x22, x0
  40325c:	add	x1, sp, #0x8
  403260:	mov	x0, x19
  403264:	mov	w2, w21
  403268:	mov	w3, wzr
  40326c:	bl	4017e0 <__strtoul_internal@plt>
  403270:	ldr	w8, [x22]
  403274:	cbnz	w8, 4032c0 <ferror@plt+0x18c0>
  403278:	ldr	x8, [sp, #8]
  40327c:	cmp	x8, x19
  403280:	b.eq	4032a4 <ferror@plt+0x18a4>  // b.none
  403284:	cbz	x8, 403290 <ferror@plt+0x1890>
  403288:	ldrb	w8, [x8]
  40328c:	cbnz	w8, 4032a4 <ferror@plt+0x18a4>
  403290:	ldp	x20, x19, [sp, #48]
  403294:	ldp	x22, x21, [sp, #32]
  403298:	ldp	x29, x30, [sp, #16]
  40329c:	add	sp, sp, #0x40
  4032a0:	ret
  4032a4:	adrp	x8, 416000 <ferror@plt+0x14600>
  4032a8:	ldr	w0, [x8, #584]
  4032ac:	adrp	x1, 404000 <ferror@plt+0x2600>
  4032b0:	add	x1, x1, #0xe0b
  4032b4:	mov	x2, x20
  4032b8:	mov	x3, x19
  4032bc:	bl	401970 <errx@plt>
  4032c0:	adrp	x9, 416000 <ferror@plt+0x14600>
  4032c4:	ldr	w0, [x9, #584]
  4032c8:	cmp	w8, #0x22
  4032cc:	b.ne	4032ac <ferror@plt+0x18ac>  // b.any
  4032d0:	adrp	x1, 404000 <ferror@plt+0x2600>
  4032d4:	add	x1, x1, #0xe0b
  4032d8:	mov	x2, x20
  4032dc:	mov	x3, x19
  4032e0:	bl	4019e0 <err@plt>
  4032e4:	mov	w2, #0x10                  	// #16
  4032e8:	b	403220 <ferror@plt+0x1820>
  4032ec:	stp	x29, x30, [sp, #-48]!
  4032f0:	mov	x29, sp
  4032f4:	str	x21, [sp, #16]
  4032f8:	stp	x20, x19, [sp, #32]
  4032fc:	mov	x20, x1
  403300:	mov	x19, x0
  403304:	str	xzr, [x29, #24]
  403308:	bl	4019a0 <__errno_location@plt>
  40330c:	str	wzr, [x0]
  403310:	cbz	x19, 40335c <ferror@plt+0x195c>
  403314:	ldrb	w8, [x19]
  403318:	cbz	w8, 40335c <ferror@plt+0x195c>
  40331c:	mov	x21, x0
  403320:	add	x1, x29, #0x18
  403324:	mov	x0, x19
  403328:	bl	401690 <strtod@plt>
  40332c:	ldr	w8, [x21]
  403330:	cbnz	w8, 403378 <ferror@plt+0x1978>
  403334:	ldr	x8, [x29, #24]
  403338:	cmp	x8, x19
  40333c:	b.eq	40335c <ferror@plt+0x195c>  // b.none
  403340:	cbz	x8, 40334c <ferror@plt+0x194c>
  403344:	ldrb	w8, [x8]
  403348:	cbnz	w8, 40335c <ferror@plt+0x195c>
  40334c:	ldp	x20, x19, [sp, #32]
  403350:	ldr	x21, [sp, #16]
  403354:	ldp	x29, x30, [sp], #48
  403358:	ret
  40335c:	adrp	x8, 416000 <ferror@plt+0x14600>
  403360:	ldr	w0, [x8, #584]
  403364:	adrp	x1, 404000 <ferror@plt+0x2600>
  403368:	add	x1, x1, #0xe0b
  40336c:	mov	x2, x20
  403370:	mov	x3, x19
  403374:	bl	401970 <errx@plt>
  403378:	adrp	x9, 416000 <ferror@plt+0x14600>
  40337c:	ldr	w0, [x9, #584]
  403380:	cmp	w8, #0x22
  403384:	b.ne	403364 <ferror@plt+0x1964>  // b.any
  403388:	adrp	x1, 404000 <ferror@plt+0x2600>
  40338c:	add	x1, x1, #0xe0b
  403390:	mov	x2, x20
  403394:	mov	x3, x19
  403398:	bl	4019e0 <err@plt>
  40339c:	stp	x29, x30, [sp, #-48]!
  4033a0:	mov	x29, sp
  4033a4:	str	x21, [sp, #16]
  4033a8:	stp	x20, x19, [sp, #32]
  4033ac:	mov	x20, x1
  4033b0:	mov	x19, x0
  4033b4:	str	xzr, [x29, #24]
  4033b8:	bl	4019a0 <__errno_location@plt>
  4033bc:	str	wzr, [x0]
  4033c0:	cbz	x19, 403410 <ferror@plt+0x1a10>
  4033c4:	ldrb	w8, [x19]
  4033c8:	cbz	w8, 403410 <ferror@plt+0x1a10>
  4033cc:	mov	x21, x0
  4033d0:	add	x1, x29, #0x18
  4033d4:	mov	w2, #0xa                   	// #10
  4033d8:	mov	x0, x19
  4033dc:	bl	4018c0 <strtol@plt>
  4033e0:	ldr	w8, [x21]
  4033e4:	cbnz	w8, 40342c <ferror@plt+0x1a2c>
  4033e8:	ldr	x8, [x29, #24]
  4033ec:	cmp	x8, x19
  4033f0:	b.eq	403410 <ferror@plt+0x1a10>  // b.none
  4033f4:	cbz	x8, 403400 <ferror@plt+0x1a00>
  4033f8:	ldrb	w8, [x8]
  4033fc:	cbnz	w8, 403410 <ferror@plt+0x1a10>
  403400:	ldp	x20, x19, [sp, #32]
  403404:	ldr	x21, [sp, #16]
  403408:	ldp	x29, x30, [sp], #48
  40340c:	ret
  403410:	adrp	x8, 416000 <ferror@plt+0x14600>
  403414:	ldr	w0, [x8, #584]
  403418:	adrp	x1, 404000 <ferror@plt+0x2600>
  40341c:	add	x1, x1, #0xe0b
  403420:	mov	x2, x20
  403424:	mov	x3, x19
  403428:	bl	401970 <errx@plt>
  40342c:	adrp	x9, 416000 <ferror@plt+0x14600>
  403430:	ldr	w0, [x9, #584]
  403434:	cmp	w8, #0x22
  403438:	b.ne	403418 <ferror@plt+0x1a18>  // b.any
  40343c:	adrp	x1, 404000 <ferror@plt+0x2600>
  403440:	add	x1, x1, #0xe0b
  403444:	mov	x2, x20
  403448:	mov	x3, x19
  40344c:	bl	4019e0 <err@plt>
  403450:	stp	x29, x30, [sp, #-48]!
  403454:	mov	x29, sp
  403458:	str	x21, [sp, #16]
  40345c:	stp	x20, x19, [sp, #32]
  403460:	mov	x20, x1
  403464:	mov	x19, x0
  403468:	str	xzr, [x29, #24]
  40346c:	bl	4019a0 <__errno_location@plt>
  403470:	str	wzr, [x0]
  403474:	cbz	x19, 4034c4 <ferror@plt+0x1ac4>
  403478:	ldrb	w8, [x19]
  40347c:	cbz	w8, 4034c4 <ferror@plt+0x1ac4>
  403480:	mov	x21, x0
  403484:	add	x1, x29, #0x18
  403488:	mov	w2, #0xa                   	// #10
  40348c:	mov	x0, x19
  403490:	bl	401640 <strtoul@plt>
  403494:	ldr	w8, [x21]
  403498:	cbnz	w8, 4034e0 <ferror@plt+0x1ae0>
  40349c:	ldr	x8, [x29, #24]
  4034a0:	cmp	x8, x19
  4034a4:	b.eq	4034c4 <ferror@plt+0x1ac4>  // b.none
  4034a8:	cbz	x8, 4034b4 <ferror@plt+0x1ab4>
  4034ac:	ldrb	w8, [x8]
  4034b0:	cbnz	w8, 4034c4 <ferror@plt+0x1ac4>
  4034b4:	ldp	x20, x19, [sp, #32]
  4034b8:	ldr	x21, [sp, #16]
  4034bc:	ldp	x29, x30, [sp], #48
  4034c0:	ret
  4034c4:	adrp	x8, 416000 <ferror@plt+0x14600>
  4034c8:	ldr	w0, [x8, #584]
  4034cc:	adrp	x1, 404000 <ferror@plt+0x2600>
  4034d0:	add	x1, x1, #0xe0b
  4034d4:	mov	x2, x20
  4034d8:	mov	x3, x19
  4034dc:	bl	401970 <errx@plt>
  4034e0:	adrp	x9, 416000 <ferror@plt+0x14600>
  4034e4:	ldr	w0, [x9, #584]
  4034e8:	cmp	w8, #0x22
  4034ec:	b.ne	4034cc <ferror@plt+0x1acc>  // b.any
  4034f0:	adrp	x1, 404000 <ferror@plt+0x2600>
  4034f4:	add	x1, x1, #0xe0b
  4034f8:	mov	x2, x20
  4034fc:	mov	x3, x19
  403500:	bl	4019e0 <err@plt>
  403504:	sub	sp, sp, #0x30
  403508:	stp	x20, x19, [sp, #32]
  40350c:	mov	x20, x1
  403510:	add	x1, sp, #0x8
  403514:	mov	x2, xzr
  403518:	stp	x29, x30, [sp, #16]
  40351c:	add	x29, sp, #0x10
  403520:	mov	x19, x0
  403524:	bl	402898 <ferror@plt+0xe98>
  403528:	cbnz	w0, 403540 <ferror@plt+0x1b40>
  40352c:	ldr	x0, [sp, #8]
  403530:	ldp	x20, x19, [sp, #32]
  403534:	ldp	x29, x30, [sp, #16]
  403538:	add	sp, sp, #0x30
  40353c:	ret
  403540:	bl	4019a0 <__errno_location@plt>
  403544:	adrp	x9, 416000 <ferror@plt+0x14600>
  403548:	ldr	w8, [x0]
  40354c:	ldr	w0, [x9, #584]
  403550:	adrp	x1, 404000 <ferror@plt+0x2600>
  403554:	add	x1, x1, #0xe0b
  403558:	mov	x2, x20
  40355c:	mov	x3, x19
  403560:	cbnz	w8, 403568 <ferror@plt+0x1b68>
  403564:	bl	401970 <errx@plt>
  403568:	bl	4019e0 <err@plt>
  40356c:	stp	x29, x30, [sp, #-32]!
  403570:	str	x19, [sp, #16]
  403574:	mov	x19, x1
  403578:	mov	x1, x2
  40357c:	mov	x29, sp
  403580:	bl	4032ec <ferror@plt+0x18ec>
  403584:	fcvtzs	x8, d0
  403588:	mov	x9, #0x848000000000        	// #145685290680320
  40358c:	movk	x9, #0x412e, lsl #48
  403590:	scvtf	d1, x8
  403594:	fmov	d2, x9
  403598:	fsub	d0, d0, d1
  40359c:	fmul	d0, d0, d2
  4035a0:	fcvtzs	x9, d0
  4035a4:	stp	x8, x9, [x19]
  4035a8:	ldr	x19, [sp, #16]
  4035ac:	ldp	x29, x30, [sp], #32
  4035b0:	ret
  4035b4:	and	w8, w0, #0xf000
  4035b8:	sub	w8, w8, #0x1, lsl #12
  4035bc:	lsr	w9, w8, #12
  4035c0:	cmp	w9, #0xb
  4035c4:	mov	w8, wzr
  4035c8:	b.hi	40361c <ferror@plt+0x1c1c>  // b.pmore
  4035cc:	adrp	x10, 404000 <ferror@plt+0x2600>
  4035d0:	add	x10, x10, #0xded
  4035d4:	adr	x11, 4035e8 <ferror@plt+0x1be8>
  4035d8:	ldrb	w12, [x10, x9]
  4035dc:	add	x11, x11, x12, lsl #2
  4035e0:	mov	w9, #0x64                  	// #100
  4035e4:	br	x11
  4035e8:	mov	w9, #0x70                  	// #112
  4035ec:	b	403614 <ferror@plt+0x1c14>
  4035f0:	mov	w9, #0x63                  	// #99
  4035f4:	b	403614 <ferror@plt+0x1c14>
  4035f8:	mov	w9, #0x62                  	// #98
  4035fc:	b	403614 <ferror@plt+0x1c14>
  403600:	mov	w9, #0x6c                  	// #108
  403604:	b	403614 <ferror@plt+0x1c14>
  403608:	mov	w9, #0x73                  	// #115
  40360c:	b	403614 <ferror@plt+0x1c14>
  403610:	mov	w9, #0x2d                  	// #45
  403614:	mov	w8, #0x1                   	// #1
  403618:	strb	w9, [x1]
  40361c:	tst	w0, #0x100
  403620:	mov	w9, #0x72                  	// #114
  403624:	mov	w10, #0x2d                  	// #45
  403628:	add	x11, x1, x8
  40362c:	mov	w12, #0x77                  	// #119
  403630:	csel	w17, w10, w9, eq  // eq = none
  403634:	tst	w0, #0x80
  403638:	mov	w14, #0x53                  	// #83
  40363c:	mov	w15, #0x73                  	// #115
  403640:	mov	w16, #0x78                  	// #120
  403644:	strb	w17, [x11]
  403648:	csel	w17, w10, w12, eq  // eq = none
  40364c:	tst	w0, #0x40
  403650:	orr	x13, x8, #0x2
  403654:	strb	w17, [x11, #1]
  403658:	csel	w11, w15, w14, ne  // ne = any
  40365c:	csel	w17, w16, w10, ne  // ne = any
  403660:	tst	w0, #0x800
  403664:	csel	w11, w17, w11, eq  // eq = none
  403668:	add	x13, x13, x1
  40366c:	tst	w0, #0x20
  403670:	strb	w11, [x13]
  403674:	csel	w11, w10, w9, eq  // eq = none
  403678:	tst	w0, #0x10
  40367c:	strb	w11, [x13, #1]
  403680:	csel	w11, w10, w12, eq  // eq = none
  403684:	tst	w0, #0x8
  403688:	csel	w14, w15, w14, ne  // ne = any
  40368c:	csel	w15, w16, w10, ne  // ne = any
  403690:	tst	w0, #0x400
  403694:	orr	x8, x8, #0x6
  403698:	csel	w14, w15, w14, eq  // eq = none
  40369c:	tst	w0, #0x4
  4036a0:	add	x8, x8, x1
  4036a4:	csel	w9, w10, w9, eq  // eq = none
  4036a8:	tst	w0, #0x2
  4036ac:	mov	w17, #0x54                  	// #84
  4036b0:	strb	w11, [x13, #2]
  4036b4:	mov	w11, #0x74                  	// #116
  4036b8:	strb	w14, [x13, #3]
  4036bc:	strb	w9, [x8]
  4036c0:	csel	w9, w10, w12, eq  // eq = none
  4036c4:	tst	w0, #0x1
  4036c8:	strb	w9, [x8, #1]
  4036cc:	csel	w9, w11, w17, ne  // ne = any
  4036d0:	csel	w10, w16, w10, ne  // ne = any
  4036d4:	tst	w0, #0x200
  4036d8:	csel	w9, w10, w9, eq  // eq = none
  4036dc:	mov	x0, x1
  4036e0:	strb	w9, [x8, #2]
  4036e4:	strb	wzr, [x8, #3]
  4036e8:	ret
  4036ec:	sub	sp, sp, #0x50
  4036f0:	add	x8, sp, #0x8
  4036f4:	stp	x29, x30, [sp, #48]
  4036f8:	stp	x20, x19, [sp, #64]
  4036fc:	add	x29, sp, #0x30
  403700:	tbz	w0, #1, 403710 <ferror@plt+0x1d10>
  403704:	orr	x8, x8, #0x1
  403708:	mov	w9, #0x20                  	// #32
  40370c:	strb	w9, [sp, #8]
  403710:	cmp	x1, #0x400
  403714:	b.cs	403728 <ferror@plt+0x1d28>  // b.hs, b.nlast
  403718:	mov	w9, #0x42                  	// #66
  40371c:	mov	w19, w1
  403720:	strh	w9, [x8]
  403724:	b	403888 <ferror@plt+0x1e88>
  403728:	cmp	x1, #0x100, lsl #12
  40372c:	b.cs	403738 <ferror@plt+0x1d38>  // b.hs, b.nlast
  403730:	mov	w9, #0xa                   	// #10
  403734:	b	40377c <ferror@plt+0x1d7c>
  403738:	lsr	x9, x1, #30
  40373c:	cbnz	x9, 403748 <ferror@plt+0x1d48>
  403740:	mov	w9, #0x14                  	// #20
  403744:	b	40377c <ferror@plt+0x1d7c>
  403748:	lsr	x9, x1, #40
  40374c:	cbnz	x9, 403758 <ferror@plt+0x1d58>
  403750:	mov	w9, #0x1e                  	// #30
  403754:	b	40377c <ferror@plt+0x1d7c>
  403758:	lsr	x9, x1, #50
  40375c:	cbnz	x9, 403768 <ferror@plt+0x1d68>
  403760:	mov	w9, #0x28                  	// #40
  403764:	b	40377c <ferror@plt+0x1d7c>
  403768:	lsr	x9, x1, #60
  40376c:	mov	w10, #0x3c                  	// #60
  403770:	cmp	x9, #0x0
  403774:	mov	w9, #0x32                  	// #50
  403778:	csel	w9, w9, w10, eq  // eq = none
  40377c:	mov	w10, #0xcccd                	// #52429
  403780:	movk	w10, #0xcccc, lsl #16
  403784:	adrp	x11, 404000 <ferror@plt+0x2600>
  403788:	umull	x10, w9, w10
  40378c:	add	x11, x11, #0xe14
  403790:	lsr	x10, x10, #35
  403794:	ldrb	w12, [x11, x10]
  403798:	mov	x10, #0xffffffffffffffff    	// #-1
  40379c:	lsl	x10, x10, x9
  4037a0:	mov	x11, x8
  4037a4:	lsr	x19, x1, x9
  4037a8:	bic	x10, x1, x10
  4037ac:	strb	w12, [x11], #1
  4037b0:	tbz	w0, #0, 4037c8 <ferror@plt+0x1dc8>
  4037b4:	cmp	w9, #0xa
  4037b8:	b.cc	4037c8 <ferror@plt+0x1dc8>  // b.lo, b.ul, b.last
  4037bc:	mov	w11, #0x4269                	// #17001
  4037c0:	sturh	w11, [x8, #1]
  4037c4:	add	x11, x8, #0x3
  4037c8:	strb	wzr, [x11]
  4037cc:	cbz	x10, 403888 <ferror@plt+0x1e88>
  4037d0:	sub	w8, w9, #0xa
  4037d4:	lsr	x8, x10, x8
  4037d8:	tbnz	w0, #2, 4037f0 <ferror@plt+0x1df0>
  4037dc:	sub	x9, x8, #0x3b6
  4037e0:	cmp	x9, #0x64
  4037e4:	b.cs	403864 <ferror@plt+0x1e64>  // b.hs, b.nlast
  4037e8:	add	w19, w19, #0x1
  4037ec:	b	403888 <ferror@plt+0x1e88>
  4037f0:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  4037f4:	add	x8, x8, #0x5
  4037f8:	movk	x9, #0xcccd
  4037fc:	umulh	x10, x8, x9
  403800:	lsr	x20, x10, #3
  403804:	mul	x9, x20, x9
  403808:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  40380c:	ror	x9, x9, #1
  403810:	movk	x10, #0x1999, lsl #48
  403814:	cmp	x9, x10
  403818:	b.ls	403868 <ferror@plt+0x1e68>  // b.plast
  40381c:	cbz	x20, 403888 <ferror@plt+0x1e88>
  403820:	bl	401700 <localeconv@plt>
  403824:	cbz	x0, 403838 <ferror@plt+0x1e38>
  403828:	ldr	x4, [x0]
  40382c:	cbz	x4, 403838 <ferror@plt+0x1e38>
  403830:	ldrb	w8, [x4]
  403834:	cbnz	w8, 403840 <ferror@plt+0x1e40>
  403838:	adrp	x4, 404000 <ferror@plt+0x2600>
  40383c:	add	x4, x4, #0xe1c
  403840:	adrp	x2, 404000 <ferror@plt+0x2600>
  403844:	add	x2, x2, #0xe1e
  403848:	add	x0, sp, #0x10
  40384c:	add	x6, sp, #0x8
  403850:	mov	w1, #0x20                  	// #32
  403854:	mov	w3, w19
  403858:	mov	x5, x20
  40385c:	bl	4016f0 <snprintf@plt>
  403860:	b	4038a4 <ferror@plt+0x1ea4>
  403864:	add	x8, x8, #0x32
  403868:	mov	x9, #0xf5c3                	// #62915
  40386c:	movk	x9, #0x5c28, lsl #16
  403870:	movk	x9, #0xc28f, lsl #32
  403874:	lsr	x8, x8, #2
  403878:	movk	x9, #0x28f5, lsl #48
  40387c:	umulh	x8, x8, x9
  403880:	lsr	x20, x8, #2
  403884:	cbnz	x20, 403820 <ferror@plt+0x1e20>
  403888:	adrp	x2, 404000 <ferror@plt+0x2600>
  40388c:	add	x2, x2, #0xe28
  403890:	add	x0, sp, #0x10
  403894:	add	x4, sp, #0x8
  403898:	mov	w1, #0x20                  	// #32
  40389c:	mov	w3, w19
  4038a0:	bl	4016f0 <snprintf@plt>
  4038a4:	add	x0, sp, #0x10
  4038a8:	bl	4017f0 <strdup@plt>
  4038ac:	ldp	x20, x19, [sp, #64]
  4038b0:	ldp	x29, x30, [sp, #48]
  4038b4:	add	sp, sp, #0x50
  4038b8:	ret
  4038bc:	stp	x29, x30, [sp, #-64]!
  4038c0:	stp	x24, x23, [sp, #16]
  4038c4:	stp	x22, x21, [sp, #32]
  4038c8:	stp	x20, x19, [sp, #48]
  4038cc:	mov	x29, sp
  4038d0:	cbz	x0, 403984 <ferror@plt+0x1f84>
  4038d4:	mov	x19, x3
  4038d8:	mov	x9, x0
  4038dc:	mov	w0, #0xffffffff            	// #-1
  4038e0:	cbz	x3, 403988 <ferror@plt+0x1f88>
  4038e4:	mov	x20, x2
  4038e8:	cbz	x2, 403988 <ferror@plt+0x1f88>
  4038ec:	mov	x21, x1
  4038f0:	cbz	x1, 403988 <ferror@plt+0x1f88>
  4038f4:	ldrb	w10, [x9]
  4038f8:	cbz	w10, 403988 <ferror@plt+0x1f88>
  4038fc:	mov	x23, xzr
  403900:	mov	x8, xzr
  403904:	add	x22, x9, #0x1
  403908:	b	40391c <ferror@plt+0x1f1c>
  40390c:	mov	x0, x23
  403910:	add	x22, x22, #0x1
  403914:	mov	x23, x0
  403918:	cbz	w10, 403988 <ferror@plt+0x1f88>
  40391c:	cmp	x23, x20
  403920:	b.cs	40399c <ferror@plt+0x1f9c>  // b.hs, b.nlast
  403924:	and	w11, w10, #0xff
  403928:	ldrb	w10, [x22]
  40392c:	sub	x9, x22, #0x1
  403930:	cmp	x8, #0x0
  403934:	csel	x8, x9, x8, eq  // eq = none
  403938:	cmp	w11, #0x2c
  40393c:	csel	x9, x9, xzr, eq  // eq = none
  403940:	cmp	w10, #0x0
  403944:	csel	x24, x22, x9, eq  // eq = none
  403948:	cbz	x8, 40390c <ferror@plt+0x1f0c>
  40394c:	cbz	x24, 40390c <ferror@plt+0x1f0c>
  403950:	subs	x1, x24, x8
  403954:	b.ls	403984 <ferror@plt+0x1f84>  // b.plast
  403958:	mov	x0, x8
  40395c:	blr	x19
  403960:	cmn	w0, #0x1
  403964:	b.eq	403984 <ferror@plt+0x1f84>  // b.none
  403968:	str	w0, [x21, x23, lsl #2]
  40396c:	ldrb	w8, [x24]
  403970:	add	x0, x23, #0x1
  403974:	cbz	w8, 403988 <ferror@plt+0x1f88>
  403978:	ldrb	w10, [x22]
  40397c:	mov	x8, xzr
  403980:	b	403910 <ferror@plt+0x1f10>
  403984:	mov	w0, #0xffffffff            	// #-1
  403988:	ldp	x20, x19, [sp, #48]
  40398c:	ldp	x22, x21, [sp, #32]
  403990:	ldp	x24, x23, [sp, #16]
  403994:	ldp	x29, x30, [sp], #64
  403998:	ret
  40399c:	mov	w0, #0xfffffffe            	// #-2
  4039a0:	b	403988 <ferror@plt+0x1f88>
  4039a4:	stp	x29, x30, [sp, #-80]!
  4039a8:	str	x25, [sp, #16]
  4039ac:	stp	x24, x23, [sp, #32]
  4039b0:	stp	x22, x21, [sp, #48]
  4039b4:	stp	x20, x19, [sp, #64]
  4039b8:	mov	x29, sp
  4039bc:	cbz	x0, 4039e4 <ferror@plt+0x1fe4>
  4039c0:	mov	x19, x3
  4039c4:	mov	x9, x0
  4039c8:	mov	w0, #0xffffffff            	// #-1
  4039cc:	cbz	x3, 4039e8 <ferror@plt+0x1fe8>
  4039d0:	ldrb	w8, [x9]
  4039d4:	cbz	w8, 4039e8 <ferror@plt+0x1fe8>
  4039d8:	ldr	x11, [x19]
  4039dc:	cmp	x11, x2
  4039e0:	b.ls	403a00 <ferror@plt+0x2000>  // b.plast
  4039e4:	mov	w0, #0xffffffff            	// #-1
  4039e8:	ldp	x20, x19, [sp, #64]
  4039ec:	ldp	x22, x21, [sp, #48]
  4039f0:	ldp	x24, x23, [sp, #32]
  4039f4:	ldr	x25, [sp, #16]
  4039f8:	ldp	x29, x30, [sp], #80
  4039fc:	ret
  403a00:	mov	x20, x4
  403a04:	cmp	w8, #0x2b
  403a08:	b.ne	403a14 <ferror@plt+0x2014>  // b.any
  403a0c:	add	x9, x9, #0x1
  403a10:	b	403a1c <ferror@plt+0x201c>
  403a14:	mov	x11, xzr
  403a18:	str	xzr, [x19]
  403a1c:	mov	w0, #0xffffffff            	// #-1
  403a20:	cbz	x20, 4039e8 <ferror@plt+0x1fe8>
  403a24:	sub	x21, x2, x11
  403a28:	cbz	x21, 4039e8 <ferror@plt+0x1fe8>
  403a2c:	cbz	x1, 4039e8 <ferror@plt+0x1fe8>
  403a30:	ldrb	w10, [x9]
  403a34:	cbz	w10, 4039e8 <ferror@plt+0x1fe8>
  403a38:	mov	x24, xzr
  403a3c:	mov	x8, xzr
  403a40:	add	x22, x1, x11, lsl #2
  403a44:	add	x23, x9, #0x1
  403a48:	b	403a5c <ferror@plt+0x205c>
  403a4c:	mov	x0, x24
  403a50:	add	x23, x23, #0x1
  403a54:	mov	x24, x0
  403a58:	cbz	w10, 403ac4 <ferror@plt+0x20c4>
  403a5c:	cmp	x24, x21
  403a60:	b.cs	403adc <ferror@plt+0x20dc>  // b.hs, b.nlast
  403a64:	and	w11, w10, #0xff
  403a68:	ldrb	w10, [x23]
  403a6c:	sub	x9, x23, #0x1
  403a70:	cmp	x8, #0x0
  403a74:	csel	x8, x9, x8, eq  // eq = none
  403a78:	cmp	w11, #0x2c
  403a7c:	csel	x9, x9, xzr, eq  // eq = none
  403a80:	cmp	w10, #0x0
  403a84:	csel	x25, x23, x9, eq  // eq = none
  403a88:	cbz	x8, 403a4c <ferror@plt+0x204c>
  403a8c:	cbz	x25, 403a4c <ferror@plt+0x204c>
  403a90:	subs	x1, x25, x8
  403a94:	b.ls	4039e4 <ferror@plt+0x1fe4>  // b.plast
  403a98:	mov	x0, x8
  403a9c:	blr	x20
  403aa0:	cmn	w0, #0x1
  403aa4:	b.eq	4039e4 <ferror@plt+0x1fe4>  // b.none
  403aa8:	str	w0, [x22, x24, lsl #2]
  403aac:	ldrb	w8, [x25]
  403ab0:	add	x0, x24, #0x1
  403ab4:	cbz	w8, 403ac4 <ferror@plt+0x20c4>
  403ab8:	ldrb	w10, [x23]
  403abc:	mov	x8, xzr
  403ac0:	b	403a50 <ferror@plt+0x2050>
  403ac4:	cmp	w0, #0x1
  403ac8:	b.lt	4039e8 <ferror@plt+0x1fe8>  // b.tstop
  403acc:	ldr	x8, [x19]
  403ad0:	add	x8, x8, w0, uxtw
  403ad4:	str	x8, [x19]
  403ad8:	b	4039e8 <ferror@plt+0x1fe8>
  403adc:	mov	w0, #0xfffffffe            	// #-2
  403ae0:	b	4039e8 <ferror@plt+0x1fe8>
  403ae4:	stp	x29, x30, [sp, #-64]!
  403ae8:	mov	x8, x0
  403aec:	mov	w0, #0xffffffea            	// #-22
  403af0:	str	x23, [sp, #16]
  403af4:	stp	x22, x21, [sp, #32]
  403af8:	stp	x20, x19, [sp, #48]
  403afc:	mov	x29, sp
  403b00:	cbz	x1, 403ba8 <ferror@plt+0x21a8>
  403b04:	cbz	x8, 403ba8 <ferror@plt+0x21a8>
  403b08:	mov	x19, x2
  403b0c:	cbz	x2, 403ba8 <ferror@plt+0x21a8>
  403b10:	ldrb	w9, [x8]
  403b14:	cbz	w9, 403ba4 <ferror@plt+0x21a4>
  403b18:	mov	x20, x1
  403b1c:	mov	x0, xzr
  403b20:	add	x21, x8, #0x1
  403b24:	mov	w22, #0x1                   	// #1
  403b28:	b	403b34 <ferror@plt+0x2134>
  403b2c:	add	x21, x21, #0x1
  403b30:	cbz	w9, 403ba4 <ferror@plt+0x21a4>
  403b34:	mov	x8, x21
  403b38:	ldrb	w10, [x8], #-1
  403b3c:	and	w9, w9, #0xff
  403b40:	cmp	x0, #0x0
  403b44:	csel	x0, x8, x0, eq  // eq = none
  403b48:	cmp	w9, #0x2c
  403b4c:	csel	x8, x8, xzr, eq  // eq = none
  403b50:	cmp	w10, #0x0
  403b54:	mov	w9, w10
  403b58:	csel	x23, x21, x8, eq  // eq = none
  403b5c:	cbz	x0, 403b2c <ferror@plt+0x212c>
  403b60:	cbz	x23, 403b2c <ferror@plt+0x212c>
  403b64:	subs	x1, x23, x0
  403b68:	b.ls	403bbc <ferror@plt+0x21bc>  // b.plast
  403b6c:	blr	x19
  403b70:	tbnz	w0, #31, 403ba8 <ferror@plt+0x21a8>
  403b74:	mov	w8, w0
  403b78:	lsr	x8, x8, #3
  403b7c:	ldrb	w9, [x20, x8]
  403b80:	and	w10, w0, #0x7
  403b84:	lsl	w10, w22, w10
  403b88:	orr	w9, w9, w10
  403b8c:	strb	w9, [x20, x8]
  403b90:	ldrb	w8, [x23]
  403b94:	cbz	w8, 403ba4 <ferror@plt+0x21a4>
  403b98:	ldrb	w9, [x21]
  403b9c:	mov	x0, xzr
  403ba0:	b	403b2c <ferror@plt+0x212c>
  403ba4:	mov	w0, wzr
  403ba8:	ldp	x20, x19, [sp, #48]
  403bac:	ldp	x22, x21, [sp, #32]
  403bb0:	ldr	x23, [sp, #16]
  403bb4:	ldp	x29, x30, [sp], #64
  403bb8:	ret
  403bbc:	mov	w0, #0xffffffff            	// #-1
  403bc0:	b	403ba8 <ferror@plt+0x21a8>
  403bc4:	stp	x29, x30, [sp, #-48]!
  403bc8:	mov	x8, x0
  403bcc:	mov	w0, #0xffffffea            	// #-22
  403bd0:	stp	x22, x21, [sp, #16]
  403bd4:	stp	x20, x19, [sp, #32]
  403bd8:	mov	x29, sp
  403bdc:	cbz	x1, 403c70 <ferror@plt+0x2270>
  403be0:	cbz	x8, 403c70 <ferror@plt+0x2270>
  403be4:	mov	x19, x2
  403be8:	cbz	x2, 403c70 <ferror@plt+0x2270>
  403bec:	ldrb	w9, [x8]
  403bf0:	cbz	w9, 403c6c <ferror@plt+0x226c>
  403bf4:	mov	x20, x1
  403bf8:	mov	x0, xzr
  403bfc:	add	x21, x8, #0x1
  403c00:	b	403c0c <ferror@plt+0x220c>
  403c04:	add	x21, x21, #0x1
  403c08:	cbz	w9, 403c6c <ferror@plt+0x226c>
  403c0c:	mov	x8, x21
  403c10:	ldrb	w10, [x8], #-1
  403c14:	and	w9, w9, #0xff
  403c18:	cmp	x0, #0x0
  403c1c:	csel	x0, x8, x0, eq  // eq = none
  403c20:	cmp	w9, #0x2c
  403c24:	csel	x8, x8, xzr, eq  // eq = none
  403c28:	cmp	w10, #0x0
  403c2c:	mov	w9, w10
  403c30:	csel	x22, x21, x8, eq  // eq = none
  403c34:	cbz	x0, 403c04 <ferror@plt+0x2204>
  403c38:	cbz	x22, 403c04 <ferror@plt+0x2204>
  403c3c:	subs	x1, x22, x0
  403c40:	b.ls	403c80 <ferror@plt+0x2280>  // b.plast
  403c44:	blr	x19
  403c48:	tbnz	x0, #63, 403c70 <ferror@plt+0x2270>
  403c4c:	ldr	x8, [x20]
  403c50:	orr	x8, x8, x0
  403c54:	str	x8, [x20]
  403c58:	ldrb	w8, [x22]
  403c5c:	cbz	w8, 403c6c <ferror@plt+0x226c>
  403c60:	ldrb	w9, [x21]
  403c64:	mov	x0, xzr
  403c68:	b	403c04 <ferror@plt+0x2204>
  403c6c:	mov	w0, wzr
  403c70:	ldp	x20, x19, [sp, #32]
  403c74:	ldp	x22, x21, [sp, #16]
  403c78:	ldp	x29, x30, [sp], #48
  403c7c:	ret
  403c80:	mov	w0, #0xffffffff            	// #-1
  403c84:	b	403c70 <ferror@plt+0x2270>
  403c88:	stp	x29, x30, [sp, #-64]!
  403c8c:	mov	x29, sp
  403c90:	str	x23, [sp, #16]
  403c94:	stp	x22, x21, [sp, #32]
  403c98:	stp	x20, x19, [sp, #48]
  403c9c:	str	xzr, [x29, #24]
  403ca0:	cbz	x0, 403d78 <ferror@plt+0x2378>
  403ca4:	mov	w21, w3
  403ca8:	mov	x19, x2
  403cac:	mov	x23, x1
  403cb0:	mov	x22, x0
  403cb4:	str	w3, [x1]
  403cb8:	str	w3, [x2]
  403cbc:	bl	4019a0 <__errno_location@plt>
  403cc0:	str	wzr, [x0]
  403cc4:	ldrb	w8, [x22]
  403cc8:	mov	x20, x0
  403ccc:	cmp	w8, #0x3a
  403cd0:	b.ne	403cdc <ferror@plt+0x22dc>  // b.any
  403cd4:	add	x21, x22, #0x1
  403cd8:	b	403d38 <ferror@plt+0x2338>
  403cdc:	add	x1, x29, #0x18
  403ce0:	mov	w2, #0xa                   	// #10
  403ce4:	mov	x0, x22
  403ce8:	bl	4018c0 <strtol@plt>
  403cec:	str	w0, [x23]
  403cf0:	str	w0, [x19]
  403cf4:	ldr	x8, [x29, #24]
  403cf8:	mov	w0, #0xffffffff            	// #-1
  403cfc:	cmp	x8, x22
  403d00:	b.eq	403d78 <ferror@plt+0x2378>  // b.none
  403d04:	ldr	w9, [x20]
  403d08:	cbnz	w9, 403d78 <ferror@plt+0x2378>
  403d0c:	cbz	x8, 403d78 <ferror@plt+0x2378>
  403d10:	ldrb	w9, [x8]
  403d14:	cmp	w9, #0x2d
  403d18:	b.eq	403d2c <ferror@plt+0x232c>  // b.none
  403d1c:	cmp	w9, #0x3a
  403d20:	b.ne	403d74 <ferror@plt+0x2374>  // b.any
  403d24:	ldrb	w9, [x8, #1]
  403d28:	cbz	w9, 403d8c <ferror@plt+0x238c>
  403d2c:	add	x21, x8, #0x1
  403d30:	str	xzr, [x29, #24]
  403d34:	str	wzr, [x20]
  403d38:	add	x1, x29, #0x18
  403d3c:	mov	w2, #0xa                   	// #10
  403d40:	mov	x0, x21
  403d44:	bl	4018c0 <strtol@plt>
  403d48:	str	w0, [x19]
  403d4c:	ldr	w8, [x20]
  403d50:	mov	w0, #0xffffffff            	// #-1
  403d54:	cbnz	w8, 403d78 <ferror@plt+0x2378>
  403d58:	ldr	x8, [x29, #24]
  403d5c:	cbz	x8, 403d78 <ferror@plt+0x2378>
  403d60:	cmp	x8, x21
  403d64:	mov	w0, #0xffffffff            	// #-1
  403d68:	b.eq	403d78 <ferror@plt+0x2378>  // b.none
  403d6c:	ldrb	w8, [x8]
  403d70:	cbnz	w8, 403d78 <ferror@plt+0x2378>
  403d74:	mov	w0, wzr
  403d78:	ldp	x20, x19, [sp, #48]
  403d7c:	ldp	x22, x21, [sp, #32]
  403d80:	ldr	x23, [sp, #16]
  403d84:	ldp	x29, x30, [sp], #64
  403d88:	ret
  403d8c:	str	w21, [x19]
  403d90:	b	403d74 <ferror@plt+0x2374>
  403d94:	stp	x29, x30, [sp, #-48]!
  403d98:	mov	w8, wzr
  403d9c:	str	x21, [sp, #16]
  403da0:	stp	x20, x19, [sp, #32]
  403da4:	mov	x29, sp
  403da8:	cbz	x1, 403edc <ferror@plt+0x24dc>
  403dac:	cbz	x0, 403edc <ferror@plt+0x24dc>
  403db0:	ldrb	w8, [x0]
  403db4:	and	w8, w8, #0xff
  403db8:	cmp	w8, #0x2f
  403dbc:	mov	x19, x0
  403dc0:	b.ne	403ddc <ferror@plt+0x23dc>  // b.any
  403dc4:	mov	x0, x19
  403dc8:	ldrb	w8, [x0, #1]!
  403dcc:	cmp	w8, #0x2f
  403dd0:	mov	w8, #0x2f                  	// #47
  403dd4:	b.eq	403db4 <ferror@plt+0x23b4>  // b.none
  403dd8:	b	403dec <ferror@plt+0x23ec>
  403ddc:	cbnz	w8, 403dec <ferror@plt+0x23ec>
  403de0:	mov	x20, xzr
  403de4:	mov	x19, xzr
  403de8:	b	403e0c <ferror@plt+0x240c>
  403dec:	mov	w20, #0x1                   	// #1
  403df0:	ldrb	w8, [x19, x20]
  403df4:	cbz	w8, 403e0c <ferror@plt+0x240c>
  403df8:	cmp	w8, #0x2f
  403dfc:	b.eq	403e0c <ferror@plt+0x240c>  // b.none
  403e00:	add	x20, x20, #0x1
  403e04:	ldrb	w8, [x19, x20]
  403e08:	cbnz	w8, 403df8 <ferror@plt+0x23f8>
  403e0c:	ldrb	w8, [x1]
  403e10:	and	w8, w8, #0xff
  403e14:	cmp	w8, #0x2f
  403e18:	mov	x21, x1
  403e1c:	b.ne	403e38 <ferror@plt+0x2438>  // b.any
  403e20:	mov	x1, x21
  403e24:	ldrb	w8, [x1, #1]!
  403e28:	cmp	w8, #0x2f
  403e2c:	mov	w8, #0x2f                  	// #47
  403e30:	b.eq	403e10 <ferror@plt+0x2410>  // b.none
  403e34:	b	403e48 <ferror@plt+0x2448>
  403e38:	cbnz	w8, 403e48 <ferror@plt+0x2448>
  403e3c:	mov	x8, xzr
  403e40:	mov	x21, xzr
  403e44:	b	403e68 <ferror@plt+0x2468>
  403e48:	mov	w8, #0x1                   	// #1
  403e4c:	ldrb	w9, [x21, x8]
  403e50:	cbz	w9, 403e68 <ferror@plt+0x2468>
  403e54:	cmp	w9, #0x2f
  403e58:	b.eq	403e68 <ferror@plt+0x2468>  // b.none
  403e5c:	add	x8, x8, #0x1
  403e60:	ldrb	w9, [x21, x8]
  403e64:	cbnz	w9, 403e54 <ferror@plt+0x2454>
  403e68:	add	x9, x8, x20
  403e6c:	cmp	x9, #0x1
  403e70:	b.eq	403e7c <ferror@plt+0x247c>  // b.none
  403e74:	cbnz	x9, 403e9c <ferror@plt+0x249c>
  403e78:	b	403ed0 <ferror@plt+0x24d0>
  403e7c:	cbz	x19, 403e8c <ferror@plt+0x248c>
  403e80:	ldrb	w9, [x19]
  403e84:	cmp	w9, #0x2f
  403e88:	b.eq	403ed0 <ferror@plt+0x24d0>  // b.none
  403e8c:	cbz	x21, 403ed8 <ferror@plt+0x24d8>
  403e90:	ldrb	w9, [x21]
  403e94:	cmp	w9, #0x2f
  403e98:	b.eq	403ed0 <ferror@plt+0x24d0>  // b.none
  403e9c:	cmp	x20, x8
  403ea0:	mov	w8, wzr
  403ea4:	b.ne	403edc <ferror@plt+0x24dc>  // b.any
  403ea8:	cbz	x19, 403edc <ferror@plt+0x24dc>
  403eac:	cbz	x21, 403edc <ferror@plt+0x24dc>
  403eb0:	mov	x0, x19
  403eb4:	mov	x1, x21
  403eb8:	mov	x2, x20
  403ebc:	bl	401780 <strncmp@plt>
  403ec0:	cbnz	w0, 403ed8 <ferror@plt+0x24d8>
  403ec4:	add	x0, x19, x20
  403ec8:	add	x1, x21, x20
  403ecc:	b	403db0 <ferror@plt+0x23b0>
  403ed0:	mov	w8, #0x1                   	// #1
  403ed4:	b	403edc <ferror@plt+0x24dc>
  403ed8:	mov	w8, wzr
  403edc:	ldp	x20, x19, [sp, #32]
  403ee0:	ldr	x21, [sp, #16]
  403ee4:	mov	w0, w8
  403ee8:	ldp	x29, x30, [sp], #48
  403eec:	ret
  403ef0:	stp	x29, x30, [sp, #-64]!
  403ef4:	orr	x8, x0, x1
  403ef8:	stp	x24, x23, [sp, #16]
  403efc:	stp	x22, x21, [sp, #32]
  403f00:	stp	x20, x19, [sp, #48]
  403f04:	mov	x29, sp
  403f08:	cbz	x8, 403f3c <ferror@plt+0x253c>
  403f0c:	mov	x19, x1
  403f10:	mov	x21, x0
  403f14:	mov	x20, x2
  403f18:	cbz	x0, 403f58 <ferror@plt+0x2558>
  403f1c:	cbz	x19, 403f74 <ferror@plt+0x2574>
  403f20:	mov	x0, x21
  403f24:	bl	401650 <strlen@plt>
  403f28:	mvn	x8, x0
  403f2c:	cmp	x8, x20
  403f30:	b.cs	403f7c <ferror@plt+0x257c>  // b.hs, b.nlast
  403f34:	mov	x22, xzr
  403f38:	b	403fb8 <ferror@plt+0x25b8>
  403f3c:	adrp	x0, 404000 <ferror@plt+0x2600>
  403f40:	add	x0, x0, #0xb72
  403f44:	ldp	x20, x19, [sp, #48]
  403f48:	ldp	x22, x21, [sp, #32]
  403f4c:	ldp	x24, x23, [sp, #16]
  403f50:	ldp	x29, x30, [sp], #64
  403f54:	b	4017f0 <strdup@plt>
  403f58:	mov	x0, x19
  403f5c:	mov	x1, x20
  403f60:	ldp	x20, x19, [sp, #48]
  403f64:	ldp	x22, x21, [sp, #32]
  403f68:	ldp	x24, x23, [sp, #16]
  403f6c:	ldp	x29, x30, [sp], #64
  403f70:	b	401900 <strndup@plt>
  403f74:	mov	x0, x21
  403f78:	b	403f44 <ferror@plt+0x2544>
  403f7c:	add	x24, x0, x20
  403f80:	mov	x23, x0
  403f84:	add	x0, x24, #0x1
  403f88:	bl	401740 <malloc@plt>
  403f8c:	mov	x22, x0
  403f90:	cbz	x0, 403fb8 <ferror@plt+0x25b8>
  403f94:	mov	x0, x22
  403f98:	mov	x1, x21
  403f9c:	mov	x2, x23
  403fa0:	bl	401620 <memcpy@plt>
  403fa4:	add	x0, x22, x23
  403fa8:	mov	x1, x19
  403fac:	mov	x2, x20
  403fb0:	bl	401620 <memcpy@plt>
  403fb4:	strb	wzr, [x22, x24]
  403fb8:	mov	x0, x22
  403fbc:	ldp	x20, x19, [sp, #48]
  403fc0:	ldp	x22, x21, [sp, #32]
  403fc4:	ldp	x24, x23, [sp, #16]
  403fc8:	ldp	x29, x30, [sp], #64
  403fcc:	ret
  403fd0:	stp	x29, x30, [sp, #-64]!
  403fd4:	stp	x20, x19, [sp, #48]
  403fd8:	mov	x20, x0
  403fdc:	stp	x24, x23, [sp, #16]
  403fe0:	stp	x22, x21, [sp, #32]
  403fe4:	mov	x29, sp
  403fe8:	cbz	x1, 40401c <ferror@plt+0x261c>
  403fec:	mov	x0, x1
  403ff0:	mov	x19, x1
  403ff4:	bl	401650 <strlen@plt>
  403ff8:	mov	x21, x0
  403ffc:	cbz	x20, 404028 <ferror@plt+0x2628>
  404000:	mov	x0, x20
  404004:	bl	401650 <strlen@plt>
  404008:	mvn	x8, x0
  40400c:	cmp	x21, x8
  404010:	b.ls	404044 <ferror@plt+0x2644>  // b.plast
  404014:	mov	x22, xzr
  404018:	b	404080 <ferror@plt+0x2680>
  40401c:	cbz	x20, 404098 <ferror@plt+0x2698>
  404020:	mov	x0, x20
  404024:	b	4040a0 <ferror@plt+0x26a0>
  404028:	mov	x0, x19
  40402c:	mov	x1, x21
  404030:	ldp	x20, x19, [sp, #48]
  404034:	ldp	x22, x21, [sp, #32]
  404038:	ldp	x24, x23, [sp, #16]
  40403c:	ldp	x29, x30, [sp], #64
  404040:	b	401900 <strndup@plt>
  404044:	add	x24, x0, x21
  404048:	mov	x23, x0
  40404c:	add	x0, x24, #0x1
  404050:	bl	401740 <malloc@plt>
  404054:	mov	x22, x0
  404058:	cbz	x0, 404080 <ferror@plt+0x2680>
  40405c:	mov	x0, x22
  404060:	mov	x1, x20
  404064:	mov	x2, x23
  404068:	bl	401620 <memcpy@plt>
  40406c:	add	x0, x22, x23
  404070:	mov	x1, x19
  404074:	mov	x2, x21
  404078:	bl	401620 <memcpy@plt>
  40407c:	strb	wzr, [x22, x24]
  404080:	mov	x0, x22
  404084:	ldp	x20, x19, [sp, #48]
  404088:	ldp	x22, x21, [sp, #32]
  40408c:	ldp	x24, x23, [sp, #16]
  404090:	ldp	x29, x30, [sp], #64
  404094:	ret
  404098:	adrp	x0, 404000 <ferror@plt+0x2600>
  40409c:	add	x0, x0, #0xb72
  4040a0:	ldp	x20, x19, [sp, #48]
  4040a4:	ldp	x22, x21, [sp, #32]
  4040a8:	ldp	x24, x23, [sp, #16]
  4040ac:	ldp	x29, x30, [sp], #64
  4040b0:	b	4017f0 <strdup@plt>
  4040b4:	sub	sp, sp, #0x140
  4040b8:	stp	x29, x30, [sp, #240]
  4040bc:	add	x29, sp, #0xf0
  4040c0:	sub	x9, x29, #0x70
  4040c4:	mov	x10, sp
  4040c8:	mov	x11, #0xffffffffffffffd0    	// #-48
  4040cc:	add	x8, x29, #0x50
  4040d0:	movk	x11, #0xff80, lsl #32
  4040d4:	add	x9, x9, #0x30
  4040d8:	add	x10, x10, #0x80
  4040dc:	stp	x8, x9, [x29, #-32]
  4040e0:	stp	x10, x11, [x29, #-16]
  4040e4:	stp	x2, x3, [x29, #-112]
  4040e8:	stp	x4, x5, [x29, #-96]
  4040ec:	stp	x6, x7, [x29, #-80]
  4040f0:	stp	q1, q2, [sp, #16]
  4040f4:	str	q0, [sp]
  4040f8:	ldp	q0, q1, [x29, #-32]
  4040fc:	stp	x20, x19, [sp, #304]
  404100:	mov	x19, x0
  404104:	add	x0, x29, #0x18
  404108:	sub	x2, x29, #0x40
  40410c:	str	x28, [sp, #256]
  404110:	stp	x24, x23, [sp, #272]
  404114:	stp	x22, x21, [sp, #288]
  404118:	stp	q3, q4, [sp, #48]
  40411c:	stp	q5, q6, [sp, #80]
  404120:	str	q7, [sp, #112]
  404124:	stp	q0, q1, [x29, #-64]
  404128:	bl	4018f0 <vasprintf@plt>
  40412c:	tbnz	w0, #31, 404164 <ferror@plt+0x2764>
  404130:	ldr	x21, [x29, #24]
  404134:	orr	x8, x19, x21
  404138:	cbz	x8, 40416c <ferror@plt+0x276c>
  40413c:	mov	w22, w0
  404140:	cbz	x19, 404180 <ferror@plt+0x2780>
  404144:	cbz	x21, 404194 <ferror@plt+0x2794>
  404148:	mov	x0, x19
  40414c:	bl	401650 <strlen@plt>
  404150:	mvn	x8, x0
  404154:	cmp	x8, x22
  404158:	b.cs	40419c <ferror@plt+0x279c>  // b.hs, b.nlast
  40415c:	mov	x20, xzr
  404160:	b	4041d8 <ferror@plt+0x27d8>
  404164:	mov	x20, xzr
  404168:	b	4041e0 <ferror@plt+0x27e0>
  40416c:	adrp	x0, 404000 <ferror@plt+0x2600>
  404170:	add	x0, x0, #0xb72
  404174:	bl	4017f0 <strdup@plt>
  404178:	mov	x20, x0
  40417c:	b	4041d8 <ferror@plt+0x27d8>
  404180:	mov	x0, x21
  404184:	mov	x1, x22
  404188:	bl	401900 <strndup@plt>
  40418c:	mov	x20, x0
  404190:	b	4041d8 <ferror@plt+0x27d8>
  404194:	mov	x0, x19
  404198:	b	404174 <ferror@plt+0x2774>
  40419c:	add	x24, x0, x22
  4041a0:	mov	x23, x0
  4041a4:	add	x0, x24, #0x1
  4041a8:	bl	401740 <malloc@plt>
  4041ac:	mov	x20, x0
  4041b0:	cbz	x0, 4041d8 <ferror@plt+0x27d8>
  4041b4:	mov	x0, x20
  4041b8:	mov	x1, x19
  4041bc:	mov	x2, x23
  4041c0:	bl	401620 <memcpy@plt>
  4041c4:	add	x0, x20, x23
  4041c8:	mov	x1, x21
  4041cc:	mov	x2, x22
  4041d0:	bl	401620 <memcpy@plt>
  4041d4:	strb	wzr, [x20, x24]
  4041d8:	ldr	x0, [x29, #24]
  4041dc:	bl	4018d0 <free@plt>
  4041e0:	mov	x0, x20
  4041e4:	ldp	x20, x19, [sp, #304]
  4041e8:	ldp	x22, x21, [sp, #288]
  4041ec:	ldp	x24, x23, [sp, #272]
  4041f0:	ldr	x28, [sp, #256]
  4041f4:	ldp	x29, x30, [sp, #240]
  4041f8:	add	sp, sp, #0x140
  4041fc:	ret
  404200:	sub	sp, sp, #0x60
  404204:	stp	x29, x30, [sp, #16]
  404208:	stp	x26, x25, [sp, #32]
  40420c:	stp	x24, x23, [sp, #48]
  404210:	stp	x22, x21, [sp, #64]
  404214:	stp	x20, x19, [sp, #80]
  404218:	ldr	x23, [x0]
  40421c:	add	x29, sp, #0x10
  404220:	ldrb	w8, [x23]
  404224:	cbz	w8, 4043d4 <ferror@plt+0x29d4>
  404228:	mov	x20, x0
  40422c:	mov	x22, x1
  404230:	mov	x0, x23
  404234:	mov	x1, x2
  404238:	mov	w24, w3
  40423c:	mov	x21, x2
  404240:	bl	401910 <strspn@plt>
  404244:	add	x19, x23, x0
  404248:	ldrb	w25, [x19]
  40424c:	cbz	x25, 4043d0 <ferror@plt+0x29d0>
  404250:	cbz	w24, 4042d4 <ferror@plt+0x28d4>
  404254:	cmp	w25, #0x3f
  404258:	b.hi	4042f0 <ferror@plt+0x28f0>  // b.pmore
  40425c:	mov	w8, #0x1                   	// #1
  404260:	mov	x9, #0x1                   	// #1
  404264:	lsl	x8, x8, x25
  404268:	movk	x9, #0x84, lsl #32
  40426c:	and	x8, x8, x9
  404270:	cbz	x8, 4042f0 <ferror@plt+0x28f0>
  404274:	sturb	w25, [x29, #-4]
  404278:	sturb	wzr, [x29, #-3]
  40427c:	mov	x24, x19
  404280:	ldrb	w9, [x24, #1]!
  404284:	cbz	w9, 40436c <ferror@plt+0x296c>
  404288:	add	x10, x0, x23
  40428c:	mov	x26, xzr
  404290:	mov	w8, wzr
  404294:	add	x23, x10, #0x2
  404298:	b	4042bc <ferror@plt+0x28bc>
  40429c:	sxtb	w1, w9
  4042a0:	sub	x0, x29, #0x4
  4042a4:	bl	401920 <strchr@plt>
  4042a8:	cbnz	x0, 404380 <ferror@plt+0x2980>
  4042ac:	mov	w8, wzr
  4042b0:	ldrb	w9, [x23, x26]
  4042b4:	add	x26, x26, #0x1
  4042b8:	cbz	w9, 404368 <ferror@plt+0x2968>
  4042bc:	cbnz	w8, 4042ac <ferror@plt+0x28ac>
  4042c0:	and	w8, w9, #0xff
  4042c4:	cmp	w8, #0x5c
  4042c8:	b.ne	40429c <ferror@plt+0x289c>  // b.any
  4042cc:	mov	w8, #0x1                   	// #1
  4042d0:	b	4042b0 <ferror@plt+0x28b0>
  4042d4:	mov	x0, x19
  4042d8:	mov	x1, x21
  4042dc:	bl	401980 <strcspn@plt>
  4042e0:	add	x8, x19, x0
  4042e4:	str	x0, [x22]
  4042e8:	str	x8, [x20]
  4042ec:	b	4043d8 <ferror@plt+0x29d8>
  4042f0:	add	x9, x0, x23
  4042f4:	mov	x24, xzr
  4042f8:	mov	w8, wzr
  4042fc:	add	x23, x9, #0x1
  404300:	b	404324 <ferror@plt+0x2924>
  404304:	sxtb	w1, w25
  404308:	mov	x0, x21
  40430c:	bl	401920 <strchr@plt>
  404310:	cbnz	x0, 404378 <ferror@plt+0x2978>
  404314:	mov	w8, wzr
  404318:	ldrb	w25, [x23, x24]
  40431c:	add	x24, x24, #0x1
  404320:	cbz	w25, 40433c <ferror@plt+0x293c>
  404324:	cbnz	w8, 404314 <ferror@plt+0x2914>
  404328:	and	w8, w25, #0xff
  40432c:	cmp	w8, #0x5c
  404330:	b.ne	404304 <ferror@plt+0x2904>  // b.any
  404334:	mov	w8, #0x1                   	// #1
  404338:	b	404318 <ferror@plt+0x2918>
  40433c:	sub	w8, w24, w8
  404340:	sxtw	x8, w8
  404344:	str	x8, [x22]
  404348:	add	x22, x19, x8
  40434c:	ldrsb	w1, [x22]
  404350:	cbz	w1, 404360 <ferror@plt+0x2960>
  404354:	mov	x0, x21
  404358:	bl	401920 <strchr@plt>
  40435c:	cbz	x0, 4043d0 <ferror@plt+0x29d0>
  404360:	str	x22, [x20]
  404364:	b	4043d8 <ferror@plt+0x29d8>
  404368:	b	404384 <ferror@plt+0x2984>
  40436c:	mov	w8, wzr
  404370:	mov	w26, wzr
  404374:	b	404384 <ferror@plt+0x2984>
  404378:	mov	w8, wzr
  40437c:	b	40433c <ferror@plt+0x293c>
  404380:	mov	w8, wzr
  404384:	sub	w8, w26, w8
  404388:	sxtw	x23, w8
  40438c:	str	x23, [x22]
  404390:	add	x8, x23, x19
  404394:	ldrb	w8, [x8, #1]
  404398:	cbz	w8, 4043d0 <ferror@plt+0x29d0>
  40439c:	cmp	w8, w25
  4043a0:	b.ne	4043d0 <ferror@plt+0x29d0>  // b.any
  4043a4:	add	x8, x23, x19
  4043a8:	ldrsb	w1, [x8, #2]
  4043ac:	cbz	w1, 4043bc <ferror@plt+0x29bc>
  4043b0:	mov	x0, x21
  4043b4:	bl	401920 <strchr@plt>
  4043b8:	cbz	x0, 4043d0 <ferror@plt+0x29d0>
  4043bc:	add	x8, x19, x23
  4043c0:	add	x8, x8, #0x2
  4043c4:	str	x8, [x20]
  4043c8:	mov	x19, x24
  4043cc:	b	4043d8 <ferror@plt+0x29d8>
  4043d0:	str	x19, [x20]
  4043d4:	mov	x19, xzr
  4043d8:	mov	x0, x19
  4043dc:	ldp	x20, x19, [sp, #80]
  4043e0:	ldp	x22, x21, [sp, #64]
  4043e4:	ldp	x24, x23, [sp, #48]
  4043e8:	ldp	x26, x25, [sp, #32]
  4043ec:	ldp	x29, x30, [sp, #16]
  4043f0:	add	sp, sp, #0x60
  4043f4:	ret
  4043f8:	stp	x29, x30, [sp, #-32]!
  4043fc:	str	x19, [sp, #16]
  404400:	mov	x19, x0
  404404:	mov	x29, sp
  404408:	mov	x0, x19
  40440c:	bl	4017b0 <fgetc@plt>
  404410:	cmp	w0, #0xa
  404414:	b.eq	404428 <ferror@plt+0x2a28>  // b.none
  404418:	cmn	w0, #0x1
  40441c:	b.ne	404408 <ferror@plt+0x2a08>  // b.any
  404420:	mov	w0, #0x1                   	// #1
  404424:	b	40442c <ferror@plt+0x2a2c>
  404428:	mov	w0, wzr
  40442c:	ldr	x19, [sp, #16]
  404430:	ldp	x29, x30, [sp], #32
  404434:	ret
  404438:	stp	x29, x30, [sp, #-64]!
  40443c:	mov	x29, sp
  404440:	stp	x19, x20, [sp, #16]
  404444:	adrp	x20, 415000 <ferror@plt+0x13600>
  404448:	add	x20, x20, #0xde0
  40444c:	stp	x21, x22, [sp, #32]
  404450:	adrp	x21, 415000 <ferror@plt+0x13600>
  404454:	add	x21, x21, #0xdd8
  404458:	sub	x20, x20, x21
  40445c:	mov	w22, w0
  404460:	stp	x23, x24, [sp, #48]
  404464:	mov	x23, x1
  404468:	mov	x24, x2
  40446c:	bl	4015e0 <memcpy@plt-0x40>
  404470:	cmp	xzr, x20, asr #3
  404474:	b.eq	4044a0 <ferror@plt+0x2aa0>  // b.none
  404478:	asr	x20, x20, #3
  40447c:	mov	x19, #0x0                   	// #0
  404480:	ldr	x3, [x21, x19, lsl #3]
  404484:	mov	x2, x24
  404488:	add	x19, x19, #0x1
  40448c:	mov	x1, x23
  404490:	mov	w0, w22
  404494:	blr	x3
  404498:	cmp	x20, x19
  40449c:	b.ne	404480 <ferror@plt+0x2a80>  // b.any
  4044a0:	ldp	x19, x20, [sp, #16]
  4044a4:	ldp	x21, x22, [sp, #32]
  4044a8:	ldp	x23, x24, [sp, #48]
  4044ac:	ldp	x29, x30, [sp], #64
  4044b0:	ret
  4044b4:	nop
  4044b8:	ret
  4044bc:	nop
  4044c0:	adrp	x2, 416000 <ferror@plt+0x14600>
  4044c4:	mov	x1, #0x0                   	// #0
  4044c8:	ldr	x2, [x2, #512]
  4044cc:	b	4016b0 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004044d0 <.fini>:
  4044d0:	stp	x29, x30, [sp, #-16]!
  4044d4:	mov	x29, sp
  4044d8:	ldp	x29, x30, [sp], #16
  4044dc:	ret
