
Interrupt_driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000698  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000758  08000758  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000758  08000758  00002004  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08000758  08000758  00002004  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08000758  08000758  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000758  08000758  00001758  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800075c  0800075c  0000175c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  08000760  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000048  20000004  08000764  00002004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000004c  08000764  0000204c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00002004  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000e55  00000000  00000000  0000202c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000030a  00000000  00000000  00002e81  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000148  00000000  00000000  00003190  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000000ec  00000000  00000000  000032d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000004b2  00000000  00000000  000033c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000e42  00000000  00000000  00003876  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00004e13  00000000  00000000  000046b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000094cb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000003fc  00000000  00000000  00009510  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000090  00000000  00000000  0000990c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000004 	.word	0x20000004
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08000740 	.word	0x08000740

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000008 	.word	0x20000008
 8000104:	08000740 	.word	0x08000740

08000108 <GPIO_Config>:

/* dummy TX/RX buffers */
uint8_t txData[] = { 0x55, 0xAA, 0x77, 0x99 };
uint8_t rxData[4];
static void GPIO_Config(void)
{
 8000108:	b580      	push	{r7, lr}
 800010a:	af00      	add	r7, sp, #0
    /* Enable GPIOA clock */
    RCC->IOPENR |= (1U << 0);
 800010c:	4b13      	ldr	r3, [pc, #76]	@ (800015c <GPIO_Config+0x54>)
 800010e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000110:	4b12      	ldr	r3, [pc, #72]	@ (800015c <GPIO_Config+0x54>)
 8000112:	2101      	movs	r1, #1
 8000114:	430a      	orrs	r2, r1
 8000116:	62da      	str	r2, [r3, #44]	@ 0x2c
       PA5 -> SCK
       PA6 -> MISO
       PA7 -> MOSI
       Alternate Function 0 (AF0 = SPI1)
    */
    GPIOA->MODER &= ~((3U << (5 * 2)) | (3U << (6 * 2)) | (3U << (7 * 2)));
 8000118:	23a0      	movs	r3, #160	@ 0xa0
 800011a:	05db      	lsls	r3, r3, #23
 800011c:	681a      	ldr	r2, [r3, #0]
 800011e:	23a0      	movs	r3, #160	@ 0xa0
 8000120:	05db      	lsls	r3, r3, #23
 8000122:	490f      	ldr	r1, [pc, #60]	@ (8000160 <GPIO_Config+0x58>)
 8000124:	400a      	ands	r2, r1
 8000126:	601a      	str	r2, [r3, #0]
    GPIOA->MODER |=  ((2U << (5 * 2)) | (2U << (6 * 2)) | (2U << (7 * 2)));
 8000128:	23a0      	movs	r3, #160	@ 0xa0
 800012a:	05db      	lsls	r3, r3, #23
 800012c:	681a      	ldr	r2, [r3, #0]
 800012e:	23a0      	movs	r3, #160	@ 0xa0
 8000130:	05db      	lsls	r3, r3, #23
 8000132:	21a8      	movs	r1, #168	@ 0xa8
 8000134:	0209      	lsls	r1, r1, #8
 8000136:	430a      	orrs	r2, r1
 8000138:	601a      	str	r2, [r3, #0]

    GPIOA->AFRL &= ~((0xF << (5 * 4)) | (0xF << (6 * 4)) | (0xF << (7 * 4)));
 800013a:	23a0      	movs	r3, #160	@ 0xa0
 800013c:	05db      	lsls	r3, r3, #23
 800013e:	6a1a      	ldr	r2, [r3, #32]
 8000140:	23a0      	movs	r3, #160	@ 0xa0
 8000142:	05db      	lsls	r3, r3, #23
 8000144:	0312      	lsls	r2, r2, #12
 8000146:	0b12      	lsrs	r2, r2, #12
 8000148:	621a      	str	r2, [r3, #32]
    GPIOA->AFRL |=  ((0x0 << (5 * 4)) | (0x0 << (6 * 4)) | (0x0 << (7 * 4)));  // AF0 for SPI1
 800014a:	23a0      	movs	r3, #160	@ 0xa0
 800014c:	05da      	lsls	r2, r3, #23
 800014e:	23a0      	movs	r3, #160	@ 0xa0
 8000150:	05db      	lsls	r3, r3, #23
 8000152:	6a12      	ldr	r2, [r2, #32]
 8000154:	621a      	str	r2, [r3, #32]
}
 8000156:	46c0      	nop			@ (mov r8, r8)
 8000158:	46bd      	mov	sp, r7
 800015a:	bd80      	pop	{r7, pc}
 800015c:	40021000 	.word	0x40021000
 8000160:	ffff03ff 	.word	0xffff03ff

08000164 <SPI1_Config>:


static void SPI1_Config(void)
{
 8000164:	b580      	push	{r7, lr}
 8000166:	af00      	add	r7, sp, #0
    spi1Handle.pSPIx = SPI1;
 8000168:	4b11      	ldr	r3, [pc, #68]	@ (80001b0 <SPI1_Config+0x4c>)
 800016a:	4a12      	ldr	r2, [pc, #72]	@ (80001b4 <SPI1_Config+0x50>)
 800016c:	601a      	str	r2, [r3, #0]
    spi1Handle.SPIConfig.DeviceMode = SPI_MASTER_MODE;
 800016e:	4b10      	ldr	r3, [pc, #64]	@ (80001b0 <SPI1_Config+0x4c>)
 8000170:	2201      	movs	r2, #1
 8000172:	711a      	strb	r2, [r3, #4]
    spi1Handle.SPIConfig.BusConfig = SPI_BUS_FULL_DUPLEX;
 8000174:	4b0e      	ldr	r3, [pc, #56]	@ (80001b0 <SPI1_Config+0x4c>)
 8000176:	2201      	movs	r2, #1
 8000178:	715a      	strb	r2, [r3, #5]
    spi1Handle.SPIConfig.SclkSpeed = SPI_SCLK_DIV8;
 800017a:	4b0d      	ldr	r3, [pc, #52]	@ (80001b0 <SPI1_Config+0x4c>)
 800017c:	2202      	movs	r2, #2
 800017e:	719a      	strb	r2, [r3, #6]
    spi1Handle.SPIConfig.DFF = SPI_DFF_8BIT;
 8000180:	4b0b      	ldr	r3, [pc, #44]	@ (80001b0 <SPI1_Config+0x4c>)
 8000182:	2200      	movs	r2, #0
 8000184:	71da      	strb	r2, [r3, #7]
    spi1Handle.SPIConfig.CPOL = SPI_CPOL_LOW;
 8000186:	4b0a      	ldr	r3, [pc, #40]	@ (80001b0 <SPI1_Config+0x4c>)
 8000188:	2200      	movs	r2, #0
 800018a:	721a      	strb	r2, [r3, #8]
    spi1Handle.SPIConfig.CPHA = SPI_CPHA_LOW;
 800018c:	4b08      	ldr	r3, [pc, #32]	@ (80001b0 <SPI1_Config+0x4c>)
 800018e:	2200      	movs	r2, #0
 8000190:	725a      	strb	r2, [r3, #9]
    spi1Handle.SPIConfig.SSM  = SPI_SSM_EN;
 8000192:	4b07      	ldr	r3, [pc, #28]	@ (80001b0 <SPI1_Config+0x4c>)
 8000194:	2201      	movs	r2, #1
 8000196:	729a      	strb	r2, [r3, #10]

    SPI_PeriClockControl(SPI1, 1);
 8000198:	4b06      	ldr	r3, [pc, #24]	@ (80001b4 <SPI1_Config+0x50>)
 800019a:	2101      	movs	r1, #1
 800019c:	0018      	movs	r0, r3
 800019e:	f000 f869 	bl	8000274 <SPI_PeriClockControl>
    SPI_Init(&spi1Handle);
 80001a2:	4b03      	ldr	r3, [pc, #12]	@ (80001b0 <SPI1_Config+0x4c>)
 80001a4:	0018      	movs	r0, r3
 80001a6:	f000 f8ab 	bl	8000300 <SPI_Init>
}
 80001aa:	46c0      	nop			@ (mov r8, r8)
 80001ac:	46bd      	mov	sp, r7
 80001ae:	bd80      	pop	{r7, pc}
 80001b0:	20000020 	.word	0x20000020
 80001b4:	40013000 	.word	0x40013000

080001b8 <SPI1_DMA_Config>:

/* DMA1 channels 2 (RX) and 3 (TX) for SPI1 */
static void SPI1_DMA_Config(void)
{
 80001b8:	b580      	push	{r7, lr}
 80001ba:	af00      	add	r7, sp, #0
    spi1Handle.DMACfg.pDMA_TxAddr = (uint32_t)&DMA1->Channel[2]; // channel3
 80001bc:	4b0c      	ldr	r3, [pc, #48]	@ (80001f0 <SPI1_DMA_Config+0x38>)
 80001be:	4a0d      	ldr	r2, [pc, #52]	@ (80001f4 <SPI1_DMA_Config+0x3c>)
 80001c0:	60da      	str	r2, [r3, #12]
    spi1Handle.DMACfg.pDMA_RxAddr = (uint32_t)&DMA1->Channel[1]; // channel2
 80001c2:	4b0b      	ldr	r3, [pc, #44]	@ (80001f0 <SPI1_DMA_Config+0x38>)
 80001c4:	4a0c      	ldr	r2, [pc, #48]	@ (80001f8 <SPI1_DMA_Config+0x40>)
 80001c6:	611a      	str	r2, [r3, #16]

    SPI_DMA_TxInit(&spi1Handle, txData, sizeof(txData));
 80001c8:	490c      	ldr	r1, [pc, #48]	@ (80001fc <SPI1_DMA_Config+0x44>)
 80001ca:	4b09      	ldr	r3, [pc, #36]	@ (80001f0 <SPI1_DMA_Config+0x38>)
 80001cc:	2204      	movs	r2, #4
 80001ce:	0018      	movs	r0, r3
 80001d0:	f000 f99c 	bl	800050c <SPI_DMA_TxInit>
    SPI_DMA_RxInit(&spi1Handle, rxData, sizeof(rxData));
 80001d4:	490a      	ldr	r1, [pc, #40]	@ (8000200 <SPI1_DMA_Config+0x48>)
 80001d6:	4b06      	ldr	r3, [pc, #24]	@ (80001f0 <SPI1_DMA_Config+0x38>)
 80001d8:	2204      	movs	r2, #4
 80001da:	0018      	movs	r0, r3
 80001dc:	f000 f9e2 	bl	80005a4 <SPI_DMA_RxInit>

    SPI_DMA_Enable(&spi1Handle);
 80001e0:	4b03      	ldr	r3, [pc, #12]	@ (80001f0 <SPI1_DMA_Config+0x38>)
 80001e2:	0018      	movs	r0, r3
 80001e4:	f000 fa2a 	bl	800063c <SPI_DMA_Enable>
}
 80001e8:	46c0      	nop			@ (mov r8, r8)
 80001ea:	46bd      	mov	sp, r7
 80001ec:	bd80      	pop	{r7, pc}
 80001ee:	46c0      	nop			@ (mov r8, r8)
 80001f0:	20000020 	.word	0x20000020
 80001f4:	40020030 	.word	0x40020030
 80001f8:	4002001c 	.word	0x4002001c
 80001fc:	20000000 	.word	0x20000000
 8000200:	20000048 	.word	0x20000048

08000204 <delay_ms>:


/* dummy small delay loop */
static void delay_ms(uint32_t ms)
{
 8000204:	b580      	push	{r7, lr}
 8000206:	b084      	sub	sp, #16
 8000208:	af00      	add	r7, sp, #0
 800020a:	6078      	str	r0, [r7, #4]
    for (volatile uint32_t i = 0; i < (ms * 800U); i++);
 800020c:	2300      	movs	r3, #0
 800020e:	60fb      	str	r3, [r7, #12]
 8000210:	e002      	b.n	8000218 <delay_ms+0x14>
 8000212:	68fb      	ldr	r3, [r7, #12]
 8000214:	3301      	adds	r3, #1
 8000216:	60fb      	str	r3, [r7, #12]
 8000218:	687a      	ldr	r2, [r7, #4]
 800021a:	0013      	movs	r3, r2
 800021c:	009b      	lsls	r3, r3, #2
 800021e:	189b      	adds	r3, r3, r2
 8000220:	009a      	lsls	r2, r3, #2
 8000222:	189b      	adds	r3, r3, r2
 8000224:	015b      	lsls	r3, r3, #5
 8000226:	001a      	movs	r2, r3
 8000228:	68fb      	ldr	r3, [r7, #12]
 800022a:	429a      	cmp	r2, r3
 800022c:	d8f1      	bhi.n	8000212 <delay_ms+0xe>
}
 800022e:	46c0      	nop			@ (mov r8, r8)
 8000230:	46c0      	nop			@ (mov r8, r8)
 8000232:	46bd      	mov	sp, r7
 8000234:	b004      	add	sp, #16
 8000236:	bd80      	pop	{r7, pc}

08000238 <main>:

int main(void)
{
 8000238:	b580      	push	{r7, lr}
 800023a:	af00      	add	r7, sp, #0
    GPIO_Config();
 800023c:	f7ff ff64 	bl	8000108 <GPIO_Config>
    SPI1_Config();
 8000240:	f7ff ff90 	bl	8000164 <SPI1_Config>
    SPI1_DMA_Config();
 8000244:	f7ff ffb8 	bl	80001b8 <SPI1_DMA_Config>

    /* wait for DMA transfer to complete (poll BSY flag) */
    while (SPI_GetFlagStatus(spi1Handle.pSPIx, SPI_BSY_FLAG));
 8000248:	46c0      	nop			@ (mov r8, r8)
 800024a:	4b09      	ldr	r3, [pc, #36]	@ (8000270 <main+0x38>)
 800024c:	681b      	ldr	r3, [r3, #0]
 800024e:	2180      	movs	r1, #128	@ 0x80
 8000250:	0018      	movs	r0, r3
 8000252:	f000 f8bb 	bl	80003cc <SPI_GetFlagStatus>
 8000256:	1e03      	subs	r3, r0, #0
 8000258:	d1f7      	bne.n	800024a <main+0x12>

    SPI_DMA_Disable(&spi1Handle);
 800025a:	4b05      	ldr	r3, [pc, #20]	@ (8000270 <main+0x38>)
 800025c:	0018      	movs	r0, r3
 800025e:	f000 fa07 	bl	8000670 <SPI_DMA_Disable>

    while (1)
    {
        delay_ms(1000);
 8000262:	23fa      	movs	r3, #250	@ 0xfa
 8000264:	009b      	lsls	r3, r3, #2
 8000266:	0018      	movs	r0, r3
 8000268:	f7ff ffcc 	bl	8000204 <delay_ms>
 800026c:	e7f9      	b.n	8000262 <main+0x2a>
 800026e:	46c0      	nop			@ (mov r8, r8)
 8000270:	20000020 	.word	0x20000020

08000274 <SPI_PeriClockControl>:
#include "spi_driver.h"

/* =================== SPI Basic Functions =================== */

void SPI_PeriClockControl(SPI_RegDef_t *pSPIx, uint8_t EnOrDi)
{
 8000274:	b580      	push	{r7, lr}
 8000276:	b082      	sub	sp, #8
 8000278:	af00      	add	r7, sp, #0
 800027a:	6078      	str	r0, [r7, #4]
 800027c:	000a      	movs	r2, r1
 800027e:	1cfb      	adds	r3, r7, #3
 8000280:	701a      	strb	r2, [r3, #0]
	if (EnOrDi)
 8000282:	1cfb      	adds	r3, r7, #3
 8000284:	781b      	ldrb	r3, [r3, #0]
 8000286:	2b00      	cmp	r3, #0
 8000288:	d017      	beq.n	80002ba <SPI_PeriClockControl+0x46>
	{
		if (pSPIx == SPI1) RCC->APB2ENR |= (1 << 12);
 800028a:	687b      	ldr	r3, [r7, #4]
 800028c:	4a17      	ldr	r2, [pc, #92]	@ (80002ec <SPI_PeriClockControl+0x78>)
 800028e:	4293      	cmp	r3, r2
 8000290:	d107      	bne.n	80002a2 <SPI_PeriClockControl+0x2e>
 8000292:	4b17      	ldr	r3, [pc, #92]	@ (80002f0 <SPI_PeriClockControl+0x7c>)
 8000294:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000296:	4b16      	ldr	r3, [pc, #88]	@ (80002f0 <SPI_PeriClockControl+0x7c>)
 8000298:	2180      	movs	r1, #128	@ 0x80
 800029a:	0149      	lsls	r1, r1, #5
 800029c:	430a      	orrs	r2, r1
 800029e:	635a      	str	r2, [r3, #52]	@ 0x34
	else
	{
		if (pSPIx == SPI1) RCC->APB2ENR &= ~(1 << 12);
		else if (pSPIx == SPI2) RCC->APB1ENR &= ~(1 << 14);
	}
}
 80002a0:	e020      	b.n	80002e4 <SPI_PeriClockControl+0x70>
		else if (pSPIx == SPI2) RCC->APB1ENR |= (1 << 14);
 80002a2:	687b      	ldr	r3, [r7, #4]
 80002a4:	4a13      	ldr	r2, [pc, #76]	@ (80002f4 <SPI_PeriClockControl+0x80>)
 80002a6:	4293      	cmp	r3, r2
 80002a8:	d11c      	bne.n	80002e4 <SPI_PeriClockControl+0x70>
 80002aa:	4b11      	ldr	r3, [pc, #68]	@ (80002f0 <SPI_PeriClockControl+0x7c>)
 80002ac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80002ae:	4b10      	ldr	r3, [pc, #64]	@ (80002f0 <SPI_PeriClockControl+0x7c>)
 80002b0:	2180      	movs	r1, #128	@ 0x80
 80002b2:	01c9      	lsls	r1, r1, #7
 80002b4:	430a      	orrs	r2, r1
 80002b6:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80002b8:	e014      	b.n	80002e4 <SPI_PeriClockControl+0x70>
		if (pSPIx == SPI1) RCC->APB2ENR &= ~(1 << 12);
 80002ba:	687b      	ldr	r3, [r7, #4]
 80002bc:	4a0b      	ldr	r2, [pc, #44]	@ (80002ec <SPI_PeriClockControl+0x78>)
 80002be:	4293      	cmp	r3, r2
 80002c0:	d106      	bne.n	80002d0 <SPI_PeriClockControl+0x5c>
 80002c2:	4b0b      	ldr	r3, [pc, #44]	@ (80002f0 <SPI_PeriClockControl+0x7c>)
 80002c4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80002c6:	4b0a      	ldr	r3, [pc, #40]	@ (80002f0 <SPI_PeriClockControl+0x7c>)
 80002c8:	490b      	ldr	r1, [pc, #44]	@ (80002f8 <SPI_PeriClockControl+0x84>)
 80002ca:	400a      	ands	r2, r1
 80002cc:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80002ce:	e009      	b.n	80002e4 <SPI_PeriClockControl+0x70>
		else if (pSPIx == SPI2) RCC->APB1ENR &= ~(1 << 14);
 80002d0:	687b      	ldr	r3, [r7, #4]
 80002d2:	4a08      	ldr	r2, [pc, #32]	@ (80002f4 <SPI_PeriClockControl+0x80>)
 80002d4:	4293      	cmp	r3, r2
 80002d6:	d105      	bne.n	80002e4 <SPI_PeriClockControl+0x70>
 80002d8:	4b05      	ldr	r3, [pc, #20]	@ (80002f0 <SPI_PeriClockControl+0x7c>)
 80002da:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80002dc:	4b04      	ldr	r3, [pc, #16]	@ (80002f0 <SPI_PeriClockControl+0x7c>)
 80002de:	4907      	ldr	r1, [pc, #28]	@ (80002fc <SPI_PeriClockControl+0x88>)
 80002e0:	400a      	ands	r2, r1
 80002e2:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80002e4:	46c0      	nop			@ (mov r8, r8)
 80002e6:	46bd      	mov	sp, r7
 80002e8:	b002      	add	sp, #8
 80002ea:	bd80      	pop	{r7, pc}
 80002ec:	40013000 	.word	0x40013000
 80002f0:	40021000 	.word	0x40021000
 80002f4:	40003800 	.word	0x40003800
 80002f8:	ffffefff 	.word	0xffffefff
 80002fc:	ffffbfff 	.word	0xffffbfff

08000300 <SPI_Init>:

void SPI_Init(SPI_Handle_t *pSPIHandle)
{
 8000300:	b580      	push	{r7, lr}
 8000302:	b084      	sub	sp, #16
 8000304:	af00      	add	r7, sp, #0
 8000306:	6078      	str	r0, [r7, #4]
	uint32_t tempreg = 0;
 8000308:	2300      	movs	r3, #0
 800030a:	60fb      	str	r3, [r7, #12]

	/* build CR1 in tempreg, then write once */
	/* Device mode (MSTR bit = CR1 bit2) */
	tempreg |= ((uint32_t)(pSPIHandle->SPIConfig.DeviceMode & 0x1) << 2);
 800030c:	687b      	ldr	r3, [r7, #4]
 800030e:	791b      	ldrb	r3, [r3, #4]
 8000310:	009b      	lsls	r3, r3, #2
 8000312:	2204      	movs	r2, #4
 8000314:	4013      	ands	r3, r2
 8000316:	68fa      	ldr	r2, [r7, #12]
 8000318:	4313      	orrs	r3, r2
 800031a:	60fb      	str	r3, [r7, #12]

	/* Baud rate (BR[2:0] bits at CR1[5:3]) */
	tempreg |= ((uint32_t)(pSPIHandle->SPIConfig.SclkSpeed & 0x7) << 3);
 800031c:	687b      	ldr	r3, [r7, #4]
 800031e:	799b      	ldrb	r3, [r3, #6]
 8000320:	00db      	lsls	r3, r3, #3
 8000322:	2238      	movs	r2, #56	@ 0x38
 8000324:	4013      	ands	r3, r2
 8000326:	68fa      	ldr	r2, [r7, #12]
 8000328:	4313      	orrs	r3, r2
 800032a:	60fb      	str	r3, [r7, #12]

	/* CPOL and CPHA (CR1[1:0]) */
	tempreg |= ((uint32_t)(pSPIHandle->SPIConfig.CPOL & 0x1) << 1);
 800032c:	687b      	ldr	r3, [r7, #4]
 800032e:	7a1b      	ldrb	r3, [r3, #8]
 8000330:	005b      	lsls	r3, r3, #1
 8000332:	2202      	movs	r2, #2
 8000334:	4013      	ands	r3, r2
 8000336:	68fa      	ldr	r2, [r7, #12]
 8000338:	4313      	orrs	r3, r2
 800033a:	60fb      	str	r3, [r7, #12]
	tempreg |= ((uint32_t)(pSPIHandle->SPIConfig.CPHA & 0x1) << 0);
 800033c:	687b      	ldr	r3, [r7, #4]
 800033e:	7a5b      	ldrb	r3, [r3, #9]
 8000340:	001a      	movs	r2, r3
 8000342:	2301      	movs	r3, #1
 8000344:	4013      	ands	r3, r2
 8000346:	68fa      	ldr	r2, [r7, #12]
 8000348:	4313      	orrs	r3, r2
 800034a:	60fb      	str	r3, [r7, #12]

	/* DFF (CR1 bit 11) */
	tempreg |= ((uint32_t)(pSPIHandle->SPIConfig.DFF & 0x1) << 11);
 800034c:	687b      	ldr	r3, [r7, #4]
 800034e:	79db      	ldrb	r3, [r3, #7]
 8000350:	02da      	lsls	r2, r3, #11
 8000352:	2380      	movs	r3, #128	@ 0x80
 8000354:	011b      	lsls	r3, r3, #4
 8000356:	4013      	ands	r3, r2
 8000358:	68fa      	ldr	r2, [r7, #12]
 800035a:	4313      	orrs	r3, r2
 800035c:	60fb      	str	r3, [r7, #12]

	/* SSM (CR1 bit 9) */
	tempreg |= ((uint32_t)(pSPIHandle->SPIConfig.SSM & 0x1) << 9);
 800035e:	687b      	ldr	r3, [r7, #4]
 8000360:	7a9b      	ldrb	r3, [r3, #10]
 8000362:	025a      	lsls	r2, r3, #9
 8000364:	2380      	movs	r3, #128	@ 0x80
 8000366:	009b      	lsls	r3, r3, #2
 8000368:	4013      	ands	r3, r2
 800036a:	68fa      	ldr	r2, [r7, #12]
 800036c:	4313      	orrs	r3, r2
 800036e:	60fb      	str	r3, [r7, #12]

	/* Bus config: if half-duplex set BIDIMODE (CR1 bit15) else clear */
	if (pSPIHandle->SPIConfig.BusConfig == SPI_BUS_HALF_DUPLEX)
 8000370:	687b      	ldr	r3, [r7, #4]
 8000372:	795b      	ldrb	r3, [r3, #5]
 8000374:	2b02      	cmp	r3, #2
 8000376:	d105      	bne.n	8000384 <SPI_Init+0x84>
		tempreg |= (1U << 15);
 8000378:	68fb      	ldr	r3, [r7, #12]
 800037a:	2280      	movs	r2, #128	@ 0x80
 800037c:	0212      	lsls	r2, r2, #8
 800037e:	4313      	orrs	r3, r2
 8000380:	60fb      	str	r3, [r7, #12]
 8000382:	e003      	b.n	800038c <SPI_Init+0x8c>
	else
		tempreg &= ~(1U << 15);
 8000384:	68fb      	ldr	r3, [r7, #12]
 8000386:	4a10      	ldr	r2, [pc, #64]	@ (80003c8 <SPI_Init+0xc8>)
 8000388:	4013      	ands	r3, r2
 800038a:	60fb      	str	r3, [r7, #12]

	pSPIHandle->pSPIx->CR1 = tempreg;
 800038c:	687b      	ldr	r3, [r7, #4]
 800038e:	681b      	ldr	r3, [r3, #0]
 8000390:	68fa      	ldr	r2, [r7, #12]
 8000392:	601a      	str	r2, [r3, #0]

	/* Set SSI=1 when SSM=1 to avoid MODF */
	if (pSPIHandle->SPIConfig.SSM == SPI_SSM_EN)
 8000394:	687b      	ldr	r3, [r7, #4]
 8000396:	7a9b      	ldrb	r3, [r3, #10]
 8000398:	2b01      	cmp	r3, #1
 800039a:	d108      	bne.n	80003ae <SPI_Init+0xae>
		pSPIHandle->pSPIx->CR1 |= (1U << SPI_CR1_SSI);
 800039c:	687b      	ldr	r3, [r7, #4]
 800039e:	681b      	ldr	r3, [r3, #0]
 80003a0:	681a      	ldr	r2, [r3, #0]
 80003a2:	687b      	ldr	r3, [r7, #4]
 80003a4:	681b      	ldr	r3, [r3, #0]
 80003a6:	2180      	movs	r1, #128	@ 0x80
 80003a8:	0049      	lsls	r1, r1, #1
 80003aa:	430a      	orrs	r2, r1
 80003ac:	601a      	str	r2, [r3, #0]

	/* Enable SPI */
	pSPIHandle->pSPIx->CR1 |= (1U << 6);
 80003ae:	687b      	ldr	r3, [r7, #4]
 80003b0:	681b      	ldr	r3, [r3, #0]
 80003b2:	681a      	ldr	r2, [r3, #0]
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	681b      	ldr	r3, [r3, #0]
 80003b8:	2140      	movs	r1, #64	@ 0x40
 80003ba:	430a      	orrs	r2, r1
 80003bc:	601a      	str	r2, [r3, #0]
}
 80003be:	46c0      	nop			@ (mov r8, r8)
 80003c0:	46bd      	mov	sp, r7
 80003c2:	b004      	add	sp, #16
 80003c4:	bd80      	pop	{r7, pc}
 80003c6:	46c0      	nop			@ (mov r8, r8)
 80003c8:	ffff7fff 	.word	0xffff7fff

080003cc <SPI_GetFlagStatus>:
		else if (pSPIx == SPI2) RCC->APB1ENR &= ~(1 << 14);
	}
}

uint8_t SPI_GetFlagStatus(SPI_RegDef_t *pSPIx, uint32_t FlagName)
{
 80003cc:	b580      	push	{r7, lr}
 80003ce:	b082      	sub	sp, #8
 80003d0:	af00      	add	r7, sp, #0
 80003d2:	6078      	str	r0, [r7, #4]
 80003d4:	6039      	str	r1, [r7, #0]
	if (pSPIx->SR & FlagName)
 80003d6:	687b      	ldr	r3, [r7, #4]
 80003d8:	689b      	ldr	r3, [r3, #8]
 80003da:	683a      	ldr	r2, [r7, #0]
 80003dc:	4013      	ands	r3, r2
 80003de:	d001      	beq.n	80003e4 <SPI_GetFlagStatus+0x18>
		return 1;
 80003e0:	2301      	movs	r3, #1
 80003e2:	e000      	b.n	80003e6 <SPI_GetFlagStatus+0x1a>
	return 0;
 80003e4:	2300      	movs	r3, #0
}
 80003e6:	0018      	movs	r0, r3
 80003e8:	46bd      	mov	sp, r7
 80003ea:	b002      	add	sp, #8
 80003ec:	bd80      	pop	{r7, pc}

080003ee <dma_disable_channel>:
}

/* =================== SPI DMA (bare-metal, address-based) =================== */

static inline void dma_disable_channel(uint32_t base)
{
 80003ee:	b580      	push	{r7, lr}
 80003f0:	b082      	sub	sp, #8
 80003f2:	af00      	add	r7, sp, #0
 80003f4:	6078      	str	r0, [r7, #4]
    DMA_REG32(base, DMA_CCR_OFFSET) &= ~1U;
 80003f6:	687b      	ldr	r3, [r7, #4]
 80003f8:	681a      	ldr	r2, [r3, #0]
 80003fa:	687b      	ldr	r3, [r7, #4]
 80003fc:	2101      	movs	r1, #1
 80003fe:	438a      	bics	r2, r1
 8000400:	601a      	str	r2, [r3, #0]
}
 8000402:	46c0      	nop			@ (mov r8, r8)
 8000404:	46bd      	mov	sp, r7
 8000406:	b002      	add	sp, #8
 8000408:	bd80      	pop	{r7, pc}

0800040a <dma_enable_channel>:

static inline void dma_enable_channel(uint32_t base)
{
 800040a:	b580      	push	{r7, lr}
 800040c:	b082      	sub	sp, #8
 800040e:	af00      	add	r7, sp, #0
 8000410:	6078      	str	r0, [r7, #4]
    DMA_REG32(base, DMA_CCR_OFFSET) |= 1U;
 8000412:	687b      	ldr	r3, [r7, #4]
 8000414:	681a      	ldr	r2, [r3, #0]
 8000416:	687b      	ldr	r3, [r7, #4]
 8000418:	2101      	movs	r1, #1
 800041a:	430a      	orrs	r2, r1
 800041c:	601a      	str	r2, [r3, #0]
}
 800041e:	46c0      	nop			@ (mov r8, r8)
 8000420:	46bd      	mov	sp, r7
 8000422:	b002      	add	sp, #8
 8000424:	bd80      	pop	{r7, pc}

08000426 <dma_set_cpar>:

static inline void dma_set_cpar(uint32_t base, uint32_t periph_addr)
{
 8000426:	b580      	push	{r7, lr}
 8000428:	b082      	sub	sp, #8
 800042a:	af00      	add	r7, sp, #0
 800042c:	6078      	str	r0, [r7, #4]
 800042e:	6039      	str	r1, [r7, #0]
    DMA_REG32(base, DMA_CPAR_OFFSET) = periph_addr;
 8000430:	687b      	ldr	r3, [r7, #4]
 8000432:	3308      	adds	r3, #8
 8000434:	683a      	ldr	r2, [r7, #0]
 8000436:	601a      	str	r2, [r3, #0]
}
 8000438:	46c0      	nop			@ (mov r8, r8)
 800043a:	46bd      	mov	sp, r7
 800043c:	b002      	add	sp, #8
 800043e:	bd80      	pop	{r7, pc}

08000440 <dma_set_cmar>:

static inline void dma_set_cmar(uint32_t base, uint32_t mem_addr)
{
 8000440:	b580      	push	{r7, lr}
 8000442:	b082      	sub	sp, #8
 8000444:	af00      	add	r7, sp, #0
 8000446:	6078      	str	r0, [r7, #4]
 8000448:	6039      	str	r1, [r7, #0]
    DMA_REG32(base, DMA_CMAR_OFFSET) = mem_addr;
 800044a:	687b      	ldr	r3, [r7, #4]
 800044c:	330c      	adds	r3, #12
 800044e:	683a      	ldr	r2, [r7, #0]
 8000450:	601a      	str	r2, [r3, #0]
}
 8000452:	46c0      	nop			@ (mov r8, r8)
 8000454:	46bd      	mov	sp, r7
 8000456:	b002      	add	sp, #8
 8000458:	bd80      	pop	{r7, pc}

0800045a <dma_set_cndtr>:

static inline void dma_set_cndtr(uint32_t base, uint32_t n)
{
 800045a:	b580      	push	{r7, lr}
 800045c:	b082      	sub	sp, #8
 800045e:	af00      	add	r7, sp, #0
 8000460:	6078      	str	r0, [r7, #4]
 8000462:	6039      	str	r1, [r7, #0]
    DMA_REG32(base, DMA_CNDTR_OFFSET) = n;
 8000464:	687b      	ldr	r3, [r7, #4]
 8000466:	3304      	adds	r3, #4
 8000468:	683a      	ldr	r2, [r7, #0]
 800046a:	601a      	str	r2, [r3, #0]
}
 800046c:	46c0      	nop			@ (mov r8, r8)
 800046e:	46bd      	mov	sp, r7
 8000470:	b002      	add	sp, #8
 8000472:	bd80      	pop	{r7, pc}

08000474 <dma_set_dir_mem2per>:

static inline void dma_set_dir_mem2per(uint32_t base)
{
 8000474:	b580      	push	{r7, lr}
 8000476:	b082      	sub	sp, #8
 8000478:	af00      	add	r7, sp, #0
 800047a:	6078      	str	r0, [r7, #4]
    DMA_REG32(base, DMA_CCR_OFFSET) |= (1U << 4);
 800047c:	687b      	ldr	r3, [r7, #4]
 800047e:	681a      	ldr	r2, [r3, #0]
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	2110      	movs	r1, #16
 8000484:	430a      	orrs	r2, r1
 8000486:	601a      	str	r2, [r3, #0]
}
 8000488:	46c0      	nop			@ (mov r8, r8)
 800048a:	46bd      	mov	sp, r7
 800048c:	b002      	add	sp, #8
 800048e:	bd80      	pop	{r7, pc}

08000490 <dma_set_dir_per2mem>:

static inline void dma_set_dir_per2mem(uint32_t base)
{
 8000490:	b580      	push	{r7, lr}
 8000492:	b082      	sub	sp, #8
 8000494:	af00      	add	r7, sp, #0
 8000496:	6078      	str	r0, [r7, #4]
    DMA_REG32(base, DMA_CCR_OFFSET) &= ~(1U << 4);
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	681a      	ldr	r2, [r3, #0]
 800049c:	687b      	ldr	r3, [r7, #4]
 800049e:	2110      	movs	r1, #16
 80004a0:	438a      	bics	r2, r1
 80004a2:	601a      	str	r2, [r3, #0]
}
 80004a4:	46c0      	nop			@ (mov r8, r8)
 80004a6:	46bd      	mov	sp, r7
 80004a8:	b002      	add	sp, #8
 80004aa:	bd80      	pop	{r7, pc}

080004ac <dma_enable_mem_inc>:

static inline void dma_enable_mem_inc(uint32_t base)
{
 80004ac:	b580      	push	{r7, lr}
 80004ae:	b082      	sub	sp, #8
 80004b0:	af00      	add	r7, sp, #0
 80004b2:	6078      	str	r0, [r7, #4]
    DMA_REG32(base, DMA_CCR_OFFSET) |= (1U << 7);
 80004b4:	687b      	ldr	r3, [r7, #4]
 80004b6:	681a      	ldr	r2, [r3, #0]
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	2180      	movs	r1, #128	@ 0x80
 80004bc:	430a      	orrs	r2, r1
 80004be:	601a      	str	r2, [r3, #0]
}
 80004c0:	46c0      	nop			@ (mov r8, r8)
 80004c2:	46bd      	mov	sp, r7
 80004c4:	b002      	add	sp, #8
 80004c6:	bd80      	pop	{r7, pc}

080004c8 <dma_set_size_8bit>:

static inline void dma_set_size_8bit(uint32_t base)
{
 80004c8:	b580      	push	{r7, lr}
 80004ca:	b084      	sub	sp, #16
 80004cc:	af00      	add	r7, sp, #0
 80004ce:	6078      	str	r0, [r7, #4]
    /* clear PSIZE(8) & MSIZE(10) bits */
    uint32_t v = DMA_REG32(base, DMA_CCR_OFFSET);
 80004d0:	687b      	ldr	r3, [r7, #4]
 80004d2:	681b      	ldr	r3, [r3, #0]
 80004d4:	60fb      	str	r3, [r7, #12]
    v &= ~((1U << 8) | (1U << 10));
 80004d6:	68fb      	ldr	r3, [r7, #12]
 80004d8:	4a04      	ldr	r2, [pc, #16]	@ (80004ec <dma_set_size_8bit+0x24>)
 80004da:	4013      	ands	r3, r2
 80004dc:	60fb      	str	r3, [r7, #12]
    DMA_REG32(base, DMA_CCR_OFFSET) = v;
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	68fa      	ldr	r2, [r7, #12]
 80004e2:	601a      	str	r2, [r3, #0]
}
 80004e4:	46c0      	nop			@ (mov r8, r8)
 80004e6:	46bd      	mov	sp, r7
 80004e8:	b004      	add	sp, #16
 80004ea:	bd80      	pop	{r7, pc}
 80004ec:	fffffaff 	.word	0xfffffaff

080004f0 <dma_enable_tc_interrupt>:

static inline void dma_enable_tc_interrupt(uint32_t base)
{
 80004f0:	b580      	push	{r7, lr}
 80004f2:	b082      	sub	sp, #8
 80004f4:	af00      	add	r7, sp, #0
 80004f6:	6078      	str	r0, [r7, #4]
    DMA_REG32(base, DMA_CCR_OFFSET) |= (1U << 1);
 80004f8:	687b      	ldr	r3, [r7, #4]
 80004fa:	681a      	ldr	r2, [r3, #0]
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	2102      	movs	r1, #2
 8000500:	430a      	orrs	r2, r1
 8000502:	601a      	str	r2, [r3, #0]
}
 8000504:	46c0      	nop			@ (mov r8, r8)
 8000506:	46bd      	mov	sp, r7
 8000508:	b002      	add	sp, #8
 800050a:	bd80      	pop	{r7, pc}

0800050c <SPI_DMA_TxInit>:

void SPI_DMA_TxInit(SPI_Handle_t *pSPIHandle, uint8_t *pTxBuffer, uint32_t Len)
{
 800050c:	b580      	push	{r7, lr}
 800050e:	b086      	sub	sp, #24
 8000510:	af00      	add	r7, sp, #0
 8000512:	60f8      	str	r0, [r7, #12]
 8000514:	60b9      	str	r1, [r7, #8]
 8000516:	607a      	str	r2, [r7, #4]
    pSPIHandle->pTxBuffer = pTxBuffer;
 8000518:	68fb      	ldr	r3, [r7, #12]
 800051a:	68ba      	ldr	r2, [r7, #8]
 800051c:	619a      	str	r2, [r3, #24]
    pSPIHandle->TxLen = Len;
 800051e:	68fb      	ldr	r3, [r7, #12]
 8000520:	687a      	ldr	r2, [r7, #4]
 8000522:	621a      	str	r2, [r3, #32]

    /* enable DMA1 clock (IOPERIPHBENR or AHBENR depending on your header) */
#ifdef RCC_AHBENR_DMA1EN
    RCC->AHBENR |= RCC_AHBENR_DMA1EN;
#else
    RCC->AHBENR |= (1U << 0);
 8000524:	4b1e      	ldr	r3, [pc, #120]	@ (80005a0 <SPI_DMA_TxInit+0x94>)
 8000526:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000528:	4b1d      	ldr	r3, [pc, #116]	@ (80005a0 <SPI_DMA_TxInit+0x94>)
 800052a:	2101      	movs	r1, #1
 800052c:	430a      	orrs	r2, r1
 800052e:	631a      	str	r2, [r3, #48]	@ 0x30
#endif

    uint32_t base = pSPIHandle->DMACfg.pDMA_TxAddr;
 8000530:	68fb      	ldr	r3, [r7, #12]
 8000532:	68db      	ldr	r3, [r3, #12]
 8000534:	617b      	str	r3, [r7, #20]

    dma_disable_channel(base);
 8000536:	697b      	ldr	r3, [r7, #20]
 8000538:	0018      	movs	r0, r3
 800053a:	f7ff ff58 	bl	80003ee <dma_disable_channel>
    dma_set_cpar(base, (uint32_t)&(pSPIHandle->pSPIx->DR));
 800053e:	68fb      	ldr	r3, [r7, #12]
 8000540:	681b      	ldr	r3, [r3, #0]
 8000542:	330c      	adds	r3, #12
 8000544:	001a      	movs	r2, r3
 8000546:	697b      	ldr	r3, [r7, #20]
 8000548:	0011      	movs	r1, r2
 800054a:	0018      	movs	r0, r3
 800054c:	f7ff ff6b 	bl	8000426 <dma_set_cpar>
    dma_set_cmar(base, (uint32_t)pTxBuffer);
 8000550:	68ba      	ldr	r2, [r7, #8]
 8000552:	697b      	ldr	r3, [r7, #20]
 8000554:	0011      	movs	r1, r2
 8000556:	0018      	movs	r0, r3
 8000558:	f7ff ff72 	bl	8000440 <dma_set_cmar>
    dma_set_cndtr(base, Len);
 800055c:	687a      	ldr	r2, [r7, #4]
 800055e:	697b      	ldr	r3, [r7, #20]
 8000560:	0011      	movs	r1, r2
 8000562:	0018      	movs	r0, r3
 8000564:	f7ff ff79 	bl	800045a <dma_set_cndtr>
    dma_set_dir_mem2per(base);
 8000568:	697b      	ldr	r3, [r7, #20]
 800056a:	0018      	movs	r0, r3
 800056c:	f7ff ff82 	bl	8000474 <dma_set_dir_mem2per>
    dma_enable_mem_inc(base);
 8000570:	697b      	ldr	r3, [r7, #20]
 8000572:	0018      	movs	r0, r3
 8000574:	f7ff ff9a 	bl	80004ac <dma_enable_mem_inc>
    dma_set_size_8bit(base);
 8000578:	697b      	ldr	r3, [r7, #20]
 800057a:	0018      	movs	r0, r3
 800057c:	f7ff ffa4 	bl	80004c8 <dma_set_size_8bit>
    dma_enable_tc_interrupt(base);
 8000580:	697b      	ldr	r3, [r7, #20]
 8000582:	0018      	movs	r0, r3
 8000584:	f7ff ffb4 	bl	80004f0 <dma_enable_tc_interrupt>

    /* enable SPI TX DMA request (CR2 bit 1) */
    pSPIHandle->pSPIx->CR2 |= (1U << 1);
 8000588:	68fb      	ldr	r3, [r7, #12]
 800058a:	681b      	ldr	r3, [r3, #0]
 800058c:	685a      	ldr	r2, [r3, #4]
 800058e:	68fb      	ldr	r3, [r7, #12]
 8000590:	681b      	ldr	r3, [r3, #0]
 8000592:	2102      	movs	r1, #2
 8000594:	430a      	orrs	r2, r1
 8000596:	605a      	str	r2, [r3, #4]
}
 8000598:	46c0      	nop			@ (mov r8, r8)
 800059a:	46bd      	mov	sp, r7
 800059c:	b006      	add	sp, #24
 800059e:	bd80      	pop	{r7, pc}
 80005a0:	40021000 	.word	0x40021000

080005a4 <SPI_DMA_RxInit>:

void SPI_DMA_RxInit(SPI_Handle_t *pSPIHandle, uint8_t *pRxBuffer, uint32_t Len)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b086      	sub	sp, #24
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	60f8      	str	r0, [r7, #12]
 80005ac:	60b9      	str	r1, [r7, #8]
 80005ae:	607a      	str	r2, [r7, #4]
    pSPIHandle->pRxBuffer = pRxBuffer;
 80005b0:	68fb      	ldr	r3, [r7, #12]
 80005b2:	68ba      	ldr	r2, [r7, #8]
 80005b4:	61da      	str	r2, [r3, #28]
    pSPIHandle->RxLen = Len;
 80005b6:	68fb      	ldr	r3, [r7, #12]
 80005b8:	687a      	ldr	r2, [r7, #4]
 80005ba:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef RCC_AHBENR_DMA1EN
    RCC->AHBENR |= RCC_AHBENR_DMA1EN;
#else
    RCC->AHBENR |= (1U << 0);
 80005bc:	4b1e      	ldr	r3, [pc, #120]	@ (8000638 <SPI_DMA_RxInit+0x94>)
 80005be:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80005c0:	4b1d      	ldr	r3, [pc, #116]	@ (8000638 <SPI_DMA_RxInit+0x94>)
 80005c2:	2101      	movs	r1, #1
 80005c4:	430a      	orrs	r2, r1
 80005c6:	631a      	str	r2, [r3, #48]	@ 0x30
#endif

    uint32_t base = pSPIHandle->DMACfg.pDMA_RxAddr;
 80005c8:	68fb      	ldr	r3, [r7, #12]
 80005ca:	691b      	ldr	r3, [r3, #16]
 80005cc:	617b      	str	r3, [r7, #20]

    dma_disable_channel(base);
 80005ce:	697b      	ldr	r3, [r7, #20]
 80005d0:	0018      	movs	r0, r3
 80005d2:	f7ff ff0c 	bl	80003ee <dma_disable_channel>
    dma_set_cpar(base, (uint32_t)&(pSPIHandle->pSPIx->DR));
 80005d6:	68fb      	ldr	r3, [r7, #12]
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	330c      	adds	r3, #12
 80005dc:	001a      	movs	r2, r3
 80005de:	697b      	ldr	r3, [r7, #20]
 80005e0:	0011      	movs	r1, r2
 80005e2:	0018      	movs	r0, r3
 80005e4:	f7ff ff1f 	bl	8000426 <dma_set_cpar>
    dma_set_cmar(base, (uint32_t)pRxBuffer);
 80005e8:	68ba      	ldr	r2, [r7, #8]
 80005ea:	697b      	ldr	r3, [r7, #20]
 80005ec:	0011      	movs	r1, r2
 80005ee:	0018      	movs	r0, r3
 80005f0:	f7ff ff26 	bl	8000440 <dma_set_cmar>
    dma_set_cndtr(base, Len);
 80005f4:	687a      	ldr	r2, [r7, #4]
 80005f6:	697b      	ldr	r3, [r7, #20]
 80005f8:	0011      	movs	r1, r2
 80005fa:	0018      	movs	r0, r3
 80005fc:	f7ff ff2d 	bl	800045a <dma_set_cndtr>
    dma_set_dir_per2mem(base);
 8000600:	697b      	ldr	r3, [r7, #20]
 8000602:	0018      	movs	r0, r3
 8000604:	f7ff ff44 	bl	8000490 <dma_set_dir_per2mem>
    dma_enable_mem_inc(base);
 8000608:	697b      	ldr	r3, [r7, #20]
 800060a:	0018      	movs	r0, r3
 800060c:	f7ff ff4e 	bl	80004ac <dma_enable_mem_inc>
    dma_set_size_8bit(base);
 8000610:	697b      	ldr	r3, [r7, #20]
 8000612:	0018      	movs	r0, r3
 8000614:	f7ff ff58 	bl	80004c8 <dma_set_size_8bit>
    dma_enable_tc_interrupt(base);
 8000618:	697b      	ldr	r3, [r7, #20]
 800061a:	0018      	movs	r0, r3
 800061c:	f7ff ff68 	bl	80004f0 <dma_enable_tc_interrupt>

    /* enable SPI RX DMA request (CR2 bit 0) */
    pSPIHandle->pSPIx->CR2 |= (1U << 0);
 8000620:	68fb      	ldr	r3, [r7, #12]
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	685a      	ldr	r2, [r3, #4]
 8000626:	68fb      	ldr	r3, [r7, #12]
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	2101      	movs	r1, #1
 800062c:	430a      	orrs	r2, r1
 800062e:	605a      	str	r2, [r3, #4]
}
 8000630:	46c0      	nop			@ (mov r8, r8)
 8000632:	46bd      	mov	sp, r7
 8000634:	b006      	add	sp, #24
 8000636:	bd80      	pop	{r7, pc}
 8000638:	40021000 	.word	0x40021000

0800063c <SPI_DMA_Enable>:

void SPI_DMA_Enable(SPI_Handle_t *pSPIHandle)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b082      	sub	sp, #8
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]
    if (pSPIHandle->TxLen > 0)
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	6a1b      	ldr	r3, [r3, #32]
 8000648:	2b00      	cmp	r3, #0
 800064a:	d004      	beq.n	8000656 <SPI_DMA_Enable+0x1a>
        dma_enable_channel(pSPIHandle->DMACfg.pDMA_TxAddr);
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	68db      	ldr	r3, [r3, #12]
 8000650:	0018      	movs	r0, r3
 8000652:	f7ff feda 	bl	800040a <dma_enable_channel>

    if (pSPIHandle->RxLen > 0)
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800065a:	2b00      	cmp	r3, #0
 800065c:	d004      	beq.n	8000668 <SPI_DMA_Enable+0x2c>
        dma_enable_channel(pSPIHandle->DMACfg.pDMA_RxAddr);
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	691b      	ldr	r3, [r3, #16]
 8000662:	0018      	movs	r0, r3
 8000664:	f7ff fed1 	bl	800040a <dma_enable_channel>
}
 8000668:	46c0      	nop			@ (mov r8, r8)
 800066a:	46bd      	mov	sp, r7
 800066c:	b002      	add	sp, #8
 800066e:	bd80      	pop	{r7, pc}

08000670 <SPI_DMA_Disable>:

void SPI_DMA_Disable(SPI_Handle_t *pSPIHandle)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	b082      	sub	sp, #8
 8000674:	af00      	add	r7, sp, #0
 8000676:	6078      	str	r0, [r7, #4]
    dma_disable_channel(pSPIHandle->DMACfg.pDMA_TxAddr);
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	68db      	ldr	r3, [r3, #12]
 800067c:	0018      	movs	r0, r3
 800067e:	f7ff feb6 	bl	80003ee <dma_disable_channel>
    dma_disable_channel(pSPIHandle->DMACfg.pDMA_RxAddr);
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	691b      	ldr	r3, [r3, #16]
 8000686:	0018      	movs	r0, r3
 8000688:	f7ff feb1 	bl	80003ee <dma_disable_channel>

    pSPIHandle->pSPIx->CR2 &= ~((1U << 0) | (1U << 1));
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	685a      	ldr	r2, [r3, #4]
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	681b      	ldr	r3, [r3, #0]
 8000696:	2103      	movs	r1, #3
 8000698:	438a      	bics	r2, r1
 800069a:	605a      	str	r2, [r3, #4]
}
 800069c:	46c0      	nop			@ (mov r8, r8)
 800069e:	46bd      	mov	sp, r7
 80006a0:	b002      	add	sp, #8
 80006a2:	bd80      	pop	{r7, pc}

080006a4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80006a4:	480d      	ldr	r0, [pc, #52]	@ (80006dc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80006a6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80006a8:	e000      	b.n	80006ac <Reset_Handler+0x8>
 80006aa:	bf00      	nop

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80006ac:	480c      	ldr	r0, [pc, #48]	@ (80006e0 <LoopForever+0x6>)
  ldr r1, =_edata
 80006ae:	490d      	ldr	r1, [pc, #52]	@ (80006e4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80006b0:	4a0d      	ldr	r2, [pc, #52]	@ (80006e8 <LoopForever+0xe>)
  movs r3, #0
 80006b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006b4:	e002      	b.n	80006bc <LoopCopyDataInit>

080006b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006ba:	3304      	adds	r3, #4

080006bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006c0:	d3f9      	bcc.n	80006b6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006c2:	4a0a      	ldr	r2, [pc, #40]	@ (80006ec <LoopForever+0x12>)
  ldr r4, =_ebss
 80006c4:	4c0a      	ldr	r4, [pc, #40]	@ (80006f0 <LoopForever+0x16>)
  movs r3, #0
 80006c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006c8:	e001      	b.n	80006ce <LoopFillZerobss>

080006ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006cc:	3204      	adds	r2, #4

080006ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006d0:	d3fb      	bcc.n	80006ca <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 80006d2:	f000 f811 	bl	80006f8 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 80006d6:	f7ff fdaf 	bl	8000238 <main>

080006da <LoopForever>:

LoopForever:
  b LoopForever
 80006da:	e7fe      	b.n	80006da <LoopForever>
  ldr   r0, =_estack
 80006dc:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80006e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80006e4:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 80006e8:	08000760 	.word	0x08000760
  ldr r2, =_sbss
 80006ec:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 80006f0:	2000004c 	.word	0x2000004c

080006f4 <ADC_COMP_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80006f4:	e7fe      	b.n	80006f4 <ADC_COMP_IRQHandler>
	...

080006f8 <__libc_init_array>:
 80006f8:	b570      	push	{r4, r5, r6, lr}
 80006fa:	2600      	movs	r6, #0
 80006fc:	4c0c      	ldr	r4, [pc, #48]	@ (8000730 <__libc_init_array+0x38>)
 80006fe:	4d0d      	ldr	r5, [pc, #52]	@ (8000734 <__libc_init_array+0x3c>)
 8000700:	1b64      	subs	r4, r4, r5
 8000702:	10a4      	asrs	r4, r4, #2
 8000704:	42a6      	cmp	r6, r4
 8000706:	d109      	bne.n	800071c <__libc_init_array+0x24>
 8000708:	2600      	movs	r6, #0
 800070a:	f000 f819 	bl	8000740 <_init>
 800070e:	4c0a      	ldr	r4, [pc, #40]	@ (8000738 <__libc_init_array+0x40>)
 8000710:	4d0a      	ldr	r5, [pc, #40]	@ (800073c <__libc_init_array+0x44>)
 8000712:	1b64      	subs	r4, r4, r5
 8000714:	10a4      	asrs	r4, r4, #2
 8000716:	42a6      	cmp	r6, r4
 8000718:	d105      	bne.n	8000726 <__libc_init_array+0x2e>
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	00b3      	lsls	r3, r6, #2
 800071e:	58eb      	ldr	r3, [r5, r3]
 8000720:	4798      	blx	r3
 8000722:	3601      	adds	r6, #1
 8000724:	e7ee      	b.n	8000704 <__libc_init_array+0xc>
 8000726:	00b3      	lsls	r3, r6, #2
 8000728:	58eb      	ldr	r3, [r5, r3]
 800072a:	4798      	blx	r3
 800072c:	3601      	adds	r6, #1
 800072e:	e7f2      	b.n	8000716 <__libc_init_array+0x1e>
 8000730:	08000758 	.word	0x08000758
 8000734:	08000758 	.word	0x08000758
 8000738:	0800075c 	.word	0x0800075c
 800073c:	08000758 	.word	0x08000758

08000740 <_init>:
 8000740:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000742:	46c0      	nop			@ (mov r8, r8)
 8000744:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000746:	bc08      	pop	{r3}
 8000748:	469e      	mov	lr, r3
 800074a:	4770      	bx	lr

0800074c <_fini>:
 800074c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800074e:	46c0      	nop			@ (mov r8, r8)
 8000750:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000752:	bc08      	pop	{r3}
 8000754:	469e      	mov	lr, r3
 8000756:	4770      	bx	lr
