Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/beamforming_delay_calc.qsys --block-symbol-file --output-directory=/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/beamforming_delay_calc --family="MAX 10" --part=10M08SAE144C8G
Progress: Loading isc_micarray/beamforming_delay_calc.qsys
Progress: Reading input file
Progress: Adding CORDIC_0 [altera_CORDIC 19.1]
Progress: Parameterizing module CORDIC_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/beamforming_delay_calc.qsys --synthesis=VERILOG --output-directory=/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/beamforming_delay_calc/synthesis --family="MAX 10" --part=10M08SAE144C8G
Progress: Loading isc_micarray/beamforming_delay_calc.qsys
Progress: Reading input file
Progress: Adding CORDIC_0 [altera_CORDIC 19.1]
Progress: Parameterizing module CORDIC_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: beamforming_delay_calc: Generating beamforming_delay_calc "beamforming_delay_calc" for QUARTUS_SYNTH
Info: CORDIC_0: /home/tejas/intelFPGA_lite/19.1/ip/altera/dsp/altera_CORDIC/source//cmdPolyEval.sh /home/tejas/intelFPGA_lite/19.1/quartus/dspba/backend/linux64 -target MAX10 -frequency 200 -name beamforming_delay_calc_CORDIC_0 -noChanValid -faithfulRounding -printMachineReadable -lang VHDL -speedgrade 8 FXPVecTranslate 8 0 0 0 0
Error: CORDIC_0: Could not generate name
Error: CORDIC_0: Failed to generate HDL for current parameters
Warning: CORDIC_0: Cannot Achieve Frequency at any possible latency
Warning: CORDIC_0: Unable to estimate resource usage
Error: add_fileset_file: No such file /tmp/alt8221_2534356193365922471.dir/0002_CORDIC_0_gen/beamforming_delay_calc_CORDIC_0.vhd     while executing "add_fileset_file $entity_name.vhd VHDL PATH  $tmp_dir/$entity_name.vhd"     (procedure "generate" line 44)     invoked from within "generate $entity_name vhdl"     (procedure "quartus_synth_callback" line 2)     invoked from within "quartus_synth_callback beamforming_delay_calc_CORDIC_0"
Info: CORDIC_0: "beamforming_delay_calc" instantiated altera_CORDIC "CORDIC_0"
Info: beamforming_delay_calc: Done "beamforming_delay_calc" with 2 modules, 3 files
Error: qsys-generate failed with exit code 1: 3 Errors, 2 Warnings
Info: Finished: Create HDL design files for synthesis
