
stream_FrameGenerator
#####################

This module implements a generic buffer (FIFO) for the PoC.Stream protocol.
It is generic in DATA_BITS and in META_BITS as well as in FIFO depths for
data and meta information.


.. rubric:: Entity Declaration:

.. literalinclude:: ../../../../src/bus/stream/stream_FrameGenerator.vhdl
   :language: vhdl
   :tab-width: 2
   :linenos:
   :lines: 42-68

Source file: `bus/stream/stream_FrameGenerator.vhdl <https://github.com/VLSI-EDA/PoC/blob/master/src/bus/stream/stream_FrameGenerator.vhdl>`_


 
