INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura de Computadoras/Primer Departamental/Practica3/Practica3.sim/sim_1/synth/func/xsim/SimSumadorRestador_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRCompleto
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Arquitectura de Computadoras/Primer Departamental/Practica3/Practica3.srcs/sim_1/new/SimSumadorRestador.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SimSumadorRestador'
