

================================================================
== Vitis HLS Report for 'fir_Pipeline_VITIS_LOOP_14_2'
================================================================
* Date:           Fri Apr  4 16:22:30 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        fir
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.170 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       24|       24|  0.120 us|  0.120 us|   24|   24|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_14_2  |       22|       22|         4|          1|          1|    20|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       62|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|        0|       20|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|      142|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     3|      142|      127|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_32_1_1_U2  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   3|  0|  20|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln14_fu_100_p2  |         +|   0|  0|  12|           5|           1|
    |result_1_fu_124_p2  |         +|   0|  0|  39|          32|          32|
    |icmp_ln14_fu_94_p2  |      icmp|   0|  0|   9|           5|           5|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  62|          43|          40|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    5|         10|
    |i_1_fu_44                |   9|          2|    5|         10|
    |result_fu_40             |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   44|         88|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |delay_lane_load_reg_167           |  32|   0|   32|          0|
    |i_1_fu_44                         |   5|   0|    5|          0|
    |icmp_ln14_reg_153                 |   1|   0|    1|          0|
    |icmp_ln14_reg_153_pp0_iter1_reg   |   1|   0|    1|          0|
    |mul_ln15_reg_177                  |  32|   0|   32|          0|
    |result_fu_40                      |  32|   0|   32|          0|
    |taps_load_reg_172                 |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 142|   0|  142|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+---------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_14_2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_14_2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_14_2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_14_2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_14_2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_14_2|  return value|
|taps_address0        |  out|    5|   ap_memory|                          taps|         array|
|taps_ce0             |  out|    1|   ap_memory|                          taps|         array|
|taps_q0              |   in|   32|   ap_memory|                          taps|         array|
|result_out           |  out|   32|      ap_vld|                    result_out|       pointer|
|result_out_ap_vld    |  out|    1|      ap_vld|                    result_out|       pointer|
|delay_lane_address0  |  out|    5|   ap_memory|                    delay_lane|         array|
|delay_lane_ce0       |  out|    1|   ap_memory|                    delay_lane|         array|
|delay_lane_q0        |   in|   32|   ap_memory|                    delay_lane|         array|
+---------------------+-----+-----+------------+------------------------------+--------------+

