Nicolas Fournel , Antoine Fraboulet , Paul Feautrier, Fast and accurate embedded systems energy characterization using non-intrusive measurements, Proceedings of the 17th international conference on Integrated Circuit and System Design: power and timing modeling, optimization and simulation, September 03-05, 2007, Gothenburg, Sweden
Nicolas Fournel , Antoine Fraboulet , Paul Feautrier, Embedded software energy characterization: Using non-intrusive measures for application source code annotation, Journal of Embedded Computing, v.3 n.3, p.179-188, August 2009
Yeong-Jun Kim , Seong-Jin Cho , Seung-Hyun Yoon , Eun-Hye Hwang , Jae-Wook Jeon, Fast and accurate power estimation method based on a PMU counter, Proceedings of the 8th International Conference on Ubiquitous Information Management and Communication, p.1-7, January 09-11, 2014, Siem Reap, Cambodia
Claudio Talarico , Jerzy W. Rozenblit , Vinod Malhotra , Albert Stritter, A New Framework for Power Estimation of Embedded Systems, Computer, v.38 n.2, p.71-78, February 2005
H. Saputra , M. Kandemir , N. Vijaykrishnan , M. J. Irwin , J. S. Hu , C-H. Hsu , U. Kremer, Energy-conscious compilation based on voltage scaling, ACM SIGPLAN Notices, v.37 n.7, July 2002
Mitali Singh , Viktor K. Prasanna, Algorithmic techniques for memory energy reduction, Proceedings of the 2nd international conference on Experimental and efficient algorithms, p.237-252, May 26-28, 2003, Ascona, Switzerland
Ankush Varma , Bruce Jacob , Eric Debes , Igor Kozintsev , Paul Klein, Accurate and fast system-level power modeling: An XScale-based case study, ACM Transactions on Embedded Computing Systems (TECS), v.6 n.4, p.26-es, September 2007
Jayaprakash Pisharath , Alok Choudhary, An integrated approach to reducing power dissipation in memory hierarchies, Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems, October 08-11, 2002, Grenoble, France
Ankush Varma , Eric Debes , Igor Kozintsev , Paul Klein , Bruce Jacob, Accurate and fast system-level power modeling: An XScale-based case study, ACM Transactions on Embedded Computing Systems (TECS), v.7 n.3, p.1-20, April 2008
Hameedah Sultan , Gayathri Ananthanarayanan , Smruti R. Sarangi, Processor power estimation techniques: a survey, International Journal of High Performance Systems Architecture, v.5 n.2, p.93-114, May 2014
I. Kadayif , M. Kandemir , G. Chen , N. Vijaykrishnan , M. J. Irwin , A. Sivasubramaniam, Compiler-directed high-level energy estimation and optimization, ACM Transactions on Embedded Computing Systems (TECS), v.4 n.4, p.819-850, November 2005
Antonio Carlos S. Beck , Luigi Carro, A VLIW low power Java processor for embedded applications, Proceedings of the 17th symposium on Integrated circuits and system design, September 07-11, 2004, Pernambuco, Brazil
Antonio C.  S. Beck , Luigi Carro, Application of Binary Translation to Java Reconfigurable Architectures, Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Workshop 3, p.156.2, April 04-08, 2005
Antonio Carlos S. Beck , Luigi Carro, Dynamic reconfiguration with binary translation: breaking the ILP barrier with software compatibility, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA
Sherief Reda , Abdullah N. Nowroz, Power Modeling and Characterization of Computing Devices: A Survey, Foundations and Trends in Electronic Design Automation, v.6 n.2, p.121-216, February 2012
Mary Jane Irwin , Mahmut T. Kandemir , Narayanan Vijaykrishnan , Anand Sivasubramaniam, A Holistic Approach to System Level Energy Optimization, Proceedings of the 10th International Workshop on Integrated Circuit Design, Power and Timing Modeling, Optimization and Simulation, p.88-107, September 13-15, 2000
Yung-Chia Lin , Yi-Ping You , Chung-Wen Huang , Jenq-Kuen Lee , Wei-Kuan Shih , Ting-Ting Hwang, Power-Aware scheduling for parallel security processors with analytical models, Proceedings of the 17th international conference on Languages and Compilers for High Performance Computing, p.470-484, September 22-24, 2004, West Lafayette, IN
