Analysis & Synthesis report for UAV
Fri Sep 15 10:04:02 2017
Quartus II Version 11.0 Build 157 04/27/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |UAV|nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state
 12. State Machine - |UAV|nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state
 13. Registers Protected by Synthesis
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for nios2:inst|HC_12:the_HC_12
 20. Source assignments for nios2:inst|HC_12:the_HC_12|HC_12_rx:the_HC_12_rx|altera_std_synchronizer:the_altera_std_synchronizer
 21. Source assignments for nios2:inst|US_100_UART:the_US_100_UART
 22. Source assignments for nios2:inst|US_100_UART:the_US_100_UART|US_100_UART_rx:the_US_100_UART_rx|altera_std_synchronizer:the_altera_std_synchronizer
 23. Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated
 24. Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_3ag1:auto_generated
 25. Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_qtf1:auto_generated
 26. Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_qbf1:auto_generated
 27. Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_rbf1:auto_generated
 28. Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_oif1:auto_generated
 29. Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated
 30. Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated
 31. Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|dffpipe_93c:pre_result
 32. Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|dffpipe_93c:pre_result
 33. Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_u972:auto_generated
 34. Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated
 35. Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
 36. Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 37. Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
 38. Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 39. Source assignments for nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|altsyncram:the_boot_copier_rom|altsyncram_r951:auto_generated
 40. Source assignments for nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 41. Source assignments for nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 42. Source assignments for nios2:inst|sdram_0:the_sdram_0
 43. Source assignments for nios2:inst|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave
 44. Source assignments for nios2:inst|nios2_reset_clk_0_domain_synch_module:nios2_reset_clk_0_domain_synch
 45. Parameter Settings for User Entity Instance: altpll0:inst1|altpll:altpll_component
 46. Parameter Settings for User Entity Instance: nios2:inst|HC_12:the_HC_12|HC_12_rx:the_HC_12_rx|altera_std_synchronizer:the_altera_std_synchronizer
 47. Parameter Settings for User Entity Instance: nios2:inst|US_100_UART:the_US_100_UART|US_100_UART_rx:the_US_100_UART_rx|altera_std_synchronizer:the_altera_std_synchronizer
 48. Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data
 49. Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram
 50. Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag
 51. Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram
 52. Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht
 53. Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram
 54. Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a
 55. Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram
 56. Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b
 57. Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram
 58. Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag
 59. Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram
 60. Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data
 61. Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram
 62. Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim
 63. Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram
 64. Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1
 65. Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2
 66. Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component
 67. Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
 68. Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component
 69. Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
 70. Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
 71. Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 72. Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
 73. Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 74. Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy
 75. Parameter Settings for User Entity Instance: nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0
 76. Parameter Settings for User Entity Instance: nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|altsyncram:the_boot_copier_rom
 77. Parameter Settings for User Entity Instance: nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo
 78. Parameter Settings for User Entity Instance: nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo
 79. Parameter Settings for User Entity Instance: nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic
 80. Parameter Settings for User Entity Instance: nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst
 81. Parameter Settings for User Entity Instance: nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller
 82. Parameter Settings for User Entity Instance: nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller
 83. Parameter Settings for User Entity Instance: nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst
 84. Parameter Settings for User Entity Instance: nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller
 85. Parameter Settings for User Entity Instance: nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller
 86. Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub
 87. Parameter Settings for Inferred Entity Instance: nios2:inst|cpu_0:the_cpu_0|lpm_add_sub:Add17
 88. altpll Parameter Settings by Entity Instance
 89. altsyncram Parameter Settings by Entity Instance
 90. altmult_add Parameter Settings by Entity Instance
 91. scfifo Parameter Settings by Entity Instance
 92. Port Connectivity Checks: "nios2:inst|nios2_reset_clk_0_domain_synch_module:nios2_reset_clk_0_domain_synch"
 93. Port Connectivity Checks: "nios2:inst|sysid_0:the_sysid_0"
 94. Port Connectivity Checks: "nios2:inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module"
 95. Port Connectivity Checks: "nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1"
 96. Port Connectivity Checks: "nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1"
 97. Port Connectivity Checks: "nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst"
 98. Port Connectivity Checks: "nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"
 99. Port Connectivity Checks: "nios2:inst|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"
100. Port Connectivity Checks: "nios2:inst|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port"
101. Port Connectivity Checks: "nios2:inst|US_100_UART:the_US_100_UART|US_100_UART_regs:the_US_100_UART_regs"
102. Port Connectivity Checks: "nios2:inst|US_100_UART:the_US_100_UART|US_100_UART_rx:the_US_100_UART_rx"
103. Port Connectivity Checks: "nios2:inst|US_100_UART:the_US_100_UART|US_100_UART_tx:the_US_100_UART_tx"
104. Port Connectivity Checks: "nios2:inst|US_100_UART_s1_arbitrator:the_US_100_UART_s1"
105. Port Connectivity Checks: "nios2:inst|HC_12:the_HC_12|HC_12_regs:the_HC_12_regs"
106. Port Connectivity Checks: "nios2:inst|HC_12:the_HC_12|HC_12_rx:the_HC_12_rx"
107. Port Connectivity Checks: "nios2:inst|HC_12:the_HC_12|HC_12_tx:the_HC_12_tx"
108. Port Connectivity Checks: "nios2:inst|HC_12_s1_arbitrator:the_HC_12_s1"
109. Elapsed Time Per Partition
110. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Sep 15 10:04:01 2017     ;
; Quartus II Version                 ; 11.0 Build 157 04/27/2011 SJ Full Version ;
; Revision Name                      ; UAV                                       ;
; Top-level Entity Name              ; UAV                                       ;
; Family                             ; Cyclone IV E                              ;
; Total logic elements               ; 6,109                                     ;
;     Total combinational functions  ; 4,926                                     ;
;     Dedicated logic registers      ; 3,311                                     ;
; Total registers                    ; 3311                                      ;
; Total pins                         ; 61                                        ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 73,472                                    ;
; Embedded Multiplier 9-bit elements ; 4                                         ;
; Total PLLs                         ; 1                                         ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                                      ; UAV                ; UAV                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ; < 0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                       ;
+-------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------+
; File Name with User-Entered Path                      ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                              ;
+-------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------+
; UAV.bdf                                               ; yes             ; User Block Diagram/Schematic File      ; C:/Users/Ben/Desktop/final_one/UAV.bdf                                    ;
; Opencores_i2c/opencores_i2c.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/Ben/Desktop/final_one/Opencores_i2c/opencores_i2c.v              ;
; Opencores_i2c/i2c_master_bit_ctrl.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/Ben/Desktop/final_one/Opencores_i2c/i2c_master_bit_ctrl.v        ;
; Opencores_i2c/i2c_master_byte_ctrl.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/Ben/Desktop/final_one/Opencores_i2c/i2c_master_byte_ctrl.v       ;
; Opencores_i2c/i2c_master_defines.v                    ; yes             ; User Verilog HDL File                  ; C:/Users/Ben/Desktop/final_one/Opencores_i2c/i2c_master_defines.v         ;
; Opencores_i2c/i2c_master_top.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/Ben/Desktop/final_one/Opencores_i2c/i2c_master_top.v             ;
; Opencores_i2c/timescale.v                             ; yes             ; User Verilog HDL File                  ; C:/Users/Ben/Desktop/final_one/Opencores_i2c/timescale.v                  ;
; opencores_i2c_jy901.v                                 ; yes             ; User Verilog HDL File                  ; C:/Users/Ben/Desktop/final_one/opencores_i2c_jy901.v                      ;
; opencores_i2c_fbm320.v                                ; yes             ; User Verilog HDL File                  ; C:/Users/Ben/Desktop/final_one/opencores_i2c_fbm320.v                     ;
; altpll0.vhd                                           ; yes             ; User Wizard-Generated File             ; C:/Users/Ben/Desktop/final_one/altpll0.vhd                                ;
; pwm.v                                                 ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Ben/Desktop/final_one/pwm.v                                      ;
; altpll.tdf                                            ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf                 ;
; aglobal110.inc                                        ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/aglobal110.inc             ;
; stratix_pll.inc                                       ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/stratix_pll.inc            ;
; stratixii_pll.inc                                     ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/stratixii_pll.inc          ;
; cycloneii_pll.inc                                     ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/cycloneii_pll.inc          ;
; db/altpll0_altpll.v                                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/Ben/Desktop/final_one/db/altpll0_altpll.v                        ;
; nios2.vhd                                             ; yes             ; Auto-Found VHDL File                   ; C:/Users/Ben/Desktop/final_one/nios2.vhd                                  ;
; hc_12.vhd                                             ; yes             ; Auto-Found VHDL File                   ; C:/Users/Ben/Desktop/final_one/hc_12.vhd                                  ;
; altera_std_synchronizer.v                             ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/altera_std_synchronizer.v  ;
; us_100_uart.vhd                                       ; yes             ; Auto-Found VHDL File                   ; C:/Users/Ben/Desktop/final_one/us_100_uart.vhd                            ;
; addr.vhd                                              ; yes             ; Auto-Found VHDL File                   ; C:/Users/Ben/Desktop/final_one/addr.vhd                                   ;
; addr2.vhd                                             ; yes             ; Auto-Found VHDL File                   ; C:/Users/Ben/Desktop/final_one/addr2.vhd                                  ;
; addr3.vhd                                             ; yes             ; Auto-Found VHDL File                   ; C:/Users/Ben/Desktop/final_one/addr3.vhd                                  ;
; addr4.vhd                                             ; yes             ; Auto-Found VHDL File                   ; C:/Users/Ben/Desktop/final_one/addr4.vhd                                  ;
; cpu_0.vhd                                             ; yes             ; Encrypted Auto-Found VHDL File         ; C:/Users/Ben/Desktop/final_one/cpu_0.vhd                                  ;
; cpu_0_test_bench.vhd                                  ; yes             ; Auto-Found VHDL File                   ; C:/Users/Ben/Desktop/final_one/cpu_0_test_bench.vhd                       ;
; altsyncram.tdf                                        ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf             ;
; stratix_ram_block.inc                                 ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/stratix_ram_block.inc      ;
; lpm_mux.inc                                           ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_mux.inc                ;
; lpm_decode.inc                                        ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_decode.inc             ;
; a_rdenreg.inc                                         ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/a_rdenreg.inc              ;
; altrom.inc                                            ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/altrom.inc                 ;
; altram.inc                                            ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/altram.inc                 ;
; altdpram.inc                                          ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/altdpram.inc               ;
; db/altsyncram_cjd1.tdf                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Ben/Desktop/final_one/db/altsyncram_cjd1.tdf                     ;
; db/altsyncram_3ag1.tdf                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Ben/Desktop/final_one/db/altsyncram_3ag1.tdf                     ;
; cpu_0_ic_tag_ram.mif                                  ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Ben/Desktop/final_one/cpu_0_ic_tag_ram.mif                       ;
; db/altsyncram_qtf1.tdf                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Ben/Desktop/final_one/db/altsyncram_qtf1.tdf                     ;
; cpu_0_bht_ram.mif                                     ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Ben/Desktop/final_one/cpu_0_bht_ram.mif                          ;
; db/altsyncram_qbf1.tdf                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Ben/Desktop/final_one/db/altsyncram_qbf1.tdf                     ;
; cpu_0_rf_ram_a.mif                                    ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Ben/Desktop/final_one/cpu_0_rf_ram_a.mif                         ;
; db/altsyncram_rbf1.tdf                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Ben/Desktop/final_one/db/altsyncram_rbf1.tdf                     ;
; cpu_0_rf_ram_b.mif                                    ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Ben/Desktop/final_one/cpu_0_rf_ram_b.mif                         ;
; db/altsyncram_oif1.tdf                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Ben/Desktop/final_one/db/altsyncram_oif1.tdf                     ;
; cpu_0_dc_tag_ram.mif                                  ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Ben/Desktop/final_one/cpu_0_dc_tag_ram.mif                       ;
; db/altsyncram_kdf1.tdf                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Ben/Desktop/final_one/db/altsyncram_kdf1.tdf                     ;
; db/altsyncram_r3d1.tdf                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Ben/Desktop/final_one/db/altsyncram_r3d1.tdf                     ;
; cpu_0_mult_cell.vhd                                   ; yes             ; Auto-Found VHDL File                   ; C:/Users/Ben/Desktop/final_one/cpu_0_mult_cell.vhd                        ;
; altmult_add.tdf                                       ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/altmult_add.tdf            ;
; stratix_mac_mult.inc                                  ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/stratix_mac_mult.inc       ;
; stratix_mac_out.inc                                   ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/stratix_mac_out.inc        ;
; db/mult_add_mgr2.tdf                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Ben/Desktop/final_one/db/mult_add_mgr2.tdf                       ;
; db/ded_mult_ks81.tdf                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Ben/Desktop/final_one/db/ded_mult_ks81.tdf                       ;
; db/dffpipe_93c.tdf                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Ben/Desktop/final_one/db/dffpipe_93c.tdf                         ;
; db/mult_add_ogr2.tdf                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Ben/Desktop/final_one/db/mult_add_ogr2.tdf                       ;
; db/altsyncram_u972.tdf                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Ben/Desktop/final_one/db/altsyncram_u972.tdf                     ;
; cpu_0_ociram_default_contents.mif                     ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Ben/Desktop/final_one/cpu_0_ociram_default_contents.mif          ;
; cpu_0_oci_test_bench.vhd                              ; yes             ; Auto-Found VHDL File                   ; C:/Users/Ben/Desktop/final_one/cpu_0_oci_test_bench.vhd                   ;
; db/altsyncram_0a02.tdf                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Ben/Desktop/final_one/db/altsyncram_0a02.tdf                     ;
; cpu_0_jtag_debug_module_wrapper.vhd                   ; yes             ; Auto-Found VHDL File                   ; C:/Users/Ben/Desktop/final_one/cpu_0_jtag_debug_module_wrapper.vhd        ;
; cpu_0_jtag_debug_module_tck.vhd                       ; yes             ; Auto-Found VHDL File                   ; C:/Users/Ben/Desktop/final_one/cpu_0_jtag_debug_module_tck.vhd            ;
; cpu_0_jtag_debug_module_sysclk.vhd                    ; yes             ; Auto-Found VHDL File                   ; C:/Users/Ben/Desktop/final_one/cpu_0_jtag_debug_module_sysclk.vhd         ;
; sld_virtual_jtag_basic.v                              ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v   ;
; epcs_flash_controller_0.vhd                           ; yes             ; Auto-Found VHDL File                   ; C:/Users/Ben/Desktop/final_one/epcs_flash_controller_0.vhd                ;
; db/altsyncram_r951.tdf                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Ben/Desktop/final_one/db/altsyncram_r951.tdf                     ;
; epcs_flash_controller_0_boot_rom_synth.hex            ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Ben/Desktop/final_one/epcs_flash_controller_0_boot_rom_synth.hex ;
; jtag_uart_0.vhd                                       ; yes             ; Auto-Found VHDL File                   ; C:/Users/Ben/Desktop/final_one/jtag_uart_0.vhd                            ;
; scfifo.tdf                                            ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf                 ;
; a_regfifo.inc                                         ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/a_regfifo.inc              ;
; a_dpfifo.inc                                          ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/a_dpfifo.inc               ;
; a_i2fifo.inc                                          ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/a_i2fifo.inc               ;
; a_fffifo.inc                                          ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/a_fffifo.inc               ;
; a_f2fifo.inc                                          ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/a_f2fifo.inc               ;
; db/scfifo_jr21.tdf                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Ben/Desktop/final_one/db/scfifo_jr21.tdf                         ;
; db/a_dpfifo_q131.tdf                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Ben/Desktop/final_one/db/a_dpfifo_q131.tdf                       ;
; db/a_fefifo_7cf.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/Ben/Desktop/final_one/db/a_fefifo_7cf.tdf                        ;
; db/cntr_do7.tdf                                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/Ben/Desktop/final_one/db/cntr_do7.tdf                            ;
; db/dpram_nl21.tdf                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/Ben/Desktop/final_one/db/dpram_nl21.tdf                          ;
; db/altsyncram_r1m1.tdf                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Ben/Desktop/final_one/db/altsyncram_r1m1.tdf                     ;
; db/cntr_1ob.tdf                                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/Ben/Desktop/final_one/db/cntr_1ob.tdf                            ;
; alt_jtag_atlantic.v                                   ; yes             ; Encrypted Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v        ;
; pio_0.vhd                                             ; yes             ; Auto-Found VHDL File                   ; C:/Users/Ben/Desktop/final_one/pio_0.vhd                                  ;
; pio_1.vhd                                             ; yes             ; Auto-Found VHDL File                   ; C:/Users/Ben/Desktop/final_one/pio_1.vhd                                  ;
; pio_2.vhd                                             ; yes             ; Auto-Found VHDL File                   ; C:/Users/Ben/Desktop/final_one/pio_2.vhd                                  ;
; pio_3.vhd                                             ; yes             ; Auto-Found VHDL File                   ; C:/Users/Ben/Desktop/final_one/pio_3.vhd                                  ;
; pio_4.vhd                                             ; yes             ; Auto-Found VHDL File                   ; C:/Users/Ben/Desktop/final_one/pio_4.vhd                                  ;
; sdram_0.vhd                                           ; yes             ; Auto-Found VHDL File                   ; C:/Users/Ben/Desktop/final_one/sdram_0.vhd                                ;
; sysid_0.vhd                                           ; yes             ; Auto-Found VHDL File                   ; C:/Users/Ben/Desktop/final_one/sysid_0.vhd                                ;
; timer_0.vhd                                           ; yes             ; Auto-Found VHDL File                   ; C:/Users/Ben/Desktop/final_one/timer_0.vhd                                ;
; wr.vhd                                                ; yes             ; Auto-Found VHDL File                   ; C:/Users/Ben/Desktop/final_one/wr.vhd                                     ;
; wr2.vhd                                               ; yes             ; Auto-Found VHDL File                   ; C:/Users/Ben/Desktop/final_one/wr2.vhd                                    ;
; wr3.vhd                                               ; yes             ; Auto-Found VHDL File                   ; C:/Users/Ben/Desktop/final_one/wr3.vhd                                    ;
; wr4.vhd                                               ; yes             ; Auto-Found VHDL File                   ; C:/Users/Ben/Desktop/final_one/wr4.vhd                                    ;
; sld_hub.vhd                                           ; yes             ; Encrypted Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/sld_hub.vhd                ;
; sld_rom_sr.vhd                                        ; yes             ; Encrypted Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/sld_rom_sr.vhd             ;
; lpm_add_sub.tdf                                       ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_add_sub.tdf            ;
; addcore.inc                                           ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/addcore.inc                ;
; look_add.inc                                          ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/look_add.inc               ;
; bypassff.inc                                          ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/bypassff.inc               ;
; altshift.inc                                          ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/altshift.inc               ;
; alt_stratix_add_sub.inc                               ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc    ;
; db/add_sub_qvi.tdf                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Ben/Desktop/final_one/db/add_sub_qvi.tdf                         ;
; C:/Users/Ben/Desktop/final_one/db/altsyncram_1ag1.tdf ; yes             ; Auto-Generated Megafunction            ; C:/Users/Ben/Desktop/final_one/db/altsyncram_1ag1.tdf                     ;
; C:/Users/Ben/Desktop/final_one/db/altsyncram_mif1.tdf ; yes             ; Auto-Generated Megafunction            ; C:/Users/Ben/Desktop/final_one/db/altsyncram_mif1.tdf                     ;
+-------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                        ;
+---------------------------------------------+--------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                ;
+---------------------------------------------+--------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 6,109                                                                                ;
;                                             ;                                                                                      ;
; Total combinational functions               ; 4926                                                                                 ;
; Logic element usage by number of LUT inputs ;                                                                                      ;
;     -- 4 input functions                    ; 2570                                                                                 ;
;     -- 3 input functions                    ; 1618                                                                                 ;
;     -- <=2 input functions                  ; 738                                                                                  ;
;                                             ;                                                                                      ;
; Logic elements by mode                      ;                                                                                      ;
;     -- normal mode                          ; 4456                                                                                 ;
;     -- arithmetic mode                      ; 470                                                                                  ;
;                                             ;                                                                                      ;
; Total registers                             ; 3311                                                                                 ;
;     -- Dedicated logic registers            ; 3311                                                                                 ;
;     -- I/O registers                        ; 0                                                                                    ;
;                                             ;                                                                                      ;
; I/O pins                                    ; 61                                                                                   ;
; Total memory bits                           ; 73472                                                                                ;
; Embedded Multiplier 9-bit elements          ; 4                                                                                    ;
; Total PLLs                                  ; 1                                                                                    ;
;     -- PLLs                                 ; 1                                                                                    ;
;                                             ;                                                                                      ;
; Maximum fan-out node                        ; altpll0:inst1|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 3439                                                                                 ;
; Total fan-out                               ; 33662                                                                                ;
; Average fan-out                             ; 3.88                                                                                 ;
+---------------------------------------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                            ; Library Name ;
+---------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |UAV                                                                                                                      ; 4926 (2)          ; 3311 (0)     ; 73472       ; 4            ; 0       ; 2         ; 61   ; 0            ; |UAV                                                                                                                                                                                                                                                           ;              ;
;    |altpll0:inst1|                                                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|altpll0:inst1                                                                                                                                                                                                                                             ;              ;
;       |altpll:altpll_component|                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|altpll0:inst1|altpll:altpll_component                                                                                                                                                                                                                     ;              ;
;          |altpll0_altpll:auto_generated|                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|altpll0:inst1|altpll:altpll_component|altpll0_altpll:auto_generated                                                                                                                                                                                       ;              ;
;    |nios2:inst|                                                                                                           ; 4606 (1)          ; 2995 (0)     ; 73472       ; 4            ; 0       ; 2         ; 0    ; 0            ; |UAV|nios2:inst                                                                                                                                                                                                                                                ;              ;
;       |HC_12:the_HC_12|                                                                                                   ; 129 (0)           ; 100 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|HC_12:the_HC_12                                                                                                                                                                                                                                ;              ;
;          |HC_12_regs:the_HC_12_regs|                                                                                      ; 35 (35)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|HC_12:the_HC_12|HC_12_regs:the_HC_12_regs                                                                                                                                                                                                      ;              ;
;          |HC_12_rx:the_HC_12_rx|                                                                                          ; 53 (53)           ; 41 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|HC_12:the_HC_12|HC_12_rx:the_HC_12_rx                                                                                                                                                                                                          ;              ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|HC_12:the_HC_12|HC_12_rx:the_HC_12_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                      ;              ;
;          |HC_12_tx:the_HC_12_tx|                                                                                          ; 41 (41)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|HC_12:the_HC_12|HC_12_tx:the_HC_12_tx                                                                                                                                                                                                          ;              ;
;       |HC_12_s1_arbitrator:the_HC_12_s1|                                                                                  ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|HC_12_s1_arbitrator:the_HC_12_s1                                                                                                                                                                                                               ;              ;
;       |US_100_UART:the_US_100_UART|                                                                                       ; 131 (0)           ; 100 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|US_100_UART:the_US_100_UART                                                                                                                                                                                                                    ;              ;
;          |US_100_UART_regs:the_US_100_UART_regs|                                                                          ; 34 (34)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|US_100_UART:the_US_100_UART|US_100_UART_regs:the_US_100_UART_regs                                                                                                                                                                              ;              ;
;          |US_100_UART_rx:the_US_100_UART_rx|                                                                              ; 54 (54)           ; 41 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|US_100_UART:the_US_100_UART|US_100_UART_rx:the_US_100_UART_rx                                                                                                                                                                                  ;              ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|US_100_UART:the_US_100_UART|US_100_UART_rx:the_US_100_UART_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                              ;              ;
;          |US_100_UART_tx:the_US_100_UART_tx|                                                                              ; 43 (43)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|US_100_UART:the_US_100_UART|US_100_UART_tx:the_US_100_UART_tx                                                                                                                                                                                  ;              ;
;       |US_100_UART_s1_arbitrator:the_US_100_UART_s1|                                                                      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|US_100_UART_s1_arbitrator:the_US_100_UART_s1                                                                                                                                                                                                   ;              ;
;       |addr2:the_addr2|                                                                                                   ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|addr2:the_addr2                                                                                                                                                                                                                                ;              ;
;       |addr2_s1_arbitrator:the_addr2_s1|                                                                                  ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|addr2_s1_arbitrator:the_addr2_s1                                                                                                                                                                                                               ;              ;
;       |addr3:the_addr3|                                                                                                   ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|addr3:the_addr3                                                                                                                                                                                                                                ;              ;
;       |addr3_s1_arbitrator:the_addr3_s1|                                                                                  ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|addr3_s1_arbitrator:the_addr3_s1                                                                                                                                                                                                               ;              ;
;       |addr4:the_addr4|                                                                                                   ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|addr4:the_addr4                                                                                                                                                                                                                                ;              ;
;       |addr4_s1_arbitrator:the_addr4_s1|                                                                                  ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|addr4_s1_arbitrator:the_addr4_s1                                                                                                                                                                                                               ;              ;
;       |addr:the_addr|                                                                                                     ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|addr:the_addr                                                                                                                                                                                                                                  ;              ;
;       |addr_s1_arbitrator:the_addr_s1|                                                                                    ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|addr_s1_arbitrator:the_addr_s1                                                                                                                                                                                                                 ;              ;
;       |cpu_0:the_cpu_0|                                                                                                   ; 2119 (1805)       ; 1647 (1458)  ; 64256       ; 4            ; 0       ; 2         ; 0    ; 0            ; |UAV|nios2:inst|cpu_0:the_cpu_0                                                                                                                                                                                                                                ;              ;
;          |cpu_0_bht_module:cpu_0_bht|                                                                                     ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht                                                                                                                                                                                                     ;              ;
;             |altsyncram:the_altsyncram|                                                                                   ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram                                                                                                                                                                           ;              ;
;                |altsyncram_qtf1:auto_generated|                                                                           ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_qtf1:auto_generated                                                                                                                                            ;              ;
;          |cpu_0_dc_data_module:cpu_0_dc_data|                                                                             ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data                                                                                                                                                                                             ;              ;
;             |altsyncram:the_altsyncram|                                                                                   ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram                                                                                                                                                                   ;              ;
;                |altsyncram_kdf1:auto_generated|                                                                           ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated                                                                                                                                    ;              ;
;          |cpu_0_dc_tag_module:cpu_0_dc_tag|                                                                               ; 0 (0)             ; 0 (0)        ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag                                                                                                                                                                                               ;              ;
;             |altsyncram:the_altsyncram|                                                                                   ; 0 (0)             ; 0 (0)        ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                     ;              ;
;                |altsyncram_oif1:auto_generated|                                                                           ; 0 (0)             ; 0 (0)        ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_oif1:auto_generated                                                                                                                                      ;              ;
;          |cpu_0_dc_victim_module:cpu_0_dc_victim|                                                                         ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim                                                                                                                                                                                         ;              ;
;             |altsyncram:the_altsyncram|                                                                                   ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram                                                                                                                                                               ;              ;
;                |altsyncram_r3d1:auto_generated|                                                                           ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated                                                                                                                                ;              ;
;          |cpu_0_ic_data_module:cpu_0_ic_data|                                                                             ; 1 (0)             ; 1 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data                                                                                                                                                                                             ;              ;
;             |altsyncram:the_altsyncram|                                                                                   ; 1 (0)             ; 1 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram                                                                                                                                                                   ;              ;
;                |altsyncram_cjd1:auto_generated|                                                                           ; 1 (1)             ; 1 (1)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated                                                                                                                                    ;              ;
;          |cpu_0_ic_tag_module:cpu_0_ic_tag|                                                                               ; 0 (0)             ; 0 (0)        ; 2944        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag                                                                                                                                                                                               ;              ;
;             |altsyncram:the_altsyncram|                                                                                   ; 0 (0)             ; 0 (0)        ; 2944        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                     ;              ;
;                |altsyncram_3ag1:auto_generated|                                                                           ; 0 (0)             ; 0 (0)        ; 2944        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_3ag1:auto_generated                                                                                                                                      ;              ;
;          |cpu_0_mult_cell:the_cpu_0_mult_cell|                                                                            ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell                                                                                                                                                                                            ;              ;
;             |altmult_add:the_altmult_add_part_1|                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1                                                                                                                                                         ;              ;
;                |mult_add_mgr2:auto_generated|                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated                                                                                                                            ;              ;
;                   |ded_mult_ks81:ded_mult1|                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1                                                                                                    ;              ;
;             |altmult_add:the_altmult_add_part_2|                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2                                                                                                                                                         ;              ;
;                |mult_add_ogr2:auto_generated|                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated                                                                                                                            ;              ;
;                   |ded_mult_ks81:ded_mult1|                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1                                                                                                    ;              ;
;          |cpu_0_nios2_oci:the_cpu_0_nios2_oci|                                                                            ; 236 (26)          ; 188 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci                                                                                                                                                                                            ;              ;
;             |cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|                                         ; 102 (0)           ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper                                                                                                                        ;              ;
;                |cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|                                        ; 6 (6)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk                                                      ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;              ;
;                |cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|                                              ; 92 (92)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck                                                            ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer        ;              ;
;                |sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|                                                       ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy                                                                     ;              ;
;             |cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|                                                           ; 12 (12)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg                                                                                                                                          ;              ;
;             |cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|                                                             ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break                                                                                                                                            ;              ;
;             |cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|                                                             ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug                                                                                                                                            ;              ;
;             |cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|                                                                   ; 56 (56)           ; 44 (44)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem                                                                                                                                                  ;              ;
;                |cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component                                                                   ;              ;
;                   |altsyncram:the_altsyncram|                                                                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                         ;              ;
;                      |altsyncram_u972:auto_generated|                                                                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_u972:auto_generated          ;              ;
;          |cpu_0_register_bank_a_module:cpu_0_register_bank_a|                                                             ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a                                                                                                                                                                             ;              ;
;             |altsyncram:the_altsyncram|                                                                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                   ;              ;
;                |altsyncram_qbf1:auto_generated|                                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_qbf1:auto_generated                                                                                                                    ;              ;
;          |cpu_0_register_bank_b_module:cpu_0_register_bank_b|                                                             ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b                                                                                                                                                                             ;              ;
;             |altsyncram:the_altsyncram|                                                                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                   ;              ;
;                |altsyncram_rbf1:auto_generated|                                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_rbf1:auto_generated                                                                                                                    ;              ;
;          |cpu_0_test_bench:the_cpu_0_test_bench|                                                                          ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench                                                                                                                                                                                          ;              ;
;          |lpm_add_sub:Add17|                                                                                              ; 66 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|cpu_0:the_cpu_0|lpm_add_sub:Add17                                                                                                                                                                                                              ;              ;
;             |add_sub_qvi:auto_generated|                                                                                  ; 66 (66)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|cpu_0:the_cpu_0|lpm_add_sub:Add17|add_sub_qvi:auto_generated                                                                                                                                                                                   ;              ;
;       |cpu_0_data_master_arbitrator:the_cpu_0_data_master|                                                                ; 430 (430)         ; 47 (47)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master                                                                                                                                                                                             ;              ;
;       |cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|                                                  ; 128 (128)         ; 47 (47)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master                                                                                                                                                                               ;              ;
;       |cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|                                                    ; 49 (49)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module                                                                                                                                                                                 ;              ;
;       |epcs_flash_controller_0:the_epcs_flash_controller_0|                                                               ; 109 (2)           ; 115 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0                                                                                                                                                                                            ;              ;
;          |altsyncram:the_boot_copier_rom|                                                                                 ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|altsyncram:the_boot_copier_rom                                                                                                                                                             ;              ;
;             |altsyncram_r951:auto_generated|                                                                              ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|altsyncram:the_boot_copier_rom|altsyncram_r951:auto_generated                                                                                                                              ;              ;
;          |epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|                                                    ; 107 (107)         ; 115 (115)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub                                                                                                                                ;              ;
;       |epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|                ; 44 (44)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port                                                                                                                                             ;              ;
;       |jtag_uart_0:the_jtag_uart_0|                                                                                       ; 144 (42)          ; 107 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|jtag_uart_0:the_jtag_uart_0                                                                                                                                                                                                                    ;              ;
;          |alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|                                                                ; 51 (51)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                    ;              ;
;          |jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|                                                                  ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r                                                                                                                                                                      ;              ;
;             |scfifo:rfifo|                                                                                                ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                         ;              ;
;                |scfifo_jr21:auto_generated|                                                                               ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                              ;              ;
;                   |a_dpfifo_q131:dpfifo|                                                                                  ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                         ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                            ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                 ;              ;
;                         |cntr_do7:count_usedw|                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                            ;              ;
;                      |cntr_1ob:rd_ptr_count|                                                                              ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                   ;              ;
;                      |cntr_1ob:wr_ptr|                                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                         ;              ;
;                      |dpram_nl21:FIFOram|                                                                                 ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                      ;              ;
;                         |altsyncram_r1m1:altsyncram1|                                                                     ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                          ;              ;
;          |jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|                                                                  ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w                                                                                                                                                                      ;              ;
;             |scfifo:wfifo|                                                                                                ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                         ;              ;
;                |scfifo_jr21:auto_generated|                                                                               ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                              ;              ;
;                   |a_dpfifo_q131:dpfifo|                                                                                  ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                         ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                            ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                 ;              ;
;                         |cntr_do7:count_usedw|                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                            ;              ;
;                      |cntr_1ob:rd_ptr_count|                                                                              ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                   ;              ;
;                      |cntr_1ob:wr_ptr|                                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                         ;              ;
;                      |dpram_nl21:FIFOram|                                                                                 ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                      ;              ;
;                         |altsyncram_r1m1:altsyncram1|                                                                     ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                          ;              ;
;       |jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave|                                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave                                                                                                                                                                     ;              ;
;       |nios2_reset_clk_0_domain_synch_module:nios2_reset_clk_0_domain_synch|                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|nios2_reset_clk_0_domain_synch_module:nios2_reset_clk_0_domain_synch                                                                                                                                                                           ;              ;
;       |opencores_i2c_fbm320:the_opencores_i2c_fbm320|                                                                     ; 253 (0)           ; 129 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320                                                                                                                                                                                                  ;              ;
;          |opencores_i2c:opencores_i2c_fbm320|                                                                             ; 253 (0)           ; 129 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320                                                                                                                                                               ;              ;
;             |i2c_master_top:i2c_master_top_inst|                                                                          ; 253 (66)          ; 129 (54)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst                                                                                                                            ;              ;
;                |i2c_master_byte_ctrl:byte_controller|                                                                     ; 187 (56)          ; 75 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller                                                                                       ;              ;
;                   |i2c_master_bit_ctrl:bit_controller|                                                                    ; 131 (131)         ; 49 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller                                                    ;              ;
;       |opencores_i2c_fbm320_avalon_slave_0_arbitrator:the_opencores_i2c_fbm320_avalon_slave_0|                            ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|opencores_i2c_fbm320_avalon_slave_0_arbitrator:the_opencores_i2c_fbm320_avalon_slave_0                                                                                                                                                         ;              ;
;       |opencores_i2c_jy901:the_opencores_i2c_jy901|                                                                       ; 257 (0)           ; 129 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901                                                                                                                                                                                                    ;              ;
;          |opencores_i2c:opencores_i2c_jy901|                                                                              ; 257 (0)           ; 129 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901                                                                                                                                                                  ;              ;
;             |i2c_master_top:i2c_master_top_inst|                                                                          ; 257 (70)          ; 129 (54)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst                                                                                                                               ;              ;
;                |i2c_master_byte_ctrl:byte_controller|                                                                     ; 187 (56)          ; 75 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller                                                                                          ;              ;
;                   |i2c_master_bit_ctrl:bit_controller|                                                                    ; 131 (131)         ; 49 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller                                                       ;              ;
;       |pio_0:the_pio_0|                                                                                                   ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|pio_0:the_pio_0                                                                                                                                                                                                                                ;              ;
;       |pio_0_s1_arbitrator:the_pio_0_s1|                                                                                  ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|pio_0_s1_arbitrator:the_pio_0_s1                                                                                                                                                                                                               ;              ;
;       |pio_1:the_pio_1|                                                                                                   ; 1 (1)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|pio_1:the_pio_1                                                                                                                                                                                                                                ;              ;
;       |pio_1_s1_arbitrator:the_pio_1_s1|                                                                                  ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|pio_1_s1_arbitrator:the_pio_1_s1                                                                                                                                                                                                               ;              ;
;       |pio_2:the_pio_2|                                                                                                   ; 2 (2)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|pio_2:the_pio_2                                                                                                                                                                                                                                ;              ;
;       |pio_2_s1_arbitrator:the_pio_2_s1|                                                                                  ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|pio_2_s1_arbitrator:the_pio_2_s1                                                                                                                                                                                                               ;              ;
;       |pio_3:the_pio_3|                                                                                                   ; 5 (5)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|pio_3:the_pio_3                                                                                                                                                                                                                                ;              ;
;       |pio_3_s1_arbitrator:the_pio_3_s1|                                                                                  ; 5 (5)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|pio_3_s1_arbitrator:the_pio_3_s1                                                                                                                                                                                                               ;              ;
;       |pio_4:the_pio_4|                                                                                                   ; 9 (9)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|pio_4:the_pio_4                                                                                                                                                                                                                                ;              ;
;       |pio_4_s1_arbitrator:the_pio_4_s1|                                                                                  ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|pio_4_s1_arbitrator:the_pio_4_s1                                                                                                                                                                                                               ;              ;
;       |sdram_0:the_sdram_0|                                                                                               ; 427 (374)         ; 242 (152)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|sdram_0:the_sdram_0                                                                                                                                                                                                                            ;              ;
;          |sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|                                                      ; 53 (53)           ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module                                                                                                                                                                  ;              ;
;       |sdram_0_s1_arbitrator:the_sdram_0_s1|                                                                              ; 117 (67)          ; 43 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1                                                                                                                                                                                                           ;              ;
;          |rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|               ; 33 (33)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1                                                                                                          ;              ;
;          |rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1| ; 17 (17)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1                                                                                            ;              ;
;       |sysid_0_control_slave_arbitrator:the_sysid_0_control_slave|                                                        ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|sysid_0_control_slave_arbitrator:the_sysid_0_control_slave                                                                                                                                                                                     ;              ;
;       |timer_0:the_timer_0|                                                                                               ; 128 (128)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|timer_0:the_timer_0                                                                                                                                                                                                                            ;              ;
;       |timer_0_s1_arbitrator:the_timer_0_s1|                                                                              ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|timer_0_s1_arbitrator:the_timer_0_s1                                                                                                                                                                                                           ;              ;
;       |tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|                                    ; 51 (51)           ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave                                                                                                                                                                 ;              ;
;       |wr2:the_wr2|                                                                                                       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|wr2:the_wr2                                                                                                                                                                                                                                    ;              ;
;       |wr2_s1_arbitrator:the_wr2_s1|                                                                                      ; 5 (5)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|wr2_s1_arbitrator:the_wr2_s1                                                                                                                                                                                                                   ;              ;
;       |wr3:the_wr3|                                                                                                       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|wr3:the_wr3                                                                                                                                                                                                                                    ;              ;
;       |wr3_s1_arbitrator:the_wr3_s1|                                                                                      ; 5 (5)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|wr3_s1_arbitrator:the_wr3_s1                                                                                                                                                                                                                   ;              ;
;       |wr4:the_wr4|                                                                                                       ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|wr4:the_wr4                                                                                                                                                                                                                                    ;              ;
;       |wr4_s1_arbitrator:the_wr4_s1|                                                                                      ; 7 (7)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|wr4_s1_arbitrator:the_wr4_s1                                                                                                                                                                                                                   ;              ;
;       |wr:the_wr|                                                                                                         ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|wr:the_wr                                                                                                                                                                                                                                      ;              ;
;       |wr_s1_arbitrator:the_wr_s1|                                                                                        ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|nios2:inst|wr_s1_arbitrator:the_wr_s1                                                                                                                                                                                                                     ;              ;
;    |pwm:inst10|                                                                                                           ; 49 (49)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|pwm:inst10                                                                                                                                                                                                                                                ;              ;
;    |pwm:inst7|                                                                                                            ; 49 (49)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|pwm:inst7                                                                                                                                                                                                                                                 ;              ;
;    |pwm:inst8|                                                                                                            ; 49 (49)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|pwm:inst8                                                                                                                                                                                                                                                 ;              ;
;    |pwm:inst9|                                                                                                            ; 49 (49)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|pwm:inst9                                                                                                                                                                                                                                                 ;              ;
;    |sld_hub:auto_hub|                                                                                                     ; 122 (81)          ; 76 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|sld_hub:auto_hub                                                                                                                                                                                                                                          ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                                           ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                  ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                                                         ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |UAV|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                ;              ;
+---------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------+
; Name                                                                                                                                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------+
; nios2:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_qtf1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512   ; cpu_0_bht_ram.mif                          ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; None                                       ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_oif1:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; Simple Dual Port ; 64           ; 18           ; 64           ; 18           ; 1152  ; cpu_0_dc_tag_ram.mif                       ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256   ; None                                       ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None                                       ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_3ag1:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; Simple Dual Port ; 128          ; 23           ; 128          ; 23           ; 2944  ; cpu_0_ic_tag_ram.mif                       ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_u972:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192  ; cpu_0_ociram_default_contents.mif          ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_qbf1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; cpu_0_rf_ram_a.mif                         ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_rbf1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; cpu_0_rf_ram_b.mif                         ;
; nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|altsyncram:the_boot_copier_rom|altsyncram_r951:auto_generated|ALTSYNCRAM                                                                                                                     ; AUTO ; ROM              ; 256          ; 32           ; --           ; --           ; 8192  ; epcs_flash_controller_0_boot_rom_synth.hex ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                       ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                         ;
+--------+-------------------------------+---------+--------------+--------------+---------------------------------+--------------------------------------------+
; Vendor ; IP Core Name                  ; Version ; Release Date ; License Type ; Entity Instance                 ; IP Include File                            ;
+--------+-------------------------------+---------+--------------+--------------+---------------------------------+--------------------------------------------+
; Altera ; ALTPLL                        ; 11.0    ; N/A          ; N/A          ; |UAV|altpll0:inst1              ; C:/Users/Ben/Desktop/final_one/altpll0.vhd ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |UAV|nios2:inst|cpu_0:the_cpu_0 ; C:/Users/Ben/Desktop/final_one/cpu_0.vhd   ;
+--------+-------------------------------+---------+--------------+--------------+---------------------------------+--------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |UAV|nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+----------------------------------------------------------------------------------+
; Name             ; c_state.ST_IDLE ; c_state.ST_STOP ; c_state.ST_ACK ; c_state.ST_WRITE ; c_state.ST_READ ; c_state.ST_START                                                                 ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+----------------------------------------------------------------------------------+
; c_state.ST_IDLE  ; 0               ; 0               ; 0              ; 0                ; 0               ; 0                                                                                ;
; c_state.ST_START ; 1               ; 0               ; 0              ; 0                ; 0               ; 1                                                                                ;
; c_state.ST_READ  ; 1               ; 0               ; 0              ; 0                ; 1               ; 0                                                                                ;
; c_state.ST_WRITE ; 1               ; 0               ; 0              ; 1                ; 0               ; 0                                                                                ;
; c_state.ST_ACK   ; 1               ; 0               ; 1              ; 0                ; 0               ; 0                                                                                ;
; c_state.ST_STOP  ; 1               ; 1               ; 0              ; 0                ; 0               ; 0                                                                                ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+----------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |UAV|nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|c_state ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+-------------------------------------------------------------------------------------+
; Name             ; c_state.ST_IDLE ; c_state.ST_STOP ; c_state.ST_ACK ; c_state.ST_WRITE ; c_state.ST_READ ; c_state.ST_START                                                                    ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+-------------------------------------------------------------------------------------+
; c_state.ST_IDLE  ; 0               ; 0               ; 0              ; 0                ; 0               ; 0                                                                                   ;
; c_state.ST_START ; 1               ; 0               ; 0              ; 0                ; 0               ; 1                                                                                   ;
; c_state.ST_READ  ; 1               ; 0               ; 0              ; 0                ; 1               ; 0                                                                                   ;
; c_state.ST_WRITE ; 1               ; 0               ; 0              ; 1                ; 0               ; 0                                                                                   ;
; c_state.ST_ACK   ; 1               ; 0               ; 1              ; 0                ; 0               ; 0                                                                                   ;
; c_state.ST_STOP  ; 1               ; 1               ; 0              ; 0                ; 0               ; 0                                                                                   ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                     ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_reset_clk_0_domain_synch_module:nios2_reset_clk_0_domain_synch|data_out                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]        ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_reset_clk_0_domain_synch_module:nios2_reset_clk_0_domain_synch|data_in_d1                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1         ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_write                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; yes                                                              ; yes                                        ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; yes                                                              ; yes                                        ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|US_100_UART:the_US_100_UART|US_100_UART_rx:the_US_100_UART_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2:inst|HC_12:the_HC_12|HC_12_rx:the_HC_12_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|US_100_UART:the_US_100_UART|US_100_UART_rx:the_US_100_UART_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2:inst|HC_12:the_HC_12|HC_12_rx:the_HC_12_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                ; Reason for Removal                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[0..35]                                                  ; Lost fanout                                                                                                                                                         ;
; nios2:inst|sdram_0:the_sdram_0|i_addr[4,5]                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                              ;
; nios2:inst|pio_0:the_pio_0|readdata[4..8,10..31]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|cpu_0:the_cpu_0|E_control_reg_rddata[7..31]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|cpu_0:the_cpu_0|M_control_reg_rddata[7..31]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|cpu_0:the_cpu_0|E_ctrl_br_always_pred_taken                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|cpu_0:the_cpu_0|M_ctrl_br_always_pred_taken                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|internal_trc_im_addr[0..6]                                          ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|internal_trc_wrap                                                   ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_goto1                                                      ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_break_pulse                                                ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_goto0                                                      ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk|xbrk_break                                                      ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk|E_xbrk_goto0                                                    ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk|E_xbrk_goto1                                                    ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk|M_xbrk_goto0                                                    ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk|M_xbrk_goto1                                                    ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|US_100_UART:the_US_100_UART|US_100_UART_regs:the_US_100_UART_regs|readdata[10..15]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|HC_12:the_HC_12|HC_12_regs:the_HC_12_regs|readdata[10..15]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[0..16]                                                ; Lost fanout                                                                                                                                                         ;
; nios2:inst|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_in_a_write_cycle                                                                ; Lost fanout                                                                                                                                                         ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rst1                                                                                  ; Merged with nios2:inst|cpu_0:the_cpu_0|clr_break_line                                                                                                               ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[7]                                    ; Merged with nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[8]               ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[8]                                    ; Merged with nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[9]               ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[9]                                    ; Merged with nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[10]              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[10]                                   ; Merged with nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[11]              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[11]                                   ; Merged with nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[12]              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[12]                                   ; Merged with nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[13]              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[13]                                   ; Merged with nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[14]              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[14]                                   ; Merged with nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[15]              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[15]                                   ; Merged with nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[16]              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[16]                                   ; Merged with nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[17]              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[17]                                   ; Merged with nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[18]              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[18]                                   ; Merged with nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[19]              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[19]                                   ; Merged with nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[20]              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[20]                                   ; Merged with nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[21]              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[21]                                   ; Merged with nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[22]              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[22]                                   ; Merged with nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[23]              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[23]                                   ; Merged with nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[24]              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[24]                                   ; Merged with nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[25]              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[25]                                   ; Merged with nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[26]              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[26]                                   ; Merged with nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[27]              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[27]                                   ; Merged with nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[28]              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[28]                                   ; Merged with nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[29]              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[29]                                   ; Merged with nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[30]              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[30]                                   ; Merged with nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[31]              ;
; nios2:inst|wr4_s1_arbitrator:the_wr4_s1|d1_wr4_s1_end_xfer                                                                                                                   ; Merged with nios2:inst|wr4_s1_arbitrator:the_wr4_s1|d1_reasons_to_wait                                                                                              ;
; nios2:inst|wr3_s1_arbitrator:the_wr3_s1|d1_wr3_s1_end_xfer                                                                                                                   ; Merged with nios2:inst|wr3_s1_arbitrator:the_wr3_s1|d1_reasons_to_wait                                                                                              ;
; nios2:inst|wr2_s1_arbitrator:the_wr2_s1|d1_wr2_s1_end_xfer                                                                                                                   ; Merged with nios2:inst|wr2_s1_arbitrator:the_wr2_s1|d1_reasons_to_wait                                                                                              ;
; nios2:inst|wr_s1_arbitrator:the_wr_s1|d1_wr_s1_end_xfer                                                                                                                      ; Merged with nios2:inst|wr_s1_arbitrator:the_wr_s1|d1_reasons_to_wait                                                                                                ;
; nios2:inst|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_tri_state_bridge_0_avalon_slave_end_xfer                                        ; Merged with nios2:inst|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_reasons_to_wait                                            ;
; nios2:inst|timer_0_s1_arbitrator:the_timer_0_s1|d1_timer_0_s1_end_xfer                                                                                                       ; Merged with nios2:inst|timer_0_s1_arbitrator:the_timer_0_s1|d1_reasons_to_wait                                                                                      ;
; nios2:inst|sysid_0_control_slave_arbitrator:the_sysid_0_control_slave|d1_sysid_0_control_slave_end_xfer                                                                      ; Merged with nios2:inst|sysid_0_control_slave_arbitrator:the_sysid_0_control_slave|d1_reasons_to_wait                                                                ;
; nios2:inst|sdram_0:the_sdram_0|i_addr[0..3,6..11]                                                                                                                            ; Merged with nios2:inst|sdram_0:the_sdram_0|i_addr[12]                                                                                                               ;
; nios2:inst|pio_4_s1_arbitrator:the_pio_4_s1|d1_pio_4_s1_end_xfer                                                                                                             ; Merged with nios2:inst|pio_4_s1_arbitrator:the_pio_4_s1|d1_reasons_to_wait                                                                                          ;
; nios2:inst|pio_3_s1_arbitrator:the_pio_3_s1|d1_pio_3_s1_end_xfer                                                                                                             ; Merged with nios2:inst|pio_3_s1_arbitrator:the_pio_3_s1|d1_reasons_to_wait                                                                                          ;
; nios2:inst|pio_2_s1_arbitrator:the_pio_2_s1|d1_pio_2_s1_end_xfer                                                                                                             ; Merged with nios2:inst|pio_2_s1_arbitrator:the_pio_2_s1|d1_reasons_to_wait                                                                                          ;
; nios2:inst|pio_1_s1_arbitrator:the_pio_1_s1|d1_pio_1_s1_end_xfer                                                                                                             ; Merged with nios2:inst|pio_1_s1_arbitrator:the_pio_1_s1|d1_reasons_to_wait                                                                                          ;
; nios2:inst|pio_0_s1_arbitrator:the_pio_0_s1|d1_pio_0_s1_end_xfer                                                                                                             ; Merged with nios2:inst|pio_0_s1_arbitrator:the_pio_0_s1|d1_reasons_to_wait                                                                                          ;
; nios2:inst|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|d1_epcs_flash_controller_0_epcs_control_port_end_xfer          ; Merged with nios2:inst|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|d1_reasons_to_wait                        ;
; nios2:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|d1_cpu_0_jtag_debug_module_end_xfer                                                                ; Merged with nios2:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|d1_reasons_to_wait                                                            ;
; nios2:inst|addr4_s1_arbitrator:the_addr4_s1|d1_addr4_s1_end_xfer                                                                                                             ; Merged with nios2:inst|addr4_s1_arbitrator:the_addr4_s1|d1_reasons_to_wait                                                                                          ;
; nios2:inst|addr3_s1_arbitrator:the_addr3_s1|d1_addr3_s1_end_xfer                                                                                                             ; Merged with nios2:inst|addr3_s1_arbitrator:the_addr3_s1|d1_reasons_to_wait                                                                                          ;
; nios2:inst|addr2_s1_arbitrator:the_addr2_s1|d1_addr2_s1_end_xfer                                                                                                             ; Merged with nios2:inst|addr2_s1_arbitrator:the_addr2_s1|d1_reasons_to_wait                                                                                          ;
; nios2:inst|addr_s1_arbitrator:the_addr_s1|d1_addr_s1_end_xfer                                                                                                                ; Merged with nios2:inst|addr_s1_arbitrator:the_addr_s1|d1_reasons_to_wait                                                                                            ;
; nios2:inst|US_100_UART:the_US_100_UART|US_100_UART_rx:the_US_100_UART_rx|delayed_unxsync_rxdxx2                                                                              ; Merged with nios2:inst|US_100_UART:the_US_100_UART|US_100_UART_rx:the_US_100_UART_rx|delayed_unxsync_rxdxx1                                                         ;
; nios2:inst|US_100_UART_s1_arbitrator:the_US_100_UART_s1|d1_US_100_UART_s1_end_xfer                                                                                           ; Merged with nios2:inst|US_100_UART_s1_arbitrator:the_US_100_UART_s1|d1_reasons_to_wait                                                                              ;
; nios2:inst|HC_12:the_HC_12|HC_12_rx:the_HC_12_rx|delayed_unxsync_rxdxx2                                                                                                      ; Merged with nios2:inst|HC_12:the_HC_12|HC_12_rx:the_HC_12_rx|delayed_unxsync_rxdxx1                                                                                 ;
; nios2:inst|HC_12_s1_arbitrator:the_HC_12_s1|d1_HC_12_s1_end_xfer                                                                                                             ; Merged with nios2:inst|HC_12_s1_arbitrator:the_HC_12_s1|d1_reasons_to_wait                                                                                          ;
; nios2:inst|sdram_0:the_sdram_0|i_next[2]                                                                                                                                     ; Merged with nios2:inst|sdram_0:the_sdram_0|i_next[0]                                                                                                                ;
; nios2:inst|sdram_0:the_sdram_0|m_next[2,5,6,8]                                                                                                                               ; Merged with nios2:inst|sdram_0:the_sdram_0|m_next[1]                                                                                                                ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_6        ; Merged with nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_6 ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_5        ; Merged with nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_5 ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_4        ; Merged with nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_4 ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_3        ; Merged with nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_3 ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_2        ; Merged with nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_2 ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_1        ; Merged with nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_1 ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_0        ; Merged with nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_0 ;
; nios2:inst|cpu_0:the_cpu_0|D_ctrl_jmp_direct                                                                                                                                 ; Merged with nios2:inst|cpu_0:the_cpu_0|D_ctrl_a_not_src                                                                                                             ;
; nios2:inst|cpu_0:the_cpu_0|D_ctrl_b_not_src                                                                                                                                  ; Merged with nios2:inst|cpu_0:the_cpu_0|D_ctrl_b_is_dst                                                                                                              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|trigger_state                                                 ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|internal_dbrk_break                                             ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|trigbrktype                                                   ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|epcs_flash_controller_0_epcs_control_port_arb_share_counter[2] ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter[2]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|slowcount[1]                                      ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|pio_0:the_pio_0|readdata[9]                                                                                                                                       ; Merged with nios2:inst|cpu_0:the_cpu_0|clr_break_line                                                                                                               ;
; Total Number of Removed Registers = 241                                                                                                                                      ;                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                 ; Reason for Removal        ; Registers Removed due to This Register                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; nios2:inst|cpu_0:the_cpu_0|E_control_reg_rddata[31]                                                                           ; Stuck at GND              ; nios2:inst|cpu_0:the_cpu_0|M_control_reg_rddata[31]                                                                              ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                  ;
; nios2:inst|cpu_0:the_cpu_0|E_control_reg_rddata[30]                                                                           ; Stuck at GND              ; nios2:inst|cpu_0:the_cpu_0|M_control_reg_rddata[30]                                                                              ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                  ;
; nios2:inst|cpu_0:the_cpu_0|E_control_reg_rddata[29]                                                                           ; Stuck at GND              ; nios2:inst|cpu_0:the_cpu_0|M_control_reg_rddata[29]                                                                              ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                  ;
; nios2:inst|cpu_0:the_cpu_0|E_control_reg_rddata[28]                                                                           ; Stuck at GND              ; nios2:inst|cpu_0:the_cpu_0|M_control_reg_rddata[28]                                                                              ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                  ;
; nios2:inst|cpu_0:the_cpu_0|E_control_reg_rddata[27]                                                                           ; Stuck at GND              ; nios2:inst|cpu_0:the_cpu_0|M_control_reg_rddata[27]                                                                              ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                  ;
; nios2:inst|cpu_0:the_cpu_0|E_control_reg_rddata[26]                                                                           ; Stuck at GND              ; nios2:inst|cpu_0:the_cpu_0|M_control_reg_rddata[26]                                                                              ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                  ;
; nios2:inst|cpu_0:the_cpu_0|E_control_reg_rddata[25]                                                                           ; Stuck at GND              ; nios2:inst|cpu_0:the_cpu_0|M_control_reg_rddata[25]                                                                              ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                  ;
; nios2:inst|cpu_0:the_cpu_0|E_control_reg_rddata[24]                                                                           ; Stuck at GND              ; nios2:inst|cpu_0:the_cpu_0|M_control_reg_rddata[24]                                                                              ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                  ;
; nios2:inst|cpu_0:the_cpu_0|E_control_reg_rddata[23]                                                                           ; Stuck at GND              ; nios2:inst|cpu_0:the_cpu_0|M_control_reg_rddata[23]                                                                              ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                  ;
; nios2:inst|cpu_0:the_cpu_0|E_control_reg_rddata[22]                                                                           ; Stuck at GND              ; nios2:inst|cpu_0:the_cpu_0|M_control_reg_rddata[22]                                                                              ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                  ;
; nios2:inst|cpu_0:the_cpu_0|E_control_reg_rddata[21]                                                                           ; Stuck at GND              ; nios2:inst|cpu_0:the_cpu_0|M_control_reg_rddata[21]                                                                              ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                  ;
; nios2:inst|cpu_0:the_cpu_0|E_control_reg_rddata[20]                                                                           ; Stuck at GND              ; nios2:inst|cpu_0:the_cpu_0|M_control_reg_rddata[20]                                                                              ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                  ;
; nios2:inst|cpu_0:the_cpu_0|E_control_reg_rddata[19]                                                                           ; Stuck at GND              ; nios2:inst|cpu_0:the_cpu_0|M_control_reg_rddata[19]                                                                              ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                  ;
; nios2:inst|cpu_0:the_cpu_0|E_control_reg_rddata[18]                                                                           ; Stuck at GND              ; nios2:inst|cpu_0:the_cpu_0|M_control_reg_rddata[18]                                                                              ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                  ;
; nios2:inst|cpu_0:the_cpu_0|E_control_reg_rddata[17]                                                                           ; Stuck at GND              ; nios2:inst|cpu_0:the_cpu_0|M_control_reg_rddata[17]                                                                              ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                  ;
; nios2:inst|cpu_0:the_cpu_0|E_control_reg_rddata[16]                                                                           ; Stuck at GND              ; nios2:inst|cpu_0:the_cpu_0|M_control_reg_rddata[16]                                                                              ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                  ;
; nios2:inst|cpu_0:the_cpu_0|E_control_reg_rddata[15]                                                                           ; Stuck at GND              ; nios2:inst|cpu_0:the_cpu_0|M_control_reg_rddata[15]                                                                              ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                  ;
; nios2:inst|cpu_0:the_cpu_0|E_control_reg_rddata[14]                                                                           ; Stuck at GND              ; nios2:inst|cpu_0:the_cpu_0|M_control_reg_rddata[14]                                                                              ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                  ;
; nios2:inst|cpu_0:the_cpu_0|E_control_reg_rddata[13]                                                                           ; Stuck at GND              ; nios2:inst|cpu_0:the_cpu_0|M_control_reg_rddata[13]                                                                              ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                  ;
; nios2:inst|cpu_0:the_cpu_0|E_control_reg_rddata[12]                                                                           ; Stuck at GND              ; nios2:inst|cpu_0:the_cpu_0|M_control_reg_rddata[12]                                                                              ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                  ;
; nios2:inst|cpu_0:the_cpu_0|E_control_reg_rddata[11]                                                                           ; Stuck at GND              ; nios2:inst|cpu_0:the_cpu_0|M_control_reg_rddata[11]                                                                              ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                  ;
; nios2:inst|cpu_0:the_cpu_0|E_control_reg_rddata[10]                                                                           ; Stuck at GND              ; nios2:inst|cpu_0:the_cpu_0|M_control_reg_rddata[10]                                                                              ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                  ;
; nios2:inst|cpu_0:the_cpu_0|E_control_reg_rddata[9]                                                                            ; Stuck at GND              ; nios2:inst|cpu_0:the_cpu_0|M_control_reg_rddata[9]                                                                               ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                  ;
; nios2:inst|cpu_0:the_cpu_0|E_control_reg_rddata[8]                                                                            ; Stuck at GND              ; nios2:inst|cpu_0:the_cpu_0|M_control_reg_rddata[8]                                                                               ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                  ;
; nios2:inst|cpu_0:the_cpu_0|E_control_reg_rddata[7]                                                                            ; Stuck at GND              ; nios2:inst|cpu_0:the_cpu_0|M_control_reg_rddata[7]                                                                               ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                  ;
; nios2:inst|cpu_0:the_cpu_0|E_ctrl_br_always_pred_taken                                                                        ; Stuck at GND              ; nios2:inst|cpu_0:the_cpu_0|M_ctrl_br_always_pred_taken                                                                           ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                  ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_break_pulse ; Stuck at GND              ; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|internal_dbrk_break ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3311  ;
; Number of registers using Synchronous Clear  ; 89    ;
; Number of registers using Synchronous Load   ; 428   ;
; Number of registers using Asynchronous Clear ; 2469  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2269  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                   ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; nios2:inst|timer_0:the_timer_0|internal_counter[0]                                                                                                                                  ; 3       ;
; nios2:inst|timer_0:the_timer_0|internal_counter[1]                                                                                                                                  ; 3       ;
; nios2:inst|timer_0:the_timer_0|internal_counter[2]                                                                                                                                  ; 3       ;
; nios2:inst|timer_0:the_timer_0|internal_counter[3]                                                                                                                                  ; 3       ;
; nios2:inst|timer_0:the_timer_0|internal_counter[6]                                                                                                                                  ; 3       ;
; nios2:inst|timer_0:the_timer_0|internal_counter[8]                                                                                                                                  ; 3       ;
; nios2:inst|timer_0:the_timer_0|internal_counter[9]                                                                                                                                  ; 3       ;
; nios2:inst|timer_0:the_timer_0|internal_counter[14]                                                                                                                                 ; 3       ;
; nios2:inst|timer_0:the_timer_0|internal_counter[15]                                                                                                                                 ; 3       ;
; nios2:inst|sdram_0:the_sdram_0|m_cmd[1]                                                                                                                                             ; 2       ;
; nios2:inst|sdram_0:the_sdram_0|m_cmd[3]                                                                                                                                             ; 1       ;
; nios2:inst|sdram_0:the_sdram_0|m_cmd[0]                                                                                                                                             ; 2       ;
; nios2:inst|sdram_0:the_sdram_0|m_cmd[2]                                                                                                                                             ; 2       ;
; nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|epcs_slave_select_reg[0]                                 ; 2       ;
; nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|stateZero                                                ; 1       ;
; nios2:inst|US_100_UART:the_US_100_UART|US_100_UART_tx:the_US_100_UART_tx|txd                                                                                                        ; 1       ;
; nios2:inst|HC_12:the_HC_12|HC_12_tx:the_HC_12_tx|txd                                                                                                                                ; 1       ;
; nios2:inst|sdram_0:the_sdram_0|m_state[0]                                                                                                                                           ; 62      ;
; nios2:inst|sdram_0:the_sdram_0|i_cmd[1]                                                                                                                                             ; 1       ;
; nios2:inst|sdram_0:the_sdram_0|i_cmd[3]                                                                                                                                             ; 1       ;
; nios2:inst|sdram_0:the_sdram_0|m_next[0]                                                                                                                                            ; 7       ;
; nios2:inst|sdram_0:the_sdram_0|i_cmd[0]                                                                                                                                             ; 1       ;
; nios2:inst|sdram_0:the_sdram_0|i_cmd[2]                                                                                                                                             ; 1       ;
; nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|epcs_slave_select_holding_reg[0]                         ; 1       ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|fifo_contains_ones_n               ; 13      ;
; nios2:inst|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|epcs_flash_controller_0_epcs_control_port_arb_addend[0]               ; 5       ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|fifo_contains_ones_n ; 5       ;
; nios2:inst|US_100_UART:the_US_100_UART|US_100_UART_tx:the_US_100_UART_tx|pre_txd                                                                                                    ; 2       ;
; nios2:inst|HC_12:the_HC_12|HC_12_tx:the_HC_12_tx|pre_txd                                                                                                                            ; 2       ;
; nios2:inst|sdram_0:the_sdram_0|i_addr[12]                                                                                                                                           ; 8       ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|t_dav                                                                                                                                        ; 4       ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                     ; 11      ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_addend[0]                                                                                                            ; 6       ;
; nios2:inst|sdram_0:the_sdram_0|refresh_counter[12]                                                                                                                                  ; 2       ;
; nios2:inst|sdram_0:the_sdram_0|refresh_counter[9]                                                                                                                                   ; 2       ;
; nios2:inst|sdram_0:the_sdram_0|refresh_counter[8]                                                                                                                                   ; 2       ;
; nios2:inst|sdram_0:the_sdram_0|refresh_counter[7]                                                                                                                                   ; 2       ;
; nios2:inst|sdram_0:the_sdram_0|refresh_counter[3]                                                                                                                                   ; 2       ;
; nios2:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]                                                                     ; 5       ;
; nios2:inst|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_arb_addend[0]                                             ; 6       ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|internal_av_waitrequest                                                                                                                      ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|M_pipe_flush                                                                                                                                             ; 52      ;
; nios2:inst|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|epcs_flash_controller_0_epcs_control_port_reg_firsttransfer           ; 2       ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_reg_firsttransfer                                                                                                        ; 1       ;
; nios2:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_reg_firsttransfer                                                                 ; 2       ;
; nios2:inst|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_reg_firsttransfer                                         ; 1       ;
; nios2:inst|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                           ; 11      ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rst2                                                                                         ; 3       ;
; nios2:inst|cpu_0:the_cpu_0|M_pipe_flush_waddr[10]                                                                                                                                   ; 1       ;
; nios2:inst|cpu_0:the_cpu_0|ic_tag_clr_valid_bits                                                                                                                                    ; 1       ;
; nios2:inst|cpu_0:the_cpu_0|ic_tag_wraddress[6]                                                                                                                                      ; 1       ;
; nios2:inst|cpu_0:the_cpu_0|M_pipe_flush_waddr[9]                                                                                                                                    ; 1       ;
; nios2:inst|cpu_0:the_cpu_0|M_pipe_flush_waddr[17]                                                                                                                                   ; 1       ;
; nios2:inst|cpu_0:the_cpu_0|M_pipe_flush_waddr[24]                                                                                                                                   ; 1       ;
; nios2:inst|US_100_UART:the_US_100_UART|US_100_UART_tx:the_US_100_UART_tx|internal_tx_ready                                                                                          ; 6       ;
; nios2:inst|HC_12:the_HC_12|HC_12_tx:the_HC_12_tx|internal_tx_ready                                                                                                                  ; 6       ;
; nios2:inst|cpu_0:the_cpu_0|clr_break_line                                                                                                                                           ; 7       ;
; nios2:inst|cpu_0:the_cpu_0|A_wr_dst_reg_from_M                                                                                                                                      ; 66      ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[0]                                           ; 2       ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[1]                                           ; 2       ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[2]                                           ; 2       ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[3]                                           ; 2       ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[4]                                           ; 2       ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[5]                                           ; 2       ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[6]                                           ; 2       ;
; nios2:inst|US_100_UART:the_US_100_UART|US_100_UART_tx:the_US_100_UART_tx|tx_shift_empty                                                                                             ; 2       ;
; nios2:inst|HC_12:the_HC_12|HC_12_tx:the_HC_12_tx|tx_shift_empty                                                                                                                     ; 2       ;
; nios2:inst|timer_0:the_timer_0|period_l_register[3]                                                                                                                                 ; 2       ;
; nios2:inst|timer_0:the_timer_0|period_l_register[2]                                                                                                                                 ; 2       ;
; nios2:inst|timer_0:the_timer_0|period_l_register[1]                                                                                                                                 ; 2       ;
; nios2:inst|timer_0:the_timer_0|period_l_register[9]                                                                                                                                 ; 2       ;
; nios2:inst|timer_0:the_timer_0|period_l_register[0]                                                                                                                                 ; 2       ;
; nios2:inst|timer_0:the_timer_0|period_l_register[8]                                                                                                                                 ; 2       ;
; nios2:inst|timer_0:the_timer_0|period_l_register[15]                                                                                                                                ; 2       ;
; nios2:inst|timer_0:the_timer_0|period_l_register[6]                                                                                                                                 ; 2       ;
; nios2:inst|timer_0:the_timer_0|period_l_register[14]                                                                                                                                ; 2       ;
; sld_hub:auto_hub|tdo                                                                                                                                                                ; 2       ;
; Total number of inverted registers = 77                                                                                                                                             ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                                                                                                                                                                              ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; |UAV|nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                    ;                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; |UAV|nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[3]     ;                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; |UAV|nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[16] ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |UAV|nios2:inst|cpu_0:the_cpu_0|internal_d_byteenable[0]                                                                                                                                                                ;                            ;
; 3:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; |UAV|nios2:inst|cpu_0:the_cpu_0|d_address_tag_field[6]                                                                                                                                                                  ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |UAV|nios2:inst|cpu_0:the_cpu_0|M_mem_byte_en[0]                                                                                                                                                                        ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |UAV|nios2:inst|cpu_0:the_cpu_0|A_slow_inst_result[6]                                                                                                                                                                   ;                            ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; |UAV|nios2:inst|cpu_0:the_cpu_0|D_iw[29]                                                                                                                                                                                ;                            ;
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; |UAV|nios2:inst|cpu_0:the_cpu_0|A_inst_result[19]                                                                                                                                                                       ;                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; |UAV|nios2:inst|cpu_0:the_cpu_0|A_inst_result[0]                                                                                                                                                                        ;                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; |UAV|nios2:inst|US_100_UART:the_US_100_UART|US_100_UART_rx:the_US_100_UART_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]                                                                                    ;                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; |UAV|nios2:inst|HC_12:the_HC_12|HC_12_rx:the_HC_12_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]                                                                                                            ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |UAV|nios2:inst|cpu_0:the_cpu_0|ic_fill_ap_cnt[0]                                                                                                                                                                       ;                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |UAV|nios2:inst|cpu_0:the_cpu_0|ic_fill_ap_offset[0]                                                                                                                                                                    ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; |UAV|nios2:inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                                                                                                                ;                            ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; |UAV|nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|data_to_cpu[11]                                                                         ;                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; |UAV|nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|data_to_cpu[9]                                                                          ;                            ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; |UAV|nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|data_to_cpu[0]                                                                          ;                            ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; |UAV|nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|data_to_cpu[3]                                                                          ;                            ;
; 8:1                ; 6 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; |UAV|nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|wb_dat_o[3]                                                                         ;                            ;
; 8:1                ; 10 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; |UAV|nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|wb_dat_o[7]                                                                         ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |UAV|nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|shift_reg[6]                                                                            ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |UAV|nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                 ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |UAV|nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|prer[5]                                                                                ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |UAV|nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|prer[6]                                                                             ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |UAV|nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|prer[8]                                                                                ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |UAV|nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|prer[15]                                                                            ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |UAV|nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|ctr[4]                                                                                 ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |UAV|nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|ctr[6]                                                                              ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |UAV|nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|txr[2]                                                                                 ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |UAV|nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|txr[7]                                                                              ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |UAV|nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|cr[0]                                                                                  ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |UAV|nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                           ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |UAV|nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[0]                                             ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |UAV|nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|cr[1]                                                                               ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |UAV|nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                        ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |UAV|nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|sr[5]                                          ;                            ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; |UAV|nios2:inst|sdram_0:the_sdram_0|i_refs[1]                                                                                                                                                                           ;                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |UAV|nios2:inst|cpu_0:the_cpu_0|internal_d_writedata[10]                                                                                                                                                                ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |UAV|nios2:inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[2]                                                                                                                                                                     ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |UAV|nios2:inst|cpu_0:the_cpu_0|A_dc_rd_addr_cnt[3]                                                                                                                                                                     ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |UAV|nios2:inst|cpu_0:the_cpu_0|A_dc_rd_data_cnt[1]                                                                                                                                                                     ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |UAV|nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[5]     ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |UAV|nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]  ;                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |UAV|nios2:inst|cpu_0:the_cpu_0|ic_tag_wraddress[3]                                                                                                                                                                     ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |UAV|nios2:inst|US_100_UART:the_US_100_UART|US_100_UART_tx:the_US_100_UART_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7]                                                                            ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |UAV|nios2:inst|HC_12:the_HC_12|HC_12_tx:the_HC_12_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6]                                                                                                    ;                            ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|internal_MonDReg[13]                                                                                      ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|internal_MonDReg[25]                                                                                      ;                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; |UAV|nios2:inst|cpu_0:the_cpu_0|E_src2[29]                                                                                                                                                                              ;                            ;
; 8:1                ; 6 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; |UAV|nios2:inst|cpu_0:the_cpu_0|E_control_reg_rddata[4]                                                                                                                                                                 ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |UAV|nios2:inst|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|cfi_flash_0_s1_wait_counter[3]                                                                                           ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |UAV|nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]         ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |UAV|nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]      ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |UAV|nios2:inst|cpu_0:the_cpu_0|M_st_data[25]                                                                                                                                                                           ;                            ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|internal_MonDReg[29]                                                                                      ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[36]     ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[33]     ;                            ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[11]     ;                            ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[28]     ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; |UAV|nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|cr[5]                                                                                  ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; |UAV|nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|cr[5]                                                                               ;                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; |UAV|nios2:inst|cpu_0:the_cpu_0|d_address_offset_field[1]                                                                                                                                                               ;                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; |UAV|nios2:inst|cpu_0:the_cpu_0|E_src1[29]                                                                                                                                                                              ;                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[3]                                                                                                ;                            ;
; 9:1                ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; |UAV|nios2:inst|sdram_0:the_sdram_0|i_count[0]                                                                                                                                                                          ;                            ;
; 10:1               ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; |UAV|nios2:inst|sdram_0:the_sdram_0|i_state[0]                                                                                                                                                                          ;                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[14]                                                                                   ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |UAV|nios2:inst|cpu_0:the_cpu_0|M_mem_byte_en[2]                                                                                                                                                                        ;                            ;
; 6:1                ; 15 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; |UAV|nios2:inst|cpu_0:the_cpu_0|F_pc[19]                                                                                                                                                                                ;                            ;
; 6:1                ; 21 bits   ; 84 LEs        ; 84 LEs               ; 0 LEs                  ; |UAV|nios2:inst|cpu_0:the_cpu_0|M_pipe_flush_waddr[23]                                                                                                                                                                  ;                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; |UAV|nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                 ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; |UAV|nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                 ;                            ;
; 258:1              ; 4 bits    ; 688 LEs       ; 4 LEs                ; 684 LEs                ; |UAV|nios2:inst|sdram_0:the_sdram_0|m_dqm[0]                                                                                                                                                                            ;                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; |UAV|nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[2]                                       ;                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; |UAV|nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[2]                                    ;                            ;
; 260:1              ; 4 bits    ; 692 LEs       ; 8 LEs                ; 684 LEs                ; |UAV|nios2:inst|sdram_0:the_sdram_0|m_addr[11]                                                                                                                                                                          ;                            ;
; 261:1              ; 2 bits    ; 348 LEs       ; 4 LEs                ; 344 LEs                ; |UAV|nios2:inst|sdram_0:the_sdram_0|m_addr[5]                                                                                                                                                                           ;                            ;
; 261:1              ; 7 bits    ; 1218 LEs      ; 21 LEs               ; 1197 LEs               ; |UAV|nios2:inst|sdram_0:the_sdram_0|m_addr[8]                                                                                                                                                                           ;                            ;
; 517:1              ; 2 bits    ; 688 LEs       ; 26 LEs               ; 662 LEs                ; |UAV|nios2:inst|sdram_0:the_sdram_0|m_state[7]                                                                                                                                                                          ;                            ;
; 519:1              ; 9 bits    ; 3114 LEs      ; 0 LEs                ; 3114 LEs               ; |UAV|nios2:inst|sdram_0:the_sdram_0|active_addr[0]                                                                                                                                                                      ;                            ;
; 518:1              ; 2 bits    ; 690 LEs       ; 54 LEs               ; 636 LEs                ; |UAV|nios2:inst|sdram_0:the_sdram_0|m_state[2]                                                                                                                                                                          ;                            ;
; 266:1              ; 34 bits   ; 6018 LEs      ; 0 LEs                ; 6018 LEs               ; |UAV|nios2:inst|sdram_0:the_sdram_0|active_addr[18]                                                                                                                                                                     ;                            ;
; 521:1              ; 2 bits    ; 694 LEs       ; 12 LEs               ; 682 LEs                ; |UAV|nios2:inst|sdram_0:the_sdram_0|m_state[4]                                                                                                                                                                          ;                            ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; |UAV|nios2:inst|sdram_0:the_sdram_0|i_cmd[3]                                                                                                                                                                            ;                            ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |UAV|nios2:inst|cpu_0:the_cpu_0|M_pipe_flush_waddr[17]                                                                                                                                                                  ;                            ;
; 259:1              ; 16 bits   ; 2752 LEs      ; 32 LEs               ; 2720 LEs               ; |UAV|nios2:inst|sdram_0:the_sdram_0|m_data[11]                                                                                                                                                                          ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |UAV|nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd                                          ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |UAV|nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd                                       ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |UAV|nios2:inst|sdram_0:the_sdram_0|module_input1[16]                                                                                                                                                                   ;                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |UAV|nios2:inst|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|epcs_flash_controller_0_epcs_control_port_arb_share_counter_next_value[0]                            ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |UAV|nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_share_counter_next_value[1]                                                                                                                         ;                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |UAV|nios2:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter_next_value[2]                                                                                  ;                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |UAV|nios2:inst|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_arb_share_counter_next_value[2]                                                          ;                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |UAV|nios2:inst|cpu_0:the_cpu_0|E_logic_result[29]                                                                                                                                                                      ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cfgdout[19]                                                                                               ;                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; |UAV|nios2:inst|cpu_0:the_cpu_0|F_iw[16]                                                                                                                                                                                ;                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; |UAV|nios2:inst|cpu_0:the_cpu_0|dc_data_rd_port_addr[7]                                                                                                                                                                 ;                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |UAV|nios2:inst|cpu_0:the_cpu_0|dc_data_wr_port_addr[4]                                                                                                                                                                 ;                            ;
; 3:1                ; 35 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; |UAV|nios2:inst|cpu_0:the_cpu_0|dc_data_wr_port_data[13]                                                                                                                                                                ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |UAV|nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|A_WE_StdLogicVector                                               ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |UAV|nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|A_WE_StdLogicVector                                 ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |UAV|nios2:inst|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_arb_share_set_values[2]                                                                  ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; |UAV|nios2:inst|cpu_0:the_cpu_0|D_dst_regnum[4]                                                                                                                                                                         ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |UAV|nios2:inst|cpu_0:the_cpu_0|dc_data_wr_port_byte_en[2]                                                                                                                                                              ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|readdata[6]                                                                                                                                         ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |UAV|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|readdata[2]                                                                                                                                         ;                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; |UAV|nios2:inst|cpu_0:the_cpu_0|D_src2_reg[25]                                                                                                                                                                          ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; |UAV|nios2:inst|cpu_0:the_cpu_0|A_wr_data_unfiltered[11]                                                                                                                                                                ;                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; |UAV|nios2:inst|cpu_0:the_cpu_0|A_wr_data_unfiltered[16]                                                                                                                                                                ;                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |UAV|nios2:inst|cpu_0:the_cpu_0|A_wr_data_unfiltered[0]                                                                                                                                                                 ;                            ;
; 6:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; |UAV|nios2:inst|cpu_0:the_cpu_0|A_WE_StdLogicVector                                                                                                                                                                     ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+---------------------------------------------------+
; Source assignments for nios2:inst|HC_12:the_HC_12 ;
+-----------------------------+-------+------+------+
; Assignment                  ; Value ; From ; To   ;
+-----------------------------+-------+------+------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -    ;
+-----------------------------+-------+------+------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|HC_12:the_HC_12|HC_12_rx:the_HC_12_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for nios2:inst|US_100_UART:the_US_100_UART ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                ;
+-----------------------------+-------+------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|US_100_UART:the_US_100_UART|US_100_UART_rx:the_US_100_UART_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_3ag1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_qtf1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_qbf1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_rbf1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_oif1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_u972:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|altsyncram:the_boot_copier_rom|altsyncram_r951:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Source assignments for nios2:inst|sdram_0:the_sdram_0  ;
+----------------------+-------+------+------------------+
; Assignment           ; Value ; From ; To               ;
+----------------------+-------+------+------------------+
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[12]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_dqm[0]         ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[0]~reg0  ;
+----------------------+-------+------+------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave ;
+-----------------------------+-------+------+---------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                  ;
+-----------------------------+-------+------+---------------------------------------------------------------------+
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[17]                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[16]                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[15]                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[14]                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[13]                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[12]                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[11]                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[10]                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[9]                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[8]                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[7]                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[6]                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[5]                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[4]                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[3]                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[2]                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[1]                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[0]                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; read_n_to_the_cfi_flash_0                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; select_n_to_the_cfi_flash_0                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; write_n_to_the_cfi_flash_0                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; select_n_to_the_cfi_flash_0~reg0                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; internal_incoming_data_to_and_from_the_cfi_flash_0[7]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; internal_incoming_data_to_and_from_the_cfi_flash_0[6]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; internal_incoming_data_to_and_from_the_cfi_flash_0[5]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; internal_incoming_data_to_and_from_the_cfi_flash_0[4]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; internal_incoming_data_to_and_from_the_cfi_flash_0[3]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; internal_incoming_data_to_and_from_the_cfi_flash_0[2]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; internal_incoming_data_to_and_from_the_cfi_flash_0[1]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; internal_incoming_data_to_and_from_the_cfi_flash_0[0]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash_0[7]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash_0[6]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash_0[5]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash_0[4]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash_0[3]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash_0[2]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash_0[1]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash_0[0]                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; d1_in_a_write_cycle                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; read_n_to_the_cfi_flash_0~reg0                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; write_n_to_the_cfi_flash_0~reg0                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[17]~reg0                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[16]~reg0                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[15]~reg0                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[14]~reg0                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[13]~reg0                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[12]~reg0                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[11]~reg0                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[10]~reg0                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[9]~reg0                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[8]~reg0                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[7]~reg0                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[6]~reg0                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[5]~reg0                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[4]~reg0                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[3]~reg0                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[2]~reg0                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[1]~reg0                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash_0[0]~reg0                                  ;
+-----------------------------+-------+------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_reset_clk_0_domain_synch_module:nios2_reset_clk_0_domain_synch ;
+-------------------+-------+------+---------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                  ;
+-------------------+-------+------+---------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                       ;
+-------------------+-------+------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll0:inst1|altpll:altpll_component ;
+-------------------------------+---------------------------+------------------------+
; Parameter Name                ; Value                     ; Type                   ;
+-------------------------------+---------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                ;
; PLL_TYPE                      ; AUTO                      ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=altpll0 ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                ;
; LOCK_HIGH                     ; 1                         ; Untyped                ;
; LOCK_LOW                      ; 1                         ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                ;
; SKIP_VCO                      ; OFF                       ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                ;
; BANDWIDTH                     ; 0                         ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                ;
; DOWN_SPREAD                   ; 0                         ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 1                         ; Signed Integer         ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                         ; Signed Integer         ;
; CLK0_DIVIDE_BY                ; 1                         ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK1_PHASE_SHIFT              ; -4167                     ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer         ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                ;
; DPA_DIVIDER                   ; 0                         ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                ;
; VCO_MIN                       ; 0                         ; Untyped                ;
; VCO_MAX                       ; 0                         ; Untyped                ;
; VCO_CENTER                    ; 0                         ; Untyped                ;
; PFD_MIN                       ; 0                         ; Untyped                ;
; PFD_MAX                       ; 0                         ; Untyped                ;
; M_INITIAL                     ; 0                         ; Untyped                ;
; M                             ; 0                         ; Untyped                ;
; N                             ; 1                         ; Untyped                ;
; M2                            ; 1                         ; Untyped                ;
; N2                            ; 1                         ; Untyped                ;
; SS                            ; 1                         ; Untyped                ;
; C0_HIGH                       ; 0                         ; Untyped                ;
; C1_HIGH                       ; 0                         ; Untyped                ;
; C2_HIGH                       ; 0                         ; Untyped                ;
; C3_HIGH                       ; 0                         ; Untyped                ;
; C4_HIGH                       ; 0                         ; Untyped                ;
; C5_HIGH                       ; 0                         ; Untyped                ;
; C6_HIGH                       ; 0                         ; Untyped                ;
; C7_HIGH                       ; 0                         ; Untyped                ;
; C8_HIGH                       ; 0                         ; Untyped                ;
; C9_HIGH                       ; 0                         ; Untyped                ;
; C0_LOW                        ; 0                         ; Untyped                ;
; C1_LOW                        ; 0                         ; Untyped                ;
; C2_LOW                        ; 0                         ; Untyped                ;
; C3_LOW                        ; 0                         ; Untyped                ;
; C4_LOW                        ; 0                         ; Untyped                ;
; C5_LOW                        ; 0                         ; Untyped                ;
; C6_LOW                        ; 0                         ; Untyped                ;
; C7_LOW                        ; 0                         ; Untyped                ;
; C8_LOW                        ; 0                         ; Untyped                ;
; C9_LOW                        ; 0                         ; Untyped                ;
; C0_INITIAL                    ; 0                         ; Untyped                ;
; C1_INITIAL                    ; 0                         ; Untyped                ;
; C2_INITIAL                    ; 0                         ; Untyped                ;
; C3_INITIAL                    ; 0                         ; Untyped                ;
; C4_INITIAL                    ; 0                         ; Untyped                ;
; C5_INITIAL                    ; 0                         ; Untyped                ;
; C6_INITIAL                    ; 0                         ; Untyped                ;
; C7_INITIAL                    ; 0                         ; Untyped                ;
; C8_INITIAL                    ; 0                         ; Untyped                ;
; C9_INITIAL                    ; 0                         ; Untyped                ;
; C0_MODE                       ; BYPASS                    ; Untyped                ;
; C1_MODE                       ; BYPASS                    ; Untyped                ;
; C2_MODE                       ; BYPASS                    ; Untyped                ;
; C3_MODE                       ; BYPASS                    ; Untyped                ;
; C4_MODE                       ; BYPASS                    ; Untyped                ;
; C5_MODE                       ; BYPASS                    ; Untyped                ;
; C6_MODE                       ; BYPASS                    ; Untyped                ;
; C7_MODE                       ; BYPASS                    ; Untyped                ;
; C8_MODE                       ; BYPASS                    ; Untyped                ;
; C9_MODE                       ; BYPASS                    ; Untyped                ;
; C0_PH                         ; 0                         ; Untyped                ;
; C1_PH                         ; 0                         ; Untyped                ;
; C2_PH                         ; 0                         ; Untyped                ;
; C3_PH                         ; 0                         ; Untyped                ;
; C4_PH                         ; 0                         ; Untyped                ;
; C5_PH                         ; 0                         ; Untyped                ;
; C6_PH                         ; 0                         ; Untyped                ;
; C7_PH                         ; 0                         ; Untyped                ;
; C8_PH                         ; 0                         ; Untyped                ;
; C9_PH                         ; 0                         ; Untyped                ;
; L0_HIGH                       ; 1                         ; Untyped                ;
; L1_HIGH                       ; 1                         ; Untyped                ;
; G0_HIGH                       ; 1                         ; Untyped                ;
; G1_HIGH                       ; 1                         ; Untyped                ;
; G2_HIGH                       ; 1                         ; Untyped                ;
; G3_HIGH                       ; 1                         ; Untyped                ;
; E0_HIGH                       ; 1                         ; Untyped                ;
; E1_HIGH                       ; 1                         ; Untyped                ;
; E2_HIGH                       ; 1                         ; Untyped                ;
; E3_HIGH                       ; 1                         ; Untyped                ;
; L0_LOW                        ; 1                         ; Untyped                ;
; L1_LOW                        ; 1                         ; Untyped                ;
; G0_LOW                        ; 1                         ; Untyped                ;
; G1_LOW                        ; 1                         ; Untyped                ;
; G2_LOW                        ; 1                         ; Untyped                ;
; G3_LOW                        ; 1                         ; Untyped                ;
; E0_LOW                        ; 1                         ; Untyped                ;
; E1_LOW                        ; 1                         ; Untyped                ;
; E2_LOW                        ; 1                         ; Untyped                ;
; E3_LOW                        ; 1                         ; Untyped                ;
; L0_INITIAL                    ; 1                         ; Untyped                ;
; L1_INITIAL                    ; 1                         ; Untyped                ;
; G0_INITIAL                    ; 1                         ; Untyped                ;
; G1_INITIAL                    ; 1                         ; Untyped                ;
; G2_INITIAL                    ; 1                         ; Untyped                ;
; G3_INITIAL                    ; 1                         ; Untyped                ;
; E0_INITIAL                    ; 1                         ; Untyped                ;
; E1_INITIAL                    ; 1                         ; Untyped                ;
; E2_INITIAL                    ; 1                         ; Untyped                ;
; E3_INITIAL                    ; 1                         ; Untyped                ;
; L0_MODE                       ; BYPASS                    ; Untyped                ;
; L1_MODE                       ; BYPASS                    ; Untyped                ;
; G0_MODE                       ; BYPASS                    ; Untyped                ;
; G1_MODE                       ; BYPASS                    ; Untyped                ;
; G2_MODE                       ; BYPASS                    ; Untyped                ;
; G3_MODE                       ; BYPASS                    ; Untyped                ;
; E0_MODE                       ; BYPASS                    ; Untyped                ;
; E1_MODE                       ; BYPASS                    ; Untyped                ;
; E2_MODE                       ; BYPASS                    ; Untyped                ;
; E3_MODE                       ; BYPASS                    ; Untyped                ;
; L0_PH                         ; 0                         ; Untyped                ;
; L1_PH                         ; 0                         ; Untyped                ;
; G0_PH                         ; 0                         ; Untyped                ;
; G1_PH                         ; 0                         ; Untyped                ;
; G2_PH                         ; 0                         ; Untyped                ;
; G3_PH                         ; 0                         ; Untyped                ;
; E0_PH                         ; 0                         ; Untyped                ;
; E1_PH                         ; 0                         ; Untyped                ;
; E2_PH                         ; 0                         ; Untyped                ;
; E3_PH                         ; 0                         ; Untyped                ;
; M_PH                          ; 0                         ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                ;
; CLK0_COUNTER                  ; G0                        ; Untyped                ;
; CLK1_COUNTER                  ; G0                        ; Untyped                ;
; CLK2_COUNTER                  ; G0                        ; Untyped                ;
; CLK3_COUNTER                  ; G0                        ; Untyped                ;
; CLK4_COUNTER                  ; G0                        ; Untyped                ;
; CLK5_COUNTER                  ; G0                        ; Untyped                ;
; CLK6_COUNTER                  ; E0                        ; Untyped                ;
; CLK7_COUNTER                  ; E1                        ; Untyped                ;
; CLK8_COUNTER                  ; E2                        ; Untyped                ;
; CLK9_COUNTER                  ; E3                        ; Untyped                ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                ;
; M_TIME_DELAY                  ; 0                         ; Untyped                ;
; N_TIME_DELAY                  ; 0                         ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                ;
; VCO_POST_SCALE                ; 0                         ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                ;
; CBXI_PARAMETER                ; altpll0_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE         ;
+-------------------------------+---------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|HC_12:the_HC_12|HC_12_rx:the_HC_12_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|US_100_UART:the_US_100_UART|US_100_UART_rx:the_US_100_UART_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; lpm_file       ;       ; String                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                           ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                           ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                           ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                           ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_cjd1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag ;
+----------------+----------------------+------------------------------------------------------------------+
; Parameter Name ; Value                ; Type                                                             ;
+----------------+----------------------+------------------------------------------------------------------+
; lpm_file       ; cpu_0_ic_tag_ram.mif ; String                                                           ;
+----------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                ;
; WIDTH_A                            ; 23                   ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 23                   ; Signed Integer                                                         ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                         ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; cpu_0_ic_tag_ram.mif ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_3ag1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht ;
+----------------+-------------------+---------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                          ;
+----------------+-------------------+---------------------------------------------------------------+
; lpm_file       ; cpu_0_bht_ram.mif ; String                                                        ;
+----------------+-------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                          ;
; WIDTH_A                            ; 2                    ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 2                    ; Signed Integer                                                   ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                   ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; cpu_0_bht_ram.mif    ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_qtf1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a ;
+----------------+--------------------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                                 ;
+----------------+--------------------+--------------------------------------------------------------------------------------+
; lpm_file       ; cpu_0_rf_ram_a.mif ; String                                                                               ;
+----------------+--------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                     ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                           ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                           ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                           ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                           ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                  ;
; INIT_FILE                          ; cpu_0_rf_ram_a.mif   ; Untyped                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_qbf1      ; Untyped                                                                                  ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b ;
+----------------+--------------------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                                 ;
+----------------+--------------------+--------------------------------------------------------------------------------------+
; lpm_file       ; cpu_0_rf_ram_b.mif ; String                                                                               ;
+----------------+--------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                     ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                           ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                           ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                           ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                           ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                  ;
; INIT_FILE                          ; cpu_0_rf_ram_b.mif   ; Untyped                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_rbf1      ; Untyped                                                                                  ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag ;
+----------------+----------------------+------------------------------------------------------------------+
; Parameter Name ; Value                ; Type                                                             ;
+----------------+----------------------+------------------------------------------------------------------+
; lpm_file       ; cpu_0_dc_tag_ram.mif ; String                                                           ;
+----------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 18                   ; Signed Integer                                                         ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                         ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; cpu_0_dc_tag_ram.mif ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_oif1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; lpm_file       ;       ; String                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                           ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                           ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                           ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                           ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_kdf1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; lpm_file       ;       ; String                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                               ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                               ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                               ;
; WIDTHAD_B                          ; 3                    ; Signed Integer                                                               ;
; NUMWORDS_B                         ; 8                    ; Signed Integer                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_r3d1      ; Untyped                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1 ;
+---------------------------------------+-------------------+------------------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                               ;
+---------------------------------------+-------------------+------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                                     ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                            ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                            ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                            ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                            ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                            ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                            ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                            ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                            ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                            ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                            ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                            ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                            ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                            ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                            ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                            ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                            ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                                                            ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                            ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED      ; Untyped                                                                            ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                            ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                            ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                            ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                            ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                            ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                            ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                            ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                            ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                            ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                            ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                            ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                            ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                            ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                            ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                            ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                            ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                            ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; YES               ; Untyped                                                                            ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                            ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                            ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                                                            ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                                                            ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                                                            ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                            ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                                                            ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                                                            ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                                                            ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                            ;
; INPUT_REGISTER_A0                     ; UNREGISTERED      ; Untyped                                                                            ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                            ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                            ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                            ;
; INPUT_REGISTER_B0                     ; UNREGISTERED      ; Untyped                                                                            ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                            ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                            ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                            ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                            ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                                                            ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                                                            ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                            ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                            ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                            ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                            ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                            ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                            ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                            ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                            ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                            ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                            ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                            ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                            ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                            ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                            ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                            ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                            ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                            ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                            ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                            ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                            ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                                                            ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                                                            ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                            ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                            ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                            ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                            ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                            ;
; NUMBER_OF_MULTIPLIERS                 ; 1                 ; Signed Integer                                                                     ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                                                            ;
; OUTPUT_REGISTER                       ; UNREGISTERED      ; Untyped                                                                            ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                            ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                            ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                            ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                            ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                            ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                            ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                            ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                            ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                            ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                            ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                            ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                            ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                            ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                            ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                            ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                            ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                            ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                            ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                            ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                            ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                            ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                                                            ;
; REPRESENTATION_B                      ; UNSIGNED          ; Untyped                                                                            ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                            ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                            ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                            ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                            ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                            ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                            ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                            ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                            ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                            ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                            ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                            ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                            ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                            ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                            ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                            ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                            ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                            ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                                                            ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                                                            ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                                                            ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                                                            ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                            ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                            ;
; SIGNED_REGISTER_A                     ; UNREGISTERED      ; Untyped                                                                            ;
; SIGNED_REGISTER_B                     ; UNREGISTERED      ; Untyped                                                                            ;
; WIDTH_A                               ; 16                ; Signed Integer                                                                     ;
; WIDTH_B                               ; 16                ; Signed Integer                                                                     ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                            ;
; WIDTH_RESULT                          ; 32                ; Signed Integer                                                                     ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                            ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                            ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                            ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                            ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                            ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                            ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                            ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                            ;
; CBXI_PARAMETER                        ; mult_add_mgr2     ; Untyped                                                                            ;
; DEVICE_FAMILY                         ; Cyclone IV E      ; Untyped                                                                            ;
; WIDTH_C                               ; 22                ; Untyped                                                                            ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                                                            ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                                                            ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                                                            ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                                                            ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                                                            ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                                                            ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                                                            ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                                                            ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                                                            ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                                                            ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                                                            ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                                                            ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                                                            ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                                                            ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                                                            ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                                                            ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                                                            ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                                                            ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                                                            ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                                                            ;
; COEF0_0                               ; 0                 ; Untyped                                                                            ;
; COEF0_1                               ; 0                 ; Untyped                                                                            ;
; COEF0_2                               ; 0                 ; Untyped                                                                            ;
; COEF0_3                               ; 0                 ; Untyped                                                                            ;
; COEF0_4                               ; 0                 ; Untyped                                                                            ;
; COEF0_5                               ; 0                 ; Untyped                                                                            ;
; COEF0_6                               ; 0                 ; Untyped                                                                            ;
; COEF0_7                               ; 0                 ; Untyped                                                                            ;
; COEF1_0                               ; 0                 ; Untyped                                                                            ;
; COEF1_1                               ; 0                 ; Untyped                                                                            ;
; COEF1_2                               ; 0                 ; Untyped                                                                            ;
; COEF1_3                               ; 0                 ; Untyped                                                                            ;
; COEF1_4                               ; 0                 ; Untyped                                                                            ;
; COEF1_5                               ; 0                 ; Untyped                                                                            ;
; COEF1_6                               ; 0                 ; Untyped                                                                            ;
; COEF1_7                               ; 0                 ; Untyped                                                                            ;
; COEF2_0                               ; 0                 ; Untyped                                                                            ;
; COEF2_1                               ; 0                 ; Untyped                                                                            ;
; COEF2_2                               ; 0                 ; Untyped                                                                            ;
; COEF2_3                               ; 0                 ; Untyped                                                                            ;
; COEF2_4                               ; 0                 ; Untyped                                                                            ;
; COEF2_5                               ; 0                 ; Untyped                                                                            ;
; COEF2_6                               ; 0                 ; Untyped                                                                            ;
; COEF2_7                               ; 0                 ; Untyped                                                                            ;
; COEF3_0                               ; 0                 ; Untyped                                                                            ;
; COEF3_1                               ; 0                 ; Untyped                                                                            ;
; COEF3_2                               ; 0                 ; Untyped                                                                            ;
; COEF3_3                               ; 0                 ; Untyped                                                                            ;
; COEF3_4                               ; 0                 ; Untyped                                                                            ;
; COEF3_5                               ; 0                 ; Untyped                                                                            ;
; COEF3_6                               ; 0                 ; Untyped                                                                            ;
; COEF3_7                               ; 0                 ; Untyped                                                                            ;
; WIDTH_COEF                            ; 18                ; Untyped                                                                            ;
+---------------------------------------+-------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2 ;
+---------------------------------------+-------------------+------------------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                               ;
+---------------------------------------+-------------------+------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                                     ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                            ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                            ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                            ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                            ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                            ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                            ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                            ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                            ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                            ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                            ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                            ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                            ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                            ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                            ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                            ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                            ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                                                            ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                            ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED      ; Untyped                                                                            ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                            ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                            ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                            ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                            ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                            ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                            ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                            ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                            ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                            ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                            ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                            ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                            ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                            ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                            ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                            ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                            ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                            ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; YES               ; Untyped                                                                            ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                            ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                            ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                                                            ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                                                            ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                                                            ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                            ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                                                            ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                                                            ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                                                            ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                            ;
; INPUT_REGISTER_A0                     ; UNREGISTERED      ; Untyped                                                                            ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                            ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                            ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                            ;
; INPUT_REGISTER_B0                     ; UNREGISTERED      ; Untyped                                                                            ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                            ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                            ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                            ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                            ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                                                            ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                                                            ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                            ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                            ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                            ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                            ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                            ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                            ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                            ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                            ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                            ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                            ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                            ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                            ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                            ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                            ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                            ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                            ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                            ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                            ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                            ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                            ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                                                            ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                                                            ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                            ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                            ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                            ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                            ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                            ;
; NUMBER_OF_MULTIPLIERS                 ; 1                 ; Signed Integer                                                                     ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                                                            ;
; OUTPUT_REGISTER                       ; UNREGISTERED      ; Untyped                                                                            ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                            ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                            ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                            ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                            ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                            ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                            ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                            ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                            ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                            ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                            ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                            ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                            ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                            ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                            ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                            ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                            ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                            ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                            ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                            ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                            ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                            ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                                                            ;
; REPRESENTATION_B                      ; UNSIGNED          ; Untyped                                                                            ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                            ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                            ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                            ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                            ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                            ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                            ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                            ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                            ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                            ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                            ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                            ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                            ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                            ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                            ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                            ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                            ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                            ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                                                            ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                                                            ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                                                            ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                                                            ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                            ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                            ;
; SIGNED_REGISTER_A                     ; UNREGISTERED      ; Untyped                                                                            ;
; SIGNED_REGISTER_B                     ; UNREGISTERED      ; Untyped                                                                            ;
; WIDTH_A                               ; 16                ; Signed Integer                                                                     ;
; WIDTH_B                               ; 16                ; Signed Integer                                                                     ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                            ;
; WIDTH_RESULT                          ; 16                ; Signed Integer                                                                     ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                            ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                            ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                            ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                            ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                            ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                            ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                            ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                            ;
; CBXI_PARAMETER                        ; mult_add_ogr2     ; Untyped                                                                            ;
; DEVICE_FAMILY                         ; Cyclone IV E      ; Untyped                                                                            ;
; WIDTH_C                               ; 22                ; Untyped                                                                            ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                                                            ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                                                            ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                                                            ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                                                            ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                                                            ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                                                            ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                                                            ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                                                            ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                                                            ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                                                            ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                                                            ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                                                            ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                                                            ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                                                            ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                                                            ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                                                            ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                                                            ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                                                            ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                                                            ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                                                            ;
; COEF0_0                               ; 0                 ; Untyped                                                                            ;
; COEF0_1                               ; 0                 ; Untyped                                                                            ;
; COEF0_2                               ; 0                 ; Untyped                                                                            ;
; COEF0_3                               ; 0                 ; Untyped                                                                            ;
; COEF0_4                               ; 0                 ; Untyped                                                                            ;
; COEF0_5                               ; 0                 ; Untyped                                                                            ;
; COEF0_6                               ; 0                 ; Untyped                                                                            ;
; COEF0_7                               ; 0                 ; Untyped                                                                            ;
; COEF1_0                               ; 0                 ; Untyped                                                                            ;
; COEF1_1                               ; 0                 ; Untyped                                                                            ;
; COEF1_2                               ; 0                 ; Untyped                                                                            ;
; COEF1_3                               ; 0                 ; Untyped                                                                            ;
; COEF1_4                               ; 0                 ; Untyped                                                                            ;
; COEF1_5                               ; 0                 ; Untyped                                                                            ;
; COEF1_6                               ; 0                 ; Untyped                                                                            ;
; COEF1_7                               ; 0                 ; Untyped                                                                            ;
; COEF2_0                               ; 0                 ; Untyped                                                                            ;
; COEF2_1                               ; 0                 ; Untyped                                                                            ;
; COEF2_2                               ; 0                 ; Untyped                                                                            ;
; COEF2_3                               ; 0                 ; Untyped                                                                            ;
; COEF2_4                               ; 0                 ; Untyped                                                                            ;
; COEF2_5                               ; 0                 ; Untyped                                                                            ;
; COEF2_6                               ; 0                 ; Untyped                                                                            ;
; COEF2_7                               ; 0                 ; Untyped                                                                            ;
; COEF3_0                               ; 0                 ; Untyped                                                                            ;
; COEF3_1                               ; 0                 ; Untyped                                                                            ;
; COEF3_2                               ; 0                 ; Untyped                                                                            ;
; COEF3_3                               ; 0                 ; Untyped                                                                            ;
; COEF3_4                               ; 0                 ; Untyped                                                                            ;
; COEF3_5                               ; 0                 ; Untyped                                                                            ;
; COEF3_6                               ; 0                 ; Untyped                                                                            ;
; COEF3_7                               ; 0                 ; Untyped                                                                            ;
; WIDTH_COEF                            ; 18                ; Untyped                                                                            ;
+---------------------------------------+-------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component ;
+----------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                             ; Type                                                                                                                                                                            ;
+----------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_0_ociram_default_contents.mif ; String                                                                                                                                                                          ;
+----------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                             ; Type                                                                                                                                                                                  ;
+------------------------------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                                                                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                                                                                                                                                                               ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                   ; Untyped                                                                                                                                                                               ;
; WIDTH_A                            ; 32                                ; Signed Integer                                                                                                                                                                        ;
; WIDTHAD_A                          ; 8                                 ; Signed Integer                                                                                                                                                                        ;
; NUMWORDS_A                         ; 256                               ; Signed Integer                                                                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                                                                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                                                                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                                                                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                                                                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                                                                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                                                                                                                                                                               ;
; WIDTH_B                            ; 32                                ; Signed Integer                                                                                                                                                                        ;
; WIDTHAD_B                          ; 8                                 ; Signed Integer                                                                                                                                                                        ;
; NUMWORDS_B                         ; 256                               ; Signed Integer                                                                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                                                                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                                                                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                                                                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                                                                                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                                                                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                                                                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                                                                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                                                                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                                                                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                                                                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 4                                 ; Signed Integer                                                                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                                                                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                                                                                                                                                                               ;
; BYTE_SIZE                          ; 8                                 ; Untyped                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                          ; Untyped                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                                                                                                                                               ;
; INIT_FILE                          ; cpu_0_ociram_default_contents.mif ; Untyped                                                                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                                                                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                            ; Untyped                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                            ; Untyped                                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                                                                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                                                                                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                                                                                                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E                      ; Untyped                                                                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_u972                   ; Untyped                                                                                                                                                                               ;
+------------------------------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ;       ; String                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                                                                ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                                                                                                                                         ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                                                                                         ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                                                                                                                                         ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                                                                                         ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                ;
; INIT_FILE                          ;                      ; Untyped                                                                                                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_0a02      ; Untyped                                                                                                                                                                                                ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                            ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                  ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                  ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                  ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                  ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                          ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                  ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                  ;
; sld_sim_action          ;                        ; String                                                                                                                                                                          ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                  ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                          ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                          ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0 ;
+----------------+--------------------------------------+-----------------------------------------------------+
; Parameter Name ; Value                                ; Type                                                ;
+----------------+--------------------------------------+-----------------------------------------------------+
; INIT_FILE      ; epcs_flash_controller_0_boot_rom.hex ; String                                              ;
+----------------+--------------------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|altsyncram:the_boot_copier_rom ;
+------------------------------------+--------------------------------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                                      ; Type                                                     ;
+------------------------------------+--------------------------------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped                                                  ;
; OPERATION_MODE                     ; ROM                                        ; Untyped                                                  ;
; WIDTH_A                            ; 32                                         ; Signed Integer                                           ;
; WIDTHAD_A                          ; 8                                          ; Signed Integer                                           ;
; NUMWORDS_A                         ; 256                                        ; Signed Integer                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped                                                  ;
; WIDTH_B                            ; 1                                          ; Untyped                                                  ;
; WIDTHAD_B                          ; 1                                          ; Untyped                                                  ;
; NUMWORDS_B                         ; 1                                          ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1                                     ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped                                                  ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                                          ; Signed Integer                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped                                                  ;
; INIT_FILE                          ; epcs_flash_controller_0_boot_rom_synth.hex ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                               ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_r951                            ; Untyped                                                  ;
+------------------------------------+--------------------------------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                  ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                        ;
; lpm_width               ; 8            ; Signed Integer                                                                                        ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                        ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                        ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                               ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                               ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                               ;
; USE_EAB                 ; ON           ; Untyped                                                                                               ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                               ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                               ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                               ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                  ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                        ;
; lpm_width               ; 8            ; Signed Integer                                                                                        ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                        ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                        ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                               ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                               ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                               ;
; USE_EAB                 ; ON           ; Untyped                                                                                               ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                               ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                               ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                               ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic ;
+-------------------------+----------------------------------+------------------------------------------------------------------------+
; Parameter Name          ; Value                            ; Type                                                                   ;
+-------------------------+----------------------------------+------------------------------------------------------------------------+
; INSTANCE_ID             ; 0                                ; Signed Integer                                                         ;
; SLD_NODE_INFO           ; 00001100000000000110111000000000 ; Unsigned Binary                                                        ;
; SLD_AUTO_INSTANCE_INDEX ; YES                              ; String                                                                 ;
; LOG2_TXFIFO_DEPTH       ; 6                                ; Signed Integer                                                         ;
; LOG2_RXFIFO_DEPTH       ; 6                                ; Signed Integer                                                         ;
; RESERVED                ; 0                                ; Signed Integer                                                         ;
; DATA_WIDTH              ; 8                                ; Signed Integer                                                         ;
; NODE_IR_WIDTH           ; 1                                ; Signed Integer                                                         ;
; SCAN_LENGTH             ; 11                               ; Signed Integer                                                         ;
+-------------------------+----------------------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; ARST_LVL       ; 0     ; Unsigned Binary                                                                                                                                    ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST_IDLE        ; 00000 ; Unsigned Binary                                                                                                                                                                         ;
; ST_START       ; 00001 ; Unsigned Binary                                                                                                                                                                         ;
; ST_READ        ; 00010 ; Unsigned Binary                                                                                                                                                                         ;
; ST_WRITE       ; 00100 ; Unsigned Binary                                                                                                                                                                         ;
; ST_ACK         ; 01000 ; Unsigned Binary                                                                                                                                                                         ;
; ST_STOP        ; 10000 ; Unsigned Binary                                                                                                                                                                         ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller ;
+----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                                                                                                                           ;
+----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; idle           ; 00000000000000000 ; Unsigned Binary                                                                                                                                                                                                ;
; start_a        ; 00000000000000001 ; Unsigned Binary                                                                                                                                                                                                ;
; start_b        ; 00000000000000010 ; Unsigned Binary                                                                                                                                                                                                ;
; start_c        ; 00000000000000100 ; Unsigned Binary                                                                                                                                                                                                ;
; start_d        ; 00000000000001000 ; Unsigned Binary                                                                                                                                                                                                ;
; start_e        ; 00000000000010000 ; Unsigned Binary                                                                                                                                                                                                ;
; stop_a         ; 00000000000100000 ; Unsigned Binary                                                                                                                                                                                                ;
; stop_b         ; 00000000001000000 ; Unsigned Binary                                                                                                                                                                                                ;
; stop_c         ; 00000000010000000 ; Unsigned Binary                                                                                                                                                                                                ;
; stop_d         ; 00000000100000000 ; Unsigned Binary                                                                                                                                                                                                ;
; rd_a           ; 00000001000000000 ; Unsigned Binary                                                                                                                                                                                                ;
; rd_b           ; 00000010000000000 ; Unsigned Binary                                                                                                                                                                                                ;
; rd_c           ; 00000100000000000 ; Unsigned Binary                                                                                                                                                                                                ;
; rd_d           ; 00001000000000000 ; Unsigned Binary                                                                                                                                                                                                ;
; wr_a           ; 00010000000000000 ; Unsigned Binary                                                                                                                                                                                                ;
; wr_b           ; 00100000000000000 ; Unsigned Binary                                                                                                                                                                                                ;
; wr_c           ; 01000000000000000 ; Unsigned Binary                                                                                                                                                                                                ;
; wr_d           ; 10000000000000000 ; Unsigned Binary                                                                                                                                                                                                ;
+----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; ARST_LVL       ; 0     ; Unsigned Binary                                                                                                                                 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST_IDLE        ; 00000 ; Unsigned Binary                                                                                                                                                                      ;
; ST_START       ; 00001 ; Unsigned Binary                                                                                                                                                                      ;
; ST_READ        ; 00010 ; Unsigned Binary                                                                                                                                                                      ;
; ST_WRITE       ; 00100 ; Unsigned Binary                                                                                                                                                                      ;
; ST_ACK         ; 01000 ; Unsigned Binary                                                                                                                                                                      ;
; ST_STOP        ; 10000 ; Unsigned Binary                                                                                                                                                                      ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901|opencores_i2c:opencores_i2c_jy901|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller ;
+----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                                                                                                                        ;
+----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; idle           ; 00000000000000000 ; Unsigned Binary                                                                                                                                                                                             ;
; start_a        ; 00000000000000001 ; Unsigned Binary                                                                                                                                                                                             ;
; start_b        ; 00000000000000010 ; Unsigned Binary                                                                                                                                                                                             ;
; start_c        ; 00000000000000100 ; Unsigned Binary                                                                                                                                                                                             ;
; start_d        ; 00000000000001000 ; Unsigned Binary                                                                                                                                                                                             ;
; start_e        ; 00000000000010000 ; Unsigned Binary                                                                                                                                                                                             ;
; stop_a         ; 00000000000100000 ; Unsigned Binary                                                                                                                                                                                             ;
; stop_b         ; 00000000001000000 ; Unsigned Binary                                                                                                                                                                                             ;
; stop_c         ; 00000000010000000 ; Unsigned Binary                                                                                                                                                                                             ;
; stop_d         ; 00000000100000000 ; Unsigned Binary                                                                                                                                                                                             ;
; rd_a           ; 00000001000000000 ; Unsigned Binary                                                                                                                                                                                             ;
; rd_b           ; 00000010000000000 ; Unsigned Binary                                                                                                                                                                                             ;
; rd_c           ; 00000100000000000 ; Unsigned Binary                                                                                                                                                                                             ;
; rd_d           ; 00001000000000000 ; Unsigned Binary                                                                                                                                                                                             ;
; wr_a           ; 00010000000000000 ; Unsigned Binary                                                                                                                                                                                             ;
; wr_b           ; 00100000000000000 ; Unsigned Binary                                                                                                                                                                                             ;
; wr_c           ; 01000000000000000 ; Unsigned Binary                                                                                                                                                                                             ;
; wr_d           ; 10000000000000000 ; Unsigned Binary                                                                                                                                                                                             ;
+----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub                                             ;
+--------------------------+------------------------------------------------------------------+-----------------+
; Parameter Name           ; Value                                                            ; Type            ;
+--------------------------+------------------------------------------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                                                ; Untyped         ;
; sld_common_ip_version    ; 0                                                                ; Untyped         ;
; device_family            ; Cyclone IV E                                                     ; Untyped         ;
; n_nodes                  ; 2                                                                ; Untyped         ;
; n_sel_bits               ; 2                                                                ; Untyped         ;
; n_node_ir_bits           ; 5                                                                ; Untyped         ;
; node_info                ; 0000110000000000011011100000000000011001000100000100011000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                                                ; Signed Integer  ;
+--------------------------+------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nios2:inst|cpu_0:the_cpu_0|lpm_add_sub:Add17 ;
+------------------------+--------------+-------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                  ;
+------------------------+--------------+-------------------------------------------------------+
; LPM_WIDTH              ; 33           ; Untyped                                               ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                               ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                               ;
; LPM_PIPELINE           ; 0            ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                               ;
; REGISTERED_AT_END      ; 0            ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                               ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                               ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                    ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                               ;
; USE_WYS                ; OFF          ; Untyped                                               ;
; STYLE                  ; FAST         ; Untyped                                               ;
; CBXI_PARAMETER         ; add_sub_qvi  ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                        ;
+------------------------+--------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                          ;
+-------------------------------+---------------------------------------+
; Name                          ; Value                                 ;
+-------------------------------+---------------------------------------+
; Number of entity instances    ; 1                                     ;
; Entity Instance               ; altpll0:inst1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                ;
;     -- PLL_TYPE               ; AUTO                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                     ;
+-------------------------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                  ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                 ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 11                                                                                                                                                                                                                    ;
; Entity Instance                           ; nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                             ;
; Entity Instance                           ; nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram                                                                                                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 23                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 23                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                              ;
; Entity Instance                           ; nios2:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 2                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                              ;
; Entity Instance                           ; nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                              ;
; Entity Instance                           ; nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                              ;
; Entity Instance                           ; nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram                                                                                                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 18                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 18                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                              ;
; Entity Instance                           ; nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                             ;
; Entity Instance                           ; nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                              ;
; Entity Instance                           ; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                              ;
; Entity Instance                           ; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 36                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 36                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                              ;
; Entity Instance                           ; nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|altsyncram:the_boot_copier_rom                                                                                                                         ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; altmult_add Parameter Settings by Entity Instance                                                                                         ;
+---------------------------------------+---------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                             ;
+---------------------------------------+---------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 2                                                                                                 ;
; Entity Instance                       ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                               ;
;     -- NUMBER_OF_MULTIPLIERS          ; 1                                                                                                 ;
;     -- port_signa                     ; PORT_UNUSED                                                                                       ;
;     -- port_signb                     ; PORT_UNUSED                                                                                       ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                                                          ;
;     -- REPRESENTATION_B               ; UNSIGNED                                                                                          ;
;     -- WIDTH_A                        ; 16                                                                                                ;
;     -- WIDTH_B                        ; 16                                                                                                ;
;     -- WIDTH_RESULT                   ; 32                                                                                                ;
; Entity Instance                       ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                               ;
;     -- NUMBER_OF_MULTIPLIERS          ; 1                                                                                                 ;
;     -- port_signa                     ; PORT_UNUSED                                                                                       ;
;     -- port_signb                     ; PORT_UNUSED                                                                                       ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                                                          ;
;     -- REPRESENTATION_B               ; UNSIGNED                                                                                          ;
;     -- WIDTH_A                        ; 16                                                                                                ;
;     -- WIDTH_B                        ; 16                                                                                                ;
;     -- WIDTH_RESULT                   ; 16                                                                                                ;
+---------------------------------------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                   ;
+----------------------------+---------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                             ;
+----------------------------+---------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                 ;
; Entity Instance            ; nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                      ;
;     -- lpm_width           ; 8                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                ;
; Entity Instance            ; nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                      ;
;     -- lpm_width           ; 8                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                ;
+----------------------------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|nios2_reset_clk_0_domain_synch_module:nios2_reset_clk_0_domain_synch" ;
+---------+-------+----------+--------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                        ;
+---------+-------+----------+--------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                   ;
+---------+-------+----------+--------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|sysid_0:the_sysid_0" ;
+-------+-------+----------+---------------------------------+
; Port  ; Type  ; Severity ; Details                         ;
+-------+-------+----------+---------------------------------+
; clock ; Input ; Info     ; Stuck at GND                    ;
+-------+-------+----------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module"   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                   ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; empty      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; full       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                     ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; empty      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
; full       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst" ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                        ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; arst_i ; Input ; Info     ; Stuck at VCC                                                                                                                   ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"                                                                ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"                                             ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                                ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; jtag_uart_0_avalon_jtag_slave_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jtag_uart_0_avalon_jtag_slave_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port"                                 ;
+-----------------------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                                            ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; epcs_flash_controller_0_epcs_control_port_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; epcs_flash_controller_0_epcs_control_port_endofpacket_from_sa   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; epcs_flash_controller_0_epcs_control_port_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|US_100_UART:the_US_100_UART|US_100_UART_regs:the_US_100_UART_regs" ;
+--------+-------+----------+------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                      ;
+--------+-------+----------+------------------------------------------------------------------------------+
; clk_en ; Input ; Info     ; Stuck at VCC                                                                 ;
+--------+-------+----------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|US_100_UART:the_US_100_UART|US_100_UART_rx:the_US_100_UART_rx" ;
+--------+-------+----------+--------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                  ;
+--------+-------+----------+--------------------------------------------------------------------------+
; clk_en ; Input ; Info     ; Stuck at VCC                                                             ;
+--------+-------+----------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|US_100_UART:the_US_100_UART|US_100_UART_tx:the_US_100_UART_tx" ;
+--------+-------+----------+--------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                  ;
+--------+-------+----------+--------------------------------------------------------------------------+
; clk_en ; Input ; Info     ; Stuck at VCC                                                             ;
+--------+-------+----------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|US_100_UART_s1_arbitrator:the_US_100_UART_s1"                                                            ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; us_100_uart_s1_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; us_100_uart_s1_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|HC_12:the_HC_12|HC_12_regs:the_HC_12_regs" ;
+--------+-------+----------+------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                              ;
+--------+-------+----------+------------------------------------------------------+
; clk_en ; Input ; Info     ; Stuck at VCC                                         ;
+--------+-------+----------+------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|HC_12:the_HC_12|HC_12_rx:the_HC_12_rx" ;
+--------+-------+----------+--------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                          ;
+--------+-------+----------+--------------------------------------------------+
; clk_en ; Input ; Info     ; Stuck at VCC                                     ;
+--------+-------+----------+--------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|HC_12:the_HC_12|HC_12_tx:the_HC_12_tx" ;
+--------+-------+----------+--------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                          ;
+--------+-------+----------+--------------------------------------------------+
; clk_en ; Input ; Info     ; Stuck at VCC                                     ;
+--------+-------+----------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|HC_12_s1_arbitrator:the_HC_12_s1"                                                                  ;
+--------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                           ; Type   ; Severity ; Details                                                                             ;
+--------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; hc_12_s1_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hc_12_s1_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:34     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 11.0 Build 157 04/27/2011 SJ Full Version
    Info: Processing started: Fri Sep 15 10:03:19 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off UAV -c UAV
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Found 1 design units, including 1 entities, in source file uav.bdf
    Info: Found entity 1: UAV
Info: Found 1 design units, including 1 entities, in source file opencores_i2c/opencores_i2c.v
    Info: Found entity 1: opencores_i2c
Warning (10335): Unrecognized synthesis attribute "enum_state" at Opencores_i2c/i2c_master_bit_ctrl.v(181)
Info: Found 1 design units, including 1 entities, in source file opencores_i2c/i2c_master_bit_ctrl.v
    Info: Found entity 1: i2c_master_bit_ctrl
Info: Found 1 design units, including 1 entities, in source file opencores_i2c/i2c_master_byte_ctrl.v
    Info: Found entity 1: i2c_master_byte_ctrl
Info: Found 0 design units, including 0 entities, in source file opencores_i2c/i2c_master_defines.v
Info: Found 1 design units, including 1 entities, in source file opencores_i2c/i2c_master_top.v
    Info: Found entity 1: i2c_master_top
Info: Found 0 design units, including 0 entities, in source file opencores_i2c/timescale.v
Info: Found 1 design units, including 1 entities, in source file opencores_i2c_jy901.v
    Info: Found entity 1: opencores_i2c_jy901
Info: Found 1 design units, including 1 entities, in source file opencores_i2c_fbm320.v
    Info: Found entity 1: opencores_i2c_fbm320
Info: Found 2 design units, including 1 entities, in source file altpll0.vhd
    Info: Found design unit 1: altpll0-SYN
    Info: Found entity 1: altpll0
Info: Found 2 design units, including 1 entities, in source file altpll1.vhd
    Info: Found design unit 1: altpll1-SYN
    Info: Found entity 1: altpll1
Info: Elaborating entity "UAV" for the top level hierarchy
Warning: Using design file pwm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: pwm
Info: Elaborating entity "pwm" for hierarchy "pwm:inst7"
Warning (10230): Verilog HDL assignment warning at PWM.v(50): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at PWM.v(53): truncated value with size 32 to match size of target (1)
Info: Elaborating entity "altpll0" for hierarchy "altpll0:inst1"
Info: Elaborating entity "altpll" for hierarchy "altpll0:inst1|altpll:altpll_component"
Info: Elaborated megafunction instantiation "altpll0:inst1|altpll:altpll_component"
Info: Instantiated megafunction "altpll0:inst1|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "1"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "1"
    Info: Parameter "clk1_phase_shift" = "-4167"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone IV E"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=altpll0"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_USED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "self_reset_on_loss_lock" = "OFF"
    Info: Parameter "width_clock" = "5"
Info: Found 1 design units, including 1 entities, in source file db/altpll0_altpll.v
    Info: Found entity 1: altpll0_altpll
Info: Elaborating entity "altpll0_altpll" for hierarchy "altpll0:inst1|altpll:altpll_component|altpll0_altpll:auto_generated"
Warning: Using design file nios2.vhd, which is not specified as a design file for the current project, but contains definitions for 66 design units and 33 entities in project
    Info: Found design unit 1: HC_12_s1_arbitrator-europa
    Info: Found design unit 2: US_100_UART_s1_arbitrator-europa
    Info: Found design unit 3: addr_s1_arbitrator-europa
    Info: Found design unit 4: addr2_s1_arbitrator-europa
    Info: Found design unit 5: addr3_s1_arbitrator-europa
    Info: Found design unit 6: addr4_s1_arbitrator-europa
    Info: Found design unit 7: cpu_0_jtag_debug_module_arbitrator-europa
    Info: Found design unit 8: cpu_0_data_master_arbitrator-europa
    Info: Found design unit 9: cpu_0_instruction_master_arbitrator-europa
    Info: Found design unit 10: epcs_flash_controller_0_epcs_control_port_arbitrator-europa
    Info: Found design unit 11: jtag_uart_0_avalon_jtag_slave_arbitrator-europa
    Info: Found design unit 12: opencores_i2c_fbm320_avalon_slave_0_arbitrator-europa
    Info: Found design unit 13: opencores_i2c_jy901_avalon_slave_0_arbitrator-europa
    Info: Found design unit 14: pio_0_s1_arbitrator-europa
    Info: Found design unit 15: pio_1_s1_arbitrator-europa
    Info: Found design unit 16: pio_2_s1_arbitrator-europa
    Info: Found design unit 17: pio_3_s1_arbitrator-europa
    Info: Found design unit 18: pio_4_s1_arbitrator-europa
    Info: Found design unit 19: rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module-europa
    Info: Found design unit 20: rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module-europa
    Info: Found design unit 21: sdram_0_s1_arbitrator-europa
    Info: Found design unit 22: sysid_0_control_slave_arbitrator-europa
    Info: Found design unit 23: timer_0_s1_arbitrator-europa
    Info: Found design unit 24: tri_state_bridge_0_avalon_slave_arbitrator-europa
    Info: Found design unit 25: tri_state_bridge_0_bridge_arbitrator-europa
    Info: Found design unit 26: wr_s1_arbitrator-europa
    Info: Found design unit 27: wr2_s1_arbitrator-europa
    Info: Found design unit 28: wr3_s1_arbitrator-europa
    Info: Found design unit 29: wr4_s1_arbitrator-europa
    Info: Found design unit 30: nios2_reset_clk_0_domain_synch_module-europa
    Info: Found design unit 31: nios2-europa
    Info: Found design unit 32: cfi_flash_0_lane0_module-europa
    Info: Found design unit 33: cfi_flash_0-europa
    Info: Found entity 1: HC_12_s1_arbitrator
    Info: Found entity 2: US_100_UART_s1_arbitrator
    Info: Found entity 3: addr_s1_arbitrator
    Info: Found entity 4: addr2_s1_arbitrator
    Info: Found entity 5: addr3_s1_arbitrator
    Info: Found entity 6: addr4_s1_arbitrator
    Info: Found entity 7: cpu_0_jtag_debug_module_arbitrator
    Info: Found entity 8: cpu_0_data_master_arbitrator
    Info: Found entity 9: cpu_0_instruction_master_arbitrator
    Info: Found entity 10: epcs_flash_controller_0_epcs_control_port_arbitrator
    Info: Found entity 11: jtag_uart_0_avalon_jtag_slave_arbitrator
    Info: Found entity 12: opencores_i2c_fbm320_avalon_slave_0_arbitrator
    Info: Found entity 13: opencores_i2c_jy901_avalon_slave_0_arbitrator
    Info: Found entity 14: pio_0_s1_arbitrator
    Info: Found entity 15: pio_1_s1_arbitrator
    Info: Found entity 16: pio_2_s1_arbitrator
    Info: Found entity 17: pio_3_s1_arbitrator
    Info: Found entity 18: pio_4_s1_arbitrator
    Info: Found entity 19: rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module
    Info: Found entity 20: rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module
    Info: Found entity 21: sdram_0_s1_arbitrator
    Info: Found entity 22: sysid_0_control_slave_arbitrator
    Info: Found entity 23: timer_0_s1_arbitrator
    Info: Found entity 24: tri_state_bridge_0_avalon_slave_arbitrator
    Info: Found entity 25: tri_state_bridge_0_bridge_arbitrator
    Info: Found entity 26: wr_s1_arbitrator
    Info: Found entity 27: wr2_s1_arbitrator
    Info: Found entity 28: wr3_s1_arbitrator
    Info: Found entity 29: wr4_s1_arbitrator
    Info: Found entity 30: nios2_reset_clk_0_domain_synch_module
    Info: Found entity 31: nios2
    Info: Found entity 32: cfi_flash_0_lane0_module
    Info: Found entity 33: cfi_flash_0
Info: Elaborating entity "nios2" for hierarchy "nios2:inst"
Info: Elaborating entity "HC_12_s1_arbitrator" for hierarchy "nios2:inst|HC_12_s1_arbitrator:the_HC_12_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning: Using design file hc_12.vhd, which is not specified as a design file for the current project, but contains definitions for 14 design units and 7 entities in project
    Info: Found design unit 1: HC_12_log_module-europa
    Info: Found design unit 2: HC_12_tx-europa
    Info: Found design unit 3: HC_12_rx_stimulus_source_character_source_rom_module-europa
    Info: Found design unit 4: HC_12_rx_stimulus_source-europa
    Info: Found design unit 5: HC_12_rx-europa
    Info: Found design unit 6: HC_12_regs-europa
    Info: Found design unit 7: HC_12-europa
    Info: Found entity 1: HC_12_log_module
    Info: Found entity 2: HC_12_tx
    Info: Found entity 3: HC_12_rx_stimulus_source_character_source_rom_module
    Info: Found entity 4: HC_12_rx_stimulus_source
    Info: Found entity 5: HC_12_rx
    Info: Found entity 6: HC_12_regs
    Info: Found entity 7: HC_12
Info: Elaborating entity "HC_12" for hierarchy "nios2:inst|HC_12:the_HC_12"
Info: Elaborating entity "HC_12_tx" for hierarchy "nios2:inst|HC_12:the_HC_12|HC_12_tx:the_HC_12_tx"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "HC_12_rx" for hierarchy "nios2:inst|HC_12:the_HC_12|HC_12_rx:the_HC_12_rx"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "HC_12_rx_stimulus_source" for hierarchy "nios2:inst|HC_12:the_HC_12|HC_12_rx:the_HC_12_rx|HC_12_rx_stimulus_source:the_HC_12_rx_stimulus_source"
Info: Elaborating entity "altera_std_synchronizer" for hierarchy "nios2:inst|HC_12:the_HC_12|HC_12_rx:the_HC_12_rx|altera_std_synchronizer:the_altera_std_synchronizer"
Info: Elaborated megafunction instantiation "nios2:inst|HC_12:the_HC_12|HC_12_rx:the_HC_12_rx|altera_std_synchronizer:the_altera_std_synchronizer"
Info: Instantiated megafunction "nios2:inst|HC_12:the_HC_12|HC_12_rx:the_HC_12_rx|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info: Parameter "depth" = "2"
Info: Elaborating entity "HC_12_regs" for hierarchy "nios2:inst|HC_12:the_HC_12|HC_12_regs:the_HC_12_regs"
Info: Elaborating entity "US_100_UART_s1_arbitrator" for hierarchy "nios2:inst|US_100_UART_s1_arbitrator:the_US_100_UART_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning: Using design file us_100_uart.vhd, which is not specified as a design file for the current project, but contains definitions for 14 design units and 7 entities in project
    Info: Found design unit 1: US_100_UART_log_module-europa
    Info: Found design unit 2: US_100_UART_tx-europa
    Info: Found design unit 3: US_100_UART_rx_stimulus_source_character_source_rom_module-europa
    Info: Found design unit 4: US_100_UART_rx_stimulus_source-europa
    Info: Found design unit 5: US_100_UART_rx-europa
    Info: Found design unit 6: US_100_UART_regs-europa
    Info: Found design unit 7: US_100_UART-europa
    Info: Found entity 1: US_100_UART_log_module
    Info: Found entity 2: US_100_UART_tx
    Info: Found entity 3: US_100_UART_rx_stimulus_source_character_source_rom_module
    Info: Found entity 4: US_100_UART_rx_stimulus_source
    Info: Found entity 5: US_100_UART_rx
    Info: Found entity 6: US_100_UART_regs
    Info: Found entity 7: US_100_UART
Info: Elaborating entity "US_100_UART" for hierarchy "nios2:inst|US_100_UART:the_US_100_UART"
Info: Elaborating entity "US_100_UART_tx" for hierarchy "nios2:inst|US_100_UART:the_US_100_UART|US_100_UART_tx:the_US_100_UART_tx"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "US_100_UART_rx" for hierarchy "nios2:inst|US_100_UART:the_US_100_UART|US_100_UART_rx:the_US_100_UART_rx"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "US_100_UART_rx_stimulus_source" for hierarchy "nios2:inst|US_100_UART:the_US_100_UART|US_100_UART_rx:the_US_100_UART_rx|US_100_UART_rx_stimulus_source:the_US_100_UART_rx_stimulus_source"
Info: Elaborating entity "US_100_UART_regs" for hierarchy "nios2:inst|US_100_UART:the_US_100_UART|US_100_UART_regs:the_US_100_UART_regs"
Info: Elaborating entity "addr_s1_arbitrator" for hierarchy "nios2:inst|addr_s1_arbitrator:the_addr_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning: Using design file addr.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: addr-europa
    Info: Found entity 1: addr
Info: Elaborating entity "addr" for hierarchy "nios2:inst|addr:the_addr"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "addr2_s1_arbitrator" for hierarchy "nios2:inst|addr2_s1_arbitrator:the_addr2_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning: Using design file addr2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: addr2-europa
    Info: Found entity 1: addr2
Info: Elaborating entity "addr2" for hierarchy "nios2:inst|addr2:the_addr2"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "addr3_s1_arbitrator" for hierarchy "nios2:inst|addr3_s1_arbitrator:the_addr3_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning: Using design file addr3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: addr3-europa
    Info: Found entity 1: addr3
Info: Elaborating entity "addr3" for hierarchy "nios2:inst|addr3:the_addr3"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "addr4_s1_arbitrator" for hierarchy "nios2:inst|addr4_s1_arbitrator:the_addr4_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning: Using design file addr4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: addr4-europa
    Info: Found entity 1: addr4
Info: Elaborating entity "addr4" for hierarchy "nios2:inst|addr4:the_addr4"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "cpu_0_jtag_debug_module_arbitrator" for hierarchy "nios2:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "cpu_0_data_master_arbitrator" for hierarchy "nios2:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "cpu_0_instruction_master_arbitrator" for hierarchy "nios2:inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Found 56 design units, including 28 entities, in source file cpu_0.vhd
    Info: Found design unit 1: cpu_0_ic_data_module-europa
    Info: Found design unit 2: cpu_0_ic_tag_module-europa
    Info: Found design unit 3: cpu_0_bht_module-europa
    Info: Found design unit 4: cpu_0_register_bank_a_module-europa
    Info: Found design unit 5: cpu_0_register_bank_b_module-europa
    Info: Found design unit 6: cpu_0_dc_tag_module-europa
    Info: Found design unit 7: cpu_0_dc_data_module-europa
    Info: Found design unit 8: cpu_0_dc_victim_module-europa
    Info: Found design unit 9: cpu_0_nios2_oci_debug-europa
    Info: Found design unit 10: cpu_0_ociram_lpm_dram_bdp_component_module-europa
    Info: Found design unit 11: cpu_0_nios2_ocimem-europa
    Info: Found design unit 12: cpu_0_nios2_avalon_reg-europa
    Info: Found design unit 13: cpu_0_nios2_oci_break-europa
    Info: Found design unit 14: cpu_0_nios2_oci_xbrk-europa
    Info: Found design unit 15: cpu_0_nios2_oci_dbrk-europa
    Info: Found design unit 16: cpu_0_nios2_oci_itrace-europa
    Info: Found design unit 17: cpu_0_nios2_oci_td_mode-europa
    Info: Found design unit 18: cpu_0_nios2_oci_dtrace-europa
    Info: Found design unit 19: cpu_0_nios2_oci_compute_tm_count-europa
    Info: Found design unit 20: cpu_0_nios2_oci_fifowp_inc-europa
    Info: Found design unit 21: cpu_0_nios2_oci_fifocount_inc-europa
    Info: Found design unit 22: cpu_0_nios2_oci_fifo-europa
    Info: Found design unit 23: cpu_0_nios2_oci_pib-europa
    Info: Found design unit 24: cpu_0_traceram_lpm_dram_bdp_component_module-europa
    Info: Found design unit 25: cpu_0_nios2_oci_im-europa
    Info: Found design unit 26: cpu_0_nios2_performance_monitors-europa
    Info: Found design unit 27: cpu_0_nios2_oci-europa
    Info: Found design unit 28: cpu_0-europa
    Info: Found entity 1: cpu_0_ic_data_module
    Info: Found entity 2: cpu_0_ic_tag_module
    Info: Found entity 3: cpu_0_bht_module
    Info: Found entity 4: cpu_0_register_bank_a_module
    Info: Found entity 5: cpu_0_register_bank_b_module
    Info: Found entity 6: cpu_0_dc_tag_module
    Info: Found entity 7: cpu_0_dc_data_module
    Info: Found entity 8: cpu_0_dc_victim_module
    Info: Found entity 9: cpu_0_nios2_oci_debug
    Info: Found entity 10: cpu_0_ociram_lpm_dram_bdp_component_module
    Info: Found entity 11: cpu_0_nios2_ocimem
    Info: Found entity 12: cpu_0_nios2_avalon_reg
    Info: Found entity 13: cpu_0_nios2_oci_break
    Info: Found entity 14: cpu_0_nios2_oci_xbrk
    Info: Found entity 15: cpu_0_nios2_oci_dbrk
    Info: Found entity 16: cpu_0_nios2_oci_itrace
    Info: Found entity 17: cpu_0_nios2_oci_td_mode
    Info: Found entity 18: cpu_0_nios2_oci_dtrace
    Info: Found entity 19: cpu_0_nios2_oci_compute_tm_count
    Info: Found entity 20: cpu_0_nios2_oci_fifowp_inc
    Info: Found entity 21: cpu_0_nios2_oci_fifocount_inc
    Info: Found entity 22: cpu_0_nios2_oci_fifo
    Info: Found entity 23: cpu_0_nios2_oci_pib
    Info: Found entity 24: cpu_0_traceram_lpm_dram_bdp_component_module
    Info: Found entity 25: cpu_0_nios2_oci_im
    Info: Found entity 26: cpu_0_nios2_performance_monitors
    Info: Found entity 27: cpu_0_nios2_oci
    Info: Found entity 28: cpu_0
Info: Elaborating entity "cpu_0" for hierarchy "nios2:inst|cpu_0:the_cpu_0"
Warning: Using design file cpu_0_test_bench.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: cpu_0_test_bench-europa
    Info: Found entity 1: cpu_0_test_bench
Info: Elaborating entity "cpu_0_test_bench" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench"
Info: Elaborating entity "cpu_0_ic_data_module" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data"
Info: Elaborating entity "altsyncram" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram"
Info: Instantiated megafunction "nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "1024"
    Info: Parameter "numwords_b" = "1024"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "10"
    Info: Parameter "widthad_b" = "10"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf
    Info: Found entity 1: altsyncram_cjd1
Info: Elaborating entity "altsyncram_cjd1" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated"
Info: Elaborating entity "cpu_0_ic_tag_module" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag"
Info: Elaborating entity "altsyncram" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram"
Info: Instantiated megafunction "nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_0_ic_tag_ram.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "128"
    Info: Parameter "numwords_b" = "128"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "23"
    Info: Parameter "width_b" = "23"
    Info: Parameter "widthad_a" = "7"
    Info: Parameter "widthad_b" = "7"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3ag1.tdf
    Info: Found entity 1: altsyncram_3ag1
Info: Elaborating entity "altsyncram_3ag1" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_3ag1:auto_generated"
Info: Elaborating entity "cpu_0_bht_module" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht"
Info: Elaborating entity "altsyncram" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "nios2:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram"
Info: Instantiated megafunction "nios2:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_0_bht_ram.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "numwords_b" = "256"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "2"
    Info: Parameter "width_b" = "2"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "widthad_b" = "8"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_qtf1.tdf
    Info: Found entity 1: altsyncram_qtf1
Info: Elaborating entity "altsyncram_qtf1" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_qtf1:auto_generated"
Info: Elaborating entity "cpu_0_register_bank_a_module" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a"
Info: Elaborating entity "altsyncram" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram"
Info: Instantiated megafunction "nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_0_rf_ram_a.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "numwords_b" = "32"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "widthad_b" = "5"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_qbf1.tdf
    Info: Found entity 1: altsyncram_qbf1
Info: Elaborating entity "altsyncram_qbf1" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_qbf1:auto_generated"
Info: Elaborating entity "cpu_0_register_bank_b_module" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b"
Info: Elaborating entity "altsyncram" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram"
Info: Instantiated megafunction "nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_0_rf_ram_b.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "numwords_b" = "32"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "widthad_b" = "5"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_rbf1.tdf
    Info: Found entity 1: altsyncram_rbf1
Info: Elaborating entity "altsyncram_rbf1" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_rbf1:auto_generated"
Info: Elaborating entity "cpu_0_dc_tag_module" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag"
Info: Elaborating entity "altsyncram" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram"
Info: Instantiated megafunction "nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_0_dc_tag_ram.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "64"
    Info: Parameter "numwords_b" = "64"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "18"
    Info: Parameter "width_b" = "18"
    Info: Parameter "widthad_a" = "6"
    Info: Parameter "widthad_b" = "6"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_oif1.tdf
    Info: Found entity 1: altsyncram_oif1
Info: Elaborating entity "altsyncram_oif1" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_oif1:auto_generated"
Info: Elaborating entity "cpu_0_dc_data_module" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data"
Info: Elaborating entity "altsyncram" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram"
Info: Instantiated megafunction "nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "512"
    Info: Parameter "numwords_b" = "512"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "width_byteena_a" = "4"
    Info: Parameter "widthad_a" = "9"
    Info: Parameter "widthad_b" = "9"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf
    Info: Found entity 1: altsyncram_kdf1
Info: Elaborating entity "altsyncram_kdf1" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated"
Info: Elaborating entity "cpu_0_dc_victim_module" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim"
Info: Elaborating entity "altsyncram" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram"
Info: Instantiated megafunction "nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "8"
    Info: Parameter "numwords_b" = "8"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "3"
    Info: Parameter "widthad_b" = "3"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf
    Info: Found entity 1: altsyncram_r3d1
Info: Elaborating entity "altsyncram_r3d1" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated"
Warning: Using design file cpu_0_mult_cell.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: cpu_0_mult_cell-europa
    Info: Found entity 1: cpu_0_mult_cell
Info: Elaborating entity "cpu_0_mult_cell" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "altmult_add" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1"
Info: Elaborated megafunction instantiation "nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1"
Info: Instantiated megafunction "nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1" with the following parameter:
    Info: Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info: Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info: Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info: Parameter "dedicated_multiplier_circuitry" = "YES"
    Info: Parameter "input_register_a0" = "UNREGISTERED"
    Info: Parameter "input_register_b0" = "UNREGISTERED"
    Info: Parameter "input_source_a0" = "DATAA"
    Info: Parameter "input_source_b0" = "DATAB"
    Info: Parameter "intended_device_family" = "CYCLONEIVE"
    Info: Parameter "lpm_type" = "altmult_add"
    Info: Parameter "multiplier1_direction" = "ADD"
    Info: Parameter "multiplier_aclr0" = "ACLR0"
    Info: Parameter "multiplier_register0" = "CLOCK0"
    Info: Parameter "number_of_multipliers" = "1"
    Info: Parameter "output_register" = "UNREGISTERED"
    Info: Parameter "port_addnsub1" = "PORT_UNUSED"
    Info: Parameter "port_signa" = "PORT_UNUSED"
    Info: Parameter "port_signb" = "PORT_UNUSED"
    Info: Parameter "representation_a" = "UNSIGNED"
    Info: Parameter "representation_b" = "UNSIGNED"
    Info: Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info: Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info: Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info: Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info: Parameter "signed_register_a" = "UNREGISTERED"
    Info: Parameter "signed_register_b" = "UNREGISTERED"
    Info: Parameter "width_a" = "16"
    Info: Parameter "width_b" = "16"
    Info: Parameter "width_result" = "32"
Info: Found 1 design units, including 1 entities, in source file db/mult_add_mgr2.tdf
    Info: Found entity 1: mult_add_mgr2
Info: Elaborating entity "mult_add_mgr2" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/ded_mult_ks81.tdf
    Info: Found entity 1: ded_mult_ks81
Info: Elaborating entity "ded_mult_ks81" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf
    Info: Found entity 1: dffpipe_93c
Info: Elaborating entity "dffpipe_93c" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|dffpipe_93c:pre_result"
Info: Elaborating entity "altmult_add" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2"
Info: Elaborated megafunction instantiation "nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2"
Info: Instantiated megafunction "nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2" with the following parameter:
    Info: Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info: Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info: Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info: Parameter "dedicated_multiplier_circuitry" = "YES"
    Info: Parameter "input_register_a0" = "UNREGISTERED"
    Info: Parameter "input_register_b0" = "UNREGISTERED"
    Info: Parameter "input_source_a0" = "DATAA"
    Info: Parameter "input_source_b0" = "DATAB"
    Info: Parameter "intended_device_family" = "CYCLONEIVE"
    Info: Parameter "lpm_type" = "altmult_add"
    Info: Parameter "multiplier1_direction" = "ADD"
    Info: Parameter "multiplier_aclr0" = "ACLR0"
    Info: Parameter "multiplier_register0" = "CLOCK0"
    Info: Parameter "number_of_multipliers" = "1"
    Info: Parameter "output_register" = "UNREGISTERED"
    Info: Parameter "port_addnsub1" = "PORT_UNUSED"
    Info: Parameter "port_signa" = "PORT_UNUSED"
    Info: Parameter "port_signb" = "PORT_UNUSED"
    Info: Parameter "representation_a" = "UNSIGNED"
    Info: Parameter "representation_b" = "UNSIGNED"
    Info: Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info: Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info: Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info: Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info: Parameter "signed_register_a" = "UNREGISTERED"
    Info: Parameter "signed_register_b" = "UNREGISTERED"
    Info: Parameter "width_a" = "16"
    Info: Parameter "width_b" = "16"
    Info: Parameter "width_result" = "16"
Info: Found 1 design units, including 1 entities, in source file db/mult_add_ogr2.tdf
    Info: Found entity 1: mult_add_ogr2
Info: Elaborating entity "mult_add_ogr2" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated"
Info: Elaborating entity "cpu_0_nios2_oci" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci"
Info: Elaborating entity "cpu_0_nios2_oci_debug" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug"
Info: Elaborating entity "cpu_0_nios2_ocimem" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem"
Info: Elaborating entity "cpu_0_ociram_lpm_dram_bdp_component_module" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component"
Info: Elaborating entity "altsyncram" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Instantiated megafunction "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "init_file" = "cpu_0_ociram_default_contents.mif"
    Info: Parameter "intended_device_family" = "CYCLONEIVE"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "numwords_b" = "256"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "width_byteena_a" = "4"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "widthad_b" = "8"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_u972.tdf
    Info: Found entity 1: altsyncram_u972
Info: Elaborating entity "altsyncram_u972" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_u972:auto_generated"
Info: Elaborating entity "cpu_0_nios2_avalon_reg" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg"
Info: Elaborating entity "cpu_0_nios2_oci_break" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break"
Info: Elaborating entity "cpu_0_nios2_oci_xbrk" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk"
Info: Elaborating entity "cpu_0_nios2_oci_dbrk" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk"
Info: Elaborating entity "cpu_0_nios2_oci_itrace" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace"
Info: Elaborating entity "cpu_0_nios2_oci_dtrace" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace"
Info: Elaborating entity "cpu_0_nios2_oci_td_mode" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode"
Info: Elaborating entity "cpu_0_nios2_oci_fifo" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo"
Info: Elaborating entity "cpu_0_nios2_oci_compute_tm_count" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_compute_tm_count:cpu_0_nios2_oci_compute_tm_count_tm_count"
Info: Elaborating entity "cpu_0_nios2_oci_fifowp_inc" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp"
Info: Elaborating entity "cpu_0_nios2_oci_fifocount_inc" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifocount_inc:cpu_0_nios2_oci_fifocount_inc_fifocount"
Warning: Using design file cpu_0_oci_test_bench.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: cpu_0_oci_test_bench-europa
    Info: Found entity 1: cpu_0_oci_test_bench
Info: Elaborating entity "cpu_0_oci_test_bench" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_oci_test_bench:the_cpu_0_oci_test_bench"
Info: Elaborating entity "cpu_0_nios2_oci_pib" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib"
Info: Elaborating entity "cpu_0_nios2_oci_im" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im"
Info: Elaborating entity "cpu_0_traceram_lpm_dram_bdp_component_module" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component"
Info: Elaborating entity "altsyncram" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Instantiated megafunction "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "init_file" = ""
    Info: Parameter "intended_device_family" = "CYCLONEIVE"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "128"
    Info: Parameter "numwords_b" = "128"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "36"
    Info: Parameter "width_b" = "36"
    Info: Parameter "widthad_a" = "7"
    Info: Parameter "widthad_b" = "7"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_0a02.tdf
    Info: Found entity 1: altsyncram_0a02
Info: Elaborating entity "altsyncram_0a02" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated"
Warning: Using design file cpu_0_jtag_debug_module_wrapper.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: cpu_0_jtag_debug_module_wrapper-europa
    Info: Found entity 1: cpu_0_jtag_debug_module_wrapper
Info: Elaborating entity "cpu_0_jtag_debug_module_wrapper" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper"
Warning (10296): VHDL warning at cpu_0_jtag_debug_module_wrapper.vhd(310): ignored assignment of value to null range
Warning: Using design file cpu_0_jtag_debug_module_tck.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: cpu_0_jtag_debug_module_tck-europa
    Info: Found entity 1: cpu_0_jtag_debug_module_tck
Info: Elaborating entity "cpu_0_jtag_debug_module_tck" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck"
Warning: Using design file cpu_0_jtag_debug_module_sysclk.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: cpu_0_jtag_debug_module_sysclk-europa
    Info: Found entity 1: cpu_0_jtag_debug_module_sysclk
Info: Elaborating entity "cpu_0_jtag_debug_module_sysclk" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk"
Info: Elaborating entity "sld_virtual_jtag_basic" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy"
Info: Elaborated megafunction instantiation "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy"
Info: Instantiated megafunction "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy" with the following parameter:
    Info: Parameter "sld_auto_instance_index" = "YES"
    Info: Parameter "sld_instance_index" = "0"
    Info: Parameter "sld_ir_width" = "2"
    Info: Parameter "sld_mfg_id" = "70"
    Info: Parameter "sld_sim_action" = ""
    Info: Parameter "sld_sim_n_scan" = "0"
    Info: Parameter "sld_sim_total_length" = "0"
    Info: Parameter "sld_type_id" = "34"
    Info: Parameter "sld_version" = "3"
Info: Elaborating entity "sld_virtual_jtag_impl" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info: Elaborated megafunction instantiation "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy"
Info: Elaborating entity "epcs_flash_controller_0_epcs_control_port_arbitrator" for hierarchy "nios2:inst|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning: Using design file epcs_flash_controller_0.vhd, which is not specified as a design file for the current project, but contains definitions for 4 design units and 2 entities in project
    Info: Found design unit 1: epcs_flash_controller_0_sub-europa
    Info: Found design unit 2: epcs_flash_controller_0-europa
    Info: Found entity 1: epcs_flash_controller_0_sub
    Info: Found entity 2: epcs_flash_controller_0
Info: Elaborating entity "epcs_flash_controller_0" for hierarchy "nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0"
Info: Elaborating entity "epcs_flash_controller_0_sub" for hierarchy "nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "altsyncram" for hierarchy "nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|altsyncram:the_boot_copier_rom"
Info: Elaborated megafunction instantiation "nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|altsyncram:the_boot_copier_rom"
Info: Instantiated megafunction "nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|altsyncram:the_boot_copier_rom" with the following parameter:
    Info: Parameter "byte_size" = "8"
    Info: Parameter "init_file" = "epcs_flash_controller_0_boot_rom_synth.hex"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_a" = "32"
    Info: Parameter "widthad_a" = "8"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_r951.tdf
    Info: Found entity 1: altsyncram_r951
Info: Elaborating entity "altsyncram_r951" for hierarchy "nios2:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|altsyncram:the_boot_copier_rom|altsyncram_r951:auto_generated"
Info: Elaborating entity "jtag_uart_0_avalon_jtag_slave_arbitrator" for hierarchy "nios2:inst|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning: Using design file jtag_uart_0.vhd, which is not specified as a design file for the current project, but contains definitions for 14 design units and 7 entities in project
    Info: Found design unit 1: jtag_uart_0_log_module-europa
    Info: Found design unit 2: jtag_uart_0_sim_scfifo_w-europa
    Info: Found design unit 3: jtag_uart_0_scfifo_w-europa
    Info: Found design unit 4: jtag_uart_0_drom_module-europa
    Info: Found design unit 5: jtag_uart_0_sim_scfifo_r-europa
    Info: Found design unit 6: jtag_uart_0_scfifo_r-europa
    Info: Found design unit 7: jtag_uart_0-europa
    Info: Found entity 1: jtag_uart_0_log_module
    Info: Found entity 2: jtag_uart_0_sim_scfifo_w
    Info: Found entity 3: jtag_uart_0_scfifo_w
    Info: Found entity 4: jtag_uart_0_drom_module
    Info: Found entity 5: jtag_uart_0_sim_scfifo_r
    Info: Found entity 6: jtag_uart_0_scfifo_r
    Info: Found entity 7: jtag_uart_0
Info: Elaborating entity "jtag_uart_0" for hierarchy "nios2:inst|jtag_uart_0:the_jtag_uart_0"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "jtag_uart_0_scfifo_w" for hierarchy "nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w"
Info: Elaborating entity "scfifo" for hierarchy "nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info: Elaborated megafunction instantiation "nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info: Instantiated megafunction "nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter:
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info: Parameter "lpm_numwords" = "64"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "8"
    Info: Parameter "lpm_widthu" = "6"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info: Found entity 1: scfifo_jr21
Info: Elaborating entity "scfifo_jr21" for hierarchy "nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf
    Info: Found entity 1: a_dpfifo_q131
Info: Elaborating entity "a_dpfifo_q131" for hierarchy "nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info: Found entity 1: a_fefifo_7cf
Info: Elaborating entity "a_fefifo_7cf" for hierarchy "nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state"
Info: Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info: Found entity 1: cntr_do7
Info: Elaborating entity "cntr_do7" for hierarchy "nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw"
Info: Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf
    Info: Found entity 1: dpram_nl21
Info: Elaborating entity "dpram_nl21" for hierarchy "nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf
    Info: Found entity 1: altsyncram_r1m1
Info: Elaborating entity "altsyncram_r1m1" for hierarchy "nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1"
Info: Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info: Found entity 1: cntr_1ob
Info: Elaborating entity "cntr_1ob" for hierarchy "nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count"
Info: Elaborating entity "jtag_uart_0_scfifo_r" for hierarchy "nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r"
Info: Elaborating entity "alt_jtag_atlantic" for hierarchy "nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"
Info: Elaborated megafunction instantiation "nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"
Info: Instantiated megafunction "nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic" with the following parameter:
    Info: Parameter "INSTANCE_ID" = "0"
    Info: Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info: Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info: Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info: Elaborating entity "opencores_i2c_fbm320_avalon_slave_0_arbitrator" for hierarchy "nios2:inst|opencores_i2c_fbm320_avalon_slave_0_arbitrator:the_opencores_i2c_fbm320_avalon_slave_0"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "opencores_i2c_fbm320" for hierarchy "nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320"
Info: Elaborating entity "opencores_i2c" for hierarchy "nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320"
Info: Elaborating entity "i2c_master_top" for hierarchy "nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst"
Warning (10230): Verilog HDL assignment warning at i2c_master_top.v(213): truncated value with size 2 to match size of target (1)
Info: Elaborating entity "i2c_master_byte_ctrl" for hierarchy "nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller"
Info: Elaborating entity "i2c_master_bit_ctrl" for hierarchy "nios2:inst|opencores_i2c_fbm320:the_opencores_i2c_fbm320|opencores_i2c:opencores_i2c_fbm320|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"
Warning (10766): Verilog HDL Synthesis Attribute warning at i2c_master_bit_ctrl.v(361): ignoring full_case attribute on case statement with explicit default case item
Info (10264): Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(361): all case item expressions in this case statement are onehot
Warning (10208): Verilog HDL Case Statement warning at i2c_master_bit_ctrl.v(357): honored full_case synthesis attribute - differences between design synthesis and simulation may occur
Info: Elaborating entity "opencores_i2c_jy901_avalon_slave_0_arbitrator" for hierarchy "nios2:inst|opencores_i2c_jy901_avalon_slave_0_arbitrator:the_opencores_i2c_jy901_avalon_slave_0"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "opencores_i2c_jy901" for hierarchy "nios2:inst|opencores_i2c_jy901:the_opencores_i2c_jy901"
Info: Elaborating entity "pio_0_s1_arbitrator" for hierarchy "nios2:inst|pio_0_s1_arbitrator:the_pio_0_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning: Using design file pio_0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: pio_0-europa
    Info: Found entity 1: pio_0
Info: Elaborating entity "pio_0" for hierarchy "nios2:inst|pio_0:the_pio_0"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "pio_1_s1_arbitrator" for hierarchy "nios2:inst|pio_1_s1_arbitrator:the_pio_1_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning: Using design file pio_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: pio_1-europa
    Info: Found entity 1: pio_1
Info: Elaborating entity "pio_1" for hierarchy "nios2:inst|pio_1:the_pio_1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "pio_2_s1_arbitrator" for hierarchy "nios2:inst|pio_2_s1_arbitrator:the_pio_2_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning: Using design file pio_2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: pio_2-europa
    Info: Found entity 1: pio_2
Info: Elaborating entity "pio_2" for hierarchy "nios2:inst|pio_2:the_pio_2"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "pio_3_s1_arbitrator" for hierarchy "nios2:inst|pio_3_s1_arbitrator:the_pio_3_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning: Using design file pio_3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: pio_3-europa
    Info: Found entity 1: pio_3
Info: Elaborating entity "pio_3" for hierarchy "nios2:inst|pio_3:the_pio_3"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "pio_4_s1_arbitrator" for hierarchy "nios2:inst|pio_4_s1_arbitrator:the_pio_4_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning: Using design file pio_4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: pio_4-europa
    Info: Found entity 1: pio_4
Info: Elaborating entity "pio_4" for hierarchy "nios2:inst|pio_4:the_pio_4"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "sdram_0_s1_arbitrator" for hierarchy "nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module" for hierarchy "nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module" for hierarchy "nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning: Using design file sdram_0.vhd, which is not specified as a design file for the current project, but contains definitions for 4 design units and 2 entities in project
    Info: Found design unit 1: sdram_0_input_efifo_module-europa
    Info: Found design unit 2: sdram_0-europa
    Info: Found entity 1: sdram_0_input_efifo_module
    Info: Found entity 2: sdram_0
Info: Elaborating entity "sdram_0" for hierarchy "nios2:inst|sdram_0:the_sdram_0"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "sdram_0_input_efifo_module" for hierarchy "nios2:inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "sysid_0_control_slave_arbitrator" for hierarchy "nios2:inst|sysid_0_control_slave_arbitrator:the_sysid_0_control_slave"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning: Using design file sysid_0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: sysid_0-europa
    Info: Found entity 1: sysid_0
Info: Elaborating entity "sysid_0" for hierarchy "nios2:inst|sysid_0:the_sysid_0"
Info: Elaborating entity "timer_0_s1_arbitrator" for hierarchy "nios2:inst|timer_0_s1_arbitrator:the_timer_0_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning: Using design file timer_0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: timer_0-europa
    Info: Found entity 1: timer_0
Info: Elaborating entity "timer_0" for hierarchy "nios2:inst|timer_0:the_timer_0"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "tri_state_bridge_0_avalon_slave_arbitrator" for hierarchy "nios2:inst|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "wr_s1_arbitrator" for hierarchy "nios2:inst|wr_s1_arbitrator:the_wr_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning: Using design file wr.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: wr-europa
    Info: Found entity 1: wr
Info: Elaborating entity "wr" for hierarchy "nios2:inst|wr:the_wr"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "wr2_s1_arbitrator" for hierarchy "nios2:inst|wr2_s1_arbitrator:the_wr2_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning: Using design file wr2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: wr2-europa
    Info: Found entity 1: wr2
Info: Elaborating entity "wr2" for hierarchy "nios2:inst|wr2:the_wr2"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "wr3_s1_arbitrator" for hierarchy "nios2:inst|wr3_s1_arbitrator:the_wr3_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning: Using design file wr3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: wr3-europa
    Info: Found entity 1: wr3
Info: Elaborating entity "wr3" for hierarchy "nios2:inst|wr3:the_wr3"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "wr4_s1_arbitrator" for hierarchy "nios2:inst|wr4_s1_arbitrator:the_wr4_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning: Using design file wr4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: wr4-europa
    Info: Found entity 1: wr4
Info: Elaborating entity "wr4" for hierarchy "nios2:inst|wr4:the_wr4"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "nios2_reset_clk_0_domain_synch_module" for hierarchy "nios2:inst|nios2_reset_clk_0_domain_synch_module:nios2_reset_clk_0_domain_synch"
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[31]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[32]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[33]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[34]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[35]"
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted tri-state buffer "nios2:inst|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|data_to_and_from_the_cfi_flash_0[0]~synth" feeding internal logic into a wire
    Warning: Converted tri-state buffer "nios2:inst|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|data_to_and_from_the_cfi_flash_0[7]~synth" feeding internal logic into a wire
    Warning: Converted tri-state buffer "nios2:inst|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|data_to_and_from_the_cfi_flash_0[6]~synth" feeding internal logic into a wire
    Warning: Converted tri-state buffer "nios2:inst|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|data_to_and_from_the_cfi_flash_0[5]~synth" feeding internal logic into a wire
    Warning: Converted tri-state buffer "nios2:inst|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|data_to_and_from_the_cfi_flash_0[4]~synth" feeding internal logic into a wire
    Warning: Converted tri-state buffer "nios2:inst|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|data_to_and_from_the_cfi_flash_0[3]~synth" feeding internal logic into a wire
    Warning: Converted tri-state buffer "nios2:inst|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|data_to_and_from_the_cfi_flash_0[2]~synth" feeding internal logic into a wire
    Warning: Converted tri-state buffer "nios2:inst|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|data_to_and_from_the_cfi_flash_0[1]~synth" feeding internal logic into a wire
Info: Inferred 1 megafunctions from design logic
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "nios2:inst|cpu_0:the_cpu_0|Add17"
Info: Elaborated megafunction instantiation "nios2:inst|cpu_0:the_cpu_0|lpm_add_sub:Add17"
Info: Instantiated megafunction "nios2:inst|cpu_0:the_cpu_0|lpm_add_sub:Add17" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "33"
    Info: Parameter "LPM_DIRECTION" = "DEFAULT"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf
    Info: Found entity 1: add_sub_qvi
Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "cke" is stuck at VCC
Info: Timing-Driven Synthesis is running on partition "Top"
Info: 54 registers lost all their fanouts during netlist optimizations. The first 54 are displayed below.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[0]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[1]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[2]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[3]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[4]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[5]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[6]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[7]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[8]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[9]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[10]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[11]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[12]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[13]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[14]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[15]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[16]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[17]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[18]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[19]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[20]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[21]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[22]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[23]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[24]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[25]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[26]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[27]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[28]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[29]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[30]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[31]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[32]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[33]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[34]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[35]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[16]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[15]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[14]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[13]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[12]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[11]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[10]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[9]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[8]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[7]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[6]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[5]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[4]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[3]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[2]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[1]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[0]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_in_a_write_cycle" lost all its fanouts during netlist optimizations.
Info: Generating hard_block partition "hard_block:auto_generated_inst"
    Info: Adding node "altpll0:inst1|altpll:altpll_component|altpll0_altpll:auto_generated|pll1"
Info: Implemented 6897 device resources after synthesis - the final resource count might be different
    Info: Implemented 12 input pins
    Info: Implemented 33 output pins
    Info: Implemented 20 bidirectional pins
    Info: Implemented 6543 logic cells
    Info: Implemented 283 RAM segments
    Info: Implemented 1 PLLs
    Info: Implemented 4 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 187 warnings
    Info: Peak virtual memory: 458 megabytes
    Info: Processing ended: Fri Sep 15 10:04:02 2017
    Info: Elapsed time: 00:00:43
    Info: Total CPU time (on all processors): 00:00:42


