Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.1 (lin64) Build 4081461 Thu Dec 14 12:22:04 MST 2023
| Date         : Wed Apr 17 22:17:12 2024
| Host         : remi-HP-ENVY-x360-Convertible-15-ds0xxx running 64-bit Ubuntu 23.10
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       202         
HPDR-1     Warning           Port pin direction inconsistency  1           
LUTAR-1    Warning           LUT drives async reset alert      6           
TIMING-18  Warning           Missing input or output delay     3           
TIMING-20  Warning           Non-clocked latch                 210         
LATCH-1    Advisory          Existing latches in the design    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3871)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (704)
5. checking no_input_delay (4)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (8)

1. checking no_clock (3871)
---------------------------
 There are 114 register/latch pins with no clock driven by root clock pin: ac_bclk (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ac_pblrc (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ac_reclrc (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: sw[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clock/clk_mclk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: i2cConf/FSM_sequential_i2c_sm_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: i2cConf/FSM_sequential_i2c_sm_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: i2cConf/FSM_sequential_i2c_sm_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: i2cConf/FSM_sequential_i2c_sm_reg[3]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: i2cConf/clk_data_reg/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: i2sLayer/currentState_reg[0]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: i2sLayer/currentState_reg[1]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: i2sLayer/currentState_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: i2sLayer/filter/fil_done_reg/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: i2sLayer/receiver/State_reg[0]_LDC/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: i2sLayer/receiver/State_reg[0]_P/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: i2sLayer/receiver/State_reg[1]_LDC/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: i2sLayer/receiver/State_reg[1]_P/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: i2sLayer/receiver/State_reg[2]_LDC/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: i2sLayer/receiver/State_reg[2]_P/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: i2sLayer/receiver/rec_done_reg/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: i2sLayer/t_buff_reg[0]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: i2sLayer/t_buff_reg[10]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: i2sLayer/t_buff_reg[11]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: i2sLayer/t_buff_reg[12]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: i2sLayer/t_buff_reg[13]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: i2sLayer/t_buff_reg[14]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: i2sLayer/t_buff_reg[15]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: i2sLayer/t_buff_reg[16]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: i2sLayer/t_buff_reg[17]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: i2sLayer/t_buff_reg[18]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: i2sLayer/t_buff_reg[19]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: i2sLayer/t_buff_reg[1]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: i2sLayer/t_buff_reg[20]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: i2sLayer/t_buff_reg[21]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: i2sLayer/t_buff_reg[22]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: i2sLayer/t_buff_reg[23]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: i2sLayer/t_buff_reg[24]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: i2sLayer/t_buff_reg[25]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: i2sLayer/t_buff_reg[26]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: i2sLayer/t_buff_reg[27]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: i2sLayer/t_buff_reg[28]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: i2sLayer/t_buff_reg[29]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: i2sLayer/t_buff_reg[2]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: i2sLayer/t_buff_reg[30]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: i2sLayer/t_buff_reg[31]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: i2sLayer/t_buff_reg[32]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: i2sLayer/t_buff_reg[33]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: i2sLayer/t_buff_reg[34]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: i2sLayer/t_buff_reg[35]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: i2sLayer/t_buff_reg[36]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: i2sLayer/t_buff_reg[37]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: i2sLayer/t_buff_reg[38]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: i2sLayer/t_buff_reg[39]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: i2sLayer/t_buff_reg[3]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: i2sLayer/t_buff_reg[40]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: i2sLayer/t_buff_reg[41]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: i2sLayer/t_buff_reg[42]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: i2sLayer/t_buff_reg[43]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: i2sLayer/t_buff_reg[44]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: i2sLayer/t_buff_reg[45]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: i2sLayer/t_buff_reg[46]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: i2sLayer/t_buff_reg[47]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: i2sLayer/t_buff_reg[4]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: i2sLayer/t_buff_reg[5]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: i2sLayer/t_buff_reg[6]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: i2sLayer/t_buff_reg[7]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: i2sLayer/t_buff_reg[8]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: i2sLayer/t_buff_reg[9]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: i2sLayer/t_rst_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[9]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/currentState_reg[0]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/currentState_reg[1]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/currentState_reg[2]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/currentState_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i2sLayer/transmitter/last_falling_edge_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i2sLayer/transmitter/last_falling_edge_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i2sLayer/transmitter/last_falling_edge_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i2sLayer/transmitter/last_falling_edge_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i2sLayer/transmitter/last_falling_edge_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i2sLayer/transmitter/last_falling_edge_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i2sLayer/transmitter/last_falling_edge_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i2sLayer/transmitter/last_falling_edge_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i2sLayer/transmitter/last_falling_edge_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i2sLayer/transmitter/last_falling_edge_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i2sLayer/transmitter/last_falling_edge_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i2sLayer/transmitter/last_falling_edge_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i2sLayer/transmitter/last_falling_edge_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i2sLayer/transmitter/last_falling_edge_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i2sLayer/transmitter/last_falling_edge_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i2sLayer/transmitter/last_falling_edge_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i2sLayer/transmitter/last_falling_edge_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i2sLayer/transmitter/last_falling_edge_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i2sLayer/transmitter/last_falling_edge_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i2sLayer/transmitter/last_falling_edge_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i2sLayer/transmitter/last_falling_edge_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i2sLayer/transmitter/last_falling_edge_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i2sLayer/transmitter/last_falling_edge_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i2sLayer/transmitter/last_falling_edge_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i2sLayer/transmitter/last_falling_edge_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i2sLayer/transmitter/last_falling_edge_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i2sLayer/transmitter/last_falling_edge_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i2sLayer/transmitter/last_falling_edge_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i2sLayer/transmitter/last_falling_edge_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i2sLayer/transmitter/last_falling_edge_reg[9]/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: onoff_reg/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: t_buf_temp_reg[47]_i_3/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_sm_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_sm_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (704)
--------------------------------------------------
 There are 704 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (8)
----------------------------
 There are 8 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.611      -23.446                    101                 1629        0.098        0.000                      0                 1629        2.750        0.000                       0                   463  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.611      -23.446                    101                 1629        0.098        0.000                      0                 1629        2.750        0.000                       0                   463  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          101  Failing Endpoints,  Worst Slack       -0.611ns,  Total Violation      -23.446ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.611ns  (required time - arrival time)
  Source:                 i2sLayer/filter/counter_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2sLayer/filter/p_1_out_i_61_psdsp/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin fall@12.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        8.481ns  (logic 4.924ns (58.059%)  route 3.557ns (41.941%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT3=1 RAMD32=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 16.889 - 12.000 ) 
    Source Clock Delay      (SCD):    5.335ns = ( 9.335 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.666     9.335    i2sLayer/filter/sysclk_IBUF_BUFG
    SLICE_X13Y23         FDRE                                         r  i2sLayer/filter/counter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.459     9.794 r  i2sLayer/filter/counter_reg[1]/Q
                         net (fo=154, routed)         1.198    10.991    i2sLayer/filter/delay_line_r_reg_0_15_0_0__26/A1
    SLICE_X12Y23         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    11.143 r  i2sLayer/filter/delay_line_r_reg_0_15_0_0__26/SP/O
                         net (fo=1, routed)           0.579    11.723    i2sLayer/filter/delay_line_r_reg_0_15_0_0__26_n_3
    SLICE_X13Y23         LUT3 (Prop_lut3_I0_O)        0.348    12.071 r  i2sLayer/filter/p_1_out_i_11/O
                         net (fo=1, routed)           0.635    12.706    i2sLayer/p_4_out[13]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[13]_P[3])
                                                      3.841    16.547 r  i2sLayer/p_1_out/P[3]
                         net (fo=1, routed)           0.814    17.360    i2sLayer/filter/out_r_reg[39]_0[3]
    SLICE_X9Y24          LUT2 (Prop_lut2_I1_O)        0.124    17.484 r  i2sLayer/filter/p_1_out_i_61/O
                         net (fo=1, routed)           0.331    17.816    i2sLayer/filter/filter_n_153_alias
    SLICE_X9Y22          FDRE                                         r  i2sLayer/filter/p_1_out_i_61_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     12.000    12.000 f  
    K17                                               0.000    12.000 f  sysclk (IN)
                         net (fo=0)                   0.000    12.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.421 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.496    16.888    i2sLayer/filter/p_1_out_0
    SLICE_X9Y22          FDRE                                         r  i2sLayer/filter/p_1_out_i_61_psdsp/C  (IS_INVERTED)
                         clock pessimism              0.391    17.280    
                         clock uncertainty           -0.035    17.244    
    SLICE_X9Y22          FDRE (Setup_fdre_C_D)       -0.040    17.204    i2sLayer/filter/p_1_out_i_61_psdsp
  -------------------------------------------------------------------
                         required time                         17.204    
                         arrival time                         -17.816    
  -------------------------------------------------------------------
                         slack                                 -0.611    

Slack (VIOLATED) :        -0.478ns  (required time - arrival time)
  Source:                 i2sLayer/filter/counter_reg[1]_replica_1/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2sLayer/filter/out_l_reg[34]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin fall@12.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        8.302ns  (logic 4.548ns (54.781%)  route 3.754ns (45.219%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 RAMD32=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 16.882 - 12.000 ) 
    Source Clock Delay      (SCD):    5.335ns = ( 9.335 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.666     9.335    i2sLayer/filter/sysclk_IBUF_BUFG
    SLICE_X7Y26          FDRE                                         r  i2sLayer/filter/counter_reg[1]_replica_1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.459     9.794 r  i2sLayer/filter/counter_reg[1]_replica_1/Q
                         net (fo=72, routed)          1.216    11.010    i2sLayer/filter/delay_line_l_reg_0_15_0_0__15/A1
    SLICE_X8Y22          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    11.134 r  i2sLayer/filter/delay_line_l_reg_0_15_0_0__15/SP/O
                         net (fo=1, routed)           0.596    11.730    i2sLayer/filter/delay_line_l_reg_0_15_0_0__15_n_3
    SLICE_X11Y20         LUT3 (Prop_lut3_I2_O)        0.124    11.854 r  i2sLayer/filter/p_1_out__0_i_16/O
                         net (fo=1, routed)           0.823    12.677    i2sLayer/filter_n_18
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[8]_P[34])
                                                      3.841    16.518 r  i2sLayer/p_1_out__0/P[34]
                         net (fo=2, routed)           1.119    17.637    i2sLayer/filter/P[34]
    SLICE_X14Y23         FDRE                                         r  i2sLayer/filter/out_l_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     12.000    12.000 f  
    K17                                               0.000    12.000 f  sysclk (IN)
                         net (fo=0)                   0.000    12.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.421 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.489    16.881    i2sLayer/filter/sysclk_IBUF_BUFG
    SLICE_X14Y23         FDRE                                         r  i2sLayer/filter/out_l_reg[34]/C  (IS_INVERTED)
                         clock pessimism              0.391    17.273    
                         clock uncertainty           -0.035    17.237    
    SLICE_X14Y23         FDRE (Setup_fdre_C_D)       -0.078    17.159    i2sLayer/filter/out_l_reg[34]
  -------------------------------------------------------------------
                         required time                         17.159    
                         arrival time                         -17.637    
  -------------------------------------------------------------------
                         slack                                 -0.478    

Slack (VIOLATED) :        -0.451ns  (required time - arrival time)
  Source:                 i2sLayer/filter/counter_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2sLayer/filter/p_1_out_i_41_psdsp/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin fall@12.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        8.323ns  (logic 4.924ns (59.160%)  route 3.399ns (40.840%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT3=1 RAMD32=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 16.889 - 12.000 ) 
    Source Clock Delay      (SCD):    5.335ns = ( 9.335 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.666     9.335    i2sLayer/filter/sysclk_IBUF_BUFG
    SLICE_X13Y23         FDRE                                         r  i2sLayer/filter/counter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.459     9.794 r  i2sLayer/filter/counter_reg[1]/Q
                         net (fo=154, routed)         1.198    10.991    i2sLayer/filter/delay_line_r_reg_0_15_0_0__26/A1
    SLICE_X12Y23         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    11.143 r  i2sLayer/filter/delay_line_r_reg_0_15_0_0__26/SP/O
                         net (fo=1, routed)           0.579    11.723    i2sLayer/filter/delay_line_r_reg_0_15_0_0__26_n_3
    SLICE_X13Y23         LUT3 (Prop_lut3_I0_O)        0.348    12.071 r  i2sLayer/filter/p_1_out_i_11/O
                         net (fo=1, routed)           0.635    12.706    i2sLayer/p_4_out[13]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[13]_P[23])
                                                      3.841    16.547 r  i2sLayer/p_1_out/P[23]
                         net (fo=2, routed)           0.656    17.203    i2sLayer/filter/out_r_reg[39]_0[23]
    SLICE_X9Y24          LUT2 (Prop_lut2_I1_O)        0.124    17.327 r  i2sLayer/filter/p_1_out_i_41/O
                         net (fo=1, routed)           0.331    17.658    i2sLayer/filter/filter_n_133_alias
    SLICE_X9Y22          FDRE                                         r  i2sLayer/filter/p_1_out_i_41_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     12.000    12.000 f  
    K17                                               0.000    12.000 f  sysclk (IN)
                         net (fo=0)                   0.000    12.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.421 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.496    16.888    i2sLayer/filter/p_1_out_0
    SLICE_X9Y22          FDRE                                         r  i2sLayer/filter/p_1_out_i_41_psdsp/C  (IS_INVERTED)
                         clock pessimism              0.391    17.280    
                         clock uncertainty           -0.035    17.244    
    SLICE_X9Y22          FDRE (Setup_fdre_C_D)       -0.037    17.207    i2sLayer/filter/p_1_out_i_41_psdsp
  -------------------------------------------------------------------
                         required time                         17.207    
                         arrival time                         -17.658    
  -------------------------------------------------------------------
                         slack                                 -0.451    

Slack (VIOLATED) :        -0.450ns  (required time - arrival time)
  Source:                 i2sLayer/filter/counter_reg[1]_replica_1/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2sLayer/filter/p_1_out__0_i_48_psdsp/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin fall@12.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        8.313ns  (logic 4.672ns (56.200%)  route 3.641ns (43.800%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT3=1 RAMD32=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 16.885 - 12.000 ) 
    Source Clock Delay      (SCD):    5.335ns = ( 9.335 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.666     9.335    i2sLayer/filter/sysclk_IBUF_BUFG
    SLICE_X7Y26          FDRE                                         r  i2sLayer/filter/counter_reg[1]_replica_1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.459     9.794 r  i2sLayer/filter/counter_reg[1]_replica_1/Q
                         net (fo=72, routed)          1.216    11.010    i2sLayer/filter/delay_line_l_reg_0_15_0_0__15/A1
    SLICE_X8Y22          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    11.134 r  i2sLayer/filter/delay_line_l_reg_0_15_0_0__15/SP/O
                         net (fo=1, routed)           0.596    11.730    i2sLayer/filter/delay_line_l_reg_0_15_0_0__15_n_3
    SLICE_X11Y20         LUT3 (Prop_lut3_I2_O)        0.124    11.854 r  i2sLayer/filter/p_1_out__0_i_16/O
                         net (fo=1, routed)           0.823    12.677    i2sLayer/filter_n_18
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[8]_P[16])
                                                      3.841    16.518 r  i2sLayer/p_1_out__0/P[16]
                         net (fo=2, routed)           0.628    17.145    i2sLayer/filter/P[16]
    SLICE_X13Y24         LUT2 (Prop_lut2_I1_O)        0.124    17.269 r  i2sLayer/filter/p_1_out__0_i_48/O
                         net (fo=1, routed)           0.378    17.648    i2sLayer/filter/filter_n_100_alias
    SLICE_X11Y25         FDRE                                         r  i2sLayer/filter/p_1_out__0_i_48_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     12.000    12.000 f  
    K17                                               0.000    12.000 f  sysclk (IN)
                         net (fo=0)                   0.000    12.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.421 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.493    16.885    i2sLayer/filter/p_1_out_0
    SLICE_X11Y25         FDRE                                         r  i2sLayer/filter/p_1_out__0_i_48_psdsp/C  (IS_INVERTED)
                         clock pessimism              0.391    17.277    
                         clock uncertainty           -0.035    17.241    
    SLICE_X11Y25         FDRE (Setup_fdre_C_D)       -0.044    17.197    i2sLayer/filter/p_1_out__0_i_48_psdsp
  -------------------------------------------------------------------
                         required time                         17.197    
                         arrival time                         -17.648    
  -------------------------------------------------------------------
                         slack                                 -0.450    

Slack (VIOLATED) :        -0.437ns  (required time - arrival time)
  Source:                 i2sLayer/filter/counter_reg[1]_replica_1/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2sLayer/filter/p_1_out__0_i_26_psdsp/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin fall@12.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        8.299ns  (logic 4.672ns (56.295%)  route 3.627ns (43.705%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT3=1 RAMD32=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 16.885 - 12.000 ) 
    Source Clock Delay      (SCD):    5.335ns = ( 9.335 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.666     9.335    i2sLayer/filter/sysclk_IBUF_BUFG
    SLICE_X7Y26          FDRE                                         r  i2sLayer/filter/counter_reg[1]_replica_1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.459     9.794 r  i2sLayer/filter/counter_reg[1]_replica_1/Q
                         net (fo=72, routed)          1.216    11.010    i2sLayer/filter/delay_line_l_reg_0_15_0_0__15/A1
    SLICE_X8Y22          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    11.134 r  i2sLayer/filter/delay_line_l_reg_0_15_0_0__15/SP/O
                         net (fo=1, routed)           0.596    11.730    i2sLayer/filter/delay_line_l_reg_0_15_0_0__15_n_3
    SLICE_X11Y20         LUT3 (Prop_lut3_I2_O)        0.124    11.854 r  i2sLayer/filter/p_1_out__0_i_16/O
                         net (fo=1, routed)           0.823    12.677    i2sLayer/filter_n_18
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[8]_P[38])
                                                      3.841    16.518 r  i2sLayer/p_1_out__0/P[38]
                         net (fo=2, routed)           0.652    17.170    i2sLayer/filter/P[38]
    SLICE_X11Y24         LUT2 (Prop_lut2_I1_O)        0.124    17.294 r  i2sLayer/filter/p_1_out__0_i_26/O
                         net (fo=1, routed)           0.340    17.634    i2sLayer/filter/filter_n_78_alias
    SLICE_X11Y24         FDRE                                         r  i2sLayer/filter/p_1_out__0_i_26_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     12.000    12.000 f  
    K17                                               0.000    12.000 f  sysclk (IN)
                         net (fo=0)                   0.000    12.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.421 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.493    16.885    i2sLayer/filter/p_1_out_0
    SLICE_X11Y24         FDRE                                         r  i2sLayer/filter/p_1_out__0_i_26_psdsp/C  (IS_INVERTED)
                         clock pessimism              0.391    17.277    
                         clock uncertainty           -0.035    17.241    
    SLICE_X11Y24         FDRE (Setup_fdre_C_D)       -0.044    17.197    i2sLayer/filter/p_1_out__0_i_26_psdsp
  -------------------------------------------------------------------
                         required time                         17.197    
                         arrival time                         -17.634    
  -------------------------------------------------------------------
                         slack                                 -0.437    

Slack (VIOLATED) :        -0.418ns  (required time - arrival time)
  Source:                 i2sLayer/filter/counter_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2sLayer/filter/p_1_out_i_46_psdsp/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin fall@12.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        8.291ns  (logic 4.924ns (59.392%)  route 3.367ns (40.608%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT3=1 RAMD32=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 16.889 - 12.000 ) 
    Source Clock Delay      (SCD):    5.335ns = ( 9.335 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.666     9.335    i2sLayer/filter/sysclk_IBUF_BUFG
    SLICE_X13Y23         FDRE                                         r  i2sLayer/filter/counter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.459     9.794 r  i2sLayer/filter/counter_reg[1]/Q
                         net (fo=154, routed)         1.198    10.991    i2sLayer/filter/delay_line_r_reg_0_15_0_0__26/A1
    SLICE_X12Y23         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    11.143 r  i2sLayer/filter/delay_line_r_reg_0_15_0_0__26/SP/O
                         net (fo=1, routed)           0.579    11.723    i2sLayer/filter/delay_line_r_reg_0_15_0_0__26_n_3
    SLICE_X13Y23         LUT3 (Prop_lut3_I0_O)        0.348    12.071 r  i2sLayer/filter/p_1_out_i_11/O
                         net (fo=1, routed)           0.635    12.706    i2sLayer/p_4_out[13]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[13]_P[18])
                                                      3.841    16.547 r  i2sLayer/p_1_out/P[18]
                         net (fo=2, routed)           0.624    17.170    i2sLayer/filter/out_r_reg[39]_0[18]
    SLICE_X11Y29         LUT2 (Prop_lut2_I1_O)        0.124    17.294 r  i2sLayer/filter/p_1_out_i_46/O
                         net (fo=1, routed)           0.331    17.625    i2sLayer/filter/filter_n_138_alias
    SLICE_X11Y27         FDRE                                         r  i2sLayer/filter/p_1_out_i_46_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     12.000    12.000 f  
    K17                                               0.000    12.000 f  sysclk (IN)
                         net (fo=0)                   0.000    12.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.421 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.496    16.888    i2sLayer/filter/p_1_out_0
    SLICE_X11Y27         FDRE                                         r  i2sLayer/filter/p_1_out_i_46_psdsp/C  (IS_INVERTED)
                         clock pessimism              0.391    17.280    
                         clock uncertainty           -0.035    17.244    
    SLICE_X11Y27         FDRE (Setup_fdre_C_D)       -0.037    17.207    i2sLayer/filter/p_1_out_i_46_psdsp
  -------------------------------------------------------------------
                         required time                         17.207    
                         arrival time                         -17.625    
  -------------------------------------------------------------------
                         slack                                 -0.418    

Slack (VIOLATED) :        -0.414ns  (required time - arrival time)
  Source:                 i2sLayer/filter/counter_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2sLayer/filter/p_1_out_i_30_psdsp/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin fall@12.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        8.287ns  (logic 4.924ns (59.418%)  route 3.363ns (40.582%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT3=1 RAMD32=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 16.889 - 12.000 ) 
    Source Clock Delay      (SCD):    5.335ns = ( 9.335 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.666     9.335    i2sLayer/filter/sysclk_IBUF_BUFG
    SLICE_X13Y23         FDRE                                         r  i2sLayer/filter/counter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.459     9.794 r  i2sLayer/filter/counter_reg[1]/Q
                         net (fo=154, routed)         1.198    10.991    i2sLayer/filter/delay_line_r_reg_0_15_0_0__26/A1
    SLICE_X12Y23         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    11.143 r  i2sLayer/filter/delay_line_r_reg_0_15_0_0__26/SP/O
                         net (fo=1, routed)           0.579    11.723    i2sLayer/filter/delay_line_r_reg_0_15_0_0__26_n_3
    SLICE_X13Y23         LUT3 (Prop_lut3_I0_O)        0.348    12.071 r  i2sLayer/filter/p_1_out_i_11/O
                         net (fo=1, routed)           0.635    12.706    i2sLayer/p_4_out[13]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[13]_P[34])
                                                      3.841    16.547 r  i2sLayer/p_1_out/P[34]
                         net (fo=2, routed)           0.627    17.174    i2sLayer/filter/out_r_reg[39]_0[34]
    SLICE_X11Y28         LUT2 (Prop_lut2_I1_O)        0.124    17.298 r  i2sLayer/filter/p_1_out_i_30/O
                         net (fo=1, routed)           0.324    17.622    i2sLayer/filter/filter_n_122_alias
    SLICE_X13Y27         FDRE                                         r  i2sLayer/filter/p_1_out_i_30_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     12.000    12.000 f  
    K17                                               0.000    12.000 f  sysclk (IN)
                         net (fo=0)                   0.000    12.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.421 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.496    16.888    i2sLayer/filter/p_1_out_0
    SLICE_X13Y27         FDRE                                         r  i2sLayer/filter/p_1_out_i_30_psdsp/C  (IS_INVERTED)
                         clock pessimism              0.391    17.280    
                         clock uncertainty           -0.035    17.244    
    SLICE_X13Y27         FDRE (Setup_fdre_C_D)       -0.037    17.207    i2sLayer/filter/p_1_out_i_30_psdsp
  -------------------------------------------------------------------
                         required time                         17.207    
                         arrival time                         -17.622    
  -------------------------------------------------------------------
                         slack                                 -0.414    

Slack (VIOLATED) :        -0.414ns  (required time - arrival time)
  Source:                 i2sLayer/filter/counter_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2sLayer/filter/p_1_out_i_27_psdsp/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin fall@12.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        8.283ns  (logic 4.924ns (59.447%)  route 3.359ns (40.553%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT3=1 RAMD32=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 16.891 - 12.000 ) 
    Source Clock Delay      (SCD):    5.335ns = ( 9.335 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.666     9.335    i2sLayer/filter/sysclk_IBUF_BUFG
    SLICE_X13Y23         FDRE                                         r  i2sLayer/filter/counter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.459     9.794 r  i2sLayer/filter/counter_reg[1]/Q
                         net (fo=154, routed)         1.198    10.991    i2sLayer/filter/delay_line_r_reg_0_15_0_0__26/A1
    SLICE_X12Y23         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    11.143 r  i2sLayer/filter/delay_line_r_reg_0_15_0_0__26/SP/O
                         net (fo=1, routed)           0.579    11.723    i2sLayer/filter/delay_line_r_reg_0_15_0_0__26_n_3
    SLICE_X13Y23         LUT3 (Prop_lut3_I0_O)        0.348    12.071 r  i2sLayer/filter/p_1_out_i_11/O
                         net (fo=1, routed)           0.635    12.706    i2sLayer/p_4_out[13]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[13]_P[37])
                                                      3.841    16.547 r  i2sLayer/p_1_out/P[37]
                         net (fo=2, routed)           0.623    17.170    i2sLayer/filter/out_r_reg[39]_0[37]
    SLICE_X11Y28         LUT2 (Prop_lut2_I1_O)        0.124    17.294 r  i2sLayer/filter/p_1_out_i_27/O
                         net (fo=1, routed)           0.324    17.618    i2sLayer/filter/filter_n_119_alias
    SLICE_X13Y29         FDRE                                         r  i2sLayer/filter/p_1_out_i_27_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     12.000    12.000 f  
    K17                                               0.000    12.000 f  sysclk (IN)
                         net (fo=0)                   0.000    12.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.421 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.499    16.891    i2sLayer/filter/p_1_out_0
    SLICE_X13Y29         FDRE                                         r  i2sLayer/filter/p_1_out_i_27_psdsp/C  (IS_INVERTED)
                         clock pessimism              0.391    17.283    
                         clock uncertainty           -0.035    17.247    
    SLICE_X13Y29         FDRE (Setup_fdre_C_D)       -0.044    17.203    i2sLayer/filter/p_1_out_i_27_psdsp
  -------------------------------------------------------------------
                         required time                         17.203    
                         arrival time                         -17.618    
  -------------------------------------------------------------------
                         slack                                 -0.414    

Slack (VIOLATED) :        -0.412ns  (required time - arrival time)
  Source:                 i2sLayer/filter/counter_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2sLayer/filter/p_1_out_i_26_psdsp/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin fall@12.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        8.285ns  (logic 4.924ns (59.433%)  route 3.361ns (40.567%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT3=1 RAMD32=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 16.891 - 12.000 ) 
    Source Clock Delay      (SCD):    5.335ns = ( 9.335 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.666     9.335    i2sLayer/filter/sysclk_IBUF_BUFG
    SLICE_X13Y23         FDRE                                         r  i2sLayer/filter/counter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.459     9.794 r  i2sLayer/filter/counter_reg[1]/Q
                         net (fo=154, routed)         1.198    10.991    i2sLayer/filter/delay_line_r_reg_0_15_0_0__26/A1
    SLICE_X12Y23         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    11.143 r  i2sLayer/filter/delay_line_r_reg_0_15_0_0__26/SP/O
                         net (fo=1, routed)           0.579    11.723    i2sLayer/filter/delay_line_r_reg_0_15_0_0__26_n_3
    SLICE_X13Y23         LUT3 (Prop_lut3_I0_O)        0.348    12.071 r  i2sLayer/filter/p_1_out_i_11/O
                         net (fo=1, routed)           0.635    12.706    i2sLayer/p_4_out[13]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[13]_P[38])
                                                      3.841    16.547 r  i2sLayer/p_1_out/P[38]
                         net (fo=2, routed)           0.627    17.174    i2sLayer/filter/out_r_reg[39]_0[38]
    SLICE_X11Y29         LUT2 (Prop_lut2_I1_O)        0.124    17.298 r  i2sLayer/filter/p_1_out_i_26/O
                         net (fo=1, routed)           0.322    17.620    i2sLayer/filter/filter_n_118_alias
    SLICE_X13Y29         FDRE                                         r  i2sLayer/filter/p_1_out_i_26_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     12.000    12.000 f  
    K17                                               0.000    12.000 f  sysclk (IN)
                         net (fo=0)                   0.000    12.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.421 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.499    16.891    i2sLayer/filter/p_1_out_0
    SLICE_X13Y29         FDRE                                         r  i2sLayer/filter/p_1_out_i_26_psdsp/C  (IS_INVERTED)
                         clock pessimism              0.391    17.283    
                         clock uncertainty           -0.035    17.247    
    SLICE_X13Y29         FDRE (Setup_fdre_C_D)       -0.040    17.207    i2sLayer/filter/p_1_out_i_26_psdsp
  -------------------------------------------------------------------
                         required time                         17.207    
                         arrival time                         -17.620    
  -------------------------------------------------------------------
                         slack                                 -0.412    

Slack (VIOLATED) :        -0.407ns  (required time - arrival time)
  Source:                 i2sLayer/filter/counter_reg[1]_replica_1/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2sLayer/filter/p_1_out__0_i_30_psdsp/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin fall@12.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        8.272ns  (logic 4.672ns (56.480%)  route 3.600ns (43.520%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT3=1 RAMD32=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 16.888 - 12.000 ) 
    Source Clock Delay      (SCD):    5.335ns = ( 9.335 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.666     9.335    i2sLayer/filter/sysclk_IBUF_BUFG
    SLICE_X7Y26          FDRE                                         r  i2sLayer/filter/counter_reg[1]_replica_1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.459     9.794 r  i2sLayer/filter/counter_reg[1]_replica_1/Q
                         net (fo=72, routed)          1.216    11.010    i2sLayer/filter/delay_line_l_reg_0_15_0_0__15/A1
    SLICE_X8Y22          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    11.134 r  i2sLayer/filter/delay_line_l_reg_0_15_0_0__15/SP/O
                         net (fo=1, routed)           0.596    11.730    i2sLayer/filter/delay_line_l_reg_0_15_0_0__15_n_3
    SLICE_X11Y20         LUT3 (Prop_lut3_I2_O)        0.124    11.854 r  i2sLayer/filter/p_1_out__0_i_16/O
                         net (fo=1, routed)           0.823    12.677    i2sLayer/filter_n_18
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[8]_P[34])
                                                      3.841    16.518 r  i2sLayer/p_1_out__0/P[34]
                         net (fo=2, routed)           0.625    17.143    i2sLayer/filter/P[34]
    SLICE_X11Y23         LUT2 (Prop_lut2_I1_O)        0.124    17.267 r  i2sLayer/filter/p_1_out__0_i_30/O
                         net (fo=1, routed)           0.340    17.607    i2sLayer/filter/filter_n_82_alias
    SLICE_X11Y23         FDRE                                         r  i2sLayer/filter/p_1_out__0_i_30_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     12.000    12.000 f  
    K17                                               0.000    12.000 f  sysclk (IN)
                         net (fo=0)                   0.000    12.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.421 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         1.495    16.887    i2sLayer/filter/p_1_out_0
    SLICE_X11Y23         FDRE                                         r  i2sLayer/filter/p_1_out__0_i_30_psdsp/C  (IS_INVERTED)
                         clock pessimism              0.391    17.279    
                         clock uncertainty           -0.035    17.243    
    SLICE_X11Y23         FDRE (Setup_fdre_C_D)       -0.044    17.199    i2sLayer/filter/p_1_out__0_i_30_psdsp
  -------------------------------------------------------------------
                         required time                         17.199    
                         arrival time                         -17.607    
  -------------------------------------------------------------------
                         slack                                 -0.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 i2sLayer/filter/counter_reg[0]_replica_3/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2sLayer/filter/delay_line_l_reg_0_15_0_0__44/DP/WADR0
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.425ns  (logic 0.146ns (34.334%)  route 0.279ns (65.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns = ( 5.983 - 4.000 ) 
    Source Clock Delay      (SCD):    1.470ns = ( 5.470 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.558     5.470    i2sLayer/filter/sysclk_IBUF_BUFG
    SLICE_X13Y21         FDRE                                         r  i2sLayer/filter/counter_reg[0]_replica_3/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.146     5.616 r  i2sLayer/filter/counter_reg[0]_replica_3/Q
                         net (fo=132, routed)         0.279     5.895    i2sLayer/filter/delay_line_l_reg_0_15_0_0__44/A0
    SLICE_X12Y21         RAMD32                                       r  i2sLayer/filter/delay_line_l_reg_0_15_0_0__44/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.824     5.983    i2sLayer/filter/delay_line_l_reg_0_15_0_0__44/WCLK
    SLICE_X12Y21         RAMD32                                       r  i2sLayer/filter/delay_line_l_reg_0_15_0_0__44/DP/CLK  (IS_INVERTED)
                         clock pessimism             -0.500     5.483    
    SLICE_X12Y21         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     5.797    i2sLayer/filter/delay_line_l_reg_0_15_0_0__44/DP
  -------------------------------------------------------------------
                         required time                         -5.797    
                         arrival time                           5.895    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 i2sLayer/filter/counter_reg[0]_replica_3/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2sLayer/filter/delay_line_l_reg_0_15_0_0__44/SP/WADR0
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.425ns  (logic 0.146ns (34.334%)  route 0.279ns (65.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns = ( 5.983 - 4.000 ) 
    Source Clock Delay      (SCD):    1.470ns = ( 5.470 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.558     5.470    i2sLayer/filter/sysclk_IBUF_BUFG
    SLICE_X13Y21         FDRE                                         r  i2sLayer/filter/counter_reg[0]_replica_3/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.146     5.616 r  i2sLayer/filter/counter_reg[0]_replica_3/Q
                         net (fo=132, routed)         0.279     5.895    i2sLayer/filter/delay_line_l_reg_0_15_0_0__44/A0
    SLICE_X12Y21         RAMD32                                       r  i2sLayer/filter/delay_line_l_reg_0_15_0_0__44/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.824     5.983    i2sLayer/filter/delay_line_l_reg_0_15_0_0__44/WCLK
    SLICE_X12Y21         RAMD32                                       r  i2sLayer/filter/delay_line_l_reg_0_15_0_0__44/SP/CLK  (IS_INVERTED)
                         clock pessimism             -0.500     5.483    
    SLICE_X12Y21         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     5.797    i2sLayer/filter/delay_line_l_reg_0_15_0_0__44/SP
  -------------------------------------------------------------------
                         required time                         -5.797    
                         arrival time                           5.895    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 i2sLayer/filter/counter_reg[0]_replica_3/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2sLayer/filter/delay_line_l_reg_0_15_0_0__46/DP/WADR0
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.425ns  (logic 0.146ns (34.334%)  route 0.279ns (65.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns = ( 5.983 - 4.000 ) 
    Source Clock Delay      (SCD):    1.470ns = ( 5.470 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.558     5.470    i2sLayer/filter/sysclk_IBUF_BUFG
    SLICE_X13Y21         FDRE                                         r  i2sLayer/filter/counter_reg[0]_replica_3/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.146     5.616 r  i2sLayer/filter/counter_reg[0]_replica_3/Q
                         net (fo=132, routed)         0.279     5.895    i2sLayer/filter/delay_line_l_reg_0_15_0_0__46/A0
    SLICE_X12Y21         RAMD32                                       r  i2sLayer/filter/delay_line_l_reg_0_15_0_0__46/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.824     5.983    i2sLayer/filter/delay_line_l_reg_0_15_0_0__46/WCLK
    SLICE_X12Y21         RAMD32                                       r  i2sLayer/filter/delay_line_l_reg_0_15_0_0__46/DP/CLK  (IS_INVERTED)
                         clock pessimism             -0.500     5.483    
    SLICE_X12Y21         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     5.797    i2sLayer/filter/delay_line_l_reg_0_15_0_0__46/DP
  -------------------------------------------------------------------
                         required time                         -5.797    
                         arrival time                           5.895    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 i2sLayer/filter/counter_reg[0]_replica_3/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2sLayer/filter/delay_line_l_reg_0_15_0_0__46/SP/WADR0
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.425ns  (logic 0.146ns (34.334%)  route 0.279ns (65.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns = ( 5.983 - 4.000 ) 
    Source Clock Delay      (SCD):    1.470ns = ( 5.470 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.558     5.470    i2sLayer/filter/sysclk_IBUF_BUFG
    SLICE_X13Y21         FDRE                                         r  i2sLayer/filter/counter_reg[0]_replica_3/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.146     5.616 r  i2sLayer/filter/counter_reg[0]_replica_3/Q
                         net (fo=132, routed)         0.279     5.895    i2sLayer/filter/delay_line_l_reg_0_15_0_0__46/A0
    SLICE_X12Y21         RAMD32                                       r  i2sLayer/filter/delay_line_l_reg_0_15_0_0__46/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.824     5.983    i2sLayer/filter/delay_line_l_reg_0_15_0_0__46/WCLK
    SLICE_X12Y21         RAMD32                                       r  i2sLayer/filter/delay_line_l_reg_0_15_0_0__46/SP/CLK  (IS_INVERTED)
                         clock pessimism             -0.500     5.483    
    SLICE_X12Y21         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     5.797    i2sLayer/filter/delay_line_l_reg_0_15_0_0__46/SP
  -------------------------------------------------------------------
                         required time                         -5.797    
                         arrival time                           5.895    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 i2sLayer/filter/counter_reg[0]_replica_3/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2sLayer/filter/delay_line_l_reg_0_15_0_0__6/DP/WADR0
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.425ns  (logic 0.146ns (34.334%)  route 0.279ns (65.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns = ( 5.983 - 4.000 ) 
    Source Clock Delay      (SCD):    1.470ns = ( 5.470 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.558     5.470    i2sLayer/filter/sysclk_IBUF_BUFG
    SLICE_X13Y21         FDRE                                         r  i2sLayer/filter/counter_reg[0]_replica_3/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.146     5.616 r  i2sLayer/filter/counter_reg[0]_replica_3/Q
                         net (fo=132, routed)         0.279     5.895    i2sLayer/filter/delay_line_l_reg_0_15_0_0__6/A0
    SLICE_X12Y21         RAMD32                                       r  i2sLayer/filter/delay_line_l_reg_0_15_0_0__6/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.824     5.983    i2sLayer/filter/delay_line_l_reg_0_15_0_0__6/WCLK
    SLICE_X12Y21         RAMD32                                       r  i2sLayer/filter/delay_line_l_reg_0_15_0_0__6/DP/CLK  (IS_INVERTED)
                         clock pessimism             -0.500     5.483    
    SLICE_X12Y21         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     5.797    i2sLayer/filter/delay_line_l_reg_0_15_0_0__6/DP
  -------------------------------------------------------------------
                         required time                         -5.797    
                         arrival time                           5.895    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 i2sLayer/filter/counter_reg[0]_replica_3/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2sLayer/filter/delay_line_l_reg_0_15_0_0__6/SP/WADR0
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.425ns  (logic 0.146ns (34.334%)  route 0.279ns (65.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns = ( 5.983 - 4.000 ) 
    Source Clock Delay      (SCD):    1.470ns = ( 5.470 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.558     5.470    i2sLayer/filter/sysclk_IBUF_BUFG
    SLICE_X13Y21         FDRE                                         r  i2sLayer/filter/counter_reg[0]_replica_3/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.146     5.616 r  i2sLayer/filter/counter_reg[0]_replica_3/Q
                         net (fo=132, routed)         0.279     5.895    i2sLayer/filter/delay_line_l_reg_0_15_0_0__6/A0
    SLICE_X12Y21         RAMD32                                       r  i2sLayer/filter/delay_line_l_reg_0_15_0_0__6/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.824     5.983    i2sLayer/filter/delay_line_l_reg_0_15_0_0__6/WCLK
    SLICE_X12Y21         RAMD32                                       r  i2sLayer/filter/delay_line_l_reg_0_15_0_0__6/SP/CLK  (IS_INVERTED)
                         clock pessimism             -0.500     5.483    
    SLICE_X12Y21         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     5.797    i2sLayer/filter/delay_line_l_reg_0_15_0_0__6/SP
  -------------------------------------------------------------------
                         required time                         -5.797    
                         arrival time                           5.895    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 i2sLayer/filter/counter_reg[0]_replica_3/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2sLayer/filter/delay_line_l_reg_0_15_0_0__8/DP/WADR0
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.425ns  (logic 0.146ns (34.334%)  route 0.279ns (65.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns = ( 5.983 - 4.000 ) 
    Source Clock Delay      (SCD):    1.470ns = ( 5.470 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.558     5.470    i2sLayer/filter/sysclk_IBUF_BUFG
    SLICE_X13Y21         FDRE                                         r  i2sLayer/filter/counter_reg[0]_replica_3/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.146     5.616 r  i2sLayer/filter/counter_reg[0]_replica_3/Q
                         net (fo=132, routed)         0.279     5.895    i2sLayer/filter/delay_line_l_reg_0_15_0_0__8/A0
    SLICE_X12Y21         RAMD32                                       r  i2sLayer/filter/delay_line_l_reg_0_15_0_0__8/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.824     5.983    i2sLayer/filter/delay_line_l_reg_0_15_0_0__8/WCLK
    SLICE_X12Y21         RAMD32                                       r  i2sLayer/filter/delay_line_l_reg_0_15_0_0__8/DP/CLK  (IS_INVERTED)
                         clock pessimism             -0.500     5.483    
    SLICE_X12Y21         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     5.797    i2sLayer/filter/delay_line_l_reg_0_15_0_0__8/DP
  -------------------------------------------------------------------
                         required time                         -5.797    
                         arrival time                           5.895    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 i2sLayer/filter/counter_reg[0]_replica_3/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2sLayer/filter/delay_line_l_reg_0_15_0_0__8/SP/WADR0
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.425ns  (logic 0.146ns (34.334%)  route 0.279ns (65.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns = ( 5.983 - 4.000 ) 
    Source Clock Delay      (SCD):    1.470ns = ( 5.470 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.558     5.470    i2sLayer/filter/sysclk_IBUF_BUFG
    SLICE_X13Y21         FDRE                                         r  i2sLayer/filter/counter_reg[0]_replica_3/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.146     5.616 r  i2sLayer/filter/counter_reg[0]_replica_3/Q
                         net (fo=132, routed)         0.279     5.895    i2sLayer/filter/delay_line_l_reg_0_15_0_0__8/A0
    SLICE_X12Y21         RAMD32                                       r  i2sLayer/filter/delay_line_l_reg_0_15_0_0__8/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.824     5.983    i2sLayer/filter/delay_line_l_reg_0_15_0_0__8/WCLK
    SLICE_X12Y21         RAMD32                                       r  i2sLayer/filter/delay_line_l_reg_0_15_0_0__8/SP/CLK  (IS_INVERTED)
                         clock pessimism             -0.500     5.483    
    SLICE_X12Y21         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     5.797    i2sLayer/filter/delay_line_l_reg_0_15_0_0__8/SP
  -------------------------------------------------------------------
                         required time                         -5.797    
                         arrival time                           5.895    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 i2sLayer/filter/counter_reg[0]_replica/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2sLayer/filter/delay_line_r_reg_0_15_0_0__15/DP/WADR0
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.427ns  (logic 0.146ns (34.155%)  route 0.281ns (65.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 5.982 - 4.000 ) 
    Source Clock Delay      (SCD):    1.470ns = ( 5.470 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.558     5.470    i2sLayer/filter/sysclk_IBUF_BUFG
    SLICE_X13Y27         FDRE                                         r  i2sLayer/filter/counter_reg[0]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.146     5.616 r  i2sLayer/filter/counter_reg[0]_replica/Q
                         net (fo=84, routed)          0.281     5.898    i2sLayer/filter/delay_line_r_reg_0_15_0_0__15/A0
    SLICE_X12Y27         RAMD32                                       r  i2sLayer/filter/delay_line_r_reg_0_15_0_0__15/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.823     5.982    i2sLayer/filter/delay_line_r_reg_0_15_0_0__15/WCLK
    SLICE_X12Y27         RAMD32                                       r  i2sLayer/filter/delay_line_r_reg_0_15_0_0__15/DP/CLK  (IS_INVERTED)
                         clock pessimism             -0.499     5.483    
    SLICE_X12Y27         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     5.797    i2sLayer/filter/delay_line_r_reg_0_15_0_0__15/DP
  -------------------------------------------------------------------
                         required time                         -5.797    
                         arrival time                           5.898    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 i2sLayer/filter/counter_reg[0]_replica/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2sLayer/filter/delay_line_r_reg_0_15_0_0__15/SP/WADR0
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.427ns  (logic 0.146ns (34.155%)  route 0.281ns (65.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 5.982 - 4.000 ) 
    Source Clock Delay      (SCD):    1.470ns = ( 5.470 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.558     5.470    i2sLayer/filter/sysclk_IBUF_BUFG
    SLICE_X13Y27         FDRE                                         r  i2sLayer/filter/counter_reg[0]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.146     5.616 r  i2sLayer/filter/counter_reg[0]_replica/Q
                         net (fo=84, routed)          0.281     5.898    i2sLayer/filter/delay_line_r_reg_0_15_0_0__15/A0
    SLICE_X12Y27         RAMD32                                       r  i2sLayer/filter/delay_line_r_reg_0_15_0_0__15/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=464, routed)         0.823     5.982    i2sLayer/filter/delay_line_r_reg_0_15_0_0__15/WCLK
    SLICE_X12Y27         RAMD32                                       r  i2sLayer/filter/delay_line_r_reg_0_15_0_0__15/SP/CLK  (IS_INVERTED)
                         clock pessimism             -0.499     5.483    
    SLICE_X12Y27         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     5.797    i2sLayer/filter/delay_line_r_reg_0_15_0_0__15/SP
  -------------------------------------------------------------------
                         required time                         -5.797    
                         arrival time                           5.898    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X22Y46    clock/clk_mclk_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X23Y46    clock/cntm_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X23Y46    clock/cntm_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X23Y46    clock/cntm_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X23Y46    clock/cntm_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X23Y46    clock/cntm_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X38Y23    i2cConf/FSM_sequential_i2c_sm_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X38Y23    i2cConf/FSM_sequential_i2c_sm_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X38Y24    i2cConf/FSM_sequential_i2c_sm_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X10Y19    i2sLayer/filter/delay_line_l_reg_0_15_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X10Y19    i2sLayer/filter/delay_line_l_reg_0_15_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X10Y19    i2sLayer/filter/delay_line_l_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X10Y19    i2sLayer/filter/delay_line_l_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X10Y21    i2sLayer/filter/delay_line_l_reg_0_15_0_0__0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X10Y21    i2sLayer/filter/delay_line_l_reg_0_15_0_0__0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X10Y21    i2sLayer/filter/delay_line_l_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X10Y21    i2sLayer/filter/delay_line_l_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X10Y19    i2sLayer/filter/delay_line_l_reg_0_15_0_0__1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X10Y19    i2sLayer/filter/delay_line_l_reg_0_15_0_0__1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X10Y19    i2sLayer/filter/delay_line_l_reg_0_15_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X10Y19    i2sLayer/filter/delay_line_l_reg_0_15_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X10Y19    i2sLayer/filter/delay_line_l_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X10Y19    i2sLayer/filter/delay_line_l_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X10Y21    i2sLayer/filter/delay_line_l_reg_0_15_0_0__0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X10Y21    i2sLayer/filter/delay_line_l_reg_0_15_0_0__0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X10Y21    i2sLayer/filter/delay_line_l_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X10Y21    i2sLayer/filter/delay_line_l_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X10Y19    i2sLayer/filter/delay_line_l_reg_0_15_0_0__1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X10Y19    i2sLayer/filter/delay_line_l_reg_0_15_0_0__1/DP/CLK



