Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Dec  9 15:23:54 2022
| Host         : Earth running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    39          
TIMING-18  Warning           Missing input or output delay  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (40)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (47)
5. checking no_input_delay (11)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (40)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: SP1/pulse_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[0].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[10].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[11].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[12].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[13].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[14].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[15].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[16].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[17].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[1].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[2].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[3].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[4].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[5].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[6].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[7].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[8].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[9].middleCLK/outCLK_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clkComp/lastCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vgaInst/vga_sync_unit/pixel_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vgaInst/vga_sync_unit/pixel_reg_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (47)
-------------------------------------------------
 There are 47 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.802        0.000                      0                  305        0.179        0.000                      0                  305        4.500        0.000                       0                   156  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.802        0.000                      0                  305        0.179        0.000                      0                  305        4.500        0.000                       0                   156  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.802ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.802ns  (required time - arrival time)
  Source:                 vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__22/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaInst/vga_sync_unit/v_count_reg_reg[1]_rep__15/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.757ns  (logic 0.792ns (11.720%)  route 5.965ns (88.280%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.557     5.078    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X56Y59         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__22/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y59         FDRE (Prop_fdre_C_Q)         0.518     5.596 f  vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__22/Q
                         net (fo=121, routed)         2.433     8.029    vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__22_1
    SLICE_X54Y37         LUT5 (Prop_lut5_I1_O)        0.124     8.153 r  vgaInst/vga_sync_unit/v_count_reg[9]_i_3/O
                         net (fo=114, routed)         3.150    11.303    vgaInst/vga_sync_unit/v_count_reg[9]_i_3_n_0
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.150    11.453 r  vgaInst/vga_sync_unit/v_count_reg[1]_rep__15_i_1/O
                         net (fo=1, routed)           0.382    11.835    vgaInst/vga_sync_unit/v_count_reg[1]_rep__15_i_1_n_0
    SLICE_X31Y19         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[1]_rep__15/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysCLK (IN)
                         net (fo=0)                   0.000    10.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.434    14.775    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X31Y19         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[1]_rep__15/C
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.920    
    SLICE_X31Y19         FDRE (Setup_fdre_C_D)       -0.283    14.637    vgaInst/vga_sync_unit/v_count_reg_reg[1]_rep__15
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                         -11.835    
  -------------------------------------------------------------------
                         slack                                  2.802    

Slack (MET) :             2.819ns  (required time - arrival time)
  Source:                 vgaInst/vga_sync_unit/v_count_reg_reg[0]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaInst/vga_sync_unit/v_count_reg_reg[6]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.790ns  (logic 1.096ns (16.141%)  route 5.694ns (83.859%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.558     5.079    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X31Y34         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[0]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.419     5.498 r  vgaInst/vga_sync_unit/v_count_reg_reg[0]_rep__9/Q
                         net (fo=106, routed)         3.628     9.127    vgaInst/vga_sync_unit/v_count_reg_reg[0]_rep__9_n_0
    SLICE_X50Y55         LUT5 (Prop_lut5_I2_O)        0.321     9.448 r  vgaInst/vga_sync_unit/v_count_reg[9]_i_4/O
                         net (fo=10, routed)          1.591    11.039    vgaInst/vga_sync_unit/v_count_reg[9]_i_4_n_0
    SLICE_X55Y40         LUT4 (Prop_lut4_I2_O)        0.356    11.395 r  vgaInst/vga_sync_unit/v_count_reg[6]_rep__2_i_1/O
                         net (fo=1, routed)           0.475    11.870    vgaInst/vga_sync_unit/v_count_reg[6]_rep__2_i_1_n_0
    SLICE_X55Y40         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[6]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysCLK (IN)
                         net (fo=0)                   0.000    10.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.450    14.791    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X55Y40         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[6]_rep__2/C
                         clock pessimism              0.188    14.979    
                         clock uncertainty           -0.035    14.944    
    SLICE_X55Y40         FDRE (Setup_fdre_C_D)       -0.255    14.689    vgaInst/vga_sync_unit/v_count_reg_reg[6]_rep__2
  -------------------------------------------------------------------
                         required time                         14.689    
                         arrival time                         -11.870    
  -------------------------------------------------------------------
                         slack                                  2.819    

Slack (MET) :             2.850ns  (required time - arrival time)
  Source:                 vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__22/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaInst/vga_sync_unit/v_count_reg_reg[1]_rep__16/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.710ns  (logic 0.792ns (11.804%)  route 5.918ns (88.196%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.557     5.078    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X56Y59         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__22/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y59         FDRE (Prop_fdre_C_Q)         0.518     5.596 f  vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__22/Q
                         net (fo=121, routed)         2.433     8.029    vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__22_1
    SLICE_X54Y37         LUT5 (Prop_lut5_I1_O)        0.124     8.153 r  vgaInst/vga_sync_unit/v_count_reg[9]_i_3/O
                         net (fo=114, routed)         3.102    11.255    vgaInst/vga_sync_unit/v_count_reg[9]_i_3_n_0
    SLICE_X31Y18         LUT3 (Prop_lut3_I0_O)        0.150    11.405 r  vgaInst/vga_sync_unit/v_count_reg[1]_rep__16_i_1/O
                         net (fo=1, routed)           0.382    11.788    vgaInst/vga_sync_unit/v_count_reg[1]_rep__16_i_1_n_0
    SLICE_X31Y18         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[1]_rep__16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysCLK (IN)
                         net (fo=0)                   0.000    10.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.435    14.776    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X31Y18         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[1]_rep__16/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.921    
    SLICE_X31Y18         FDRE (Setup_fdre_C_D)       -0.283    14.638    vgaInst/vga_sync_unit/v_count_reg_reg[1]_rep__16
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                         -11.788    
  -------------------------------------------------------------------
                         slack                                  2.850    

Slack (MET) :             2.926ns  (required time - arrival time)
  Source:                 vgaInst/vga_sync_unit/v_count_reg_reg[0]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaInst/vga_sync_unit/v_count_reg_reg[6]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.908ns  (logic 1.068ns (15.461%)  route 5.840ns (84.539%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.558     5.079    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X31Y34         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[0]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.419     5.498 r  vgaInst/vga_sync_unit/v_count_reg_reg[0]_rep__9/Q
                         net (fo=106, routed)         3.628     9.127    vgaInst/vga_sync_unit/v_count_reg_reg[0]_rep__9_n_0
    SLICE_X50Y55         LUT5 (Prop_lut5_I2_O)        0.321     9.448 r  vgaInst/vga_sync_unit/v_count_reg[9]_i_4/O
                         net (fo=10, routed)          1.591    11.039    vgaInst/vga_sync_unit/v_count_reg[9]_i_4_n_0
    SLICE_X55Y40         LUT4 (Prop_lut4_I2_O)        0.328    11.367 r  vgaInst/vga_sync_unit/v_count_reg[6]_rep__0_i_1/O
                         net (fo=1, routed)           0.620    11.987    vgaInst/vga_sync_unit/v_count_reg[6]_rep__0_i_1_n_0
    SLICE_X54Y40         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[6]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysCLK (IN)
                         net (fo=0)                   0.000    10.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.450    14.791    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X54Y40         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[6]_rep__0/C
                         clock pessimism              0.188    14.979    
                         clock uncertainty           -0.035    14.944    
    SLICE_X54Y40         FDRE (Setup_fdre_C_D)       -0.031    14.913    vgaInst/vga_sync_unit/v_count_reg_reg[6]_rep__0
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                         -11.987    
  -------------------------------------------------------------------
                         slack                                  2.926    

Slack (MET) :             2.929ns  (required time - arrival time)
  Source:                 vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__22/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__10/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.846ns  (logic 0.766ns (11.189%)  route 6.080ns (88.811%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.557     5.078    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X56Y59         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__22/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y59         FDRE (Prop_fdre_C_Q)         0.518     5.596 f  vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__22/Q
                         net (fo=121, routed)         2.433     8.029    vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__22_1
    SLICE_X54Y37         LUT5 (Prop_lut5_I1_O)        0.124     8.153 r  vgaInst/vga_sync_unit/v_count_reg[9]_i_3/O
                         net (fo=114, routed)         3.036    11.189    vgaInst/vga_sync_unit/v_count_reg[9]_i_3_n_0
    SLICE_X30Y20         LUT4 (Prop_lut4_I0_O)        0.124    11.313 r  vgaInst/vga_sync_unit/v_count_reg[2]_rep__10_i_1/O
                         net (fo=1, routed)           0.611    11.924    vgaInst/vga_sync_unit/v_count_reg[2]_rep__10_i_1_n_0
    SLICE_X31Y20         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__10/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysCLK (IN)
                         net (fo=0)                   0.000    10.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.434    14.775    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X31Y20         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__10/C
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.920    
    SLICE_X31Y20         FDRE (Setup_fdre_C_D)       -0.067    14.853    vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__10
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                         -11.924    
  -------------------------------------------------------------------
                         slack                                  2.929    

Slack (MET) :             2.990ns  (required time - arrival time)
  Source:                 vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__22/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__11/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 0.792ns (12.005%)  route 5.805ns (87.995%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.557     5.078    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X56Y59         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__22/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y59         FDRE (Prop_fdre_C_Q)         0.518     5.596 f  vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__22/Q
                         net (fo=121, routed)         2.433     8.029    vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__22_1
    SLICE_X54Y37         LUT5 (Prop_lut5_I1_O)        0.124     8.153 r  vgaInst/vga_sync_unit/v_count_reg[9]_i_3/O
                         net (fo=114, routed)         3.036    11.189    vgaInst/vga_sync_unit/v_count_reg[9]_i_3_n_0
    SLICE_X30Y20         LUT4 (Prop_lut4_I0_O)        0.150    11.339 r  vgaInst/vga_sync_unit/v_count_reg[2]_rep__11_i_1/O
                         net (fo=1, routed)           0.336    11.675    vgaInst/vga_sync_unit/v_count_reg[2]_rep__11_i_1_n_0
    SLICE_X30Y20         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__11/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysCLK (IN)
                         net (fo=0)                   0.000    10.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.434    14.775    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X30Y20         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__11/C
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.920    
    SLICE_X30Y20         FDRE (Setup_fdre_C_D)       -0.255    14.665    vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__11
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                         -11.675    
  -------------------------------------------------------------------
                         slack                                  2.990    

Slack (MET) :             2.992ns  (required time - arrival time)
  Source:                 vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__22/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__12/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.805ns  (logic 0.766ns (11.256%)  route 6.039ns (88.744%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.557     5.078    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X56Y59         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__22/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y59         FDRE (Prop_fdre_C_Q)         0.518     5.596 f  vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__22/Q
                         net (fo=121, routed)         2.433     8.029    vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__22_1
    SLICE_X54Y37         LUT5 (Prop_lut5_I1_O)        0.124     8.153 r  vgaInst/vga_sync_unit/v_count_reg[9]_i_3/O
                         net (fo=114, routed)         3.038    11.191    vgaInst/vga_sync_unit/v_count_reg[9]_i_3_n_0
    SLICE_X30Y20         LUT4 (Prop_lut4_I0_O)        0.124    11.315 r  vgaInst/vga_sync_unit/v_count_reg[2]_rep__12_i_1/O
                         net (fo=1, routed)           0.568    11.883    vgaInst/vga_sync_unit/v_count_reg[2]_rep__12_i_1_n_0
    SLICE_X30Y20         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__12/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysCLK (IN)
                         net (fo=0)                   0.000    10.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.434    14.775    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X30Y20         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__12/C
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.920    
    SLICE_X30Y20         FDRE (Setup_fdre_C_D)       -0.045    14.875    vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__12
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -11.883    
  -------------------------------------------------------------------
                         slack                                  2.992    

Slack (MET) :             2.993ns  (required time - arrival time)
  Source:                 vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__22/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaInst/vga_sync_unit/v_count_reg_reg[1]_rep__18/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.583ns  (logic 0.792ns (12.031%)  route 5.791ns (87.969%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.557     5.078    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X56Y59         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__22/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y59         FDRE (Prop_fdre_C_Q)         0.518     5.596 f  vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__22/Q
                         net (fo=121, routed)         2.433     8.029    vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__22_1
    SLICE_X54Y37         LUT5 (Prop_lut5_I1_O)        0.124     8.153 r  vgaInst/vga_sync_unit/v_count_reg[9]_i_3/O
                         net (fo=114, routed)         2.787    10.939    vgaInst/vga_sync_unit/v_count_reg[9]_i_3_n_0
    SLICE_X31Y22         LUT3 (Prop_lut3_I0_O)        0.150    11.089 r  vgaInst/vga_sync_unit/v_count_reg[1]_rep__18_i_1/O
                         net (fo=1, routed)           0.572    11.661    vgaInst/vga_sync_unit/v_count_reg[1]_rep__18_i_1_n_0
    SLICE_X31Y22         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[1]_rep__18/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysCLK (IN)
                         net (fo=0)                   0.000    10.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.431    14.772    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X31Y22         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[1]_rep__18/C
                         clock pessimism              0.180    14.952    
                         clock uncertainty           -0.035    14.917    
    SLICE_X31Y22         FDRE (Setup_fdre_C_D)       -0.263    14.654    vgaInst/vga_sync_unit/v_count_reg_reg[1]_rep__18
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                         -11.661    
  -------------------------------------------------------------------
                         slack                                  2.993    

Slack (MET) :             3.066ns  (required time - arrival time)
  Source:                 vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__22/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaInst/vga_sync_unit/v_count_reg_reg[3]_rep__8/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.511ns  (logic 0.761ns (11.688%)  route 5.750ns (88.312%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.557     5.078    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X56Y59         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__22/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y59         FDRE (Prop_fdre_C_Q)         0.518     5.596 f  vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__22/Q
                         net (fo=121, routed)         2.433     8.029    vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__22_1
    SLICE_X54Y37         LUT5 (Prop_lut5_I1_O)        0.124     8.153 r  vgaInst/vga_sync_unit/v_count_reg[9]_i_3/O
                         net (fo=114, routed)         2.934    11.087    vgaInst/vga_sync_unit/v_count_reg[9]_i_3_n_0
    SLICE_X31Y18         LUT5 (Prop_lut5_I0_O)        0.119    11.206 r  vgaInst/vga_sync_unit/v_count_reg[3]_rep__8_i_1/O
                         net (fo=1, routed)           0.383    11.589    vgaInst/vga_sync_unit/v_count_reg[3]_rep__8_i_1_n_0
    SLICE_X31Y18         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[3]_rep__8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysCLK (IN)
                         net (fo=0)                   0.000    10.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.435    14.776    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X31Y18         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[3]_rep__8/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.921    
    SLICE_X31Y18         FDRE (Setup_fdre_C_D)       -0.266    14.655    vgaInst/vga_sync_unit/v_count_reg_reg[3]_rep__8
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -11.589    
  -------------------------------------------------------------------
                         slack                                  3.066    

Slack (MET) :             3.079ns  (required time - arrival time)
  Source:                 vgaInst/vga_sync_unit/v_count_reg_reg[0]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaInst/vga_sync_unit/v_count_reg_reg[6]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.758ns  (logic 1.068ns (15.804%)  route 5.690ns (84.196%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.558     5.079    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X31Y34         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[0]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.419     5.498 r  vgaInst/vga_sync_unit/v_count_reg_reg[0]_rep__9/Q
                         net (fo=106, routed)         3.628     9.127    vgaInst/vga_sync_unit/v_count_reg_reg[0]_rep__9_n_0
    SLICE_X50Y55         LUT5 (Prop_lut5_I2_O)        0.321     9.448 r  vgaInst/vga_sync_unit/v_count_reg[9]_i_4/O
                         net (fo=10, routed)          1.522    10.970    vgaInst/vga_sync_unit/v_count_reg[9]_i_4_n_0
    SLICE_X54Y39         LUT4 (Prop_lut4_I2_O)        0.328    11.298 r  vgaInst/vga_sync_unit/v_count_reg[6]_rep__1_i_1/O
                         net (fo=1, routed)           0.539    11.837    vgaInst/vga_sync_unit/v_count_reg[6]_rep__1_i_1_n_0
    SLICE_X54Y39         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[6]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysCLK (IN)
                         net (fo=0)                   0.000    10.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.450    14.791    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X54Y39         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[6]_rep__1/C
                         clock pessimism              0.188    14.979    
                         clock uncertainty           -0.035    14.944    
    SLICE_X54Y39         FDRE (Setup_fdre_C_D)       -0.028    14.916    vgaInst/vga_sync_unit/v_count_reg_reg[6]_rep__1
  -------------------------------------------------------------------
                         required time                         14.916    
                         arrival time                         -11.837    
  -------------------------------------------------------------------
                         slack                                  3.079    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 vgaInst/vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaInst/vga_sync_unit/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.790%)  route 0.130ns (41.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.563     1.446    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X45Y41         FDRE                                         r  vgaInst/vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  vgaInst/vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=313, routed)         0.130     1.718    vgaInst/vga_sync_unit/x[1]
    SLICE_X46Y41         LUT6 (Prop_lut6_I4_O)        0.045     1.763 r  vgaInst/vga_sync_unit/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.763    vgaInst/vga_sync_unit/h_count_reg[4]_i_1_n_0
    SLICE_X46Y41         FDRE                                         r  vgaInst/vga_sync_unit/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.833     1.960    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X46Y41         FDRE                                         r  vgaInst/vga_sync_unit/h_count_reg_reg[4]/C
                         clock pessimism             -0.498     1.462    
    SLICE_X46Y41         FDRE (Hold_fdre_C_D)         0.121     1.583    vgaInst/vga_sync_unit/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 vgaInst/vga_sync_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.209ns (37.941%)  route 0.342ns (62.059%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.562     1.445    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X38Y52         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  vgaInst/vga_sync_unit/v_count_reg_reg[2]/Q
                         net (fo=104, routed)         0.342     1.951    vgaInst/vga_sync_unit/y[2]
    SLICE_X35Y44         LUT4 (Prop_lut4_I1_O)        0.045     1.996 r  vgaInst/vga_sync_unit/v_count_reg[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     1.996    vgaInst/vga_sync_unit/v_count_reg[2]_rep__0_i_1_n_0
    SLICE_X35Y44         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.831     1.958    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__0/C
                         clock pessimism             -0.244     1.714    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.091     1.805    vgaInst/vga_sync_unit/v_count_reg_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 vgaInst/vga_sync_unit/v_count_reg_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaInst/vga_sync_unit/v_count_reg_reg[4]_rep__3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.209ns (35.115%)  route 0.386ns (64.885%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.567     1.450    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X56Y40         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y40         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  vgaInst/vga_sync_unit/v_count_reg_reg[1]_rep__1/Q
                         net (fo=76, routed)          0.386     2.000    vgaInst/vga_sync_unit/v_count_reg_reg[1]_rep__1_n_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I2_O)        0.045     2.045 r  vgaInst/vga_sync_unit/v_count_reg[4]_rep__3_i_1/O
                         net (fo=1, routed)           0.000     2.045    vgaInst/vga_sync_unit/v_count_reg[4]_rep__3_i_1_n_0
    SLICE_X56Y54         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[4]_rep__3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.834     1.962    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X56Y54         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[4]_rep__3/C
                         clock pessimism             -0.244     1.718    
    SLICE_X56Y54         FDRE (Hold_fdre_C_D)         0.120     1.838    vgaInst/vga_sync_unit/v_count_reg_reg[4]_rep__3
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 vgaInst/vga_sync_unit/v_count_reg_reg[0]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaInst/vga_sync_unit/v_count_reg_reg[3]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.227ns (40.367%)  route 0.335ns (59.633%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.559     1.442    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X31Y34         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[0]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.128     1.570 r  vgaInst/vga_sync_unit/v_count_reg_reg[0]_rep__9/Q
                         net (fo=106, routed)         0.335     1.905    vgaInst/vga_sync_unit/v_count_reg_reg[0]_rep__9_n_0
    SLICE_X44Y34         LUT5 (Prop_lut5_I3_O)        0.099     2.004 r  vgaInst/vga_sync_unit/v_count_reg[3]_rep_i_1/O
                         net (fo=1, routed)           0.000     2.004    vgaInst/vga_sync_unit/v_count_reg[3]_rep_i_1_n_0
    SLICE_X44Y34         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.828     1.955    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X44Y34         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[3]_rep/C
                         clock pessimism             -0.249     1.706    
    SLICE_X44Y34         FDRE (Hold_fdre_C_D)         0.091     1.797    vgaInst/vga_sync_unit/v_count_reg_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 vgaInst/vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaInst/vga_sync_unit/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.623%)  route 0.174ns (48.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.563     1.446    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X47Y42         FDRE                                         r  vgaInst/vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  vgaInst/vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=9, routed)           0.174     1.761    vgaInst/vga_sync_unit/x[9]
    SLICE_X46Y42         LUT6 (Prop_lut6_I1_O)        0.045     1.806 r  vgaInst/vga_sync_unit/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.806    vgaInst/vga_sync_unit/h_count_reg[5]_i_1_n_0
    SLICE_X46Y42         FDRE                                         r  vgaInst/vga_sync_unit/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.833     1.960    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X46Y42         FDRE                                         r  vgaInst/vga_sync_unit/h_count_reg_reg[5]/C
                         clock pessimism             -0.501     1.459    
    SLICE_X46Y42         FDRE (Hold_fdre_C_D)         0.120     1.579    vgaInst/vga_sync_unit/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 vgaInst/vga_sync_unit/v_count_reg_reg[0]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaInst/vga_sync_unit/v_count_reg_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.227ns (69.392%)  route 0.100ns (30.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.559     1.442    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X31Y34         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[0]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.128     1.570 r  vgaInst/vga_sync_unit/v_count_reg_reg[0]_rep__9/Q
                         net (fo=106, routed)         0.100     1.670    vgaInst/vga_sync_unit/v_count_reg_reg[0]_rep__9_n_0
    SLICE_X31Y34         LUT3 (Prop_lut3_I2_O)        0.099     1.769 r  vgaInst/vga_sync_unit/v_count_reg[1]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.769    vgaInst/vga_sync_unit/v_count_reg[1]_rep_i_1_n_0
    SLICE_X31Y34         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.826     1.953    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X31Y34         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[1]_rep/C
                         clock pessimism             -0.511     1.442    
    SLICE_X31Y34         FDRE (Hold_fdre_C_D)         0.091     1.533    vgaInst/vga_sync_unit/v_count_reg_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vgaInst/vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaInst/vga_sync_unit/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.187ns (46.358%)  route 0.216ns (53.642%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.563     1.446    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X45Y41         FDRE                                         r  vgaInst/vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  vgaInst/vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=313, routed)         0.216     1.804    vgaInst/vga_sync_unit/x[1]
    SLICE_X46Y41         LUT5 (Prop_lut5_I2_O)        0.046     1.850 r  vgaInst/vga_sync_unit/h_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.850    vgaInst/vga_sync_unit/h_count_reg[3]_i_1_n_0
    SLICE_X46Y41         FDRE                                         r  vgaInst/vga_sync_unit/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.833     1.960    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X46Y41         FDRE                                         r  vgaInst/vga_sync_unit/h_count_reg_reg[3]/C
                         clock pessimism             -0.498     1.462    
    SLICE_X46Y41         FDRE (Hold_fdre_C_D)         0.131     1.593    vgaInst/vga_sync_unit/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clkComp/genblk1[0].middleCLK/outCLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkComp/genblk1[0].middleCLK/outCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.596     1.479    clkComp/genblk1[0].middleCLK/sysCLK_IBUF_BUFG
    SLICE_X63Y1          FDRE                                         r  clkComp/genblk1[0].middleCLK/outCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y1          FDRE (Prop_fdre_C_Q)         0.141     1.620 f  clkComp/genblk1[0].middleCLK/outCLK_reg/Q
                         net (fo=2, routed)           0.168     1.788    clkComp/genblk1[0].middleCLK/outCLK
    SLICE_X63Y1          LUT1 (Prop_lut1_I0_O)        0.045     1.833 r  clkComp/genblk1[0].middleCLK/outCLK_i_1/O
                         net (fo=1, routed)           0.000     1.833    clkComp/genblk1[0].middleCLK/p_0_in
    SLICE_X63Y1          FDRE                                         r  clkComp/genblk1[0].middleCLK/outCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.867     1.994    clkComp/genblk1[0].middleCLK/sysCLK_IBUF_BUFG
    SLICE_X63Y1          FDRE                                         r  clkComp/genblk1[0].middleCLK/outCLK_reg/C
                         clock pessimism             -0.515     1.479    
    SLICE_X63Y1          FDRE (Hold_fdre_C_D)         0.091     1.570    clkComp/genblk1[0].middleCLK/outCLK_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vgaInst/vga_sync_unit/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaInst/vga_sync_unit/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.565     1.448    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X55Y40         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  vgaInst/vga_sync_unit/v_count_reg_reg[8]/Q
                         net (fo=68, routed)          0.168     1.757    vgaInst/vga_sync_unit/y[8]
    SLICE_X55Y40         LUT6 (Prop_lut6_I1_O)        0.045     1.802 r  vgaInst/vga_sync_unit/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.802    vgaInst/vga_sync_unit/v_count_reg[8]_i_1_n_0
    SLICE_X55Y40         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.836     1.963    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X55Y40         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[8]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X55Y40         FDRE (Hold_fdre_C_D)         0.091     1.539    vgaInst/vga_sync_unit/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 vgaInst/vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaInst/vga_sync_unit/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.225%)  route 0.216ns (53.775%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.563     1.446    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X45Y41         FDRE                                         r  vgaInst/vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  vgaInst/vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=313, routed)         0.216     1.804    vgaInst/vga_sync_unit/x[1]
    SLICE_X46Y41         LUT4 (Prop_lut4_I3_O)        0.045     1.849 r  vgaInst/vga_sync_unit/h_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.849    vgaInst/vga_sync_unit/h_count_reg[2]_i_1_n_0
    SLICE_X46Y41         FDRE                                         r  vgaInst/vga_sync_unit/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.833     1.960    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X46Y41         FDRE                                         r  vgaInst/vga_sync_unit/h_count_reg_reg[2]/C
                         clock pessimism             -0.498     1.462    
    SLICE_X46Y41         FDRE (Hold_fdre_C_D)         0.120     1.582    vgaInst/vga_sync_unit/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysCLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  sysCLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y1    clkComp/genblk1[0].middleCLK/outCLK_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y41   vgaInst/vga_sync_unit/h_count_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y41   vgaInst/vga_sync_unit/h_count_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y41   vgaInst/vga_sync_unit/h_count_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y41   vgaInst/vga_sync_unit/h_count_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y41   vgaInst/vga_sync_unit/h_count_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y42   vgaInst/vga_sync_unit/h_count_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y42   vgaInst/vga_sync_unit/h_count_reg_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y42   vgaInst/vga_sync_unit/h_count_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y1    clkComp/genblk1[0].middleCLK/outCLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y1    clkComp/genblk1[0].middleCLK/outCLK_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y41   vgaInst/vga_sync_unit/h_count_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y41   vgaInst/vga_sync_unit/h_count_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y41   vgaInst/vga_sync_unit/h_count_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y41   vgaInst/vga_sync_unit/h_count_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y41   vgaInst/vga_sync_unit/h_count_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y41   vgaInst/vga_sync_unit/h_count_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y41   vgaInst/vga_sync_unit/h_count_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y41   vgaInst/vga_sync_unit/h_count_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y1    clkComp/genblk1[0].middleCLK/outCLK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y1    clkComp/genblk1[0].middleCLK/outCLK_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y41   vgaInst/vga_sync_unit/h_count_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y41   vgaInst/vga_sync_unit/h_count_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y41   vgaInst/vga_sync_unit/h_count_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y41   vgaInst/vga_sync_unit/h_count_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y41   vgaInst/vga_sync_unit/h_count_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y41   vgaInst/vga_sync_unit/h_count_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y41   vgaInst/vga_sync_unit/h_count_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y41   vgaInst/vga_sync_unit/h_count_reg_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            70 Endpoints
Min Delay            70 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            calINST/result_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.849ns  (logic 2.456ns (22.636%)  route 8.394ns (77.364%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT4=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  sw_IBUF[2]_inst/O
                         net (fo=22, routed)          3.477     4.941    calINST/sw_IBUF[2]
    SLICE_X60Y7          LUT6 (Prop_lut6_I5_O)        0.124     5.065 r  calINST/result[2]_i_4/O
                         net (fo=5, routed)           1.038     6.103    calINST/result[2]_i_4_n_0
    SLICE_X61Y8          LUT5 (Prop_lut5_I2_O)        0.124     6.227 r  calINST/result[1]_i_9/O
                         net (fo=2, routed)           0.520     6.747    calINST/result[1]_i_9_n_0
    SLICE_X60Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.871 f  calINST/result[1]_i_7/O
                         net (fo=2, routed)           0.682     7.553    calINST/result[1]_i_7_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I5_O)        0.124     7.677 r  calINST/result[1]_i_4/O
                         net (fo=4, routed)           0.835     8.512    calINST/result[1]_i_4_n_0
    SLICE_X63Y8          LUT2 (Prop_lut2_I1_O)        0.124     8.636 r  calINST/result[0]_i_5/O
                         net (fo=1, routed)           0.580     9.215    calINST/result[0]_i_5_n_0
    SLICE_X61Y8          LUT6 (Prop_lut6_I0_O)        0.124     9.339 f  calINST/result[0]_i_3/O
                         net (fo=1, routed)           0.818    10.157    calINST/result[0]_i_3_n_0
    SLICE_X62Y9          LUT5 (Prop_lut5_I0_O)        0.124    10.281 f  calINST/result[0]_i_2/O
                         net (fo=1, routed)           0.444    10.725    calINST/result[0]_i_2_n_0
    SLICE_X62Y9          LUT6 (Prop_lut6_I5_O)        0.124    10.849 r  calINST/result[0]_i_1/O
                         net (fo=1, routed)           0.000    10.849    calINST/result[0]_i_1_n_0
    SLICE_X62Y9          FDRE                                         r  calINST/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaInst/rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.103ns  (logic 4.290ns (47.132%)  route 4.813ns (52.868%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         FDRE                         0.000     0.000 r  vgaInst/rgb_reg_reg[11]/C
    SLICE_X48Y42         FDRE (Prop_fdre_C_Q)         0.664     0.664 r  vgaInst/rgb_reg_reg[11]/Q
                         net (fo=2, routed)           0.530     1.194    vgaInst/vga_sync_unit/rgb_reg_reg[11]_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I5_O)        0.124     1.318 r  vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.282     5.601    vgaBlue_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502     9.103 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.103    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            calINST/result_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.994ns  (logic 2.301ns (25.582%)  route 6.693ns (74.418%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  sw_IBUF[2]_inst/O
                         net (fo=22, routed)          3.477     4.941    calINST/sw_IBUF[2]
    SLICE_X60Y7          LUT6 (Prop_lut6_I5_O)        0.124     5.065 r  calINST/result[2]_i_4/O
                         net (fo=5, routed)           1.038     6.103    calINST/result[2]_i_4_n_0
    SLICE_X61Y8          LUT5 (Prop_lut5_I2_O)        0.124     6.227 f  calINST/result[1]_i_9/O
                         net (fo=2, routed)           0.520     6.747    calINST/result[1]_i_9_n_0
    SLICE_X60Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.871 r  calINST/result[1]_i_7/O
                         net (fo=2, routed)           0.682     7.553    calINST/result[1]_i_7_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I5_O)        0.124     7.677 f  calINST/result[1]_i_4/O
                         net (fo=4, routed)           0.976     8.653    calINST/result[1]_i_4_n_0
    SLICE_X63Y9          LUT5 (Prop_lut5_I2_O)        0.124     8.777 r  calINST/result[1]_i_3/O
                         net (fo=1, routed)           0.000     8.777    calINST/result[1]_i_3_n_0
    SLICE_X63Y9          MUXF7 (Prop_muxf7_I1_O)      0.217     8.994 r  calINST/result_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     8.994    calINST/result_reg[1]_i_1_n_0
    SLICE_X63Y9          FDRE                                         r  calINST/result_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaInst/rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.956ns  (logic 4.283ns (47.827%)  route 4.673ns (52.173%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         FDRE                         0.000     0.000 r  vgaInst/rgb_reg_reg[11]/C
    SLICE_X48Y42         FDRE (Prop_fdre_C_Q)         0.664     0.664 r  vgaInst/rgb_reg_reg[11]/Q
                         net (fo=2, routed)           0.530     1.194    vgaInst/vga_sync_unit/rgb_reg_reg[11]_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I5_O)        0.124     1.318 r  vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.142     5.461    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495     8.956 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.956    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            calINST/result_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.830ns  (logic 2.722ns (30.825%)  route 6.108ns (69.175%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT2=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=22, routed)          3.322     4.786    calINST/sw_IBUF[2]
    SLICE_X63Y8          LUT2 (Prop_lut2_I1_O)        0.152     4.938 r  calINST/i___1_carry_i_8/O
                         net (fo=3, routed)           0.674     5.612    calINST/i___1_carry_i_8_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I0_O)        0.326     5.938 r  calINST/i___1_carry__0_i_3/O
                         net (fo=2, routed)           0.807     6.744    calINST/i___1_carry__0_i_3_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I0_O)        0.124     6.868 r  calINST/i___1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.868    calINST/i___1_carry__0_i_6_n_0
    SLICE_X62Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.400 r  calINST/result0_inferred__0/i___1_carry__0/CO[3]
                         net (fo=1, routed)           1.305     8.706    calINST/result0[7]
    SLICE_X62Y8          LUT6 (Prop_lut6_I3_O)        0.124     8.830 r  calINST/result[7]_i_1/O
                         net (fo=1, routed)           0.000     8.830    calINST/result[7]_i_1_n_0
    SLICE_X62Y8          FDRE                                         r  calINST/result_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaInst/rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.829ns  (logic 4.307ns (48.778%)  route 4.523ns (51.222%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         FDRE                         0.000     0.000 r  vgaInst/rgb_reg_reg[11]/C
    SLICE_X48Y42         FDRE (Prop_fdre_C_Q)         0.664     0.664 r  vgaInst/rgb_reg_reg[11]/Q
                         net (fo=2, routed)           0.530     1.194    vgaInst/vga_sync_unit/rgb_reg_reg[11]_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I5_O)        0.124     1.318 r  vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.993     5.311    vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519     8.829 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.829    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaInst/rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.664ns  (logic 4.291ns (49.531%)  route 4.373ns (50.469%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         FDRE                         0.000     0.000 r  vgaInst/rgb_reg_reg[11]/C
    SLICE_X48Y42         FDRE (Prop_fdre_C_Q)         0.664     0.664 r  vgaInst/rgb_reg_reg[11]/Q
                         net (fo=2, routed)           0.530     1.194    vgaInst/vga_sync_unit/rgb_reg_reg[11]_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I5_O)        0.124     1.318 r  vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.843     5.161    vgaBlue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503     8.664 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.664    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaInst/rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.536ns  (logic 4.313ns (50.527%)  route 4.223ns (49.473%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         FDRE                         0.000     0.000 r  vgaInst/rgb_reg_reg[11]/C
    SLICE_X48Y42         FDRE (Prop_fdre_C_Q)         0.664     0.664 r  vgaInst/rgb_reg_reg[11]/Q
                         net (fo=2, routed)           0.530     1.194    vgaInst/vga_sync_unit/rgb_reg_reg[11]_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I5_O)        0.124     1.318 r  vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.693     5.011    vgaBlue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525     8.536 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.536    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calINST/result_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.529ns  (logic 4.492ns (52.660%)  route 4.038ns (47.340%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y7          FDRE                         0.000     0.000 r  calINST/result_reg[2]/C
    SLICE_X61Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  calINST/result_reg[2]/Q
                         net (fo=2, routed)           0.991     1.447    calINST/result_reg_n_0_[2]
    SLICE_X64Y8          LUT6 (Prop_lut6_I2_O)        0.124     1.571 r  calINST/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.976     2.547    calINST/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X64Y12         LUT4 (Prop_lut4_I2_O)        0.152     2.699 r  calINST/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.071     4.770    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760     8.529 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.529    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calINST/result_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.395ns  (logic 4.444ns (52.943%)  route 3.950ns (47.057%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y7          FDRE                         0.000     0.000 r  calINST/result_reg[2]/C
    SLICE_X61Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  calINST/result_reg[2]/Q
                         net (fo=2, routed)           0.991     1.447    calINST/result_reg_n_0_[2]
    SLICE_X64Y8          LUT6 (Prop_lut6_I2_O)        0.124     1.571 r  calINST/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.099     2.670    calINST/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X64Y12         LUT4 (Prop_lut4_I3_O)        0.153     2.823 r  calINST/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.860     4.683    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711     8.395 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.395    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SP1/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SP1/pulse_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y9          FDRE                         0.000     0.000 r  SP1/state_reg/C
    SLICE_X64Y9          FDRE (Prop_fdre_C_Q)         0.148     0.148 f  SP1/state_reg/Q
                         net (fo=1, routed)           0.059     0.207    SP1/mealy[1]
    SLICE_X64Y9          LUT2 (Prop_lut2_I1_O)        0.098     0.305 r  SP1/pulse_i_1/O
                         net (fo=1, routed)           0.000     0.305    SP1/pulse_i_1_n_0
    SLICE_X64Y9          FDRE                                         r  SP1/pulse_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calINST/result_reg[12]/C
                            (rising edge-triggered cell FDSE)
  Destination:            calINST/result_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDSE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y9          FDSE                         0.000     0.000 r  calINST/result_reg[12]/C
    SLICE_X65Y9          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  calINST/result_reg[12]/Q
                         net (fo=2, routed)           0.167     0.308    calINST/num3[0]
    SLICE_X65Y9          LUT4 (Prop_lut4_I0_O)        0.045     0.353 r  calINST/result[12]_i_1/O
                         net (fo=1, routed)           0.000     0.353    calINST/result[12]_i_1_n_0
    SLICE_X65Y9          FDSE                                         r  calINST/result_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkComp/genblk1[10].middleCLK/outCLK_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkComp/genblk1[10].middleCLK/outCLK_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y5          FDRE                         0.000     0.000 r  clkComp/genblk1[10].middleCLK/outCLK_reg/C
    SLICE_X59Y5          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  clkComp/genblk1[10].middleCLK/outCLK_reg/Q
                         net (fo=2, routed)           0.168     0.309    clkComp/genblk1[10].middleCLK/outCLK_reg_0
    SLICE_X59Y5          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  clkComp/genblk1[10].middleCLK/outCLK_i_1__9/O
                         net (fo=1, routed)           0.000     0.354    clkComp/genblk1[10].middleCLK/outCLK_i_1__9_n_0
    SLICE_X59Y5          FDRE                                         r  clkComp/genblk1[10].middleCLK/outCLK_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkComp/genblk1[13].middleCLK/outCLK_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkComp/genblk1[13].middleCLK/outCLK_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDRE                         0.000     0.000 r  clkComp/genblk1[13].middleCLK/outCLK_reg/C
    SLICE_X63Y5          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  clkComp/genblk1[13].middleCLK/outCLK_reg/Q
                         net (fo=2, routed)           0.168     0.309    clkComp/genblk1[13].middleCLK/outCLK_reg_0
    SLICE_X63Y5          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  clkComp/genblk1[13].middleCLK/outCLK_i_1__12/O
                         net (fo=1, routed)           0.000     0.354    clkComp/genblk1[13].middleCLK/outCLK_i_1__12_n_0
    SLICE_X63Y5          FDRE                                         r  clkComp/genblk1[13].middleCLK/outCLK_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkComp/genblk1[15].middleCLK/outCLK_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkComp/genblk1[15].middleCLK/outCLK_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y5          FDRE                         0.000     0.000 r  clkComp/genblk1[15].middleCLK/outCLK_reg/C
    SLICE_X65Y5          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  clkComp/genblk1[15].middleCLK/outCLK_reg/Q
                         net (fo=2, routed)           0.168     0.309    clkComp/genblk1[15].middleCLK/outCLK_reg_0
    SLICE_X65Y5          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  clkComp/genblk1[15].middleCLK/outCLK_i_1__14/O
                         net (fo=1, routed)           0.000     0.354    clkComp/genblk1[15].middleCLK/outCLK_i_1__14_n_0
    SLICE_X65Y5          FDRE                                         r  clkComp/genblk1[15].middleCLK/outCLK_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkComp/genblk1[3].middleCLK/outCLK_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkComp/genblk1[3].middleCLK/outCLK_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y2          FDRE                         0.000     0.000 r  clkComp/genblk1[3].middleCLK/outCLK_reg/C
    SLICE_X63Y2          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  clkComp/genblk1[3].middleCLK/outCLK_reg/Q
                         net (fo=2, routed)           0.168     0.309    clkComp/genblk1[3].middleCLK/outCLK_reg_0
    SLICE_X63Y2          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  clkComp/genblk1[3].middleCLK/outCLK_i_1__2/O
                         net (fo=1, routed)           0.000     0.354    clkComp/genblk1[3].middleCLK/outCLK_i_1__2_n_0
    SLICE_X63Y2          FDRE                                         r  clkComp/genblk1[3].middleCLK/outCLK_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkComp/genblk1[6].middleCLK/outCLK_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkComp/genblk1[6].middleCLK/outCLK_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y3          FDRE                         0.000     0.000 r  clkComp/genblk1[6].middleCLK/outCLK_reg/C
    SLICE_X62Y3          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  clkComp/genblk1[6].middleCLK/outCLK_reg/Q
                         net (fo=2, routed)           0.185     0.326    clkComp/genblk1[6].middleCLK/outCLK_reg_0
    SLICE_X62Y3          LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  clkComp/genblk1[6].middleCLK/outCLK_i_1__5/O
                         net (fo=1, routed)           0.000     0.371    clkComp/genblk1[6].middleCLK/outCLK_i_1__5_n_0
    SLICE_X62Y3          FDRE                                         r  clkComp/genblk1[6].middleCLK/outCLK_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calINST/result_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            calINST/result_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y8          FDRE                         0.000     0.000 r  calINST/result_reg[4]/C
    SLICE_X62Y8          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  calINST/result_reg[4]/Q
                         net (fo=2, routed)           0.185     0.326    calINST/num1[0]
    SLICE_X62Y8          LUT6 (Prop_lut6_I0_O)        0.045     0.371 r  calINST/result[4]_i_1/O
                         net (fo=1, routed)           0.000     0.371    calINST/result[4]_i_1_n_0
    SLICE_X62Y8          FDRE                                         r  calINST/result_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calINST/result_reg[10]/C
                            (rising edge-triggered cell FDSE)
  Destination:            calINST/result_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           2  (FDSE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDSE                         0.000     0.000 r  calINST/result_reg[10]/C
    SLICE_X64Y8          FDSE (Prop_fdse_C_Q)         0.164     0.164 r  calINST/result_reg[10]/Q
                         net (fo=2, routed)           0.174     0.338    calINST/num2[2]
    SLICE_X64Y8          LUT4 (Prop_lut4_I0_O)        0.045     0.383 r  calINST/result[10]_i_1/O
                         net (fo=1, routed)           0.000     0.383    calINST/result[10]_i_1_n_0
    SLICE_X64Y8          FDSE                                         r  calINST/result_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkComp/genblk1[11].middleCLK/outCLK_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkComp/genblk1[11].middleCLK/outCLK_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y5          FDRE                         0.000     0.000 r  clkComp/genblk1[11].middleCLK/outCLK_reg/C
    SLICE_X60Y5          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  clkComp/genblk1[11].middleCLK/outCLK_reg/Q
                         net (fo=2, routed)           0.175     0.339    clkComp/genblk1[11].middleCLK/outCLK_reg_0
    SLICE_X60Y5          LUT1 (Prop_lut1_I0_O)        0.045     0.384 r  clkComp/genblk1[11].middleCLK/outCLK_i_1__10/O
                         net (fo=1, routed)           0.000     0.384    clkComp/genblk1[11].middleCLK/outCLK_i_1__10_n_0
    SLICE_X60Y5          FDRE                                         r  clkComp/genblk1[11].middleCLK/outCLK_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vgaInst/vga_sync_unit/v_count_reg_reg[3]_rep__13/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaInst/rgb_reg_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.091ns  (logic 3.137ns (11.167%)  route 24.954ns (88.833%))
  Logic Levels:           15  (LUT3=1 LUT5=4 LUT6=8 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.567     5.088    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X54Y37         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[3]_rep__13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y37         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  vgaInst/vga_sync_unit/v_count_reg_reg[3]_rep__13/Q
                         net (fo=160, routed)         8.650    14.256    vgaInst/vga_sync_unit/v_count_reg_reg[3]_rep__13_3
    SLICE_X48Y72         LUT3 (Prop_lut3_I1_O)        0.150    14.406 r  vgaInst/vga_sync_unit/rgb_reg[11]_i_2298/O
                         net (fo=113, routed)         5.447    19.853    vgaInst/vga_sync_unit/v_count_reg_reg[5]_rep__3_29
    SLICE_X30Y70         LUT6 (Prop_lut6_I1_O)        0.326    20.179 r  vgaInst/vga_sync_unit/rgb_reg[11]_i_7502/O
                         net (fo=27, routed)          1.854    22.034    vgaInst/vga_sync_unit_n_2243
    SLICE_X40Y76         LUT6 (Prop_lut6_I0_O)        0.124    22.158 r  vgaInst/p_0_out_inferred__4/rgb_reg[11]_i_4754/O
                         net (fo=4, routed)           1.148    23.305    vgaInst/p_0_out_inferred__4/rgb_reg[11]_i_4754_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I0_O)        0.124    23.429 r  vgaInst/p_0_out_inferred__4/rgb_reg[11]_i_4765/O
                         net (fo=1, routed)           0.000    23.429    vgaInst/p_0_out_inferred__4/rgb_reg[11]_i_4765_n_0
    SLICE_X41Y79         MUXF7 (Prop_muxf7_I1_O)      0.217    23.646 r  vgaInst/p_0_out_inferred__4/rgb_reg_reg[11]_i_2274/O
                         net (fo=1, routed)           0.661    24.307    vgaInst/p_0_out_inferred__4/rgb_reg_reg[11]_i_2274_n_0
    SLICE_X40Y79         LUT5 (Prop_lut5_I4_O)        0.299    24.606 r  vgaInst/p_0_out_inferred__4/rgb_reg[11]_i_965/O
                         net (fo=1, routed)           0.973    25.580    vgaInst/vga_sync_unit/rgb_reg_reg[11]_i_157_5
    SLICE_X39Y77         LUT6 (Prop_lut6_I5_O)        0.124    25.704 r  vgaInst/vga_sync_unit/rgb_reg[11]_i_391/O
                         net (fo=1, routed)           0.000    25.704    vgaInst/vga_sync_unit/rgb_reg[11]_i_391_n_0
    SLICE_X39Y77         MUXF7 (Prop_muxf7_I0_O)      0.212    25.916 r  vgaInst/vga_sync_unit/rgb_reg_reg[11]_i_157/O
                         net (fo=1, routed)           0.445    26.360    vgaInst/vga_sync_unit/rgb_reg_reg[11]_i_157_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I3_O)        0.299    26.659 r  vgaInst/vga_sync_unit/rgb_reg[11]_i_63/O
                         net (fo=1, routed)           0.845    27.504    vgaInst/vga_sync_unit/rgb_reg[11]_i_63_n_0
    SLICE_X40Y74         LUT5 (Prop_lut5_I2_O)        0.124    27.628 r  vgaInst/vga_sync_unit/rgb_reg[11]_i_33/O
                         net (fo=1, routed)           1.967    29.595    vgaInst/vga_sync_unit/rgb_reg[11]_i_33_n_0
    SLICE_X46Y43         LUT6 (Prop_lut6_I3_O)        0.124    29.719 r  vgaInst/vga_sync_unit/rgb_reg[11]_i_21/O
                         net (fo=1, routed)           0.676    30.395    vgaInst/vga_sync_unit/rgb_reg[11]_i_21_n_0
    SLICE_X46Y42         LUT6 (Prop_lut6_I4_O)        0.124    30.519 r  vgaInst/vga_sync_unit/rgb_reg[11]_i_12/O
                         net (fo=2, routed)           0.730    31.250    vgaInst/vga_sync_unit/rgb_reg[11]_i_12_n_0
    SLICE_X48Y42         LUT5 (Prop_lut5_I4_O)        0.124    31.374 r  vgaInst/vga_sync_unit/rgb_reg[11]_i_6/O
                         net (fo=1, routed)           0.667    32.041    vgaInst/vga_sync_unit/rgb_reg[11]_i_6_n_0
    SLICE_X48Y42         LUT6 (Prop_lut6_I4_O)        0.124    32.165 r  vgaInst/vga_sync_unit/rgb_reg[11]_i_2/O
                         net (fo=1, routed)           0.890    33.055    vgaInst/vga_sync_unit/rgb_reg[11]_i_2_n_0
    SLICE_X48Y42         LUT5 (Prop_lut5_I0_O)        0.124    33.179 r  vgaInst/vga_sync_unit/rgb_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    33.179    vgaInst/vga_sync_unit_n_2880
    SLICE_X48Y42         FDRE                                         r  vgaInst/rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaInst/vga_sync_unit/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.679ns  (logic 4.438ns (32.447%)  route 9.241ns (67.553%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.569     5.090    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X55Y40         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDRE (Prop_fdre_C_Q)         0.456     5.546 f  vgaInst/vga_sync_unit/v_count_reg_reg[7]/Q
                         net (fo=207, routed)         4.268     9.815    vgaInst/vga_sync_unit/y[7]
    SLICE_X47Y42         LUT4 (Prop_lut4_I0_O)        0.153     9.968 r  vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.690    10.657    vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I0_O)        0.327    10.984 r  vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.282    15.267    vgaBlue_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    18.769 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.769    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaInst/vga_sync_unit/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.532ns  (logic 4.431ns (32.747%)  route 9.101ns (67.253%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.569     5.090    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X55Y40         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDRE (Prop_fdre_C_Q)         0.456     5.546 f  vgaInst/vga_sync_unit/v_count_reg_reg[7]/Q
                         net (fo=207, routed)         4.268     9.815    vgaInst/vga_sync_unit/y[7]
    SLICE_X47Y42         LUT4 (Prop_lut4_I0_O)        0.153     9.968 r  vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.690    10.657    vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I0_O)        0.327    10.984 r  vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.142    15.127    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    18.622 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.622    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaInst/vga_sync_unit/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.405ns  (logic 4.455ns (33.231%)  route 8.951ns (66.769%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.569     5.090    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X55Y40         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDRE (Prop_fdre_C_Q)         0.456     5.546 f  vgaInst/vga_sync_unit/v_count_reg_reg[7]/Q
                         net (fo=207, routed)         4.268     9.815    vgaInst/vga_sync_unit/y[7]
    SLICE_X47Y42         LUT4 (Prop_lut4_I0_O)        0.153     9.968 r  vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.690    10.657    vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I0_O)        0.327    10.984 r  vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.993    14.977    vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    18.496 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.496    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaInst/vga_sync_unit/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.240ns  (logic 4.439ns (33.530%)  route 8.801ns (66.470%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.569     5.090    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X55Y40         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDRE (Prop_fdre_C_Q)         0.456     5.546 f  vgaInst/vga_sync_unit/v_count_reg_reg[7]/Q
                         net (fo=207, routed)         4.268     9.815    vgaInst/vga_sync_unit/y[7]
    SLICE_X47Y42         LUT4 (Prop_lut4_I0_O)        0.153     9.968 r  vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.690    10.657    vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I0_O)        0.327    10.984 r  vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.843    14.827    vgaBlue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    18.330 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.330    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaInst/vga_sync_unit/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.112ns  (logic 4.461ns (34.021%)  route 8.651ns (65.979%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.569     5.090    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X55Y40         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDRE (Prop_fdre_C_Q)         0.456     5.546 f  vgaInst/vga_sync_unit/v_count_reg_reg[7]/Q
                         net (fo=207, routed)         4.268     9.815    vgaInst/vga_sync_unit/y[7]
    SLICE_X47Y42         LUT4 (Prop_lut4_I0_O)        0.153     9.968 r  vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.690    10.657    vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I0_O)        0.327    10.984 r  vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.693    14.677    vgaBlue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    18.202 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.202    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaInst/vga_sync_unit/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.958ns  (logic 4.457ns (34.395%)  route 8.501ns (65.605%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.569     5.090    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X55Y40         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDRE (Prop_fdre_C_Q)         0.456     5.546 f  vgaInst/vga_sync_unit/v_count_reg_reg[7]/Q
                         net (fo=207, routed)         4.268     9.815    vgaInst/vga_sync_unit/y[7]
    SLICE_X47Y42         LUT4 (Prop_lut4_I0_O)        0.153     9.968 r  vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.690    10.657    vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I0_O)        0.327    10.984 r  vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.543    14.527    vgaBlue_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    18.048 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.048    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaInst/vga_sync_unit/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.811ns  (logic 4.460ns (34.813%)  route 8.351ns (65.187%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.569     5.090    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X55Y40         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDRE (Prop_fdre_C_Q)         0.456     5.546 f  vgaInst/vga_sync_unit/v_count_reg_reg[7]/Q
                         net (fo=207, routed)         4.268     9.815    vgaInst/vga_sync_unit/y[7]
    SLICE_X47Y42         LUT4 (Prop_lut4_I0_O)        0.153     9.968 r  vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.690    10.657    vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I0_O)        0.327    10.984 r  vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.393    14.377    vgaBlue_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    17.901 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.901    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaInst/vga_sync_unit/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.699ns  (logic 4.466ns (35.172%)  route 8.233ns (64.828%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.569     5.090    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X55Y40         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDRE (Prop_fdre_C_Q)         0.456     5.546 f  vgaInst/vga_sync_unit/v_count_reg_reg[7]/Q
                         net (fo=207, routed)         4.268     9.815    vgaInst/vga_sync_unit/y[7]
    SLICE_X47Y42         LUT4 (Prop_lut4_I0_O)        0.153     9.968 r  vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.690    10.657    vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I0_O)        0.327    10.984 r  vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.274    14.259    vgaBlue_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    17.789 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.789    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaInst/vga_sync_unit/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.663ns  (logic 4.465ns (35.262%)  route 8.198ns (64.738%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.569     5.090    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X55Y40         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDRE (Prop_fdre_C_Q)         0.456     5.546 f  vgaInst/vga_sync_unit/v_count_reg_reg[7]/Q
                         net (fo=207, routed)         4.268     9.815    vgaInst/vga_sync_unit/y[7]
    SLICE_X47Y42         LUT4 (Prop_lut4_I0_O)        0.153     9.968 r  vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.690    10.657    vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I0_O)        0.327    10.984 r  vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.240    14.224    vgaBlue_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    17.753 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.753    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vgaInst/vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaInst/rgb_reg_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.686%)  route 0.196ns (51.314%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.565     1.448    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X49Y42         FDRE                                         r  vgaInst/vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  vgaInst/vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=75, routed)          0.196     1.785    vgaInst/vga_sync_unit/y[9]
    SLICE_X48Y42         LUT5 (Prop_lut5_I2_O)        0.045     1.830 r  vgaInst/vga_sync_unit/rgb_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.830    vgaInst/vga_sync_unit_n_2880
    SLICE_X48Y42         FDRE                                         r  vgaInst/rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaInst/vga_sync_unit/hsync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.369ns  (logic 1.339ns (56.511%)  route 1.030ns (43.489%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.562     1.445    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X43Y42         FDRE                                         r  vgaInst/vga_sync_unit/hsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  vgaInst/vga_sync_unit/hsync_reg_reg/Q
                         net (fo=1, routed)           1.030     2.616    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     3.814 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.814    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaInst/vga_sync_unit/vsync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.497ns  (logic 1.345ns (53.889%)  route 1.151ns (46.111%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.565     1.448    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X49Y41         FDRE                                         r  vgaInst/vga_sync_unit/vsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  vgaInst/vga_sync_unit/vsync_reg_reg/Q
                         net (fo=1, routed)           1.151     2.740    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     3.945 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.945    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaInst/vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.567ns  (logic 1.406ns (54.778%)  route 1.161ns (45.222%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.563     1.446    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X47Y42         FDRE                                         r  vgaInst/vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  vgaInst/vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=9, routed)           0.266     1.853    vgaInst/vga_sync_unit/x[9]
    SLICE_X47Y42         LUT6 (Prop_lut6_I1_O)        0.045     1.898 r  vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          0.895     2.793    vgaBlue_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         1.220     4.013 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.013    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaInst/vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.643ns  (logic 1.411ns (53.382%)  route 1.232ns (46.618%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.563     1.446    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X47Y42         FDRE                                         r  vgaInst/vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  vgaInst/vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=9, routed)           0.266     1.853    vgaInst/vga_sync_unit/x[9]
    SLICE_X47Y42         LUT6 (Prop_lut6_I1_O)        0.045     1.898 r  vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          0.966     2.864    vgaBlue_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     4.089 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.089    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaInst/vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.687ns  (logic 1.393ns (51.819%)  route 1.295ns (48.181%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.563     1.446    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X47Y42         FDRE                                         r  vgaInst/vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  vgaInst/vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=9, routed)           0.266     1.853    vgaInst/vga_sync_unit/x[9]
    SLICE_X47Y42         LUT6 (Prop_lut6_I1_O)        0.045     1.898 r  vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.029     2.927    vgaBlue_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.207     4.134 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.134    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaInst/vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.774ns  (logic 1.416ns (51.049%)  route 1.358ns (48.951%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.563     1.446    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X47Y42         FDRE                                         r  vgaInst/vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  vgaInst/vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=9, routed)           0.266     1.853    vgaInst/vga_sync_unit/x[9]
    SLICE_X47Y42         LUT6 (Prop_lut6_I1_O)        0.045     1.898 r  vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.092     2.990    vgaBlue_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.230     4.220 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.220    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaInst/vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.789ns  (logic 1.417ns (50.819%)  route 1.372ns (49.181%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.563     1.446    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X47Y42         FDRE                                         r  vgaInst/vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  vgaInst/vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=9, routed)           0.266     1.853    vgaInst/vga_sync_unit/x[9]
    SLICE_X47Y42         LUT6 (Prop_lut6_I1_O)        0.045     1.898 r  vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.105     3.004    vgaBlue_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         1.231     4.235 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.235    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaInst/vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.838ns  (logic 1.411ns (49.714%)  route 1.427ns (50.286%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.563     1.446    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X47Y42         FDRE                                         r  vgaInst/vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  vgaInst/vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=9, routed)           0.266     1.853    vgaInst/vga_sync_unit/x[9]
    SLICE_X47Y42         LUT6 (Prop_lut6_I1_O)        0.045     1.898 r  vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.161     3.059    vgaBlue_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         1.225     4.284 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.284    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaInst/vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.898ns  (logic 1.408ns (48.583%)  route 1.490ns (51.417%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.563     1.446    vgaInst/vga_sync_unit/sysCLK_IBUF_BUFG
    SLICE_X47Y42         FDRE                                         r  vgaInst/vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  vgaInst/vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=9, routed)           0.266     1.853    vgaInst/vga_sync_unit/x[9]
    SLICE_X47Y42         LUT6 (Prop_lut6_I1_O)        0.045     1.898 r  vgaInst/vga_sync_unit/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.224     3.122    vgaBlue_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     4.344 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.344    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------





