addi $t1 $t1 99
sw $t1 144 ( $t2 )
lw $t1  0 ( $t5 )
lw $t3  4 ( $t4 )
lw $t3  8 ( $t3 )
lw $t5  144 ( $zero )
sw $zero 144 ( $t2 )
lw $t5  144 ( $zero )

________OUTPUT________

cycle 1: Instruction - addi $t1 $t1 99: $t1 = 99
cycle 2: DRAM request issued(Store)
cycle 3-14: Instruction - sw $t1 144($t2): 
         DRAM Activity: Copy row 512 from memory to buffer.
                        Copy Data to column 144 from $t2.
                        Memory Address: 144 - 147 = 99
cycle 15: DRAM request issued(Load)
cycle 16-17: Instruction - lw $t1 0($t5): $t1 = 0
         DRAM Activity: Copy Data at column 512 to $t1.
                        Memory Address: 0 - 3 loaded
cycle 18: DRAM request issued(Load)
cycle 19-20: Instruction - lw $t3 4($t4): $t3 = 0
         DRAM Activity: Copy Data at column 512 to $t3.
                        Memory Address: 4 - 7 loaded
cycle 21: DRAM request issued(Load)
cycle 22-23: Instruction - lw $t3 8($t3): $t3 = 0
         DRAM Activity: Copy Data at column 512 to $t3.
                        Memory Address: 8 - 11 loaded
cycle 24: DRAM request issued(Load)
cycle 25-26: Instruction - lw $t5 144($zero): $t5 = 99
         DRAM Activity: Copy Data at column 512 to $t5.
                        Memory Address: 144 - 147 loaded
cycle 27: DRAM request issued(Store)
cycle 28-29: Instruction - sw $zero 144($t2): 
         DRAM Activity: Copy Data to column 144 from $t2.
                        Memory Address: 144 - 147 = 0
cycle 30: DRAM request issued(Load)
cycle 31-32: Instruction - lw $t5 144($zero): $t5 = 0
         DRAM Activity: Copy Data at column 512 to $t5.
                        Memory Address: 144 - 147 loaded

Executing Write-Back. Write-Back clock cycles are excluded below.

Total clock cycles: 32
Total row buffer updates: 3

Number of instructions executed for each type are given below:-
add: 0, addi: 1, beq: 0, bne: 0, j: 0
lw: 5, mul: 0, slt: 0, sub: 0, sw: 2
Program executed successfully!
