[{"area_name": "PD",
"units": [
{"unit_name": "Parallel_Architecture",
"topics": [
{ "topic_content": "Multicore processors",
"addressed": "[Familiarity]"
},
{ "topic_content": "Shared vs. distributed memory",
"addressed": "[Familiarity]"
},
{ "topic_content": "Symmetric multiprocessing (SMP)",
"addressed": "[Familiarity]"
},
{ "topic_content": "SIMD, vector processing",
"addressed": "[Familiarity]"
},
{ "topic_content": "GPU, co-processing",
"addressed": "[Familiarity]"
},
{ "topic_content": "Flynn's taxonomy",
"addressed": "[Familiarity]"
},
{ "topic_content": "Instruction level support for parallel programming",
"subtopics": [{ "topic_content": "Atomic instructions such as Compare and Set",
"addressed": "[Familiarity]"
}],
"addressed": "[Familiarity]"
},
{ "topic_content": "Memory issues",
"subtopics": [{ "topic_content": "Multiprocessor caches and cache coherence o",
"addressed": "[Familiarity]"
}, 
{ "topic_content": "Non-uniform memory access (NUMA)",
"addressed": "[Familiarity]"
}],
"addressed": "[Familiarity]"
},
{ "topic_content": "Topologie",
"subtopics": [{ "topic_content": "Interconnects",
"addressed": "[Familiarity]"
}, 
{ "topic_content": "Clusters",
"addressed": "[Familiarity]"
}, 
{ "topic_content": "Resource sharing (e.g., buses and interconnects)",
"addressed": "[Familiarity]"
}],
"addressed": "[Familiarity]"
}],
"skills": [
{"skill": "Explain the differences between shared and distributed memory",
"mastery": "[Familiarity]"
},
{"skill": "Describe the SMP architecture and note its key features",
"mastery": "[Familiarity]"
},
{"skill": "Characterize the kinds of tasks that are a natural match for SIMD machines",
"mastery": "[Familiarity]"
},
{"skill": "Describe the advantages and limitations of GPUs vs. CPUs",
"mastery": "[Familiarity]"
},
{"skill": "Explain the features of each classification in Flynn's taxonomy",
"mastery": "[Familiarity]"
},
{"skill": "Describe assembly-level support for atomic operations.",
"mastery": "[Familiarity]"
},
{"skill": "Describe the challenges in maintaining cache coherence",
"mastery": "[Familiarity]"
},
{"skill": "Describe the key performance challenges in different memory and distributed system topologies.",
"mastery": "[Familiarity]"
}]}
,
{"unit_name": "Parallel_Performance",
"topics": [
{ "topic_content": "Load balancing",
"addressed": "Not addressed]"
},
{ "topic_content": "Performance measurement",
"addressed": "Not addressed]"
},
{ "topic_content": "Scheduling and contention (cross-reference OS/Scheduling and Dispatch)",
"addressed": "Not addressed]"
},
{ "topic_content": "Evaluating communication overhead",
"addressed": "Not addressed]"
},
{ "topic_content": "Data management",
"subtopics": [{ "topic_content": "Non-uniform communication costs due to proximity (cross-reference SF/Proximity)",
"addressed": "Not addressed]"
}, 
{ "topic_content": "Cache effects (e.g., false sharing)",
"addressed": "Not addressed]"
}, 
{ "topic_content": "Maintaining spatial locality",
"addressed": "Not addressed]"
}],
"addressed": "Not addressed]"
},
{ "topic_content": "Power usage and management",
"addressed": "Not addressed]"
}],
"skills": [
{"skill": "Detect and correct a load imbalance",
"mastery": "[Familiarity]"
},
{"skill": "Calculate the implications of Amdahl's law for a particular parallel algorithm (cross-reference",
"mastery": "[Familiarity]"
},
{"skill": "SF/Evaluation for Amdahl’s Law).",
"mastery": "[Familiarity]"
},
{"skill": "Describe how data distribution/layout can affect an algorithm’s communication costs.",
"mastery": "[Familiarity]"
},
{"skill": "Detect and correct an instance of false sharing.",
"mastery": "[Familiarity]"
},
{"skill": "Explain the impact of scheduling on parallel performance.",
"mastery": "[Familiarity]"
},
{"skill": "Explain performance impacts of data locality.",
"mastery": "[Familiarity]"
},
{"skill": "Explain the impact and trade-off related to power usage on parallel performance.",
"mastery": "[Familiarity]"
}]}
,
{"unit_name": "Parallel_Fundamentals",
"topics": [
{ "topic_content": "Multiple simultaneous computations",
"addressed": "Not addressed]"
},
{ "topic_content": "Goals of parallelism (e.g., throughput) versus concurrency (e.g., controlling access to shared resources)",
"addressed": "Not addressed]"
},
{ "topic_content": "Parallelism, communication, and coordination",
"subtopics": [{ "topic_content": "Programming constructs for coordinating multiple simultaneous computations",
"addressed": "Not addressed]"
}, 
{ "topic_content": "Need for synchronization",
"addressed": "Not addressed]"
}],
"addressed": "Not addressed]"
},
{ "topic_content": "Programming errors not found in sequential programming",
"subtopics": [{ "topic_content": "Data races (simultaneous read/write or write/write of shared state)",
"addressed": "Not addressed]"
}, 
{ "topic_content": "Higher-level races (interleavings violating program intention, undesired non-determinism)",
"addressed": "Not addressed]"
}, 
{ "topic_content": "Lack of liveness/progress (deadlock, starvation)",
"addressed": "Not addressed]"
}],
"addressed": "Not addressed]"
}],
"skills": [
{"skill": "Distinguish using computational resources for a faster answer from managing efficient access to a shared resource. (Cross-reference GV/Fundamental Concepts, outcome 5.)",
"mastery": "[Familiarity]"
},
{"skill": "Distinguish multiple sufficient programming constructs for synchronization that may be inter- implementable but have complementary advantages.",
"mastery": "[Familiarity]"
},
{"skill": "Distinguish data races from higher level races.",
"mastery": "[Familiarity]"
}]}
,
{"unit_name": "Cloud_Computing",
"topics": [
{ "topic_content": "Internet-Scale computing",
"subtopics": [{ "topic_content": "Task partitioning (cross-reference PD/Parallel Algorithms, Analysis, and Programming)",
"addressed": "Not addressed]"
}, 
{ "topic_content": "Data access",
"addressed": "Not addressed]"
}, 
{ "topic_content": "Clusters, grids, and meshes",
"addressed": "Not addressed]"
}],
"addressed": "Not addressed]"
},
{ "topic_content": "Cloud services",
"subtopics": [{ "topic_content": "Infrastructure as a service - Elasticity of resources, Platform APIs",
"addressed": "Not addressed]"
}, 
{ "topic_content": "Software as a service",
"addressed": "Not addressed]"
}, 
{ "topic_content": "Security",
"addressed": "Not addressed]"
}, 
{ "topic_content": "Cost management",
"addressed": "Not addressed]"
}],
"addressed": "Not addressed]"
},
{ "topic_content": "Virtualization (cross-reference SF/Virtualization and Isolation and OS/Virtual Machines)",
"subtopics": [{ "topic_content": "Shared resource management",
"addressed": "Not addressed]"
}, 
{ "topic_content": "Migration of processes",
"addressed": "Not addressed]"
}],
"addressed": "Not addressed]"
},
{ "topic_content": "Cloud-based data storage",
"subtopics": [{ "topic_content": "Shared access to weakly consistent data stores",
"addressed": "Not addressed]"
}, 
{ "topic_content": "Data synchronization",
"addressed": "Not addressed]"
}, 
{ "topic_content": "Data partitioning",
"addressed": "Not addressed]"
}, 
{ "topic_content": "Distributed file systems (cross-reference IM/Distributed Databases)",
"addressed": "Not addressed]"
}, 
{ "topic_content": "Replication",
"addressed": "Not addressed]"
}],
"addressed": "Not addressed]"
}],
"skills": [
{"skill": "Discuss the importance of elasticity and resource management in cloud computing.",
"mastery": "[Familiarity]"
},
{"skill": "Explain strategies to synchronize a common view of shared data across a collection of devices.",
"mastery": "[Familiarity]"
},
{"skill": "Explain the advantages and disadvantages of using virtualized infrastructure.",
"mastery": "[Familiarity]"
},
{"skill": "Deploy an application that uses cloud infrastructure for computing and/or data resources.",
"mastery": "[Familiarity]"
},
{"skill": "Appropriately partition an application between a client and resources.",
"mastery": "[Familiarity]"
}]}
,
{"unit_name": "Formal_Models_and_Semantics",
"topics": [
{ "topic_content": "Formal models of processes and message passing, including algebras such as Communicating Sequential Processes (CSP) and pi-calculus",
"addressed": "Not addressed]"
},
{ "topic_content": "Formal models of parallel computation, including the Parallel Random Access Machine (PRAM) and alternatives such as Bulk Synchronous Parallel (BSP)",
"addressed": "Not addressed]"
},
{ "topic_content": "Formal models of computational dependencies",
"addressed": "Not addressed]"
},
{ "topic_content": "Models of (relaxed) shared memory consistency and their relation to programming language specifications",
"addressed": "Not addressed]"
},
{ "topic_content": "Algorithmic correctness criteria including linearizability",
"addressed": "Not addressed]"
},
{ "topic_content": "Models of algorithmic progress, including non-blocking guarantees and fairness",
"addressed": "Not addressed]"
},
{ "topic_content": "Techniques for specifying and checking correctness properties such as atomicity and freedom from data race",
"addressed": "Not addressed]"
}],
"skills": [
{"skill": "Model a concurrent process using a formal model, such as pi-calculus.",
"mastery": "[Familiarity]"
},
{"skill": "Explain the characteristics of a particular formal parallel model.",
"mastery": "[Familiarity]"
},
{"skill": "Formally model a shared memory system to show if it is consistent.",
"mastery": "[Familiarity]"
},
{"skill": "Use a model to show progress guarantees in a parallel algorithm.",
"mastery": "[Familiarity]"
},
{"skill": "Use formal techniques to show that a parallel algorithm is correct with respect to a safety or liveness property.",
"mastery": "[Familiarity]"
},
{"skill": "Decide if a specific execution is linearizable or not.",
"mastery": "[Familiarity]"
}]}
,
{"unit_name": "Communication_and_Coordination",
"topics": [
{ "topic_content": "Shared Memory",
"addressed": "[Yes]"
},
{ "topic_content": "Consistency in shared memory models",
"addressed": "[No]"
},
{ "topic_content": "Message passing - Blocking versus non-blocking styles for sending and receiving messages",
"addressed": "[Yes]"
},
{ "topic_content": "Message passing - Message buffering (cross-reference PF/Fundamental Data Structures/Queues)",
"addressed": "[No]"
},
{ "topic_content": "Atomicity",
"subtopics": [{ "topic_content": "Granularity of atomic accesses and updates, and the use of constructs such as critical sections or transactions to describe them",
"addressed": "[Yes]"
}, 
{ "topic_content": "Mutual Exclusion using locks, semaphores, monitors, or related constructs",
"addressed": "[Yes]"
}],
"addressed": "[Yes]"
},
{ "topic_content": "Potential for liveness failures and deadlock (causes, conditions, prevention)",
"addressed": "[Yes]"
}],
"skills": [
{"skill": "Use mutual exclusion to avoid a given race condition",
"mastery": "[Usage]"
},
{"skill": "Give an example of an ordering of accesses among concurrent activities that is not sequentially consistent",
"mastery": "[Familiarity]"
},
{"skill": "Give an example of a scenario in which blocking message sends can deadlock",
"mastery": "[Familiarity]"
},
{"skill": "Explain when and why multicast or event-based messaging can be preferable to alternatives",
"mastery": "[Familiarity]"
},
{"skill": "Write a program that correctly terminates when all of a set of concurrent tasks have completed",
"mastery": "[Usage]"
},
{"skill": "Use a properly synchronized queue to buffer data passed among activities",
"mastery": "[Usage]"
},
{"skill": "Explain why checks for preconditions, and actions based on these checks, must share the same unit of atomicity to be effective",
"mastery": "[Familiarity]"
},
{"skill": "Write a test program that can reveal a concurrent programming error; for example, missing an update when two activities both try to increment a variable",
"mastery": "[Familiarity]"
},
{"skill": "Describe at least one design technique for avoiding liveness failures in programs using multiple locks or semaphores",
"mastery": "[Familiarity]"
},
{"skill": "Describe the relative merits of optimistic versus conservative concurrency control under different rates of contention among updates",
"mastery": "[Familiarity]"
},
{"skill": "Give an example of a scenario in which an attempted optimistic update may never complete",
"mastery": "[Familiarity]"
}]}
,
{"unit_name": "Distributed_Systems",
"topics": [
{ "topic_content": "Faults (cross-reference OS/Fault Tolerance)",
"subtopics": [{ "topic_content": "Network-based (including partitions) and node-based failures",
"addressed": "Not addressed]"
}, 
{ "topic_content": "Impact on system-wide guarantees (e.g., availability)",
"addressed": "Not addressed]"
}],
"addressed": "Not addressed]"
},
{ "topic_content": "Distributed message sending",
"subtopics": [{ "topic_content": "",
"addressed": "Not addressed]"
}, 
{ "topic_content": "Data conversion and transmission",
"addressed": "Not addressed]"
}, 
{ "topic_content": "Sockets",
"addressed": "Not addressed]"
}, 
{ "topic_content": "Message sequencing",
"addressed": "Not addressed]"
}, 
{ "topic_content": "Buffering, retrying, and dropping messages",
"addressed": "Not addressed]"
}],
"addressed": "Not addressed]"
},
{ "topic_content": "Distributed system design tradeoffs",
"subtopics": [{ "topic_content": "Latency versus throughput",
"addressed": "Not addressed]"
}, 
{ "topic_content": "Consistency, availability, partition tolerance",
"addressed": "Not addressed]"
}],
"addressed": "Not addressed]"
},
{ "topic_content": "Distributed service design",
"subtopics": [{ "topic_content": "Stateful versus stateless protocols and services",
"addressed": "Not addressed]"
}, 
{ "topic_content": "Session (connection-based) designs",
"addressed": "Not addressed]"
}, 
{ "topic_content": "Reactive (IO-triggered) and multithreaded designs",
"addressed": "Not addressed]"
}],
"addressed": "Not addressed]"
},
{ "topic_content": "Core distributed algorithms",
"subtopics": [{ "topic_content": "Election, discovery",
"addressed": "Not addressed]"
}],
"addressed": "Not addressed]"
}],
"skills": [
{"skill": "Distinguish network faults from other kinds of failures.",
"mastery": "[Familiarity]"
},
{"skill": "Explain why synchronization constructs such as simple locks are not useful in the presence of distributed faults.",
"mastery": "[Familiarity]"
},
{"skill": "Write a program that performs any required marshaling and conversion into message units, such as packets, to communicate interesting data between two hosts.",
"mastery": "[Familiarity]"
},
{"skill": "Measure the observed throughput and response latency across hosts in a given network.",
"mastery": "[Familiarity]"
},
{"skill": "Explain why no distributed system can be simultaneously consistent, available, and partition tolerant.",
"mastery": "[Familiarity]"
},
{"skill": "Implement a simple server -- for example, a spell checking service.",
"mastery": "[Familiarity]"
},
{"skill": "Explain the tradeoffs among overhead, scalability, and fault tolerance when choosing a stateful v. stateless design for a given service.",
"mastery": "[Familiarity]"
},
{"skill": "Describe the scalability challenges associated with a service growing to accommodate many clients, as well as those associated with a service only transiently having many clients.",
"mastery": "[Familiarity]"
},
{"skill": "Give examples of problems for which consensus algorithms such as leader election are required.",
"mastery": "[Familiarity]"
}]}
,
{"unit_name": "Parallel_Algorithms_Analysis_and_Programming",
"topics": [
{ "topic_content": "Critical paths, work and span, and the relation to Amdahl's law (cross-reference SF/Performance)",
"addressed": "[Familiarity]"
},
{ "topic_content": "Speed-up and scalability",
"addressed": "[Familiarity]"
},
{ "topic_content": "Naturally (embarrassingly) parallel algorithms",
"addressed": "[Familiarity]"
},
{ "topic_content": "Parallel algorithmic patterns (divide-and-conquer, map and reduce, master-workers, others)",
"addressed": "[Familiarity]"
},
{ "topic_content": "Specific algorithms (e.g., parallel MergeSort)",
"addressed": "[Familiarity]"
},
{ "topic_content": "Parallel graph algorithms (e.g., parallel shortest path, parallel spanning tree) (cross-reference AL/Algorithmic Strategies/Divide-and-conquer)",
"addressed": "[Familiarity]"
},
{ "topic_content": "Parallel matrix computations",
"addressed": "[Familiarity]"
},
{ "topic_content": "Producer-consumer and pipelined algorithms",
"addressed": "[Familiarity]"
},
{ "topic_content": "Examples of non-scalable parallel algorithms",
"addressed": "[Familiarity]"
}],
"skills": [
{"skill": "Define 'critical path', 'work', and 'span'.",
"mastery": "[Familiarity]"
},
{"skill": "Compute the work and span, and determine the critical path with respect to a parallel execution diagram.",
"mastery": "[Familiarity]"
},
{"skill": "Define 'speed-up' and explain the notion of an algorithm’s scalability in this regard.",
"mastery": "[Familiarity]"
},
{"skill": "Identify independent tasks in a program that may be parallelized.",
"mastery": "[Familiarity]"
},
{"skill": "Characterize features of a workload that allow or prevent it from being naturally parallelized.",
"mastery": "[Familiarity]"
},
{"skill": "Implement a parallel divide-and-conquer (and/or graph algorithm) and empirically measure its performance relative to its sequential analog.",
"mastery": "[Familiarity]"
},
{"skill": "Decompose a problem (e.g., counting the number of occurrences of some word in a document) via map and reduce operations.",
"mastery": "[Usage]"
},
{"skill": "Provide an example of a problem that fits the producer-consumer paradigm",
"mastery": "[Familiarity]"
},
{"skill": "Give examples of problems where pipelining would be an effective means of parallelization",
"mastery": "[Familiarity]"
},
{"skill": "Implement a parallel matrix algorithm",
"mastery": "[Familiarity]"
},
{"skill": "Identify issues that arise in producer-consumer algorithms and mechanisms that may be used for addressing them",
"mastery": "[Familiarity]"
}]}
,
{"unit_name": "Parallel_Decomposition",
"topics": [
{ "topic_content": "Need for communication and coordination/synchronization",
"addressed": "Not addressed]"
},
{ "topic_content": "Independence and partitioning",
"addressed": "Not addressed]"
},
{ "topic_content": "Basic knowledge of parallel decomposition concepts (cross-reference SF/System Support for Parallelism)",
"addressed": "Not addressed]"
},
{ "topic_content": "Task-based decomposition: Implementation strategies such as threads",
"addressed": "Not addressed]"
},
{ "topic_content": "Data-parallel decomposition: Strategies such as SIMD and MapReduce",
"addressed": "Not addressed]"
},
{ "topic_content": "Actors and reactive processes (e.g., request handlers)",
"addressed": "Not addressed]"
}],
"skills": [
{"skill": "Explain why synchronization is necessary in a specific parallel program",
"mastery": "[Familiarity]"
},
{"skill": "Identify opportunities to partition a serial program into independent parallel modules.",
"mastery": "[Familiarity]"
},
{"skill": "Write a correct and scalable parallel algorithm. [Usage]",
"mastery": "[Usage]"
},
{"skill": "Parallelize an algorithm by applying task-based decomposition",
"mastery": "[Usage]"
},
{"skill": "Parallelize an algorithm by applying data-parallel decomposition",
"mastery": "[Usage]"
},
{"skill": "Write a program using actors and/or reactive processes",
"mastery": "[Usage]"
}]}
]},
{"area_name": "SDF",
"units": [
{"unit_name": "Development_Methods",
"topics": [
{ "topic_content": "Program comprehension",
"addressed": "[Not addressed]"
},
{ "topic_content": "Program correctness",
"subtopics": [{ "topic_content": "Types of errors (syntax, logic, run-time)",
"addressed": "[Not addressed]"
}, 
{ "topic_content": "The concept of a specification",
"addressed": "[Not addressed]"
}, 
{ "topic_content": "Defensive programming (e.g. secure coding, exception handling)",
"addressed": "[Not addressed]"
}, 
{ "topic_content": "Code reviews",
"addressed": "[Not addressed]"
}, 
{ "topic_content": "Testing fundamentals and test-case generation",
"addressed": "[Not addressed]"
}, 
{ "topic_content": "The role and the use of contracts, including pre- and post-conditions",
"addressed": "[Not addressed]"
}, 
{ "topic_content": "Unit testing",
"addressed": "[Not addressed]"
}],
"addressed": "[Not addressed]"
},
{ "topic_content": "Simple refactoring",
"addressed": "[Not addressed]"
},
{ "topic_content": "Modern programming environments",
"subtopics": [{ "topic_content": "Code search",
"addressed": "[Not addressed]"
}, 
{ "topic_content": "Programming using library components and their APIs",
"addressed": "[Not addressed]"
}],
"addressed": "[Not addressed]"
},
{ "topic_content": "Debugging strategies",
"addressed": "[Not addressed]"
},
{ "topic_content": "Documentation and program style",
"addressed": "[Not addressed]"
}],
"skills": [
{"skill": "Trace the execution of a variety of code segments and write summaries of their computations.",
"mastery": "[Familiarity]"
},
{"skill": "Explain why the creation of correct program components is important in the production of high-quality software",
"mastery": "[Familiarity"
},
{"skill": "Identify common coding errors that lead to insecure programs (e.g., buffer overflows, memory leaks, malicious code) and apply strategies for avoiding such error",
"mastery": "[Familiarity"
},
{"skill": "Conduct a personal code review (focused on common coding errors) on a program component using a provided checklist",
"mastery": "[Familiarity"
},
{"skill": "Contribute to a small-team code review focused on component correctness.",
"mastery": "[Familiarity"
},
{"skill": "Describe how a contract can be used to specify the behavior of a program component.",
"mastery": "[Familiarity"
},
{"skill": "Refactor a program by identifying opportunities to apply procedural abstraction.",
"mastery": "[Familiarity"
},
{"skill": "Apply a variety of strategies to the testing and debugging of simple programs.",
"mastery": "[Familiarity"
},
{"skill": "Construct, execute and debug programs using a modern IDE and associated tools such as unit testing tools and visual debuggers",
"mastery": "[Familiarity"
},
{"skill": "Construct and debug programs using the standard libraries available with a chosen programming language.",
"mastery": "[Familiarity"
},
{"skill": "Analyze the extent to which another programmer’s code meets documentation and programming style standards.",
"mastery": "[Familiarity"
},
{"skill": "Apply consistent documentation and program style standards that contribute to the readability and maintainability of software",
"mastery": "[Familiarity"
}]}
]},
{"area_name": "SF",
"units": [
{"unit_name": "Proximity",
"topics": [
{ "topic_content": "Speed of light and computers (one foot per nanosecond vs. one GHz clocks)",
"addressed": "[Yes]"
},
{ "topic_content": "Latencies in computer systems : memory vs. disk latencies vs. across the network memory",
"addressed": "[Yes]"
},
{ "topic_content": "Caches, spatial and temporal locality, in processors and systems",
"addressed": "[Yes]"
},
{ "topic_content": "Caches, cache coherency in database, operating systems, distributed systems, and computer architecture",
"addressed": "[No]"
},
{ "topic_content": "Introduction into the processor memory hierarchy : registers and multi-level caches, and the formula for average memory access time",
"addressed": "[Yes]"
}],
"skills": [
{"skill": "Explain the importance of locality in determining performance.",
"mastery": "[Familiarity]"
},
{"skill": "Describe why things that are close in space take less time to access.",
"mastery": "[Familiarity]"
},
{"skill": "Calculate average memory access time and describe the tradeoffs in memory hierarchy performance in terms of capacity, miss/hit rate, and access time.",
"mastery": "[Familiarity]"
}]}
,
{"unit_name": "Resource_Allocation_and_Scheduling",
"topics": [
{ "topic_content": "Kinds of resources : processor share, memory, disk, net bandwidth",
"addressed": "[Yes]"
},
{ "topic_content": "Kinds of scheduling : first-come, priority",
"addressed": "[Yes]"
},
{ "topic_content": "Advantages of fair scheduling, preemptive scheduling",
"addressed": "[Yes]"
}],
"skills": [
{"skill": "Define how finite computer resources (e.g., processor share, memory, storage and network bandwidth) are managed by their careful allocation to existing entities",
"mastery": "[Familiarity]"
},
{"skill": "Describe the scheduling algorithms by which resources are allocated to competing entities, and the figures of merit by which these algorithms are evaluated, such as fairness",
"mastery": "[Familiarity]"
},
{"skill": "Implement simple schedule algorithms",
"mastery": "[Familiarity]"
},
{"skill": "Measure figures of merit of alternative scheduler implementations",
"mastery": "[Familiarity]"
}]}
,
{"unit_name": "Computational_Paradigms",
"topics": [
{ "topic_content": "Basic building blocks and components of a computer (gates, flip-flops, registers, interconnections; Datapath + Control + Memory)",
"addressed": "[Not addressed]"
},
{ "topic_content": "Hardware as a computational paradigm: Fundamental logic building blocks (logic gates, flip-flops, counters, registers, PL); Logic expressions, minimization, sum of product forms",
"addressed": "[Not addressed]"
},
{ "topic_content": "Application-level sequential processing: single thread",
"addressed": "[Not addressed]"
},
{ "topic_content": "Simple application-level parallel processing: request level (web services/client-server/distributed), single thread per server, multiple threads with multiple servers",
"addressed": "[Not addressed]"
},
{ "topic_content": "Basic concept of pipelining, overlapped processing stages",
"addressed": "[Not addressed]"
},
{ "topic_content": "Basic concept of scaling: going faster vs. handling larger problems",
"addressed": "[Not addressed]"
}],
"skills": [
{"skill": "List commonly encountered patterns of how computations are organized.",
"mastery": "[Familiarity]"
},
{"skill": "Describe the basic building blocks of computers and their role in the historical development of computer architecture.",
"mastery": "[Familiarity]"
},
{"skill": "Articulate the differences between single thread vs. multiple thread, single server vs. multiple server models, motivated by real world examples (e.g., cooking recipes, lines for multiple teller machines, couple shopping for food, wash-dry-fold, etc.).",
"mastery": "[Familiarity]"
},
{"skill": "Articulate the concept of strong vs. weak scaling, i.e., how performance is affected by scale of problem vs. scale of resources to solve the problem. This can be motivated by the simple, real-world examples.",
"mastery": "[Familiarity]"
},
{"skill": "Design a simple logic circuit using the fundamental building blocks of logic design.",
"mastery": "[Usage]"
},
{"skill": "Use tools for capture, synthesis, and simulation to evaluate a logic design.",
"mastery": "[Usage]"
},
{"skill": "Write a simple sequential problem and a simple parallel version of the same program.",
"mastery": "[Usage]"
},
{"skill": "Evaluate performance of simple sequential and parallel versions of a program with different problem sizes, and be able to describe the speed-ups achieved.",
"mastery": "[Assessment]"
}]}
,
{"unit_name": "State_and_State_Machines",
"topics": [
{ "topic_content": "Digital vs. Analog/Discrete vs. Continuous Systems",
"addressed": "[Not addressed]"
},
{ "topic_content": "Simple logic gates, logical expressions, Boolean logic simplification",
"addressed": "[Not addressed]"
},
{ "topic_content": "Clocks, State, Sequencing",
"addressed": "[Not addressed]"
},
{ "topic_content": "Combinational Logic, Sequential Logic, Registers, Memories",
"addressed": "[Not addressed]"
},
{ "topic_content": "Computers and Network Protocols as examples of State Machines",
"addressed": "[Not addressed]"
}],
"skills": [
{"skill": "Describe computations as a system with a known set of configurations, and a byproduct of the computation is to transition from one unique configuration (state) to another (state).",
"mastery": "[Familiarity]"
},
{"skill": "Recognize the distinction between systems whose output is only a function of their input (Combinational) and those with memory/history (Sequential).",
"mastery": "[Familiarity]"
},
{"skill": "Describe a computer as a state machine that interprets machine instructions.",
"mastery": "[Familiarity]"
},
{"skill": "Explain how a program or network protocol can also be expressed as a state machine, and that alternative representations for the same computation can exist.",
"mastery": "[Familiarity]"
},
{"skill": "Develop state machine descriptions for simple problem statement solutions (e.g., traffic light sequencing, pattern recognizers).",
"mastery": "[Usage]"
},
{"skill": "Derive time-series behavior of a state machine from its state machine representation.",
"mastery": "[Assessment]"
}]}
,
{"unit_name": "Cross",
"topics": [
{ "topic_content": "Programming abstractions, interfaces, use of libraries",
"addressed": "[Not addressed]"
},
{ "topic_content": "Distinction between Application and OS services, Remote Procedure Call",
"addressed": "[Not addressed]"
},
{ "topic_content": "Application-Virtual Machine Interaction",
"addressed": "[Not addressed]"
},
{ "topic_content": "Reliability",
"addressed": "[Not addressed]"
}],
"skills": [
{"skill": "Describe how computing systems are constructed of layers upon layers, based on separation of concerns, with well-defined interfaces, hiding details of low layers from the higher layers. This can be motivated by real-world systems, like how a car works, or libraries.",
"mastery": "[Familiarity]"
},
{"skill": "Recognize that hardware, VM, OS, application are additional layers of interpretation/processing.",
"mastery": "[Familiarity]"
},
{"skill": "Describe the mechanisms of how errors are detected, signaled back, and handled through the layers.",
"mastery": "[Familiarity]"
},
{"skill": "Construct a simple program using methods of layering, error detection and recovery, and reflection of error status across layers.",
"mastery": "[Usage]"
},
{"skill": "Find bugs in a layered program by using tools for program tracing, single stepping, and debugging.",
"mastery": "[Usage]"
}]}
,
{"unit_name": "Evaluation",
"topics": [
{ "topic_content": "Choosing and understanding performance figures of merit (e.g., speed of execution, energy consumption, bandwidth vs. latency, resource cost)",
"addressed": "[No]"
},
{ "topic_content": "Choosing and understanding workloads and representative benchmarks (e.g., SPEC, Dhrystone), and methods of collecting and analyzing performance figures of merit",
"addressed": "[No]"
},
{ "topic_content": "CPI equation (Execution time = Nb. of instructions * cycles/instruction * time/cycle) as tool for understanding tradeoffs in the design of instruction sets, processor pipelines, and memory system organizations.",
"addressed": "[No]"
},
{ "topic_content": "Amdahl’s Law : the part of the computation that cannot be sped up limits the effect of the parts that can",
"addressed": "[No]"
}],
"skills": [
{"skill": "Explain how the components of system architecture contribute to improving its performance.",
"mastery": "[Familiarity]"
},
{"skill": "Describe Amdahl’s law and discuss its limitations.",
"mastery": "[Familiarity]"
},
{"skill": "Design and conduct a performance-oriented experiment, e.g., benchmark a parallel program with different data sets in order to iteratively improve its performance.",
"mastery": "[Familiarity]"
},
{"skill": "Use software tools to profile and measure program performance.",
"mastery": "[Familiarity]"
}]}
,
{"unit_name": "Parallelism",
"topics": [
{ "topic_content": "Sequential vs. parallel processing",
"addressed": "[Not addressed]"
},
{ "topic_content": "Parallel programming (e.g., synchronization for producer-consumer for performance improvement) vs. concurrent programming (e.g., mutual exclusion/atomic operations for reactive programs)",
"addressed": "[Not addressed]"
},
{ "topic_content": "Request parallelism (e.g., web services) vs. Task parallelism (map-reduce processing)",
"addressed": "[Not addressed]"
},
{ "topic_content": "Client-Server/Web Services, Thread (Fork-Join), Pipelining",
"addressed": "[Not addressed]"
},
{ "topic_content": "Multicore architectures and hardware support for synchronization",
"addressed": "[Not addressed]"
}],
"skills": [
{"skill": "For a given program, distinguish between its sequential and parallel execution, and the performance implications thereof.",
"mastery": "[Familiarity]"
},
{"skill": "Demonstrate on an execution time line that parallelism events and operations can take place simultaneously (i.e., at the same time). Explain how work can be performed in less elapsed time if this can be exploited.",
"mastery": "[Familiarity]"
},
{"skill": "Explain other uses of parallelism, such as for reliability/redundancy of execution.",
"mastery": "[Familiarity]"
},
{"skill": "Define the differences between the concepts of Instruction Parallelism, Data Parallelism, Thread Parallelism/Multitasking, Task/Request Parallelism.",
"mastery": "[Familiarity]"
},
{"skill": "Write more than one parallel program (e.g., one simple parallel program in more than one parallel programming paradigm; a simple parallel program that manages shared resources through synchronization primitives; a simple parallel program that performs simultaneous operation on partitioned data through task parallel (e.g., parallel search terms; a simple parallel program that performs step-by-step pipeline processing through message passing).",
"mastery": "[Usage]"
},
{"skill": "Use performance tools to measure speed-up achieved by parallel programs in terms of both problem size and number of resources.",
"mastery": "[Assessment]"
}]}
,
{"unit_name": "Virtualization_and_Isolation",
"topics": [
{ "topic_content": "Rationale for protection and predictable performance",
"addressed": "[No]"
},
{ "topic_content": "",
"addressed": ""
},
{ "topic_content": "Levels of indirection, illustrated by virtual memory for managing physical memory resources",
"addressed": "[Yes]"
},
{ "topic_content": "Methods for implementing virtual memory",
"addressed": "[Yes]"
}],
"skills": [
{"skill": "Explain why it is important to isolate and protect the execution of individual programs and environments that share common underlying resources, including the processor, memory, storage, and network access",
"mastery": "[Familiarity]"
},
{"skill": "Describe how the concept of indirection can create the illusion of a dedicated machine and its resources even when physically shared among multiple programs and environments",
"mastery": "[Familiarity]"
},
{"skill": "Measure the performance of two application instances running on separate virtual machines, and determine the effect of performance isolation",
"mastery": "[Familiarity]"
}]}
]},
{"area_name": "OS",
"units": [
{"unit_name": "Overview_of_Operating_Systems",
"topics": [
{ "topic_content": "Role and purpose of the operating system",
"addressed": "[Yes]"
},
{ "topic_content": "Functionality of a typical operating system",
"addressed": "[Yes]"
},
{ "topic_content": "Mechanisms to support client-server models, hand-held devices",
"addressed": "[Yes]"
},
{ "topic_content": "Design issues (efficiency, robustness, flexibility, portability, security, compatibility)",
"addressed": "[Yes]"
},
{ "topic_content": "Influences of security, networking, multimedia, windows",
"addressed": "[No]"
}],
"skills": [
{"skill": "Explain the objectives and functions of modern operating systems",
"mastery": "[Familiarity]"
},
{"skill": "Analyze the tradeoffs inherent in operating system design",
"mastery": "[Familiarity]"
},
{"skill": "Describe the functions of a contemporary operating system with respect to convenience, efficiency, and the ability to evolve",
"mastery": "[Familiarity]"
},
{"skill": "Discuss networked, client-server, distributed operating systems and how they differ from single user operating systems",
"mastery": "[Familiarity]"
},
{"skill": "Identify potential threats to operating systems and the security features design to guard against them",
"mastery": "[Familiarity]"
}]}
,
{"unit_name": "Real_Time_and_Embedded_Systems",
"topics": [
{ "topic_content": "Process and task scheduling",
"addressed": "[Yes]"
},
{ "topic_content": "Memory/disk management requirements in a real-time environment",
"addressed": "[No]"
},
{ "topic_content": "Failures, risks, and recovery",
"addressed": "[No]"
},
{ "topic_content": "Special concerns in real-time systems",
"addressed": "[Yes]"
}],
"skills": [
{"skill": "Describe what makes a system a real-time system",
"mastery": "[Usage]"
},
{"skill": "Explain the presence of and describe the characteristics of latency in real-time systems",
"mastery": "[Usage]"
},
{"skill": "Summarize special concerns that real-time systems present and how these concerns are addressed",
"mastery": "[Familiarity]"
}]}
,
{"unit_name": "File_Systems",
"topics": [
{ "topic_content": "Files: data, metadata, operations, organization, buffering, sequential, nonsequential",
"addressed": "[No]"
},
{ "topic_content": "Directories: contents and structure",
"addressed": "[Yes]"
},
{ "topic_content": "File systems: partitioning, mount/unmount, virtual file systems",
"addressed": "[Yes]"
},
{ "topic_content": "Standard implementation techniques",
"addressed": "[Yes]"
},
{ "topic_content": "Memory-mapped files",
"addressed": "[No]"
},
{ "topic_content": "Special-purpose file systems",
"addressed": "[No]"
},
{ "topic_content": "Naming, searching, access, backups",
"addressed": "[Yes]"
},
{ "topic_content": "Journaling and log-structured file systems",
"addressed": "[No]"
}],
"skills": [
{"skill": "Summarize the full range of considerations in the design of file systems",
"mastery": "[Familiarity]"
},
{"skill": "Compare and contrast different approaches to file organization, recognizing the strengths and weaknesses of each",
"mastery": "[Familiarity]"
},
{"skill": "Summarize how hardware developments have led to changes in the priorities for the design and the management of file systems",
"mastery": "[Familiarity]"
},
{"skill": "Summarize the use of journaling and how log-structured file systems enhance fault tolerance",
"mastery": "[Familiarity]"
}]}
,
{"unit_name": "Memory_Management",
"topics": [
{ "topic_content": "Review of physical memory and memory management hardware",
"addressed": "[Yes]"
},
{ "topic_content": "",
"addressed": ""
},
{ "topic_content": "Working sets and thrashing",
"addressed": "[No]"
},
{ "topic_content": "Caching",
"addressed": "[No]"
}],
"skills": [
{"skill": "Explain memory hierarchy and cost-performance trade-offs",
"mastery": "[Familiarity]"
},
{"skill": "Summarize the principles of virtual memory as applied to caching and paging",
"mastery": "[Familiarity]"
},
{"skill": "Evaluate the trade-offs in terms of memory size (main memory, cache memory, auxiliary memory) and processor speed",
"mastery": "[Familiarity]"
},
{"skill": "Defend the different ways of allocating memory to tasks, citing the relative merits of each",
"mastery": "[Familiarity]"
},
{"skill": "Describe the reason for and use of cache memory (performance and proximity, different dimension of how caches complicate isolation and VM abstraction)",
"mastery": "[Familiarity]"
},
{"skill": "Discuss the concept of thrashing, both in terms of the reasons it occurs and the techniques used to recognize and manage the problem",
"mastery": "[Familiarity]"
}]}
,
{"unit_name": "Concurrency",
"topics": [
{ "topic_content": "States and state diagrams (cross reference SF/State-State Transition-State Machines)",
"addressed": "[No]"
},
{ "topic_content": "Structures (ready list, process control blocks, and so forth)",
"addressed": "[Yes]"
},
{ "topic_content": "Dispatching and context switching",
"addressed": "[No]"
},
{ "topic_content": "The role of interrupts",
"addressed": "[No]"
},
{ "topic_content": "Managing atomic access to OS objects",
"addressed": "[Yes]"
},
{ "topic_content": "Implementing synchronization primitives",
"addressed": "[No]"
},
{ "topic_content": "Multiprocessor issues (spin-locks, reentrancy) (cross reference SF/Parallelism)",
"addressed": "[No]"
}],
"skills": [
{"skill": "Describe the need for concurrency within the framework of an operating system",
"mastery": "[Familiarity]"
},
{"skill": "Demonstrate the potential run-time problems arising from the concurrent operation of many separate tasks",
"mastery": "[Familiarity]"
},
{"skill": "Summarize the range of mechanisms that can be employed at the operating system level to realize concurrent systems and describe the benefits of each",
"mastery": "[Familiarity]"
},
{"skill": "Explain the different states that a task may pass through and the data structures needed to support the management of many tasks",
"mastery": "[Familiarity]"
},
{"skill": "Summarize techniques for achieving synchronization in an operating system (e.g., describe how to implement a semaphore using OS primitives)",
"mastery": "[Familiarity]"
},
{"skill": "Describe reasons for using interrupts, dispatching, and context switching to support concurrency in an operating system",
"mastery": "[Familiarity]"
},
{"skill": "Create state and transition diagrams for simple problem domains",
"mastery": "[Familiarity]"
}]}
,
{"unit_name": "Operating_System_Principles",
"topics": [
{ "topic_content": "Structuring methods (monolithic, layered, modular, micro-kernel models)",
"addressed": "[Yes]"
},
{ "topic_content": "Abstractions, processes, and resources",
"addressed": "[Yes]"
},
{ "topic_content": "Concepts of application program interfaces (APIs)",
"addressed": "[Yes]"
},
{ "topic_content": "Application needs and the evolution of hardware/software techniques",
"addressed": "[Yes]"
},
{ "topic_content": "Device organization",
"addressed": "[No]"
},
{ "topic_content": "Interrupts: methods and implementations",
"addressed": "[No]"
},
{ "topic_content": "Concept of user/system state and protection, transition to kernel mode",
"addressed": "[No]"
}],
"skills": [
{"skill": "Explain the concept of a logical layer.",
"mastery": "[Familiarity]"
},
{"skill": "Explain the benefits of building abstract layers in hierarchical fashion.",
"mastery": "[Familiarity]"
},
{"skill": "Describe the value of APIs and middleware.",
"mastery": "[Familiarity]"
},
{"skill": "Describe how computing resources are used by application software and managed by system software.",
"mastery": "[Familiarity]"
},
{"skill": "Contrast kernel and user mode in an operating system.",
"mastery": "[Familiarity]"
},
{"skill": "Discuss the advantages and disadvantages of using interrupt processing.",
"mastery": "[Familiarity]"
},
{"skill": "Explain the use of a device list and driver I/O queue.",
"mastery": "[Familiarity]"
}]}
,
{"unit_name": "Scheduling_and_Dispatch",
"topics": [
{ "topic_content": "Preemptive and non-preemptive scheduling (cross reference SF/Resource Allocation and Scheduling, PD/Parallel Performance)",
"addressed": "[Yes]"
},
{ "topic_content": "Schedulers and policies (cross reference SF/Resource Allocation and Scheduling, PD/Parallel Performance)",
"addressed": "[Yes]"
},
{ "topic_content": "Processes and threads (cross reference SF/computational paradigms)",
"addressed": "[Yes]"
},
{ "topic_content": "Deadlines and real-time issues",
"addressed": "[No]"
}],
"skills": [
{"skill": "Compare and contrast the common algorithms used for both preemptive and non-preemptive scheduling of tasks in operating systems, such as priority, performance comparison, and fair-share schemes",
"mastery": "[Familiarity]"
},
{"skill": "Describe relationships between scheduling algorithms and application domains",
"mastery": "[Familiarity]"
},
{"skill": "Discuss the types of processor scheduling such as short-term, medium-term, long-term, and I/O",
"mastery": "[Familiarity]"
},
{"skill": "Describe the difference between processes and threads",
"mastery": "[Familiarity]"
},
{"skill": "Compare and contrast static and dynamic approaches to real-time scheduling",
"mastery": "[Familiarity]"
},
{"skill": "Discuss the need for preemption and deadline scheduling",
"mastery": "[Familiarity]"
},
{"skill": "Identify ways that the logic embodied in scheduling algorithms are applicable to other domains, such as disk I/O, network scheduling, project scheduling, and problems beyond computing",
"mastery": "[Familiarity]"
}]}
]},
{"area_name": "AR",
"units": [
{"unit_name": "Performance_Enhancements",
"topics": [
{ "topic_content": "Superscalar architecture",
"addressed": "[Not addressed]"
},
{ "topic_content": "Branch prediction, Speculative execution, Out-of-order execution",
"addressed": "[Not addressed]"
},
{ "topic_content": "Prefetching",
"addressed": "[Not addressed]"
},
{ "topic_content": "Vector processors and GPUs",
"addressed": "[Not addressed]"
},
{ "topic_content": "Hardware support for Multithreading",
"addressed": "[Not addressed]"
},
{ "topic_content": "Scalability",
"addressed": "[Not addressed]"
},
{ "topic_content": "Alternative architectures, such as VLIW/EPIC, and Accelerators and other kinds of Special-Purpose Processors",
"addressed": "[Not addressed]"
}],
"skills": [
{"skill": "Describe superscalar architectures and their advantages",
"mastery": "[Familiarity]"
},
{"skill": "Explain the concept of branch prediction and its utility",
"mastery": "[Familiarity]"
},
{"skill": "Characterize the costs and benefits of prefetching",
"mastery": "[Familiarity]"
},
{"skill": "Explain speculative execution and identify the conditions that justify it",
"mastery": "[Familiarity]"
},
{"skill": "Discuss the performance advantages that multithreading offered in an architecture along with the factors that make it difficult to derive maximum benefits from this approach",
"mastery": "[Familiarity]"
},
{"skill": "Describe the relevance of scalability to performance",
"mastery": "[Familiarity]"
}]}
,
{"unit_name": "Digital_Logic_and_Digital_Systems",
"topics": [
{ "topic_content": "Overview and history of computer architecture",
"addressed": "[Not addressed]"
},
{ "topic_content": "Combinational vs. sequential logic/Field programmable gate arrays as a fundamental combinational + sequential logic building block",
"addressed": "[Not addressed]"
},
{ "topic_content": "Multiple representations/layers of interpretation (hardware is just another layer)",
"addressed": "[Not addressed]"
},
{ "topic_content": "Computer-aided design tools that process hardware and architectural representations",
"addressed": "[Not addressed]"
},
{ "topic_content": "Register transfer notation/Hardware Description Language (Verilog/VHDL)",
"addressed": "[Not addressed]"
},
{ "topic_content": "Physical constraints (gate delays, fan-in, fan-out, energy/power)",
"addressed": "[Not addressed]"
}],
"skills": [
{"skill": "Describe the progression of computer technology components from vacuum tubes to VLSI, from mainframe computer architectures to the organization of warehouse-scale computers",
"mastery": "[Familiarity]"
},
{"skill": "Comprehend the trend of modern computer architectures towards multi-core and that parallelism is inherent in all hardware systems",
"mastery": "[Familiarity]"
},
{"skill": "Explain the implications of the 'power wall' in terms of further processor performance improvements and the drive towards harnessing parallelism",
"mastery": "[Familiarity]"
},
{"skill": "Articulate that there are many equivalent representations of computer functionality, including logical expressions and gates, and be able to use mathematical expressions to describe the functions of simple combinational and sequential circuits",
"mastery": "[Familiarity]"
},
{"skill": "Design the basic building blocks of a computer: arithmetic-logic unit (gate-level), registers (gate-level), central processing unit (register transfer-level), memory (register transfer-level)",
"mastery": "[Usage]"
},
{"skill": "Use CAD tools for capture, synthesis, and simulation to evaluate simple building blocks (e.g., arithmetic-logic unit, registers, movement between registers) of a simple computer design",
"mastery": "[Usage]"
},
{"skill": "Evaluate the functional and timing diagram behavior of a simple processor implemented at the logic circuit level",
"mastery": "[Assessment]"
}]}
,
{"unit_name": "Machine",
"topics": [
{ "topic_content": "Bits, bytes, and words",
"addressed": "[Not addressed]"
},
{ "topic_content": "Numeric data representation and number bases [Not addressed]",
"addressed": ""
},
{ "topic_content": "Fixed- and floating-point systems",
"addressed": "[Not addressed]"
},
{ "topic_content": "Signed and twos-complement representations",
"addressed": "[Not addressed]"
},
{ "topic_content": "Representation of non-numeric data (character codes, graphical data)",
"addressed": "[Not addressed]"
},
{ "topic_content": "Representation of records and arrays",
"addressed": "[Not addressed]"
}],
"skills": [
{"skill": "Explain why everything is data, including instructions, in computers",
"mastery": "[Familiarity]"
},
{"skill": "Explain the reasons for using alternative formats to represent numerical data",
"mastery": "[Familiarity]"
},
{"skill": "Describe how negative integers are stored in sign-magnitude and twos-complement representations",
"mastery": "[Familiarity]"
},
{"skill": "Explain how fixed-length number representations affect accuracy and precision",
"mastery": "[Familiarity]"
},
{"skill": "Describe the internal representation of non-numeric data, such as characters, strings, records, and arrays",
"mastery": "[Familiarity]"
},
{"skill": "Convert numerical data from one format to another",
"mastery": "[Usage]"
},
{"skill": "Write simple programs at the assembly/machine level for string processing and manipulation",
"mastery": "[Usage]"
}]}
,
{"unit_name": "Multiprocessing_and_Alternative_Architectures",
"topics": [
{ "topic_content": "Power Law",
"addressed": "[Not addressed]"
},
{ "topic_content": "Example SIMD and MIMD instruction sets and architectures",
"addressed": "[Not addressed]"
},
{ "topic_content": "Interconnection networks (hypercube, shuffle-exchange, mesh, crossbar)",
"addressed": "[Not addressed]"
},
{ "topic_content": "Shared multiprocessor memory systems and memory consistency",
"addressed": "[Not addressed]"
},
{ "topic_content": "Multiprocessor cache coherence",
"addressed": "[Not addressed]"
}],
"skills": [
{"skill": "Discuss the concept of parallel processing beyond the classical von Neumann model",
"mastery": "[Familiarity]"
},
{"skill": "Describe alternative architectures such as SIMD and MIMD",
"mastery": "[Familiarity]"
},
{"skill": "Explain the concept of interconnection networks and characterize different approaches",
"mastery": "[Familiarity]"
},
{"skill": "Discuss the special concerns that multiprocessing systems present with respect to memory management and describe how these are addressed",
"mastery": "[Familiarity]"
},
{"skill": "Describe the differences between memory backplane, processor memory interconnect, and remote memory via networks",
"mastery": "[Familiarity]"
}]}
,
{"unit_name": "Interfacing_and_Communication",
"topics": [
{ "topic_content": "I/O fundamentals: handshaking, buffering, programmed I/O, interrupt-driven I/O",
"addressed": "[Not addressed]"
},
{ "topic_content": "Interrupt structures: vectored and prioritized, interrupt acknowledgment",
"addressed": "[Not addressed]"
},
{ "topic_content": "External storage, physical organization, and drives",
"addressed": "[Not addressed]"
},
{ "topic_content": "Buses: bus protocols, arbitration, direct-memory access (DMA)",
"addressed": "[Not addressed]"
},
{ "topic_content": "Introduction to networks: networks as another layer of access hierarchy",
"addressed": "[Not addressed]"
},
{ "topic_content": "Multimedia support",
"addressed": "[Not addressed]"
},
{ "topic_content": "RAID architectures",
"addressed": "[Not addressed]"
}],
"skills": [
{"skill": "Explain how interrupts are used to implement I/O control and data transfers",
"mastery": "[Familiarity]"
},
{"skill": "Identify various types of buses in a computer system",
"mastery": "[Familiarity]"
},
{"skill": "Describe data access from a magnetic disk drive",
"mastery": "[Familiarity]"
},
{"skill": "Compare common network organizations, such as ethernet/bus, ring, switched vs. routed",
"mastery": "[Familiarity]"
},
{"skill": "Identify interfaces needed for multimedia support, from storage, through network, to memory and display",
"mastery": "[Familiarity]"
},
{"skill": "Describe the advantages and limitations of RAID architectures",
"mastery": "[Familiarity]"
}]}
,
{"unit_name": "Functional_Organization",
"topics": [
{ "topic_content": "Implementation of simple datapaths, including instruction pipelining, hazard detection and resolution",
"addressed": "[Not addressed]"
},
{ "topic_content": "Control unit: hardwired realization vs. microprogrammed realization",
"addressed": "[Not addressed]"
},
{ "topic_content": "Instruction pipelining",
"addressed": "[Not addressed]"
},
{ "topic_content": "Introduction to instruction-level parallelism (ILP)",
"addressed": "[Not addressed]"
}],
"skills": [
{"skill": "Compare alternative implementation of datapaths",
"mastery": "[Familiarity]"
},
{"skill": "Discuss the concept of control points and the generation of control signals using hardwired or microprogrammed implementations",
"mastery": "[Familiarity]"
},
{"skill": "Explain basic instruction level parallelism using pipelining and the major hazards that may occur",
"mastery": "[Familiarity]"
},
{"skill": "Design and implement a complete processor, including datapath and control",
"mastery": "[Usage]"
},
{"skill": "Determine, for a given processor and memory system implementation, the average cycles per instruction",
"mastery": "[Assessment]"
}]}
,
{"unit_name": "Memory_System_Organization_and_Architecture",
"topics": [
{ "topic_content": "Storage systems and their technology",
"addressed": "[No]"
},
{ "topic_content": "",
"addressed": ""
},
{ "topic_content": "Memory hierarchy",
"subtopics": [{ "topic_content": "importance of temporal and spatial locality",
"addressed": "[No]"
}],
"addressed": "[No]"
},
{ "topic_content": "Main memory organization and operations",
"addressed": "[No]"
},
{ "topic_content": "Latency, cycle time, bandwidth, and interleaving",
"addressed": "[No]"
},
{ "topic_content": "Cache memories (address mapping, block size, replacement and store policy)",
"addressed": "[No]"
},
{ "topic_content": "Multiprocessor cache consistency/Using the memory system for inter-core synchronization/atomic memory operations",
"addressed": "[No]"
},
{ "topic_content": "Virtual memory (page table, TLB)",
"addressed": "[Yes]"
},
{ "topic_content": "Fault handling and reliability",
"addressed": "[No]"
}],
"skills": [
{"skill": "Identify the main types of memory technology",
"mastery": "[Familiarity]"
},
{"skill": "Explain the effect of memory latency on running time",
"mastery": "[Not acquired]"
},
{"skill": "Describe how the use of memory hierarchy (cache, virtual memory) is used to reduce the effective memory latency",
"mastery": "[Not acquired]"
},
{"skill": "Describe the principles of memory management",
"mastery": "[Familiarity]"
},
{"skill": "Explain the workings of a system with virtual memory management",
"mastery": "[Familiarity]"
},
{"skill": "Compute Average Memory Access Time under a variety of memory system configurations and workload assumptions",
"mastery": "[Not acquired]"
}]}
,
{"unit_name": "Assembly_Level_Machine_Organization",
"topics": [
{ "topic_content": "Basic organization of the von Neumann machine",
"addressed": "Not addressed]"
},
{ "topic_content": "Control unit; instruction fetch, decode, and execution",
"addressed": "[Not addressed]"
},
{ "topic_content": "Instruction sets and types (data manipulation, control, I/O)",
"addressed": "[Not addressed]"
},
{ "topic_content": "Assembly/machine language programming",
"addressed": "[Not addressed]"
},
{ "topic_content": "Instruction formats",
"addressed": "[Not addressed]"
},
{ "topic_content": "Addressing modes",
"addressed": "[Not addressed]"
},
{ "topic_content": "Subroutine call and return mechanisms (xref PL/Language Translation and Execution)",
"addressed": "[Not addressed]"
},
{ "topic_content": "I/O and interrupts",
"addressed": "[Not addressed]"
},
{ "topic_content": "Heap vs. Static vs. Stack vs. Code segments",
"addressed": "[Not addressed]"
},
{ "topic_content": "Shared memory multiprocessors/multicore organization",
"addressed": "[Not addressed]"
},
{ "topic_content": "Introduction to SIMD vs. MIMD and the Flynn Taxonomy",
"addressed": "[Not addressed]"
}],
"skills": [
{"skill": "Explain the organization of the classical von Neumann machine and its major functional units",
"mastery": "[Familiarity]"
},
{"skill": "Describe how an instruction is executed in a classical von Neumann machine, with extensions for threads, multiprocessor synchronization, and SIMD execution",
"mastery": "[Familiarity]"
},
{"skill": "Describe instruction level parallelism and hazards, and how they are managed in typical processor pipelines",
"mastery": "[Familiarity]"
},
{"skill": "Summarize how instructions are represented at both the machine level and in the context of a symbolic assembler",
"mastery": "[Familiarity]"
},
{"skill": "Demonstrate how to map between high-level language patterns into assembly/machine language notations",
"mastery": "[Familiarity]"
},
{"skill": "Explain different instruction formats, such as addresses per instruction and variable length vs. fixed length formats",
"mastery": "[Familiarity]"
},
{"skill": "Explain how subroutine calls are handled at the assembly level",
"mastery": "[Familiarity]"
},
{"skill": "Explain the basic concepts of interrupts and I/O operations",
"mastery": "[Familiarity]"
},
{"skill": "Write simple assembly language program segments",
"mastery": "[Usage]"
},
{"skill": "Show how fundamental high-level programming constructs are implemented at the machine-language level",
"mastery": "[Usage]"
}]}
]},
{"area_name": "PL",
"units": [
{"unit_name": "Code_Generation",
"topics": [
{ "topic_content": "Procedure calls and method dispatching",
"addressed": "[Not addressed]"
},
{ "topic_content": "Separate compilation; linking",
"addressed": "[Not addressed]"
},
{ "topic_content": "Instruction selection",
"addressed": "[Not addressed]"
},
{ "topic_content": "Instruction scheduling",
"addressed": "[Not addressed]"
},
{ "topic_content": "Register allocation",
"addressed": "[Not addressed]"
},
{ "topic_content": "Peephole optimization",
"addressed": "[Not addressed]"
}],
"skills": [
{"skill": "Identify all essential steps for automatically converting source code into assembly or other low-level languages",
"mastery": "[Familiarity]"
},
{"skill": "Generate the low-level code for calling functions/methods in modern languages",
"mastery": "[Familiarity]"
},
{"skill": "Discuss why separate compilation requires uniform calling conventions",
"mastery": "[Familiarity]"
},
{"skill": "Discuss why separate compilation limits optimization because of unknown effects of calls",
"mastery": "[Familiarity]"
},
{"skill": "Discuss opportunities for optimization introduced by naive translation and approaches for achieving optimization, such as instruction selection, instruction scheduling, register allocation, and peephole optimization",
"mastery": "[Familiarity]"
}]}
]},
{"area_name": "SE",
"units": [
{"unit_name": "Tools_and_Environments",
"topics": [
{ "topic_content": "Software configuration management and version control ; release management",
"addressed": "[Not addressed]"
},
{ "topic_content": "Requirements analysis and design modeling tools",
"addressed": "[Not addressed]"
},
{ "topic_content": "Testing tools including static and dynamic analysis tools",
"addressed": "[Not addressed]"
},
{ "topic_content": "Programming environments that automate parts of program construction processes (e.g., automated builds)",
"subtopics": [{ "topic_content": "Continuous integration",
"addressed": "[Not addressed]"
}],
"addressed": "[Not addressed]"
},
{ "topic_content": "Tool integration concepts and mechanisms",
"addressed": "[Not addressed]"
}],
"skills": [
{"skill": "Describe the difference between centralized and distributed software configuration management",
"mastery": "[Familiarity]"
},
{"skill": "Identify configuration items and use a source code control tool in a small team-based project",
"mastery": "[Familiarity]"
},
{"skill": "Describe the issues that are important in selecting a set of tools for the development of a particular software system, including tools for requirements tracking, design modeling, implementation, build automation, and testing",
"mastery": "[Familiarity]"
},
{"skill": "Demonstrate the capability to use software tools in support of the development of a software product of medium size",
"mastery": "[Familiarity]"
}]}
,
{"unit_name": "Software_Project_Management",
"topics": [
{ "topic_content": "Team participation",
"subtopics": [{ "topic_content": "Team processes including responsibilities for tasks, meeting structure, and work schedule o Roles and responsibilities in a software team",
"addressed": "[Not addressed]"
}, 
{ "topic_content": "Team conflict resolution",
"addressed": "[Not addressed]"
}, 
{ "topic_content": "Risks associated with virtual teams (communication, perception, structure)",
"addressed": "[Not addressed]"
}],
"addressed": "[Not addressed]"
},
{ "topic_content": "Effort Estimation (at the personal level)",
"addressed": "[Not addressed]"
},
{ "topic_content": "Risk (cross reference IAS/Secure Software Engineering)",
"subtopics": [{ "topic_content": "The role of risk in the lifecycle",
"addressed": "[Not addressed]"
}, 
{ "topic_content": "Risk categories including security, safety, market, financial, technology, people, quality, structure and process",
"addressed": "[Not addressed]"
}],
"addressed": "[Not addressed]"
},
{ "topic_content": "Team management",
"subtopics": [{ "topic_content": "Team organization and decision-making",
"addressed": "[Not addressed]"
}, 
{ "topic_content": "Role identification and assignment",
"addressed": "[Not addressed]"
}, 
{ "topic_content": "Individual and team performance assessment",
"addressed": "[Not addressed]"
}],
"addressed": "[Not addressed]"
},
{ "topic_content": "Project management",
"subtopics": [{ "topic_content": "Scheduling and tracking",
"addressed": "[Not addressed]"
}, 
{ "topic_content": "Project management tools",
"addressed": "[Not addressed]"
}, 
{ "topic_content": "Cost/benefit analysis",
"addressed": "[Not addressed]"
}],
"addressed": "[Not addressed]"
},
{ "topic_content": "Software measurement and estimation techniques",
"addressed": "[Not addressed]"
},
{ "topic_content": "Software quality assurance and the role of measurements",
"addressed": "[Not addressed]"
},
{ "topic_content": "Risk",
"subtopics": [{ "topic_content": "Risk identification and management",
"addressed": "[Not addressed]"
}, 
{ "topic_content": "Risk analysis and evaluation",
"addressed": "[Not addressed]"
}, 
{ "topic_content": "Risk tolerance (e.g., risk-adverse, risk-neutral, risk-seeking)",
"addressed": "[Not addressed]"
}, 
{ "topic_content": "Risk planning",
"addressed": "[Not addressed]"
}],
"addressed": "[Not addressed]"
},
{ "topic_content": "System-wide approach to risk including hazards associated with tools",
"addressed": "[Not addressed]"
}],
"skills": [
{"skill": "Discuss common behaviors that contribute to the effective functioning of a team.",
"mastery": "[Familiarity]"
},
{"skill": "Create and follow an agenda for a team meeting",
"mastery": "[Familiarity]"
},
{"skill": "Identify and justify necessary roles in a software development team.",
"mastery": "[Familiarity]"
},
{"skill": "Understand the sources, hazards, and potential benefits of team conflict.",
"mastery": "[Familiarity]"
},
{"skill": "Apply a conflict resolution strategy in a team setting.",
"mastery": "[Familiarity]"
},
{"skill": "Use an ad hoc method to estimate software development effort (e.g., time) and compare to actual effort required.",
"mastery": "[Familiarity]"
},
{"skill": "List several examples of software risks.",
"mastery": "[Familiarity]"
},
{"skill": "Describe the impact of risk in a software development lifecycle.",
"mastery": "[Familiarity]"
},
{"skill": "Describe different categories of risk in software systems.",
"mastery": "[Familiarity]"
},
{"skill": "Demonstrate through involvement in a team project the central elements of team building and team management.",
"mastery": "[Familiarity]"
},
{"skill": "Describe how the choice of process model affects team organizational structures and decision-making processes.",
"mastery": "[Familiarity]"
},
{"skill": "Create a team by identifying appropriate roles and assigning roles to team members.",
"mastery": "[Familiarity]"
},
{"skill": "Assess and provide feedback to teams and individuals on their performance in a team setting.",
"mastery": "[Familiarity]"
},
{"skill": "Using a particular software process, describe the aspects of a project that need to be planned and monitored, (e.g., estimates of size and effort, a schedule, resource allocation, configuration control, change management, and project risk identification and management).",
"mastery": "[Familiarity]"
},
{"skill": "Track the progress of some stage in a project using appropriate project metrics.",
"mastery": "[Familiarity]"
},
{"skill": "Compare simple software size and cost estimation techniques.",
"mastery": "[Familiarity]"
},
{"skill": "Use a project management tool to assist in the assignment and tracking of tasks in a software development project.",
"mastery": "[Familiarity]"
},
{"skill": "Describe the impact of risk tolerance on the software development process.",
"mastery": "[Familiarity]"
},
{"skill": "Identify risks and describe approaches to managing risk (avoidance, acceptance, transference, mitigation), and characterize the strengths and shortcomings of each.",
"mastery": "[Familiarity]"
},
{"skill": "Explain how risk affects decisions in the software development process.",
"mastery": "[Familiarity]"
},
{"skill": "Identify security risks for a software system.",
"mastery": "[Familiarity]"
},
{"skill": "Demonstrate a systematic approach to the task of identifying hazards and risks in a particular situation.",
"mastery": "[Familiarity]"
},
{"skill": "Apply the basic principles of risk management in a variety of simple scenarios including a security situation",
"mastery": "[Familiarity]"
},
{"skill": "Conduct a cost/benefit analysis for a risk mitigation approach.",
"mastery": "[Familiarity]"
},
{"skill": "Identify and analyze some of the risks for an entire system that arise from aspects other than the software.",
"mastery": "[Familiarity]"
}]}
]}]
