
*** Running vivado
    with args -log system_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 117 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/sources_1/bd/system/ip/system_ps_0_0/system_ps_0_0.xdc] for cell 'system_i/processing_system/ps_0/inst'
Finished Parsing XDC File [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/sources_1/bd/system/ip/system_ps_0_0/system_ps_0_0.xdc] for cell 'system_i/processing_system/ps_0/inst'
Parsing XDC File [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/sources_1/bd/system/ip/system_rst_0_0/system_rst_0_0_board.xdc] for cell 'system_i/processing_system/sys_reset_controller/U0'
Finished Parsing XDC File [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/sources_1/bd/system/ip/system_rst_0_0/system_rst_0_0_board.xdc] for cell 'system_i/processing_system/sys_reset_controller/U0'
Parsing XDC File [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/sources_1/bd/system/ip/system_rst_0_0/system_rst_0_0.xdc] for cell 'system_i/processing_system/sys_reset_controller/U0'
Finished Parsing XDC File [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/sources_1/bd/system/ip/system_rst_0_0/system_rst_0_0.xdc] for cell 'system_i/processing_system/sys_reset_controller/U0'
Parsing XDC File [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0_board.xdc] for cell 'system_i/daisy_chain/daisy_chain_output/U0'
Finished Parsing XDC File [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0_board.xdc] for cell 'system_i/daisy_chain/daisy_chain_output/U0'
Parsing XDC File [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0_board.xdc] for cell 'system_i/daisy_chain/daisy_chain_buffer/U0'
Finished Parsing XDC File [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0_board.xdc] for cell 'system_i/daisy_chain/daisy_chain_buffer/U0'
Parsing XDC File [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/sources_1/bd/system/ip/system_util_ds_buf_0_1/system_util_ds_buf_0_1_board.xdc] for cell 'system_i/clocking_system/util_ds_buf_0/U0'
Finished Parsing XDC File [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/sources_1/bd/system/ip/system_util_ds_buf_0_1/system_util_ds_buf_0_1_board.xdc] for cell 'system_i/clocking_system/util_ds_buf_0/U0'
Parsing XDC File [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/sources_1/bd/system/ip/system_clk_wiz_0_1/system_clk_wiz_0_1_board.xdc] for cell 'system_i/clocking_system/clk_wiz_0/inst'
Finished Parsing XDC File [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/sources_1/bd/system/ip/system_clk_wiz_0_1/system_clk_wiz_0_1_board.xdc] for cell 'system_i/clocking_system/clk_wiz_0/inst'
Parsing XDC File [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/sources_1/bd/system/ip/system_clk_wiz_0_1/system_clk_wiz_0_1.xdc] for cell 'system_i/clocking_system/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/sources_1/bd/system/ip/system_clk_wiz_0_1/system_clk_wiz_0_1.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/sources_1/bd/system/ip/system_clk_wiz_0_1/system_clk_wiz_0_1.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1654.836 ; gain = 430.508 ; free physical = 667 ; free virtual = 23399
Finished Parsing XDC File [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/sources_1/bd/system/ip/system_clk_wiz_0_1/system_clk_wiz_0_1.xdc] for cell 'system_i/clocking_system/clk_wiz_0/inst'
Parsing XDC File [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/signal_generator/clk_wiz_1/inst'
Finished Parsing XDC File [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/signal_generator/clk_wiz_1/inst'
Parsing XDC File [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/signal_generator/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/signal_generator/clk_wiz_1/inst'
Parsing XDC File [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc]
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_p'. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_n'. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_p'. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_n'. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_p'. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_n'. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_p'. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_n'. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_p'. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_n'. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_p'. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_n'. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:173]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:173]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:174]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:174]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:175]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:175]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:177]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[*]'. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:179]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:179]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[*]'. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:180]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:180]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[*]'. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[0]'. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[1]'. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:184]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:184]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[2]'. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:185]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:185]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[3]'. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:186]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc:186]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/ports.xdc]
Parsing XDC File [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/clocks.xdc]
Finished Parsing XDC File [/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.srcs/constrs_1/imports/cfg/clocks.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 2 instances

link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1656.836 ; gain = 697.207 ; free physical = 666 ; free virtual = 23396
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1688.852 ; gain = 32.016 ; free physical = 664 ; free virtual = 23395
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1b7e90455

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 4 inverter(s) to 20 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1e24c2513

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1690.852 ; gain = 0.000 ; free physical = 662 ; free virtual = 23394

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 109 cells.
Phase 2 Constant Propagation | Checksum: 1c6b4092a

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.55 . Memory (MB): peak = 1690.852 ; gain = 0.000 ; free physical = 662 ; free virtual = 23393

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 585 unconnected nets.
INFO: [Opt 31-11] Eliminated 355 unconnected cells.
Phase 3 Sweep | Checksum: 192fcf914

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1690.852 ; gain = 0.000 ; free physical = 662 ; free virtual = 23393

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1690.852 ; gain = 0.000 ; free physical = 662 ; free virtual = 23393
Ending Logic Optimization Task | Checksum: 192fcf914

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1690.852 ; gain = 0.000 ; free physical = 662 ; free virtual = 23393

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 192fcf914

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 606 ; free virtual = 23337
Ending Power Optimization Task | Checksum: 192fcf914

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.65 . Memory (MB): peak = 1813.879 ; gain = 123.027 ; free physical = 606 ; free virtual = 23337
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 31 Warnings, 31 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 603 ; free virtual = 23336
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.runs/impl_1/system_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design -directive ExtraNetDelay_high
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraNetDelay_high' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 601 ; free virtual = 23333
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 601 ; free virtual = 23333

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: b5ddf999

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 601 ; free virtual = 23333

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: b5ddf999

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.46 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 601 ; free virtual = 23333
WARNING: [Place 30-879] Found overlapping PBlocks. The use of overlapping PBlocks is not recommended as it may lead to legalization errors or unplaced instances.
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS25
	FIXED_IO_mio[52] of IOStandard LVCMOS25
	FIXED_IO_mio[51] of IOStandard LVCMOS25
	FIXED_IO_mio[50] of IOStandard LVCMOS25
	FIXED_IO_mio[49] of IOStandard LVCMOS25
	FIXED_IO_mio[48] of IOStandard LVCMOS25
	FIXED_IO_mio[47] of IOStandard LVCMOS25
	FIXED_IO_mio[46] of IOStandard LVCMOS25
	FIXED_IO_mio[45] of IOStandard LVCMOS25
	FIXED_IO_mio[44] of IOStandard LVCMOS25
	FIXED_IO_mio[43] of IOStandard LVCMOS25
	FIXED_IO_mio[42] of IOStandard LVCMOS25
	FIXED_IO_mio[41] of IOStandard LVCMOS25
	FIXED_IO_mio[40] of IOStandard LVCMOS25
	FIXED_IO_mio[39] of IOStandard LVCMOS25
	FIXED_IO_mio[38] of IOStandard LVCMOS25
	FIXED_IO_mio[37] of IOStandard LVCMOS25
	FIXED_IO_mio[36] of IOStandard LVCMOS25
	FIXED_IO_mio[35] of IOStandard LVCMOS25
	FIXED_IO_mio[34] of IOStandard LVCMOS25
	FIXED_IO_mio[33] of IOStandard LVCMOS25
	FIXED_IO_mio[32] of IOStandard LVCMOS25
	FIXED_IO_mio[31] of IOStandard LVCMOS25
	FIXED_IO_mio[30] of IOStandard LVCMOS25
	FIXED_IO_mio[29] of IOStandard LVCMOS25
	FIXED_IO_mio[28] of IOStandard LVCMOS25
	FIXED_IO_mio[27] of IOStandard LVCMOS25
	FIXED_IO_mio[26] of IOStandard LVCMOS25
	FIXED_IO_mio[25] of IOStandard LVCMOS25
	FIXED_IO_mio[24] of IOStandard LVCMOS25
	FIXED_IO_mio[23] of IOStandard LVCMOS25
	FIXED_IO_mio[22] of IOStandard LVCMOS25
	FIXED_IO_mio[21] of IOStandard LVCMOS25
	FIXED_IO_mio[20] of IOStandard LVCMOS25
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS25
	FIXED_IO_mio[17] of IOStandard LVCMOS25
	FIXED_IO_mio[16] of IOStandard LVCMOS25
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.3 IO and Clk Clean Up

Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr | Checksum: b5ddf999

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 601 ; free virtual = 23333
Phase 1.1.1.3 IO and Clk Clean Up | Checksum: b5ddf999

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 601 ; free virtual = 23333

Phase 1.1.1.4 Implementation Feasibility check On IDelay
Phase 1.1.1.4 Implementation Feasibility check On IDelay | Checksum: b5ddf999

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 601 ; free virtual = 23333

Phase 1.1.1.5 Commit IO Placement
Phase 1.1.1.5 Commit IO Placement | Checksum: 2af192b1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 601 ; free virtual = 23333
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 2af192b1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 601 ; free virtual = 23333
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 38bbd60b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 601 ; free virtual = 23333

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 95a048b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 601 ; free virtual = 23333

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 95a048b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 601 ; free virtual = 23333
Phase 1.2.1 Place Init Design | Checksum: 398fb97c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 594 ; free virtual = 23326
Phase 1.2 Build Placer Netlist Model | Checksum: 398fb97c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 594 ; free virtual = 23326

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 398fb97c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 594 ; free virtual = 23326
Phase 1 Placer Initialization | Checksum: 398fb97c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 594 ; free virtual = 23326

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: b5648a75

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 592 ; free virtual = 23325

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: b5648a75

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 592 ; free virtual = 23325

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a3b0a589

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 592 ; free virtual = 23325

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16aeb215d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 592 ; free virtual = 23325

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 16aeb215d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 592 ; free virtual = 23325

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 12bfae69a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 593 ; free virtual = 23325

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 12bfae69a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 593 ; free virtual = 23325

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: ebf9d590

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 592 ; free virtual = 23325

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: ab3612b7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 592 ; free virtual = 23325

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: ab3612b7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 592 ; free virtual = 23325

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: ab3612b7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 592 ; free virtual = 23324
Phase 3 Detail Placement | Checksum: ab3612b7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 592 ; free virtual = 23324

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 16e5c761a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 591 ; free virtual = 23323

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.952. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: e15bf684

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 591 ; free virtual = 23323
Phase 4.1 Post Commit Optimization | Checksum: e15bf684

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 591 ; free virtual = 23323

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: e15bf684

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 591 ; free virtual = 23323

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: e15bf684

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 591 ; free virtual = 23323

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: e15bf684

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 591 ; free virtual = 23323

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: e15bf684

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 591 ; free virtual = 23323

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 1962fc5cb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 591 ; free virtual = 23323
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1962fc5cb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 591 ; free virtual = 23323
Ending Placer Task | Checksum: 15a3cefff

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 591 ; free virtual = 23323
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 33 Warnings, 31 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 591 ; free virtual = 23323
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 586 ; free virtual = 23323
report_io: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 582 ; free virtual = 23316
report_utilization: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 582 ; free virtual = 23316
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 582 ; free virtual = 23316
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 582 ; free virtual = 23316

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: 15128d465

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.43 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 582 ; free virtual = 23316
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
Ending Physical Synthesis Task | Checksum: 200b1c767

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.52 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 583 ; free virtual = 23317
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 33 Warnings, 31 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 579 ; free virtual = 23317
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (FIXED_IO_mio[19]); LVCMOS25 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 37 listed)); LVCMOS33 (FIXED_IO_mio[15], FIXED_IO_mio[14], FIXED_IO_mio[13], FIXED_IO_mio[12], FIXED_IO_mio[11], FIXED_IO_mio[10], FIXED_IO_mio[9], FIXED_IO_mio[8], FIXED_IO_mio[7], FIXED_IO_mio[6], FIXED_IO_mio[5], FIXED_IO_mio[4], FIXED_IO_mio[3], FIXED_IO_mio[2], FIXED_IO_mio[1] (the first 15 of 16 listed)); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 9ea4bac2 ConstDB: 0 ShapeSum: bb98353d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 7b620490

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 559 ; free virtual = 23294

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 7b620490

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 558 ; free virtual = 23293

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 7b620490

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 549 ; free virtual = 23284

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 7b620490

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 549 ; free virtual = 23284
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 29ec06e16

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 539 ; free virtual = 23274
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.635  | TNS=0.000  | WHS=-0.352 | THS=-49.900|

Phase 2 Router Initialization | Checksum: 2c5dd550a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 539 ; free virtual = 23274

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1229e7361

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 539 ; free virtual = 23274

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 97
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 15f9bfbdf

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 539 ; free virtual = 23274
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.635  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1d553954f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 539 ; free virtual = 23274
Phase 4 Rip-up And Reroute | Checksum: 1d553954f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 539 ; free virtual = 23274

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 229887a4d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 539 ; free virtual = 23274
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.635  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 229887a4d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 539 ; free virtual = 23274

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 229887a4d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 539 ; free virtual = 23274
Phase 5 Delay and Skew Optimization | Checksum: 229887a4d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 539 ; free virtual = 23274

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 22afb082c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 539 ; free virtual = 23274
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.635  | TNS=0.000  | WHS=0.015  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1d0839ff1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 539 ; free virtual = 23274
Phase 6 Post Hold Fix | Checksum: 1d0839ff1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 539 ; free virtual = 23274

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 17c37ba3b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 539 ; free virtual = 23274
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.635  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 17c37ba3b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 539 ; free virtual = 23274

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.01914 %
  Global Horizontal Routing Utilization  = 1.44439 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 17c37ba3b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 539 ; free virtual = 23274

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 17c37ba3b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 539 ; free virtual = 23274

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1b76b610b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 539 ; free virtual = 23274

Phase 11 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.637  | TNS=0.000  | WHS=0.016  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 11 Post Router Timing | Checksum: 22def5036

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 539 ; free virtual = 23274
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 539 ; free virtual = 23274

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 34 Warnings, 31 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 539 ; free virtual = 23274
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1813.879 ; gain = 0.000 ; free physical = 533 ; free virtual = 23274
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.runs/impl_1/system_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port exp_n_tri_io[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port exp_n_tri_io[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port exp_n_tri_io[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port exp_n_tri_io[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port exp_n_tri_io[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port exp_n_tri_io[5] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port exp_n_tri_io[6] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port exp_n_tri_io[7] expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 8 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/darryn/Git/milosar-fpga/adc_writer_ram/adc_writer_ram.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Nov 28 16:07:11 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2087.168 ; gain = 239.246 ; free physical = 232 ; free virtual = 22973
INFO: [Common 17-206] Exiting Vivado at Tue Nov 28 16:07:11 2017...
