-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2013.3
-- Copyright (C) 2013 Xilinx Inc. All rights reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Sobel is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    src_rows_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
    src_cols_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
    src_data_stream_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_data_stream_0_V_empty_n : IN STD_LOGIC;
    src_data_stream_0_V_read : OUT STD_LOGIC;
    src_data_stream_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_data_stream_1_V_empty_n : IN STD_LOGIC;
    src_data_stream_1_V_read : OUT STD_LOGIC;
    src_data_stream_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_data_stream_2_V_empty_n : IN STD_LOGIC;
    src_data_stream_2_V_read : OUT STD_LOGIC;
    dst_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_data_stream_0_V_full_n : IN STD_LOGIC;
    dst_data_stream_0_V_write : OUT STD_LOGIC;
    dst_data_stream_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_data_stream_1_V_full_n : IN STD_LOGIC;
    dst_data_stream_1_V_write : OUT STD_LOGIC;
    dst_data_stream_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_data_stream_2_V_full_n : IN STD_LOGIC;
    dst_data_stream_2_V_write : OUT STD_LOGIC );
end;


architecture behav of Sobel is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_sig_bdd_52 : BOOLEAN;
    signal grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_ap_start : STD_LOGIC;
    signal grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_ap_done : STD_LOGIC;
    signal grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_ap_idle : STD_LOGIC;
    signal grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_ap_ready : STD_LOGIC;
    signal grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_src_rows_V_read : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_src_cols_V_read : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_src_data_stream_0_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_src_data_stream_0_V_empty_n : STD_LOGIC;
    signal grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_src_data_stream_0_V_read : STD_LOGIC;
    signal grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_src_data_stream_1_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_src_data_stream_1_V_empty_n : STD_LOGIC;
    signal grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_src_data_stream_1_V_read : STD_LOGIC;
    signal grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_src_data_stream_2_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_src_data_stream_2_V_empty_n : STD_LOGIC;
    signal grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_src_data_stream_2_V_read : STD_LOGIC;
    signal grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_dst_data_stream_0_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_dst_data_stream_0_V_full_n : STD_LOGIC;
    signal grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_dst_data_stream_0_V_write : STD_LOGIC;
    signal grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_dst_data_stream_1_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_dst_data_stream_1_V_full_n : STD_LOGIC;
    signal grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_dst_data_stream_1_V_write : STD_LOGIC;
    signal grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_dst_data_stream_2_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_dst_data_stream_2_V_full_n : STD_LOGIC;
    signal grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_dst_data_stream_2_V_write : STD_LOGIC;
    signal grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_ap_start_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);

    component Filter2D_32_32_int_int_1080_1920_3_3_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_src_rows_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        p_src_cols_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        p_src_data_stream_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        p_src_data_stream_0_V_empty_n : IN STD_LOGIC;
        p_src_data_stream_0_V_read : OUT STD_LOGIC;
        p_src_data_stream_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        p_src_data_stream_1_V_empty_n : IN STD_LOGIC;
        p_src_data_stream_1_V_read : OUT STD_LOGIC;
        p_src_data_stream_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        p_src_data_stream_2_V_empty_n : IN STD_LOGIC;
        p_src_data_stream_2_V_read : OUT STD_LOGIC;
        p_dst_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_dst_data_stream_0_V_full_n : IN STD_LOGIC;
        p_dst_data_stream_0_V_write : OUT STD_LOGIC;
        p_dst_data_stream_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_dst_data_stream_1_V_full_n : IN STD_LOGIC;
        p_dst_data_stream_1_V_write : OUT STD_LOGIC;
        p_dst_data_stream_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_dst_data_stream_2_V_full_n : IN STD_LOGIC;
        p_dst_data_stream_2_V_write : OUT STD_LOGIC );
    end component;



begin
    grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49 : component Filter2D_32_32_int_int_1080_1920_3_3_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_ap_start,
        ap_done => grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_ap_done,
        ap_idle => grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_ap_idle,
        ap_ready => grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_ap_ready,
        p_src_rows_V_read => grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_src_rows_V_read,
        p_src_cols_V_read => grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_src_cols_V_read,
        p_src_data_stream_0_V_dout => grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_src_data_stream_0_V_dout,
        p_src_data_stream_0_V_empty_n => grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_src_data_stream_0_V_empty_n,
        p_src_data_stream_0_V_read => grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_src_data_stream_0_V_read,
        p_src_data_stream_1_V_dout => grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_src_data_stream_1_V_dout,
        p_src_data_stream_1_V_empty_n => grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_src_data_stream_1_V_empty_n,
        p_src_data_stream_1_V_read => grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_src_data_stream_1_V_read,
        p_src_data_stream_2_V_dout => grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_src_data_stream_2_V_dout,
        p_src_data_stream_2_V_empty_n => grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_src_data_stream_2_V_empty_n,
        p_src_data_stream_2_V_read => grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_src_data_stream_2_V_read,
        p_dst_data_stream_0_V_din => grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_dst_data_stream_0_V_din,
        p_dst_data_stream_0_V_full_n => grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_dst_data_stream_0_V_full_n,
        p_dst_data_stream_0_V_write => grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_dst_data_stream_0_V_write,
        p_dst_data_stream_1_V_din => grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_dst_data_stream_1_V_din,
        p_dst_data_stream_1_V_full_n => grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_dst_data_stream_1_V_full_n,
        p_dst_data_stream_1_V_write => grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_dst_data_stream_1_V_write,
        p_dst_data_stream_2_V_din => grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_dst_data_stream_2_V_din,
        p_dst_data_stream_2_V_full_n => grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_dst_data_stream_2_V_full_n,
        p_dst_data_stream_2_V_write => grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_dst_data_stream_2_V_write);





    -- the current state (ap_CS_fsm) of the state machine. --
    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    -- ap_done_reg assign process. --
    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_continue)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((ap_const_logic_0 = grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_ap_done)))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_ap_start_ap_start_reg assign process. --
    grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_ap_start_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_ap_start_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_ST_st1_fsm_0 = ap_CS_fsm) and not(ap_sig_bdd_52))) then 
                    grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_ap_start_ap_start_reg <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_ap_ready)) then 
                    grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_ap_start_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- the next state (ap_NS_fsm) of the state machine. --
    ap_NS_fsm_assign_proc : process (ap_CS_fsm , ap_sig_bdd_52 , grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_ap_done)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not(ap_sig_bdd_52)) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                if (not((ap_const_logic_0 = grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_ap_done))) then
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                else
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                end if;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;

    -- ap_done assign process. --
    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm, grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_ap_done)
    begin
        if (((ap_const_logic_1 = ap_done_reg) or ((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((ap_const_logic_0 = grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_ap_done))))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_idle assign process. --
    ap_idle_assign_proc : process(ap_start, ap_CS_fsm)
    begin
        if ((not((ap_const_logic_1 = ap_start)) and (ap_ST_st1_fsm_0 = ap_CS_fsm))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_ready assign process. --
    ap_ready_assign_proc : process(ap_CS_fsm, grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_ap_done)
    begin
        if (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((ap_const_logic_0 = grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_ap_done)))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_bdd_52 assign process. --
    ap_sig_bdd_52_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_sig_bdd_52 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

    dst_data_stream_0_V_din <= grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_dst_data_stream_0_V_din;

    -- dst_data_stream_0_V_write assign process. --
    dst_data_stream_0_V_write_assign_proc : process(ap_CS_fsm, grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_dst_data_stream_0_V_write)
    begin
        if (((ap_ST_st1_fsm_0 = ap_CS_fsm) or (ap_ST_st2_fsm_1 = ap_CS_fsm))) then 
            dst_data_stream_0_V_write <= grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_dst_data_stream_0_V_write;
        else 
            dst_data_stream_0_V_write <= ap_const_logic_0;
        end if; 
    end process;

    dst_data_stream_1_V_din <= grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_dst_data_stream_1_V_din;

    -- dst_data_stream_1_V_write assign process. --
    dst_data_stream_1_V_write_assign_proc : process(ap_CS_fsm, grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_dst_data_stream_1_V_write)
    begin
        if (((ap_ST_st1_fsm_0 = ap_CS_fsm) or (ap_ST_st2_fsm_1 = ap_CS_fsm))) then 
            dst_data_stream_1_V_write <= grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_dst_data_stream_1_V_write;
        else 
            dst_data_stream_1_V_write <= ap_const_logic_0;
        end if; 
    end process;

    dst_data_stream_2_V_din <= grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_dst_data_stream_2_V_din;

    -- dst_data_stream_2_V_write assign process. --
    dst_data_stream_2_V_write_assign_proc : process(ap_CS_fsm, grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_dst_data_stream_2_V_write)
    begin
        if (((ap_ST_st1_fsm_0 = ap_CS_fsm) or (ap_ST_st2_fsm_1 = ap_CS_fsm))) then 
            dst_data_stream_2_V_write <= grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_dst_data_stream_2_V_write;
        else 
            dst_data_stream_2_V_write <= ap_const_logic_0;
        end if; 
    end process;

    grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_ap_start <= grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_ap_start_ap_start_reg;
    grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_dst_data_stream_0_V_full_n <= dst_data_stream_0_V_full_n;
    grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_dst_data_stream_1_V_full_n <= dst_data_stream_1_V_full_n;
    grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_dst_data_stream_2_V_full_n <= dst_data_stream_2_V_full_n;
    grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_src_cols_V_read <= src_cols_V_read;
    grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_src_data_stream_0_V_dout <= src_data_stream_0_V_dout;
    grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_src_data_stream_0_V_empty_n <= src_data_stream_0_V_empty_n;
    grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_src_data_stream_1_V_dout <= src_data_stream_1_V_dout;
    grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_src_data_stream_1_V_empty_n <= src_data_stream_1_V_empty_n;
    grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_src_data_stream_2_V_dout <= src_data_stream_2_V_dout;
    grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_src_data_stream_2_V_empty_n <= src_data_stream_2_V_empty_n;
    grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_src_rows_V_read <= src_rows_V_read;

    -- src_data_stream_0_V_read assign process. --
    src_data_stream_0_V_read_assign_proc : process(ap_CS_fsm, grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_src_data_stream_0_V_read)
    begin
        if (((ap_ST_st1_fsm_0 = ap_CS_fsm) or (ap_ST_st2_fsm_1 = ap_CS_fsm))) then 
            src_data_stream_0_V_read <= grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_src_data_stream_0_V_read;
        else 
            src_data_stream_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- src_data_stream_1_V_read assign process. --
    src_data_stream_1_V_read_assign_proc : process(ap_CS_fsm, grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_src_data_stream_1_V_read)
    begin
        if (((ap_ST_st1_fsm_0 = ap_CS_fsm) or (ap_ST_st2_fsm_1 = ap_CS_fsm))) then 
            src_data_stream_1_V_read <= grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_src_data_stream_1_V_read;
        else 
            src_data_stream_1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- src_data_stream_2_V_read assign process. --
    src_data_stream_2_V_read_assign_proc : process(ap_CS_fsm, grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_src_data_stream_2_V_read)
    begin
        if (((ap_ST_st1_fsm_0 = ap_CS_fsm) or (ap_ST_st2_fsm_1 = ap_CS_fsm))) then 
            src_data_stream_2_V_read <= grp_Filter2D_32_32_int_int_1080_1920_3_3_s_fu_49_p_src_data_stream_2_V_read;
        else 
            src_data_stream_2_V_read <= ap_const_logic_0;
        end if; 
    end process;

end behav;
