INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:40:15 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 buffer34/outs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.210ns period=4.420ns})
  Destination:            buffer41/dataReg_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.210ns period=4.420ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.420ns  (clk rise@4.420ns - clk rise@0.000ns)
  Data Path Delay:        3.988ns  (logic 1.134ns (28.434%)  route 2.854ns (71.566%))
  Logic Levels:           12  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.903 - 4.420 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1388, unset)         0.508     0.508    buffer34/clk
    SLICE_X2Y169         FDRE                                         r  buffer34/outs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y169         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer34/outs_reg[5]/Q
                         net (fo=1, routed)           0.638     1.400    cmpi4/transmitValue_reg_i_2_0[5]
    SLICE_X11Y168        LUT6 (Prop_lut6_I2_O)        0.043     1.443 r  cmpi4/transmitValue_i_18/O
                         net (fo=1, routed)           0.000     1.443    cmpi4/transmitValue_i_18_n_0
    SLICE_X11Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.700 r  cmpi4/transmitValue_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.700    cmpi4/transmitValue_reg_i_11_n_0
    SLICE_X11Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.749 r  cmpi4/transmitValue_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.749    cmpi4/transmitValue_reg_i_6_n_0
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     1.856 r  cmpi4/transmitValue_reg_i_2/CO[2]
                         net (fo=9, routed)           0.284     2.140    buffer80/fifo/result[0]
    SLICE_X9Y168         LUT4 (Prop_lut4_I1_O)        0.123     2.263 r  buffer80/fifo/transmitValue_i_10__1/O
                         net (fo=2, routed)           0.187     2.450    buffer80/fifo/transmitValue_i_10__1_n_0
    SLICE_X9Y168         LUT6 (Prop_lut6_I4_O)        0.043     2.493 f  buffer80/fifo/Empty_i_2__2/O
                         net (fo=6, routed)           0.179     2.672    buffer60/control/transmitValue_i_3__35_0
    SLICE_X9Y167         LUT6 (Prop_lut6_I3_O)        0.043     2.715 f  buffer60/control/transmitValue_i_3__37/O
                         net (fo=3, routed)           0.234     2.950    buffer60/control/cmpi4_result_ready
    SLICE_X10Y166        LUT4 (Prop_lut4_I2_O)        0.043     2.993 f  buffer60/control/transmitValue_i_3__35/O
                         net (fo=1, routed)           0.277     3.270    buffer60/control/transmitValue_i_3__35_n_0
    SLICE_X14Y167        LUT6 (Prop_lut6_I1_O)        0.043     3.313 f  buffer60/control/transmitValue_i_2__62/O
                         net (fo=2, routed)           0.250     3.562    fork18/control/generateBlocks[3].regblock/addi4_result_ready
    SLICE_X14Y169        LUT3 (Prop_lut3_I1_O)        0.043     3.605 r  fork18/control/generateBlocks[3].regblock/fullReg_i_5__2/O
                         net (fo=6, routed)           0.417     4.022    buffer68/control/fullReg_reg_rep__0_0
    SLICE_X15Y170        LUT5 (Prop_lut5_I2_O)        0.043     4.065 r  buffer68/control/dataReg[31]_i_2__0/O
                         net (fo=1, routed)           0.088     4.153    buffer39/control/anyBlockStop
    SLICE_X15Y170        LUT3 (Prop_lut3_I1_O)        0.043     4.196 r  buffer39/control/dataReg[31]_i_1__0/O
                         net (fo=32, routed)          0.300     4.496    buffer41/E[0]
    SLICE_X15Y170        FDRE                                         r  buffer41/dataReg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.420     4.420 r  
                                                      0.000     4.420 r  clk (IN)
                         net (fo=1388, unset)         0.483     4.903    buffer41/clk
    SLICE_X15Y170        FDRE                                         r  buffer41/dataReg_reg[22]/C
                         clock pessimism              0.000     4.903    
                         clock uncertainty           -0.035     4.867    
    SLICE_X15Y170        FDRE (Setup_fdre_C_CE)      -0.194     4.673    buffer41/dataReg_reg[22]
  -------------------------------------------------------------------
                         required time                          4.673    
                         arrival time                          -4.496    
  -------------------------------------------------------------------
                         slack                                  0.177    




