# GraceHDL è¯­æ³•è§„èŒƒ v2.0

åŸºäºæœ€æ–°çš„è¯­æ³•ä¼˜åŒ–å’ŒåŠŸèƒ½æ‰©å±•ï¼Œè¿™é‡Œæ˜¯å®Œæ•´çš„ GraceHDL è¯­æ³•è§„èŒƒå®šä¹‰ã€‚

## ğŸ“‹ ç›®å½•
1. [åŸºæœ¬è¯­æ³•ç»“æ„](#1-åŸºæœ¬è¯­æ³•ç»“æ„)
2. [æ•°æ®ç±»å‹å’Œä½å®½è¡¨ç¤º](#2-æ•°æ®ç±»å‹å’Œä½å®½è¡¨ç¤º)
3. [é€»è¾‘å—è¯­æ³•](#3-é€»è¾‘å—è¯­æ³•)
4. [æ“ä½œç¬¦å’Œè¡¨è¾¾å¼](#4-æ“ä½œç¬¦å’Œè¡¨è¾¾å¼)
5. [é«˜çº§è¯­æ³•ç‰¹æ€§](#5-é«˜çº§è¯­æ³•ç‰¹æ€§)
6. [æ‰©å±•åŠŸèƒ½è¯­æ³•](#6-æ‰©å±•åŠŸèƒ½è¯­æ³•)
7. [è¯­æ³•é£æ ¼ç‰¹ç‚¹](#7-è¯­æ³•é£æ ¼ç‰¹ç‚¹)
8. [ç¤ºä¾‹æ¨¡å—](#8-ç¤ºä¾‹æ¨¡å—)

---

## 1. åŸºæœ¬è¯­æ³•ç»“æ„

### 1.1 æ¨¡å—å®šä¹‰
```ghdl
module module_name:
    parameter(
        # å‚æ•°å®šä¹‰
    )
    input(
        # è¾“å…¥ç«¯å£å®šä¹‰
    )
    output(
        # è¾“å‡ºç«¯å£å®šä¹‰
    )
    register(
        # å¯„å­˜å™¨å®šä¹‰
    )
    
    # é€»è¾‘å—
```

### 1.2 ç«¯å£å®šä¹‰è¯­æ³•
```ghdl
# å•æ¯”ç‰¹ä¿¡å·
wire signal_name

# å¤šæ¯”ç‰¹ä¿¡å· - ä½¿ç”¨ to è¯­å¥
wire(width-1 to 0) signal_name
wire(7 to 0) data_bus    # 8ä½æ•°æ®æ€»çº¿

# ç¤ºä¾‹
input(
    wire clk,
    wire rst,
    wire(7, 0) data_in,
    wire(15, 0) address
)

output(
    wire ready,
    wire(7, 0) data_out
)
```

### 1.3 å¯„å­˜å™¨å®šä¹‰è¯­æ³•
```ghdl
register(
    reg signal_name,                    # å•æ¯”ç‰¹å¯„å­˜å™¨
    reg(width-1, 0) signal_name,       # å¤šæ¯”ç‰¹å¯„å­˜å™¨
    reg(7, 0) memory[size-1, 0]        # å­˜å‚¨å™¨æ•°ç»„
)

# å¤šæ—¶é’ŸåŸŸå¯„å­˜å™¨
register(
    reg(7, 0) data_reg clocked_by clk_a,
    reg(7, 0) sync_reg clocked_by clk_b
)

# ç¤ºä¾‹
register(
    reg(7, 0) counter,
    reg(1, 0) state,
    reg(7, 0) buffer[15, 0]
)
```

### 1.4 å‚æ•°å®šä¹‰è¯­æ³•
```ghdl
parameter(
    PARAM_NAME = value,
    WIDTH = 8,
    DEPTH = 256
)
```

---

## 2. æ•°æ®ç±»å‹å’Œä½å®½è¡¨ç¤º

### 2.1 æ•°æ®ç±»å‹
- `wire`: è¿çº¿ç±»å‹ï¼Œç”¨äºç»„åˆé€»è¾‘
- `reg`: å¯„å­˜å™¨ç±»å‹ï¼Œç”¨äºæ—¶åºé€»è¾‘

### 2.2 ä½å®½è¡¨ç¤º - ä½¿ç”¨é€—å·åˆ†éš”
```ghdl
wire(7, 0) data      # 8ä½å®½åº¦ [7:0]
wire(15, 0) address  # 16ä½å®½åº¦ [15:0]
reg(31, 0) register  # 32ä½å¯„å­˜å™¨
```

### 2.3 æ•°ç»„è¡¨ç¤º
```ghdl
# ä¸€ç»´æ•°ç»„
wire(7, 0) data_array[15, 0]    # 16ä¸ª8ä½å…ƒç´ 
reg(31, 0) registers[255, 0]    # 256ä¸ª32ä½å¯„å­˜å™¨

# å¤šç»´æ•°ç»„ - Pythoné£æ ¼
memory = [[0] * cols] * rows        # äºŒç»´æ•°ç»„
cache = [0] * 1024                  # ä¸€ç»´æ•°ç»„
```

### 2.4 å¸¸æ•°è¡¨ç¤º
```ghdl
# ç®€åŒ–çš„æ•°å€¼è¡¨ç¤º
0b10101010      # äºŒè¿›åˆ¶
0x55            # åå…­è¿›åˆ¶
85              # åè¿›åˆ¶
0               # é›¶å€¼ï¼ˆç¼–è¯‘å™¨è‡ªåŠ¨æ¨æ–­ä½å®½ï¼‰
```

---

## 3. é€»è¾‘å—è¯­æ³•

### 3.1 æ—¶é’Ÿé©±åŠ¨é€»è¾‘ (run å—)
```ghdl
# ä¸Šå‡æ²¿è§¦å‘ - ç»Ÿä¸€ä½¿ç”¨ .posedge
run(clk.posedge):
    # åŒæ­¥é€»è¾‘

# ä¸‹é™æ²¿è§¦å‘ - ç»Ÿä¸€ä½¿ç”¨ .negedge
run(clk.negedge):
    # åŒæ­¥é€»è¾‘

# å¤šæ¡ä»¶è§¦å‘
run(clk.posedge and rst.negedge):
    # å¸¦å¼‚æ­¥å¤ä½çš„åŒæ­¥é€»è¾‘
```

### 3.2 ç»„åˆé€»è¾‘ (always å—)
```ghdl
always:
    # ç»„åˆé€»è¾‘
    output = input1 and input2
    result = a + b
```

### 3.3 è¿ç»­èµ‹å€¼ (assign å—)
```ghdl
assign:
    # è¿ç»­èµ‹å€¼è¯­å¥
    output = input1 and input2
    sum = a + b + cin
    
    # å½’çº¦è¿ç®—ç¬¦
    parity = reduce_xor(data)
    all_ones = reduce_and(mask)
```

### 3.4 æ¡ä»¶è¯­å¥
```ghdl
# if-elif-else è¯­å¥
if condition:
    # è¯­å¥
elif another_condition:
    # è¯­å¥
else:
    # è¯­å¥

# case è¯­å¥
case variable:
    value1:
        # è¯­å¥
    value2:
        # è¯­å¥
    default:
        # é»˜è®¤è¯­å¥
```

### 3.5 Forå¾ªç¯ç”Ÿæˆè¯­å¥
```ghdl
# Forå¾ªç¯ç”Ÿæˆè¯­å¥ - ç”¨äºé‡å¤ç¡¬ä»¶ç»“æ„ç”Ÿæˆ
for i in range(start, end):
    # ç”Ÿæˆé‡å¤çš„ç¡¬ä»¶ç»“æ„
    
# å¸¦æ­¥é•¿çš„Forå¾ªç¯
for i in range(start, end, step):
    # ç”Ÿæˆè¯­å¥

# ç¤ºä¾‹ï¼šç”Ÿæˆå¤šä¸ªå¯„å­˜å™¨
for i in range(0, 8):
    register(
        reg data_reg[i]
    )
```

---

## 4. æ“ä½œç¬¦å’Œè¡¨è¾¾å¼

### 4.1 é€»è¾‘æ“ä½œç¬¦
```ghdl
and, or, xor, not
```

### 4.2 ç®—æœ¯æ“ä½œç¬¦
```ghdl
+, -, *, /
```

### 4.3 æ¯”è¾ƒæ“ä½œç¬¦
```ghdl
==, !=, <, >, <=, >=
```

### 4.4 ä½æ“ä½œç¬¦ - Pythoné£æ ¼
```ghdl
# ä½é€‰æ‹© - ä½¿ç”¨åˆ‡ç‰‡è¯­æ³•
signal[7, 0]        # ä½èŒƒå›´é€‰æ‹©
signal[3]           # å•æ¯”ç‰¹é€‰æ‹©

# ä½æ‹¼æ¥ - ä½¿ç”¨ + è¿ç®—ç¬¦
result = a + b      # ä½æ‹¼æ¥

# ä½é‡å¤ - ä½¿ç”¨ * è¿ç®—ç¬¦
result = a * 4      # é‡å¤4æ¬¡

# ä¼ ç»Ÿä½æ“ä½œ
<<, >>              # ç§»ä½
&, |, ^, ~          # æŒ‰ä½æ“ä½œ
```

### 4.5 èµ‹å€¼æ“ä½œç¬¦
```ghdl
# ç»„åˆé€»è¾‘èµ‹å€¼ - ä½¿ç”¨ç­‰å·
output = input1 and input2
result = a + b

# æ—¶åºé€»è¾‘èµ‹å€¼ - ä½¿ç”¨ to è¯­å¥æ›¿ä»£ <=
run(clk.posedge):
    (counter + 1) to counter    # æ›¿ä»£ counter <= counter + 1
    data_in to data_reg         # æ›¿ä»£ data_reg <= data_in
    
    # æ¡ä»¶èµ‹å€¼
    if reset:
        0 to counter            # æ›¿ä»£ counter <= 0
    else:
        (counter + 1) to counter  # æ›¿ä»£ counter <= counter + 1

# å¤šé‡èµ‹å€¼
run(clk.posedge):
    data_in to reg_a
    reg_a to reg_b
    reg_b to reg_c
```

### 4.6 é€»è¾‘è•´å«
```ghdl
# ä½¿ç”¨ implies å…³é”®å­—æ›¿ä»£ç®­å¤´
assert(reset implies (count == 0), "Reset assertion failed")
```

---

## 5. é«˜çº§è¯­æ³•ç‰¹æ€§

### 5.1 å‚æ•°åŒ–æ¨¡å—ç³»ç»Ÿ
```ghdl
module parameterized_adder:
    parameter(
        WIDTH = 8,
        PIPELINE_STAGES = 2
    )
    input(
        wire clk,
        wire(WIDTH-1, 0) a,
        wire(WIDTH-1, 0) b
    )
    output(
        wire(WIDTH, 0) sum
    )
    
    # å‚æ•°åŒ–é€»è¾‘
    register(
        reg(WIDTH, 0) pipeline[PIPELINE_STAGES-1, 0]
    )
```

### 5.2 æšä¸¾ç±»å‹ç³»ç»Ÿ
```ghdl
enum State:
    IDLE = 0
    FETCH = 1
    DECODE = 2
    EXECUTE = 3

module state_machine:
    register(
        State current_state,
        State next_state
    )
    
    run(clk.posedge):
        if reset:
            current_state = State.IDLE
        else:
            current_state = next_state
    
    always:
        case current_state:
            State.IDLE:
                next_state = State.FETCH
            State.FETCH:
                next_state = State.DECODE
            # ...
```

### 5.3 å‡½æ•°å®šä¹‰ç³»ç»Ÿ - Pythoné£æ ¼
```ghdl
# å‡½æ•°å®šä¹‰
def add(x, y):
    return x + y

def parity_check(data):
    result = 0
    for i in range(8):
        result = result xor data[i]
    return result

module calculator:
    input(
        wire(7, 0) a,
        wire(7, 0) b
    )
    output(
        wire(8, 0) sum,
        wire parity
    )
    
    always:
        sum = add(a, b)
        parity = parity_check(a)
```

### 5.4 é«˜çº§æ•°ç»„æ“ä½œ - Pythoné£æ ¼
```ghdl
module memory_controller:
    parameter(
        SIZE = 1024
    )
    
    register(
        # Pythoné£æ ¼æ•°ç»„å£°æ˜
        memory = [0] * SIZE,
        cache = [[0] * 8] * 16
    )
    
    always:
        # æ•°ç»„è®¿é—®
        data_out = memory[address]
        cache_line = cache[index]
```

---

## 6. æ‰©å±•åŠŸèƒ½è¯­æ³•

### 6.1 æ¥å£å®šä¹‰ç³»ç»Ÿ
```ghdl
interface AXI4_Lite:
    parameter(
        ADDR_WIDTH = 32,
        DATA_WIDTH = 32
    )
    
    input(
        wire(ADDR_WIDTH-1, 0) awaddr,
        wire awvalid
    )
    output(
        wire awready,
        wire(1, 0) bresp
    )

module axi_slave:
    port axi: AXI4_Lite(ADDR_WIDTH=32, DATA_WIDTH=32)
    
    always:
        axi.awready = 1
        axi.bresp = 0b00  # OKAY response
```

### 6.2 ç”Ÿæˆå—æ‰©å±•
```ghdl
module parallel_processor:
    parameter(
        NUM_CORES = 4,
        DATA_WIDTH = 32
    )
    
    generate:
        for i in range(NUM_CORES):
            processing_unit core_inst:
                .clk(clk)
                .data_in(data_in[i])
                .data_out(data_out[i])
                .core_id(i)
```

### 6.3 å¤šæ—¶é’ŸåŸŸæ”¯æŒ
```ghdl
module clock_domain_crossing:
    input(
        wire clk_a,
        wire clk_b,
        wire(7, 0) data_in
    )
    
    register(
        reg(7, 0) data_reg clocked_by clk_a,
        reg(7, 0) sync_reg1 clocked_by clk_b,
        reg(7, 0) sync_reg2 clocked_by clk_b
    )
    
    run(clk_a.posedge):
        data_in to data_reg
    
    run(clk_b.posedge):
        data_reg to sync_reg1
        sync_reg1 to sync_reg2
```

### 6.4 æ–­è¨€ç³»ç»Ÿ
```ghdl
module counter_with_assertions:
    parameter(
        WIDTH = 8,
        MAX_COUNT = 255
    )
    
    register(
        reg(WIDTH-1, 0) counter_reg
    )
    
    run(clk.posedge):
        if reset:
            0 to counter_reg
        else:
            (counter_reg + 1) to counter_reg
    
    always:
        # åŠŸèƒ½æ–­è¨€
        assert(counter_reg <= MAX_COUNT, "Counter overflow detected")
        
        # æ—¶åºæ–­è¨€
        assert(reset implies (count == 0), "Reset assertion failed")
        
        # è¦†ç›–ç‡æ–­è¨€
        cover(counter_reg == MAX_COUNT, "Maximum count reached")
```

### 6.5 æµ‹è¯•å°è‡ªåŠ¨ç”Ÿæˆ
```ghdl
testbench for counter:
    parameter(
        CLK_PERIOD = 10ns,
        TEST_CYCLES = 100
    )
    
    # è‡ªåŠ¨ç”Ÿæˆæ—¶é’Ÿ
    clock clk with period CLK_PERIOD
    
    # æµ‹è¯•ä¿¡å·
    signal reset: wire = 0
    signal count: wire(7, 0)
    
    # è¢«æµ‹æ¨¡å—å®ä¾‹åŒ–
    dut: counter(WIDTH=8, MAX_COUNT=255)
        .clk(clk)
        .reset(reset)
        .count(count)
    
    # æµ‹è¯•åºåˆ—
    test_sequence:
        reset = 1
        wait for 2 * CLK_PERIOD
        assert(count == 0, "Reset test failed")
        
        reset = 0
        wait for TEST_CYCLES * CLK_PERIOD
        assert(count == TEST_CYCLES, "Count test failed")
    
    # æ³¢å½¢è¾“å‡º
    dump_waves to "counter_test.vcd"
    
    # æµ‹è¯•æŠ¥å‘Š
    report_coverage
```

---

## 7. è¯­æ³•é£æ ¼ç‰¹ç‚¹

### 7.1 Pythoné£æ ¼ä¼˜åŒ–
- **ç®€æ´æ€§**: å‡å°‘ç¬¦å·ä½¿ç”¨ï¼Œä½¿ç”¨è‡ªç„¶è¯­è¨€å…³é”®å­—
- **èµ‹å€¼ä¼˜åŒ–**: ä½¿ç”¨ `to` è¯­å¥æ›¿ä»£ `<=` è¿›è¡Œæ—¶åºèµ‹å€¼
- **ç›´è§‚æ€§**: ä½¿ç”¨ `.posedge/.negedge` ç»Ÿä¸€è¾¹æ²¿æ£€æµ‹
- **æ˜“è¯»æ€§**: ä½¿ç”¨ `implies`, `wait for`, `clocked_by` ç­‰è‡ªç„¶è¯­è¨€

### 7.2 ç»“æ„åŒ–è®¾è®¡
- æ¸…æ™°çš„æ¨¡å—ç»“æ„åˆ†ç¦»
- è¾“å…¥ã€è¾“å‡ºã€å¯„å­˜å™¨åˆ†åˆ«å®šä¹‰
- é€»è¾‘å—æ˜ç¡®åˆ†ç±»

### 7.3 ç±»å‹å®‰å…¨
- æ˜ç¡®çš„ä½å®½å®šä¹‰
- åŒºåˆ† wire å’Œ reg ç±»å‹
- ç¼–è¯‘æ—¶ç±»å‹æ£€æŸ¥å’Œæ¨æ–­

### 7.4 ç”Ÿæˆè¯­å¥è®¾è®¡ç†å¿µ
- **ç¡¬ä»¶ç”Ÿæˆå¯¼å‘**: Forå¾ªç¯ä¸“é—¨ç”¨äºç”Ÿæˆé‡å¤çš„ç¡¬ä»¶ç»“æ„
- **ç¼–è¯‘æ—¶å±•å¼€**: æ‰€æœ‰Forå¾ªç¯åœ¨ç¼–è¯‘æ—¶å®Œå…¨å±•å¼€
- **å‚æ•°åŒ–è®¾è®¡**: æ”¯æŒä½¿ç”¨å‚æ•°æ§åˆ¶ç”Ÿæˆçš„ç¡¬ä»¶è§„æ¨¡
- **å±‚æ¬¡åŒ–ç”Ÿæˆ**: æ”¯æŒåµŒå¥—Forå¾ªç¯ç”Ÿæˆå¤æ‚ç¡¬ä»¶é˜µåˆ—

---

## 8. ç¤ºä¾‹æ¨¡å—

### 8.1 ç®€å•åŠ æ³•å™¨
```ghdl
module adder_8bit:
    input(
        wire(7, 0) a,
        wire(7, 0) b,
        wire cin
    )
    output(
        wire(7, 0) sum,
        wire cout
    )
    
    assign:
        {cout, sum} = a + b + cin
```

### 8.2 å‚æ•°åŒ–è®¡æ•°å™¨
```ghdl
module parameterized_counter:
    parameter(
        WIDTH = 8,
        MAX_COUNT = 255
    )
    input(
        wire clk,
        wire reset,
        wire enable
    )
    output(
        wire(WIDTH-1, 0) count,
        wire overflow
    )
    
    register(
        reg(WIDTH-1, 0) counter_reg
    )
    
    run(clk.posedge):
        if reset:
            0 to counter_reg
        elif enable:
            if counter_reg == MAX_COUNT:
                0 to counter_reg
            else:
                (counter_reg + 1) to counter_reg
    
    always:
        count = counter_reg
        overflow = (counter_reg == MAX_COUNT) and enable
```

### 8.3 çŠ¶æ€æœºç¤ºä¾‹
```ghdl
enum TrafficState:
    RED = 0
    YELLOW = 1
    GREEN = 2

module traffic_light:
    parameter(
        RED_TIME = 100,
        YELLOW_TIME = 20,
        GREEN_TIME = 80
    )
    
    input(
        wire clk,
        wire reset
    )
    output(
        wire red_light,
        wire yellow_light,
        wire green_light
    )
    
    register(
        TrafficState current_state,
        reg(7, 0) timer
    )
    
    run(clk.posedge):
        if reset:
            TrafficState.RED to current_state
            0 to timer
        else:
            case current_state:
                TrafficState.RED:
                    if timer == RED_TIME:
                        TrafficState.GREEN to current_state
                        0 to timer
                    else:
                        (timer + 1) to timer
                
                TrafficState.GREEN:
                    if timer == GREEN_TIME:
                        TrafficState.YELLOW to current_state
                        0 to timer
                    else:
                        (timer + 1) to timer
                
                TrafficState.YELLOW:
                    if timer == YELLOW_TIME:
                        TrafficState.RED to current_state
                        0 to timer
                    else:
                        (timer + 1) to timer
    
    always:
        red_light = (current_state == TrafficState.RED)
        yellow_light = (current_state == TrafficState.YELLOW)
        green_light = (current_state == TrafficState.GREEN)
```

### 8.4 ä½¿ç”¨å‡½æ•°çš„ALU
```ghdl
def add_func(a, b):
    return a + b

def sub_func(a, b):
    return a - b

def and_func(a, b):
    return a and b

module alu:
    parameter(
        WIDTH = 8
    )
    
    input(
        wire(WIDTH-1, 0) a,
        wire(WIDTH-1, 0) b,
        wire(1, 0) op_code
    )
    output(
        wire(WIDTH-1, 0) result
    )
    
    always:
        case op_code:
            0:
                result = add_func(a, b)
            1:
                result = sub_func(a, b)
            2:
                result = and_func(a, b)
            default:
                result = 0
```

---

## 9. ç¼–è¯‘æŒ‡å¯¼

### 9.1 æ–‡ä»¶æ‰©å±•å
- `.ghdl` - GraceHDL æºæ–‡ä»¶

### 9.2 ç¼–è¯‘å‘½ä»¤
```bash
python gracehdl_compiler.py input.ghdl -v
```

### 9.3 è¾“å‡ºæ ¼å¼
- ç”Ÿæˆæ ‡å‡† Verilog HDL ä»£ç 
- ä¿æŒåŸæœ‰çš„é€»è¾‘ç»“æ„
- ä¼˜åŒ–çš„ä»£ç æ ¼å¼

---

## 10. è¯­æ³•ä¼˜åŠ¿æ€»ç»“

### 10.1 å­¦ä¹ å‹å¥½æ€§
- **Pythoné£æ ¼**: ç†Ÿæ‚‰çš„è¯­æ³•é™ä½å­¦ä¹ é—¨æ§›
- **è‡ªç„¶è¯­è¨€**: ä½¿ç”¨ç›´è§‚çš„å…³é”®å­—å’Œè¡¨è¾¾å¼
- **ç®€æ´æ˜äº†**: å‡å°‘å¤æ‚ç¬¦å·ï¼Œæé«˜å¯è¯»æ€§

### 10.2 åŠŸèƒ½å®Œæ•´æ€§
- **å…¨é¢è¦†ç›–**: æ”¯æŒæ‰€æœ‰Verilogæ ¸å¿ƒåŠŸèƒ½
- **æ‰©å±•èƒ½åŠ›**: æä¾›é«˜çº§æŠ½è±¡å’Œç”Ÿæˆèƒ½åŠ›
- **ç±»å‹å®‰å…¨**: ç¼–è¯‘æ—¶ç±»å‹æ£€æŸ¥å’Œæ¨æ–­

### 10.3 å·¥ç¨‹å®ç”¨æ€§
- **æ¨¡å—åŒ–è®¾è®¡**: æ”¯æŒå¤§è§„æ¨¡é¡¹ç›®å¼€å‘
- **å‚æ•°åŒ–**: çµæ´»çš„ç¡¬ä»¶é…ç½®èƒ½åŠ›
- **éªŒè¯æ”¯æŒ**: å†…ç½®æ–­è¨€å’Œæµ‹è¯•å°ç”Ÿæˆ

### 10.4 åˆ›æ–°ç‰¹æ€§
- **ç”Ÿæˆè¯­å¥**: å¼ºå¤§çš„ç¡¬ä»¶ç”Ÿæˆèƒ½åŠ›
- **å¤šæ—¶é’ŸåŸŸ**: ç°ä»£è®¾è®¡éœ€æ±‚æ”¯æŒ
- **æ¥å£å®šä¹‰**: æ ‡å‡†åŒ–æ¥å£è®¾è®¡

è¿™ç§è¯­æ³•è®¾è®¡ä½¿GraceHDLæˆä¸ºä¸€ä¸ªæ—¢æ˜“å­¦åˆå¼ºå¤§çš„ç¡¬ä»¶æè¿°è¯­è¨€ï¼Œç‰¹åˆ«é€‚åˆæ•™å­¦å’Œå¿«é€ŸåŸå‹å¼€å‘ã€‚