--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml VGA_top_module.twx VGA_top_module.ncd -o VGA_top_module.twr
VGA_top_module.pcf

Design file:              VGA_top_module.ncd
Physical constraint file: VGA_top_module.pcf
Device,package,speed:     xc3s50a,tq144,-5 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clocking_in/CLKIN_IBUFG" PERIOD = 83.3333333 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clocking_in/CLKIN_IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 63.333ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: Clocking_in/DCM_SP_INST/CLKIN
  Logical resource: Clocking_in/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: Clocking_in/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 63.333ns (period - (min high pulse limit / (high pulse / period)))
  Period: 83.333ns
  High pulse: 41.666ns
  High pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: Clocking_in/DCM_SP_INST/CLKIN
  Logical resource: Clocking_in/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: Clocking_in/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 79.763ns (period - min period limit)
  Period: 83.333ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: Clocking_in/DCM_SP_INST/CLKIN
  Logical resource: Clocking_in/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: Clocking_in/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "Clocking_in/CLKFX_BUF" derived from 
 NET "Clocking_in/CLKIN_IBUFG" PERIOD = 83.3333333 ns HIGH 50%;  divided by 
8.33 to 10.000 nS and duty cycle corrected to HIGH 4.999 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.002ns.
--------------------------------------------------------------------------------

Paths for end point morsegenerator_inst/clock_2 (SLICE_X14Y18.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               morsegenerator_inst/clock_1 (FF)
  Destination:          morsegenerator_inst/clock_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.315ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.008 - 0.009)
  Source Clock:         clock rising at 0.000ns
  Destination Clock:    clock rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: morsegenerator_inst/clock_1 to morsegenerator_inst/clock_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.YQ      Tcko                  0.596   morsegenerator_inst/clock_1
                                                       morsegenerator_inst/clock_1
    SLICE_X14Y18.SR      net (fanout=2)        1.286   morsegenerator_inst/clock_1
    SLICE_X14Y18.CLK     Tsrck                 0.433   morsegenerator_inst/clock_2
                                                       morsegenerator_inst/clock_2
    -------------------------------------------------  ---------------------------
    Total                                      2.315ns (1.029ns logic, 1.286ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Paths for end point morsegenerator_inst/clock_1 (SLICE_X14Y19.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               morsegenerator_inst/clock_2 (FF)
  Destination:          morsegenerator_inst/clock_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.250ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.008 - 0.009)
  Source Clock:         clock rising at 0.000ns
  Destination Clock:    clock rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: morsegenerator_inst/clock_2 to morsegenerator_inst/clock_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y18.YQ      Tcko                  0.596   morsegenerator_inst/clock_2
                                                       morsegenerator_inst/clock_2
    SLICE_X14Y19.SR      net (fanout=1)        1.221   morsegenerator_inst/clock_2
    SLICE_X14Y19.CLK     Tsrck                 0.433   morsegenerator_inst/clock_1
                                                       morsegenerator_inst/clock_1
    -------------------------------------------------  ---------------------------
    Total                                      2.250ns (1.029ns logic, 1.221ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Paths for end point VGA_inst/clock_1 (SLICE_X15Y20.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA_inst/clock_2 (FF)
  Destination:          VGA_inst/clock_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.011 - 0.013)
  Source Clock:         clock rising at 0.000ns
  Destination Clock:    clock rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VGA_inst/clock_2 to VGA_inst/clock_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y21.YQ      Tcko                  0.596   VGA_inst/clock_2
                                                       VGA_inst/clock_2
    SLICE_X15Y20.SR      net (fanout=1)        1.075   VGA_inst/clock_2
    SLICE_X15Y20.CLK     Tsrck                 0.433   VGA_inst/clock_1
                                                       VGA_inst/clock_1
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (1.029ns logic, 1.075ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "Clocking_in/CLKFX_BUF" derived from
 NET "Clocking_in/CLKIN_IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
 divided by 8.33 to 10.000 nS and duty cycle corrected to HIGH 4.999 nS 

--------------------------------------------------------------------------------

Paths for end point VGA_inst/clock (SLICE_X14Y10.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.156ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA_inst/clock_1 (FF)
  Destination:          VGA_inst/clock (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.186ns (Levels of Logic = 0)
  Clock Path Skew:      0.030ns (0.237 - 0.207)
  Source Clock:         clock rising at 10.000ns
  Destination Clock:    clock rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VGA_inst/clock_1 to VGA_inst/clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y20.YQ      Tcko                  0.419   VGA_inst/clock_1
                                                       VGA_inst/clock_1
    SLICE_X14Y10.SR      net (fanout=2)        0.477   VGA_inst/clock_1
    SLICE_X14Y10.CLK     Tcksr       (-Th)    -0.290   VGA_inst/clock3
                                                       VGA_inst/clock
    -------------------------------------------------  ---------------------------
    Total                                      1.186ns (0.709ns logic, 0.477ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------

Paths for end point VGA_inst/clock_2 (SLICE_X14Y21.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.169ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA_inst/clock_1 (FF)
  Destination:          VGA_inst/clock_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.171ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.013 - 0.011)
  Source Clock:         clock rising at 10.000ns
  Destination Clock:    clock rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VGA_inst/clock_1 to VGA_inst/clock_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y20.YQ      Tcko                  0.419   VGA_inst/clock_1
                                                       VGA_inst/clock_1
    SLICE_X14Y21.SR      net (fanout=2)        0.462   VGA_inst/clock_1
    SLICE_X14Y21.CLK     Tcksr       (-Th)    -0.290   VGA_inst/clock_2
                                                       VGA_inst/clock_2
    -------------------------------------------------  ---------------------------
    Total                                      1.171ns (0.709ns logic, 0.462ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------

Paths for end point morsegenerator_inst/clock (SLICE_X14Y11.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.217ns (requirement - (clock path skew + uncertainty - data path))
  Source:               morsegenerator_inst/clock_1 (FF)
  Destination:          morsegenerator_inst/clock (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.250ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.237 - 0.204)
  Source Clock:         clock rising at 10.000ns
  Destination Clock:    clock rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: morsegenerator_inst/clock_1 to morsegenerator_inst/clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.YQ      Tcko                  0.477   morsegenerator_inst/clock_1
                                                       morsegenerator_inst/clock_1
    SLICE_X14Y11.SR      net (fanout=2)        0.483   morsegenerator_inst/clock_1
    SLICE_X14Y11.CLK     Tcksr       (-Th)    -0.290   morsegenerator_inst/clock3
                                                       morsegenerator_inst/clock
    -------------------------------------------------  ---------------------------
    Total                                      1.250ns (0.767ns logic, 0.483ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "Clocking_in/CLKFX_BUF" derived from
 NET "Clocking_in/CLKIN_IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
 divided by 8.33 to 10.000 nS and duty cycle corrected to HIGH 4.999 nS 

--------------------------------------------------------------------------------
Slack: 6.998ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.002ns (333.111MHz) ()
  Physical resource: Clocking_in/DCM_SP_INST/CLKFX
  Logical resource: Clocking_in/DCM_SP_INST/CLKFX
  Location pin: DCM_X0Y0.CLKFX
  Clock network: Clocking_in/CLKFX_BUF
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 4.999ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: morsegenerator_inst/clock3/CLK
  Logical resource: morsegenerator_inst/clock/CK
  Location pin: SLICE_X14Y11.CLK
  Clock network: clock
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 4.999ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: VGA_inst/clock3/CLK
  Logical resource: VGA_inst/clock/CK
  Location pin: SLICE_X14Y10.CLK
  Clock network: clock
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for Clocking_in/CLKIN_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|Clocking_in/CLKIN_IBUFG        |     83.333ns|     20.000ns|     25.017ns|            0|            0|            0|            6|
| Clocking_in/CLKFX_BUF         |     10.000ns|      3.002ns|          N/A|            0|            0|            6|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.316|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6 paths, 0 nets, and 16 connections

Design statistics:
   Minimum period:  20.000ns{1}   (Maximum frequency:  50.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Sep 13 21:31:17 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 371 MB



