
---------- Begin Simulation Statistics ----------
final_tick                               1958248813977                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 537016                       # Simulator instruction rate (inst/s)
host_mem_usage                                8778536                       # Number of bytes of host memory used
host_op_rate                                   923846                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3518.29                       # Real time elapsed on the host
host_tick_rate                              556590680                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1889378932                       # Number of instructions simulated
sim_ops                                    3250360392                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.958249                       # Number of seconds simulated
sim_ticks                                1958248813977                       # Number of ticks simulated
system.cpu0.Branches                        100005070                       # Number of branches fetched
system.cpu0.committedInsts                 1000000001                       # Number of instructions committed
system.cpu0.committedOps                   1900003052                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                  399992433                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       195621                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                  199997894                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           42                       # TLB misses on write requests
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                 1300001549                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                           42                       # TLB misses on write requests
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                      5880627069                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                5880627069                       # Number of busy cycles
system.cpu0.num_cc_register_reads           500025690                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          600000804                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts    100002724                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                  5835                       # Number of float alu accesses
system.cpu0.num_fp_insts                         5835                       # number of float instructions
system.cpu0.num_fp_register_reads                8883                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               4418                       # number of times the floating registers were written
system.cpu0.num_func_calls                       1296                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses           1899998501                       # Number of integer alu accesses
system.cpu0.num_int_insts                  1899998501                       # number of integer instructions
system.cpu0.num_int_register_reads         3799992253                       # number of times the integer registers were read
system.cpu0.num_int_register_writes        1599995227                       # number of times the integer registers were written
system.cpu0.num_load_insts                  399992395                       # Number of load instructions
system.cpu0.num_mem_refs                    599990254                       # number of memory refs
system.cpu0.num_store_insts                 199997859                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                 1238      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu               1300007784     68.42%     68.42% # Class of executed instruction
system.cpu0.op_class::IntMult                      65      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::IntDiv                      273      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatAdd                    210      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAlu                     794      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCvt                    1166      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMisc                   1268      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::MemRead               399991440     21.05%     89.47% # Class of executed instruction
system.cpu0.op_class::MemWrite              199997048     10.53%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                955      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite               811      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                1900003052                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   45                       # Number of system calls
system.cpu1.Branches                         19898935                       # Number of branches fetched
system.cpu1.committedInsts                  889378931                       # Number of instructions committed
system.cpu1.committedOps                   1350357340                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                  228224058                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        11014                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                   66725825                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        15916                       # TLB misses on write requests
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                 1389217040                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                         3048                       # TLB misses on write requests
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                      5880627068                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                5880627068                       # Number of busy cycles
system.cpu1.num_cc_register_reads            99995976                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           62483806                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts     15295538                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses            1158778542                       # Number of float alu accesses
system.cpu1.num_fp_insts                   1158778542                       # number of float instructions
system.cpu1.num_fp_register_reads          1983072282                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes         1099137815                       # number of times the floating registers were written
system.cpu1.num_func_calls                    2834663                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses            447498240                       # Number of integer alu accesses
system.cpu1.num_int_insts                   447498240                       # number of integer instructions
system.cpu1.num_int_register_reads         1127635671                       # number of times the integer registers were read
system.cpu1.num_int_register_writes         162227974                       # number of times the integer registers were written
system.cpu1.num_load_insts                  228196770                       # Number of load instructions
system.cpu1.num_mem_refs                    294906203                       # number of memory refs
system.cpu1.num_store_insts                  66709433                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass              1800647      0.13%      0.13% # Class of executed instruction
system.cpu1.op_class::IntAlu                431002853     31.92%     32.05% # Class of executed instruction
system.cpu1.op_class::IntMult                 1191006      0.09%     32.14% # Class of executed instruction
system.cpu1.op_class::IntDiv                    11322      0.00%     32.14% # Class of executed instruction
system.cpu1.op_class::FloatAdd              145653451     10.79%     42.93% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     42.93% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     42.93% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     42.93% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     42.93% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     42.93% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     42.93% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     42.93% # Class of executed instruction
system.cpu1.op_class::SimdAdd                  168556      0.01%     42.94% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     42.94% # Class of executed instruction
system.cpu1.op_class::SimdAlu                50134945      3.71%     46.65% # Class of executed instruction
system.cpu1.op_class::SimdCmp                    3014      0.00%     46.65% # Class of executed instruction
system.cpu1.op_class::SimdCvt                  329628      0.02%     46.68% # Class of executed instruction
system.cpu1.op_class::SimdMisc                3071764      0.23%     46.90% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     46.90% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     46.90% # Class of executed instruction
system.cpu1.op_class::SimdShift                  5055      0.00%     46.90% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     46.90% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     46.90% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     46.90% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd          194014965     14.37%     61.27% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     61.27% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  2      0.00%     61.27% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt            9015725      0.67%     61.94% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv            4922559      0.36%     62.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     62.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult         213259676     15.79%     78.10% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     78.10% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt            865969      0.06%     78.16% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     78.16% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     78.16% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     78.16% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     78.16% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     78.16% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     78.16% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     78.16% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     78.16% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     78.16% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     78.16% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     78.16% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     78.16% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     78.16% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     78.16% # Class of executed instruction
system.cpu1.op_class::MemRead                30064465      2.23%     80.39% # Class of executed instruction
system.cpu1.op_class::MemWrite                9920100      0.73%     81.12% # Class of executed instruction
system.cpu1.op_class::FloatMemRead          198132305     14.67%     95.79% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite          56789333      4.21%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                1350357340                       # Class of executed instruction
system.cpu1.workload.numSyscalls                  313                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8401734                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      17066538                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     88246949                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2227                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    176494839                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2227                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1958248813977                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7668001                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       973913                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7427821                       # Transaction distribution
system.membus.trans_dist::ReadExReq            996803                       # Transaction distribution
system.membus.trans_dist::ReadExResp           996803                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7668001                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     25731342                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     25731342                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               25731342                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    616877888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    616877888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               616877888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8664804                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8664804    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8664804                       # Request fanout histogram
system.membus.reqLayer4.occupancy         32384280351                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        46356124256                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   1958248813977                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1958248813977                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   1300001096                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      1300001096                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   1300001096                       # number of overall hits
system.cpu0.icache.overall_hits::total     1300001096                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          453                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           453                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          453                       # number of overall misses
system.cpu0.icache.overall_misses::total          453                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     38409219                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     38409219                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     38409219                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     38409219                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   1300001549                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   1300001549                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   1300001549                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   1300001549                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 84788.562914                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 84788.562914                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 84788.562914                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 84788.562914                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           40                       # number of writebacks
system.cpu0.icache.writebacks::total               40                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          453                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          453                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     38107521                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     38107521                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     38107521                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     38107521                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 84122.562914                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 84122.562914                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 84122.562914                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 84122.562914                       # average overall mshr miss latency
system.cpu0.icache.replacements                    40                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   1300001096                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     1300001096                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     38409219                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     38409219                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   1300001549                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   1300001549                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 84788.562914                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 84788.562914                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     38107521                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     38107521                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 84122.562914                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 84122.562914                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1958248813977                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          410.560121                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         1300001549                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              453                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2869760.593819                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            83250                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   410.560121                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.801875                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.801875                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          413                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          413                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      10400012845                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     10400012845                       # Number of data accesses
system.cpu0.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1958248813977                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1958248813977                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1958248813977                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1958248813977                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1958248813977                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1958248813977                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1958248813977                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    587487306                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       587487306                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    587487306                       # number of overall hits
system.cpu0.dcache.overall_hits::total      587487306                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     12503021                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      12503021                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     12503021                       # number of overall misses
system.cpu0.dcache.overall_misses::total     12503021                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 701143187301                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 701143187301                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 701143187301                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 701143187301                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    599990327                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    599990327                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    599990327                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    599990327                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 56077.902077                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 56077.902077                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 56077.902077                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 56077.902077                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks         2110                       # number of writebacks
system.cpu0.dcache.writebacks::total             2110                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     12503021                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     12503021                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     12503021                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12503021                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 692816175315                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 692816175315                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 692816175315                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 692816175315                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 55411.902077                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 55411.902077                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 55411.902077                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 55411.902077                       # average overall mshr miss latency
system.cpu0.dcache.replacements              12503013                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    387490491                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      387490491                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     12501942                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12501942                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 701096478057                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 701096478057                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    399992433                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    399992433                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.031255                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031255                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 56079.005810                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 56079.005810                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12501942                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12501942                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 692770184685                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 692770184685                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.031255                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031255                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 55413.005810                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 55413.005810                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    199996815                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     199996815                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data         1079                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1079                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     46709244                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     46709244                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    199997894                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    199997894                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 43289.382762                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 43289.382762                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data         1079                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         1079                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     45990630                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     45990630                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 42623.382762                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 42623.382762                       # average WriteReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1958248813977                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          599990327                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12503021                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            47.987629                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           165168                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     7.999997                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       4812425637                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      4812425637                       # Number of data accesses
system.cpu0.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   1958248813977                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1958248813977                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1389142381                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1389142381                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1389142381                       # number of overall hits
system.cpu1.icache.overall_hits::total     1389142381                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        74659                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         74659                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        74659                       # number of overall misses
system.cpu1.icache.overall_misses::total        74659                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1417534047                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1417534047                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1417534047                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1417534047                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   1389217040                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1389217040                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1389217040                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1389217040                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000054                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000054                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000054                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000054                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 18986.780522                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 18986.780522                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 18986.780522                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 18986.780522                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        74147                       # number of writebacks
system.cpu1.icache.writebacks::total            74147                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        74659                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        74659                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        74659                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        74659                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1367811153                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1367811153                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1367811153                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1367811153                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000054                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000054                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000054                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000054                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 18320.780522                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 18320.780522                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 18320.780522                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 18320.780522                       # average overall mshr miss latency
system.cpu1.icache.replacements                 74147                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1389142381                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1389142381                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        74659                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        74659                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1417534047                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1417534047                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1389217040                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1389217040                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000054                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000054                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 18986.780522                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 18986.780522                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        74659                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        74659                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1367811153                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1367811153                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000054                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000054                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 18320.780522                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 18320.780522                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1958248813977                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          511.986025                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1389217040                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            74659                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         18607.495948                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            88245                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   511.986025                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      11113810979                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     11113810979                       # Number of data accesses
system.cpu1.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1958248813977                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1958248813977                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1958248813977                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1958248813977                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1958248813977                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1958248813977                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1958248813977                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    219280126                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       219280126                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    219280126                       # number of overall hits
system.cpu1.dcache.overall_hits::total      219280126                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     75669757                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      75669757                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     75669757                       # number of overall misses
system.cpu1.dcache.overall_misses::total     75669757                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 885705273468                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 885705273468                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 885705273468                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 885705273468                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    294949883                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    294949883                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    294949883                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    294949883                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.256551                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.256551                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.256551                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.256551                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 11704.877993                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 11704.877993                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 11704.877993                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 11704.877993                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     61587446                       # number of writebacks
system.cpu1.dcache.writebacks::total         61587446                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     75669757                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     75669757                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     75669757                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     75669757                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 835309215306                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 835309215306                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 835309215306                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 835309215306                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.256551                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.256551                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.256551                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.256551                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 11038.877993                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11038.877993                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 11038.877993                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11038.877993                       # average overall mshr miss latency
system.cpu1.dcache.replacements              75669749                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    172555446                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      172555446                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     55668612                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     55668612                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 605790744525                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 605790744525                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    228224058                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    228224058                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.243921                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.243921                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 10882.088178                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 10882.088178                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     55668612                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     55668612                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 568715448933                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 568715448933                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.243921                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.243921                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 10216.088178                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10216.088178                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     46724680                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      46724680                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     20001145                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     20001145                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 279914528943                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 279914528943                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     66725825                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     66725825                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.299751                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.299751                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 13994.925238                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 13994.925238                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data     20001145                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total     20001145                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 266593766373                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 266593766373                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.299751                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.299751                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 13328.925238                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 13328.925238                       # average WriteReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1958248813977                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          294949883                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         75669757                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.897857                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           170163                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     7.999997                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       2435268821                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      2435268821                       # Number of data accesses
system.cpu1.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.l2.pwrStateResidencyTicks::UNDEFINED 1958248813977                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                   1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             4955607                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               65748                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            74561730                       # number of demand (read+write) hits
system.l2.demand_hits::total                 79583086                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst                  1                       # number of overall hits
system.l2.overall_hits::.cpu0.data            4955607                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              65748                       # number of overall hits
system.l2.overall_hits::.cpu1.data           74561730                       # number of overall hits
system.l2.overall_hits::total                79583086                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               452                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           7547414                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              8911                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1108027                       # number of demand (read+write) misses
system.l2.demand_misses::total                8664804                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              452                       # number of overall misses
system.l2.overall_misses::.cpu0.data          7547414                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             8911                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1108027                       # number of overall misses
system.l2.overall_misses::total               8664804                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     37639656                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 638880041439                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    744198723                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  91342490409                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     731004370227                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     37639656                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 638880041439                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    744198723                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  91342490409                       # number of overall miss cycles
system.l2.overall_miss_latency::total    731004370227                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             453                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        12503021                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           74659                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        75669757                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             88247890                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            453                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       12503021                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          74659                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       75669757                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            88247890                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.997792                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.603647                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.119356                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.014643                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.098187                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.997792                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.603647                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.119356                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.014643                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.098187                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83273.575221                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 84648.866677                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83514.613736                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 82437.061921                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84364.790043                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83273.575221                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 84648.866677                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83514.613736                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 82437.061921                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84364.790043                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              973913                       # number of writebacks
system.l2.writebacks::total                    973913                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst          452                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      7547414                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         8911                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1108027                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8664804                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          452                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      7547414                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         8911                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1108027                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8664804                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     34551852                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 587360125320                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    683365592                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  83779152424                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 671857195188                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     34551852                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 587360125320                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    683365592                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  83779152424                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 671857195188                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.997792                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.603647                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.119356                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.014643                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.098187                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.997792                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.603647                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.119356                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.014643                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.098187                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76442.150442                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 77822.698651                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76687.868028                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 75611.110942                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77538.648905                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76442.150442                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 77822.698651                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76687.868028                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 75611.110942                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77538.648905                       # average overall mshr miss latency
system.l2.replacements                        8403857                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     61589556                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         61589556                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     61589556                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     61589556                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        74187                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            74187                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        74187                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        74187                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          104                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           104                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data              620                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data         19004801                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              19005421                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            459                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         996344                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              996803                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     39208752                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  82006351560                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   82045560312                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data         1079                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data     20001145                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          20002224                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.425394                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.049814                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.049835                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 85422.117647                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 82307.266928                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82308.701230                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          459                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       996344                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         996803                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data     36075628                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  75205349867                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  75241425495                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.425394                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.049814                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.049835                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 78596.139434                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 75481.309535                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75482.743827                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst             1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         65748                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              65749                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          452                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         8911                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             9363                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     37639656                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    744198723                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    781838379                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        74659                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          75112                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.997792                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.119356                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.124654                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83273.575221                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83514.613736                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83502.977571                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          452                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         8911                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         9363                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     34551852                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    683365592                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    717917444                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.997792                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.119356                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.124654                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76442.150442                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76687.868028                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76676.005981                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      4954987                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     55556929                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          60511916                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      7546955                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       111683                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7658638                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 638840832687                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   9336138849                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 648176971536                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12501942                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     55668612                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      68170554                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.603663                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.002006                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.112345                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 84648.819648                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 83594.986247                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84633.451997                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      7546955                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       111683                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7658638                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 587324049692                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   8573802557                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 595897852249                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.603663                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.002006                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.112345                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 77822.651611                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 76769.092494                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77807.287960                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1958248813977                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 259141.097845                       # Cycle average of tags in use
system.l2.tags.total_refs                   176494735                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8666001                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     20.366341                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     76000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.688254                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       20.580398                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    227607.981053                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      297.235685                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data    31182.612454                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000125                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.868256                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001134                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.118952                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988545                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        262144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          391                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3832                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        35698                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       222157                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2832583425                       # Number of tag accesses
system.l2.tags.data_accesses               2832583425                       # Number of data accesses
system.l2.tags.repl_invalid                         0                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                      0                       # Number of global replacements
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1958248813977                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         28928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     483034496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        570304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      70913728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          554547456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        28928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       570304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        599232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     62330432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        62330432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            452                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        7547414                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           8911                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1108027                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8664804                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       973913                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             973913                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst            14772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        246666559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           291232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         36212828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             283185391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst        14772                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       291232                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           306004                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       31829679                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             31829679                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       31829679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst           14772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       246666559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          291232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        36212828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            315015070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    973913.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       452.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   7547414.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      8911.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1106701.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.012546845612                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        54593                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        54593                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            18795642                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             919885                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8664804                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     973913                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8664804                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   973913                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1326                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            271205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            270925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            270899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            270750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            270749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            270885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            270311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            270481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            270732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            270945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           270794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           270644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           270793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           271296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           270721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           271236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16           270849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17           271130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18           270586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19           270559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20           270599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21           270454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22           270504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23           270738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24           270764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25           270907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26           270858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27           270788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28           270347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29           270292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30           270481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31           270256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             30597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             30419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             30388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             30416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             30421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             30433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             30451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             30445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             30414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            30457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            30419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            30445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            30440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            30463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16            30402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17            30450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18            30429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19            30381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20            30433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21            30386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22            30420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23            30435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24            30436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25            30439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26            30430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27            30446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28            30447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29            30410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30            30411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31            30390                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      55.36                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 180522051011                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                28866708696                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            332063608187                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20837.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38329.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8664804                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               973913                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8366546                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  296927                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  49845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  50205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  54576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  54637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  54625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  54628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  54615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  54628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  54617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  54622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  54620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  54615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  54663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  54594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  54594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  54594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  54593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  54593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      9637328                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71      9637328    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      9637328                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        54593                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     158.687726                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    138.773641                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1068.477562                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        54591    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::245760-249855            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         54593                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        54593                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.838368                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.829162                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.555430                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4413      8.08%      8.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              307      0.56%      8.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            49564     90.79%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              309      0.57%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         54593                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              554462592                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   84864                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                62326400                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               554547456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             62330432                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       283.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        31.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    283.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     31.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.64                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.17                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1958248683441                       # Total gap between requests
system.mem_ctrls.avgGap                     203164.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        28928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    483034496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       570304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     70828864                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     62326400                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 14772.382239440878                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 246666558.688733279705                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 291231.633043490408                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 36169491.585777565837                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 31827620.451060838997                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          452                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      7547414                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         8911                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1108027                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       973913                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     16825885                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 291301930630                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    333925585                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  40410926087                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 106524942380165                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37225.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     38596.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37473.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     36471.07                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 109378293.93                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         7511291201.230286                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         13260317928.313032                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        11877074597.073301                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       1148258712.718712                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     169987132702.213043                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     107407658008.704437                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     565022963878.538696                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       876214697028.763306                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        447.448093                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1666940887992                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  88029900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 203278025985                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         7516926786.094298                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         13270266903.130362                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        11886000001.482824                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1149107972.878701                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     169987132702.213043                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     107460950793.058029                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     564986172920.810791                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       876256558079.663818                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        447.469470                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 1666779589851                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  88029900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 203439324126                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1958248813977                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          68245666                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     62563469                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        74187                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        34013150                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         20002224                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        20002224                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         75112                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     68170554                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     37509055                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       223465                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    227009263                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             264742729                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        31552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    800328384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      9523584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   8784460992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9594344512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8403857                       # Total snoops (count)
system.tol2bus.snoopTraffic                  62330432                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         96651747                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000023                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.004800                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               96649520    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2227      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           96651747                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        99840834225                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       75594238967                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          74586665                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12523932783                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            452879                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
