<div id="pf1d5" class="pf w0 h0" data-page-no="1d5"><div class="pc pc1d5 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg1d5.png"/><div class="t m0 x5 h9 y1a5 ff1 fs2 fc0 sc0 ls0 ws0">Table 28-43.<span class="_ _1a"> </span>Data result register description (continued)</div><div class="t m0 x33 h10 y1a6 ff1 fs4 fc0 sc0 ls0">Conversion</div><div class="t m0 x3a h10 y330 ff1 fs4 fc0 sc0 ls0">mode</div><div class="t m0 xa1 h10 y1a6 ff1 fs4 fc0 sc0 ls0 ws399">D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0<span class="_ _53"> </span>Format</div><div class="t m0 x2c h7 y1a8 ff2 fs4 fc0 sc0 ls0 ws0">10-bit single-</div><div class="t m0 x2c h7 y1a9 ff2 fs4 fc0 sc0 ls0">ended</div><div class="t m0 x83 h7 y1a8 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _120"> </span>0<span class="_ _120"> </span>0<span class="_ _120"> </span>0<span class="_ _120"> </span>0<span class="_ _38"> </span>0<span class="_ _120"> </span>D<span class="_ _1b0"> </span>D<span class="_ _59"> </span>D<span class="_ _59"> </span>D<span class="_ _1b0"> </span>D<span class="_ _59"> </span>D<span class="_ _1b0"> </span>D<span class="_ _59"> </span>D<span class="_ _1b0"> </span>D<span class="_ _59"> </span>D<span class="_ _1b0"> </span>Unsigned right-</div><div class="t m0 x90 h7 y1a9 ff2 fs4 fc0 sc0 ls0">justified</div><div class="t m0 x2c h7 y1aa ff2 fs4 fc0 sc0 ls0 ws0">9-bit differential<span class="_ _1b0"> </span>S<span class="_ _23"> </span>S<span class="_ _2b"> </span>S<span class="_ _23"> </span>S<span class="_ _2b"> </span>S<span class="_ _23"> </span>S<span class="_ _2b"> </span>S<span class="_ _b"> </span>S<span class="_ _b"> </span>D<span class="_ _59"> </span>D<span class="_ _1b0"> </span>D<span class="_ _59"> </span>D<span class="_ _1b0"> </span>D<span class="_ _59"> </span>D<span class="_ _1b0"> </span>D<span class="_ _59"> </span>D<span class="_ _1b0"> </span>Sign-extended</div><div class="t m0 x90 h7 y1ab ff2 fs4 fc0 sc0 ls0 ws0">2&apos;s complement</div><div class="t m0 x2c h7 y1ac ff2 fs4 fc0 sc0 ls0 ws0">8-bit single-</div><div class="t m0 x2c h7 y1ad ff2 fs4 fc0 sc0 ls0">ended</div><div class="t m0 x83 h7 y1ac ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _120"> </span>0<span class="_ _120"> </span>0<span class="_ _120"> </span>0<span class="_ _120"> </span>0<span class="_ _38"> </span>0<span class="_ _120"> </span>0<span class="_ _20f"> </span>0<span class="_ _187"> </span>D<span class="_ _1b0"> </span>D<span class="_ _59"> </span>D<span class="_ _1b0"> </span>D<span class="_ _59"> </span>D<span class="_ _1b0"> </span>D<span class="_ _59"> </span>D<span class="_ _1b0"> </span>D<span class="_ _59"> </span>Unsigned right-</div><div class="t m0 x90 h7 y1ad ff2 fs4 fc0 sc0 ls0">justified</div><div class="t m0 x10e h8 y29bf ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf y29c0 ff3 fs5 fc0 sc0 ls0 ws0">S: Sign bit or sign bit extension;</div><div class="t m0 x3e hf y29c1 ff3 fs5 fc0 sc0 ls0 ws0">D: Data, which is 2&apos;s complement data if indicated</div><div class="t m0 x9 h7 y1df2 ff2 fs4 fc0 sc0 ls0 ws0">Address: 4003_B000h base + 10h offset + (4d × i), where i=0d to 1d</div><div class="t m0 x2c h1d y29c2 ff2 fsd fc0 sc0 ls0 ws1ab">Bit<span class="_ _68"> </span>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10<span class="_ _8f"> </span>9<span class="_ _7"> </span>8<span class="_ _7"> </span>7<span class="_ _7"> </span>6<span class="_ _28"> </span>5<span class="_ _7"> </span>4<span class="_ _7"> </span>3<span class="_ _7"> </span>2<span class="_ _28"> </span>1<span class="_ _7"> </span>0</div><div class="t m0 x9a h71 y29c3 ff2 fsd fc0 sc0 ls1bf">R<span class="fs4 ls0 ws39a v11">0 D</span></div><div class="t m0 x89 h1d y29c4 ff2 fsd fc0 sc0 ls0">W</div><div class="t m0 x11d h73 y29c5 ff2 fsd fc0 sc0 ls0 ws27e">Reset <span class="fs4 ws25e v10">0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</span></div><div class="t m0 x28 h9 y29c6 ff1 fs2 fc0 sc0 ls0 ws20b">ADC<span class="ff7">x</span>_R<span class="ff7">n</span><span class="ws0"> field descriptions</span></div><div class="t m0 x12c h10 y29c7 ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x95 h7 y29c8 ff2 fs4 fc0 sc0 ls0">31–16</div><div class="t m0 x91 h7 y1dfa ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y29c8 ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y1dfa ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x3a h7 y29c9 ff2 fs4 fc0 sc0 ls0">15–0</div><div class="t m0 x39 h7 y29ca ff2 fs4 fc0 sc0 ls0">D</div><div class="t m0 x83 h7 y29c9 ff2 fs4 fc0 sc0 ls0 ws0">Data result</div><div class="t m0 x9 h1b y29cb ff1 fsc fc0 sc0 ls0 ws0">28.3.5<span class="_ _b"> </span>Compare Value Registers (ADC<span class="ff7 ws24e">x<span class="ff1">_CV</span><span class="ls142">n</span></span>)</div><div class="t m0 x9 hf y29cc ff3 fs5 fc0 sc0 ls0 ws0">The compare value registers (CV1 and CV2) contain a compare value used to compare</div><div class="t m0 x9 hf y29cd ff3 fs5 fc0 sc0 ls0 ws0">the conversion result when the compare function is enabled, that is, SC2[ACFE]=1. This</div><div class="t m0 x9 hf y1671 ff3 fs5 fc0 sc0 ls0 ws0">register is formatted in the same way as the Rn registers in different modes of operation</div><div class="t m0 x9 hf y1672 ff3 fs5 fc0 sc0 ls0 ws0">for both bit position definition and value format using unsigned or sign-extended 2&apos;s</div><div class="t m0 x9 hf y29ce ff3 fs5 fc0 sc0 ls0 ws0">complement. Therefore, the compare function uses only the CVn fields that are related to</div><div class="t m0 x9 hf y29cf ff3 fs5 fc0 sc0 ls0 ws0">the ADC mode of operation.</div><div class="t m0 x9 hf y29d0 ff3 fs5 fc0 sc0 ls0 ws0">The compare value 2 register (CV2) is used only when the compare range function is</div><div class="t m0 x9 hf y29d1 ff3 fs5 fc0 sc0 ls0 ws0">enabled, that is, SC2[ACREN]=1.</div><div class="t m0 x61 h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 28 Analog-to-Digital Converter (ADC)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>469</div><a class="l" href="#pf1d5" data-dest-detail='[469,"XYZ",null,378.2,null]'><div class="d m1" style="border-style:none;position:absolute;left:188.952000px;bottom:461.950000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf1d5" data-dest-detail='[469,"XYZ",null,351.7,null]'><div class="d m1" style="border-style:none;position:absolute;left:432.569000px;bottom:461.950000px;width:6.498000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
