ncelab: *W,CUVWSI (../UVME/top/axi_top.sv,13|21): 1 input port was not connected:
ncelab: (/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/axi4_Slave_top.sv,27): burst_length

      ) write_data_dut (
                     |
ncelab: *W,CUVWSI (/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/axi4_Slave_top.sv,90|21): 1 input port was not connected:
ncelab: (/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/2.AXI4_Slave_Write_Data.sv,17): wid

      ) read_data (
                |
ncelab: *W,CUVWSI (/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/axi4_Slave_top.sv,143|16): 1 input port was not connected:
ncelab: (/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/5.AXI4_Slave_Read_Data.sv,19): data_in

	Top level design units:
		uvm_pkg
		cdns_uvmapi
		cdns_assert2uvm_pkg
		cdns_uvm_pkg
		test_pkg
		axi_top
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
            if (i < t.RDATA.size()) begin
                               |
ncelab: *E,CUVUNF (../UVME/env/axi_scoreboard.sv,689|31): Hierarchical name component lookup failed at 'size'.
irun: *E,ELBERR: Error during elaboration (status 1), exiting.
[vv2trainee39@compute-srv2 SIM]$ clear

[vv2trainee39@compute-srv2 SIM]$ irun -access +rwc -f compile_list.f -uvmhome CDNS-1.1d +UVM_TESTNAME=axi_multiple_outstanding_address_test
irun(64): 15.20-s051: (c) Copyright 1995-2018 Cadence Design Systems, Inc.
Recompiling... reason: file '../UVME/env/axi_scoreboard.sv' is newer than expected.
	expected: Tue Mar 19 05:25:08 2019
	actual:   Wed Mar 20 00:05:25 2019
Compiling UVM packages (uvm_pkg.sv cdns_uvm_pkg.sv) using uvmhome location /tools/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
    axi4_slave_top dut(
                     |
ncelab: *W,CUVWSI (../UVME/top/axi_top.sv,13|21): 1 input port was not connected:
ncelab: (/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/axi4_Slave_top.sv,27): burst_length

      ) write_data_dut (
                     |
ncelab: *W,CUVWSI (/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/axi4_Slave_top.sv,90|21): 1 input port was not connected:
ncelab: (/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/2.AXI4_Slave_Write_Data.sv,17): wid

      ) read_data (
                |
ncelab: *W,CUVWSI (/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/axi4_Slave_top.sv,143|16): 1 input port was not connected:
ncelab: (/home/vv2trainee39/Desktop/Prajwal/AXI4_slave/axi_top_rtl/AXI4_SLAVE_WITH_TOP/5.AXI4_Slave_Read_Data.sv,19): data_in

	Top level design units:
		uvm_pkg
		cdns_uvmapi
		cdns_assert2uvm_pkg
		cdns_uvm_pkg
		test_pkg
		axi_top
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
            if (i < t.RDATA.size()) begin
                               |
ncelab: *E,CUVUNF (../UVME/env/axi_scoreboard.sv,689|31): Hierarchical name component lookup failed at 'size'.
irun: *E,ELBERR: Error during elaboration (status 1), exiting.

