<!DOCTYPE html><html><head><meta charset="utf-8"></meta><meta content="width=device-width, initial-scale=1" name="viewport"></meta><title>class TargetRegisterInfo: LLVM 10.0.0 documentation</title><link href="styles.css" rel="stylesheet"></link><script src="highlight.min.js"></script><script>hljs.highlightAll();</script><link href="katex.min.css" rel="stylesheet"></link><script src="katex.min.js"></script><script src="auto-render.min.js"></script><script>
    document.addEventListener("DOMContentLoaded", function() {
      renderMathInElement(document.body, {
        delimiters: [
          {left: '$$', right: '$$', display: true},
          {left: '$', right: '$', display: false},
        ],
      });
    });
  </script><link href="apple-touch-icon.png" sizes="180x180" rel="apple-touch-icon"></link><link href="favicon-32x32.png" sizes="32x32" type="image/png" rel="icon"></link><link href="favicon-16x16.png" sizes="16x16" type="image/png" rel="icon"></link></head><body><div id="wrapper"><section class="section"><div class="container"><div class="columns"><aside class="column is-one-fifth"><ul class="menu-list"><p class="is-size-4">LLVM 10.0.0</p><p class="menu-label">Navigation</p><li><a href="index.html">Home</a></li><li><a href="search.html">Search</a></li><li><a href="https://github.com/llvm/llvm-project/">Repository</a></li><li><a href="https://hdoc.io">Made with hdoc</a></li><p class="menu-label">API Documentation</p><li><a href="functions.html">Functions</a></li><li><a href="records.html">Records</a></li><li><a href="enums.html">Enums</a></li><li><a href="namespaces.html">Namespaces</a></li></ul></aside><div class="column" style="overflow-x: auto"><nav class="breadcrumb has-arrow-separator" aria-label="breadcrumbs"><ul><li><a href="namespaces.html#00A4DA910CC17C2D"><span>namespace llvm</span></a></li><li class="is-active"><a aria-current="page2F26D4796E7C36E2"><span>class TargetRegisterInfo</span></a></li></ul></nav><main class="content"><h1>class TargetRegisterInfo</h1><h2>Declaration</h2><pre class="p-0"><code class="hdoc-record-code language-cpp">class TargetRegisterInfo : public MCRegisterInfo { /* full declaration omitted */ };</code></pre><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L228">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:228</a></p><p>Inherits from: <a href="r100776D1EFA6B026.html">MCRegisterInfo</a></p><h2>Method Overview</h2><ul><li class="is-family-code">protected  <a href="#16910CACF7AAD52E"><b>TargetRegisterInfo</b></a>(const llvm::TargetRegisterInfoDesc * ID, llvm::TargetRegisterInfo::regclass_iterator RCB, llvm::TargetRegisterInfo::regclass_iterator RCE, const char *const * SRINames, const llvm::LaneBitmask * SRILaneMasks, llvm::LaneBitmask CoveringLanes, const llvm::TargetRegisterInfo::RegClassInfo *const RCIs, unsigned int Mode = 0)</li><li class="is-family-code">public virtual void  <a href="#96C89510D93F44DD"><b>adjustStackMapLiveOutMask</b></a>(uint32_t * Mask) const</li><li class="is-family-code">public virtual bool  <a href="#862343AD5B3A61DA"><b>canRealignStack</b></a>(const llvm::MachineFunction &amp; MF) const</li><li class="is-family-code">public bool  <a href="#79B9E357C3C7FCB0"><b>checkAllSuperRegsMarked</b></a>(const llvm::BitVector &amp; RegisterSet, ArrayRef&lt;llvm::MCPhysReg&gt; Exceptions = &lt;null expr&gt;) const</li><li class="is-family-code">public llvm::LaneBitmask  <a href="#55AF7834005BFE52"><b>composeSubRegIndexLaneMask</b></a>(unsigned int IdxA, llvm::LaneBitmask Mask) const</li><li class="is-family-code">protected virtual llvm::LaneBitmask  <a href="#84A46A510E3138C1"><b>composeSubRegIndexLaneMaskImpl</b></a>(unsigned int, llvm::LaneBitmask) const</li><li class="is-family-code">public unsigned int  <a href="#9328333EE627891C"><b>composeSubRegIndices</b></a>(unsigned int a, unsigned int b) const</li><li class="is-family-code">protected virtual unsigned int  <a href="#827C4EFBDDAB55BC"><b>composeSubRegIndicesImpl</b></a>(unsigned int, unsigned int) const</li><li class="is-family-code">public static void  <a href="#B133820FAEA2DE71"><b>dumpReg</b></a>(unsigned int Reg, unsigned int SubRegIndex = 0, const llvm::TargetRegisterInfo * TRI = nullptr)</li><li class="is-family-code">public virtual void  <a href="#73F514CF1C4E6CD8"><b>eliminateFrameIndex</b></a>(int MI, int SPAdj, unsigned int FIOperandNum, llvm::RegScavenger * RS = nullptr) const</li><li class="is-family-code">public const llvm::TargetRegisterClass *  <a href="#52643CCE60333037"><b>getAllocatableClass</b></a>(const llvm::TargetRegisterClass * RC) const</li><li class="is-family-code">public llvm::BitVector  <a href="#60DA4AB8CA0A8FD6"><b>getAllocatableSet</b></a>(const llvm::MachineFunction &amp; MF, const llvm::TargetRegisterClass * RC = nullptr) const</li><li class="is-family-code">public virtual unsigned int  <a href="#5A1781F185DEDFCB"><b>getCSRFirstUseCost</b></a>() const</li><li class="is-family-code">public virtual const uint32_t *  <a href="#4B6B1BFB41610B41"><b>getCallPreservedMask</b></a>(const llvm::MachineFunction &amp; MF, CallingConv::ID) const</li><li class="is-family-code">public virtual const llvm::MCPhysReg *  <a href="#B5213CAC2FFA888E"><b>getCalleeSavedRegs</b></a>(const llvm::MachineFunction * MF) const</li><li class="is-family-code">public const llvm::TargetRegisterClass *  <a href="#EE7840CBAA9E9707"><b>getCommonSubClass</b></a>(const llvm::TargetRegisterClass * A, const llvm::TargetRegisterClass * B) const</li><li class="is-family-code">public const llvm::TargetRegisterClass *  <a href="#AB38A4073A35833A"><b>getCommonSuperRegClass</b></a>(const llvm::TargetRegisterClass * RCA, unsigned int SubA, const llvm::TargetRegisterClass * RCB, unsigned int SubB, unsigned int &amp; PreA, unsigned int &amp; PreB) const</li><li class="is-family-code">public virtual const llvm::TargetRegisterClass *  <a href="#02EB960F8CD7C9C4"><b>getConstrainedRegClassForOperand</b></a>(const llvm::MachineOperand &amp; MO, const llvm::MachineRegisterInfo &amp; MRI) const</li><li class="is-family-code">public unsigned int  <a href="#6BBBA2AAC1CE5FB8"><b>getCostPerUse</b></a>(unsigned int RegNo) const</li><li class="is-family-code">public llvm::LaneBitmask  <a href="#FA52CA143C7DC264"><b>getCoveringLanes</b></a>() const</li><li class="is-family-code">public virtual const llvm::TargetRegisterClass *  <a href="#A4EA93558EE9C3AD"><b>getCrossCopyRegClass</b></a>(const llvm::TargetRegisterClass * RC) const</li><li class="is-family-code">public virtual int64_t  <a href="#8B51B717D118AA76"><b>getFrameIndexInstrOffset</b></a>(const llvm::MachineInstr * MI, int Idx) const</li><li class="is-family-code">public virtual llvm::Register  <a href="#5620DE5C04A82226"><b>getFrameRegister</b></a>(const llvm::MachineFunction &amp; MF) const</li><li class="is-family-code">public virtual ArrayRef&lt;llvm::MCPhysReg&gt;  <a href="#E351F19DA2A07FA4"><b>getIntraCallClobberedRegs</b></a>(const llvm::MachineFunction * MF) const</li><li class="is-family-code">public virtual const llvm::TargetRegisterClass *  <a href="#0373E5BC20673588"><b>getLargestLegalSuperClass</b></a>(const llvm::TargetRegisterClass * RC, const llvm::MachineFunction &amp;) const</li><li class="is-family-code">public unsigned int  <a href="#010D1CD49A181542"><b>getMatchingSuperReg</b></a>(unsigned int Reg, unsigned int SubIdx, const llvm::TargetRegisterClass * RC) const</li><li class="is-family-code">public virtual const llvm::TargetRegisterClass *  <a href="#BEE3F930E92E8045"><b>getMatchingSuperRegClass</b></a>(const llvm::TargetRegisterClass * A, const llvm::TargetRegisterClass * B, unsigned int Idx) const</li><li class="is-family-code">public const llvm::TargetRegisterClass *  <a href="#BA24A1039B018524"><b>getMinimalPhysRegClass</b></a>(unsigned int Reg, llvm::MVT VT = MVT::Other) const</li><li class="is-family-code">public virtual const uint32_t *  <a href="#28BD7B4D12160E74"><b>getNoPreservedMask</b></a>() const</li><li class="is-family-code">public unsigned int  <a href="#DB3F6B7EF28E95FB"><b>getNumRegClasses</b></a>() const</li><li class="is-family-code">public virtual unsigned int  <a href="#F23AD3B21F4960CE"><b>getNumRegPressureSets</b></a>() const</li><li class="is-family-code">public virtual const llvm::TargetRegisterClass *  <a href="#B286AFACE69F614A"><b>getPointerRegClass</b></a>(const llvm::MachineFunction &amp; MF, unsigned int Kind = 0) const</li><li class="is-family-code">public virtual bool  <a href="#EDEF391E5A5DA67A"><b>getRegAllocationHints</b></a>(unsigned int VirtReg, ArrayRef&lt;llvm::MCPhysReg&gt; Order, SmallVectorImpl&lt;llvm::MCPhysReg&gt; &amp; Hints, const llvm::MachineFunction &amp; MF, const llvm::VirtRegMap * VRM = nullptr, const llvm::LiveRegMatrix * Matrix = nullptr) const</li><li class="is-family-code">public virtual llvm::StringRef  <a href="#3FAE61851F813399"><b>getRegAsmName</b></a>(unsigned int Reg) const</li><li class="is-family-code">public const llvm::TargetRegisterClass *  <a href="#F8178B80D409C40F"><b>getRegClass</b></a>(unsigned int i) const</li><li class="is-family-code">protected const llvm::TargetRegisterInfo::RegClassInfo &amp;  <a href="#40AB364FD4925B20"><b>getRegClassInfo</b></a>(const llvm::TargetRegisterClass &amp; RC) const</li><li class="is-family-code">public const char *  <a href="#52BF555D18069878"><b>getRegClassName</b></a>(const llvm::TargetRegisterClass * Class) const</li><li class="is-family-code">public virtual const int *  <a href="#6AD7B5B8C5C16437"><b>getRegClassPressureSets</b></a>(const llvm::TargetRegisterClass * RC) const</li><li class="is-family-code">public virtual const llvm::RegClassWeight &amp;  <a href="#8D816692AA93F369"><b>getRegClassWeight</b></a>(const llvm::TargetRegisterClass * RC) const</li><li class="is-family-code">public virtual ArrayRef&lt;const char *&gt;  <a href="#E6DCE16DB39EF585"><b>getRegMaskNames</b></a>() const</li><li class="is-family-code">public virtual ArrayRef&lt;const uint32_t *&gt;  <a href="#58DDFDC70DD4D01A"><b>getRegMasks</b></a>() const</li><li class="is-family-code">public virtual unsigned int  <a href="#2375FDB8568D8615"><b>getRegPressureLimit</b></a>(const llvm::TargetRegisterClass * RC, llvm::MachineFunction &amp; MF) const</li><li class="is-family-code">public virtual unsigned int  <a href="#0CF4EFED8AFA6587"><b>getRegPressureSetLimit</b></a>(const llvm::MachineFunction &amp; MF, unsigned int Idx) const</li><li class="is-family-code">public virtual const char *  <a href="#437006A83E4D0093"><b>getRegPressureSetName</b></a>(unsigned int Idx) const</li><li class="is-family-code">public virtual unsigned int  <a href="#005358B7A46301E4"><b>getRegPressureSetScore</b></a>(const llvm::MachineFunction &amp; MF, unsigned int PSetID) const</li><li class="is-family-code">public unsigned int  <a href="#2B18D35FAF0DF312"><b>getRegSizeInBits</b></a>(unsigned int Reg, const llvm::MachineRegisterInfo &amp; MRI) const</li><li class="is-family-code">public unsigned int  <a href="#B6BDAD16485BD0E3"><b>getRegSizeInBits</b></a>(const llvm::TargetRegisterClass &amp; RC) const</li><li class="is-family-code">public virtual const int *  <a href="#874463F2FF234EBE"><b>getRegUnitPressureSets</b></a>(unsigned int RegUnit) const</li><li class="is-family-code">public virtual unsigned int  <a href="#8DBF05E209D0C60C"><b>getRegUnitWeight</b></a>(unsigned int RegUnit) const</li><li class="is-family-code">public virtual llvm::BitVector  <a href="#914C962F4CD45730"><b>getReservedRegs</b></a>(const llvm::MachineFunction &amp; MF) const</li><li class="is-family-code">public unsigned int  <a href="#FD1A4D88E1BE4921"><b>getSpillAlignment</b></a>(const llvm::TargetRegisterClass &amp; RC) const</li><li class="is-family-code">public unsigned int  <a href="#2CDCBF4C484DC063"><b>getSpillSize</b></a>(const llvm::TargetRegisterClass &amp; RC) const</li><li class="is-family-code">public virtual const llvm::TargetRegisterClass *  <a href="#B679B009FFA9CBF7"><b>getSubClassWithSubReg</b></a>(const llvm::TargetRegisterClass * RC, unsigned int Idx) const</li><li class="is-family-code">public inline llvm::Register  <a href="#04797F67E8F5AB47"><b>getSubReg</b></a>(llvm::MCRegister Reg, unsigned int Idx) const</li><li class="is-family-code">public llvm::LaneBitmask  <a href="#242366346B31CDAF"><b>getSubRegIndexLaneMask</b></a>(unsigned int SubIdx) const</li><li class="is-family-code">public const char *  <a href="#57B512E72E4CF9E5"><b>getSubRegIndexName</b></a>(unsigned int SubIdx) const</li><li class="is-family-code">public bool  <a href="#598F4DA6D8A87D5D"><b>hasRegUnit</b></a>(unsigned int Reg, unsigned int RegUnit) const</li><li class="is-family-code">public virtual bool  <a href="#E8303A4573DAF77B"><b>hasReservedSpillSlot</b></a>(const llvm::MachineFunction &amp; MF, unsigned int Reg, int &amp; FrameIdx) const</li><li class="is-family-code">public virtual bool  <a href="#5C6E776169A944CE"><b>isAsmClobberable</b></a>(const llvm::MachineFunction &amp; MF, unsigned int PhysReg) const</li><li class="is-family-code">public virtual bool  <a href="#AB871B1BE7BB47C9"><b>isCalleeSavedPhysReg</b></a>(unsigned int PhysReg, const llvm::MachineFunction &amp; MF) const</li><li class="is-family-code">public virtual bool  <a href="#C8C565690DC6AA59"><b>isCallerPreservedPhysReg</b></a>(unsigned int PhysReg, const llvm::MachineFunction &amp; MF) const</li><li class="is-family-code">public virtual bool  <a href="#1796010CA7183E08"><b>isConstantPhysReg</b></a>(unsigned int PhysReg) const</li><li class="is-family-code">public virtual bool  <a href="#998073DA5E3AE0DC"><b>isDivergentRegClass</b></a>(const llvm::TargetRegisterClass * RC) const</li><li class="is-family-code">public virtual bool  <a href="#3D21ED8434545A93"><b>isFrameOffsetLegal</b></a>(const llvm::MachineInstr * MI, unsigned int BaseReg, int64_t Offset) const</li><li class="is-family-code">public bool  <a href="#C9D6CAF42F7E44C7"><b>isInAllocatableClass</b></a>(unsigned int RegNo) const</li><li class="is-family-code">public bool  <a href="#198802B9658D455B"><b>isTypeLegalForClass</b></a>(const llvm::TargetRegisterClass &amp; RC, llvm::MVT T) const</li><li class="is-family-code">public llvm::TargetRegisterInfo::vt_iterator  <a href="#EB520BE3C572AD7C"><b>legalclasstypes_begin</b></a>(const llvm::TargetRegisterClass &amp; RC) const</li><li class="is-family-code">public llvm::TargetRegisterInfo::vt_iterator  <a href="#1DEBFDFEC5695844"><b>legalclasstypes_end</b></a>(const llvm::TargetRegisterClass &amp; RC) const</li><li class="is-family-code">public virtual unsigned int  <a href="#348310D52B758523"><b>lookThruCopyLike</b></a>(unsigned int SrcReg, const llvm::MachineRegisterInfo * MRI) const</li><li class="is-family-code">public void  <a href="#1E5F3BE36DCC3924"><b>markSuperRegs</b></a>(llvm::BitVector &amp; RegisterSet, unsigned int Reg) const</li><li class="is-family-code">public virtual void  <a href="#0F27EA6479C10214"><b>materializeFrameBaseRegister</b></a>(llvm::MachineBasicBlock * MBB, unsigned int BaseReg, int FrameIdx, int64_t Offset) const</li><li class="is-family-code">public virtual bool  <a href="#26C2C8D965E5F14B"><b>needsFrameBaseReg</b></a>(llvm::MachineInstr * MI, int64_t Offset) const</li><li class="is-family-code">public bool  <a href="#F093E8584549A6E0"><b>needsStackRealignment</b></a>(const llvm::MachineFunction &amp; MF) const</li><li class="is-family-code">public llvm::TargetRegisterInfo::regclass_iterator  <a href="#B0F0ABDAC9A2A191"><b>regclass_begin</b></a>() const</li><li class="is-family-code">public llvm::TargetRegisterInfo::regclass_iterator  <a href="#D0942CEB51A215F3"><b>regclass_end</b></a>() const</li><li class="is-family-code">public iterator_range&lt;llvm::TargetRegisterInfo::regclass_iterator&gt;  <a href="#61CA0167D894B2E1"><b>regclasses</b></a>() const</li><li class="is-family-code">public bool  <a href="#D1C2AA50EFB4EB5C"><b>regmaskSubsetEqual</b></a>(const uint32_t * mask0, const uint32_t * mask1) const</li><li class="is-family-code">public bool  <a href="#FDE2C29D4EEA2628"><b>regsOverlap</b></a>(llvm::Register regA, llvm::Register regB) const</li><li class="is-family-code">public virtual bool  <a href="#31B7E540C52C4368"><b>requiresFrameIndexReplacementScavenging</b></a>(const llvm::MachineFunction &amp; MF) const</li><li class="is-family-code">public virtual bool  <a href="#67F6DF7FFE45A6D9"><b>requiresFrameIndexScavenging</b></a>(const llvm::MachineFunction &amp; MF) const</li><li class="is-family-code">public virtual bool  <a href="#726909236CA460DE"><b>requiresRegisterScavenging</b></a>(const llvm::MachineFunction &amp; MF) const</li><li class="is-family-code">public virtual bool  <a href="#F15D6AD3079B2BA9"><b>requiresVirtualBaseRegisters</b></a>(const llvm::MachineFunction &amp; MF) const</li><li class="is-family-code">public virtual void  <a href="#B02A8439BAE7AD99"><b>resolveFrameIndex</b></a>(llvm::MachineInstr &amp; MI, unsigned int BaseReg, int64_t Offset) const</li><li class="is-family-code">public llvm::LaneBitmask  <a href="#CF46954E438A403B"><b>reverseComposeSubRegIndexLaneMask</b></a>(unsigned int IdxA, llvm::LaneBitmask LaneMask) const</li><li class="is-family-code">protected virtual llvm::LaneBitmask  <a href="#EDCC213A11143BF9"><b>reverseComposeSubRegIndexLaneMaskImpl</b></a>(unsigned int, llvm::LaneBitmask) const</li><li class="is-family-code">public virtual bool  <a href="#987539AABE5F3271"><b>reverseLocalAssignment</b></a>() const</li><li class="is-family-code">public virtual bool  <a href="#F9723E17510041CE"><b>saveScavengerRegister</b></a>(llvm::MachineBasicBlock &amp; MBB, int I, int &amp; UseMI, const llvm::TargetRegisterClass * RC, unsigned int Reg) const</li><li class="is-family-code">public virtual bool  <a href="#E7188EFA6657ABB6"><b>shouldCoalesce</b></a>(llvm::MachineInstr * MI, const llvm::TargetRegisterClass * SrcRC, unsigned int SubReg, const llvm::TargetRegisterClass * DstRC, unsigned int DstSubReg, const llvm::TargetRegisterClass * NewRC, llvm::LiveIntervals &amp; LIS) const</li><li class="is-family-code">public virtual bool  <a href="#88932226318F3B09"><b>shouldRewriteCopySrc</b></a>(const llvm::TargetRegisterClass * DefRC, unsigned int DefSubReg, const llvm::TargetRegisterClass * SrcRC, unsigned int SrcSubReg) const</li><li class="is-family-code">public virtual bool  <a href="#ED67DBD8971F6410"><b>trackLivenessAfterRegAlloc</b></a>(const llvm::MachineFunction &amp; MF) const</li><li class="is-family-code">public virtual void  <a href="#4C6505FF7ADF40E7"><b>updateRegAllocHint</b></a>(unsigned int Reg, unsigned int NewReg, llvm::MachineFunction &amp; MF) const</li><li class="is-family-code">public virtual bool  <a href="#7CCCF0FAAB5F3CFC"><b>useFPForScavengingIndex</b></a>(const llvm::MachineFunction &amp; MF) const</li><li class="is-family-code">protected virtual  <a href="#D83FD8525C826981"><b>~TargetRegisterInfo</b></a>()</li></ul><p>Inherited from <a href="r100776D1EFA6B026.html">MCRegisterInfo</a>:</p><ul><li class="is-family-code"><a href="r100776D1EFA6B026.html#CFF6BE9FC6D1D120">public <b>InitMCRegisterInfo</b></a></li><li class="is-family-code"><a href="r100776D1EFA6B026.html#6340B50487226F42">public <b>get</b></a></li><li class="is-family-code"><a href="r100776D1EFA6B026.html#A311B2F5B1A37724">public <b>getCodeViewRegNum</b></a></li><li class="is-family-code"><a href="r100776D1EFA6B026.html#60E1F23935F4CADC">public <b>getDwarfRegNum</b></a></li><li class="is-family-code"><a href="r100776D1EFA6B026.html#A159513C459BCAAA">public <b>getDwarfRegNumFromDwarfEHRegNum</b></a></li><li class="is-family-code"><a href="r100776D1EFA6B026.html#5284AFE4BA5DE8D3">public <b>getEncodingValue</b></a></li><li class="is-family-code"><a href="r100776D1EFA6B026.html#7EE6C9408D646565">public <b>getLLVMRegNum</b></a></li><li class="is-family-code"><a href="r100776D1EFA6B026.html#FB6CC361B0896AA4">public <b>getMatchingSuperReg</b></a></li><li class="is-family-code"><a href="r100776D1EFA6B026.html#9E027495C3F1E080">public <b>getName</b></a></li><li class="is-family-code"><a href="r100776D1EFA6B026.html#84E93CB40D5C5232">public <b>getNumRegClasses</b></a></li><li class="is-family-code"><a href="r100776D1EFA6B026.html#143EAA5E5A86AC73">public <b>getNumRegUnits</b></a></li><li class="is-family-code"><a href="r100776D1EFA6B026.html#AD47BFF077D8E7F2">public <b>getNumRegs</b></a></li><li class="is-family-code"><a href="r100776D1EFA6B026.html#B0A336552CC5C748">public <b>getNumSubRegIndices</b></a></li><li class="is-family-code"><a href="r100776D1EFA6B026.html#1DEF1765770B16C2">public <b>getProgramCounter</b></a></li><li class="is-family-code"><a href="r100776D1EFA6B026.html#71ABFC26052D37D9">public <b>getRARegister</b></a></li><li class="is-family-code"><a href="r100776D1EFA6B026.html#828081CD14B3CA1E">public <b>getRegClass</b></a></li><li class="is-family-code"><a href="r100776D1EFA6B026.html#B87F2F7B6ACA52CF">public <b>getRegClassName</b></a></li><li class="is-family-code"><a href="r100776D1EFA6B026.html#FEC3714D62414608">public <b>getSEHRegNum</b></a></li><li class="is-family-code"><a href="r100776D1EFA6B026.html#DBFFFD009BD930D6">public <b>getSubReg</b></a></li><li class="is-family-code"><a href="r100776D1EFA6B026.html#F2522893C1B76327">public <b>getSubRegIdxOffset</b></a></li><li class="is-family-code"><a href="r100776D1EFA6B026.html#8E3DB341799593FE">public <b>getSubRegIdxSize</b></a></li><li class="is-family-code"><a href="r100776D1EFA6B026.html#FDFFCC79F03BF5FD">public <b>getSubRegIndex</b></a></li><li class="is-family-code"><a href="r100776D1EFA6B026.html#D54BF56CD8DDCC7F">public <b>isSubRegister</b></a></li><li class="is-family-code"><a href="r100776D1EFA6B026.html#F80DB74BF38DF051">public <b>isSubRegisterEq</b></a></li><li class="is-family-code"><a href="r100776D1EFA6B026.html#F7A5CFF150CD8531">public <b>isSuperOrSubRegisterEq</b></a></li><li class="is-family-code"><a href="r100776D1EFA6B026.html#A4ABFB1536BE0A97">public <b>isSuperRegister</b></a></li><li class="is-family-code"><a href="r100776D1EFA6B026.html#BBAE6978A3B389F0">public <b>isSuperRegisterEq</b></a></li><li class="is-family-code"><a href="r100776D1EFA6B026.html#E63ADC3BF2669DFB">public <b>mapDwarfRegsToLLVMRegs</b></a></li><li class="is-family-code"><a href="r100776D1EFA6B026.html#9946543568AC3327">public <b>mapLLVMRegToCVReg</b></a></li><li class="is-family-code"><a href="r100776D1EFA6B026.html#3DAD8A20F6D10A68">public <b>mapLLVMRegToSEHReg</b></a></li><li class="is-family-code"><a href="r100776D1EFA6B026.html#7FD1F407B68CD8F9">public <b>mapLLVMRegsToDwarfRegs</b></a></li><li class="is-family-code"><a href="r100776D1EFA6B026.html#C1134C04144494D9">public <b>regclass_begin</b></a></li><li class="is-family-code"><a href="r100776D1EFA6B026.html#ADB49858DD21D4DF">public <b>regclass_end</b></a></li><li class="is-family-code"><a href="r100776D1EFA6B026.html#245A9A6141C576B7">public <b>regclasses</b></a></li><li class="is-family-code"><a href="r100776D1EFA6B026.html#B95C5EE93DCC8148">public <b>sub_and_superregs_inclusive</b></a></li><li class="is-family-code"><a href="r100776D1EFA6B026.html#5E48FFA403F7B1A9">public <b>subregs</b></a></li><li class="is-family-code"><a href="r100776D1EFA6B026.html#8CBA4FB806FB788A">public <b>subregs_inclusive</b></a></li><li class="is-family-code"><a href="r100776D1EFA6B026.html#86D1207C26D9A4C4">public <b>superregs</b></a></li><li class="is-family-code"><a href="r100776D1EFA6B026.html#9EA534611BD42E26">public <b>superregs_inclusive</b></a></li></ul><h2>Methods</h2><h3 id="16910CACF7AAD52E"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#16910CACF7AAD52E">¶</a><code class="hdoc-function-code language-cpp">TargetRegisterInfo(
    const <a href="rAC5CCA355B0B06D0.html">llvm::TargetRegisterInfoDesc</a>* ID,
    llvm::TargetRegisterInfo::regclass_iterator
        RCB,
    llvm::TargetRegisterInfo::regclass_iterator
        RCE,
    const char* const* SRINames,
    const <a href="rB06B022C6C05673F.html">llvm::LaneBitmask</a>* SRILaneMasks,
    <a href="rB06B022C6C05673F.html">llvm::LaneBitmask</a> CoveringLanes,
    const llvm::TargetRegisterInfo::
        RegClassInfo* const RCIs,
    unsigned int Mode = 0)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L248">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:248</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rAC5CCA355B0B06D0.html">llvm::TargetRegisterInfoDesc</a>*<b> ID</b></dt><dt class="is-family-code">llvm::TargetRegisterInfo::regclass_iterator<b> RCB</b></dt><dt class="is-family-code">llvm::TargetRegisterInfo::regclass_iterator<b> RCE</b></dt><dt class="is-family-code">const char* const*<b> SRINames</b></dt><dt class="is-family-code">const <a href="rB06B022C6C05673F.html">llvm::LaneBitmask</a>*<b> SRILaneMasks</b></dt><dt class="is-family-code"><a href="rB06B022C6C05673F.html">llvm::LaneBitmask</a><b> CoveringLanes</b></dt><dt class="is-family-code">const llvm::TargetRegisterInfo::
    RegClassInfo* const<b> RCIs</b></dt><dt class="is-family-code">unsigned int<b> Mode</b> = 0</dt></dl><h3 id="96C89510D93F44DD"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#96C89510D93F44DD">¶</a><code class="hdoc-function-code language-cpp">virtual void adjustStackMapLiveOutMask(
    uint32_t* Mask) const</code></pre></h3><h4>Description</h4><p>Prior to adding the live-out mask to a stackmap or patchpoint instruction, provide the target the opportunity to adjust it (mainly to remove pseudo-registers that should be ignored).</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L512">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:512</a></p><h4>Parameters</h4><dl><dt class="is-family-code">uint32_t*<b> Mask</b></dt></dl><h3 id="862343AD5B3A61DA"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#862343AD5B3A61DA">¶</a><code class="hdoc-function-code language-cpp">virtual bool canRealignStack(
    const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp; MF) const</code></pre></h3><h4>Description</h4><p>True if the stack can be realigned for the target.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L862">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:862</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp;<b> MF</b></dt></dl><h3 id="79B9E357C3C7FCB0"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#79B9E357C3C7FCB0">¶</a><code class="hdoc-function-code language-cpp">bool checkAllSuperRegsMarked(
    const <a href="r4821A6F4EC56E8B2.html">llvm::BitVector</a>&amp; RegisterSet,
    <a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::MCPhysReg&gt; Exceptions =
        &lt;null expr&gt;) const</code></pre></h3><h4>Description</h4><p>Returns true if for every register in the set all super registers are part of the set as well.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L967">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:967</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r4821A6F4EC56E8B2.html">llvm::BitVector</a>&amp;<b> RegisterSet</b></dt><dt class="is-family-code"><a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::MCPhysReg&gt;<b> Exceptions</b> = &lt;null expr&gt;</dt></dl><h3 id="55AF7834005BFE52"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#55AF7834005BFE52">¶</a><code class="hdoc-function-code language-cpp"><a href="rB06B022C6C05673F.html">llvm::LaneBitmask</a> composeSubRegIndexLaneMask(
    unsigned int IdxA,
    <a href="rB06B022C6C05673F.html">llvm::LaneBitmask</a> Mask) const</code></pre></h3><h4>Description</h4><p>Transforms a LaneMask computed for one subregister to the lanemask that would have been computed when composing the subsubregisters with IdxA first.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L579">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:579</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> IdxA</b></dt><dt class="is-family-code"><a href="rB06B022C6C05673F.html">llvm::LaneBitmask</a><b> Mask</b></dt></dl><h3 id="84A46A510E3138C1"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#84A46A510E3138C1">¶</a><code class="hdoc-function-code language-cpp">virtual <a href="rB06B022C6C05673F.html">llvm::LaneBitmask</a>
composeSubRegIndexLaneMaskImpl(
    unsigned int,
    <a href="rB06B022C6C05673F.html">llvm::LaneBitmask</a>) const</code></pre></h3><h4>Description</h4><p>Overridden by TableGen in targets that have sub-registers.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L612">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:612</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> </b></dt><dt class="is-family-code"><a href="rB06B022C6C05673F.html">llvm::LaneBitmask</a><b> </b></dt></dl><h3 id="9328333EE627891C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#9328333EE627891C">¶</a><code class="hdoc-function-code language-cpp">unsigned int composeSubRegIndices(
    unsigned int a,
    unsigned int b) const</code></pre></h3><h4>Description</h4><p>Return the subregister index you get from composing two subregister indices. The special null sub-register index composes as the identity. If R:a:b is the same register as R:c, then composeSubRegIndices(a, b) returns c. Note that composeSubRegIndices does not tell you about illegal compositions. If R does not have a subreg a, or R:a does not have a subreg b, composeSubRegIndices doesn&apos;t tell you. The ARM register Q0 has two D subregs dsub_0:D0 and dsub_1:D1. It also has ssub_0:S0 - ssub_3:S3 subregs. If you compose subreg indices dsub_1, ssub_0 you get ssub_2.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L570">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:570</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> a</b></dt><dt class="is-family-code">unsigned int<b> b</b></dt></dl><h3 id="827C4EFBDDAB55BC"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#827C4EFBDDAB55BC">¶</a><code class="hdoc-function-code language-cpp">virtual unsigned int composeSubRegIndicesImpl(
    unsigned int,
    unsigned int) const</code></pre></h3><h4>Description</h4><p>Overridden by TableGen in targets that have sub-registers.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L606">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:606</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> </b></dt><dt class="is-family-code">unsigned int<b> </b></dt></dl><h3 id="B133820FAEA2DE71"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B133820FAEA2DE71">¶</a><code class="hdoc-function-code language-cpp">static void dumpReg(
    unsigned int Reg,
    unsigned int SubRegIndex = 0,
    const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>* TRI = nullptr)</code></pre></h3><h4>Description</h4><p>Debugging helper: dump register in human readable form to dbgs() stream.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L601">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:601</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Reg</b></dt><dt class="is-family-code">unsigned int<b> SubRegIndex</b> = 0</dt><dt class="is-family-code">const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>*<b> TRI</b> = nullptr</dt></dl><h3 id="73F514CF1C4E6CD8"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#73F514CF1C4E6CD8">¶</a><code class="hdoc-function-code language-cpp">virtual void eliminateFrameIndex(
    int MI,
    int SPAdj,
    unsigned int FIOperandNum,
    <a href="r59813A66BE126E3D.html">llvm::RegScavenger</a>* RS = nullptr) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L927">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:927</a></p><h4>Parameters</h4><dl><dt class="is-family-code">int<b> MI</b></dt><dt class="is-family-code">int<b> SPAdj</b></dt><dt class="is-family-code">unsigned int<b> FIOperandNum</b></dt><dt class="is-family-code"><a href="r59813A66BE126E3D.html">llvm::RegScavenger</a>*<b> RS</b> = nullptr</dt></dl><h3 id="52643CCE60333037"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#52643CCE60333037">¶</a><code class="hdoc-function-code language-cpp">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*
getAllocatableClass(
    const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>* RC) const</code></pre></h3><h4>Description</h4><p>Return the maximal subclass of the given register class that is allocatable or NULL.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L317">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:317</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*<b> RC</b></dt></dl><h3 id="60DA4AB8CA0A8FD6"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#60DA4AB8CA0A8FD6">¶</a><code class="hdoc-function-code language-cpp"><a href="r4821A6F4EC56E8B2.html">llvm::BitVector</a> getAllocatableSet(
    const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp; MF,
    const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>* RC =
        nullptr) const</code></pre></h3><h4>Description</h4><p>Returns a bitset indexed by register number indicating if a register is allocatable or not. If a register class is specified, returns the subset for the class.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L322">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:322</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp;<b> MF</b></dt><dt class="is-family-code">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*<b> RC</b> = nullptr</dt></dl><h3 id="5A1781F185DEDFCB"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5A1781F185DEDFCB">¶</a><code class="hdoc-function-code language-cpp">virtual unsigned int getCSRFirstUseCost() const</code></pre></h3><h4>Description</h4><p>Allow the target to override the cost of using a callee-saved register for the first time. Default value of 0 means we will use a callee-saved register if it is available.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L812">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:812</a></p><h3 id="4B6B1BFB41610B41"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#4B6B1BFB41610B41">¶</a><code class="hdoc-function-code language-cpp">virtual const uint32_t* getCallPreservedMask(
    const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp; MF,
    CallingConv::ID) const</code></pre></h3><h4>Description</h4><p>Return a mask of call-preserved registers for the given calling convention on the current function. The mask should include all call-preserved aliases. This is used by the register allocator to determine which registers can be live across a call. The mask is an array containing (TRI::getNumRegs()+31)/32 entries. A set bit indicates that all bits of the corresponding register are preserved across the function call.  The bit mask is expected to be sub-register complete, i.e. if A is preserved, so are all its sub-registers. Bits are numbered from the LSB, so the bit for physical register Reg can be found as (Mask[Reg / 32] &gt;&gt; Reg % 32)  &amp; 1. A NULL pointer means that no register mask will be used, and call instructions should use implicit-def operands to indicate call clobbered registers.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L439">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:439</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp;<b> MF</b></dt><dt class="is-family-code">CallingConv::ID<b> </b></dt></dl><h3 id="B5213CAC2FFA888E"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B5213CAC2FFA888E">¶</a><code class="hdoc-function-code language-cpp">virtual const llvm::MCPhysReg* getCalleeSavedRegs(
    const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>* MF) const</code></pre></h3><h4>Description</h4><p>Return a null-terminated list of all of the callee-saved registers on this target. The register should be in the order of desired callee-save stack frame offset. The first register is closest to the incoming stack pointer if stack grows down, and vice versa. Notice: This function does not take into account disabled CSRs. In most cases you will want to use instead the function getCalleeSavedRegs that is implemented in MachineRegisterInfo.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L419">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:419</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>*<b> MF</b></dt></dl><h3 id="EE7840CBAA9E9707"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#EE7840CBAA9E9707">¶</a><code class="hdoc-function-code language-cpp">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*
getCommonSubClass(
    const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>* A,
    const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>* B) const</code></pre></h3><h4>Description</h4><p>Find the largest common subclass of A and B. Return NULL if there is no common subclass.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L684">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:684</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*<b> A</b></dt><dt class="is-family-code">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*<b> B</b></dt></dl><h3 id="AB38A4073A35833A"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#AB38A4073A35833A">¶</a><code class="hdoc-function-code language-cpp">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*
getCommonSuperRegClass(
    const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>* RCA,
    unsigned int SubA,
    const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>* RCB,
    unsigned int SubB,
    unsigned int&amp; PreA,
    unsigned int&amp; PreB) const</code></pre></h3><h4>Description</h4><p>Find a common super-register class if it exists. Find a register class, SuperRC and two sub-register indices, PreA and PreB, such that: 1. PreA + SubA == PreB + SubB  (using composeSubRegIndices()), and 2. For all Reg in SuperRC: Reg:PreA in RCA and Reg:PreB in RCB, and 3. SuperRC-&gt;getSize() &gt;= max(RCA-&gt;getSize(), RCB-&gt;getSize()). SuperRC will be chosen such that no super-class of SuperRC satisfies the requirements, and there is no register class with a smaller spill size that satisfies the requirements. SubA and SubB must not be 0. Use getMatchingSuperRegClass() instead. Either of the PreA and PreB sub-register indices may be returned as 0. In that case, the returned register class will be a sub-class of the corresponding argument register class. The function returns NULL if no register class can be found.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L645">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:645</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*<b> RCA</b></dt><dt class="is-family-code">unsigned int<b> SubA</b></dt><dt class="is-family-code">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*<b> RCB</b></dt><dt class="is-family-code">unsigned int<b> SubB</b></dt><dt class="is-family-code">unsigned int&amp;<b> PreA</b></dt><dt class="is-family-code">unsigned int&amp;<b> PreB</b></dt></dl><h3 id="02EB960F8CD7C9C4"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#02EB960F8CD7C9C4">¶</a><code class="hdoc-function-code language-cpp">virtual const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*
getConstrainedRegClassForOperand(
    const <a href="r0A1522BF7EFA6139.html">llvm::MachineOperand</a>&amp; MO,
    const <a href="rFEED0093AAFD6DB4.html">llvm::MachineRegisterInfo</a>&amp; MRI) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L971">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:971</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r0A1522BF7EFA6139.html">llvm::MachineOperand</a>&amp;<b> MO</b></dt><dt class="is-family-code">const <a href="rFEED0093AAFD6DB4.html">llvm::MachineRegisterInfo</a>&amp;<b> MRI</b></dt></dl><h3 id="6BBBA2AAC1CE5FB8"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#6BBBA2AAC1CE5FB8">¶</a><code class="hdoc-function-code language-cpp">unsigned int getCostPerUse(
    unsigned int RegNo) const</code></pre></h3><h4>Description</h4><p>Return the additional cost of using this register instead of other registers in its class.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L327">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:327</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> RegNo</b></dt></dl><h3 id="FA52CA143C7DC264"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#FA52CA143C7DC264">¶</a><code class="hdoc-function-code language-cpp"><a href="rB06B022C6C05673F.html">llvm::LaneBitmask</a> getCoveringLanes() const</code></pre></h3><h4>Description</h4><p>The lane masks returned by getSubRegIndexLaneMask() above can only be used to determine if sub-registers overlap - they can&apos;t be used to determine if a set of sub-registers completely cover another sub-register. The X86 general purpose registers have two lanes corresponding to the sub_8bit and sub_8bit_hi sub-registers. Both sub_32bit and sub_16bit have lane masks &apos;3&apos;, but the sub_16bit sub-register doesn&apos;t fully cover the sub_32bit sub-register. On the other hand, the ARM NEON lanes fully cover their registers: The dsub_0 sub-register is completely covered by the ssub_0 and ssub_1 lanes. This is related to the CoveredBySubRegs property on register definitions. This function returns a bit mask of lanes that completely cover their sub-registers. More precisely, given: Covering = getCoveringLanes(); MaskA = getSubRegIndexLaneMask(SubA); MaskB = getSubRegIndexLaneMask(SubB); If (MaskA  &amp; ~(MaskB  &amp; Covering)) == 0, then SubA is completely covered by SubB.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L376">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:376</a></p><h3 id="A4EA93558EE9C3AD"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#A4EA93558EE9C3AD">¶</a><code class="hdoc-function-code language-cpp">virtual const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*
getCrossCopyRegClass(
    const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>* RC) const</code></pre></h3><h4>Description</h4><p>Returns a legal register class to copy a register in the specified class to or from. If it is possible to copy the register directly without using a cross register class copy, return the specified RC. Returns NULL if it is not possible to copy between two registers of the specified class.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L700">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:700</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*<b> RC</b></dt></dl><h3 id="8B51B717D118AA76"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#8B51B717D118AA76">¶</a><code class="hdoc-function-code language-cpp">virtual int64_t getFrameIndexInstrOffset(
    const <a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>* MI,
    int Idx) const</code></pre></h3><h4>Description</h4><p>Get the offset from the referenced frame index in the instruction, if there is one.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L872">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:872</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>*<b> MI</b></dt><dt class="is-family-code">int<b> Idx</b></dt></dl><h3 id="5620DE5C04A82226"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5620DE5C04A82226">¶</a><code class="hdoc-function-code language-cpp">virtual <a href="rD04632A218C37229.html">llvm::Register</a> getFrameRegister(
    const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp; MF) const</code></pre></h3><h4>Description</h4><p>getFrameRegister - This method should return the register used as a base for values allocated in the current stack frame.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L960">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:960</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp;<b> MF</b></dt></dl><h3 id="E351F19DA2A07FA4"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E351F19DA2A07FA4">¶</a><code class="hdoc-function-code language-cpp">virtual <a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::MCPhysReg&gt;
getIntraCallClobberedRegs(
    const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>* MF) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L454">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:454</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>*<b> MF</b></dt></dl><h3 id="0373E5BC20673588"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#0373E5BC20673588">¶</a><code class="hdoc-function-code language-cpp">virtual const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*
getLargestLegalSuperClass(
    const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>* RC,
    const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp;) const</code></pre></h3><h4>Description</h4><p>Returns the largest super class of RC that is legal to use in the current sub-target and has the same spill size. The returned register class can be used to create virtual registers which means that all its registers can be copied and spilled.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L709">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:709</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*<b> RC</b></dt><dt class="is-family-code">const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp;<b> </b></dt></dl><h3 id="010D1CD49A181542"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#010D1CD49A181542">¶</a><code class="hdoc-function-code language-cpp">unsigned int getMatchingSuperReg(
    unsigned int Reg,
    unsigned int SubIdx,
    const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>* RC) const</code></pre></h3><h4>Description</h4><p>Return a super-register of the specified register Reg so its sub-register of index SubIdx is Reg.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L516">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:516</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Reg</b></dt><dt class="is-family-code">unsigned int<b> SubIdx</b></dt><dt class="is-family-code">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*<b> RC</b></dt></dl><h3 id="BEE3F930E92E8045"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#BEE3F930E92E8045">¶</a><code class="hdoc-function-code language-cpp">virtual const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*
getMatchingSuperRegClass(
    const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>* A,
    const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>* B,
    unsigned int Idx) const</code></pre></h3><h4>Description</h4><p>Return a subclass of the specified register class A so that each register in it has a sub-register of the specified sub-register index which is in the specified register class B. TableGen will synthesize missing A sub-classes.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L527">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:527</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*<b> A</b></dt><dt class="is-family-code">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*<b> B</b></dt><dt class="is-family-code">unsigned int<b> Idx</b></dt></dl><h3 id="BA24A1039B018524"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#BA24A1039B018524">¶</a><code class="hdoc-function-code language-cpp">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*
getMinimalPhysRegClass(
    unsigned int Reg,
    <a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> VT = MVT::Other) const</code></pre></h3><h4>Description</h4><p>Returns the Register Class of a physical register of the given type, picking the most sub register class of the right type that contains this physreg.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L312">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:312</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Reg</b></dt><dt class="is-family-code"><a href="r3BA4F8E68E4C1461.html">llvm::MVT</a><b> VT</b> = MVT::Other</dt></dl><h3 id="28BD7B4D12160E74"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#28BD7B4D12160E74">¶</a><code class="hdoc-function-code language-cpp">virtual const uint32_t* getNoPreservedMask() const</code></pre></h3><h4>Description</h4><p>Return a register mask that clobbers everything.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L446">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:446</a></p><h3 id="DB3F6B7EF28E95FB"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#DB3F6B7EF28E95FB">¶</a><code class="hdoc-function-code language-cpp">unsigned int getNumRegClasses() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L665">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:665</a></p><h3 id="F23AD3B21F4960CE"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F23AD3B21F4960CE">¶</a><code class="hdoc-function-code language-cpp">virtual unsigned int getNumRegPressureSets() const</code></pre></h3><h4>Description</h4><p>Get the number of dimensions of register pressure.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L747">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:747</a></p><h3 id="B286AFACE69F614A"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B286AFACE69F614A">¶</a><code class="hdoc-function-code language-cpp">virtual const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*
getPointerRegClass(
    const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp; MF,
    unsigned int Kind = 0) const</code></pre></h3><h4>Description</h4><p>Returns a TargetRegisterClass used for pointer values. If a target supports multiple different pointer register classes, kind specifies which one is indicated.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L691">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:691</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp;<b> MF</b></dt><dt class="is-family-code">unsigned int<b> Kind</b> = 0</dt></dl><h3 id="EDEF391E5A5DA67A"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#EDEF391E5A5DA67A">¶</a><code class="hdoc-function-code language-cpp">virtual bool getRegAllocationHints(
    unsigned int VirtReg,
    <a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::MCPhysReg&gt; Order,
    <a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::MCPhysReg&gt;&amp; Hints,
    const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp; MF,
    const <a href="r814F850CF5F21E80.html">llvm::VirtRegMap</a>* VRM = nullptr,
    const <a href="r268F26F25702111A.html">llvm::LiveRegMatrix</a>* Matrix =
        nullptr) const</code></pre></h3><h4>Description</h4><p>Get a list of &apos;hint&apos; registers that the register allocator should try first when allocating a physical register for the virtual register VirtReg. These registers are effectively moved to the front of the allocation order. If true is returned, regalloc will try to only use hints to the greatest extent possible even if it means spilling. The Order argument is the allocation order for VirtReg&apos;s register class as returned from RegisterClassInfo::getOrder(). The hint registers must come from Order, and they must not be reserved. The default implementation of this function will only add target independent register allocation hints. Targets that override this function should typically call this default implementation as well and expect to see generic copy hints added.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L780">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:780</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> VirtReg</b></dt><dt class="is-family-code"><a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::MCPhysReg&gt;<b> Order</b></dt><dt class="is-family-code"><a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::MCPhysReg&gt;&amp;<b> Hints</b></dt><dt class="is-family-code">const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp;<b> MF</b></dt><dt class="is-family-code">const <a href="r814F850CF5F21E80.html">llvm::VirtRegMap</a>*<b> VRM</b> = nullptr</dt><dt class="is-family-code">const <a href="r268F26F25702111A.html">llvm::LiveRegMatrix</a>*<b> Matrix</b> = nullptr</dt></dl><h3 id="3FAE61851F813399"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#3FAE61851F813399">¶</a><code class="hdoc-function-code language-cpp">virtual <a href="rECFCAF624C04523A.html">llvm::StringRef</a> getRegAsmName(
    unsigned int Reg) const</code></pre></h3><h4>Description</h4><p>Return the assembly name for \p Reg.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L932">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:932</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Reg</b></dt></dl><h3 id="F8178B80D409C40F"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F8178B80D409C40F">¶</a><code class="hdoc-function-code language-cpp">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>* getRegClass(
    unsigned int i) const</code></pre></h3><h4>Description</h4><p>Returns the register class associated with the enumeration value. See class MCOperandInfo.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L671">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:671</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> i</b></dt></dl><h3 id="40AB364FD4925B20"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#40AB364FD4925B20">¶</a><code class="hdoc-function-code language-cpp">const <a href="r80427F2F55E2EA29.html">llvm::TargetRegisterInfo::RegClassInfo</a>&amp;
getRegClassInfo(
    const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>&amp; RC) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L653">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:653</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>&amp;<b> RC</b></dt></dl><h3 id="52BF555D18069878"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#52BF555D18069878">¶</a><code class="hdoc-function-code language-cpp">const char* getRegClassName(
    const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>* Class) const</code></pre></h3><h4>Description</h4><p>Returns the name of the register class.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L677">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:677</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*<b> Class</b></dt></dl><h3 id="6AD7B5B8C5C16437"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#6AD7B5B8C5C16437">¶</a><code class="hdoc-function-code language-cpp">virtual const int* getRegClassPressureSets(
    const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>* RC) const</code></pre></h3><h4>Description</h4><p>Get the dimensions of register pressure impacted by this register class. Returns a -1 terminated array of pressure set IDs.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L759">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:759</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*<b> RC</b></dt></dl><h3 id="8D816692AA93F369"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#8D816692AA93F369">¶</a><code class="hdoc-function-code language-cpp">virtual const <a href="r3EC04B7C92C33FCE.html">llvm::RegClassWeight</a>&amp;
getRegClassWeight(
    const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>* RC) const</code></pre></h3><h4>Description</h4><p>Get the weight in units of pressure for this register class.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L737">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:737</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*<b> RC</b></dt></dl><h3 id="E6DCE16DB39EF585"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E6DCE16DB39EF585">¶</a><code class="hdoc-function-code language-cpp">virtual <a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;const char*&gt; getRegMaskNames()
    const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L464">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:464</a></p><h3 id="58DDFDC70DD4D01A"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#58DDFDC70DD4D01A">¶</a><code class="hdoc-function-code language-cpp">virtual <a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;const uint32_t*&gt; getRegMasks()
    const</code></pre></h3><h4>Description</h4><p>Return all the call-preserved register masks defined for this target.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L463">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:463</a></p><h3 id="2375FDB8568D8615"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#2375FDB8568D8615">¶</a><code class="hdoc-function-code language-cpp">virtual unsigned int getRegPressureLimit(
    const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>* RC,
    <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp; MF) const</code></pre></h3><h4>Description</h4><p>Return the register pressure &quot;high water mark&quot; for the specific register class. The scheduler is in high register pressure mode (for the specific register class) if it goes over the limit. Note: this is the old register pressure model that relies on a manually specified representative register class per value type.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L722">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:722</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*<b> RC</b></dt><dt class="is-family-code"><a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp;<b> MF</b></dt></dl><h3 id="0CF4EFED8AFA6587"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#0CF4EFED8AFA6587">¶</a><code class="hdoc-function-code language-cpp">virtual unsigned int getRegPressureSetLimit(
    const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp; MF,
    unsigned int Idx) const</code></pre></h3><h4>Description</h4><p>Get the register unit pressure limit for this dimension. This limit must be adjusted dynamically for reserved registers.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L754">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:754</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp;<b> MF</b></dt><dt class="is-family-code">unsigned int<b> Idx</b></dt></dl><h3 id="437006A83E4D0093"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#437006A83E4D0093">¶</a><code class="hdoc-function-code language-cpp">virtual const char* getRegPressureSetName(
    unsigned int Idx) const</code></pre></h3><h4>Description</h4><p>Get the name of this register unit pressure set.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L750">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:750</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Idx</b></dt></dl><h3 id="005358B7A46301E4"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#005358B7A46301E4">¶</a><code class="hdoc-function-code language-cpp">virtual unsigned int getRegPressureSetScore(
    const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp; MF,
    unsigned int PSetID) const</code></pre></h3><h4>Description</h4><p>Return a heuristic for the machine scheduler to compare the profitability of increasing one register pressure set versus another.  The scheduler will prefer increasing the register pressure of the set which returns the largest value for this function.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L731">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:731</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp;<b> MF</b></dt><dt class="is-family-code">unsigned int<b> PSetID</b></dt></dl><h3 id="2B18D35FAF0DF312"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#2B18D35FAF0DF312">¶</a><code class="hdoc-function-code language-cpp">unsigned int getRegSizeInBits(
    unsigned int Reg,
    const <a href="rFEED0093AAFD6DB4.html">llvm::MachineRegisterInfo</a>&amp; MRI) const</code></pre></h3><h4>Description</h4><p>Returns size in bits of a phys/virtual/generic register.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L741">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:741</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Reg</b></dt><dt class="is-family-code">const <a href="rFEED0093AAFD6DB4.html">llvm::MachineRegisterInfo</a>&amp;<b> MRI</b></dt></dl><h3 id="B6BDAD16485BD0E3"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B6BDAD16485BD0E3">¶</a><code class="hdoc-function-code language-cpp">unsigned int getRegSizeInBits(
    const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>&amp; RC) const</code></pre></h3><h4>Description</h4><p>Return the size in bits of a register from class RC.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L271">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:271</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>&amp;<b> RC</b></dt></dl><h3 id="874463F2FF234EBE"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#874463F2FF234EBE">¶</a><code class="hdoc-function-code language-cpp">virtual const int* getRegUnitPressureSets(
    unsigned int RegUnit) const</code></pre></h3><h4>Description</h4><p>Get the dimensions of register pressure impacted by this register unit. Returns a -1 terminated array of pressure set IDs.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L764">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:764</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> RegUnit</b></dt></dl><h3 id="8DBF05E209D0C60C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#8DBF05E209D0C60C">¶</a><code class="hdoc-function-code language-cpp">virtual unsigned int getRegUnitWeight(
    unsigned int RegUnit) const</code></pre></h3><h4>Description</h4><p>Get the weight in units of pressure for this register unit.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L744">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:744</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> RegUnit</b></dt></dl><h3 id="914C962F4CD45730"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#914C962F4CD45730">¶</a><code class="hdoc-function-code language-cpp">virtual <a href="r4821A6F4EC56E8B2.html">llvm::BitVector</a> getReservedRegs(
    const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp; MF) const</code></pre></h3><h4>Description</h4><p>Returns a bitset indexed by physical register number indicating if a register is a special register that has particular uses and should be considered unavailable at all times, e.g. stack pointer, return address. A reserved register: - is not allocatable - is considered always live - is ignored by liveness tracking It is often necessary to reserve the super registers of a reserved register as well, to avoid them getting allocated indirectly. You may use markSuperRegs() and checkAllSuperRegsMarked() in this case.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L476">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:476</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp;<b> MF</b></dt></dl><h3 id="FD1A4D88E1BE4921"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#FD1A4D88E1BE4921">¶</a><code class="hdoc-function-code language-cpp">unsigned int getSpillAlignment(
    const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>&amp; RC) const</code></pre></h3><h4>Description</h4><p>Return the minimum required alignment in bytes for a spill slot for a register of this class.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L283">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:283</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>&amp;<b> RC</b></dt></dl><h3 id="2CDCBF4C484DC063"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#2CDCBF4C484DC063">¶</a><code class="hdoc-function-code language-cpp">unsigned int getSpillSize(
    const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>&amp; RC) const</code></pre></h3><h4>Description</h4><p>Return the size in bytes of the stack slot allocated to hold a spilled copy of a register from class RC.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L277">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:277</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>&amp;<b> RC</b></dt></dl><h3 id="B679B009FFA9CBF7"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B679B009FFA9CBF7">¶</a><code class="hdoc-function-code language-cpp">virtual const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*
getSubClassWithSubReg(
    const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>* RC,
    unsigned int Idx) const</code></pre></h3><h4>Description</h4><p>Returns the largest legal sub-class of RC that supports the sub-register index Idx. If no such sub-class exists, return NULL. If all registers in RC already have an Idx sub-register, return RC. TableGen generates a version of this function that is good enough in most cases.  Targets can override if they have constraints that TableGen doesn&apos;t understand.  For example, the x86 sub_8bit sub-register index is supported by the full GR32 register class in 64-bit mode, but only by the GR32_ABCD regiister class in 32-bit mode. TableGen will synthesize missing RC sub-classes.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L552">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:552</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*<b> RC</b></dt><dt class="is-family-code">unsigned int<b> Idx</b></dt></dl><h3 id="04797F67E8F5AB47"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#04797F67E8F5AB47">¶</a><code class="hdoc-function-code language-cpp">inline <a href="rD04632A218C37229.html">llvm::Register</a> getSubReg(
    <a href="r2E93E52F2730BB38.html">llvm::MCRegister</a> Reg,
    unsigned int Idx) const</code></pre></h3><h4>Description</h4><p>Returns the physical register number of sub-register &quot;Index&quot; for physical register RegNo. Return zero if the sub-register does not exist.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L979">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:979</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r2E93E52F2730BB38.html">llvm::MCRegister</a><b> Reg</b></dt><dt class="is-family-code">unsigned int<b> Idx</b></dt></dl><h3 id="242366346B31CDAF"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#242366346B31CDAF">¶</a><code class="hdoc-function-code language-cpp"><a href="rB06B022C6C05673F.html">llvm::LaneBitmask</a> getSubRegIndexLaneMask(
    unsigned int SubIdx) const</code></pre></h3><h4>Description</h4><p>Return a bitmask representing the parts of a register that are covered by SubIdx SubIdx == 0 is allowed, it has the lane mask ~0u.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L348">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:348</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> SubIdx</b></dt></dl><h3 id="57B512E72E4CF9E5"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#57B512E72E4CF9E5">¶</a><code class="hdoc-function-code language-cpp">const char* getSubRegIndexName(
    unsigned int SubIdx) const</code></pre></h3><h4>Description</h4><p>Return the human-readable symbolic target-specific name for the specified SubRegIndex.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L338">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:338</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> SubIdx</b></dt></dl><h3 id="598F4DA6D8A87D5D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#598F4DA6D8A87D5D">¶</a><code class="hdoc-function-code language-cpp">bool hasRegUnit(unsigned int Reg,
                unsigned int RegUnit) const</code></pre></h3><h4>Description</h4><p>Returns true if Reg contains RegUnit.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L397">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:397</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Reg</b></dt><dt class="is-family-code">unsigned int<b> RegUnit</b></dt></dl><h3 id="E8303A4573DAF77B"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E8303A4573DAF77B">¶</a><code class="hdoc-function-code language-cpp">virtual bool hasReservedSpillSlot(
    const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp; MF,
    unsigned int Reg,
    int&amp; FrameIdx) const</code></pre></h3><h4>Description</h4><p>Return true if target has reserved a spill slot in the stack frame of the given function for the specified register. e.g. On x86, if the frame register is required, the first fixed stack object is reserved as its spill slot. This tells PEI not to create a new stack frame object for the given register. It should be called only after determineCalleeSaves().</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L851">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:851</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp;<b> MF</b></dt><dt class="is-family-code">unsigned int<b> Reg</b></dt><dt class="is-family-code">int&amp;<b> FrameIdx</b></dt></dl><h3 id="5C6E776169A944CE"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5C6E776169A944CE">¶</a><code class="hdoc-function-code language-cpp">virtual bool isAsmClobberable(
    const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp; MF,
    unsigned int PhysReg) const</code></pre></h3><h4>Description</h4><p>Returns false if we can&apos;t guarantee that Physreg, specified as an IR asm clobber constraint, will be preserved across the statement.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L480">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:480</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp;<b> MF</b></dt><dt class="is-family-code">unsigned int<b> PhysReg</b></dt></dl><h3 id="AB871B1BE7BB47C9"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#AB871B1BE7BB47C9">¶</a><code class="hdoc-function-code language-cpp">virtual bool isCalleeSavedPhysReg(
    unsigned int PhysReg,
    const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp; MF) const</code></pre></h3><h4>Description</h4><p>This is a wrapper around getCallPreservedMask(). Return true if the register is preserved after the call.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L506">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:506</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> PhysReg</b></dt><dt class="is-family-code">const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp;<b> MF</b></dt></dl><h3 id="C8C565690DC6AA59"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C8C565690DC6AA59">¶</a><code class="hdoc-function-code language-cpp">virtual bool isCallerPreservedPhysReg(
    unsigned int PhysReg,
    const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp; MF) const</code></pre></h3><h4>Description</h4><p>Physical registers that may be modified within a function but are guaranteed to be restored before any uses. This is useful for targets that have call sequences where a GOT register may be updated by the caller prior to a call and is guaranteed to be restored (also by the caller) after the call.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L499">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:499</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> PhysReg</b></dt><dt class="is-family-code">const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp;<b> MF</b></dt></dl><h3 id="1796010CA7183E08"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#1796010CA7183E08">¶</a><code class="hdoc-function-code language-cpp">virtual bool isConstantPhysReg(
    unsigned int PhysReg) const</code></pre></h3><h4>Description</h4><p>Returns true if PhysReg is unallocatable and constant throughout the function.  Used by MachineRegisterInfo::isConstantPhysReg().</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L487">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:487</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> PhysReg</b></dt></dl><h3 id="998073DA5E3AE0DC"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#998073DA5E3AE0DC">¶</a><code class="hdoc-function-code language-cpp">virtual bool isDivergentRegClass(
    const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>* RC) const</code></pre></h3><h4>Description</h4><p>Returns true if the register class is considered divergent.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L490">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:490</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*<b> RC</b></dt></dl><h3 id="3D21ED8434545A93"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#3D21ED8434545A93">¶</a><code class="hdoc-function-code language-cpp">virtual bool isFrameOffsetLegal(
    const <a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>* MI,
    unsigned int BaseReg,
    int64_t Offset) const</code></pre></h3><h4>Description</h4><p>Determine whether a given base register plus offset immediate is encodable to resolve a frame index.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L903">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:903</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>*<b> MI</b></dt><dt class="is-family-code">unsigned int<b> BaseReg</b></dt><dt class="is-family-code">int64_t<b> Offset</b></dt></dl><h3 id="C9D6CAF42F7E44C7"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C9D6CAF42F7E44C7">¶</a><code class="hdoc-function-code language-cpp">bool isInAllocatableClass(
    unsigned int RegNo) const</code></pre></h3><h4>Description</h4><p>Return true if the register is in the allocation of any register class.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L332">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:332</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> RegNo</b></dt></dl><h3 id="198802B9658D455B"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#198802B9658D455B">¶</a><code class="hdoc-function-code language-cpp">bool isTypeLegalForClass(
    const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>&amp; RC,
    <a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> T) const</code></pre></h3><h4>Description</h4><p>Return true if the given TargetRegisterClass has the ValueType T.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L288">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:288</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>&amp;<b> RC</b></dt><dt class="is-family-code"><a href="r3BA4F8E68E4C1461.html">llvm::MVT</a><b> T</b></dt></dl><h3 id="EB520BE3C572AD7C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#EB520BE3C572AD7C">¶</a><code class="hdoc-function-code language-cpp">llvm::TargetRegisterInfo::vt_iterator
legalclasstypes_begin(
    const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>&amp; RC) const</code></pre></h3><h4>Description</h4><p>Loop over all of the value types that can be represented by values in the given register class.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L297">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:297</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>&amp;<b> RC</b></dt></dl><h3 id="1DEBFDFEC5695844"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#1DEBFDFEC5695844">¶</a><code class="hdoc-function-code language-cpp">llvm::TargetRegisterInfo::vt_iterator
legalclasstypes_end(
    const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>&amp; RC) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L301">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:301</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>&amp;<b> RC</b></dt></dl><h3 id="348310D52B758523"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#348310D52B758523">¶</a><code class="hdoc-function-code language-cpp">virtual unsigned int lookThruCopyLike(
    unsigned int SrcReg,
    const <a href="rFEED0093AAFD6DB4.html">llvm::MachineRegisterInfo</a>* MRI) const</code></pre></h3><h4>Description</h4><p>Returns the original SrcReg unless it is the target of a copy-like operation, in which case we chain backwards through all such operations to the ultimate source register.  If a physical register is encountered, we stop the search.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L408">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:408</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> SrcReg</b></dt><dt class="is-family-code">const <a href="rFEED0093AAFD6DB4.html">llvm::MachineRegisterInfo</a>*<b> MRI</b></dt></dl><h3 id="1E5F3BE36DCC3924"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#1E5F3BE36DCC3924">¶</a><code class="hdoc-function-code language-cpp">void markSuperRegs(<a href="r4821A6F4EC56E8B2.html">llvm::BitVector</a>&amp; RegisterSet,
                   unsigned int Reg) const</code></pre></h3><h4>Description</h4><p>Mark a register and all its aliases as reserved in the given set.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L963">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:963</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r4821A6F4EC56E8B2.html">llvm::BitVector</a>&amp;<b> RegisterSet</b></dt><dt class="is-family-code">unsigned int<b> Reg</b></dt></dl><h3 id="0F27EA6479C10214"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#0F27EA6479C10214">¶</a><code class="hdoc-function-code language-cpp">virtual void materializeFrameBaseRegister(
    <a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>* MBB,
    unsigned int BaseReg,
    int FrameIdx,
    int64_t Offset) const</code></pre></h3><h4>Description</h4><p>Insert defining instruction(s) for BaseReg to be a pointer to FrameIdx before insertion point I.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L887">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:887</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>*<b> MBB</b></dt><dt class="is-family-code">unsigned int<b> BaseReg</b></dt><dt class="is-family-code">int<b> FrameIdx</b></dt><dt class="is-family-code">int64_t<b> Offset</b></dt></dl><h3 id="26C2C8D965E5F14B"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#26C2C8D965E5F14B">¶</a><code class="hdoc-function-code language-cpp">virtual bool needsFrameBaseReg(
    <a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>* MI,
    int64_t Offset) const</code></pre></h3><h4>Description</h4><p>Returns true if the instruction&apos;s frame index reference would be better served by a base register other than FP or SP. Used by LocalStackFrameAllocation to determine which frame index references it should create new base registers for.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L881">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:881</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>*<b> MI</b></dt><dt class="is-family-code">int64_t<b> Offset</b></dt></dl><h3 id="F093E8584549A6E0"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F093E8584549A6E0">¶</a><code class="hdoc-function-code language-cpp">bool needsStackRealignment(
    const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp; MF) const</code></pre></h3><h4>Description</h4><p>True if storage within the function requires the stack pointer to be aligned more than the normal calling convention calls for. This cannot be overriden by the target, but canRealignStack can be overridden.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L868">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:868</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp;<b> MF</b></dt></dl><h3 id="B0F0ABDAC9A2A191"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B0F0ABDAC9A2A191">¶</a><code class="hdoc-function-code language-cpp">llvm::TargetRegisterInfo::regclass_iterator
regclass_begin() const</code></pre></h3><h4>Description</h4><p>Register class iterators</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L659">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:659</a></p><h3 id="D0942CEB51A215F3"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D0942CEB51A215F3">¶</a><code class="hdoc-function-code language-cpp">llvm::TargetRegisterInfo::regclass_iterator
regclass_end() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L660">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:660</a></p><h3 id="61CA0167D894B2E1"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#61CA0167D894B2E1">¶</a><code class="hdoc-function-code language-cpp"><a href="rB51FEED19D352440.html">iterator_range</a>&lt;
    llvm::TargetRegisterInfo::regclass_iterator&gt;
regclasses() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L661">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:661</a></p><h3 id="D1C2AA50EFB4EB5C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D1C2AA50EFB4EB5C">¶</a><code class="hdoc-function-code language-cpp">bool regmaskSubsetEqual(
    const uint32_t* mask0,
    const uint32_t* mask1) const</code></pre></h3><h4>Description</h4><p>Return true if all bits that are set in mask \p mask0 are also set in\p mask1.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L460">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:460</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const uint32_t*<b> mask0</b></dt><dt class="is-family-code">const uint32_t*<b> mask1</b></dt></dl><h3 id="FDE2C29D4EEA2628"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#FDE2C29D4EEA2628">¶</a><code class="hdoc-function-code language-cpp">bool regsOverlap(<a href="rD04632A218C37229.html">llvm::Register</a> regA,
                 <a href="rD04632A218C37229.html">llvm::Register</a> regB) const</code></pre></h3><h4>Description</h4><p>Returns true if the two registers are equal or alias each other. The registers may be virtual registers.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L380">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:380</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> regA</b></dt><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> regB</b></dt></dl><h3 id="31B7E540C52C4368"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#31B7E540C52C4368">¶</a><code class="hdoc-function-code language-cpp">virtual bool
requiresFrameIndexReplacementScavenging(
    const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp; MF) const</code></pre></h3><h4>Description</h4><p>Returns true if the target requires using the RegScavenger directly for frame elimination despite using requiresFrameIndexScavenging.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L834">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:834</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp;<b> MF</b></dt></dl><h3 id="67F6DF7FFE45A6D9"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#67F6DF7FFE45A6D9">¶</a><code class="hdoc-function-code language-cpp">virtual bool requiresFrameIndexScavenging(
    const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp; MF) const</code></pre></h3><h4>Description</h4><p>Returns true if the target requires post PEI scavenging of registers for materializing frame index constants.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L828">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:828</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp;<b> MF</b></dt></dl><h3 id="726909236CA460DE"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#726909236CA460DE">¶</a><code class="hdoc-function-code language-cpp">virtual bool requiresRegisterScavenging(
    const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp; MF) const</code></pre></h3><h4>Description</h4><p>Returns true if the target requires (and can make use of) the register scavenger.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L816">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:816</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp;<b> MF</b></dt></dl><h3 id="F15D6AD3079B2BA9"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F15D6AD3079B2BA9">¶</a><code class="hdoc-function-code language-cpp">virtual bool requiresVirtualBaseRegisters(
    const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp; MF) const</code></pre></h3><h4>Description</h4><p>Returns true if the target wants the LocalStackAllocation pass to be run and virtual base registers used for more efficient stack access.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L841">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:841</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp;<b> MF</b></dt></dl><h3 id="B02A8439BAE7AD99"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B02A8439BAE7AD99">¶</a><code class="hdoc-function-code language-cpp">virtual void resolveFrameIndex(
    <a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>&amp; MI,
    unsigned int BaseReg,
    int64_t Offset) const</code></pre></h3><h4>Description</h4><p>Resolve a frame index operand of an instruction to reference the indicated base register plus offset instead.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L896">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:896</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>&amp;<b> MI</b></dt><dt class="is-family-code">unsigned int<b> BaseReg</b></dt><dt class="is-family-code">int64_t<b> Offset</b></dt></dl><h3 id="CF46954E438A403B"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#CF46954E438A403B">¶</a><code class="hdoc-function-code language-cpp"><a href="rB06B022C6C05673F.html">llvm::LaneBitmask</a>
reverseComposeSubRegIndexLaneMask(
    unsigned int IdxA,
    <a href="rB06B022C6C05673F.html">llvm::LaneBitmask</a> LaneMask) const</code></pre></h3><h4>Description</h4><p>Transform a lanemask given for a virtual register to the corresponding lanemask before using subregister with index \p IdxA. This is the reverse of composeSubRegIndexLaneMask(), assuming Mask is a valie lane mask (no invalid bits set) the following holds: X0 = composeSubRegIndexLaneMask(Idx, Mask) X1 = reverseComposeSubRegIndexLaneMask(Idx, X0) =&gt; X1 == Mask</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L593">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:593</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> IdxA</b></dt><dt class="is-family-code"><a href="rB06B022C6C05673F.html">llvm::LaneBitmask</a><b> LaneMask</b></dt></dl><h3 id="EDCC213A11143BF9"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#EDCC213A11143BF9">¶</a><code class="hdoc-function-code language-cpp">virtual <a href="rB06B022C6C05673F.html">llvm::LaneBitmask</a>
reverseComposeSubRegIndexLaneMaskImpl(
    unsigned int,
    <a href="rB06B022C6C05673F.html">llvm::LaneBitmask</a>) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L616">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:616</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> </b></dt><dt class="is-family-code"><a href="rB06B022C6C05673F.html">llvm::LaneBitmask</a><b> </b></dt></dl><h3 id="987539AABE5F3271"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#987539AABE5F3271">¶</a><code class="hdoc-function-code language-cpp">virtual bool reverseLocalAssignment() const</code></pre></h3><h4>Description</h4><p>Allow the target to reverse allocation order of local live ranges. This will generally allocate shorter local live ranges first. For targets with many registers, this could reduce regalloc compile time by a large factor. It is disabled by default for three reasons: (1) Top-down allocation is simpler and easier to debug for targets that don&apos;t benefit from reversing the order. (2) Bottom-up allocation could result in poor evicition decisions on some targets affecting the performance of compiled code. (3) Bottom-up allocation is no longer guaranteed to optimally color.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L807">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:807</a></p><h3 id="F9723E17510041CE"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F9723E17510041CE">¶</a><code class="hdoc-function-code language-cpp">virtual bool saveScavengerRegister(
    <a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>&amp; MBB,
    int I,
    int&amp; UseMI,
    const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>* RC,
    unsigned int Reg) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L912">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:912</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>&amp;<b> MBB</b></dt><dt class="is-family-code">int<b> I</b></dt><dt class="is-family-code">int&amp;<b> UseMI</b></dt><dt class="is-family-code">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*<b> RC</b></dt><dt class="is-family-code">unsigned int<b> Reg</b></dt></dl><h3 id="E7188EFA6657ABB6"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E7188EFA6657ABB6">¶</a><code class="hdoc-function-code language-cpp">virtual bool shouldCoalesce(
    <a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>* MI,
    const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>* SrcRC,
    unsigned int SubReg,
    const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>* DstRC,
    unsigned int DstSubReg,
    const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>* NewRC,
    <a href="r43A712DB60885334.html">llvm::LiveIntervals</a>&amp; LIS) const</code></pre></h3><h4>Description</h4><p>SrcRC and DstRC will be morphed into NewRC if this returns true.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L946">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:946</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>*<b> MI</b></dt><dt class="is-family-code">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*<b> SrcRC</b></dt><dt class="is-family-code">unsigned int<b> SubReg</b></dt><dt class="is-family-code">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*<b> DstRC</b></dt><dt class="is-family-code">unsigned int<b> DstSubReg</b></dt><dt class="is-family-code">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*<b> NewRC</b></dt><dt class="is-family-code"><a href="r43A712DB60885334.html">llvm::LiveIntervals</a>&amp;<b> LIS</b></dt></dl><h3 id="88932226318F3B09"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#88932226318F3B09">¶</a><code class="hdoc-function-code language-cpp">virtual bool shouldRewriteCopySrc(
    const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>* DefRC,
    unsigned int DefSubReg,
    const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>* SrcRC,
    unsigned int SrcSubReg) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L534">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:534</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*<b> DefRC</b></dt><dt class="is-family-code">unsigned int<b> DefSubReg</b></dt><dt class="is-family-code">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*<b> SrcRC</b></dt><dt class="is-family-code">unsigned int<b> SrcSubReg</b></dt></dl><h3 id="ED67DBD8971F6410"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#ED67DBD8971F6410">¶</a><code class="hdoc-function-code language-cpp">virtual bool trackLivenessAfterRegAlloc(
    const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp; MF) const</code></pre></h3><h4>Description</h4><p>Returns true if the live-ins should be tracked after register allocation.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L857">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:857</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp;<b> MF</b></dt></dl><h3 id="4C6505FF7ADF40E7"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#4C6505FF7ADF40E7">¶</a><code class="hdoc-function-code language-cpp">virtual void updateRegAllocHint(
    unsigned int Reg,
    unsigned int NewReg,
    <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp; MF) const</code></pre></h3><h4>Description</h4><p>A callback to allow target a chance to update register allocation hints when a register is &quot;changed&quot; (e.g. coalesced) to another register. e.g. On ARM, some virtual registers should target register pairs, if one of pair is coalesced to another register, the allocation hint of the other half of the pair should be changed to point to the new register.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L793">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:793</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Reg</b></dt><dt class="is-family-code">unsigned int<b> NewReg</b></dt><dt class="is-family-code"><a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp;<b> MF</b></dt></dl><h3 id="7CCCF0FAAB5F3CFC"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#7CCCF0FAAB5F3CFC">¶</a><code class="hdoc-function-code language-cpp">virtual bool useFPForScavengingIndex(
    const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp; MF) const</code></pre></h3><h4>Description</h4><p>Returns true if the target wants to use frame pointer based accesses to spill to the scavenger emergency spill slot.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L822">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:822</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp;<b> MF</b></dt></dl><h3 id="D83FD8525C826981"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D83FD8525C826981">¶</a><code class="hdoc-function-code language-cpp">virtual ~TargetRegisterInfo()</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetRegisterInfo.h#L256">llvm/include/llvm/CodeGen/TargetRegisterInfo.h:256</a></p></main></div></div></div></section></div><footer class="footer"><p>Documentation for LLVM 10.0.0.</p><p>Generated by <a href="https://hdoc.io/">hdoc</a> version 1.4.0-hdocInternal on 2022-12-14T09:44:14 UTC.</p><p class="has-text-grey-light">19AD43E11B2996</p></footer></body></html>