
2024_09vl53lox.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000054ac  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000098  0800564c  0800564c  0000664c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080056e4  080056e4  00007060  2**0
                  CONTENTS
  4 .ARM          00000008  080056e4  080056e4  000066e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080056ec  080056ec  00007060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080056ec  080056ec  000066ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080056f0  080056f0  000066f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  080056f4  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000274  20000060  08005754  00007060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002d4  08005754  000072d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b7a1  00000000  00000000  00007090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001be4  00000000  00000000  00012831  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a88  00000000  00000000  00014418  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000837  00000000  00000000  00014ea0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016345  00000000  00000000  000156d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d8de  00000000  00000000  0002ba1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00089353  00000000  00000000  000392fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c264d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003220  00000000  00000000  000c2690  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  000c58b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000060 	.word	0x20000060
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005634 	.word	0x08005634

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000064 	.word	0x20000064
 80001dc:	08005634 	.word	0x08005634

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__gedf2>:
 8000608:	f04f 3cff 	mov.w	ip, #4294967295
 800060c:	e006      	b.n	800061c <__cmpdf2+0x4>
 800060e:	bf00      	nop

08000610 <__ledf2>:
 8000610:	f04f 0c01 	mov.w	ip, #1
 8000614:	e002      	b.n	800061c <__cmpdf2+0x4>
 8000616:	bf00      	nop

08000618 <__cmpdf2>:
 8000618:	f04f 0c01 	mov.w	ip, #1
 800061c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000620:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000624:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000628:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800062c:	bf18      	it	ne
 800062e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000632:	d01b      	beq.n	800066c <__cmpdf2+0x54>
 8000634:	b001      	add	sp, #4
 8000636:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800063a:	bf0c      	ite	eq
 800063c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000640:	ea91 0f03 	teqne	r1, r3
 8000644:	bf02      	ittt	eq
 8000646:	ea90 0f02 	teqeq	r0, r2
 800064a:	2000      	moveq	r0, #0
 800064c:	4770      	bxeq	lr
 800064e:	f110 0f00 	cmn.w	r0, #0
 8000652:	ea91 0f03 	teq	r1, r3
 8000656:	bf58      	it	pl
 8000658:	4299      	cmppl	r1, r3
 800065a:	bf08      	it	eq
 800065c:	4290      	cmpeq	r0, r2
 800065e:	bf2c      	ite	cs
 8000660:	17d8      	asrcs	r0, r3, #31
 8000662:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000666:	f040 0001 	orr.w	r0, r0, #1
 800066a:	4770      	bx	lr
 800066c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000670:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000674:	d102      	bne.n	800067c <__cmpdf2+0x64>
 8000676:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800067a:	d107      	bne.n	800068c <__cmpdf2+0x74>
 800067c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000680:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000684:	d1d6      	bne.n	8000634 <__cmpdf2+0x1c>
 8000686:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800068a:	d0d3      	beq.n	8000634 <__cmpdf2+0x1c>
 800068c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000690:	4770      	bx	lr
 8000692:	bf00      	nop

08000694 <__aeabi_cdrcmple>:
 8000694:	4684      	mov	ip, r0
 8000696:	4610      	mov	r0, r2
 8000698:	4662      	mov	r2, ip
 800069a:	468c      	mov	ip, r1
 800069c:	4619      	mov	r1, r3
 800069e:	4663      	mov	r3, ip
 80006a0:	e000      	b.n	80006a4 <__aeabi_cdcmpeq>
 80006a2:	bf00      	nop

080006a4 <__aeabi_cdcmpeq>:
 80006a4:	b501      	push	{r0, lr}
 80006a6:	f7ff ffb7 	bl	8000618 <__cmpdf2>
 80006aa:	2800      	cmp	r0, #0
 80006ac:	bf48      	it	mi
 80006ae:	f110 0f00 	cmnmi.w	r0, #0
 80006b2:	bd01      	pop	{r0, pc}

080006b4 <__aeabi_dcmpeq>:
 80006b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006b8:	f7ff fff4 	bl	80006a4 <__aeabi_cdcmpeq>
 80006bc:	bf0c      	ite	eq
 80006be:	2001      	moveq	r0, #1
 80006c0:	2000      	movne	r0, #0
 80006c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006c6:	bf00      	nop

080006c8 <__aeabi_dcmplt>:
 80006c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006cc:	f7ff ffea 	bl	80006a4 <__aeabi_cdcmpeq>
 80006d0:	bf34      	ite	cc
 80006d2:	2001      	movcc	r0, #1
 80006d4:	2000      	movcs	r0, #0
 80006d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006da:	bf00      	nop

080006dc <__aeabi_dcmple>:
 80006dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e0:	f7ff ffe0 	bl	80006a4 <__aeabi_cdcmpeq>
 80006e4:	bf94      	ite	ls
 80006e6:	2001      	movls	r0, #1
 80006e8:	2000      	movhi	r0, #0
 80006ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ee:	bf00      	nop

080006f0 <__aeabi_dcmpge>:
 80006f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006f4:	f7ff ffce 	bl	8000694 <__aeabi_cdrcmple>
 80006f8:	bf94      	ite	ls
 80006fa:	2001      	movls	r0, #1
 80006fc:	2000      	movhi	r0, #0
 80006fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000702:	bf00      	nop

08000704 <__aeabi_dcmpgt>:
 8000704:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000708:	f7ff ffc4 	bl	8000694 <__aeabi_cdrcmple>
 800070c:	bf34      	ite	cc
 800070e:	2001      	movcc	r0, #1
 8000710:	2000      	movcs	r0, #0
 8000712:	f85d fb08 	ldr.w	pc, [sp], #8
 8000716:	bf00      	nop

08000718 <__aeabi_uldivmod>:
 8000718:	b953      	cbnz	r3, 8000730 <__aeabi_uldivmod+0x18>
 800071a:	b94a      	cbnz	r2, 8000730 <__aeabi_uldivmod+0x18>
 800071c:	2900      	cmp	r1, #0
 800071e:	bf08      	it	eq
 8000720:	2800      	cmpeq	r0, #0
 8000722:	bf1c      	itt	ne
 8000724:	f04f 31ff 	movne.w	r1, #4294967295
 8000728:	f04f 30ff 	movne.w	r0, #4294967295
 800072c:	f000 b96a 	b.w	8000a04 <__aeabi_idiv0>
 8000730:	f1ad 0c08 	sub.w	ip, sp, #8
 8000734:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000738:	f000 f806 	bl	8000748 <__udivmoddi4>
 800073c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000740:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000744:	b004      	add	sp, #16
 8000746:	4770      	bx	lr

08000748 <__udivmoddi4>:
 8000748:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800074c:	9d08      	ldr	r5, [sp, #32]
 800074e:	460c      	mov	r4, r1
 8000750:	2b00      	cmp	r3, #0
 8000752:	d14e      	bne.n	80007f2 <__udivmoddi4+0xaa>
 8000754:	4694      	mov	ip, r2
 8000756:	458c      	cmp	ip, r1
 8000758:	4686      	mov	lr, r0
 800075a:	fab2 f282 	clz	r2, r2
 800075e:	d962      	bls.n	8000826 <__udivmoddi4+0xde>
 8000760:	b14a      	cbz	r2, 8000776 <__udivmoddi4+0x2e>
 8000762:	f1c2 0320 	rsb	r3, r2, #32
 8000766:	4091      	lsls	r1, r2
 8000768:	fa20 f303 	lsr.w	r3, r0, r3
 800076c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000770:	4319      	orrs	r1, r3
 8000772:	fa00 fe02 	lsl.w	lr, r0, r2
 8000776:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800077a:	fa1f f68c 	uxth.w	r6, ip
 800077e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000782:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000786:	fb07 1114 	mls	r1, r7, r4, r1
 800078a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800078e:	fb04 f106 	mul.w	r1, r4, r6
 8000792:	4299      	cmp	r1, r3
 8000794:	d90a      	bls.n	80007ac <__udivmoddi4+0x64>
 8000796:	eb1c 0303 	adds.w	r3, ip, r3
 800079a:	f104 30ff 	add.w	r0, r4, #4294967295
 800079e:	f080 8112 	bcs.w	80009c6 <__udivmoddi4+0x27e>
 80007a2:	4299      	cmp	r1, r3
 80007a4:	f240 810f 	bls.w	80009c6 <__udivmoddi4+0x27e>
 80007a8:	3c02      	subs	r4, #2
 80007aa:	4463      	add	r3, ip
 80007ac:	1a59      	subs	r1, r3, r1
 80007ae:	fa1f f38e 	uxth.w	r3, lr
 80007b2:	fbb1 f0f7 	udiv	r0, r1, r7
 80007b6:	fb07 1110 	mls	r1, r7, r0, r1
 80007ba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80007be:	fb00 f606 	mul.w	r6, r0, r6
 80007c2:	429e      	cmp	r6, r3
 80007c4:	d90a      	bls.n	80007dc <__udivmoddi4+0x94>
 80007c6:	eb1c 0303 	adds.w	r3, ip, r3
 80007ca:	f100 31ff 	add.w	r1, r0, #4294967295
 80007ce:	f080 80fc 	bcs.w	80009ca <__udivmoddi4+0x282>
 80007d2:	429e      	cmp	r6, r3
 80007d4:	f240 80f9 	bls.w	80009ca <__udivmoddi4+0x282>
 80007d8:	4463      	add	r3, ip
 80007da:	3802      	subs	r0, #2
 80007dc:	1b9b      	subs	r3, r3, r6
 80007de:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80007e2:	2100      	movs	r1, #0
 80007e4:	b11d      	cbz	r5, 80007ee <__udivmoddi4+0xa6>
 80007e6:	40d3      	lsrs	r3, r2
 80007e8:	2200      	movs	r2, #0
 80007ea:	e9c5 3200 	strd	r3, r2, [r5]
 80007ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007f2:	428b      	cmp	r3, r1
 80007f4:	d905      	bls.n	8000802 <__udivmoddi4+0xba>
 80007f6:	b10d      	cbz	r5, 80007fc <__udivmoddi4+0xb4>
 80007f8:	e9c5 0100 	strd	r0, r1, [r5]
 80007fc:	2100      	movs	r1, #0
 80007fe:	4608      	mov	r0, r1
 8000800:	e7f5      	b.n	80007ee <__udivmoddi4+0xa6>
 8000802:	fab3 f183 	clz	r1, r3
 8000806:	2900      	cmp	r1, #0
 8000808:	d146      	bne.n	8000898 <__udivmoddi4+0x150>
 800080a:	42a3      	cmp	r3, r4
 800080c:	d302      	bcc.n	8000814 <__udivmoddi4+0xcc>
 800080e:	4290      	cmp	r0, r2
 8000810:	f0c0 80f0 	bcc.w	80009f4 <__udivmoddi4+0x2ac>
 8000814:	1a86      	subs	r6, r0, r2
 8000816:	eb64 0303 	sbc.w	r3, r4, r3
 800081a:	2001      	movs	r0, #1
 800081c:	2d00      	cmp	r5, #0
 800081e:	d0e6      	beq.n	80007ee <__udivmoddi4+0xa6>
 8000820:	e9c5 6300 	strd	r6, r3, [r5]
 8000824:	e7e3      	b.n	80007ee <__udivmoddi4+0xa6>
 8000826:	2a00      	cmp	r2, #0
 8000828:	f040 8090 	bne.w	800094c <__udivmoddi4+0x204>
 800082c:	eba1 040c 	sub.w	r4, r1, ip
 8000830:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000834:	fa1f f78c 	uxth.w	r7, ip
 8000838:	2101      	movs	r1, #1
 800083a:	fbb4 f6f8 	udiv	r6, r4, r8
 800083e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000842:	fb08 4416 	mls	r4, r8, r6, r4
 8000846:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800084a:	fb07 f006 	mul.w	r0, r7, r6
 800084e:	4298      	cmp	r0, r3
 8000850:	d908      	bls.n	8000864 <__udivmoddi4+0x11c>
 8000852:	eb1c 0303 	adds.w	r3, ip, r3
 8000856:	f106 34ff 	add.w	r4, r6, #4294967295
 800085a:	d202      	bcs.n	8000862 <__udivmoddi4+0x11a>
 800085c:	4298      	cmp	r0, r3
 800085e:	f200 80cd 	bhi.w	80009fc <__udivmoddi4+0x2b4>
 8000862:	4626      	mov	r6, r4
 8000864:	1a1c      	subs	r4, r3, r0
 8000866:	fa1f f38e 	uxth.w	r3, lr
 800086a:	fbb4 f0f8 	udiv	r0, r4, r8
 800086e:	fb08 4410 	mls	r4, r8, r0, r4
 8000872:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000876:	fb00 f707 	mul.w	r7, r0, r7
 800087a:	429f      	cmp	r7, r3
 800087c:	d908      	bls.n	8000890 <__udivmoddi4+0x148>
 800087e:	eb1c 0303 	adds.w	r3, ip, r3
 8000882:	f100 34ff 	add.w	r4, r0, #4294967295
 8000886:	d202      	bcs.n	800088e <__udivmoddi4+0x146>
 8000888:	429f      	cmp	r7, r3
 800088a:	f200 80b0 	bhi.w	80009ee <__udivmoddi4+0x2a6>
 800088e:	4620      	mov	r0, r4
 8000890:	1bdb      	subs	r3, r3, r7
 8000892:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000896:	e7a5      	b.n	80007e4 <__udivmoddi4+0x9c>
 8000898:	f1c1 0620 	rsb	r6, r1, #32
 800089c:	408b      	lsls	r3, r1
 800089e:	fa22 f706 	lsr.w	r7, r2, r6
 80008a2:	431f      	orrs	r7, r3
 80008a4:	fa20 fc06 	lsr.w	ip, r0, r6
 80008a8:	fa04 f301 	lsl.w	r3, r4, r1
 80008ac:	ea43 030c 	orr.w	r3, r3, ip
 80008b0:	40f4      	lsrs	r4, r6
 80008b2:	fa00 f801 	lsl.w	r8, r0, r1
 80008b6:	0c38      	lsrs	r0, r7, #16
 80008b8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80008bc:	fbb4 fef0 	udiv	lr, r4, r0
 80008c0:	fa1f fc87 	uxth.w	ip, r7
 80008c4:	fb00 441e 	mls	r4, r0, lr, r4
 80008c8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80008cc:	fb0e f90c 	mul.w	r9, lr, ip
 80008d0:	45a1      	cmp	r9, r4
 80008d2:	fa02 f201 	lsl.w	r2, r2, r1
 80008d6:	d90a      	bls.n	80008ee <__udivmoddi4+0x1a6>
 80008d8:	193c      	adds	r4, r7, r4
 80008da:	f10e 3aff 	add.w	sl, lr, #4294967295
 80008de:	f080 8084 	bcs.w	80009ea <__udivmoddi4+0x2a2>
 80008e2:	45a1      	cmp	r9, r4
 80008e4:	f240 8081 	bls.w	80009ea <__udivmoddi4+0x2a2>
 80008e8:	f1ae 0e02 	sub.w	lr, lr, #2
 80008ec:	443c      	add	r4, r7
 80008ee:	eba4 0409 	sub.w	r4, r4, r9
 80008f2:	fa1f f983 	uxth.w	r9, r3
 80008f6:	fbb4 f3f0 	udiv	r3, r4, r0
 80008fa:	fb00 4413 	mls	r4, r0, r3, r4
 80008fe:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000902:	fb03 fc0c 	mul.w	ip, r3, ip
 8000906:	45a4      	cmp	ip, r4
 8000908:	d907      	bls.n	800091a <__udivmoddi4+0x1d2>
 800090a:	193c      	adds	r4, r7, r4
 800090c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000910:	d267      	bcs.n	80009e2 <__udivmoddi4+0x29a>
 8000912:	45a4      	cmp	ip, r4
 8000914:	d965      	bls.n	80009e2 <__udivmoddi4+0x29a>
 8000916:	3b02      	subs	r3, #2
 8000918:	443c      	add	r4, r7
 800091a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800091e:	fba0 9302 	umull	r9, r3, r0, r2
 8000922:	eba4 040c 	sub.w	r4, r4, ip
 8000926:	429c      	cmp	r4, r3
 8000928:	46ce      	mov	lr, r9
 800092a:	469c      	mov	ip, r3
 800092c:	d351      	bcc.n	80009d2 <__udivmoddi4+0x28a>
 800092e:	d04e      	beq.n	80009ce <__udivmoddi4+0x286>
 8000930:	b155      	cbz	r5, 8000948 <__udivmoddi4+0x200>
 8000932:	ebb8 030e 	subs.w	r3, r8, lr
 8000936:	eb64 040c 	sbc.w	r4, r4, ip
 800093a:	fa04 f606 	lsl.w	r6, r4, r6
 800093e:	40cb      	lsrs	r3, r1
 8000940:	431e      	orrs	r6, r3
 8000942:	40cc      	lsrs	r4, r1
 8000944:	e9c5 6400 	strd	r6, r4, [r5]
 8000948:	2100      	movs	r1, #0
 800094a:	e750      	b.n	80007ee <__udivmoddi4+0xa6>
 800094c:	f1c2 0320 	rsb	r3, r2, #32
 8000950:	fa20 f103 	lsr.w	r1, r0, r3
 8000954:	fa0c fc02 	lsl.w	ip, ip, r2
 8000958:	fa24 f303 	lsr.w	r3, r4, r3
 800095c:	4094      	lsls	r4, r2
 800095e:	430c      	orrs	r4, r1
 8000960:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000964:	fa00 fe02 	lsl.w	lr, r0, r2
 8000968:	fa1f f78c 	uxth.w	r7, ip
 800096c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000970:	fb08 3110 	mls	r1, r8, r0, r3
 8000974:	0c23      	lsrs	r3, r4, #16
 8000976:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800097a:	fb00 f107 	mul.w	r1, r0, r7
 800097e:	4299      	cmp	r1, r3
 8000980:	d908      	bls.n	8000994 <__udivmoddi4+0x24c>
 8000982:	eb1c 0303 	adds.w	r3, ip, r3
 8000986:	f100 36ff 	add.w	r6, r0, #4294967295
 800098a:	d22c      	bcs.n	80009e6 <__udivmoddi4+0x29e>
 800098c:	4299      	cmp	r1, r3
 800098e:	d92a      	bls.n	80009e6 <__udivmoddi4+0x29e>
 8000990:	3802      	subs	r0, #2
 8000992:	4463      	add	r3, ip
 8000994:	1a5b      	subs	r3, r3, r1
 8000996:	b2a4      	uxth	r4, r4
 8000998:	fbb3 f1f8 	udiv	r1, r3, r8
 800099c:	fb08 3311 	mls	r3, r8, r1, r3
 80009a0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80009a4:	fb01 f307 	mul.w	r3, r1, r7
 80009a8:	42a3      	cmp	r3, r4
 80009aa:	d908      	bls.n	80009be <__udivmoddi4+0x276>
 80009ac:	eb1c 0404 	adds.w	r4, ip, r4
 80009b0:	f101 36ff 	add.w	r6, r1, #4294967295
 80009b4:	d213      	bcs.n	80009de <__udivmoddi4+0x296>
 80009b6:	42a3      	cmp	r3, r4
 80009b8:	d911      	bls.n	80009de <__udivmoddi4+0x296>
 80009ba:	3902      	subs	r1, #2
 80009bc:	4464      	add	r4, ip
 80009be:	1ae4      	subs	r4, r4, r3
 80009c0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80009c4:	e739      	b.n	800083a <__udivmoddi4+0xf2>
 80009c6:	4604      	mov	r4, r0
 80009c8:	e6f0      	b.n	80007ac <__udivmoddi4+0x64>
 80009ca:	4608      	mov	r0, r1
 80009cc:	e706      	b.n	80007dc <__udivmoddi4+0x94>
 80009ce:	45c8      	cmp	r8, r9
 80009d0:	d2ae      	bcs.n	8000930 <__udivmoddi4+0x1e8>
 80009d2:	ebb9 0e02 	subs.w	lr, r9, r2
 80009d6:	eb63 0c07 	sbc.w	ip, r3, r7
 80009da:	3801      	subs	r0, #1
 80009dc:	e7a8      	b.n	8000930 <__udivmoddi4+0x1e8>
 80009de:	4631      	mov	r1, r6
 80009e0:	e7ed      	b.n	80009be <__udivmoddi4+0x276>
 80009e2:	4603      	mov	r3, r0
 80009e4:	e799      	b.n	800091a <__udivmoddi4+0x1d2>
 80009e6:	4630      	mov	r0, r6
 80009e8:	e7d4      	b.n	8000994 <__udivmoddi4+0x24c>
 80009ea:	46d6      	mov	lr, sl
 80009ec:	e77f      	b.n	80008ee <__udivmoddi4+0x1a6>
 80009ee:	4463      	add	r3, ip
 80009f0:	3802      	subs	r0, #2
 80009f2:	e74d      	b.n	8000890 <__udivmoddi4+0x148>
 80009f4:	4606      	mov	r6, r0
 80009f6:	4623      	mov	r3, r4
 80009f8:	4608      	mov	r0, r1
 80009fa:	e70f      	b.n	800081c <__udivmoddi4+0xd4>
 80009fc:	3e02      	subs	r6, #2
 80009fe:	4463      	add	r3, ip
 8000a00:	e730      	b.n	8000864 <__udivmoddi4+0x11c>
 8000a02:	bf00      	nop

08000a04 <__aeabi_idiv0>:
 8000a04:	4770      	bx	lr
 8000a06:	bf00      	nop

08000a08 <Lcd_create>:
 */
Lcd_HandleTypeDef Lcd_create(
		Lcd_PortType port[], Lcd_PinType pin[],
		Lcd_PortType rs_port, Lcd_PinType rs_pin,
		Lcd_PortType en_port, Lcd_PinType en_pin, Lcd_ModeTypeDef mode)
{
 8000a08:	b5b0      	push	{r4, r5, r7, lr}
 8000a0a:	b08a      	sub	sp, #40	@ 0x28
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	60f8      	str	r0, [r7, #12]
 8000a10:	60b9      	str	r1, [r7, #8]
 8000a12:	607a      	str	r2, [r7, #4]
 8000a14:	603b      	str	r3, [r7, #0]
	Lcd_HandleTypeDef lcd;

	lcd.mode = mode;
 8000a16:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8000a1a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

	lcd.en_pin = en_pin;
 8000a1e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8000a22:	84bb      	strh	r3, [r7, #36]	@ 0x24
	lcd.en_port = en_port;
 8000a24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000a26:	623b      	str	r3, [r7, #32]

	lcd.rs_pin = rs_pin;
 8000a28:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8000a2a:	83bb      	strh	r3, [r7, #28]
	lcd.rs_port = rs_port;
 8000a2c:	683b      	ldr	r3, [r7, #0]
 8000a2e:	61bb      	str	r3, [r7, #24]

	lcd.data_pin = pin;
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	617b      	str	r3, [r7, #20]
	lcd.data_port = port;
 8000a34:	68bb      	ldr	r3, [r7, #8]
 8000a36:	613b      	str	r3, [r7, #16]

	Lcd_init(&lcd);
 8000a38:	f107 0310 	add.w	r3, r7, #16
 8000a3c:	4618      	mov	r0, r3
 8000a3e:	f000 f80e 	bl	8000a5e <Lcd_init>

	return lcd;
 8000a42:	68fb      	ldr	r3, [r7, #12]
 8000a44:	461d      	mov	r5, r3
 8000a46:	f107 0410 	add.w	r4, r7, #16
 8000a4a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000a4c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000a4e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000a52:	e885 0003 	stmia.w	r5, {r0, r1}
}
 8000a56:	68f8      	ldr	r0, [r7, #12]
 8000a58:	3728      	adds	r7, #40	@ 0x28
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bdb0      	pop	{r4, r5, r7, pc}

08000a5e <Lcd_init>:

/**
 * Initialize 16x2-lcd without cursor
 */
void Lcd_init(Lcd_HandleTypeDef * lcd)
{
 8000a5e:	b580      	push	{r7, lr}
 8000a60:	b082      	sub	sp, #8
 8000a62:	af00      	add	r7, sp, #0
 8000a64:	6078      	str	r0, [r7, #4]
	if(lcd->mode == LCD_4_BIT_MODE)
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	7d9b      	ldrb	r3, [r3, #22]
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d10c      	bne.n	8000a88 <Lcd_init+0x2a>
	{
			lcd_write_command(lcd, 0x33);
 8000a6e:	2133      	movs	r1, #51	@ 0x33
 8000a70:	6878      	ldr	r0, [r7, #4]
 8000a72:	f000 f86f 	bl	8000b54 <lcd_write_command>
			lcd_write_command(lcd, 0x32);
 8000a76:	2132      	movs	r1, #50	@ 0x32
 8000a78:	6878      	ldr	r0, [r7, #4]
 8000a7a:	f000 f86b 	bl	8000b54 <lcd_write_command>
			lcd_write_command(lcd, FUNCTION_SET | OPT_N);				// 4-bit mode
 8000a7e:	2128      	movs	r1, #40	@ 0x28
 8000a80:	6878      	ldr	r0, [r7, #4]
 8000a82:	f000 f867 	bl	8000b54 <lcd_write_command>
 8000a86:	e003      	b.n	8000a90 <Lcd_init+0x32>
	}
	else
		lcd_write_command(lcd, FUNCTION_SET | OPT_DL | OPT_N);
 8000a88:	2138      	movs	r1, #56	@ 0x38
 8000a8a:	6878      	ldr	r0, [r7, #4]
 8000a8c:	f000 f862 	bl	8000b54 <lcd_write_command>


	lcd_write_command(lcd, CLEAR_DISPLAY);						// Clear screen
 8000a90:	2101      	movs	r1, #1
 8000a92:	6878      	ldr	r0, [r7, #4]
 8000a94:	f000 f85e 	bl	8000b54 <lcd_write_command>
	lcd_write_command(lcd, DISPLAY_ON_OFF_CONTROL | OPT_D);		// Lcd-on, cursor-off, no-blink
 8000a98:	210c      	movs	r1, #12
 8000a9a:	6878      	ldr	r0, [r7, #4]
 8000a9c:	f000 f85a 	bl	8000b54 <lcd_write_command>
	lcd_write_command(lcd, ENTRY_MODE_SET | OPT_INC);			// Increment cursor
 8000aa0:	2106      	movs	r1, #6
 8000aa2:	6878      	ldr	r0, [r7, #4]
 8000aa4:	f000 f856 	bl	8000b54 <lcd_write_command>
}
 8000aa8:	bf00      	nop
 8000aaa:	3708      	adds	r7, #8
 8000aac:	46bd      	mov	sp, r7
 8000aae:	bd80      	pop	{r7, pc}

08000ab0 <Lcd_int>:

/**
 * Write a number on the current position
 */
void Lcd_int(Lcd_HandleTypeDef * lcd, int number)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b086      	sub	sp, #24
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
 8000ab8:	6039      	str	r1, [r7, #0]
	char buffer[11];
	sprintf(buffer, "%d", number);
 8000aba:	f107 030c 	add.w	r3, r7, #12
 8000abe:	683a      	ldr	r2, [r7, #0]
 8000ac0:	4906      	ldr	r1, [pc, #24]	@ (8000adc <Lcd_int+0x2c>)
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	f004 f916 	bl	8004cf4 <siprintf>

	Lcd_string(lcd, buffer);
 8000ac8:	f107 030c 	add.w	r3, r7, #12
 8000acc:	4619      	mov	r1, r3
 8000ace:	6878      	ldr	r0, [r7, #4]
 8000ad0:	f000 f806 	bl	8000ae0 <Lcd_string>
}
 8000ad4:	bf00      	nop
 8000ad6:	3718      	adds	r7, #24
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bd80      	pop	{r7, pc}
 8000adc:	0800564c 	.word	0x0800564c

08000ae0 <Lcd_string>:

/**
 * Write a string on the current position
 */
void Lcd_string(Lcd_HandleTypeDef * lcd, char * string)
{
 8000ae0:	b590      	push	{r4, r7, lr}
 8000ae2:	b085      	sub	sp, #20
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
 8000ae8:	6039      	str	r1, [r7, #0]
	for(uint8_t i = 0; i < strlen(string); i++)
 8000aea:	2300      	movs	r3, #0
 8000aec:	73fb      	strb	r3, [r7, #15]
 8000aee:	e00a      	b.n	8000b06 <Lcd_string+0x26>
	{
		lcd_write_data(lcd, string[i]);
 8000af0:	7bfb      	ldrb	r3, [r7, #15]
 8000af2:	683a      	ldr	r2, [r7, #0]
 8000af4:	4413      	add	r3, r2
 8000af6:	781b      	ldrb	r3, [r3, #0]
 8000af8:	4619      	mov	r1, r3
 8000afa:	6878      	ldr	r0, [r7, #4]
 8000afc:	f000 f858 	bl	8000bb0 <lcd_write_data>
	for(uint8_t i = 0; i < strlen(string); i++)
 8000b00:	7bfb      	ldrb	r3, [r7, #15]
 8000b02:	3301      	adds	r3, #1
 8000b04:	73fb      	strb	r3, [r7, #15]
 8000b06:	7bfc      	ldrb	r4, [r7, #15]
 8000b08:	6838      	ldr	r0, [r7, #0]
 8000b0a:	f7ff fb69 	bl	80001e0 <strlen>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	429c      	cmp	r4, r3
 8000b12:	d3ed      	bcc.n	8000af0 <Lcd_string+0x10>
	}
}
 8000b14:	bf00      	nop
 8000b16:	bf00      	nop
 8000b18:	3714      	adds	r7, #20
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bd90      	pop	{r4, r7, pc}
	...

08000b20 <Lcd_cursor>:

/**
 * Set the cursor position
 */
void Lcd_cursor(Lcd_HandleTypeDef * lcd, uint8_t row, uint8_t col)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b082      	sub	sp, #8
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
 8000b28:	460b      	mov	r3, r1
 8000b2a:	70fb      	strb	r3, [r7, #3]
 8000b2c:	4613      	mov	r3, r2
 8000b2e:	70bb      	strb	r3, [r7, #2]
	#ifdef LCD20xN
	lcd_write_command(lcd, SET_DDRAM_ADDR + ROW_20[row] + col);
	#endif

	#ifdef LCD16xN
	lcd_write_command(lcd, SET_DDRAM_ADDR + ROW_16[row] + col);
 8000b30:	78fb      	ldrb	r3, [r7, #3]
 8000b32:	4a07      	ldr	r2, [pc, #28]	@ (8000b50 <Lcd_cursor+0x30>)
 8000b34:	5cd2      	ldrb	r2, [r2, r3]
 8000b36:	78bb      	ldrb	r3, [r7, #2]
 8000b38:	4413      	add	r3, r2
 8000b3a:	b2db      	uxtb	r3, r3
 8000b3c:	3b80      	subs	r3, #128	@ 0x80
 8000b3e:	b2db      	uxtb	r3, r3
 8000b40:	4619      	mov	r1, r3
 8000b42:	6878      	ldr	r0, [r7, #4]
 8000b44:	f000 f806 	bl	8000b54 <lcd_write_command>
	#endif
}
 8000b48:	bf00      	nop
 8000b4a:	3708      	adds	r7, #8
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	bd80      	pop	{r7, pc}
 8000b50:	08005694 	.word	0x08005694

08000b54 <lcd_write_command>:

/**
 * Write a byte to the command register
 */
void lcd_write_command(Lcd_HandleTypeDef * lcd, uint8_t command)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b082      	sub	sp, #8
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]
 8000b5c:	460b      	mov	r3, r1
 8000b5e:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->rs_port, lcd->rs_pin, LCD_COMMAND_REG);		// Write to command register
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	6898      	ldr	r0, [r3, #8]
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	899b      	ldrh	r3, [r3, #12]
 8000b68:	2200      	movs	r2, #0
 8000b6a:	4619      	mov	r1, r3
 8000b6c:	f001 ffe0 	bl	8002b30 <HAL_GPIO_WritePin>

	if(lcd->mode == LCD_4_BIT_MODE)
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	7d9b      	ldrb	r3, [r3, #22]
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d111      	bne.n	8000b9c <lcd_write_command+0x48>
	{
		lcd_write(lcd, (command >> 4), LCD_NIB);
 8000b78:	78fb      	ldrb	r3, [r7, #3]
 8000b7a:	091b      	lsrs	r3, r3, #4
 8000b7c:	b2db      	uxtb	r3, r3
 8000b7e:	2204      	movs	r2, #4
 8000b80:	4619      	mov	r1, r3
 8000b82:	6878      	ldr	r0, [r7, #4]
 8000b84:	f000 f842 	bl	8000c0c <lcd_write>
		lcd_write(lcd, command & 0x0F, LCD_NIB);
 8000b88:	78fb      	ldrb	r3, [r7, #3]
 8000b8a:	f003 030f 	and.w	r3, r3, #15
 8000b8e:	b2db      	uxtb	r3, r3
 8000b90:	2204      	movs	r2, #4
 8000b92:	4619      	mov	r1, r3
 8000b94:	6878      	ldr	r0, [r7, #4]
 8000b96:	f000 f839 	bl	8000c0c <lcd_write>
	else
	{
		lcd_write(lcd, command, LCD_BYTE);
	}

}
 8000b9a:	e005      	b.n	8000ba8 <lcd_write_command+0x54>
		lcd_write(lcd, command, LCD_BYTE);
 8000b9c:	78fb      	ldrb	r3, [r7, #3]
 8000b9e:	2208      	movs	r2, #8
 8000ba0:	4619      	mov	r1, r3
 8000ba2:	6878      	ldr	r0, [r7, #4]
 8000ba4:	f000 f832 	bl	8000c0c <lcd_write>
}
 8000ba8:	bf00      	nop
 8000baa:	3708      	adds	r7, #8
 8000bac:	46bd      	mov	sp, r7
 8000bae:	bd80      	pop	{r7, pc}

08000bb0 <lcd_write_data>:

/**
 * Write a byte to the data register
 */
void lcd_write_data(Lcd_HandleTypeDef * lcd, uint8_t data)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b082      	sub	sp, #8
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
 8000bb8:	460b      	mov	r3, r1
 8000bba:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->rs_port, lcd->rs_pin, LCD_DATA_REG);			// Write to data register
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	6898      	ldr	r0, [r3, #8]
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	899b      	ldrh	r3, [r3, #12]
 8000bc4:	2201      	movs	r2, #1
 8000bc6:	4619      	mov	r1, r3
 8000bc8:	f001 ffb2 	bl	8002b30 <HAL_GPIO_WritePin>

	if(lcd->mode == LCD_4_BIT_MODE)
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	7d9b      	ldrb	r3, [r3, #22]
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d111      	bne.n	8000bf8 <lcd_write_data+0x48>
	{
		lcd_write(lcd, data >> 4, LCD_NIB);
 8000bd4:	78fb      	ldrb	r3, [r7, #3]
 8000bd6:	091b      	lsrs	r3, r3, #4
 8000bd8:	b2db      	uxtb	r3, r3
 8000bda:	2204      	movs	r2, #4
 8000bdc:	4619      	mov	r1, r3
 8000bde:	6878      	ldr	r0, [r7, #4]
 8000be0:	f000 f814 	bl	8000c0c <lcd_write>
		lcd_write(lcd, data & 0x0F, LCD_NIB);
 8000be4:	78fb      	ldrb	r3, [r7, #3]
 8000be6:	f003 030f 	and.w	r3, r3, #15
 8000bea:	b2db      	uxtb	r3, r3
 8000bec:	2204      	movs	r2, #4
 8000bee:	4619      	mov	r1, r3
 8000bf0:	6878      	ldr	r0, [r7, #4]
 8000bf2:	f000 f80b 	bl	8000c0c <lcd_write>
	else
	{
		lcd_write(lcd, data, LCD_BYTE);
	}

}
 8000bf6:	e005      	b.n	8000c04 <lcd_write_data+0x54>
		lcd_write(lcd, data, LCD_BYTE);
 8000bf8:	78fb      	ldrb	r3, [r7, #3]
 8000bfa:	2208      	movs	r2, #8
 8000bfc:	4619      	mov	r1, r3
 8000bfe:	6878      	ldr	r0, [r7, #4]
 8000c00:	f000 f804 	bl	8000c0c <lcd_write>
}
 8000c04:	bf00      	nop
 8000c06:	3708      	adds	r7, #8
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	bd80      	pop	{r7, pc}

08000c0c <lcd_write>:

/**
 * Set len bits on the bus and toggle the enable line
 */
void lcd_write(Lcd_HandleTypeDef * lcd, uint8_t data, uint8_t len)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b084      	sub	sp, #16
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
 8000c14:	460b      	mov	r3, r1
 8000c16:	70fb      	strb	r3, [r7, #3]
 8000c18:	4613      	mov	r3, r2
 8000c1a:	70bb      	strb	r3, [r7, #2]
	for(uint8_t i = 0; i < len; i++)
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	73fb      	strb	r3, [r7, #15]
 8000c20:	e019      	b.n	8000c56 <lcd_write+0x4a>
	{
		HAL_GPIO_WritePin(lcd->data_port[i], lcd->data_pin[i], (data >> i) & 0x01);
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	681a      	ldr	r2, [r3, #0]
 8000c26:	7bfb      	ldrb	r3, [r7, #15]
 8000c28:	009b      	lsls	r3, r3, #2
 8000c2a:	4413      	add	r3, r2
 8000c2c:	6818      	ldr	r0, [r3, #0]
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	685a      	ldr	r2, [r3, #4]
 8000c32:	7bfb      	ldrb	r3, [r7, #15]
 8000c34:	005b      	lsls	r3, r3, #1
 8000c36:	4413      	add	r3, r2
 8000c38:	8819      	ldrh	r1, [r3, #0]
 8000c3a:	78fa      	ldrb	r2, [r7, #3]
 8000c3c:	7bfb      	ldrb	r3, [r7, #15]
 8000c3e:	fa42 f303 	asr.w	r3, r2, r3
 8000c42:	b2db      	uxtb	r3, r3
 8000c44:	f003 0301 	and.w	r3, r3, #1
 8000c48:	b2db      	uxtb	r3, r3
 8000c4a:	461a      	mov	r2, r3
 8000c4c:	f001 ff70 	bl	8002b30 <HAL_GPIO_WritePin>
	for(uint8_t i = 0; i < len; i++)
 8000c50:	7bfb      	ldrb	r3, [r7, #15]
 8000c52:	3301      	adds	r3, #1
 8000c54:	73fb      	strb	r3, [r7, #15]
 8000c56:	7bfa      	ldrb	r2, [r7, #15]
 8000c58:	78bb      	ldrb	r3, [r7, #2]
 8000c5a:	429a      	cmp	r2, r3
 8000c5c:	d3e1      	bcc.n	8000c22 <lcd_write+0x16>
	}

	HAL_GPIO_WritePin(lcd->en_port, lcd->en_pin, 1);
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	6918      	ldr	r0, [r3, #16]
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	8a9b      	ldrh	r3, [r3, #20]
 8000c66:	2201      	movs	r2, #1
 8000c68:	4619      	mov	r1, r3
 8000c6a:	f001 ff61 	bl	8002b30 <HAL_GPIO_WritePin>
	DELAY(1);
 8000c6e:	2001      	movs	r0, #1
 8000c70:	f001 fcd0 	bl	8002614 <HAL_Delay>
	HAL_GPIO_WritePin(lcd->en_port, lcd->en_pin, 0); 		// Data receive on falling edge
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	6918      	ldr	r0, [r3, #16]
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	8a9b      	ldrh	r3, [r3, #20]
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	4619      	mov	r1, r3
 8000c80:	f001 ff56 	bl	8002b30 <HAL_GPIO_WritePin>
 8000c84:	bf00      	nop
 8000c86:	3710      	adds	r7, #16
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	bd80      	pop	{r7, pc}

08000c8c <writeReg>:

//---------------------------------------------------------
// I2C communication Functions
//---------------------------------------------------------
// Write an 8-bit register
void writeReg(uint8_t reg, uint8_t value) {
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b086      	sub	sp, #24
 8000c90:	af04      	add	r7, sp, #16
 8000c92:	4603      	mov	r3, r0
 8000c94:	460a      	mov	r2, r1
 8000c96:	71fb      	strb	r3, [r7, #7]
 8000c98:	4613      	mov	r3, r2
 8000c9a:	71bb      	strb	r3, [r7, #6]

  msgBuffer[0] = value; // Assign the value to the buffer.
 8000c9c:	4a0c      	ldr	r2, [pc, #48]	@ (8000cd0 <writeReg+0x44>)
 8000c9e:	79bb      	ldrb	r3, [r7, #6]
 8000ca0:	7013      	strb	r3, [r2, #0]
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, 1, I2C_TIMEOUT);
 8000ca2:	4b0c      	ldr	r3, [pc, #48]	@ (8000cd4 <writeReg+0x48>)
 8000ca4:	781b      	ldrb	r3, [r3, #0]
 8000ca6:	4619      	mov	r1, r3
 8000ca8:	79fb      	ldrb	r3, [r7, #7]
 8000caa:	b29a      	uxth	r2, r3
 8000cac:	2364      	movs	r3, #100	@ 0x64
 8000cae:	9302      	str	r3, [sp, #8]
 8000cb0:	2301      	movs	r3, #1
 8000cb2:	9301      	str	r3, [sp, #4]
 8000cb4:	4b06      	ldr	r3, [pc, #24]	@ (8000cd0 <writeReg+0x44>)
 8000cb6:	9300      	str	r3, [sp, #0]
 8000cb8:	2301      	movs	r3, #1
 8000cba:	4807      	ldr	r0, [pc, #28]	@ (8000cd8 <writeReg+0x4c>)
 8000cbc:	f002 f896 	bl	8002dec <HAL_I2C_Mem_Write>
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	461a      	mov	r2, r3
 8000cc4:	4b05      	ldr	r3, [pc, #20]	@ (8000cdc <writeReg+0x50>)
 8000cc6:	701a      	strb	r2, [r3, #0]
}
 8000cc8:	bf00      	nop
 8000cca:	3708      	adds	r7, #8
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bd80      	pop	{r7, pc}
 8000cd0:	200000dc 	.word	0x200000dc
 8000cd4:	20000000 	.word	0x20000000
 8000cd8:	20000088 	.word	0x20000088
 8000cdc:	200000e0 	.word	0x200000e0

08000ce0 <writeReg16Bit>:

// Write a 16-bit register
void writeReg16Bit(uint8_t reg, uint16_t value){
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b086      	sub	sp, #24
 8000ce4:	af04      	add	r7, sp, #16
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	460a      	mov	r2, r1
 8000cea:	71fb      	strb	r3, [r7, #7]
 8000cec:	4613      	mov	r3, r2
 8000cee:	80bb      	strh	r3, [r7, #4]

  memcpy(msgBuffer, &value, 2); // Assign the value to the buffer.
 8000cf0:	88ba      	ldrh	r2, [r7, #4]
 8000cf2:	4b0c      	ldr	r3, [pc, #48]	@ (8000d24 <writeReg16Bit+0x44>)
 8000cf4:	801a      	strh	r2, [r3, #0]
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, 2, I2C_TIMEOUT);
 8000cf6:	4b0c      	ldr	r3, [pc, #48]	@ (8000d28 <writeReg16Bit+0x48>)
 8000cf8:	781b      	ldrb	r3, [r3, #0]
 8000cfa:	4619      	mov	r1, r3
 8000cfc:	79fb      	ldrb	r3, [r7, #7]
 8000cfe:	b29a      	uxth	r2, r3
 8000d00:	2364      	movs	r3, #100	@ 0x64
 8000d02:	9302      	str	r3, [sp, #8]
 8000d04:	2302      	movs	r3, #2
 8000d06:	9301      	str	r3, [sp, #4]
 8000d08:	4b06      	ldr	r3, [pc, #24]	@ (8000d24 <writeReg16Bit+0x44>)
 8000d0a:	9300      	str	r3, [sp, #0]
 8000d0c:	2301      	movs	r3, #1
 8000d0e:	4807      	ldr	r0, [pc, #28]	@ (8000d2c <writeReg16Bit+0x4c>)
 8000d10:	f002 f86c 	bl	8002dec <HAL_I2C_Mem_Write>
 8000d14:	4603      	mov	r3, r0
 8000d16:	461a      	mov	r2, r3
 8000d18:	4b05      	ldr	r3, [pc, #20]	@ (8000d30 <writeReg16Bit+0x50>)
 8000d1a:	701a      	strb	r2, [r3, #0]
}
 8000d1c:	bf00      	nop
 8000d1e:	3708      	adds	r7, #8
 8000d20:	46bd      	mov	sp, r7
 8000d22:	bd80      	pop	{r7, pc}
 8000d24:	200000dc 	.word	0x200000dc
 8000d28:	20000000 	.word	0x20000000
 8000d2c:	20000088 	.word	0x20000088
 8000d30:	200000e0 	.word	0x200000e0

08000d34 <readReg>:
  memcpy(msgBuffer, &value, 4); // Assign the value to the buffer.
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, 4, I2C_TIMEOUT);
}

// Read an 8-bit register
uint8_t readReg(uint8_t reg) {
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b088      	sub	sp, #32
 8000d38:	af04      	add	r7, sp, #16
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	71fb      	strb	r3, [r7, #7]
  uint8_t value;

  i2cStat = HAL_I2C_Mem_Read(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_READ, reg, 1, msgBuffer, 1, I2C_TIMEOUT);
 8000d3e:	4b0f      	ldr	r3, [pc, #60]	@ (8000d7c <readReg+0x48>)
 8000d40:	781b      	ldrb	r3, [r3, #0]
 8000d42:	f043 0301 	orr.w	r3, r3, #1
 8000d46:	b2db      	uxtb	r3, r3
 8000d48:	4619      	mov	r1, r3
 8000d4a:	79fb      	ldrb	r3, [r7, #7]
 8000d4c:	b29a      	uxth	r2, r3
 8000d4e:	2364      	movs	r3, #100	@ 0x64
 8000d50:	9302      	str	r3, [sp, #8]
 8000d52:	2301      	movs	r3, #1
 8000d54:	9301      	str	r3, [sp, #4]
 8000d56:	4b0a      	ldr	r3, [pc, #40]	@ (8000d80 <readReg+0x4c>)
 8000d58:	9300      	str	r3, [sp, #0]
 8000d5a:	2301      	movs	r3, #1
 8000d5c:	4809      	ldr	r0, [pc, #36]	@ (8000d84 <readReg+0x50>)
 8000d5e:	f002 f93f 	bl	8002fe0 <HAL_I2C_Mem_Read>
 8000d62:	4603      	mov	r3, r0
 8000d64:	461a      	mov	r2, r3
 8000d66:	4b08      	ldr	r3, [pc, #32]	@ (8000d88 <readReg+0x54>)
 8000d68:	701a      	strb	r2, [r3, #0]
  value = msgBuffer[0];
 8000d6a:	4b05      	ldr	r3, [pc, #20]	@ (8000d80 <readReg+0x4c>)
 8000d6c:	781b      	ldrb	r3, [r3, #0]
 8000d6e:	73fb      	strb	r3, [r7, #15]

  return value;
 8000d70:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d72:	4618      	mov	r0, r3
 8000d74:	3710      	adds	r7, #16
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bd80      	pop	{r7, pc}
 8000d7a:	bf00      	nop
 8000d7c:	20000000 	.word	0x20000000
 8000d80:	200000dc 	.word	0x200000dc
 8000d84:	20000088 	.word	0x20000088
 8000d88:	200000e0 	.word	0x200000e0

08000d8c <readReg16Bit>:

// Read a 16-bit register
uint16_t readReg16Bit(uint8_t reg) {
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b088      	sub	sp, #32
 8000d90:	af04      	add	r7, sp, #16
 8000d92:	4603      	mov	r3, r0
 8000d94:	71fb      	strb	r3, [r7, #7]
  uint16_t value;

  i2cStat = HAL_I2C_Mem_Read(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_READ, reg, 1, msgBuffer, 2, I2C_TIMEOUT);
 8000d96:	4b0f      	ldr	r3, [pc, #60]	@ (8000dd4 <readReg16Bit+0x48>)
 8000d98:	781b      	ldrb	r3, [r3, #0]
 8000d9a:	f043 0301 	orr.w	r3, r3, #1
 8000d9e:	b2db      	uxtb	r3, r3
 8000da0:	4619      	mov	r1, r3
 8000da2:	79fb      	ldrb	r3, [r7, #7]
 8000da4:	b29a      	uxth	r2, r3
 8000da6:	2364      	movs	r3, #100	@ 0x64
 8000da8:	9302      	str	r3, [sp, #8]
 8000daa:	2302      	movs	r3, #2
 8000dac:	9301      	str	r3, [sp, #4]
 8000dae:	4b0a      	ldr	r3, [pc, #40]	@ (8000dd8 <readReg16Bit+0x4c>)
 8000db0:	9300      	str	r3, [sp, #0]
 8000db2:	2301      	movs	r3, #1
 8000db4:	4809      	ldr	r0, [pc, #36]	@ (8000ddc <readReg16Bit+0x50>)
 8000db6:	f002 f913 	bl	8002fe0 <HAL_I2C_Mem_Read>
 8000dba:	4603      	mov	r3, r0
 8000dbc:	461a      	mov	r2, r3
 8000dbe:	4b08      	ldr	r3, [pc, #32]	@ (8000de0 <readReg16Bit+0x54>)
 8000dc0:	701a      	strb	r2, [r3, #0]
  memcpy(&value, msgBuffer, 2);
 8000dc2:	4b05      	ldr	r3, [pc, #20]	@ (8000dd8 <readReg16Bit+0x4c>)
 8000dc4:	881b      	ldrh	r3, [r3, #0]
 8000dc6:	81fb      	strh	r3, [r7, #14]

  return value;
 8000dc8:	89fb      	ldrh	r3, [r7, #14]
}
 8000dca:	4618      	mov	r0, r3
 8000dcc:	3710      	adds	r7, #16
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	bf00      	nop
 8000dd4:	20000000 	.word	0x20000000
 8000dd8:	200000dc 	.word	0x200000dc
 8000ddc:	20000088 	.word	0x20000088
 8000de0:	200000e0 	.word	0x200000e0

08000de4 <writeMulti>:
  return value;
}

// Write an arbitrary number of bytes from the given array to the sensor,
// starting at the given register
void writeMulti(uint8_t reg, uint8_t const *src, uint8_t count){
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b086      	sub	sp, #24
 8000de8:	af04      	add	r7, sp, #16
 8000dea:	4603      	mov	r3, r0
 8000dec:	6039      	str	r1, [r7, #0]
 8000dee:	71fb      	strb	r3, [r7, #7]
 8000df0:	4613      	mov	r3, r2
 8000df2:	71bb      	strb	r3, [r7, #6]

  memcpy(msgBuffer, src, 4);
 8000df4:	683b      	ldr	r3, [r7, #0]
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	461a      	mov	r2, r3
 8000dfa:	4b0d      	ldr	r3, [pc, #52]	@ (8000e30 <writeMulti+0x4c>)
 8000dfc:	601a      	str	r2, [r3, #0]
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, count, I2C_TIMEOUT);
 8000dfe:	4b0d      	ldr	r3, [pc, #52]	@ (8000e34 <writeMulti+0x50>)
 8000e00:	781b      	ldrb	r3, [r3, #0]
 8000e02:	4618      	mov	r0, r3
 8000e04:	79fb      	ldrb	r3, [r7, #7]
 8000e06:	b29a      	uxth	r2, r3
 8000e08:	79bb      	ldrb	r3, [r7, #6]
 8000e0a:	b29b      	uxth	r3, r3
 8000e0c:	2164      	movs	r1, #100	@ 0x64
 8000e0e:	9102      	str	r1, [sp, #8]
 8000e10:	9301      	str	r3, [sp, #4]
 8000e12:	4b07      	ldr	r3, [pc, #28]	@ (8000e30 <writeMulti+0x4c>)
 8000e14:	9300      	str	r3, [sp, #0]
 8000e16:	2301      	movs	r3, #1
 8000e18:	4601      	mov	r1, r0
 8000e1a:	4807      	ldr	r0, [pc, #28]	@ (8000e38 <writeMulti+0x54>)
 8000e1c:	f001 ffe6 	bl	8002dec <HAL_I2C_Mem_Write>
 8000e20:	4603      	mov	r3, r0
 8000e22:	461a      	mov	r2, r3
 8000e24:	4b05      	ldr	r3, [pc, #20]	@ (8000e3c <writeMulti+0x58>)
 8000e26:	701a      	strb	r2, [r3, #0]
}
 8000e28:	bf00      	nop
 8000e2a:	3708      	adds	r7, #8
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	bd80      	pop	{r7, pc}
 8000e30:	200000dc 	.word	0x200000dc
 8000e34:	20000000 	.word	0x20000000
 8000e38:	20000088 	.word	0x20000088
 8000e3c:	200000e0 	.word	0x200000e0

08000e40 <readMulti>:

// Read an arbitrary number of bytes from the sensor, starting at the given
// register, into the given array
void readMulti(uint8_t reg, uint8_t * dst, uint8_t count) {
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b086      	sub	sp, #24
 8000e44:	af04      	add	r7, sp, #16
 8000e46:	4603      	mov	r3, r0
 8000e48:	6039      	str	r1, [r7, #0]
 8000e4a:	71fb      	strb	r3, [r7, #7]
 8000e4c:	4613      	mov	r3, r2
 8000e4e:	71bb      	strb	r3, [r7, #6]

	i2cStat = HAL_I2C_Mem_Read(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_READ, reg, 1, dst, count, I2C_TIMEOUT);
 8000e50:	4b0d      	ldr	r3, [pc, #52]	@ (8000e88 <readMulti+0x48>)
 8000e52:	781b      	ldrb	r3, [r3, #0]
 8000e54:	f043 0301 	orr.w	r3, r3, #1
 8000e58:	b2db      	uxtb	r3, r3
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	79fb      	ldrb	r3, [r7, #7]
 8000e5e:	b29a      	uxth	r2, r3
 8000e60:	79bb      	ldrb	r3, [r7, #6]
 8000e62:	b29b      	uxth	r3, r3
 8000e64:	2164      	movs	r1, #100	@ 0x64
 8000e66:	9102      	str	r1, [sp, #8]
 8000e68:	9301      	str	r3, [sp, #4]
 8000e6a:	683b      	ldr	r3, [r7, #0]
 8000e6c:	9300      	str	r3, [sp, #0]
 8000e6e:	2301      	movs	r3, #1
 8000e70:	4601      	mov	r1, r0
 8000e72:	4806      	ldr	r0, [pc, #24]	@ (8000e8c <readMulti+0x4c>)
 8000e74:	f002 f8b4 	bl	8002fe0 <HAL_I2C_Mem_Read>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	461a      	mov	r2, r3
 8000e7c:	4b04      	ldr	r3, [pc, #16]	@ (8000e90 <readMulti+0x50>)
 8000e7e:	701a      	strb	r2, [r3, #0]
}
 8000e80:	bf00      	nop
 8000e82:	3708      	adds	r7, #8
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bd80      	pop	{r7, pc}
 8000e88:	20000000 	.word	0x20000000
 8000e8c:	20000088 	.word	0x20000088
 8000e90:	200000e0 	.word	0x200000e0

08000e94 <initVL53L0X>:
// (VL53L0X_PerformRefSpadManagement()), since the API user manual says that it
// is performed by ST on the bare modules; it seems like that should work well
// enough unless a cover glass is added.
// If io_2v8 (optional) is true or not given, the sensor is configured for 2V8
// mode.
bool initVL53L0X(bool io_2v8, I2C_HandleTypeDef *handler){
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b086      	sub	sp, #24
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	6039      	str	r1, [r7, #0]
 8000e9e:	71fb      	strb	r3, [r7, #7]
  // VL53L0X_DataInit() begin

  // Handler
  memcpy(&VL53L0X_I2C_Handler, handler, sizeof(*handler));
 8000ea0:	2254      	movs	r2, #84	@ 0x54
 8000ea2:	6839      	ldr	r1, [r7, #0]
 8000ea4:	4854      	ldr	r0, [pc, #336]	@ (8000ff8 <initVL53L0X+0x164>)
 8000ea6:	f003 ff79 	bl	8004d9c <memcpy>

  // Reset the message buffer.
  msgBuffer[0] = 0;
 8000eaa:	4b54      	ldr	r3, [pc, #336]	@ (8000ffc <initVL53L0X+0x168>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	701a      	strb	r2, [r3, #0]
  msgBuffer[1] = 0;
 8000eb0:	4b52      	ldr	r3, [pc, #328]	@ (8000ffc <initVL53L0X+0x168>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	705a      	strb	r2, [r3, #1]
  msgBuffer[2] = 0;
 8000eb6:	4b51      	ldr	r3, [pc, #324]	@ (8000ffc <initVL53L0X+0x168>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	709a      	strb	r2, [r3, #2]
  msgBuffer[3] = 0;
 8000ebc:	4b4f      	ldr	r3, [pc, #316]	@ (8000ffc <initVL53L0X+0x168>)
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	70da      	strb	r2, [r3, #3]

  // sensor uses 1V8 mode for I/O by default; switch to 2V8 mode if necessary
  if (io_2v8)
 8000ec2:	79fb      	ldrb	r3, [r7, #7]
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d00a      	beq.n	8000ede <initVL53L0X+0x4a>
  {
    writeReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV,
      readReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV) | 0x01); // set bit 0
 8000ec8:	2089      	movs	r0, #137	@ 0x89
 8000eca:	f7ff ff33 	bl	8000d34 <readReg>
 8000ece:	4603      	mov	r3, r0
    writeReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV,
 8000ed0:	f043 0301 	orr.w	r3, r3, #1
 8000ed4:	b2db      	uxtb	r3, r3
 8000ed6:	4619      	mov	r1, r3
 8000ed8:	2089      	movs	r0, #137	@ 0x89
 8000eda:	f7ff fed7 	bl	8000c8c <writeReg>
  }

  // "Set I2C standard mode"
  writeReg(0x88, 0x00);
 8000ede:	2100      	movs	r1, #0
 8000ee0:	2088      	movs	r0, #136	@ 0x88
 8000ee2:	f7ff fed3 	bl	8000c8c <writeReg>

  writeReg(0x80, 0x01);
 8000ee6:	2101      	movs	r1, #1
 8000ee8:	2080      	movs	r0, #128	@ 0x80
 8000eea:	f7ff fecf 	bl	8000c8c <writeReg>
  writeReg(0xFF, 0x01);
 8000eee:	2101      	movs	r1, #1
 8000ef0:	20ff      	movs	r0, #255	@ 0xff
 8000ef2:	f7ff fecb 	bl	8000c8c <writeReg>
  writeReg(0x00, 0x00);
 8000ef6:	2100      	movs	r1, #0
 8000ef8:	2000      	movs	r0, #0
 8000efa:	f7ff fec7 	bl	8000c8c <writeReg>
  g_stopVariable = readReg(0x91);
 8000efe:	2091      	movs	r0, #145	@ 0x91
 8000f00:	f7ff ff18 	bl	8000d34 <readReg>
 8000f04:	4603      	mov	r3, r0
 8000f06:	461a      	mov	r2, r3
 8000f08:	4b3d      	ldr	r3, [pc, #244]	@ (8001000 <initVL53L0X+0x16c>)
 8000f0a:	701a      	strb	r2, [r3, #0]
  writeReg(0x00, 0x01);
 8000f0c:	2101      	movs	r1, #1
 8000f0e:	2000      	movs	r0, #0
 8000f10:	f7ff febc 	bl	8000c8c <writeReg>
  writeReg(0xFF, 0x00);
 8000f14:	2100      	movs	r1, #0
 8000f16:	20ff      	movs	r0, #255	@ 0xff
 8000f18:	f7ff feb8 	bl	8000c8c <writeReg>
  writeReg(0x80, 0x00);
 8000f1c:	2100      	movs	r1, #0
 8000f1e:	2080      	movs	r0, #128	@ 0x80
 8000f20:	f7ff feb4 	bl	8000c8c <writeReg>

  // disable SIGNAL_RATE_MSRC (bit 1) and SIGNAL_RATE_PRE_RANGE (bit 4) limit checks
  writeReg(MSRC_CONFIG_CONTROL, readReg(MSRC_CONFIG_CONTROL) | 0x12);
 8000f24:	2060      	movs	r0, #96	@ 0x60
 8000f26:	f7ff ff05 	bl	8000d34 <readReg>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	f043 0312 	orr.w	r3, r3, #18
 8000f30:	b2db      	uxtb	r3, r3
 8000f32:	4619      	mov	r1, r3
 8000f34:	2060      	movs	r0, #96	@ 0x60
 8000f36:	f7ff fea9 	bl	8000c8c <writeReg>

  // set final range signal rate limit to 0.25 MCPS (million counts per second)
  setSignalRateLimit(0.25);
 8000f3a:	eeb5 0a00 	vmov.f32	s0, #80	@ 0x3e800000  0.250
 8000f3e:	f000 fa07 	bl	8001350 <setSignalRateLimit>

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xFF);
 8000f42:	21ff      	movs	r1, #255	@ 0xff
 8000f44:	2001      	movs	r0, #1
 8000f46:	f7ff fea1 	bl	8000c8c <writeReg>

  // VL53L0X_StaticInit() begin

  uint8_t spad_count;
  bool spad_type_is_aperture;
  if (!getSpadInfo(&spad_count, &spad_type_is_aperture)) { return false; }
 8000f4a:	f107 0213 	add.w	r2, r7, #19
 8000f4e:	f107 0314 	add.w	r3, r7, #20
 8000f52:	4611      	mov	r1, r2
 8000f54:	4618      	mov	r0, r3
 8000f56:	f000 fd6d 	bl	8001a34 <getSpadInfo>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d101      	bne.n	8000f64 <initVL53L0X+0xd0>
 8000f60:	2300      	movs	r3, #0
 8000f62:	e1ee      	b.n	8001342 <initVL53L0X+0x4ae>

  // The SPAD map (RefGoodSpadMap) is read by VL53L0X_get_info_from_device() in
  // the API, but the same data seems to be more easily readable from
  // GLOBAL_CONFIG_SPAD_ENABLES_REF_0 through _6, so read it from there
  uint8_t ref_spad_map[6];
  readMulti(GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
 8000f64:	f107 030c 	add.w	r3, r7, #12
 8000f68:	2206      	movs	r2, #6
 8000f6a:	4619      	mov	r1, r3
 8000f6c:	20b0      	movs	r0, #176	@ 0xb0
 8000f6e:	f7ff ff67 	bl	8000e40 <readMulti>

  // -- VL53L0X_set_reference_spads() begin (assume NVM values are valid)

  writeReg(0xFF, 0x01);
 8000f72:	2101      	movs	r1, #1
 8000f74:	20ff      	movs	r0, #255	@ 0xff
 8000f76:	f7ff fe89 	bl	8000c8c <writeReg>
  writeReg(DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);
 8000f7a:	2100      	movs	r1, #0
 8000f7c:	204f      	movs	r0, #79	@ 0x4f
 8000f7e:	f7ff fe85 	bl	8000c8c <writeReg>
  writeReg(DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);
 8000f82:	212c      	movs	r1, #44	@ 0x2c
 8000f84:	204e      	movs	r0, #78	@ 0x4e
 8000f86:	f7ff fe81 	bl	8000c8c <writeReg>
  writeReg(0xFF, 0x00);
 8000f8a:	2100      	movs	r1, #0
 8000f8c:	20ff      	movs	r0, #255	@ 0xff
 8000f8e:	f7ff fe7d 	bl	8000c8c <writeReg>
  writeReg(GLOBAL_CONFIG_REF_EN_START_SELECT, 0xB4);
 8000f92:	21b4      	movs	r1, #180	@ 0xb4
 8000f94:	20b6      	movs	r0, #182	@ 0xb6
 8000f96:	f7ff fe79 	bl	8000c8c <writeReg>

  uint8_t first_spad_to_enable = spad_type_is_aperture ? 12 : 0; // 12 is the first aperture spad
 8000f9a:	7cfb      	ldrb	r3, [r7, #19]
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d001      	beq.n	8000fa4 <initVL53L0X+0x110>
 8000fa0:	230c      	movs	r3, #12
 8000fa2:	e000      	b.n	8000fa6 <initVL53L0X+0x112>
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	757b      	strb	r3, [r7, #21]
  uint8_t spads_enabled = 0;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	75fb      	strb	r3, [r7, #23]

  for (uint8_t i = 0; i < 48; i++)
 8000fac:	2300      	movs	r3, #0
 8000fae:	75bb      	strb	r3, [r7, #22]
 8000fb0:	e03f      	b.n	8001032 <initVL53L0X+0x19e>
  {
    if (i < first_spad_to_enable || spads_enabled == spad_count)
 8000fb2:	7dba      	ldrb	r2, [r7, #22]
 8000fb4:	7d7b      	ldrb	r3, [r7, #21]
 8000fb6:	429a      	cmp	r2, r3
 8000fb8:	d303      	bcc.n	8000fc2 <initVL53L0X+0x12e>
 8000fba:	7d3b      	ldrb	r3, [r7, #20]
 8000fbc:	7dfa      	ldrb	r2, [r7, #23]
 8000fbe:	429a      	cmp	r2, r3
 8000fc0:	d120      	bne.n	8001004 <initVL53L0X+0x170>
    {
      // This bit is lower than the first one that should be enabled, or
      // (reference_spad_count) bits have already been enabled, so zero this bit
      ref_spad_map[i / 8] &= ~(1 << (i % 8));
 8000fc2:	7dbb      	ldrb	r3, [r7, #22]
 8000fc4:	08db      	lsrs	r3, r3, #3
 8000fc6:	b2d8      	uxtb	r0, r3
 8000fc8:	4603      	mov	r3, r0
 8000fca:	3318      	adds	r3, #24
 8000fcc:	443b      	add	r3, r7
 8000fce:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8000fd2:	b25a      	sxtb	r2, r3
 8000fd4:	7dbb      	ldrb	r3, [r7, #22]
 8000fd6:	f003 0307 	and.w	r3, r3, #7
 8000fda:	2101      	movs	r1, #1
 8000fdc:	fa01 f303 	lsl.w	r3, r1, r3
 8000fe0:	b25b      	sxtb	r3, r3
 8000fe2:	43db      	mvns	r3, r3
 8000fe4:	b25b      	sxtb	r3, r3
 8000fe6:	4013      	ands	r3, r2
 8000fe8:	b25a      	sxtb	r2, r3
 8000fea:	4603      	mov	r3, r0
 8000fec:	b2d2      	uxtb	r2, r2
 8000fee:	3318      	adds	r3, #24
 8000ff0:	443b      	add	r3, r7
 8000ff2:	f803 2c0c 	strb.w	r2, [r3, #-12]
 8000ff6:	e019      	b.n	800102c <initVL53L0X+0x198>
 8000ff8:	20000088 	.word	0x20000088
 8000ffc:	200000dc 	.word	0x200000dc
 8001000:	20000082 	.word	0x20000082
    }
    else if ((ref_spad_map[i / 8] >> (i % 8)) & 0x1)
 8001004:	7dbb      	ldrb	r3, [r7, #22]
 8001006:	08db      	lsrs	r3, r3, #3
 8001008:	b2db      	uxtb	r3, r3
 800100a:	3318      	adds	r3, #24
 800100c:	443b      	add	r3, r7
 800100e:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8001012:	461a      	mov	r2, r3
 8001014:	7dbb      	ldrb	r3, [r7, #22]
 8001016:	f003 0307 	and.w	r3, r3, #7
 800101a:	fa42 f303 	asr.w	r3, r2, r3
 800101e:	f003 0301 	and.w	r3, r3, #1
 8001022:	2b00      	cmp	r3, #0
 8001024:	d002      	beq.n	800102c <initVL53L0X+0x198>
    {
      spads_enabled++;
 8001026:	7dfb      	ldrb	r3, [r7, #23]
 8001028:	3301      	adds	r3, #1
 800102a:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < 48; i++)
 800102c:	7dbb      	ldrb	r3, [r7, #22]
 800102e:	3301      	adds	r3, #1
 8001030:	75bb      	strb	r3, [r7, #22]
 8001032:	7dbb      	ldrb	r3, [r7, #22]
 8001034:	2b2f      	cmp	r3, #47	@ 0x2f
 8001036:	d9bc      	bls.n	8000fb2 <initVL53L0X+0x11e>
    }
  }

  writeMulti(GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
 8001038:	f107 030c 	add.w	r3, r7, #12
 800103c:	2206      	movs	r2, #6
 800103e:	4619      	mov	r1, r3
 8001040:	20b0      	movs	r0, #176	@ 0xb0
 8001042:	f7ff fecf 	bl	8000de4 <writeMulti>
  // -- VL53L0X_set_reference_spads() end

  // -- VL53L0X_load_tuning_settings() begin
  // DefaultTuningSettings from vl53l0x_tuning.h

  writeReg(0xFF, 0x01);
 8001046:	2101      	movs	r1, #1
 8001048:	20ff      	movs	r0, #255	@ 0xff
 800104a:	f7ff fe1f 	bl	8000c8c <writeReg>
  writeReg(0x00, 0x00);
 800104e:	2100      	movs	r1, #0
 8001050:	2000      	movs	r0, #0
 8001052:	f7ff fe1b 	bl	8000c8c <writeReg>

  writeReg(0xFF, 0x00);
 8001056:	2100      	movs	r1, #0
 8001058:	20ff      	movs	r0, #255	@ 0xff
 800105a:	f7ff fe17 	bl	8000c8c <writeReg>
  writeReg(0x09, 0x00);
 800105e:	2100      	movs	r1, #0
 8001060:	2009      	movs	r0, #9
 8001062:	f7ff fe13 	bl	8000c8c <writeReg>
  writeReg(0x10, 0x00);
 8001066:	2100      	movs	r1, #0
 8001068:	2010      	movs	r0, #16
 800106a:	f7ff fe0f 	bl	8000c8c <writeReg>
  writeReg(0x11, 0x00);
 800106e:	2100      	movs	r1, #0
 8001070:	2011      	movs	r0, #17
 8001072:	f7ff fe0b 	bl	8000c8c <writeReg>

  writeReg(0x24, 0x01);
 8001076:	2101      	movs	r1, #1
 8001078:	2024      	movs	r0, #36	@ 0x24
 800107a:	f7ff fe07 	bl	8000c8c <writeReg>
  writeReg(0x25, 0xFF);
 800107e:	21ff      	movs	r1, #255	@ 0xff
 8001080:	2025      	movs	r0, #37	@ 0x25
 8001082:	f7ff fe03 	bl	8000c8c <writeReg>
  writeReg(0x75, 0x00);
 8001086:	2100      	movs	r1, #0
 8001088:	2075      	movs	r0, #117	@ 0x75
 800108a:	f7ff fdff 	bl	8000c8c <writeReg>

  writeReg(0xFF, 0x01);
 800108e:	2101      	movs	r1, #1
 8001090:	20ff      	movs	r0, #255	@ 0xff
 8001092:	f7ff fdfb 	bl	8000c8c <writeReg>
  writeReg(0x4E, 0x2C);
 8001096:	212c      	movs	r1, #44	@ 0x2c
 8001098:	204e      	movs	r0, #78	@ 0x4e
 800109a:	f7ff fdf7 	bl	8000c8c <writeReg>
  writeReg(0x48, 0x00);
 800109e:	2100      	movs	r1, #0
 80010a0:	2048      	movs	r0, #72	@ 0x48
 80010a2:	f7ff fdf3 	bl	8000c8c <writeReg>
  writeReg(0x30, 0x20);
 80010a6:	2120      	movs	r1, #32
 80010a8:	2030      	movs	r0, #48	@ 0x30
 80010aa:	f7ff fdef 	bl	8000c8c <writeReg>

  writeReg(0xFF, 0x00);
 80010ae:	2100      	movs	r1, #0
 80010b0:	20ff      	movs	r0, #255	@ 0xff
 80010b2:	f7ff fdeb 	bl	8000c8c <writeReg>
  writeReg(0x30, 0x09);
 80010b6:	2109      	movs	r1, #9
 80010b8:	2030      	movs	r0, #48	@ 0x30
 80010ba:	f7ff fde7 	bl	8000c8c <writeReg>
  writeReg(0x54, 0x00);
 80010be:	2100      	movs	r1, #0
 80010c0:	2054      	movs	r0, #84	@ 0x54
 80010c2:	f7ff fde3 	bl	8000c8c <writeReg>
  writeReg(0x31, 0x04);
 80010c6:	2104      	movs	r1, #4
 80010c8:	2031      	movs	r0, #49	@ 0x31
 80010ca:	f7ff fddf 	bl	8000c8c <writeReg>
  writeReg(0x32, 0x03);
 80010ce:	2103      	movs	r1, #3
 80010d0:	2032      	movs	r0, #50	@ 0x32
 80010d2:	f7ff fddb 	bl	8000c8c <writeReg>
  writeReg(0x40, 0x83);
 80010d6:	2183      	movs	r1, #131	@ 0x83
 80010d8:	2040      	movs	r0, #64	@ 0x40
 80010da:	f7ff fdd7 	bl	8000c8c <writeReg>
  writeReg(0x46, 0x25);
 80010de:	2125      	movs	r1, #37	@ 0x25
 80010e0:	2046      	movs	r0, #70	@ 0x46
 80010e2:	f7ff fdd3 	bl	8000c8c <writeReg>
  writeReg(0x60, 0x00);
 80010e6:	2100      	movs	r1, #0
 80010e8:	2060      	movs	r0, #96	@ 0x60
 80010ea:	f7ff fdcf 	bl	8000c8c <writeReg>
  writeReg(0x27, 0x00);
 80010ee:	2100      	movs	r1, #0
 80010f0:	2027      	movs	r0, #39	@ 0x27
 80010f2:	f7ff fdcb 	bl	8000c8c <writeReg>
  writeReg(0x50, 0x06);
 80010f6:	2106      	movs	r1, #6
 80010f8:	2050      	movs	r0, #80	@ 0x50
 80010fa:	f7ff fdc7 	bl	8000c8c <writeReg>
  writeReg(0x51, 0x00);
 80010fe:	2100      	movs	r1, #0
 8001100:	2051      	movs	r0, #81	@ 0x51
 8001102:	f7ff fdc3 	bl	8000c8c <writeReg>
  writeReg(0x52, 0x96);
 8001106:	2196      	movs	r1, #150	@ 0x96
 8001108:	2052      	movs	r0, #82	@ 0x52
 800110a:	f7ff fdbf 	bl	8000c8c <writeReg>
  writeReg(0x56, 0x08);
 800110e:	2108      	movs	r1, #8
 8001110:	2056      	movs	r0, #86	@ 0x56
 8001112:	f7ff fdbb 	bl	8000c8c <writeReg>
  writeReg(0x57, 0x30);
 8001116:	2130      	movs	r1, #48	@ 0x30
 8001118:	2057      	movs	r0, #87	@ 0x57
 800111a:	f7ff fdb7 	bl	8000c8c <writeReg>
  writeReg(0x61, 0x00);
 800111e:	2100      	movs	r1, #0
 8001120:	2061      	movs	r0, #97	@ 0x61
 8001122:	f7ff fdb3 	bl	8000c8c <writeReg>
  writeReg(0x62, 0x00);
 8001126:	2100      	movs	r1, #0
 8001128:	2062      	movs	r0, #98	@ 0x62
 800112a:	f7ff fdaf 	bl	8000c8c <writeReg>
  writeReg(0x64, 0x00);
 800112e:	2100      	movs	r1, #0
 8001130:	2064      	movs	r0, #100	@ 0x64
 8001132:	f7ff fdab 	bl	8000c8c <writeReg>
  writeReg(0x65, 0x00);
 8001136:	2100      	movs	r1, #0
 8001138:	2065      	movs	r0, #101	@ 0x65
 800113a:	f7ff fda7 	bl	8000c8c <writeReg>
  writeReg(0x66, 0xA0);
 800113e:	21a0      	movs	r1, #160	@ 0xa0
 8001140:	2066      	movs	r0, #102	@ 0x66
 8001142:	f7ff fda3 	bl	8000c8c <writeReg>

  writeReg(0xFF, 0x01);
 8001146:	2101      	movs	r1, #1
 8001148:	20ff      	movs	r0, #255	@ 0xff
 800114a:	f7ff fd9f 	bl	8000c8c <writeReg>
  writeReg(0x22, 0x32);
 800114e:	2132      	movs	r1, #50	@ 0x32
 8001150:	2022      	movs	r0, #34	@ 0x22
 8001152:	f7ff fd9b 	bl	8000c8c <writeReg>
  writeReg(0x47, 0x14);
 8001156:	2114      	movs	r1, #20
 8001158:	2047      	movs	r0, #71	@ 0x47
 800115a:	f7ff fd97 	bl	8000c8c <writeReg>
  writeReg(0x49, 0xFF);
 800115e:	21ff      	movs	r1, #255	@ 0xff
 8001160:	2049      	movs	r0, #73	@ 0x49
 8001162:	f7ff fd93 	bl	8000c8c <writeReg>
  writeReg(0x4A, 0x00);
 8001166:	2100      	movs	r1, #0
 8001168:	204a      	movs	r0, #74	@ 0x4a
 800116a:	f7ff fd8f 	bl	8000c8c <writeReg>

  writeReg(0xFF, 0x00);
 800116e:	2100      	movs	r1, #0
 8001170:	20ff      	movs	r0, #255	@ 0xff
 8001172:	f7ff fd8b 	bl	8000c8c <writeReg>
  writeReg(0x7A, 0x0A);
 8001176:	210a      	movs	r1, #10
 8001178:	207a      	movs	r0, #122	@ 0x7a
 800117a:	f7ff fd87 	bl	8000c8c <writeReg>
  writeReg(0x7B, 0x00);
 800117e:	2100      	movs	r1, #0
 8001180:	207b      	movs	r0, #123	@ 0x7b
 8001182:	f7ff fd83 	bl	8000c8c <writeReg>
  writeReg(0x78, 0x21);
 8001186:	2121      	movs	r1, #33	@ 0x21
 8001188:	2078      	movs	r0, #120	@ 0x78
 800118a:	f7ff fd7f 	bl	8000c8c <writeReg>

  writeReg(0xFF, 0x01);
 800118e:	2101      	movs	r1, #1
 8001190:	20ff      	movs	r0, #255	@ 0xff
 8001192:	f7ff fd7b 	bl	8000c8c <writeReg>
  writeReg(0x23, 0x34);
 8001196:	2134      	movs	r1, #52	@ 0x34
 8001198:	2023      	movs	r0, #35	@ 0x23
 800119a:	f7ff fd77 	bl	8000c8c <writeReg>
  writeReg(0x42, 0x00);
 800119e:	2100      	movs	r1, #0
 80011a0:	2042      	movs	r0, #66	@ 0x42
 80011a2:	f7ff fd73 	bl	8000c8c <writeReg>
  writeReg(0x44, 0xFF);
 80011a6:	21ff      	movs	r1, #255	@ 0xff
 80011a8:	2044      	movs	r0, #68	@ 0x44
 80011aa:	f7ff fd6f 	bl	8000c8c <writeReg>
  writeReg(0x45, 0x26);
 80011ae:	2126      	movs	r1, #38	@ 0x26
 80011b0:	2045      	movs	r0, #69	@ 0x45
 80011b2:	f7ff fd6b 	bl	8000c8c <writeReg>
  writeReg(0x46, 0x05);
 80011b6:	2105      	movs	r1, #5
 80011b8:	2046      	movs	r0, #70	@ 0x46
 80011ba:	f7ff fd67 	bl	8000c8c <writeReg>
  writeReg(0x40, 0x40);
 80011be:	2140      	movs	r1, #64	@ 0x40
 80011c0:	2040      	movs	r0, #64	@ 0x40
 80011c2:	f7ff fd63 	bl	8000c8c <writeReg>
  writeReg(0x0E, 0x06);
 80011c6:	2106      	movs	r1, #6
 80011c8:	200e      	movs	r0, #14
 80011ca:	f7ff fd5f 	bl	8000c8c <writeReg>
  writeReg(0x20, 0x1A);
 80011ce:	211a      	movs	r1, #26
 80011d0:	2020      	movs	r0, #32
 80011d2:	f7ff fd5b 	bl	8000c8c <writeReg>
  writeReg(0x43, 0x40);
 80011d6:	2140      	movs	r1, #64	@ 0x40
 80011d8:	2043      	movs	r0, #67	@ 0x43
 80011da:	f7ff fd57 	bl	8000c8c <writeReg>

  writeReg(0xFF, 0x00);
 80011de:	2100      	movs	r1, #0
 80011e0:	20ff      	movs	r0, #255	@ 0xff
 80011e2:	f7ff fd53 	bl	8000c8c <writeReg>
  writeReg(0x34, 0x03);
 80011e6:	2103      	movs	r1, #3
 80011e8:	2034      	movs	r0, #52	@ 0x34
 80011ea:	f7ff fd4f 	bl	8000c8c <writeReg>
  writeReg(0x35, 0x44);
 80011ee:	2144      	movs	r1, #68	@ 0x44
 80011f0:	2035      	movs	r0, #53	@ 0x35
 80011f2:	f7ff fd4b 	bl	8000c8c <writeReg>

  writeReg(0xFF, 0x01);
 80011f6:	2101      	movs	r1, #1
 80011f8:	20ff      	movs	r0, #255	@ 0xff
 80011fa:	f7ff fd47 	bl	8000c8c <writeReg>
  writeReg(0x31, 0x04);
 80011fe:	2104      	movs	r1, #4
 8001200:	2031      	movs	r0, #49	@ 0x31
 8001202:	f7ff fd43 	bl	8000c8c <writeReg>
  writeReg(0x4B, 0x09);
 8001206:	2109      	movs	r1, #9
 8001208:	204b      	movs	r0, #75	@ 0x4b
 800120a:	f7ff fd3f 	bl	8000c8c <writeReg>
  writeReg(0x4C, 0x05);
 800120e:	2105      	movs	r1, #5
 8001210:	204c      	movs	r0, #76	@ 0x4c
 8001212:	f7ff fd3b 	bl	8000c8c <writeReg>
  writeReg(0x4D, 0x04);
 8001216:	2104      	movs	r1, #4
 8001218:	204d      	movs	r0, #77	@ 0x4d
 800121a:	f7ff fd37 	bl	8000c8c <writeReg>

  writeReg(0xFF, 0x00);
 800121e:	2100      	movs	r1, #0
 8001220:	20ff      	movs	r0, #255	@ 0xff
 8001222:	f7ff fd33 	bl	8000c8c <writeReg>
  writeReg(0x44, 0x00);
 8001226:	2100      	movs	r1, #0
 8001228:	2044      	movs	r0, #68	@ 0x44
 800122a:	f7ff fd2f 	bl	8000c8c <writeReg>
  writeReg(0x45, 0x20);
 800122e:	2120      	movs	r1, #32
 8001230:	2045      	movs	r0, #69	@ 0x45
 8001232:	f7ff fd2b 	bl	8000c8c <writeReg>
  writeReg(0x47, 0x08);
 8001236:	2108      	movs	r1, #8
 8001238:	2047      	movs	r0, #71	@ 0x47
 800123a:	f7ff fd27 	bl	8000c8c <writeReg>
  writeReg(0x48, 0x28);
 800123e:	2128      	movs	r1, #40	@ 0x28
 8001240:	2048      	movs	r0, #72	@ 0x48
 8001242:	f7ff fd23 	bl	8000c8c <writeReg>
  writeReg(0x67, 0x00);
 8001246:	2100      	movs	r1, #0
 8001248:	2067      	movs	r0, #103	@ 0x67
 800124a:	f7ff fd1f 	bl	8000c8c <writeReg>
  writeReg(0x70, 0x04);
 800124e:	2104      	movs	r1, #4
 8001250:	2070      	movs	r0, #112	@ 0x70
 8001252:	f7ff fd1b 	bl	8000c8c <writeReg>
  writeReg(0x71, 0x01);
 8001256:	2101      	movs	r1, #1
 8001258:	2071      	movs	r0, #113	@ 0x71
 800125a:	f7ff fd17 	bl	8000c8c <writeReg>
  writeReg(0x72, 0xFE);
 800125e:	21fe      	movs	r1, #254	@ 0xfe
 8001260:	2072      	movs	r0, #114	@ 0x72
 8001262:	f7ff fd13 	bl	8000c8c <writeReg>
  writeReg(0x76, 0x00);
 8001266:	2100      	movs	r1, #0
 8001268:	2076      	movs	r0, #118	@ 0x76
 800126a:	f7ff fd0f 	bl	8000c8c <writeReg>
  writeReg(0x77, 0x00);
 800126e:	2100      	movs	r1, #0
 8001270:	2077      	movs	r0, #119	@ 0x77
 8001272:	f7ff fd0b 	bl	8000c8c <writeReg>

  writeReg(0xFF, 0x01);
 8001276:	2101      	movs	r1, #1
 8001278:	20ff      	movs	r0, #255	@ 0xff
 800127a:	f7ff fd07 	bl	8000c8c <writeReg>
  writeReg(0x0D, 0x01);
 800127e:	2101      	movs	r1, #1
 8001280:	200d      	movs	r0, #13
 8001282:	f7ff fd03 	bl	8000c8c <writeReg>

  writeReg(0xFF, 0x00);
 8001286:	2100      	movs	r1, #0
 8001288:	20ff      	movs	r0, #255	@ 0xff
 800128a:	f7ff fcff 	bl	8000c8c <writeReg>
  writeReg(0x80, 0x01);
 800128e:	2101      	movs	r1, #1
 8001290:	2080      	movs	r0, #128	@ 0x80
 8001292:	f7ff fcfb 	bl	8000c8c <writeReg>
  writeReg(0x01, 0xF8);
 8001296:	21f8      	movs	r1, #248	@ 0xf8
 8001298:	2001      	movs	r0, #1
 800129a:	f7ff fcf7 	bl	8000c8c <writeReg>

  writeReg(0xFF, 0x01);
 800129e:	2101      	movs	r1, #1
 80012a0:	20ff      	movs	r0, #255	@ 0xff
 80012a2:	f7ff fcf3 	bl	8000c8c <writeReg>
  writeReg(0x8E, 0x01);
 80012a6:	2101      	movs	r1, #1
 80012a8:	208e      	movs	r0, #142	@ 0x8e
 80012aa:	f7ff fcef 	bl	8000c8c <writeReg>
  writeReg(0x00, 0x01);
 80012ae:	2101      	movs	r1, #1
 80012b0:	2000      	movs	r0, #0
 80012b2:	f7ff fceb 	bl	8000c8c <writeReg>
  writeReg(0xFF, 0x00);
 80012b6:	2100      	movs	r1, #0
 80012b8:	20ff      	movs	r0, #255	@ 0xff
 80012ba:	f7ff fce7 	bl	8000c8c <writeReg>
  writeReg(0x80, 0x00);
 80012be:	2100      	movs	r1, #0
 80012c0:	2080      	movs	r0, #128	@ 0x80
 80012c2:	f7ff fce3 	bl	8000c8c <writeReg>
  // -- VL53L0X_load_tuning_settings() end

  // "Set interrupt config to new sample ready"
  // -- VL53L0X_SetGpioConfig() begin

  writeReg(SYSTEM_INTERRUPT_CONFIG_GPIO, 0x04);
 80012c6:	2104      	movs	r1, #4
 80012c8:	200a      	movs	r0, #10
 80012ca:	f7ff fcdf 	bl	8000c8c <writeReg>
  writeReg(GPIO_HV_MUX_ACTIVE_HIGH, readReg(GPIO_HV_MUX_ACTIVE_HIGH) & ~0x10); // active low
 80012ce:	2084      	movs	r0, #132	@ 0x84
 80012d0:	f7ff fd30 	bl	8000d34 <readReg>
 80012d4:	4603      	mov	r3, r0
 80012d6:	f023 0310 	bic.w	r3, r3, #16
 80012da:	b2db      	uxtb	r3, r3
 80012dc:	4619      	mov	r1, r3
 80012de:	2084      	movs	r0, #132	@ 0x84
 80012e0:	f7ff fcd4 	bl	8000c8c <writeReg>
  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 80012e4:	2101      	movs	r1, #1
 80012e6:	200b      	movs	r0, #11
 80012e8:	f7ff fcd0 	bl	8000c8c <writeReg>

  // -- VL53L0X_SetGpioConfig() end

  g_measTimBudUs = getMeasurementTimingBudget();
 80012ec:	f000 f8fe 	bl	80014ec <getMeasurementTimingBudget>
 80012f0:	4603      	mov	r3, r0
 80012f2:	4a16      	ldr	r2, [pc, #88]	@ (800134c <initVL53L0X+0x4b8>)
 80012f4:	6013      	str	r3, [r2, #0]
  // "Disable MSRC and TCC by default"
  // MSRC = Minimum Signal Rate Check
  // TCC = Target CentreCheck
  // -- VL53L0X_SetSequenceStepEnable() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xE8);
 80012f6:	21e8      	movs	r1, #232	@ 0xe8
 80012f8:	2001      	movs	r0, #1
 80012fa:	f7ff fcc7 	bl	8000c8c <writeReg>

  // -- VL53L0X_SetSequenceStepEnable() end

  // "Recalculate timing budget"
  setMeasurementTimingBudget(g_measTimBudUs);
 80012fe:	4b13      	ldr	r3, [pc, #76]	@ (800134c <initVL53L0X+0x4b8>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	4618      	mov	r0, r3
 8001304:	f000 f85a 	bl	80013bc <setMeasurementTimingBudget>

  // VL53L0X_PerformRefCalibration() begin (VL53L0X_perform_ref_calibration())

  // -- VL53L0X_perform_vhv_calibration() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0x01);
 8001308:	2101      	movs	r1, #1
 800130a:	2001      	movs	r0, #1
 800130c:	f7ff fcbe 	bl	8000c8c <writeReg>
  if (!performSingleRefCalibration(0x40)) { return false; }
 8001310:	2040      	movs	r0, #64	@ 0x40
 8001312:	f000 fd47 	bl	8001da4 <performSingleRefCalibration>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d101      	bne.n	8001320 <initVL53L0X+0x48c>
 800131c:	2300      	movs	r3, #0
 800131e:	e010      	b.n	8001342 <initVL53L0X+0x4ae>

  // -- VL53L0X_perform_vhv_calibration() end

  // -- VL53L0X_perform_phase_calibration() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0x02);
 8001320:	2102      	movs	r1, #2
 8001322:	2001      	movs	r0, #1
 8001324:	f7ff fcb2 	bl	8000c8c <writeReg>
  if (!performSingleRefCalibration(0x00)) { return false; }
 8001328:	2000      	movs	r0, #0
 800132a:	f000 fd3b 	bl	8001da4 <performSingleRefCalibration>
 800132e:	4603      	mov	r3, r0
 8001330:	2b00      	cmp	r3, #0
 8001332:	d101      	bne.n	8001338 <initVL53L0X+0x4a4>
 8001334:	2300      	movs	r3, #0
 8001336:	e004      	b.n	8001342 <initVL53L0X+0x4ae>

  // -- VL53L0X_perform_phase_calibration() end

  // "restore the previous Sequence Config"
  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xE8);
 8001338:	21e8      	movs	r1, #232	@ 0xe8
 800133a:	2001      	movs	r0, #1
 800133c:	f7ff fca6 	bl	8000c8c <writeReg>

  // VL53L0X_PerformRefCalibration() end

  return true;
 8001340:	2301      	movs	r3, #1
}
 8001342:	4618      	mov	r0, r3
 8001344:	3718      	adds	r7, #24
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	20000084 	.word	0x20000084

08001350 <setSignalRateLimit>:
// Setting a lower limit increases the potential range of the sensor but also
// seems to increase the likelihood of getting an inaccurate reading because of
// unwanted reflections from objects other than the intended target.
// Defaults to 0.25 MCPS as initialized by the ST API and this library.
bool setSignalRateLimit(float limit_Mcps)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b082      	sub	sp, #8
 8001354:	af00      	add	r7, sp, #0
 8001356:	ed87 0a01 	vstr	s0, [r7, #4]
  if (limit_Mcps < 0 || limit_Mcps > 511.99) { return false; }
 800135a:	edd7 7a01 	vldr	s15, [r7, #4]
 800135e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001362:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001366:	d40a      	bmi.n	800137e <setSignalRateLimit+0x2e>
 8001368:	6878      	ldr	r0, [r7, #4]
 800136a:	f7ff f8f5 	bl	8000558 <__aeabi_f2d>
 800136e:	a311      	add	r3, pc, #68	@ (adr r3, 80013b4 <setSignalRateLimit+0x64>)
 8001370:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001374:	f7ff f9c6 	bl	8000704 <__aeabi_dcmpgt>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	d001      	beq.n	8001382 <setSignalRateLimit+0x32>
 800137e:	2300      	movs	r3, #0
 8001380:	e00f      	b.n	80013a2 <setSignalRateLimit+0x52>

  // Q9.7 fixed point format (9 integer bits, 7 fractional bits)
  writeReg16Bit(FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT, limit_Mcps * (1 << 7));
 8001382:	edd7 7a01 	vldr	s15, [r7, #4]
 8001386:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 80013b0 <setSignalRateLimit+0x60>
 800138a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800138e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001392:	ee17 3a90 	vmov	r3, s15
 8001396:	b29b      	uxth	r3, r3
 8001398:	4619      	mov	r1, r3
 800139a:	2044      	movs	r0, #68	@ 0x44
 800139c:	f7ff fca0 	bl	8000ce0 <writeReg16Bit>
  return true;
 80013a0:	2301      	movs	r3, #1
}
 80013a2:	4618      	mov	r0, r3
 80013a4:	3708      	adds	r7, #8
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	f3af 8000 	nop.w
 80013b0:	43000000 	.word	0x43000000
 80013b4:	0a3d70a4 	.word	0x0a3d70a4
 80013b8:	407fffd7 	.word	0x407fffd7

080013bc <setMeasurementTimingBudget>:
// budget allows for more accurate measurements. Increasing the budget by a
// factor of N decreases the range measurement standard deviation by a factor of
// sqrt(N). Defaults to about 33 milliseconds; the minimum is 20 ms.
// based on VL53L0X_set_measurement_timing_budget_micro_seconds()
bool setMeasurementTimingBudget(uint32_t budget_us)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b092      	sub	sp, #72	@ 0x48
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  uint16_t const StartOverhead      = 1320; // note that this is different than the value in get_
 80013c4:	f44f 63a5 	mov.w	r3, #1320	@ 0x528
 80013c8:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  uint16_t const EndOverhead        = 960;
 80013cc:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 80013d0:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  uint16_t const MsrcOverhead       = 660;
 80013d2:	f44f 7325 	mov.w	r3, #660	@ 0x294
 80013d6:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  uint16_t const TccOverhead        = 590;
 80013d8:	f240 234e 	movw	r3, #590	@ 0x24e
 80013dc:	877b      	strh	r3, [r7, #58]	@ 0x3a
  uint16_t const DssOverhead        = 690;
 80013de:	f240 23b2 	movw	r3, #690	@ 0x2b2
 80013e2:	873b      	strh	r3, [r7, #56]	@ 0x38
  uint16_t const PreRangeOverhead   = 660;
 80013e4:	f44f 7325 	mov.w	r3, #660	@ 0x294
 80013e8:	86fb      	strh	r3, [r7, #54]	@ 0x36
  uint16_t const FinalRangeOverhead = 550;
 80013ea:	f240 2326 	movw	r3, #550	@ 0x226
 80013ee:	86bb      	strh	r3, [r7, #52]	@ 0x34

  uint32_t const MinTimingBudget = 20000;
 80013f0:	f644 6320 	movw	r3, #20000	@ 0x4e20
 80013f4:	633b      	str	r3, [r7, #48]	@ 0x30

  if (budget_us < MinTimingBudget) { return false; }
 80013f6:	687a      	ldr	r2, [r7, #4]
 80013f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80013fa:	429a      	cmp	r2, r3
 80013fc:	d201      	bcs.n	8001402 <setMeasurementTimingBudget+0x46>
 80013fe:	2300      	movs	r3, #0
 8001400:	e06e      	b.n	80014e0 <setMeasurementTimingBudget+0x124>

  uint32_t used_budget_us = StartOverhead + EndOverhead;
 8001402:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8001406:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8001408:	4413      	add	r3, r2
 800140a:	647b      	str	r3, [r7, #68]	@ 0x44

  getSequenceStepEnables(&enables);
 800140c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001410:	4618      	mov	r0, r3
 8001412:	f000 fba3 	bl	8001b5c <getSequenceStepEnables>
  getSequenceStepTimeouts(&enables, &timeouts);
 8001416:	f107 020c 	add.w	r2, r7, #12
 800141a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800141e:	4611      	mov	r1, r2
 8001420:	4618      	mov	r0, r3
 8001422:	f000 fbcd 	bl	8001bc0 <getSequenceStepTimeouts>

  if (enables.tcc)
 8001426:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800142a:	2b00      	cmp	r3, #0
 800142c:	d005      	beq.n	800143a <setMeasurementTimingBudget+0x7e>
  {
    used_budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead);
 800142e:	69ba      	ldr	r2, [r7, #24]
 8001430:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8001432:	4413      	add	r3, r2
 8001434:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001436:	4413      	add	r3, r2
 8001438:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  if (enables.dss)
 800143a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800143e:	2b00      	cmp	r3, #0
 8001440:	d007      	beq.n	8001452 <setMeasurementTimingBudget+0x96>
  {
    used_budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead);
 8001442:	69ba      	ldr	r2, [r7, #24]
 8001444:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8001446:	4413      	add	r3, r2
 8001448:	005b      	lsls	r3, r3, #1
 800144a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800144c:	4413      	add	r3, r2
 800144e:	647b      	str	r3, [r7, #68]	@ 0x44
 8001450:	e009      	b.n	8001466 <setMeasurementTimingBudget+0xaa>
  }
  else if (enables.msrc)
 8001452:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001456:	2b00      	cmp	r3, #0
 8001458:	d005      	beq.n	8001466 <setMeasurementTimingBudget+0xaa>
  {
    used_budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead);
 800145a:	69ba      	ldr	r2, [r7, #24]
 800145c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800145e:	4413      	add	r3, r2
 8001460:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001462:	4413      	add	r3, r2
 8001464:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  if (enables.pre_range)
 8001466:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800146a:	2b00      	cmp	r3, #0
 800146c:	d005      	beq.n	800147a <setMeasurementTimingBudget+0xbe>
  {
    used_budget_us += (timeouts.pre_range_us + PreRangeOverhead);
 800146e:	69fa      	ldr	r2, [r7, #28]
 8001470:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001472:	4413      	add	r3, r2
 8001474:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001476:	4413      	add	r3, r2
 8001478:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  if (enables.final_range)
 800147a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800147e:	2b00      	cmp	r3, #0
 8001480:	d02d      	beq.n	80014de <setMeasurementTimingBudget+0x122>
  {
    used_budget_us += FinalRangeOverhead;
 8001482:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8001484:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001486:	4413      	add	r3, r2
 8001488:	647b      	str	r3, [r7, #68]	@ 0x44
    // budget and the sum of all other timeouts within the sequence.
    // If there is no room for the final range timeout, then an error
    // will be set. Otherwise the remaining time will be applied to
    // the final range."

    if (used_budget_us > budget_us)
 800148a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	429a      	cmp	r2, r3
 8001490:	d901      	bls.n	8001496 <setMeasurementTimingBudget+0xda>
    {
      // "Requested timeout too big."
      return false;
 8001492:	2300      	movs	r3, #0
 8001494:	e024      	b.n	80014e0 <setMeasurementTimingBudget+0x124>
    }

    uint32_t final_range_timeout_us = budget_us - used_budget_us;
 8001496:	687a      	ldr	r2, [r7, #4]
 8001498:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800149a:	1ad3      	subs	r3, r2, r3
 800149c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    //  timeouts must be expressed in macro periods MClks
    //  because they have different vcsel periods."

    uint16_t final_range_timeout_mclks =
      timeoutMicrosecondsToMclks(final_range_timeout_us,
                                 timeouts.final_range_vcsel_period_pclks);
 800149e:	89fb      	ldrh	r3, [r7, #14]
      timeoutMicrosecondsToMclks(final_range_timeout_us,
 80014a0:	b2db      	uxtb	r3, r3
 80014a2:	4619      	mov	r1, r3
 80014a4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80014a6:	f000 fc57 	bl	8001d58 <timeoutMicrosecondsToMclks>
 80014aa:	4603      	mov	r3, r0
    uint16_t final_range_timeout_mclks =
 80014ac:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

    if (enables.pre_range)
 80014b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d005      	beq.n	80014c4 <setMeasurementTimingBudget+0x108>
    {
      final_range_timeout_mclks += timeouts.pre_range_mclks;
 80014b8:	8a7a      	ldrh	r2, [r7, #18]
 80014ba:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80014be:	4413      	add	r3, r2
 80014c0:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    }

    writeReg16Bit(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 80014c4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80014c8:	4618      	mov	r0, r3
 80014ca:	f000 fbf2 	bl	8001cb2 <encodeTimeout>
 80014ce:	4603      	mov	r3, r0
 80014d0:	4619      	mov	r1, r3
 80014d2:	2071      	movs	r0, #113	@ 0x71
 80014d4:	f7ff fc04 	bl	8000ce0 <writeReg16Bit>
      encodeTimeout(final_range_timeout_mclks));

    // set_sequence_step_timeout() end

    g_measTimBudUs = budget_us; // store for internal reuse
 80014d8:	4a03      	ldr	r2, [pc, #12]	@ (80014e8 <setMeasurementTimingBudget+0x12c>)
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	6013      	str	r3, [r2, #0]
  }
  return true;
 80014de:	2301      	movs	r3, #1
}
 80014e0:	4618      	mov	r0, r3
 80014e2:	3748      	adds	r7, #72	@ 0x48
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}
 80014e8:	20000084 	.word	0x20000084

080014ec <getMeasurementTimingBudget>:

// Get the measurement timing budget in microseconds
// based on VL53L0X_get_measurement_timing_budget_micro_seconds()
// in us
uint32_t getMeasurementTimingBudget(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b08c      	sub	sp, #48	@ 0x30
 80014f0:	af00      	add	r7, sp, #0
  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  uint16_t const StartOverhead     = 1910; // note that this is different than the value in set_
 80014f2:	f240 7376 	movw	r3, #1910	@ 0x776
 80014f6:	857b      	strh	r3, [r7, #42]	@ 0x2a
  uint16_t const EndOverhead        = 960;
 80014f8:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 80014fc:	853b      	strh	r3, [r7, #40]	@ 0x28
  uint16_t const MsrcOverhead       = 660;
 80014fe:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8001502:	84fb      	strh	r3, [r7, #38]	@ 0x26
  uint16_t const TccOverhead        = 590;
 8001504:	f240 234e 	movw	r3, #590	@ 0x24e
 8001508:	84bb      	strh	r3, [r7, #36]	@ 0x24
  uint16_t const DssOverhead        = 690;
 800150a:	f240 23b2 	movw	r3, #690	@ 0x2b2
 800150e:	847b      	strh	r3, [r7, #34]	@ 0x22
  uint16_t const PreRangeOverhead   = 660;
 8001510:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8001514:	843b      	strh	r3, [r7, #32]
  uint16_t const FinalRangeOverhead = 550;
 8001516:	f240 2326 	movw	r3, #550	@ 0x226
 800151a:	83fb      	strh	r3, [r7, #30]

  // "Start and end overhead times always present"
  uint32_t budget_us = StartOverhead + EndOverhead;
 800151c:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800151e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001520:	4413      	add	r3, r2
 8001522:	62fb      	str	r3, [r7, #44]	@ 0x2c

  getSequenceStepEnables(&enables);
 8001524:	f107 0318 	add.w	r3, r7, #24
 8001528:	4618      	mov	r0, r3
 800152a:	f000 fb17 	bl	8001b5c <getSequenceStepEnables>
  getSequenceStepTimeouts(&enables, &timeouts);
 800152e:	463a      	mov	r2, r7
 8001530:	f107 0318 	add.w	r3, r7, #24
 8001534:	4611      	mov	r1, r2
 8001536:	4618      	mov	r0, r3
 8001538:	f000 fb42 	bl	8001bc0 <getSequenceStepTimeouts>

  if (enables.tcc)
 800153c:	7e3b      	ldrb	r3, [r7, #24]
 800153e:	2b00      	cmp	r3, #0
 8001540:	d005      	beq.n	800154e <getMeasurementTimingBudget+0x62>
  {
    budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead);
 8001542:	68fa      	ldr	r2, [r7, #12]
 8001544:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001546:	4413      	add	r3, r2
 8001548:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800154a:	4413      	add	r3, r2
 800154c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  if (enables.dss)
 800154e:	7ebb      	ldrb	r3, [r7, #26]
 8001550:	2b00      	cmp	r3, #0
 8001552:	d007      	beq.n	8001564 <getMeasurementTimingBudget+0x78>
  {
    budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead);
 8001554:	68fa      	ldr	r2, [r7, #12]
 8001556:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001558:	4413      	add	r3, r2
 800155a:	005b      	lsls	r3, r3, #1
 800155c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800155e:	4413      	add	r3, r2
 8001560:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001562:	e008      	b.n	8001576 <getMeasurementTimingBudget+0x8a>
  }
  else if (enables.msrc)
 8001564:	7e7b      	ldrb	r3, [r7, #25]
 8001566:	2b00      	cmp	r3, #0
 8001568:	d005      	beq.n	8001576 <getMeasurementTimingBudget+0x8a>
  {
    budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead);
 800156a:	68fa      	ldr	r2, [r7, #12]
 800156c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800156e:	4413      	add	r3, r2
 8001570:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001572:	4413      	add	r3, r2
 8001574:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  if (enables.pre_range)
 8001576:	7efb      	ldrb	r3, [r7, #27]
 8001578:	2b00      	cmp	r3, #0
 800157a:	d005      	beq.n	8001588 <getMeasurementTimingBudget+0x9c>
  {
    budget_us += (timeouts.pre_range_us + PreRangeOverhead);
 800157c:	693a      	ldr	r2, [r7, #16]
 800157e:	8c3b      	ldrh	r3, [r7, #32]
 8001580:	4413      	add	r3, r2
 8001582:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001584:	4413      	add	r3, r2
 8001586:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  if (enables.final_range)
 8001588:	7f3b      	ldrb	r3, [r7, #28]
 800158a:	2b00      	cmp	r3, #0
 800158c:	d005      	beq.n	800159a <getMeasurementTimingBudget+0xae>
  {
    budget_us += (timeouts.final_range_us + FinalRangeOverhead);
 800158e:	697a      	ldr	r2, [r7, #20]
 8001590:	8bfb      	ldrh	r3, [r7, #30]
 8001592:	4413      	add	r3, r2
 8001594:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001596:	4413      	add	r3, r2
 8001598:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  g_measTimBudUs = budget_us; // store for internal reuse
 800159a:	4a04      	ldr	r2, [pc, #16]	@ (80015ac <getMeasurementTimingBudget+0xc0>)
 800159c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800159e:	6013      	str	r3, [r2, #0]
  return budget_us;
 80015a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80015a2:	4618      	mov	r0, r3
 80015a4:	3730      	adds	r7, #48	@ 0x30
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	bf00      	nop
 80015ac:	20000084 	.word	0x20000084

080015b0 <setVcselPulsePeriod>:
// Valid values are (even numbers only):
//  pre:  12 to 18 (initialized default: 14)
//  final: 8 to 14 (initialized default: 10)
// based on VL53L0X_set_vcsel_pulse_period()
bool setVcselPulsePeriod(vcselPeriodType type, uint8_t period_pclks)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b08c      	sub	sp, #48	@ 0x30
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	4603      	mov	r3, r0
 80015b8:	460a      	mov	r2, r1
 80015ba:	71fb      	strb	r3, [r7, #7]
 80015bc:	4613      	mov	r3, r2
 80015be:	71bb      	strb	r3, [r7, #6]
  uint8_t vcsel_period_reg = encodeVcselPeriod(period_pclks);
 80015c0:	79bb      	ldrb	r3, [r7, #6]
 80015c2:	085b      	lsrs	r3, r3, #1
 80015c4:	b2db      	uxtb	r3, r3
 80015c6:	3b01      	subs	r3, #1
 80015c8:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  getSequenceStepEnables(&enables);
 80015cc:	f107 0320 	add.w	r3, r7, #32
 80015d0:	4618      	mov	r0, r3
 80015d2:	f000 fac3 	bl	8001b5c <getSequenceStepEnables>
  getSequenceStepTimeouts(&enables, &timeouts);
 80015d6:	f107 0208 	add.w	r2, r7, #8
 80015da:	f107 0320 	add.w	r3, r7, #32
 80015de:	4611      	mov	r1, r2
 80015e0:	4618      	mov	r0, r3
 80015e2:	f000 faed 	bl	8001bc0 <getSequenceStepTimeouts>
  //
  // For the MSRC timeout, the same applies - this timeout being
  // dependant on the pre-range vcsel period."


  if (type == VcselPeriodPreRange)
 80015e6:	79fb      	ldrb	r3, [r7, #7]
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d15d      	bne.n	80016a8 <setVcselPulsePeriod+0xf8>
  {
    // "Set phase check limits"
    switch (period_pclks)
 80015ec:	79bb      	ldrb	r3, [r7, #6]
 80015ee:	3b0c      	subs	r3, #12
 80015f0:	2b06      	cmp	r3, #6
 80015f2:	d825      	bhi.n	8001640 <setVcselPulsePeriod+0x90>
 80015f4:	a201      	add	r2, pc, #4	@ (adr r2, 80015fc <setVcselPulsePeriod+0x4c>)
 80015f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015fa:	bf00      	nop
 80015fc:	08001619 	.word	0x08001619
 8001600:	08001641 	.word	0x08001641
 8001604:	08001623 	.word	0x08001623
 8001608:	08001641 	.word	0x08001641
 800160c:	0800162d 	.word	0x0800162d
 8001610:	08001641 	.word	0x08001641
 8001614:	08001637 	.word	0x08001637
    {
      case 12:
        writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x18);
 8001618:	2118      	movs	r1, #24
 800161a:	2057      	movs	r0, #87	@ 0x57
 800161c:	f7ff fb36 	bl	8000c8c <writeReg>
        break;
 8001620:	e010      	b.n	8001644 <setVcselPulsePeriod+0x94>

      case 14:
        writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x30);
 8001622:	2130      	movs	r1, #48	@ 0x30
 8001624:	2057      	movs	r0, #87	@ 0x57
 8001626:	f7ff fb31 	bl	8000c8c <writeReg>
        break;
 800162a:	e00b      	b.n	8001644 <setVcselPulsePeriod+0x94>

      case 16:
        writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x40);
 800162c:	2140      	movs	r1, #64	@ 0x40
 800162e:	2057      	movs	r0, #87	@ 0x57
 8001630:	f7ff fb2c 	bl	8000c8c <writeReg>
        break;
 8001634:	e006      	b.n	8001644 <setVcselPulsePeriod+0x94>

      case 18:
        writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x50);
 8001636:	2150      	movs	r1, #80	@ 0x50
 8001638:	2057      	movs	r0, #87	@ 0x57
 800163a:	f7ff fb27 	bl	8000c8c <writeReg>
        break;
 800163e:	e001      	b.n	8001644 <setVcselPulsePeriod+0x94>

      default:
        // invalid period
        return false;
 8001640:	2300      	movs	r3, #0
 8001642:	e0fc      	b.n	800183e <setVcselPulsePeriod+0x28e>
    }
    writeReg(PRE_RANGE_CONFIG_VALID_PHASE_LOW, 0x08);
 8001644:	2108      	movs	r1, #8
 8001646:	2056      	movs	r0, #86	@ 0x56
 8001648:	f7ff fb20 	bl	8000c8c <writeReg>

    // apply new VCSEL period
    writeReg(PRE_RANGE_CONFIG_VCSEL_PERIOD, vcsel_period_reg);
 800164c:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001650:	4619      	mov	r1, r3
 8001652:	2050      	movs	r0, #80	@ 0x50
 8001654:	f7ff fb1a 	bl	8000c8c <writeReg>

    // set_sequence_step_timeout() begin
    // (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE)

    uint16_t new_pre_range_timeout_mclks =
      timeoutMicrosecondsToMclks(timeouts.pre_range_us, period_pclks);
 8001658:	69bb      	ldr	r3, [r7, #24]
 800165a:	79ba      	ldrb	r2, [r7, #6]
 800165c:	4611      	mov	r1, r2
 800165e:	4618      	mov	r0, r3
 8001660:	f000 fb7a 	bl	8001d58 <timeoutMicrosecondsToMclks>
 8001664:	4603      	mov	r3, r0
    uint16_t new_pre_range_timeout_mclks =
 8001666:	857b      	strh	r3, [r7, #42]	@ 0x2a

    writeReg16Bit(PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 8001668:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800166a:	4618      	mov	r0, r3
 800166c:	f000 fb21 	bl	8001cb2 <encodeTimeout>
 8001670:	4603      	mov	r3, r0
 8001672:	4619      	mov	r1, r3
 8001674:	2051      	movs	r0, #81	@ 0x51
 8001676:	f7ff fb33 	bl	8000ce0 <writeReg16Bit>

    // set_sequence_step_timeout() begin
    // (SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)

    uint16_t new_msrc_timeout_mclks =
      timeoutMicrosecondsToMclks(timeouts.msrc_dss_tcc_us, period_pclks);
 800167a:	697b      	ldr	r3, [r7, #20]
 800167c:	79ba      	ldrb	r2, [r7, #6]
 800167e:	4611      	mov	r1, r2
 8001680:	4618      	mov	r0, r3
 8001682:	f000 fb69 	bl	8001d58 <timeoutMicrosecondsToMclks>
 8001686:	4603      	mov	r3, r0
    uint16_t new_msrc_timeout_mclks =
 8001688:	853b      	strh	r3, [r7, #40]	@ 0x28

    writeReg(MSRC_CONFIG_TIMEOUT_MACROP,
 800168a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800168c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001690:	d804      	bhi.n	800169c <setVcselPulsePeriod+0xec>
      (new_msrc_timeout_mclks > 256) ? 255 : (new_msrc_timeout_mclks - 1));
 8001692:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001694:	b2db      	uxtb	r3, r3
    writeReg(MSRC_CONFIG_TIMEOUT_MACROP,
 8001696:	3b01      	subs	r3, #1
 8001698:	b2db      	uxtb	r3, r3
 800169a:	e000      	b.n	800169e <setVcselPulsePeriod+0xee>
 800169c:	23ff      	movs	r3, #255	@ 0xff
 800169e:	4619      	mov	r1, r3
 80016a0:	2046      	movs	r0, #70	@ 0x46
 80016a2:	f7ff faf3 	bl	8000c8c <writeReg>
 80016a6:	e0b1      	b.n	800180c <setVcselPulsePeriod+0x25c>

    // set_sequence_step_timeout() end
  }
  else if (type == VcselPeriodFinalRange)
 80016a8:	79fb      	ldrb	r3, [r7, #7]
 80016aa:	2b01      	cmp	r3, #1
 80016ac:	f040 80ac 	bne.w	8001808 <setVcselPulsePeriod+0x258>
  {
    switch (period_pclks)
 80016b0:	79bb      	ldrb	r3, [r7, #6]
 80016b2:	3b08      	subs	r3, #8
 80016b4:	2b06      	cmp	r3, #6
 80016b6:	f200 8085 	bhi.w	80017c4 <setVcselPulsePeriod+0x214>
 80016ba:	a201      	add	r2, pc, #4	@ (adr r2, 80016c0 <setVcselPulsePeriod+0x110>)
 80016bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016c0:	080016dd 	.word	0x080016dd
 80016c4:	080017c5 	.word	0x080017c5
 80016c8:	08001717 	.word	0x08001717
 80016cc:	080017c5 	.word	0x080017c5
 80016d0:	08001751 	.word	0x08001751
 80016d4:	080017c5 	.word	0x080017c5
 80016d8:	0800178b 	.word	0x0800178b
    {
      case 8:
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x10);
 80016dc:	2110      	movs	r1, #16
 80016de:	2048      	movs	r0, #72	@ 0x48
 80016e0:	f7ff fad4 	bl	8000c8c <writeReg>
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 80016e4:	2108      	movs	r1, #8
 80016e6:	2047      	movs	r0, #71	@ 0x47
 80016e8:	f7ff fad0 	bl	8000c8c <writeReg>
        writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x02);
 80016ec:	2102      	movs	r1, #2
 80016ee:	2032      	movs	r0, #50	@ 0x32
 80016f0:	f7ff facc 	bl	8000c8c <writeReg>
        writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x0C);
 80016f4:	210c      	movs	r1, #12
 80016f6:	2030      	movs	r0, #48	@ 0x30
 80016f8:	f7ff fac8 	bl	8000c8c <writeReg>
        writeReg(0xFF, 0x01);
 80016fc:	2101      	movs	r1, #1
 80016fe:	20ff      	movs	r0, #255	@ 0xff
 8001700:	f7ff fac4 	bl	8000c8c <writeReg>
        writeReg(ALGO_PHASECAL_LIM, 0x30);
 8001704:	2130      	movs	r1, #48	@ 0x30
 8001706:	2030      	movs	r0, #48	@ 0x30
 8001708:	f7ff fac0 	bl	8000c8c <writeReg>
        writeReg(0xFF, 0x00);
 800170c:	2100      	movs	r1, #0
 800170e:	20ff      	movs	r0, #255	@ 0xff
 8001710:	f7ff fabc 	bl	8000c8c <writeReg>
        break;
 8001714:	e058      	b.n	80017c8 <setVcselPulsePeriod+0x218>

      case 10:
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x28);
 8001716:	2128      	movs	r1, #40	@ 0x28
 8001718:	2048      	movs	r0, #72	@ 0x48
 800171a:	f7ff fab7 	bl	8000c8c <writeReg>
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 800171e:	2108      	movs	r1, #8
 8001720:	2047      	movs	r0, #71	@ 0x47
 8001722:	f7ff fab3 	bl	8000c8c <writeReg>
        writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
 8001726:	2103      	movs	r1, #3
 8001728:	2032      	movs	r0, #50	@ 0x32
 800172a:	f7ff faaf 	bl	8000c8c <writeReg>
        writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x09);
 800172e:	2109      	movs	r1, #9
 8001730:	2030      	movs	r0, #48	@ 0x30
 8001732:	f7ff faab 	bl	8000c8c <writeReg>
        writeReg(0xFF, 0x01);
 8001736:	2101      	movs	r1, #1
 8001738:	20ff      	movs	r0, #255	@ 0xff
 800173a:	f7ff faa7 	bl	8000c8c <writeReg>
        writeReg(ALGO_PHASECAL_LIM, 0x20);
 800173e:	2120      	movs	r1, #32
 8001740:	2030      	movs	r0, #48	@ 0x30
 8001742:	f7ff faa3 	bl	8000c8c <writeReg>
        writeReg(0xFF, 0x00);
 8001746:	2100      	movs	r1, #0
 8001748:	20ff      	movs	r0, #255	@ 0xff
 800174a:	f7ff fa9f 	bl	8000c8c <writeReg>
        break;
 800174e:	e03b      	b.n	80017c8 <setVcselPulsePeriod+0x218>

      case 12:
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x38);
 8001750:	2138      	movs	r1, #56	@ 0x38
 8001752:	2048      	movs	r0, #72	@ 0x48
 8001754:	f7ff fa9a 	bl	8000c8c <writeReg>
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 8001758:	2108      	movs	r1, #8
 800175a:	2047      	movs	r0, #71	@ 0x47
 800175c:	f7ff fa96 	bl	8000c8c <writeReg>
        writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
 8001760:	2103      	movs	r1, #3
 8001762:	2032      	movs	r0, #50	@ 0x32
 8001764:	f7ff fa92 	bl	8000c8c <writeReg>
        writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x08);
 8001768:	2108      	movs	r1, #8
 800176a:	2030      	movs	r0, #48	@ 0x30
 800176c:	f7ff fa8e 	bl	8000c8c <writeReg>
        writeReg(0xFF, 0x01);
 8001770:	2101      	movs	r1, #1
 8001772:	20ff      	movs	r0, #255	@ 0xff
 8001774:	f7ff fa8a 	bl	8000c8c <writeReg>
        writeReg(ALGO_PHASECAL_LIM, 0x20);
 8001778:	2120      	movs	r1, #32
 800177a:	2030      	movs	r0, #48	@ 0x30
 800177c:	f7ff fa86 	bl	8000c8c <writeReg>
        writeReg(0xFF, 0x00);
 8001780:	2100      	movs	r1, #0
 8001782:	20ff      	movs	r0, #255	@ 0xff
 8001784:	f7ff fa82 	bl	8000c8c <writeReg>
        break;
 8001788:	e01e      	b.n	80017c8 <setVcselPulsePeriod+0x218>

      case 14:
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x48);
 800178a:	2148      	movs	r1, #72	@ 0x48
 800178c:	2048      	movs	r0, #72	@ 0x48
 800178e:	f7ff fa7d 	bl	8000c8c <writeReg>
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 8001792:	2108      	movs	r1, #8
 8001794:	2047      	movs	r0, #71	@ 0x47
 8001796:	f7ff fa79 	bl	8000c8c <writeReg>
        writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
 800179a:	2103      	movs	r1, #3
 800179c:	2032      	movs	r0, #50	@ 0x32
 800179e:	f7ff fa75 	bl	8000c8c <writeReg>
        writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x07);
 80017a2:	2107      	movs	r1, #7
 80017a4:	2030      	movs	r0, #48	@ 0x30
 80017a6:	f7ff fa71 	bl	8000c8c <writeReg>
        writeReg(0xFF, 0x01);
 80017aa:	2101      	movs	r1, #1
 80017ac:	20ff      	movs	r0, #255	@ 0xff
 80017ae:	f7ff fa6d 	bl	8000c8c <writeReg>
        writeReg(ALGO_PHASECAL_LIM, 0x20);
 80017b2:	2120      	movs	r1, #32
 80017b4:	2030      	movs	r0, #48	@ 0x30
 80017b6:	f7ff fa69 	bl	8000c8c <writeReg>
        writeReg(0xFF, 0x00);
 80017ba:	2100      	movs	r1, #0
 80017bc:	20ff      	movs	r0, #255	@ 0xff
 80017be:	f7ff fa65 	bl	8000c8c <writeReg>
        break;
 80017c2:	e001      	b.n	80017c8 <setVcselPulsePeriod+0x218>

      default:
        // invalid period
        return false;
 80017c4:	2300      	movs	r3, #0
 80017c6:	e03a      	b.n	800183e <setVcselPulsePeriod+0x28e>
    }

    // apply new VCSEL period
    writeReg(FINAL_RANGE_CONFIG_VCSEL_PERIOD, vcsel_period_reg);
 80017c8:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80017cc:	4619      	mov	r1, r3
 80017ce:	2070      	movs	r0, #112	@ 0x70
 80017d0:	f7ff fa5c 	bl	8000c8c <writeReg>
    //  must be added. To do this both final and pre-range
    //  timeouts must be expressed in macro periods MClks
    //  because they have different vcsel periods."

    uint16_t new_final_range_timeout_mclks =
      timeoutMicrosecondsToMclks(timeouts.final_range_us, period_pclks);
 80017d4:	69fb      	ldr	r3, [r7, #28]
 80017d6:	79ba      	ldrb	r2, [r7, #6]
 80017d8:	4611      	mov	r1, r2
 80017da:	4618      	mov	r0, r3
 80017dc:	f000 fabc 	bl	8001d58 <timeoutMicrosecondsToMclks>
 80017e0:	4603      	mov	r3, r0
    uint16_t new_final_range_timeout_mclks =
 80017e2:	85fb      	strh	r3, [r7, #46]	@ 0x2e

    if (enables.pre_range)
 80017e4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d003      	beq.n	80017f4 <setVcselPulsePeriod+0x244>
    {
      new_final_range_timeout_mclks += timeouts.pre_range_mclks;
 80017ec:	89fa      	ldrh	r2, [r7, #14]
 80017ee:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80017f0:	4413      	add	r3, r2
 80017f2:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    }

    writeReg16Bit(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 80017f4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80017f6:	4618      	mov	r0, r3
 80017f8:	f000 fa5b 	bl	8001cb2 <encodeTimeout>
 80017fc:	4603      	mov	r3, r0
 80017fe:	4619      	mov	r1, r3
 8001800:	2071      	movs	r0, #113	@ 0x71
 8001802:	f7ff fa6d 	bl	8000ce0 <writeReg16Bit>
 8001806:	e001      	b.n	800180c <setVcselPulsePeriod+0x25c>
    // set_sequence_step_timeout end
  }
  else
  {
    // invalid type
    return false;
 8001808:	2300      	movs	r3, #0
 800180a:	e018      	b.n	800183e <setVcselPulsePeriod+0x28e>
  }

  // "Finally, the timing budget must be re-applied"

  setMeasurementTimingBudget(g_measTimBudUs);
 800180c:	4b0e      	ldr	r3, [pc, #56]	@ (8001848 <setVcselPulsePeriod+0x298>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	4618      	mov	r0, r3
 8001812:	f7ff fdd3 	bl	80013bc <setMeasurementTimingBudget>

  // "Perform the phase calibration. This is needed after changing on vcsel period."
  // VL53L0X_perform_phase_calibration() begin

  uint8_t sequence_config = readReg(SYSTEM_SEQUENCE_CONFIG);
 8001816:	2001      	movs	r0, #1
 8001818:	f7ff fa8c 	bl	8000d34 <readReg>
 800181c:	4603      	mov	r3, r0
 800181e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  writeReg(SYSTEM_SEQUENCE_CONFIG, 0x02);
 8001822:	2102      	movs	r1, #2
 8001824:	2001      	movs	r0, #1
 8001826:	f7ff fa31 	bl	8000c8c <writeReg>
  performSingleRefCalibration(0x0);
 800182a:	2000      	movs	r0, #0
 800182c:	f000 faba 	bl	8001da4 <performSingleRefCalibration>
  writeReg(SYSTEM_SEQUENCE_CONFIG, sequence_config);
 8001830:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001834:	4619      	mov	r1, r3
 8001836:	2001      	movs	r0, #1
 8001838:	f7ff fa28 	bl	8000c8c <writeReg>

  // VL53L0X_perform_phase_calibration() end

  return true;
 800183c:	2301      	movs	r3, #1
}
 800183e:	4618      	mov	r0, r3
 8001840:	3730      	adds	r7, #48	@ 0x30
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	20000084 	.word	0x20000084

0800184c <getVcselPulsePeriod>:

// Get the VCSEL pulse period in PCLKs for the given period type.
// based on VL53L0X_get_vcsel_pulse_period()
uint8_t getVcselPulsePeriod(vcselPeriodType type)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b082      	sub	sp, #8
 8001850:	af00      	add	r7, sp, #0
 8001852:	4603      	mov	r3, r0
 8001854:	71fb      	strb	r3, [r7, #7]
  if (type == VcselPeriodPreRange)
 8001856:	79fb      	ldrb	r3, [r7, #7]
 8001858:	2b00      	cmp	r3, #0
 800185a:	d108      	bne.n	800186e <getVcselPulsePeriod+0x22>
  {
    return decodeVcselPeriod(readReg(PRE_RANGE_CONFIG_VCSEL_PERIOD));
 800185c:	2050      	movs	r0, #80	@ 0x50
 800185e:	f7ff fa69 	bl	8000d34 <readReg>
 8001862:	4603      	mov	r3, r0
 8001864:	3301      	adds	r3, #1
 8001866:	b2db      	uxtb	r3, r3
 8001868:	005b      	lsls	r3, r3, #1
 800186a:	b2db      	uxtb	r3, r3
 800186c:	e00c      	b.n	8001888 <getVcselPulsePeriod+0x3c>
  }
  else if (type == VcselPeriodFinalRange)
 800186e:	79fb      	ldrb	r3, [r7, #7]
 8001870:	2b01      	cmp	r3, #1
 8001872:	d108      	bne.n	8001886 <getVcselPulsePeriod+0x3a>
  {
    return decodeVcselPeriod(readReg(FINAL_RANGE_CONFIG_VCSEL_PERIOD));
 8001874:	2070      	movs	r0, #112	@ 0x70
 8001876:	f7ff fa5d 	bl	8000d34 <readReg>
 800187a:	4603      	mov	r3, r0
 800187c:	3301      	adds	r3, #1
 800187e:	b2db      	uxtb	r3, r3
 8001880:	005b      	lsls	r3, r3, #1
 8001882:	b2db      	uxtb	r3, r3
 8001884:	e000      	b.n	8001888 <getVcselPulsePeriod+0x3c>
  }
  else { return 255; }
 8001886:	23ff      	movs	r3, #255	@ 0xff
}
 8001888:	4618      	mov	r0, r3
 800188a:	3708      	adds	r7, #8
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}

08001890 <readRangeContinuousMillimeters>:

// Returns a range reading in millimeters when continuous mode is active
// (readRangeSingleMillimeters() also calls this function after starting a
// single-shot range measurement)
// extraStats provides additional info for this measurment. Set to 0 if not needed.
uint16_t readRangeContinuousMillimeters( statInfo_t_VL53L0X *extraStats ) {
 8001890:	b580      	push	{r7, lr}
 8001892:	b086      	sub	sp, #24
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
  uint8_t tempBuffer[12];
  uint16_t temp;
  startTimeout();
 8001898:	f000 feb0 	bl	80025fc <HAL_GetTick>
 800189c:	4603      	mov	r3, r0
 800189e:	b29a      	uxth	r2, r3
 80018a0:	4b33      	ldr	r3, [pc, #204]	@ (8001970 <readRangeContinuousMillimeters+0xe0>)
 80018a2:	801a      	strh	r2, [r3, #0]
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0) {
 80018a4:	e015      	b.n	80018d2 <readRangeContinuousMillimeters+0x42>
    if (checkTimeoutExpired())
 80018a6:	4b33      	ldr	r3, [pc, #204]	@ (8001974 <readRangeContinuousMillimeters+0xe4>)
 80018a8:	881b      	ldrh	r3, [r3, #0]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d011      	beq.n	80018d2 <readRangeContinuousMillimeters+0x42>
 80018ae:	f000 fea5 	bl	80025fc <HAL_GetTick>
 80018b2:	4603      	mov	r3, r0
 80018b4:	b29b      	uxth	r3, r3
 80018b6:	461a      	mov	r2, r3
 80018b8:	4b2d      	ldr	r3, [pc, #180]	@ (8001970 <readRangeContinuousMillimeters+0xe0>)
 80018ba:	881b      	ldrh	r3, [r3, #0]
 80018bc:	1ad3      	subs	r3, r2, r3
 80018be:	4a2d      	ldr	r2, [pc, #180]	@ (8001974 <readRangeContinuousMillimeters+0xe4>)
 80018c0:	8812      	ldrh	r2, [r2, #0]
 80018c2:	4293      	cmp	r3, r2
 80018c4:	dd05      	ble.n	80018d2 <readRangeContinuousMillimeters+0x42>
    {
      g_isTimeout = true;
 80018c6:	4b2c      	ldr	r3, [pc, #176]	@ (8001978 <readRangeContinuousMillimeters+0xe8>)
 80018c8:	2201      	movs	r2, #1
 80018ca:	701a      	strb	r2, [r3, #0]
      return 65535;
 80018cc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80018d0:	e04a      	b.n	8001968 <readRangeContinuousMillimeters+0xd8>
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0) {
 80018d2:	2013      	movs	r0, #19
 80018d4:	f7ff fa2e 	bl	8000d34 <readReg>
 80018d8:	4603      	mov	r3, r0
 80018da:	f003 0307 	and.w	r3, r3, #7
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d0e1      	beq.n	80018a6 <readRangeContinuousMillimeters+0x16>
    }
  }
  if( extraStats == 0 ){
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d105      	bne.n	80018f4 <readRangeContinuousMillimeters+0x64>
    // assumptions: Linearity Corrective Gain is 1000 (default);
    // fractional ranging is not enabled
    temp = readReg16Bit(RESULT_RANGE_STATUS + 10);
 80018e8:	201e      	movs	r0, #30
 80018ea:	f7ff fa4f 	bl	8000d8c <readReg16Bit>
 80018ee:	4603      	mov	r3, r0
 80018f0:	82fb      	strh	r3, [r7, #22]
 80018f2:	e034      	b.n	800195e <readRangeContinuousMillimeters+0xce>
    //   4: 0 ?
    //   5: ???
    // 6,7: signal count rate [mcps], uint16_t, fixpoint9.7
    // 9,8: AmbientRateRtnMegaCps  [mcps], uint16_t, fixpoimt9.7
    // A,B: uncorrected distance [mm], uint16_t
    readMulti(0x14, tempBuffer, 12);
 80018f4:	f107 0308 	add.w	r3, r7, #8
 80018f8:	220c      	movs	r2, #12
 80018fa:	4619      	mov	r1, r3
 80018fc:	2014      	movs	r0, #20
 80018fe:	f7ff fa9f 	bl	8000e40 <readMulti>
    extraStats->rangeStatus =  tempBuffer[0x00]>>3;
 8001902:	7a3b      	ldrb	r3, [r7, #8]
 8001904:	08db      	lsrs	r3, r3, #3
 8001906:	b2da      	uxtb	r2, r3
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	721a      	strb	r2, [r3, #8]
    extraStats->spadCnt     = (tempBuffer[0x02]<<8) | tempBuffer[0x03];
 800190c:	7abb      	ldrb	r3, [r7, #10]
 800190e:	021b      	lsls	r3, r3, #8
 8001910:	b21a      	sxth	r2, r3
 8001912:	7afb      	ldrb	r3, [r7, #11]
 8001914:	b21b      	sxth	r3, r3
 8001916:	4313      	orrs	r3, r2
 8001918:	b21b      	sxth	r3, r3
 800191a:	b29a      	uxth	r2, r3
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	80da      	strh	r2, [r3, #6]
    extraStats->signalCnt   = (tempBuffer[0x06]<<8) | tempBuffer[0x07];
 8001920:	7bbb      	ldrb	r3, [r7, #14]
 8001922:	021b      	lsls	r3, r3, #8
 8001924:	b21a      	sxth	r2, r3
 8001926:	7bfb      	ldrb	r3, [r7, #15]
 8001928:	b21b      	sxth	r3, r3
 800192a:	4313      	orrs	r3, r2
 800192c:	b21b      	sxth	r3, r3
 800192e:	b29a      	uxth	r2, r3
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	805a      	strh	r2, [r3, #2]
    extraStats->ambientCnt  = (tempBuffer[0x08]<<8) | tempBuffer[0x09];    
 8001934:	7c3b      	ldrb	r3, [r7, #16]
 8001936:	021b      	lsls	r3, r3, #8
 8001938:	b21a      	sxth	r2, r3
 800193a:	7c7b      	ldrb	r3, [r7, #17]
 800193c:	b21b      	sxth	r3, r3
 800193e:	4313      	orrs	r3, r2
 8001940:	b21b      	sxth	r3, r3
 8001942:	b29a      	uxth	r2, r3
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	809a      	strh	r2, [r3, #4]
    temp                    = (tempBuffer[0x0A]<<8) | tempBuffer[0x0B];
 8001948:	7cbb      	ldrb	r3, [r7, #18]
 800194a:	021b      	lsls	r3, r3, #8
 800194c:	b21a      	sxth	r2, r3
 800194e:	7cfb      	ldrb	r3, [r7, #19]
 8001950:	b21b      	sxth	r3, r3
 8001952:	4313      	orrs	r3, r2
 8001954:	b21b      	sxth	r3, r3
 8001956:	82fb      	strh	r3, [r7, #22]
    extraStats->rawDistance = temp;
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	8afa      	ldrh	r2, [r7, #22]
 800195c:	801a      	strh	r2, [r3, #0]
  }
  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 800195e:	2101      	movs	r1, #1
 8001960:	200b      	movs	r0, #11
 8001962:	f7ff f993 	bl	8000c8c <writeReg>
  return temp;
 8001966:	8afb      	ldrh	r3, [r7, #22]
}
 8001968:	4618      	mov	r0, r3
 800196a:	3718      	adds	r7, #24
 800196c:	46bd      	mov	sp, r7
 800196e:	bd80      	pop	{r7, pc}
 8001970:	20000080 	.word	0x20000080
 8001974:	2000007c 	.word	0x2000007c
 8001978:	2000007e 	.word	0x2000007e

0800197c <readRangeSingleMillimeters>:

// Performs a single-shot range measurement and returns the reading in
// millimeters
// based on VL53L0X_PerformSingleRangingMeasurement()
// extraStats provides additional info for this measurment. Set to 0 if not needed.
uint16_t readRangeSingleMillimeters( statInfo_t_VL53L0X *extraStats ) {
 800197c:	b580      	push	{r7, lr}
 800197e:	b082      	sub	sp, #8
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
  writeReg(0x80, 0x01);
 8001984:	2101      	movs	r1, #1
 8001986:	2080      	movs	r0, #128	@ 0x80
 8001988:	f7ff f980 	bl	8000c8c <writeReg>
  writeReg(0xFF, 0x01);
 800198c:	2101      	movs	r1, #1
 800198e:	20ff      	movs	r0, #255	@ 0xff
 8001990:	f7ff f97c 	bl	8000c8c <writeReg>
  writeReg(0x00, 0x00);
 8001994:	2100      	movs	r1, #0
 8001996:	2000      	movs	r0, #0
 8001998:	f7ff f978 	bl	8000c8c <writeReg>
  writeReg(0x91, g_stopVariable);
 800199c:	4b21      	ldr	r3, [pc, #132]	@ (8001a24 <readRangeSingleMillimeters+0xa8>)
 800199e:	781b      	ldrb	r3, [r3, #0]
 80019a0:	4619      	mov	r1, r3
 80019a2:	2091      	movs	r0, #145	@ 0x91
 80019a4:	f7ff f972 	bl	8000c8c <writeReg>
  writeReg(0x00, 0x01);
 80019a8:	2101      	movs	r1, #1
 80019aa:	2000      	movs	r0, #0
 80019ac:	f7ff f96e 	bl	8000c8c <writeReg>
  writeReg(0xFF, 0x00);
 80019b0:	2100      	movs	r1, #0
 80019b2:	20ff      	movs	r0, #255	@ 0xff
 80019b4:	f7ff f96a 	bl	8000c8c <writeReg>
  writeReg(0x80, 0x00);
 80019b8:	2100      	movs	r1, #0
 80019ba:	2080      	movs	r0, #128	@ 0x80
 80019bc:	f7ff f966 	bl	8000c8c <writeReg>
  writeReg(SYSRANGE_START, 0x01);
 80019c0:	2101      	movs	r1, #1
 80019c2:	2000      	movs	r0, #0
 80019c4:	f7ff f962 	bl	8000c8c <writeReg>
  // "Wait until start bit has been cleared"
  startTimeout();
 80019c8:	f000 fe18 	bl	80025fc <HAL_GetTick>
 80019cc:	4603      	mov	r3, r0
 80019ce:	b29a      	uxth	r2, r3
 80019d0:	4b15      	ldr	r3, [pc, #84]	@ (8001a28 <readRangeSingleMillimeters+0xac>)
 80019d2:	801a      	strh	r2, [r3, #0]
  while (readReg(SYSRANGE_START) & 0x01){
 80019d4:	e015      	b.n	8001a02 <readRangeSingleMillimeters+0x86>
    if (checkTimeoutExpired()){
 80019d6:	4b15      	ldr	r3, [pc, #84]	@ (8001a2c <readRangeSingleMillimeters+0xb0>)
 80019d8:	881b      	ldrh	r3, [r3, #0]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d011      	beq.n	8001a02 <readRangeSingleMillimeters+0x86>
 80019de:	f000 fe0d 	bl	80025fc <HAL_GetTick>
 80019e2:	4603      	mov	r3, r0
 80019e4:	b29b      	uxth	r3, r3
 80019e6:	461a      	mov	r2, r3
 80019e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001a28 <readRangeSingleMillimeters+0xac>)
 80019ea:	881b      	ldrh	r3, [r3, #0]
 80019ec:	1ad3      	subs	r3, r2, r3
 80019ee:	4a0f      	ldr	r2, [pc, #60]	@ (8001a2c <readRangeSingleMillimeters+0xb0>)
 80019f0:	8812      	ldrh	r2, [r2, #0]
 80019f2:	4293      	cmp	r3, r2
 80019f4:	dd05      	ble.n	8001a02 <readRangeSingleMillimeters+0x86>
      g_isTimeout = true;
 80019f6:	4b0e      	ldr	r3, [pc, #56]	@ (8001a30 <readRangeSingleMillimeters+0xb4>)
 80019f8:	2201      	movs	r2, #1
 80019fa:	701a      	strb	r2, [r3, #0]
      return 65535;
 80019fc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001a00:	e00b      	b.n	8001a1a <readRangeSingleMillimeters+0x9e>
  while (readReg(SYSRANGE_START) & 0x01){
 8001a02:	2000      	movs	r0, #0
 8001a04:	f7ff f996 	bl	8000d34 <readReg>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	f003 0301 	and.w	r3, r3, #1
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d1e1      	bne.n	80019d6 <readRangeSingleMillimeters+0x5a>
    }
  }
  return readRangeContinuousMillimeters( extraStats );
 8001a12:	6878      	ldr	r0, [r7, #4]
 8001a14:	f7ff ff3c 	bl	8001890 <readRangeContinuousMillimeters>
 8001a18:	4603      	mov	r3, r0
}
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	3708      	adds	r7, #8
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bd80      	pop	{r7, pc}
 8001a22:	bf00      	nop
 8001a24:	20000082 	.word	0x20000082
 8001a28:	20000080 	.word	0x20000080
 8001a2c:	2000007c 	.word	0x2000007c
 8001a30:	2000007e 	.word	0x2000007e

08001a34 <getSpadInfo>:

// Get reference SPAD (single photon avalanche diode) count and type
// based on VL53L0X_get_info_from_device(),
// but only gets reference SPAD count and type
bool getSpadInfo(uint8_t * count, bool * type_is_aperture)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b084      	sub	sp, #16
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
 8001a3c:	6039      	str	r1, [r7, #0]
  uint8_t tmp;

  writeReg(0x80, 0x01);
 8001a3e:	2101      	movs	r1, #1
 8001a40:	2080      	movs	r0, #128	@ 0x80
 8001a42:	f7ff f923 	bl	8000c8c <writeReg>
  writeReg(0xFF, 0x01);
 8001a46:	2101      	movs	r1, #1
 8001a48:	20ff      	movs	r0, #255	@ 0xff
 8001a4a:	f7ff f91f 	bl	8000c8c <writeReg>
  writeReg(0x00, 0x00);
 8001a4e:	2100      	movs	r1, #0
 8001a50:	2000      	movs	r0, #0
 8001a52:	f7ff f91b 	bl	8000c8c <writeReg>

  writeReg(0xFF, 0x06);
 8001a56:	2106      	movs	r1, #6
 8001a58:	20ff      	movs	r0, #255	@ 0xff
 8001a5a:	f7ff f917 	bl	8000c8c <writeReg>
  writeReg(0x83, readReg(0x83) | 0x04);
 8001a5e:	2083      	movs	r0, #131	@ 0x83
 8001a60:	f7ff f968 	bl	8000d34 <readReg>
 8001a64:	4603      	mov	r3, r0
 8001a66:	f043 0304 	orr.w	r3, r3, #4
 8001a6a:	b2db      	uxtb	r3, r3
 8001a6c:	4619      	mov	r1, r3
 8001a6e:	2083      	movs	r0, #131	@ 0x83
 8001a70:	f7ff f90c 	bl	8000c8c <writeReg>
  writeReg(0xFF, 0x07);
 8001a74:	2107      	movs	r1, #7
 8001a76:	20ff      	movs	r0, #255	@ 0xff
 8001a78:	f7ff f908 	bl	8000c8c <writeReg>
  writeReg(0x81, 0x01);
 8001a7c:	2101      	movs	r1, #1
 8001a7e:	2081      	movs	r0, #129	@ 0x81
 8001a80:	f7ff f904 	bl	8000c8c <writeReg>

  writeReg(0x80, 0x01);
 8001a84:	2101      	movs	r1, #1
 8001a86:	2080      	movs	r0, #128	@ 0x80
 8001a88:	f7ff f900 	bl	8000c8c <writeReg>

  writeReg(0x94, 0x6b);
 8001a8c:	216b      	movs	r1, #107	@ 0x6b
 8001a8e:	2094      	movs	r0, #148	@ 0x94
 8001a90:	f7ff f8fc 	bl	8000c8c <writeReg>
  writeReg(0x83, 0x00);
 8001a94:	2100      	movs	r1, #0
 8001a96:	2083      	movs	r0, #131	@ 0x83
 8001a98:	f7ff f8f8 	bl	8000c8c <writeReg>
  startTimeout();
 8001a9c:	f000 fdae 	bl	80025fc <HAL_GetTick>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	b29a      	uxth	r2, r3
 8001aa4:	4b2b      	ldr	r3, [pc, #172]	@ (8001b54 <getSpadInfo+0x120>)
 8001aa6:	801a      	strh	r2, [r3, #0]
  while (readReg(0x83) == 0x00)
 8001aa8:	e011      	b.n	8001ace <getSpadInfo+0x9a>
  {
    if (checkTimeoutExpired()) { return false; }
 8001aaa:	4b2b      	ldr	r3, [pc, #172]	@ (8001b58 <getSpadInfo+0x124>)
 8001aac:	881b      	ldrh	r3, [r3, #0]
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d00d      	beq.n	8001ace <getSpadInfo+0x9a>
 8001ab2:	f000 fda3 	bl	80025fc <HAL_GetTick>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	b29b      	uxth	r3, r3
 8001aba:	461a      	mov	r2, r3
 8001abc:	4b25      	ldr	r3, [pc, #148]	@ (8001b54 <getSpadInfo+0x120>)
 8001abe:	881b      	ldrh	r3, [r3, #0]
 8001ac0:	1ad3      	subs	r3, r2, r3
 8001ac2:	4a25      	ldr	r2, [pc, #148]	@ (8001b58 <getSpadInfo+0x124>)
 8001ac4:	8812      	ldrh	r2, [r2, #0]
 8001ac6:	4293      	cmp	r3, r2
 8001ac8:	dd01      	ble.n	8001ace <getSpadInfo+0x9a>
 8001aca:	2300      	movs	r3, #0
 8001acc:	e03d      	b.n	8001b4a <getSpadInfo+0x116>
  while (readReg(0x83) == 0x00)
 8001ace:	2083      	movs	r0, #131	@ 0x83
 8001ad0:	f7ff f930 	bl	8000d34 <readReg>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d0e7      	beq.n	8001aaa <getSpadInfo+0x76>
  }
  writeReg(0x83, 0x01);
 8001ada:	2101      	movs	r1, #1
 8001adc:	2083      	movs	r0, #131	@ 0x83
 8001ade:	f7ff f8d5 	bl	8000c8c <writeReg>
  tmp = readReg(0x92);
 8001ae2:	2092      	movs	r0, #146	@ 0x92
 8001ae4:	f7ff f926 	bl	8000d34 <readReg>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	73fb      	strb	r3, [r7, #15]

  *count = tmp & 0x7f;
 8001aec:	7bfb      	ldrb	r3, [r7, #15]
 8001aee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001af2:	b2da      	uxtb	r2, r3
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	701a      	strb	r2, [r3, #0]
  *type_is_aperture = (tmp >> 7) & 0x01;
 8001af8:	7bfb      	ldrb	r3, [r7, #15]
 8001afa:	09db      	lsrs	r3, r3, #7
 8001afc:	b2da      	uxtb	r2, r3
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	701a      	strb	r2, [r3, #0]

  writeReg(0x81, 0x00);
 8001b02:	2100      	movs	r1, #0
 8001b04:	2081      	movs	r0, #129	@ 0x81
 8001b06:	f7ff f8c1 	bl	8000c8c <writeReg>
  writeReg(0xFF, 0x06);
 8001b0a:	2106      	movs	r1, #6
 8001b0c:	20ff      	movs	r0, #255	@ 0xff
 8001b0e:	f7ff f8bd 	bl	8000c8c <writeReg>
  writeReg(0x83, readReg(0x83)  & ~0x04);
 8001b12:	2083      	movs	r0, #131	@ 0x83
 8001b14:	f7ff f90e 	bl	8000d34 <readReg>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	f023 0304 	bic.w	r3, r3, #4
 8001b1e:	b2db      	uxtb	r3, r3
 8001b20:	4619      	mov	r1, r3
 8001b22:	2083      	movs	r0, #131	@ 0x83
 8001b24:	f7ff f8b2 	bl	8000c8c <writeReg>
  writeReg(0xFF, 0x01);
 8001b28:	2101      	movs	r1, #1
 8001b2a:	20ff      	movs	r0, #255	@ 0xff
 8001b2c:	f7ff f8ae 	bl	8000c8c <writeReg>
  writeReg(0x00, 0x01);
 8001b30:	2101      	movs	r1, #1
 8001b32:	2000      	movs	r0, #0
 8001b34:	f7ff f8aa 	bl	8000c8c <writeReg>

  writeReg(0xFF, 0x00);
 8001b38:	2100      	movs	r1, #0
 8001b3a:	20ff      	movs	r0, #255	@ 0xff
 8001b3c:	f7ff f8a6 	bl	8000c8c <writeReg>
  writeReg(0x80, 0x00);
 8001b40:	2100      	movs	r1, #0
 8001b42:	2080      	movs	r0, #128	@ 0x80
 8001b44:	f7ff f8a2 	bl	8000c8c <writeReg>

  return true;
 8001b48:	2301      	movs	r3, #1
}
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	3710      	adds	r7, #16
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	20000080 	.word	0x20000080
 8001b58:	2000007c 	.word	0x2000007c

08001b5c <getSequenceStepEnables>:

// Get sequence step enables
// based on VL53L0X_GetSequenceStepEnables()
void getSequenceStepEnables(SequenceStepEnables * enables)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b084      	sub	sp, #16
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  uint8_t sequence_config = readReg(SYSTEM_SEQUENCE_CONFIG);
 8001b64:	2001      	movs	r0, #1
 8001b66:	f7ff f8e5 	bl	8000d34 <readReg>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	73fb      	strb	r3, [r7, #15]

  enables->tcc          = (sequence_config >> 4) & 0x1;
 8001b6e:	7bfb      	ldrb	r3, [r7, #15]
 8001b70:	091b      	lsrs	r3, r3, #4
 8001b72:	b2db      	uxtb	r3, r3
 8001b74:	f003 0301 	and.w	r3, r3, #1
 8001b78:	b2da      	uxtb	r2, r3
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	701a      	strb	r2, [r3, #0]
  enables->dss          = (sequence_config >> 3) & 0x1;
 8001b7e:	7bfb      	ldrb	r3, [r7, #15]
 8001b80:	08db      	lsrs	r3, r3, #3
 8001b82:	b2db      	uxtb	r3, r3
 8001b84:	f003 0301 	and.w	r3, r3, #1
 8001b88:	b2da      	uxtb	r2, r3
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	709a      	strb	r2, [r3, #2]
  enables->msrc         = (sequence_config >> 2) & 0x1;
 8001b8e:	7bfb      	ldrb	r3, [r7, #15]
 8001b90:	089b      	lsrs	r3, r3, #2
 8001b92:	b2db      	uxtb	r3, r3
 8001b94:	f003 0301 	and.w	r3, r3, #1
 8001b98:	b2da      	uxtb	r2, r3
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	705a      	strb	r2, [r3, #1]
  enables->pre_range    = (sequence_config >> 6) & 0x1;
 8001b9e:	7bfb      	ldrb	r3, [r7, #15]
 8001ba0:	099b      	lsrs	r3, r3, #6
 8001ba2:	b2db      	uxtb	r3, r3
 8001ba4:	f003 0301 	and.w	r3, r3, #1
 8001ba8:	b2da      	uxtb	r2, r3
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	70da      	strb	r2, [r3, #3]
  enables->final_range  = (sequence_config >> 7) & 0x1;
 8001bae:	7bfb      	ldrb	r3, [r7, #15]
 8001bb0:	09db      	lsrs	r3, r3, #7
 8001bb2:	b2da      	uxtb	r2, r3
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	711a      	strb	r2, [r3, #4]
}
 8001bb8:	bf00      	nop
 8001bba:	3710      	adds	r7, #16
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	bd80      	pop	{r7, pc}

08001bc0 <getSequenceStepTimeouts>:
// Get sequence step timeouts
// based on get_sequence_step_timeout(),
// but gets all timeouts instead of just the requested one, and also stores
// intermediate values
void getSequenceStepTimeouts(SequenceStepEnables const * enables, SequenceStepTimeouts * timeouts)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b082      	sub	sp, #8
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
 8001bc8:	6039      	str	r1, [r7, #0]
  timeouts->pre_range_vcsel_period_pclks = getVcselPulsePeriod(VcselPeriodPreRange);
 8001bca:	2000      	movs	r0, #0
 8001bcc:	f7ff fe3e 	bl	800184c <getVcselPulsePeriod>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	461a      	mov	r2, r3
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	801a      	strh	r2, [r3, #0]

  timeouts->msrc_dss_tcc_mclks = readReg(MSRC_CONFIG_TIMEOUT_MACROP) + 1;
 8001bd8:	2046      	movs	r0, #70	@ 0x46
 8001bda:	f7ff f8ab 	bl	8000d34 <readReg>
 8001bde:	4603      	mov	r3, r0
 8001be0:	3301      	adds	r3, #1
 8001be2:	b29a      	uxth	r2, r3
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	809a      	strh	r2, [r3, #4]
  timeouts->msrc_dss_tcc_us =
    timeoutMclksToMicroseconds(timeouts->msrc_dss_tcc_mclks,
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	889a      	ldrh	r2, [r3, #4]
                               timeouts->pre_range_vcsel_period_pclks);
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	881b      	ldrh	r3, [r3, #0]
    timeoutMclksToMicroseconds(timeouts->msrc_dss_tcc_mclks,
 8001bf0:	b2db      	uxtb	r3, r3
 8001bf2:	4619      	mov	r1, r3
 8001bf4:	4610      	mov	r0, r2
 8001bf6:	f000 f887 	bl	8001d08 <timeoutMclksToMicroseconds>
 8001bfa:	4602      	mov	r2, r0
  timeouts->msrc_dss_tcc_us =
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	60da      	str	r2, [r3, #12]

  timeouts->pre_range_mclks =
    decodeTimeout(readReg16Bit(PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI));
 8001c00:	2051      	movs	r0, #81	@ 0x51
 8001c02:	f7ff f8c3 	bl	8000d8c <readReg16Bit>
 8001c06:	4603      	mov	r3, r0
 8001c08:	4618      	mov	r0, r3
 8001c0a:	f000 f83e 	bl	8001c8a <decodeTimeout>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	461a      	mov	r2, r3
  timeouts->pre_range_mclks =
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	80da      	strh	r2, [r3, #6]
  timeouts->pre_range_us =
    timeoutMclksToMicroseconds(timeouts->pre_range_mclks,
 8001c16:	683b      	ldr	r3, [r7, #0]
 8001c18:	88da      	ldrh	r2, [r3, #6]
                               timeouts->pre_range_vcsel_period_pclks);
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	881b      	ldrh	r3, [r3, #0]
    timeoutMclksToMicroseconds(timeouts->pre_range_mclks,
 8001c1e:	b2db      	uxtb	r3, r3
 8001c20:	4619      	mov	r1, r3
 8001c22:	4610      	mov	r0, r2
 8001c24:	f000 f870 	bl	8001d08 <timeoutMclksToMicroseconds>
 8001c28:	4602      	mov	r2, r0
  timeouts->pre_range_us =
 8001c2a:	683b      	ldr	r3, [r7, #0]
 8001c2c:	611a      	str	r2, [r3, #16]

  timeouts->final_range_vcsel_period_pclks = getVcselPulsePeriod(VcselPeriodFinalRange);
 8001c2e:	2001      	movs	r0, #1
 8001c30:	f7ff fe0c 	bl	800184c <getVcselPulsePeriod>
 8001c34:	4603      	mov	r3, r0
 8001c36:	461a      	mov	r2, r3
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	805a      	strh	r2, [r3, #2]

  timeouts->final_range_mclks =
    decodeTimeout(readReg16Bit(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI));
 8001c3c:	2071      	movs	r0, #113	@ 0x71
 8001c3e:	f7ff f8a5 	bl	8000d8c <readReg16Bit>
 8001c42:	4603      	mov	r3, r0
 8001c44:	4618      	mov	r0, r3
 8001c46:	f000 f820 	bl	8001c8a <decodeTimeout>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	461a      	mov	r2, r3
  timeouts->final_range_mclks =
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	811a      	strh	r2, [r3, #8]

  if (enables->pre_range)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	78db      	ldrb	r3, [r3, #3]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d007      	beq.n	8001c6a <getSequenceStepTimeouts+0xaa>
  {
    timeouts->final_range_mclks -= timeouts->pre_range_mclks;
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	891a      	ldrh	r2, [r3, #8]
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	88db      	ldrh	r3, [r3, #6]
 8001c62:	1ad3      	subs	r3, r2, r3
 8001c64:	b29a      	uxth	r2, r3
 8001c66:	683b      	ldr	r3, [r7, #0]
 8001c68:	811a      	strh	r2, [r3, #8]
  }

  timeouts->final_range_us =
    timeoutMclksToMicroseconds(timeouts->final_range_mclks,
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	891a      	ldrh	r2, [r3, #8]
                               timeouts->final_range_vcsel_period_pclks);
 8001c6e:	683b      	ldr	r3, [r7, #0]
 8001c70:	885b      	ldrh	r3, [r3, #2]
    timeoutMclksToMicroseconds(timeouts->final_range_mclks,
 8001c72:	b2db      	uxtb	r3, r3
 8001c74:	4619      	mov	r1, r3
 8001c76:	4610      	mov	r0, r2
 8001c78:	f000 f846 	bl	8001d08 <timeoutMclksToMicroseconds>
 8001c7c:	4602      	mov	r2, r0
  timeouts->final_range_us =
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	615a      	str	r2, [r3, #20]
}
 8001c82:	bf00      	nop
 8001c84:	3708      	adds	r7, #8
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}

08001c8a <decodeTimeout>:
// Decode sequence step timeout in MCLKs from register value
// based on VL53L0X_decode_timeout()
// Note: the original function returned a uint32_t, but the return value is
// always stored in a uint16_t.
uint16_t decodeTimeout(uint16_t reg_val)
{
 8001c8a:	b480      	push	{r7}
 8001c8c:	b083      	sub	sp, #12
 8001c8e:	af00      	add	r7, sp, #0
 8001c90:	4603      	mov	r3, r0
 8001c92:	80fb      	strh	r3, [r7, #6]
  // format: "(LSByte * 2^MSByte) + 1"
  return (uint16_t)((reg_val & 0x00FF) <<
 8001c94:	88fb      	ldrh	r3, [r7, #6]
 8001c96:	b2db      	uxtb	r3, r3
         (uint16_t)((reg_val & 0xFF00) >> 8)) + 1;
 8001c98:	88fa      	ldrh	r2, [r7, #6]
 8001c9a:	0a12      	lsrs	r2, r2, #8
 8001c9c:	b292      	uxth	r2, r2
  return (uint16_t)((reg_val & 0x00FF) <<
 8001c9e:	4093      	lsls	r3, r2
 8001ca0:	b29b      	uxth	r3, r3
         (uint16_t)((reg_val & 0xFF00) >> 8)) + 1;
 8001ca2:	3301      	adds	r3, #1
 8001ca4:	b29b      	uxth	r3, r3
}
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	370c      	adds	r7, #12
 8001caa:	46bd      	mov	sp, r7
 8001cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb0:	4770      	bx	lr

08001cb2 <encodeTimeout>:
// Encode sequence step timeout register value from timeout in MCLKs
// based on VL53L0X_encode_timeout()
// Note: the original function took a uint16_t, but the argument passed to it
// is always a uint16_t.
uint16_t encodeTimeout(uint16_t timeout_mclks)
{
 8001cb2:	b480      	push	{r7}
 8001cb4:	b085      	sub	sp, #20
 8001cb6:	af00      	add	r7, sp, #0
 8001cb8:	4603      	mov	r3, r0
 8001cba:	80fb      	strh	r3, [r7, #6]
  // format: "(LSByte * 2^MSByte) + 1"

  uint32_t ls_byte = 0;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	60fb      	str	r3, [r7, #12]
  uint16_t ms_byte = 0;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	817b      	strh	r3, [r7, #10]

  if (timeout_mclks > 0)
 8001cc4:	88fb      	ldrh	r3, [r7, #6]
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d016      	beq.n	8001cf8 <encodeTimeout+0x46>
  {
    ls_byte = timeout_mclks - 1;
 8001cca:	88fb      	ldrh	r3, [r7, #6]
 8001ccc:	3b01      	subs	r3, #1
 8001cce:	60fb      	str	r3, [r7, #12]

    while ((ls_byte & 0xFFFFFF00) > 0)
 8001cd0:	e005      	b.n	8001cde <encodeTimeout+0x2c>
    {
      ls_byte >>= 1;
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	085b      	lsrs	r3, r3, #1
 8001cd6:	60fb      	str	r3, [r7, #12]
      ms_byte++;
 8001cd8:	897b      	ldrh	r3, [r7, #10]
 8001cda:	3301      	adds	r3, #1
 8001cdc:	817b      	strh	r3, [r7, #10]
    while ((ls_byte & 0xFFFFFF00) > 0)
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	2bff      	cmp	r3, #255	@ 0xff
 8001ce2:	d8f6      	bhi.n	8001cd2 <encodeTimeout+0x20>
    }

    return (ms_byte << 8) | (ls_byte & 0xFF);
 8001ce4:	897b      	ldrh	r3, [r7, #10]
 8001ce6:	021b      	lsls	r3, r3, #8
 8001ce8:	b29a      	uxth	r2, r3
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	b29b      	uxth	r3, r3
 8001cee:	b2db      	uxtb	r3, r3
 8001cf0:	b29b      	uxth	r3, r3
 8001cf2:	4313      	orrs	r3, r2
 8001cf4:	b29b      	uxth	r3, r3
 8001cf6:	e000      	b.n	8001cfa <encodeTimeout+0x48>
  }
  else { return 0; }
 8001cf8:	2300      	movs	r3, #0
}
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	3714      	adds	r7, #20
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d04:	4770      	bx	lr
	...

08001d08 <timeoutMclksToMicroseconds>:

// Convert sequence step timeout from MCLKs to microseconds with given VCSEL period in PCLKs
// based on VL53L0X_calc_timeout_us()
uint32_t timeoutMclksToMicroseconds(uint16_t timeout_period_mclks, uint8_t vcsel_period_pclks)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	b085      	sub	sp, #20
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	4603      	mov	r3, r0
 8001d10:	460a      	mov	r2, r1
 8001d12:	80fb      	strh	r3, [r7, #6]
 8001d14:	4613      	mov	r3, r2
 8001d16:	717b      	strb	r3, [r7, #5]
  uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
 8001d18:	797b      	ldrb	r3, [r7, #5]
 8001d1a:	4a0d      	ldr	r2, [pc, #52]	@ (8001d50 <timeoutMclksToMicroseconds+0x48>)
 8001d1c:	fb02 f303 	mul.w	r3, r2, r3
 8001d20:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8001d24:	4a0b      	ldr	r2, [pc, #44]	@ (8001d54 <timeoutMclksToMicroseconds+0x4c>)
 8001d26:	fba2 2303 	umull	r2, r3, r2, r3
 8001d2a:	099b      	lsrs	r3, r3, #6
 8001d2c:	60fb      	str	r3, [r7, #12]

  return ((timeout_period_mclks * macro_period_ns) + (macro_period_ns / 2)) / 1000;
 8001d2e:	88fb      	ldrh	r3, [r7, #6]
 8001d30:	68fa      	ldr	r2, [r7, #12]
 8001d32:	fb03 f202 	mul.w	r2, r3, r2
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	085b      	lsrs	r3, r3, #1
 8001d3a:	4413      	add	r3, r2
 8001d3c:	4a05      	ldr	r2, [pc, #20]	@ (8001d54 <timeoutMclksToMicroseconds+0x4c>)
 8001d3e:	fba2 2303 	umull	r2, r3, r2, r3
 8001d42:	099b      	lsrs	r3, r3, #6
}
 8001d44:	4618      	mov	r0, r3
 8001d46:	3714      	adds	r7, #20
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4e:	4770      	bx	lr
 8001d50:	003a2f00 	.word	0x003a2f00
 8001d54:	10624dd3 	.word	0x10624dd3

08001d58 <timeoutMicrosecondsToMclks>:

// Convert sequence step timeout from microseconds to MCLKs with given VCSEL period in PCLKs
// based on VL53L0X_calc_timeout_mclks()
uint32_t timeoutMicrosecondsToMclks(uint32_t timeout_period_us, uint8_t vcsel_period_pclks)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b085      	sub	sp, #20
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
 8001d60:	460b      	mov	r3, r1
 8001d62:	70fb      	strb	r3, [r7, #3]
  uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
 8001d64:	78fb      	ldrb	r3, [r7, #3]
 8001d66:	4a0d      	ldr	r2, [pc, #52]	@ (8001d9c <timeoutMicrosecondsToMclks+0x44>)
 8001d68:	fb02 f303 	mul.w	r3, r2, r3
 8001d6c:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8001d70:	4a0b      	ldr	r2, [pc, #44]	@ (8001da0 <timeoutMicrosecondsToMclks+0x48>)
 8001d72:	fba2 2303 	umull	r2, r3, r2, r3
 8001d76:	099b      	lsrs	r3, r3, #6
 8001d78:	60fb      	str	r3, [r7, #12]

  return (((timeout_period_us * 1000) + (macro_period_ns / 2)) / macro_period_ns);
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001d80:	fb03 f202 	mul.w	r2, r3, r2
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	085b      	lsrs	r3, r3, #1
 8001d88:	441a      	add	r2, r3
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8001d90:	4618      	mov	r0, r3
 8001d92:	3714      	adds	r7, #20
 8001d94:	46bd      	mov	sp, r7
 8001d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9a:	4770      	bx	lr
 8001d9c:	003a2f00 	.word	0x003a2f00
 8001da0:	10624dd3 	.word	0x10624dd3

08001da4 <performSingleRefCalibration>:


// based on VL53L0X_perform_single_ref_calibration()
bool performSingleRefCalibration(uint8_t vhv_init_byte)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b082      	sub	sp, #8
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	4603      	mov	r3, r0
 8001dac:	71fb      	strb	r3, [r7, #7]
  writeReg(SYSRANGE_START, 0x01 | vhv_init_byte); // VL53L0X_REG_SYSRANGE_MODE_START_STOP
 8001dae:	79fb      	ldrb	r3, [r7, #7]
 8001db0:	f043 0301 	orr.w	r3, r3, #1
 8001db4:	b2db      	uxtb	r3, r3
 8001db6:	4619      	mov	r1, r3
 8001db8:	2000      	movs	r0, #0
 8001dba:	f7fe ff67 	bl	8000c8c <writeReg>

  startTimeout();
 8001dbe:	f000 fc1d 	bl	80025fc <HAL_GetTick>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	b29a      	uxth	r2, r3
 8001dc6:	4b15      	ldr	r3, [pc, #84]	@ (8001e1c <performSingleRefCalibration+0x78>)
 8001dc8:	801a      	strh	r2, [r3, #0]
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 8001dca:	e011      	b.n	8001df0 <performSingleRefCalibration+0x4c>
  {
    if (checkTimeoutExpired()) { return false; }
 8001dcc:	4b14      	ldr	r3, [pc, #80]	@ (8001e20 <performSingleRefCalibration+0x7c>)
 8001dce:	881b      	ldrh	r3, [r3, #0]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d00d      	beq.n	8001df0 <performSingleRefCalibration+0x4c>
 8001dd4:	f000 fc12 	bl	80025fc <HAL_GetTick>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	b29b      	uxth	r3, r3
 8001ddc:	461a      	mov	r2, r3
 8001dde:	4b0f      	ldr	r3, [pc, #60]	@ (8001e1c <performSingleRefCalibration+0x78>)
 8001de0:	881b      	ldrh	r3, [r3, #0]
 8001de2:	1ad3      	subs	r3, r2, r3
 8001de4:	4a0e      	ldr	r2, [pc, #56]	@ (8001e20 <performSingleRefCalibration+0x7c>)
 8001de6:	8812      	ldrh	r2, [r2, #0]
 8001de8:	4293      	cmp	r3, r2
 8001dea:	dd01      	ble.n	8001df0 <performSingleRefCalibration+0x4c>
 8001dec:	2300      	movs	r3, #0
 8001dee:	e010      	b.n	8001e12 <performSingleRefCalibration+0x6e>
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 8001df0:	2013      	movs	r0, #19
 8001df2:	f7fe ff9f 	bl	8000d34 <readReg>
 8001df6:	4603      	mov	r3, r0
 8001df8:	f003 0307 	and.w	r3, r3, #7
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d0e5      	beq.n	8001dcc <performSingleRefCalibration+0x28>
  }

  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 8001e00:	2101      	movs	r1, #1
 8001e02:	200b      	movs	r0, #11
 8001e04:	f7fe ff42 	bl	8000c8c <writeReg>

  writeReg(SYSRANGE_START, 0x00);
 8001e08:	2100      	movs	r1, #0
 8001e0a:	2000      	movs	r0, #0
 8001e0c:	f7fe ff3e 	bl	8000c8c <writeReg>

  return true;
 8001e10:	2301      	movs	r3, #1
}
 8001e12:	4618      	mov	r0, r3
 8001e14:	3708      	adds	r7, #8
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}
 8001e1a:	bf00      	nop
 8001e1c:	20000080 	.word	0x20000080
 8001e20:	2000007c 	.word	0x2000007c

08001e24 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001e24:	b5b0      	push	{r4, r5, r7, lr}
 8001e26:	b0a8      	sub	sp, #160	@ 0xa0
 8001e28:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001e2a:	f000 fb81 	bl	8002530 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001e2e:	f000 f8c7 	bl	8001fc0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001e32:	f000 f987 	bl	8002144 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001e36:	f000 f95b 	bl	80020f0 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001e3a:	f000 f92b 	bl	8002094 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

	// Initialise a message buffer.
	char msgBuffer[52];
	for (uint8_t i = 0; i < 52; i++) {
 8001e3e:	2300      	movs	r3, #0
 8001e40:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 8001e44:	e00b      	b.n	8001e5e <main+0x3a>
		msgBuffer[i] = ' ';
 8001e46:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8001e4a:	3390      	adds	r3, #144	@ 0x90
 8001e4c:	443b      	add	r3, r7
 8001e4e:	2220      	movs	r2, #32
 8001e50:	f803 2c38 	strb.w	r2, [r3, #-56]
	for (uint8_t i = 0; i < 52; i++) {
 8001e54:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8001e58:	3301      	adds	r3, #1
 8001e5a:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 8001e5e:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8001e62:	2b33      	cmp	r3, #51	@ 0x33
 8001e64:	d9ef      	bls.n	8001e46 <main+0x22>
	}

	// Initialise the VL53L0X
	statInfo_t_VL53L0X distanceStr;
	initVL53L0X(1, &hi2c1);
 8001e66:	494a      	ldr	r1, [pc, #296]	@ (8001f90 <main+0x16c>)
 8001e68:	2001      	movs	r0, #1
 8001e6a:	f7ff f813 	bl	8000e94 <initVL53L0X>

	// Configure the sensor for high accuracy and speed in 20 cm.
	setSignalRateLimit(200);
 8001e6e:	ed9f 0a49 	vldr	s0, [pc, #292]	@ 8001f94 <main+0x170>
 8001e72:	f7ff fa6d 	bl	8001350 <setSignalRateLimit>
	setVcselPulsePeriod(VcselPeriodPreRange, 10);
 8001e76:	210a      	movs	r1, #10
 8001e78:	2000      	movs	r0, #0
 8001e7a:	f7ff fb99 	bl	80015b0 <setVcselPulsePeriod>
	setVcselPulsePeriod(VcselPeriodFinalRange, 14);
 8001e7e:	210e      	movs	r1, #14
 8001e80:	2001      	movs	r0, #1
 8001e82:	f7ff fb95 	bl	80015b0 <setVcselPulsePeriod>
	setMeasurementTimingBudget(300 * 1000UL);
 8001e86:	4844      	ldr	r0, [pc, #272]	@ (8001f98 <main+0x174>)
 8001e88:	f7ff fa98 	bl	80013bc <setMeasurementTimingBudget>

	uint16_t distance;

	Lcd_PortType ports[] = { GPIOC, GPIOB, GPIOA, GPIOA };
 8001e8c:	4b43      	ldr	r3, [pc, #268]	@ (8001f9c <main+0x178>)
 8001e8e:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8001e92:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001e94:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		// Lcd_PinType pins[] = {D4_Pin, D5_Pin, D6_Pin, D7_Pin};
		Lcd_PinType pins[] = {GPIO_PIN_7, GPIO_PIN_6, GPIO_PIN_7, GPIO_PIN_6};
 8001e98:	4a41      	ldr	r2, [pc, #260]	@ (8001fa0 <main+0x17c>)
 8001e9a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001e9e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001ea2:	e883 0003 	stmia.w	r3, {r0, r1}
		Lcd_HandleTypeDef lcd;
		// Lcd_create(ports, pins, RS_GPIO_Port, RS_Pin, EN_GPIO_Port, EN_Pin, LCD_4_BIT_MODE);
		lcd = Lcd_create(ports, pins, GPIOB, GPIO_PIN_5, GPIOB, GPIO_PIN_4, LCD_4_BIT_MODE);
 8001ea6:	4638      	mov	r0, r7
 8001ea8:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 8001eac:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	9303      	str	r3, [sp, #12]
 8001eb4:	2310      	movs	r3, #16
 8001eb6:	9302      	str	r3, [sp, #8]
 8001eb8:	4b3a      	ldr	r3, [pc, #232]	@ (8001fa4 <main+0x180>)
 8001eba:	9301      	str	r3, [sp, #4]
 8001ebc:	2320      	movs	r3, #32
 8001ebe:	9300      	str	r3, [sp, #0]
 8001ec0:	4b38      	ldr	r3, [pc, #224]	@ (8001fa4 <main+0x180>)
 8001ec2:	f7fe fda1 	bl	8000a08 <Lcd_create>
 8001ec6:	f107 041c 	add.w	r4, r7, #28
 8001eca:	463d      	mov	r5, r7
 8001ecc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ece:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ed0:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001ed4:	e884 0003 	stmia.w	r4, {r0, r1}
		Lcd_cursor(&lcd, 0,1);
 8001ed8:	f107 031c 	add.w	r3, r7, #28
 8001edc:	2201      	movs	r2, #1
 8001ede:	2100      	movs	r1, #0
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f7fe fe1d 	bl	8000b20 <Lcd_cursor>
			Lcd_string(&lcd, "Running Time ");
 8001ee6:	f107 031c 	add.w	r3, r7, #28
 8001eea:	492f      	ldr	r1, [pc, #188]	@ (8001fa8 <main+0x184>)
 8001eec:	4618      	mov	r0, r3
 8001eee:	f7fe fdf7 	bl	8000ae0 <Lcd_string>

			Lcd_cursor(&lcd, 1,1);
 8001ef2:	f107 031c 	add.w	r3, r7, #28
 8001ef6:	2201      	movs	r2, #1
 8001ef8:	2101      	movs	r1, #1
 8001efa:	4618      	mov	r0, r3
 8001efc:	f7fe fe10 	bl	8000b20 <Lcd_cursor>
						Lcd_string(&lcd, "Distance ");
 8001f00:	f107 031c 	add.w	r3, r7, #28
 8001f04:	4929      	ldr	r1, [pc, #164]	@ (8001fac <main+0x188>)
 8001f06:	4618      	mov	r0, r3
 8001f08:	f7fe fdea 	bl	8000ae0 <Lcd_string>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {


		time = HAL_GetTick();
 8001f0c:	f000 fb76 	bl	80025fc <HAL_GetTick>
 8001f10:	4603      	mov	r3, r0
 8001f12:	4a27      	ldr	r2, [pc, #156]	@ (8001fb0 <main+0x18c>)
 8001f14:	6013      	str	r3, [r2, #0]
				   Lcd_cursor(&lcd, 0,18);
 8001f16:	f107 031c 	add.w	r3, r7, #28
 8001f1a:	2212      	movs	r2, #18
 8001f1c:	2100      	movs	r1, #0
 8001f1e:	4618      	mov	r0, r3
 8001f20:	f7fe fdfe 	bl	8000b20 <Lcd_cursor>
				       Lcd_int(&lcd, time/1000);
 8001f24:	4b22      	ldr	r3, [pc, #136]	@ (8001fb0 <main+0x18c>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	4a22      	ldr	r2, [pc, #136]	@ (8001fb4 <main+0x190>)
 8001f2a:	fba2 2303 	umull	r2, r3, r2, r3
 8001f2e:	099b      	lsrs	r3, r3, #6
 8001f30:	461a      	mov	r2, r3
 8001f32:	f107 031c 	add.w	r3, r7, #28
 8001f36:	4611      	mov	r1, r2
 8001f38:	4618      	mov	r0, r3
 8001f3a:	f7fe fdb9 	bl	8000ab0 <Lcd_int>
		// uint16_t distance is the distance in millimeters.
		// statInfo_t_VL53L0X distanceStr is the statistics read from the sensor.
		distance = readRangeSingleMillimeters(&distanceStr);
 8001f3e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001f42:	4618      	mov	r0, r3
 8001f44:	f7ff fd1a 	bl	800197c <readRangeSingleMillimeters>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c

		sprintf(msgBuffer, "Distance: %d\r\n", distance);
 8001f4e:	f8b7 208c 	ldrh.w	r2, [r7, #140]	@ 0x8c
 8001f52:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001f56:	4918      	ldr	r1, [pc, #96]	@ (8001fb8 <main+0x194>)
 8001f58:	4618      	mov	r0, r3
 8001f5a:	f002 fecb 	bl	8004cf4 <siprintf>

		HAL_UART_Transmit(&huart2, (uint8_t*) msgBuffer, sizeof(msgBuffer), 50);
 8001f5e:	f107 0158 	add.w	r1, r7, #88	@ 0x58
 8001f62:	2332      	movs	r3, #50	@ 0x32
 8001f64:	2234      	movs	r2, #52	@ 0x34
 8001f66:	4815      	ldr	r0, [pc, #84]	@ (8001fbc <main+0x198>)
 8001f68:	f002 fb08 	bl	800457c <HAL_UART_Transmit>

		 Lcd_cursor(&lcd, 1,18);
 8001f6c:	f107 031c 	add.w	r3, r7, #28
 8001f70:	2212      	movs	r2, #18
 8001f72:	2101      	movs	r1, #1
 8001f74:	4618      	mov	r0, r3
 8001f76:	f7fe fdd3 	bl	8000b20 <Lcd_cursor>
						       Lcd_int(&lcd, distance);
 8001f7a:	f8b7 208c 	ldrh.w	r2, [r7, #140]	@ 0x8c
 8001f7e:	f107 031c 	add.w	r3, r7, #28
 8001f82:	4611      	mov	r1, r2
 8001f84:	4618      	mov	r0, r3
 8001f86:	f7fe fd93 	bl	8000ab0 <Lcd_int>
		time = HAL_GetTick();
 8001f8a:	bf00      	nop
 8001f8c:	e7be      	b.n	8001f0c <main+0xe8>
 8001f8e:	bf00      	nop
 8001f90:	200000e4 	.word	0x200000e4
 8001f94:	43480000 	.word	0x43480000
 8001f98:	000493e0 	.word	0x000493e0
 8001f9c:	0800567c 	.word	0x0800567c
 8001fa0:	0800568c 	.word	0x0800568c
 8001fa4:	40020400 	.word	0x40020400
 8001fa8:	08005650 	.word	0x08005650
 8001fac:	08005660 	.word	0x08005660
 8001fb0:	20000180 	.word	0x20000180
 8001fb4:	10624dd3 	.word	0x10624dd3
 8001fb8:	0800566c 	.word	0x0800566c
 8001fbc:	20000138 	.word	0x20000138

08001fc0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b094      	sub	sp, #80	@ 0x50
 8001fc4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001fc6:	f107 0320 	add.w	r3, r7, #32
 8001fca:	2230      	movs	r2, #48	@ 0x30
 8001fcc:	2100      	movs	r1, #0
 8001fce:	4618      	mov	r0, r3
 8001fd0:	f002 feb0 	bl	8004d34 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001fd4:	f107 030c 	add.w	r3, r7, #12
 8001fd8:	2200      	movs	r2, #0
 8001fda:	601a      	str	r2, [r3, #0]
 8001fdc:	605a      	str	r2, [r3, #4]
 8001fde:	609a      	str	r2, [r3, #8]
 8001fe0:	60da      	str	r2, [r3, #12]
 8001fe2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	60bb      	str	r3, [r7, #8]
 8001fe8:	4b28      	ldr	r3, [pc, #160]	@ (800208c <SystemClock_Config+0xcc>)
 8001fea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fec:	4a27      	ldr	r2, [pc, #156]	@ (800208c <SystemClock_Config+0xcc>)
 8001fee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ff2:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ff4:	4b25      	ldr	r3, [pc, #148]	@ (800208c <SystemClock_Config+0xcc>)
 8001ff6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ff8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ffc:	60bb      	str	r3, [r7, #8]
 8001ffe:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002000:	2300      	movs	r3, #0
 8002002:	607b      	str	r3, [r7, #4]
 8002004:	4b22      	ldr	r3, [pc, #136]	@ (8002090 <SystemClock_Config+0xd0>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	4a21      	ldr	r2, [pc, #132]	@ (8002090 <SystemClock_Config+0xd0>)
 800200a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800200e:	6013      	str	r3, [r2, #0]
 8002010:	4b1f      	ldr	r3, [pc, #124]	@ (8002090 <SystemClock_Config+0xd0>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002018:	607b      	str	r3, [r7, #4]
 800201a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800201c:	2302      	movs	r3, #2
 800201e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002020:	2301      	movs	r3, #1
 8002022:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002024:	2310      	movs	r3, #16
 8002026:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002028:	2302      	movs	r3, #2
 800202a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800202c:	2300      	movs	r3, #0
 800202e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8002030:	2310      	movs	r3, #16
 8002032:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8002034:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8002038:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800203a:	2304      	movs	r3, #4
 800203c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800203e:	2304      	movs	r3, #4
 8002040:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002042:	f107 0320 	add.w	r3, r7, #32
 8002046:	4618      	mov	r0, r3
 8002048:	f001 fdb0 	bl	8003bac <HAL_RCC_OscConfig>
 800204c:	4603      	mov	r3, r0
 800204e:	2b00      	cmp	r3, #0
 8002050:	d001      	beq.n	8002056 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8002052:	f000 f90d 	bl	8002270 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002056:	230f      	movs	r3, #15
 8002058:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800205a:	2302      	movs	r3, #2
 800205c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800205e:	2300      	movs	r3, #0
 8002060:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002062:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002066:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002068:	2300      	movs	r3, #0
 800206a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800206c:	f107 030c 	add.w	r3, r7, #12
 8002070:	2102      	movs	r1, #2
 8002072:	4618      	mov	r0, r3
 8002074:	f002 f812 	bl	800409c <HAL_RCC_ClockConfig>
 8002078:	4603      	mov	r3, r0
 800207a:	2b00      	cmp	r3, #0
 800207c:	d001      	beq.n	8002082 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800207e:	f000 f8f7 	bl	8002270 <Error_Handler>
  }
}
 8002082:	bf00      	nop
 8002084:	3750      	adds	r7, #80	@ 0x50
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop
 800208c:	40023800 	.word	0x40023800
 8002090:	40007000 	.word	0x40007000

08002094 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002098:	4b12      	ldr	r3, [pc, #72]	@ (80020e4 <MX_I2C1_Init+0x50>)
 800209a:	4a13      	ldr	r2, [pc, #76]	@ (80020e8 <MX_I2C1_Init+0x54>)
 800209c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800209e:	4b11      	ldr	r3, [pc, #68]	@ (80020e4 <MX_I2C1_Init+0x50>)
 80020a0:	4a12      	ldr	r2, [pc, #72]	@ (80020ec <MX_I2C1_Init+0x58>)
 80020a2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80020a4:	4b0f      	ldr	r3, [pc, #60]	@ (80020e4 <MX_I2C1_Init+0x50>)
 80020a6:	2200      	movs	r2, #0
 80020a8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80020aa:	4b0e      	ldr	r3, [pc, #56]	@ (80020e4 <MX_I2C1_Init+0x50>)
 80020ac:	2200      	movs	r2, #0
 80020ae:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80020b0:	4b0c      	ldr	r3, [pc, #48]	@ (80020e4 <MX_I2C1_Init+0x50>)
 80020b2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80020b6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80020b8:	4b0a      	ldr	r3, [pc, #40]	@ (80020e4 <MX_I2C1_Init+0x50>)
 80020ba:	2200      	movs	r2, #0
 80020bc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80020be:	4b09      	ldr	r3, [pc, #36]	@ (80020e4 <MX_I2C1_Init+0x50>)
 80020c0:	2200      	movs	r2, #0
 80020c2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80020c4:	4b07      	ldr	r3, [pc, #28]	@ (80020e4 <MX_I2C1_Init+0x50>)
 80020c6:	2200      	movs	r2, #0
 80020c8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80020ca:	4b06      	ldr	r3, [pc, #24]	@ (80020e4 <MX_I2C1_Init+0x50>)
 80020cc:	2200      	movs	r2, #0
 80020ce:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80020d0:	4804      	ldr	r0, [pc, #16]	@ (80020e4 <MX_I2C1_Init+0x50>)
 80020d2:	f000 fd47 	bl	8002b64 <HAL_I2C_Init>
 80020d6:	4603      	mov	r3, r0
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d001      	beq.n	80020e0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80020dc:	f000 f8c8 	bl	8002270 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80020e0:	bf00      	nop
 80020e2:	bd80      	pop	{r7, pc}
 80020e4:	200000e4 	.word	0x200000e4
 80020e8:	40005400 	.word	0x40005400
 80020ec:	000186a0 	.word	0x000186a0

080020f0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80020f4:	4b11      	ldr	r3, [pc, #68]	@ (800213c <MX_USART2_UART_Init+0x4c>)
 80020f6:	4a12      	ldr	r2, [pc, #72]	@ (8002140 <MX_USART2_UART_Init+0x50>)
 80020f8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80020fa:	4b10      	ldr	r3, [pc, #64]	@ (800213c <MX_USART2_UART_Init+0x4c>)
 80020fc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002100:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002102:	4b0e      	ldr	r3, [pc, #56]	@ (800213c <MX_USART2_UART_Init+0x4c>)
 8002104:	2200      	movs	r2, #0
 8002106:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002108:	4b0c      	ldr	r3, [pc, #48]	@ (800213c <MX_USART2_UART_Init+0x4c>)
 800210a:	2200      	movs	r2, #0
 800210c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800210e:	4b0b      	ldr	r3, [pc, #44]	@ (800213c <MX_USART2_UART_Init+0x4c>)
 8002110:	2200      	movs	r2, #0
 8002112:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002114:	4b09      	ldr	r3, [pc, #36]	@ (800213c <MX_USART2_UART_Init+0x4c>)
 8002116:	220c      	movs	r2, #12
 8002118:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800211a:	4b08      	ldr	r3, [pc, #32]	@ (800213c <MX_USART2_UART_Init+0x4c>)
 800211c:	2200      	movs	r2, #0
 800211e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002120:	4b06      	ldr	r3, [pc, #24]	@ (800213c <MX_USART2_UART_Init+0x4c>)
 8002122:	2200      	movs	r2, #0
 8002124:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002126:	4805      	ldr	r0, [pc, #20]	@ (800213c <MX_USART2_UART_Init+0x4c>)
 8002128:	f002 f9d8 	bl	80044dc <HAL_UART_Init>
 800212c:	4603      	mov	r3, r0
 800212e:	2b00      	cmp	r3, #0
 8002130:	d001      	beq.n	8002136 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002132:	f000 f89d 	bl	8002270 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002136:	bf00      	nop
 8002138:	bd80      	pop	{r7, pc}
 800213a:	bf00      	nop
 800213c:	20000138 	.word	0x20000138
 8002140:	40004400 	.word	0x40004400

08002144 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b08a      	sub	sp, #40	@ 0x28
 8002148:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800214a:	f107 0314 	add.w	r3, r7, #20
 800214e:	2200      	movs	r2, #0
 8002150:	601a      	str	r2, [r3, #0]
 8002152:	605a      	str	r2, [r3, #4]
 8002154:	609a      	str	r2, [r3, #8]
 8002156:	60da      	str	r2, [r3, #12]
 8002158:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800215a:	2300      	movs	r3, #0
 800215c:	613b      	str	r3, [r7, #16]
 800215e:	4b40      	ldr	r3, [pc, #256]	@ (8002260 <MX_GPIO_Init+0x11c>)
 8002160:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002162:	4a3f      	ldr	r2, [pc, #252]	@ (8002260 <MX_GPIO_Init+0x11c>)
 8002164:	f043 0304 	orr.w	r3, r3, #4
 8002168:	6313      	str	r3, [r2, #48]	@ 0x30
 800216a:	4b3d      	ldr	r3, [pc, #244]	@ (8002260 <MX_GPIO_Init+0x11c>)
 800216c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800216e:	f003 0304 	and.w	r3, r3, #4
 8002172:	613b      	str	r3, [r7, #16]
 8002174:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002176:	2300      	movs	r3, #0
 8002178:	60fb      	str	r3, [r7, #12]
 800217a:	4b39      	ldr	r3, [pc, #228]	@ (8002260 <MX_GPIO_Init+0x11c>)
 800217c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800217e:	4a38      	ldr	r2, [pc, #224]	@ (8002260 <MX_GPIO_Init+0x11c>)
 8002180:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002184:	6313      	str	r3, [r2, #48]	@ 0x30
 8002186:	4b36      	ldr	r3, [pc, #216]	@ (8002260 <MX_GPIO_Init+0x11c>)
 8002188:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800218a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800218e:	60fb      	str	r3, [r7, #12]
 8002190:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002192:	2300      	movs	r3, #0
 8002194:	60bb      	str	r3, [r7, #8]
 8002196:	4b32      	ldr	r3, [pc, #200]	@ (8002260 <MX_GPIO_Init+0x11c>)
 8002198:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800219a:	4a31      	ldr	r2, [pc, #196]	@ (8002260 <MX_GPIO_Init+0x11c>)
 800219c:	f043 0301 	orr.w	r3, r3, #1
 80021a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80021a2:	4b2f      	ldr	r3, [pc, #188]	@ (8002260 <MX_GPIO_Init+0x11c>)
 80021a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021a6:	f003 0301 	and.w	r3, r3, #1
 80021aa:	60bb      	str	r3, [r7, #8]
 80021ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80021ae:	2300      	movs	r3, #0
 80021b0:	607b      	str	r3, [r7, #4]
 80021b2:	4b2b      	ldr	r3, [pc, #172]	@ (8002260 <MX_GPIO_Init+0x11c>)
 80021b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021b6:	4a2a      	ldr	r2, [pc, #168]	@ (8002260 <MX_GPIO_Init+0x11c>)
 80021b8:	f043 0302 	orr.w	r3, r3, #2
 80021bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80021be:	4b28      	ldr	r3, [pc, #160]	@ (8002260 <MX_GPIO_Init+0x11c>)
 80021c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021c2:	f003 0302 	and.w	r3, r3, #2
 80021c6:	607b      	str	r3, [r7, #4]
 80021c8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 80021ca:	2200      	movs	r2, #0
 80021cc:	21e0      	movs	r1, #224	@ 0xe0
 80021ce:	4825      	ldr	r0, [pc, #148]	@ (8002264 <MX_GPIO_Init+0x120>)
 80021d0:	f000 fcae 	bl	8002b30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 80021d4:	2200      	movs	r2, #0
 80021d6:	2180      	movs	r1, #128	@ 0x80
 80021d8:	4823      	ldr	r0, [pc, #140]	@ (8002268 <MX_GPIO_Init+0x124>)
 80021da:	f000 fca9 	bl	8002b30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 80021de:	2200      	movs	r2, #0
 80021e0:	2170      	movs	r1, #112	@ 0x70
 80021e2:	4822      	ldr	r0, [pc, #136]	@ (800226c <MX_GPIO_Init+0x128>)
 80021e4:	f000 fca4 	bl	8002b30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80021e8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80021ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80021ee:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80021f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f4:	2300      	movs	r3, #0
 80021f6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80021f8:	f107 0314 	add.w	r3, r7, #20
 80021fc:	4619      	mov	r1, r3
 80021fe:	481a      	ldr	r0, [pc, #104]	@ (8002268 <MX_GPIO_Init+0x124>)
 8002200:	f000 fb12 	bl	8002828 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA6 PA7 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_6|GPIO_PIN_7;
 8002204:	23e0      	movs	r3, #224	@ 0xe0
 8002206:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002208:	2301      	movs	r3, #1
 800220a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800220c:	2300      	movs	r3, #0
 800220e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002210:	2300      	movs	r3, #0
 8002212:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002214:	f107 0314 	add.w	r3, r7, #20
 8002218:	4619      	mov	r1, r3
 800221a:	4812      	ldr	r0, [pc, #72]	@ (8002264 <MX_GPIO_Init+0x120>)
 800221c:	f000 fb04 	bl	8002828 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002220:	2380      	movs	r3, #128	@ 0x80
 8002222:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002224:	2301      	movs	r3, #1
 8002226:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002228:	2300      	movs	r3, #0
 800222a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800222c:	2300      	movs	r3, #0
 800222e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002230:	f107 0314 	add.w	r3, r7, #20
 8002234:	4619      	mov	r1, r3
 8002236:	480c      	ldr	r0, [pc, #48]	@ (8002268 <MX_GPIO_Init+0x124>)
 8002238:	f000 faf6 	bl	8002828 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4 PB5 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 800223c:	2370      	movs	r3, #112	@ 0x70
 800223e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002240:	2301      	movs	r3, #1
 8002242:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002244:	2300      	movs	r3, #0
 8002246:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002248:	2300      	movs	r3, #0
 800224a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800224c:	f107 0314 	add.w	r3, r7, #20
 8002250:	4619      	mov	r1, r3
 8002252:	4806      	ldr	r0, [pc, #24]	@ (800226c <MX_GPIO_Init+0x128>)
 8002254:	f000 fae8 	bl	8002828 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002258:	bf00      	nop
 800225a:	3728      	adds	r7, #40	@ 0x28
 800225c:	46bd      	mov	sp, r7
 800225e:	bd80      	pop	{r7, pc}
 8002260:	40023800 	.word	0x40023800
 8002264:	40020000 	.word	0x40020000
 8002268:	40020800 	.word	0x40020800
 800226c:	40020400 	.word	0x40020400

08002270 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002270:	b480      	push	{r7}
 8002272:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002274:	b672      	cpsid	i
}
 8002276:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002278:	bf00      	nop
 800227a:	e7fd      	b.n	8002278 <Error_Handler+0x8>

0800227c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b082      	sub	sp, #8
 8002280:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002282:	2300      	movs	r3, #0
 8002284:	607b      	str	r3, [r7, #4]
 8002286:	4b10      	ldr	r3, [pc, #64]	@ (80022c8 <HAL_MspInit+0x4c>)
 8002288:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800228a:	4a0f      	ldr	r2, [pc, #60]	@ (80022c8 <HAL_MspInit+0x4c>)
 800228c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002290:	6453      	str	r3, [r2, #68]	@ 0x44
 8002292:	4b0d      	ldr	r3, [pc, #52]	@ (80022c8 <HAL_MspInit+0x4c>)
 8002294:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002296:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800229a:	607b      	str	r3, [r7, #4]
 800229c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800229e:	2300      	movs	r3, #0
 80022a0:	603b      	str	r3, [r7, #0]
 80022a2:	4b09      	ldr	r3, [pc, #36]	@ (80022c8 <HAL_MspInit+0x4c>)
 80022a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022a6:	4a08      	ldr	r2, [pc, #32]	@ (80022c8 <HAL_MspInit+0x4c>)
 80022a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80022ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80022ae:	4b06      	ldr	r3, [pc, #24]	@ (80022c8 <HAL_MspInit+0x4c>)
 80022b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022b6:	603b      	str	r3, [r7, #0]
 80022b8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80022ba:	2007      	movs	r0, #7
 80022bc:	f000 fa80 	bl	80027c0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80022c0:	bf00      	nop
 80022c2:	3708      	adds	r7, #8
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bd80      	pop	{r7, pc}
 80022c8:	40023800 	.word	0x40023800

080022cc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b08a      	sub	sp, #40	@ 0x28
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022d4:	f107 0314 	add.w	r3, r7, #20
 80022d8:	2200      	movs	r2, #0
 80022da:	601a      	str	r2, [r3, #0]
 80022dc:	605a      	str	r2, [r3, #4]
 80022de:	609a      	str	r2, [r3, #8]
 80022e0:	60da      	str	r2, [r3, #12]
 80022e2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	4a19      	ldr	r2, [pc, #100]	@ (8002350 <HAL_I2C_MspInit+0x84>)
 80022ea:	4293      	cmp	r3, r2
 80022ec:	d12c      	bne.n	8002348 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022ee:	2300      	movs	r3, #0
 80022f0:	613b      	str	r3, [r7, #16]
 80022f2:	4b18      	ldr	r3, [pc, #96]	@ (8002354 <HAL_I2C_MspInit+0x88>)
 80022f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022f6:	4a17      	ldr	r2, [pc, #92]	@ (8002354 <HAL_I2C_MspInit+0x88>)
 80022f8:	f043 0302 	orr.w	r3, r3, #2
 80022fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80022fe:	4b15      	ldr	r3, [pc, #84]	@ (8002354 <HAL_I2C_MspInit+0x88>)
 8002300:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002302:	f003 0302 	and.w	r3, r3, #2
 8002306:	613b      	str	r3, [r7, #16]
 8002308:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800230a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800230e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002310:	2312      	movs	r3, #18
 8002312:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002314:	2300      	movs	r3, #0
 8002316:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002318:	2303      	movs	r3, #3
 800231a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800231c:	2304      	movs	r3, #4
 800231e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002320:	f107 0314 	add.w	r3, r7, #20
 8002324:	4619      	mov	r1, r3
 8002326:	480c      	ldr	r0, [pc, #48]	@ (8002358 <HAL_I2C_MspInit+0x8c>)
 8002328:	f000 fa7e 	bl	8002828 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800232c:	2300      	movs	r3, #0
 800232e:	60fb      	str	r3, [r7, #12]
 8002330:	4b08      	ldr	r3, [pc, #32]	@ (8002354 <HAL_I2C_MspInit+0x88>)
 8002332:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002334:	4a07      	ldr	r2, [pc, #28]	@ (8002354 <HAL_I2C_MspInit+0x88>)
 8002336:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800233a:	6413      	str	r3, [r2, #64]	@ 0x40
 800233c:	4b05      	ldr	r3, [pc, #20]	@ (8002354 <HAL_I2C_MspInit+0x88>)
 800233e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002340:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002344:	60fb      	str	r3, [r7, #12]
 8002346:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002348:	bf00      	nop
 800234a:	3728      	adds	r7, #40	@ 0x28
 800234c:	46bd      	mov	sp, r7
 800234e:	bd80      	pop	{r7, pc}
 8002350:	40005400 	.word	0x40005400
 8002354:	40023800 	.word	0x40023800
 8002358:	40020400 	.word	0x40020400

0800235c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b08a      	sub	sp, #40	@ 0x28
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002364:	f107 0314 	add.w	r3, r7, #20
 8002368:	2200      	movs	r2, #0
 800236a:	601a      	str	r2, [r3, #0]
 800236c:	605a      	str	r2, [r3, #4]
 800236e:	609a      	str	r2, [r3, #8]
 8002370:	60da      	str	r2, [r3, #12]
 8002372:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	4a19      	ldr	r2, [pc, #100]	@ (80023e0 <HAL_UART_MspInit+0x84>)
 800237a:	4293      	cmp	r3, r2
 800237c:	d12b      	bne.n	80023d6 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800237e:	2300      	movs	r3, #0
 8002380:	613b      	str	r3, [r7, #16]
 8002382:	4b18      	ldr	r3, [pc, #96]	@ (80023e4 <HAL_UART_MspInit+0x88>)
 8002384:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002386:	4a17      	ldr	r2, [pc, #92]	@ (80023e4 <HAL_UART_MspInit+0x88>)
 8002388:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800238c:	6413      	str	r3, [r2, #64]	@ 0x40
 800238e:	4b15      	ldr	r3, [pc, #84]	@ (80023e4 <HAL_UART_MspInit+0x88>)
 8002390:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002392:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002396:	613b      	str	r3, [r7, #16]
 8002398:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800239a:	2300      	movs	r3, #0
 800239c:	60fb      	str	r3, [r7, #12]
 800239e:	4b11      	ldr	r3, [pc, #68]	@ (80023e4 <HAL_UART_MspInit+0x88>)
 80023a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023a2:	4a10      	ldr	r2, [pc, #64]	@ (80023e4 <HAL_UART_MspInit+0x88>)
 80023a4:	f043 0301 	orr.w	r3, r3, #1
 80023a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80023aa:	4b0e      	ldr	r3, [pc, #56]	@ (80023e4 <HAL_UART_MspInit+0x88>)
 80023ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023ae:	f003 0301 	and.w	r3, r3, #1
 80023b2:	60fb      	str	r3, [r7, #12]
 80023b4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|GPIO_PIN_3;
 80023b6:	230c      	movs	r3, #12
 80023b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023ba:	2302      	movs	r3, #2
 80023bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023be:	2300      	movs	r3, #0
 80023c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023c2:	2303      	movs	r3, #3
 80023c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80023c6:	2307      	movs	r3, #7
 80023c8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023ca:	f107 0314 	add.w	r3, r7, #20
 80023ce:	4619      	mov	r1, r3
 80023d0:	4805      	ldr	r0, [pc, #20]	@ (80023e8 <HAL_UART_MspInit+0x8c>)
 80023d2:	f000 fa29 	bl	8002828 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80023d6:	bf00      	nop
 80023d8:	3728      	adds	r7, #40	@ 0x28
 80023da:	46bd      	mov	sp, r7
 80023dc:	bd80      	pop	{r7, pc}
 80023de:	bf00      	nop
 80023e0:	40004400 	.word	0x40004400
 80023e4:	40023800 	.word	0x40023800
 80023e8:	40020000 	.word	0x40020000

080023ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023ec:	b480      	push	{r7}
 80023ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80023f0:	bf00      	nop
 80023f2:	e7fd      	b.n	80023f0 <NMI_Handler+0x4>

080023f4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023f4:	b480      	push	{r7}
 80023f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023f8:	bf00      	nop
 80023fa:	e7fd      	b.n	80023f8 <HardFault_Handler+0x4>

080023fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023fc:	b480      	push	{r7}
 80023fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002400:	bf00      	nop
 8002402:	e7fd      	b.n	8002400 <MemManage_Handler+0x4>

08002404 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002404:	b480      	push	{r7}
 8002406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002408:	bf00      	nop
 800240a:	e7fd      	b.n	8002408 <BusFault_Handler+0x4>

0800240c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800240c:	b480      	push	{r7}
 800240e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002410:	bf00      	nop
 8002412:	e7fd      	b.n	8002410 <UsageFault_Handler+0x4>

08002414 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002414:	b480      	push	{r7}
 8002416:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002418:	bf00      	nop
 800241a:	46bd      	mov	sp, r7
 800241c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002420:	4770      	bx	lr

08002422 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002422:	b480      	push	{r7}
 8002424:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002426:	bf00      	nop
 8002428:	46bd      	mov	sp, r7
 800242a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242e:	4770      	bx	lr

08002430 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002430:	b480      	push	{r7}
 8002432:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002434:	bf00      	nop
 8002436:	46bd      	mov	sp, r7
 8002438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243c:	4770      	bx	lr

0800243e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800243e:	b580      	push	{r7, lr}
 8002440:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002442:	f000 f8c7 	bl	80025d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002446:	bf00      	nop
 8002448:	bd80      	pop	{r7, pc}
	...

0800244c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b086      	sub	sp, #24
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002454:	4a14      	ldr	r2, [pc, #80]	@ (80024a8 <_sbrk+0x5c>)
 8002456:	4b15      	ldr	r3, [pc, #84]	@ (80024ac <_sbrk+0x60>)
 8002458:	1ad3      	subs	r3, r2, r3
 800245a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800245c:	697b      	ldr	r3, [r7, #20]
 800245e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002460:	4b13      	ldr	r3, [pc, #76]	@ (80024b0 <_sbrk+0x64>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	2b00      	cmp	r3, #0
 8002466:	d102      	bne.n	800246e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002468:	4b11      	ldr	r3, [pc, #68]	@ (80024b0 <_sbrk+0x64>)
 800246a:	4a12      	ldr	r2, [pc, #72]	@ (80024b4 <_sbrk+0x68>)
 800246c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800246e:	4b10      	ldr	r3, [pc, #64]	@ (80024b0 <_sbrk+0x64>)
 8002470:	681a      	ldr	r2, [r3, #0]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	4413      	add	r3, r2
 8002476:	693a      	ldr	r2, [r7, #16]
 8002478:	429a      	cmp	r2, r3
 800247a:	d207      	bcs.n	800248c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800247c:	f002 fc62 	bl	8004d44 <__errno>
 8002480:	4603      	mov	r3, r0
 8002482:	220c      	movs	r2, #12
 8002484:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002486:	f04f 33ff 	mov.w	r3, #4294967295
 800248a:	e009      	b.n	80024a0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800248c:	4b08      	ldr	r3, [pc, #32]	@ (80024b0 <_sbrk+0x64>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002492:	4b07      	ldr	r3, [pc, #28]	@ (80024b0 <_sbrk+0x64>)
 8002494:	681a      	ldr	r2, [r3, #0]
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	4413      	add	r3, r2
 800249a:	4a05      	ldr	r2, [pc, #20]	@ (80024b0 <_sbrk+0x64>)
 800249c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800249e:	68fb      	ldr	r3, [r7, #12]
}
 80024a0:	4618      	mov	r0, r3
 80024a2:	3718      	adds	r7, #24
 80024a4:	46bd      	mov	sp, r7
 80024a6:	bd80      	pop	{r7, pc}
 80024a8:	20020000 	.word	0x20020000
 80024ac:	00000400 	.word	0x00000400
 80024b0:	20000184 	.word	0x20000184
 80024b4:	200002d8 	.word	0x200002d8

080024b8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80024b8:	b480      	push	{r7}
 80024ba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80024bc:	4b06      	ldr	r3, [pc, #24]	@ (80024d8 <SystemInit+0x20>)
 80024be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024c2:	4a05      	ldr	r2, [pc, #20]	@ (80024d8 <SystemInit+0x20>)
 80024c4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80024c8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80024cc:	bf00      	nop
 80024ce:	46bd      	mov	sp, r7
 80024d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d4:	4770      	bx	lr
 80024d6:	bf00      	nop
 80024d8:	e000ed00 	.word	0xe000ed00

080024dc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80024dc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002514 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80024e0:	f7ff ffea 	bl	80024b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80024e4:	480c      	ldr	r0, [pc, #48]	@ (8002518 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80024e6:	490d      	ldr	r1, [pc, #52]	@ (800251c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80024e8:	4a0d      	ldr	r2, [pc, #52]	@ (8002520 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80024ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80024ec:	e002      	b.n	80024f4 <LoopCopyDataInit>

080024ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80024ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024f2:	3304      	adds	r3, #4

080024f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024f8:	d3f9      	bcc.n	80024ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024fa:	4a0a      	ldr	r2, [pc, #40]	@ (8002524 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80024fc:	4c0a      	ldr	r4, [pc, #40]	@ (8002528 <LoopFillZerobss+0x22>)
  movs r3, #0
 80024fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002500:	e001      	b.n	8002506 <LoopFillZerobss>

08002502 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002502:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002504:	3204      	adds	r2, #4

08002506 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002506:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002508:	d3fb      	bcc.n	8002502 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800250a:	f002 fc21 	bl	8004d50 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800250e:	f7ff fc89 	bl	8001e24 <main>
  bx  lr    
 8002512:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002514:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002518:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800251c:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8002520:	080056f4 	.word	0x080056f4
  ldr r2, =_sbss
 8002524:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8002528:	200002d4 	.word	0x200002d4

0800252c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800252c:	e7fe      	b.n	800252c <ADC_IRQHandler>
	...

08002530 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002534:	4b0e      	ldr	r3, [pc, #56]	@ (8002570 <HAL_Init+0x40>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4a0d      	ldr	r2, [pc, #52]	@ (8002570 <HAL_Init+0x40>)
 800253a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800253e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002540:	4b0b      	ldr	r3, [pc, #44]	@ (8002570 <HAL_Init+0x40>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4a0a      	ldr	r2, [pc, #40]	@ (8002570 <HAL_Init+0x40>)
 8002546:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800254a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800254c:	4b08      	ldr	r3, [pc, #32]	@ (8002570 <HAL_Init+0x40>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4a07      	ldr	r2, [pc, #28]	@ (8002570 <HAL_Init+0x40>)
 8002552:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002556:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002558:	2003      	movs	r0, #3
 800255a:	f000 f931 	bl	80027c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800255e:	2000      	movs	r0, #0
 8002560:	f000 f808 	bl	8002574 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002564:	f7ff fe8a 	bl	800227c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002568:	2300      	movs	r3, #0
}
 800256a:	4618      	mov	r0, r3
 800256c:	bd80      	pop	{r7, pc}
 800256e:	bf00      	nop
 8002570:	40023c00 	.word	0x40023c00

08002574 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b082      	sub	sp, #8
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800257c:	4b12      	ldr	r3, [pc, #72]	@ (80025c8 <HAL_InitTick+0x54>)
 800257e:	681a      	ldr	r2, [r3, #0]
 8002580:	4b12      	ldr	r3, [pc, #72]	@ (80025cc <HAL_InitTick+0x58>)
 8002582:	781b      	ldrb	r3, [r3, #0]
 8002584:	4619      	mov	r1, r3
 8002586:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800258a:	fbb3 f3f1 	udiv	r3, r3, r1
 800258e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002592:	4618      	mov	r0, r3
 8002594:	f000 f93b 	bl	800280e <HAL_SYSTICK_Config>
 8002598:	4603      	mov	r3, r0
 800259a:	2b00      	cmp	r3, #0
 800259c:	d001      	beq.n	80025a2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800259e:	2301      	movs	r3, #1
 80025a0:	e00e      	b.n	80025c0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2b0f      	cmp	r3, #15
 80025a6:	d80a      	bhi.n	80025be <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025a8:	2200      	movs	r2, #0
 80025aa:	6879      	ldr	r1, [r7, #4]
 80025ac:	f04f 30ff 	mov.w	r0, #4294967295
 80025b0:	f000 f911 	bl	80027d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80025b4:	4a06      	ldr	r2, [pc, #24]	@ (80025d0 <HAL_InitTick+0x5c>)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80025ba:	2300      	movs	r3, #0
 80025bc:	e000      	b.n	80025c0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80025be:	2301      	movs	r3, #1
}
 80025c0:	4618      	mov	r0, r3
 80025c2:	3708      	adds	r7, #8
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bd80      	pop	{r7, pc}
 80025c8:	20000004 	.word	0x20000004
 80025cc:	2000000c 	.word	0x2000000c
 80025d0:	20000008 	.word	0x20000008

080025d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025d4:	b480      	push	{r7}
 80025d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80025d8:	4b06      	ldr	r3, [pc, #24]	@ (80025f4 <HAL_IncTick+0x20>)
 80025da:	781b      	ldrb	r3, [r3, #0]
 80025dc:	461a      	mov	r2, r3
 80025de:	4b06      	ldr	r3, [pc, #24]	@ (80025f8 <HAL_IncTick+0x24>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4413      	add	r3, r2
 80025e4:	4a04      	ldr	r2, [pc, #16]	@ (80025f8 <HAL_IncTick+0x24>)
 80025e6:	6013      	str	r3, [r2, #0]
}
 80025e8:	bf00      	nop
 80025ea:	46bd      	mov	sp, r7
 80025ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f0:	4770      	bx	lr
 80025f2:	bf00      	nop
 80025f4:	2000000c 	.word	0x2000000c
 80025f8:	20000188 	.word	0x20000188

080025fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025fc:	b480      	push	{r7}
 80025fe:	af00      	add	r7, sp, #0
  return uwTick;
 8002600:	4b03      	ldr	r3, [pc, #12]	@ (8002610 <HAL_GetTick+0x14>)
 8002602:	681b      	ldr	r3, [r3, #0]
}
 8002604:	4618      	mov	r0, r3
 8002606:	46bd      	mov	sp, r7
 8002608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260c:	4770      	bx	lr
 800260e:	bf00      	nop
 8002610:	20000188 	.word	0x20000188

08002614 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b084      	sub	sp, #16
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800261c:	f7ff ffee 	bl	80025fc <HAL_GetTick>
 8002620:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	f1b3 3fff 	cmp.w	r3, #4294967295
 800262c:	d005      	beq.n	800263a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800262e:	4b0a      	ldr	r3, [pc, #40]	@ (8002658 <HAL_Delay+0x44>)
 8002630:	781b      	ldrb	r3, [r3, #0]
 8002632:	461a      	mov	r2, r3
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	4413      	add	r3, r2
 8002638:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800263a:	bf00      	nop
 800263c:	f7ff ffde 	bl	80025fc <HAL_GetTick>
 8002640:	4602      	mov	r2, r0
 8002642:	68bb      	ldr	r3, [r7, #8]
 8002644:	1ad3      	subs	r3, r2, r3
 8002646:	68fa      	ldr	r2, [r7, #12]
 8002648:	429a      	cmp	r2, r3
 800264a:	d8f7      	bhi.n	800263c <HAL_Delay+0x28>
  {
  }
}
 800264c:	bf00      	nop
 800264e:	bf00      	nop
 8002650:	3710      	adds	r7, #16
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}
 8002656:	bf00      	nop
 8002658:	2000000c 	.word	0x2000000c

0800265c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800265c:	b480      	push	{r7}
 800265e:	b085      	sub	sp, #20
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	f003 0307 	and.w	r3, r3, #7
 800266a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800266c:	4b0c      	ldr	r3, [pc, #48]	@ (80026a0 <__NVIC_SetPriorityGrouping+0x44>)
 800266e:	68db      	ldr	r3, [r3, #12]
 8002670:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002672:	68ba      	ldr	r2, [r7, #8]
 8002674:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002678:	4013      	ands	r3, r2
 800267a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002680:	68bb      	ldr	r3, [r7, #8]
 8002682:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002684:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002688:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800268c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800268e:	4a04      	ldr	r2, [pc, #16]	@ (80026a0 <__NVIC_SetPriorityGrouping+0x44>)
 8002690:	68bb      	ldr	r3, [r7, #8]
 8002692:	60d3      	str	r3, [r2, #12]
}
 8002694:	bf00      	nop
 8002696:	3714      	adds	r7, #20
 8002698:	46bd      	mov	sp, r7
 800269a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269e:	4770      	bx	lr
 80026a0:	e000ed00 	.word	0xe000ed00

080026a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80026a4:	b480      	push	{r7}
 80026a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026a8:	4b04      	ldr	r3, [pc, #16]	@ (80026bc <__NVIC_GetPriorityGrouping+0x18>)
 80026aa:	68db      	ldr	r3, [r3, #12]
 80026ac:	0a1b      	lsrs	r3, r3, #8
 80026ae:	f003 0307 	and.w	r3, r3, #7
}
 80026b2:	4618      	mov	r0, r3
 80026b4:	46bd      	mov	sp, r7
 80026b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ba:	4770      	bx	lr
 80026bc:	e000ed00 	.word	0xe000ed00

080026c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026c0:	b480      	push	{r7}
 80026c2:	b083      	sub	sp, #12
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	4603      	mov	r3, r0
 80026c8:	6039      	str	r1, [r7, #0]
 80026ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	db0a      	blt.n	80026ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	b2da      	uxtb	r2, r3
 80026d8:	490c      	ldr	r1, [pc, #48]	@ (800270c <__NVIC_SetPriority+0x4c>)
 80026da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026de:	0112      	lsls	r2, r2, #4
 80026e0:	b2d2      	uxtb	r2, r2
 80026e2:	440b      	add	r3, r1
 80026e4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026e8:	e00a      	b.n	8002700 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	b2da      	uxtb	r2, r3
 80026ee:	4908      	ldr	r1, [pc, #32]	@ (8002710 <__NVIC_SetPriority+0x50>)
 80026f0:	79fb      	ldrb	r3, [r7, #7]
 80026f2:	f003 030f 	and.w	r3, r3, #15
 80026f6:	3b04      	subs	r3, #4
 80026f8:	0112      	lsls	r2, r2, #4
 80026fa:	b2d2      	uxtb	r2, r2
 80026fc:	440b      	add	r3, r1
 80026fe:	761a      	strb	r2, [r3, #24]
}
 8002700:	bf00      	nop
 8002702:	370c      	adds	r7, #12
 8002704:	46bd      	mov	sp, r7
 8002706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270a:	4770      	bx	lr
 800270c:	e000e100 	.word	0xe000e100
 8002710:	e000ed00 	.word	0xe000ed00

08002714 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002714:	b480      	push	{r7}
 8002716:	b089      	sub	sp, #36	@ 0x24
 8002718:	af00      	add	r7, sp, #0
 800271a:	60f8      	str	r0, [r7, #12]
 800271c:	60b9      	str	r1, [r7, #8]
 800271e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	f003 0307 	and.w	r3, r3, #7
 8002726:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002728:	69fb      	ldr	r3, [r7, #28]
 800272a:	f1c3 0307 	rsb	r3, r3, #7
 800272e:	2b04      	cmp	r3, #4
 8002730:	bf28      	it	cs
 8002732:	2304      	movcs	r3, #4
 8002734:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002736:	69fb      	ldr	r3, [r7, #28]
 8002738:	3304      	adds	r3, #4
 800273a:	2b06      	cmp	r3, #6
 800273c:	d902      	bls.n	8002744 <NVIC_EncodePriority+0x30>
 800273e:	69fb      	ldr	r3, [r7, #28]
 8002740:	3b03      	subs	r3, #3
 8002742:	e000      	b.n	8002746 <NVIC_EncodePriority+0x32>
 8002744:	2300      	movs	r3, #0
 8002746:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002748:	f04f 32ff 	mov.w	r2, #4294967295
 800274c:	69bb      	ldr	r3, [r7, #24]
 800274e:	fa02 f303 	lsl.w	r3, r2, r3
 8002752:	43da      	mvns	r2, r3
 8002754:	68bb      	ldr	r3, [r7, #8]
 8002756:	401a      	ands	r2, r3
 8002758:	697b      	ldr	r3, [r7, #20]
 800275a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800275c:	f04f 31ff 	mov.w	r1, #4294967295
 8002760:	697b      	ldr	r3, [r7, #20]
 8002762:	fa01 f303 	lsl.w	r3, r1, r3
 8002766:	43d9      	mvns	r1, r3
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800276c:	4313      	orrs	r3, r2
         );
}
 800276e:	4618      	mov	r0, r3
 8002770:	3724      	adds	r7, #36	@ 0x24
 8002772:	46bd      	mov	sp, r7
 8002774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002778:	4770      	bx	lr
	...

0800277c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b082      	sub	sp, #8
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	3b01      	subs	r3, #1
 8002788:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800278c:	d301      	bcc.n	8002792 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800278e:	2301      	movs	r3, #1
 8002790:	e00f      	b.n	80027b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002792:	4a0a      	ldr	r2, [pc, #40]	@ (80027bc <SysTick_Config+0x40>)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	3b01      	subs	r3, #1
 8002798:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800279a:	210f      	movs	r1, #15
 800279c:	f04f 30ff 	mov.w	r0, #4294967295
 80027a0:	f7ff ff8e 	bl	80026c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027a4:	4b05      	ldr	r3, [pc, #20]	@ (80027bc <SysTick_Config+0x40>)
 80027a6:	2200      	movs	r2, #0
 80027a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027aa:	4b04      	ldr	r3, [pc, #16]	@ (80027bc <SysTick_Config+0x40>)
 80027ac:	2207      	movs	r2, #7
 80027ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80027b0:	2300      	movs	r3, #0
}
 80027b2:	4618      	mov	r0, r3
 80027b4:	3708      	adds	r7, #8
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bd80      	pop	{r7, pc}
 80027ba:	bf00      	nop
 80027bc:	e000e010 	.word	0xe000e010

080027c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b082      	sub	sp, #8
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80027c8:	6878      	ldr	r0, [r7, #4]
 80027ca:	f7ff ff47 	bl	800265c <__NVIC_SetPriorityGrouping>
}
 80027ce:	bf00      	nop
 80027d0:	3708      	adds	r7, #8
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bd80      	pop	{r7, pc}

080027d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80027d6:	b580      	push	{r7, lr}
 80027d8:	b086      	sub	sp, #24
 80027da:	af00      	add	r7, sp, #0
 80027dc:	4603      	mov	r3, r0
 80027de:	60b9      	str	r1, [r7, #8]
 80027e0:	607a      	str	r2, [r7, #4]
 80027e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80027e4:	2300      	movs	r3, #0
 80027e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80027e8:	f7ff ff5c 	bl	80026a4 <__NVIC_GetPriorityGrouping>
 80027ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027ee:	687a      	ldr	r2, [r7, #4]
 80027f0:	68b9      	ldr	r1, [r7, #8]
 80027f2:	6978      	ldr	r0, [r7, #20]
 80027f4:	f7ff ff8e 	bl	8002714 <NVIC_EncodePriority>
 80027f8:	4602      	mov	r2, r0
 80027fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027fe:	4611      	mov	r1, r2
 8002800:	4618      	mov	r0, r3
 8002802:	f7ff ff5d 	bl	80026c0 <__NVIC_SetPriority>
}
 8002806:	bf00      	nop
 8002808:	3718      	adds	r7, #24
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}

0800280e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800280e:	b580      	push	{r7, lr}
 8002810:	b082      	sub	sp, #8
 8002812:	af00      	add	r7, sp, #0
 8002814:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002816:	6878      	ldr	r0, [r7, #4]
 8002818:	f7ff ffb0 	bl	800277c <SysTick_Config>
 800281c:	4603      	mov	r3, r0
}
 800281e:	4618      	mov	r0, r3
 8002820:	3708      	adds	r7, #8
 8002822:	46bd      	mov	sp, r7
 8002824:	bd80      	pop	{r7, pc}
	...

08002828 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002828:	b480      	push	{r7}
 800282a:	b089      	sub	sp, #36	@ 0x24
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
 8002830:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002832:	2300      	movs	r3, #0
 8002834:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002836:	2300      	movs	r3, #0
 8002838:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800283a:	2300      	movs	r3, #0
 800283c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800283e:	2300      	movs	r3, #0
 8002840:	61fb      	str	r3, [r7, #28]
 8002842:	e159      	b.n	8002af8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002844:	2201      	movs	r2, #1
 8002846:	69fb      	ldr	r3, [r7, #28]
 8002848:	fa02 f303 	lsl.w	r3, r2, r3
 800284c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800284e:	683b      	ldr	r3, [r7, #0]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	697a      	ldr	r2, [r7, #20]
 8002854:	4013      	ands	r3, r2
 8002856:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002858:	693a      	ldr	r2, [r7, #16]
 800285a:	697b      	ldr	r3, [r7, #20]
 800285c:	429a      	cmp	r2, r3
 800285e:	f040 8148 	bne.w	8002af2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	685b      	ldr	r3, [r3, #4]
 8002866:	f003 0303 	and.w	r3, r3, #3
 800286a:	2b01      	cmp	r3, #1
 800286c:	d005      	beq.n	800287a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	685b      	ldr	r3, [r3, #4]
 8002872:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002876:	2b02      	cmp	r3, #2
 8002878:	d130      	bne.n	80028dc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	689b      	ldr	r3, [r3, #8]
 800287e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002880:	69fb      	ldr	r3, [r7, #28]
 8002882:	005b      	lsls	r3, r3, #1
 8002884:	2203      	movs	r2, #3
 8002886:	fa02 f303 	lsl.w	r3, r2, r3
 800288a:	43db      	mvns	r3, r3
 800288c:	69ba      	ldr	r2, [r7, #24]
 800288e:	4013      	ands	r3, r2
 8002890:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	68da      	ldr	r2, [r3, #12]
 8002896:	69fb      	ldr	r3, [r7, #28]
 8002898:	005b      	lsls	r3, r3, #1
 800289a:	fa02 f303 	lsl.w	r3, r2, r3
 800289e:	69ba      	ldr	r2, [r7, #24]
 80028a0:	4313      	orrs	r3, r2
 80028a2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	69ba      	ldr	r2, [r7, #24]
 80028a8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	685b      	ldr	r3, [r3, #4]
 80028ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80028b0:	2201      	movs	r2, #1
 80028b2:	69fb      	ldr	r3, [r7, #28]
 80028b4:	fa02 f303 	lsl.w	r3, r2, r3
 80028b8:	43db      	mvns	r3, r3
 80028ba:	69ba      	ldr	r2, [r7, #24]
 80028bc:	4013      	ands	r3, r2
 80028be:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	685b      	ldr	r3, [r3, #4]
 80028c4:	091b      	lsrs	r3, r3, #4
 80028c6:	f003 0201 	and.w	r2, r3, #1
 80028ca:	69fb      	ldr	r3, [r7, #28]
 80028cc:	fa02 f303 	lsl.w	r3, r2, r3
 80028d0:	69ba      	ldr	r2, [r7, #24]
 80028d2:	4313      	orrs	r3, r2
 80028d4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	69ba      	ldr	r2, [r7, #24]
 80028da:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	685b      	ldr	r3, [r3, #4]
 80028e0:	f003 0303 	and.w	r3, r3, #3
 80028e4:	2b03      	cmp	r3, #3
 80028e6:	d017      	beq.n	8002918 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	68db      	ldr	r3, [r3, #12]
 80028ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80028ee:	69fb      	ldr	r3, [r7, #28]
 80028f0:	005b      	lsls	r3, r3, #1
 80028f2:	2203      	movs	r2, #3
 80028f4:	fa02 f303 	lsl.w	r3, r2, r3
 80028f8:	43db      	mvns	r3, r3
 80028fa:	69ba      	ldr	r2, [r7, #24]
 80028fc:	4013      	ands	r3, r2
 80028fe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	689a      	ldr	r2, [r3, #8]
 8002904:	69fb      	ldr	r3, [r7, #28]
 8002906:	005b      	lsls	r3, r3, #1
 8002908:	fa02 f303 	lsl.w	r3, r2, r3
 800290c:	69ba      	ldr	r2, [r7, #24]
 800290e:	4313      	orrs	r3, r2
 8002910:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	69ba      	ldr	r2, [r7, #24]
 8002916:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	f003 0303 	and.w	r3, r3, #3
 8002920:	2b02      	cmp	r3, #2
 8002922:	d123      	bne.n	800296c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002924:	69fb      	ldr	r3, [r7, #28]
 8002926:	08da      	lsrs	r2, r3, #3
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	3208      	adds	r2, #8
 800292c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002930:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002932:	69fb      	ldr	r3, [r7, #28]
 8002934:	f003 0307 	and.w	r3, r3, #7
 8002938:	009b      	lsls	r3, r3, #2
 800293a:	220f      	movs	r2, #15
 800293c:	fa02 f303 	lsl.w	r3, r2, r3
 8002940:	43db      	mvns	r3, r3
 8002942:	69ba      	ldr	r2, [r7, #24]
 8002944:	4013      	ands	r3, r2
 8002946:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002948:	683b      	ldr	r3, [r7, #0]
 800294a:	691a      	ldr	r2, [r3, #16]
 800294c:	69fb      	ldr	r3, [r7, #28]
 800294e:	f003 0307 	and.w	r3, r3, #7
 8002952:	009b      	lsls	r3, r3, #2
 8002954:	fa02 f303 	lsl.w	r3, r2, r3
 8002958:	69ba      	ldr	r2, [r7, #24]
 800295a:	4313      	orrs	r3, r2
 800295c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800295e:	69fb      	ldr	r3, [r7, #28]
 8002960:	08da      	lsrs	r2, r3, #3
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	3208      	adds	r2, #8
 8002966:	69b9      	ldr	r1, [r7, #24]
 8002968:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002972:	69fb      	ldr	r3, [r7, #28]
 8002974:	005b      	lsls	r3, r3, #1
 8002976:	2203      	movs	r2, #3
 8002978:	fa02 f303 	lsl.w	r3, r2, r3
 800297c:	43db      	mvns	r3, r3
 800297e:	69ba      	ldr	r2, [r7, #24]
 8002980:	4013      	ands	r3, r2
 8002982:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	f003 0203 	and.w	r2, r3, #3
 800298c:	69fb      	ldr	r3, [r7, #28]
 800298e:	005b      	lsls	r3, r3, #1
 8002990:	fa02 f303 	lsl.w	r3, r2, r3
 8002994:	69ba      	ldr	r2, [r7, #24]
 8002996:	4313      	orrs	r3, r2
 8002998:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	69ba      	ldr	r2, [r7, #24]
 800299e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	685b      	ldr	r3, [r3, #4]
 80029a4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	f000 80a2 	beq.w	8002af2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029ae:	2300      	movs	r3, #0
 80029b0:	60fb      	str	r3, [r7, #12]
 80029b2:	4b57      	ldr	r3, [pc, #348]	@ (8002b10 <HAL_GPIO_Init+0x2e8>)
 80029b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029b6:	4a56      	ldr	r2, [pc, #344]	@ (8002b10 <HAL_GPIO_Init+0x2e8>)
 80029b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80029bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80029be:	4b54      	ldr	r3, [pc, #336]	@ (8002b10 <HAL_GPIO_Init+0x2e8>)
 80029c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80029c6:	60fb      	str	r3, [r7, #12]
 80029c8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80029ca:	4a52      	ldr	r2, [pc, #328]	@ (8002b14 <HAL_GPIO_Init+0x2ec>)
 80029cc:	69fb      	ldr	r3, [r7, #28]
 80029ce:	089b      	lsrs	r3, r3, #2
 80029d0:	3302      	adds	r3, #2
 80029d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80029d8:	69fb      	ldr	r3, [r7, #28]
 80029da:	f003 0303 	and.w	r3, r3, #3
 80029de:	009b      	lsls	r3, r3, #2
 80029e0:	220f      	movs	r2, #15
 80029e2:	fa02 f303 	lsl.w	r3, r2, r3
 80029e6:	43db      	mvns	r3, r3
 80029e8:	69ba      	ldr	r2, [r7, #24]
 80029ea:	4013      	ands	r3, r2
 80029ec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	4a49      	ldr	r2, [pc, #292]	@ (8002b18 <HAL_GPIO_Init+0x2f0>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d019      	beq.n	8002a2a <HAL_GPIO_Init+0x202>
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	4a48      	ldr	r2, [pc, #288]	@ (8002b1c <HAL_GPIO_Init+0x2f4>)
 80029fa:	4293      	cmp	r3, r2
 80029fc:	d013      	beq.n	8002a26 <HAL_GPIO_Init+0x1fe>
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	4a47      	ldr	r2, [pc, #284]	@ (8002b20 <HAL_GPIO_Init+0x2f8>)
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d00d      	beq.n	8002a22 <HAL_GPIO_Init+0x1fa>
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	4a46      	ldr	r2, [pc, #280]	@ (8002b24 <HAL_GPIO_Init+0x2fc>)
 8002a0a:	4293      	cmp	r3, r2
 8002a0c:	d007      	beq.n	8002a1e <HAL_GPIO_Init+0x1f6>
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	4a45      	ldr	r2, [pc, #276]	@ (8002b28 <HAL_GPIO_Init+0x300>)
 8002a12:	4293      	cmp	r3, r2
 8002a14:	d101      	bne.n	8002a1a <HAL_GPIO_Init+0x1f2>
 8002a16:	2304      	movs	r3, #4
 8002a18:	e008      	b.n	8002a2c <HAL_GPIO_Init+0x204>
 8002a1a:	2307      	movs	r3, #7
 8002a1c:	e006      	b.n	8002a2c <HAL_GPIO_Init+0x204>
 8002a1e:	2303      	movs	r3, #3
 8002a20:	e004      	b.n	8002a2c <HAL_GPIO_Init+0x204>
 8002a22:	2302      	movs	r3, #2
 8002a24:	e002      	b.n	8002a2c <HAL_GPIO_Init+0x204>
 8002a26:	2301      	movs	r3, #1
 8002a28:	e000      	b.n	8002a2c <HAL_GPIO_Init+0x204>
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	69fa      	ldr	r2, [r7, #28]
 8002a2e:	f002 0203 	and.w	r2, r2, #3
 8002a32:	0092      	lsls	r2, r2, #2
 8002a34:	4093      	lsls	r3, r2
 8002a36:	69ba      	ldr	r2, [r7, #24]
 8002a38:	4313      	orrs	r3, r2
 8002a3a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002a3c:	4935      	ldr	r1, [pc, #212]	@ (8002b14 <HAL_GPIO_Init+0x2ec>)
 8002a3e:	69fb      	ldr	r3, [r7, #28]
 8002a40:	089b      	lsrs	r3, r3, #2
 8002a42:	3302      	adds	r3, #2
 8002a44:	69ba      	ldr	r2, [r7, #24]
 8002a46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002a4a:	4b38      	ldr	r3, [pc, #224]	@ (8002b2c <HAL_GPIO_Init+0x304>)
 8002a4c:	689b      	ldr	r3, [r3, #8]
 8002a4e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a50:	693b      	ldr	r3, [r7, #16]
 8002a52:	43db      	mvns	r3, r3
 8002a54:	69ba      	ldr	r2, [r7, #24]
 8002a56:	4013      	ands	r3, r2
 8002a58:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	685b      	ldr	r3, [r3, #4]
 8002a5e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d003      	beq.n	8002a6e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002a66:	69ba      	ldr	r2, [r7, #24]
 8002a68:	693b      	ldr	r3, [r7, #16]
 8002a6a:	4313      	orrs	r3, r2
 8002a6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002a6e:	4a2f      	ldr	r2, [pc, #188]	@ (8002b2c <HAL_GPIO_Init+0x304>)
 8002a70:	69bb      	ldr	r3, [r7, #24]
 8002a72:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002a74:	4b2d      	ldr	r3, [pc, #180]	@ (8002b2c <HAL_GPIO_Init+0x304>)
 8002a76:	68db      	ldr	r3, [r3, #12]
 8002a78:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a7a:	693b      	ldr	r3, [r7, #16]
 8002a7c:	43db      	mvns	r3, r3
 8002a7e:	69ba      	ldr	r2, [r7, #24]
 8002a80:	4013      	ands	r3, r2
 8002a82:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d003      	beq.n	8002a98 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002a90:	69ba      	ldr	r2, [r7, #24]
 8002a92:	693b      	ldr	r3, [r7, #16]
 8002a94:	4313      	orrs	r3, r2
 8002a96:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002a98:	4a24      	ldr	r2, [pc, #144]	@ (8002b2c <HAL_GPIO_Init+0x304>)
 8002a9a:	69bb      	ldr	r3, [r7, #24]
 8002a9c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002a9e:	4b23      	ldr	r3, [pc, #140]	@ (8002b2c <HAL_GPIO_Init+0x304>)
 8002aa0:	685b      	ldr	r3, [r3, #4]
 8002aa2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002aa4:	693b      	ldr	r3, [r7, #16]
 8002aa6:	43db      	mvns	r3, r3
 8002aa8:	69ba      	ldr	r2, [r7, #24]
 8002aaa:	4013      	ands	r3, r2
 8002aac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	685b      	ldr	r3, [r3, #4]
 8002ab2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d003      	beq.n	8002ac2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002aba:	69ba      	ldr	r2, [r7, #24]
 8002abc:	693b      	ldr	r3, [r7, #16]
 8002abe:	4313      	orrs	r3, r2
 8002ac0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002ac2:	4a1a      	ldr	r2, [pc, #104]	@ (8002b2c <HAL_GPIO_Init+0x304>)
 8002ac4:	69bb      	ldr	r3, [r7, #24]
 8002ac6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002ac8:	4b18      	ldr	r3, [pc, #96]	@ (8002b2c <HAL_GPIO_Init+0x304>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ace:	693b      	ldr	r3, [r7, #16]
 8002ad0:	43db      	mvns	r3, r3
 8002ad2:	69ba      	ldr	r2, [r7, #24]
 8002ad4:	4013      	ands	r3, r2
 8002ad6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d003      	beq.n	8002aec <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002ae4:	69ba      	ldr	r2, [r7, #24]
 8002ae6:	693b      	ldr	r3, [r7, #16]
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002aec:	4a0f      	ldr	r2, [pc, #60]	@ (8002b2c <HAL_GPIO_Init+0x304>)
 8002aee:	69bb      	ldr	r3, [r7, #24]
 8002af0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002af2:	69fb      	ldr	r3, [r7, #28]
 8002af4:	3301      	adds	r3, #1
 8002af6:	61fb      	str	r3, [r7, #28]
 8002af8:	69fb      	ldr	r3, [r7, #28]
 8002afa:	2b0f      	cmp	r3, #15
 8002afc:	f67f aea2 	bls.w	8002844 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002b00:	bf00      	nop
 8002b02:	bf00      	nop
 8002b04:	3724      	adds	r7, #36	@ 0x24
 8002b06:	46bd      	mov	sp, r7
 8002b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0c:	4770      	bx	lr
 8002b0e:	bf00      	nop
 8002b10:	40023800 	.word	0x40023800
 8002b14:	40013800 	.word	0x40013800
 8002b18:	40020000 	.word	0x40020000
 8002b1c:	40020400 	.word	0x40020400
 8002b20:	40020800 	.word	0x40020800
 8002b24:	40020c00 	.word	0x40020c00
 8002b28:	40021000 	.word	0x40021000
 8002b2c:	40013c00 	.word	0x40013c00

08002b30 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b30:	b480      	push	{r7}
 8002b32:	b083      	sub	sp, #12
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
 8002b38:	460b      	mov	r3, r1
 8002b3a:	807b      	strh	r3, [r7, #2]
 8002b3c:	4613      	mov	r3, r2
 8002b3e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002b40:	787b      	ldrb	r3, [r7, #1]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d003      	beq.n	8002b4e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002b46:	887a      	ldrh	r2, [r7, #2]
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002b4c:	e003      	b.n	8002b56 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002b4e:	887b      	ldrh	r3, [r7, #2]
 8002b50:	041a      	lsls	r2, r3, #16
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	619a      	str	r2, [r3, #24]
}
 8002b56:	bf00      	nop
 8002b58:	370c      	adds	r7, #12
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b60:	4770      	bx	lr
	...

08002b64 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b084      	sub	sp, #16
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d101      	bne.n	8002b76 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002b72:	2301      	movs	r3, #1
 8002b74:	e12b      	b.n	8002dce <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002b7c:	b2db      	uxtb	r3, r3
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d106      	bne.n	8002b90 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2200      	movs	r2, #0
 8002b86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002b8a:	6878      	ldr	r0, [r7, #4]
 8002b8c:	f7ff fb9e 	bl	80022cc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2224      	movs	r2, #36	@ 0x24
 8002b94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	681a      	ldr	r2, [r3, #0]
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f022 0201 	bic.w	r2, r2, #1
 8002ba6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	681a      	ldr	r2, [r3, #0]
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002bb6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	681a      	ldr	r2, [r3, #0]
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002bc6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002bc8:	f001 fc60 	bl	800448c <HAL_RCC_GetPCLK1Freq>
 8002bcc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	685b      	ldr	r3, [r3, #4]
 8002bd2:	4a81      	ldr	r2, [pc, #516]	@ (8002dd8 <HAL_I2C_Init+0x274>)
 8002bd4:	4293      	cmp	r3, r2
 8002bd6:	d807      	bhi.n	8002be8 <HAL_I2C_Init+0x84>
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	4a80      	ldr	r2, [pc, #512]	@ (8002ddc <HAL_I2C_Init+0x278>)
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	bf94      	ite	ls
 8002be0:	2301      	movls	r3, #1
 8002be2:	2300      	movhi	r3, #0
 8002be4:	b2db      	uxtb	r3, r3
 8002be6:	e006      	b.n	8002bf6 <HAL_I2C_Init+0x92>
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	4a7d      	ldr	r2, [pc, #500]	@ (8002de0 <HAL_I2C_Init+0x27c>)
 8002bec:	4293      	cmp	r3, r2
 8002bee:	bf94      	ite	ls
 8002bf0:	2301      	movls	r3, #1
 8002bf2:	2300      	movhi	r3, #0
 8002bf4:	b2db      	uxtb	r3, r3
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d001      	beq.n	8002bfe <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	e0e7      	b.n	8002dce <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	4a78      	ldr	r2, [pc, #480]	@ (8002de4 <HAL_I2C_Init+0x280>)
 8002c02:	fba2 2303 	umull	r2, r3, r2, r3
 8002c06:	0c9b      	lsrs	r3, r3, #18
 8002c08:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	68ba      	ldr	r2, [r7, #8]
 8002c1a:	430a      	orrs	r2, r1
 8002c1c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	6a1b      	ldr	r3, [r3, #32]
 8002c24:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	4a6a      	ldr	r2, [pc, #424]	@ (8002dd8 <HAL_I2C_Init+0x274>)
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d802      	bhi.n	8002c38 <HAL_I2C_Init+0xd4>
 8002c32:	68bb      	ldr	r3, [r7, #8]
 8002c34:	3301      	adds	r3, #1
 8002c36:	e009      	b.n	8002c4c <HAL_I2C_Init+0xe8>
 8002c38:	68bb      	ldr	r3, [r7, #8]
 8002c3a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002c3e:	fb02 f303 	mul.w	r3, r2, r3
 8002c42:	4a69      	ldr	r2, [pc, #420]	@ (8002de8 <HAL_I2C_Init+0x284>)
 8002c44:	fba2 2303 	umull	r2, r3, r2, r3
 8002c48:	099b      	lsrs	r3, r3, #6
 8002c4a:	3301      	adds	r3, #1
 8002c4c:	687a      	ldr	r2, [r7, #4]
 8002c4e:	6812      	ldr	r2, [r2, #0]
 8002c50:	430b      	orrs	r3, r1
 8002c52:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	69db      	ldr	r3, [r3, #28]
 8002c5a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002c5e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	685b      	ldr	r3, [r3, #4]
 8002c66:	495c      	ldr	r1, [pc, #368]	@ (8002dd8 <HAL_I2C_Init+0x274>)
 8002c68:	428b      	cmp	r3, r1
 8002c6a:	d819      	bhi.n	8002ca0 <HAL_I2C_Init+0x13c>
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	1e59      	subs	r1, r3, #1
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	685b      	ldr	r3, [r3, #4]
 8002c74:	005b      	lsls	r3, r3, #1
 8002c76:	fbb1 f3f3 	udiv	r3, r1, r3
 8002c7a:	1c59      	adds	r1, r3, #1
 8002c7c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002c80:	400b      	ands	r3, r1
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d00a      	beq.n	8002c9c <HAL_I2C_Init+0x138>
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	1e59      	subs	r1, r3, #1
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	685b      	ldr	r3, [r3, #4]
 8002c8e:	005b      	lsls	r3, r3, #1
 8002c90:	fbb1 f3f3 	udiv	r3, r1, r3
 8002c94:	3301      	adds	r3, #1
 8002c96:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c9a:	e051      	b.n	8002d40 <HAL_I2C_Init+0x1dc>
 8002c9c:	2304      	movs	r3, #4
 8002c9e:	e04f      	b.n	8002d40 <HAL_I2C_Init+0x1dc>
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	689b      	ldr	r3, [r3, #8]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d111      	bne.n	8002ccc <HAL_I2C_Init+0x168>
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	1e58      	subs	r0, r3, #1
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	6859      	ldr	r1, [r3, #4]
 8002cb0:	460b      	mov	r3, r1
 8002cb2:	005b      	lsls	r3, r3, #1
 8002cb4:	440b      	add	r3, r1
 8002cb6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002cba:	3301      	adds	r3, #1
 8002cbc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	bf0c      	ite	eq
 8002cc4:	2301      	moveq	r3, #1
 8002cc6:	2300      	movne	r3, #0
 8002cc8:	b2db      	uxtb	r3, r3
 8002cca:	e012      	b.n	8002cf2 <HAL_I2C_Init+0x18e>
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	1e58      	subs	r0, r3, #1
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	6859      	ldr	r1, [r3, #4]
 8002cd4:	460b      	mov	r3, r1
 8002cd6:	009b      	lsls	r3, r3, #2
 8002cd8:	440b      	add	r3, r1
 8002cda:	0099      	lsls	r1, r3, #2
 8002cdc:	440b      	add	r3, r1
 8002cde:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ce2:	3301      	adds	r3, #1
 8002ce4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	bf0c      	ite	eq
 8002cec:	2301      	moveq	r3, #1
 8002cee:	2300      	movne	r3, #0
 8002cf0:	b2db      	uxtb	r3, r3
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d001      	beq.n	8002cfa <HAL_I2C_Init+0x196>
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	e022      	b.n	8002d40 <HAL_I2C_Init+0x1dc>
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	689b      	ldr	r3, [r3, #8]
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d10e      	bne.n	8002d20 <HAL_I2C_Init+0x1bc>
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	1e58      	subs	r0, r3, #1
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6859      	ldr	r1, [r3, #4]
 8002d0a:	460b      	mov	r3, r1
 8002d0c:	005b      	lsls	r3, r3, #1
 8002d0e:	440b      	add	r3, r1
 8002d10:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d14:	3301      	adds	r3, #1
 8002d16:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d1a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002d1e:	e00f      	b.n	8002d40 <HAL_I2C_Init+0x1dc>
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	1e58      	subs	r0, r3, #1
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6859      	ldr	r1, [r3, #4]
 8002d28:	460b      	mov	r3, r1
 8002d2a:	009b      	lsls	r3, r3, #2
 8002d2c:	440b      	add	r3, r1
 8002d2e:	0099      	lsls	r1, r3, #2
 8002d30:	440b      	add	r3, r1
 8002d32:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d36:	3301      	adds	r3, #1
 8002d38:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d3c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002d40:	6879      	ldr	r1, [r7, #4]
 8002d42:	6809      	ldr	r1, [r1, #0]
 8002d44:	4313      	orrs	r3, r2
 8002d46:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	69da      	ldr	r2, [r3, #28]
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6a1b      	ldr	r3, [r3, #32]
 8002d5a:	431a      	orrs	r2, r3
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	430a      	orrs	r2, r1
 8002d62:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	689b      	ldr	r3, [r3, #8]
 8002d6a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002d6e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002d72:	687a      	ldr	r2, [r7, #4]
 8002d74:	6911      	ldr	r1, [r2, #16]
 8002d76:	687a      	ldr	r2, [r7, #4]
 8002d78:	68d2      	ldr	r2, [r2, #12]
 8002d7a:	4311      	orrs	r1, r2
 8002d7c:	687a      	ldr	r2, [r7, #4]
 8002d7e:	6812      	ldr	r2, [r2, #0]
 8002d80:	430b      	orrs	r3, r1
 8002d82:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	68db      	ldr	r3, [r3, #12]
 8002d8a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	695a      	ldr	r2, [r3, #20]
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	699b      	ldr	r3, [r3, #24]
 8002d96:	431a      	orrs	r2, r3
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	430a      	orrs	r2, r1
 8002d9e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	681a      	ldr	r2, [r3, #0]
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f042 0201 	orr.w	r2, r2, #1
 8002dae:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2200      	movs	r2, #0
 8002db4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	2220      	movs	r2, #32
 8002dba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002dcc:	2300      	movs	r3, #0
}
 8002dce:	4618      	mov	r0, r3
 8002dd0:	3710      	adds	r7, #16
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	bd80      	pop	{r7, pc}
 8002dd6:	bf00      	nop
 8002dd8:	000186a0 	.word	0x000186a0
 8002ddc:	001e847f 	.word	0x001e847f
 8002de0:	003d08ff 	.word	0x003d08ff
 8002de4:	431bde83 	.word	0x431bde83
 8002de8:	10624dd3 	.word	0x10624dd3

08002dec <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b088      	sub	sp, #32
 8002df0:	af02      	add	r7, sp, #8
 8002df2:	60f8      	str	r0, [r7, #12]
 8002df4:	4608      	mov	r0, r1
 8002df6:	4611      	mov	r1, r2
 8002df8:	461a      	mov	r2, r3
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	817b      	strh	r3, [r7, #10]
 8002dfe:	460b      	mov	r3, r1
 8002e00:	813b      	strh	r3, [r7, #8]
 8002e02:	4613      	mov	r3, r2
 8002e04:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002e06:	f7ff fbf9 	bl	80025fc <HAL_GetTick>
 8002e0a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e12:	b2db      	uxtb	r3, r3
 8002e14:	2b20      	cmp	r3, #32
 8002e16:	f040 80d9 	bne.w	8002fcc <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002e1a:	697b      	ldr	r3, [r7, #20]
 8002e1c:	9300      	str	r3, [sp, #0]
 8002e1e:	2319      	movs	r3, #25
 8002e20:	2201      	movs	r2, #1
 8002e22:	496d      	ldr	r1, [pc, #436]	@ (8002fd8 <HAL_I2C_Mem_Write+0x1ec>)
 8002e24:	68f8      	ldr	r0, [r7, #12]
 8002e26:	f000 fc8b 	bl	8003740 <I2C_WaitOnFlagUntilTimeout>
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d001      	beq.n	8002e34 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002e30:	2302      	movs	r3, #2
 8002e32:	e0cc      	b.n	8002fce <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002e3a:	2b01      	cmp	r3, #1
 8002e3c:	d101      	bne.n	8002e42 <HAL_I2C_Mem_Write+0x56>
 8002e3e:	2302      	movs	r3, #2
 8002e40:	e0c5      	b.n	8002fce <HAL_I2C_Mem_Write+0x1e2>
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	2201      	movs	r2, #1
 8002e46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f003 0301 	and.w	r3, r3, #1
 8002e54:	2b01      	cmp	r3, #1
 8002e56:	d007      	beq.n	8002e68 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	681a      	ldr	r2, [r3, #0]
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f042 0201 	orr.w	r2, r2, #1
 8002e66:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	681a      	ldr	r2, [r3, #0]
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002e76:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	2221      	movs	r2, #33	@ 0x21
 8002e7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	2240      	movs	r2, #64	@ 0x40
 8002e84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	6a3a      	ldr	r2, [r7, #32]
 8002e92:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002e98:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e9e:	b29a      	uxth	r2, r3
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	4a4d      	ldr	r2, [pc, #308]	@ (8002fdc <HAL_I2C_Mem_Write+0x1f0>)
 8002ea8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002eaa:	88f8      	ldrh	r0, [r7, #6]
 8002eac:	893a      	ldrh	r2, [r7, #8]
 8002eae:	8979      	ldrh	r1, [r7, #10]
 8002eb0:	697b      	ldr	r3, [r7, #20]
 8002eb2:	9301      	str	r3, [sp, #4]
 8002eb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002eb6:	9300      	str	r3, [sp, #0]
 8002eb8:	4603      	mov	r3, r0
 8002eba:	68f8      	ldr	r0, [r7, #12]
 8002ebc:	f000 fac2 	bl	8003444 <I2C_RequestMemoryWrite>
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d052      	beq.n	8002f6c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	e081      	b.n	8002fce <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002eca:	697a      	ldr	r2, [r7, #20]
 8002ecc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002ece:	68f8      	ldr	r0, [r7, #12]
 8002ed0:	f000 fd50 	bl	8003974 <I2C_WaitOnTXEFlagUntilTimeout>
 8002ed4:	4603      	mov	r3, r0
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d00d      	beq.n	8002ef6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ede:	2b04      	cmp	r3, #4
 8002ee0:	d107      	bne.n	8002ef2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	681a      	ldr	r2, [r3, #0]
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ef0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	e06b      	b.n	8002fce <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002efa:	781a      	ldrb	r2, [r3, #0]
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f06:	1c5a      	adds	r2, r3, #1
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f10:	3b01      	subs	r3, #1
 8002f12:	b29a      	uxth	r2, r3
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f1c:	b29b      	uxth	r3, r3
 8002f1e:	3b01      	subs	r3, #1
 8002f20:	b29a      	uxth	r2, r3
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	695b      	ldr	r3, [r3, #20]
 8002f2c:	f003 0304 	and.w	r3, r3, #4
 8002f30:	2b04      	cmp	r3, #4
 8002f32:	d11b      	bne.n	8002f6c <HAL_I2C_Mem_Write+0x180>
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d017      	beq.n	8002f6c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f40:	781a      	ldrb	r2, [r3, #0]
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f4c:	1c5a      	adds	r2, r3, #1
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f56:	3b01      	subs	r3, #1
 8002f58:	b29a      	uxth	r2, r3
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f62:	b29b      	uxth	r3, r3
 8002f64:	3b01      	subs	r3, #1
 8002f66:	b29a      	uxth	r2, r3
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d1aa      	bne.n	8002eca <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f74:	697a      	ldr	r2, [r7, #20]
 8002f76:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002f78:	68f8      	ldr	r0, [r7, #12]
 8002f7a:	f000 fd43 	bl	8003a04 <I2C_WaitOnBTFFlagUntilTimeout>
 8002f7e:	4603      	mov	r3, r0
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d00d      	beq.n	8002fa0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f88:	2b04      	cmp	r3, #4
 8002f8a:	d107      	bne.n	8002f9c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	681a      	ldr	r2, [r3, #0]
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f9a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002f9c:	2301      	movs	r3, #1
 8002f9e:	e016      	b.n	8002fce <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	681a      	ldr	r2, [r3, #0]
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002fae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	2220      	movs	r2, #32
 8002fb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	2200      	movs	r2, #0
 8002fbc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002fc8:	2300      	movs	r3, #0
 8002fca:	e000      	b.n	8002fce <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002fcc:	2302      	movs	r3, #2
  }
}
 8002fce:	4618      	mov	r0, r3
 8002fd0:	3718      	adds	r7, #24
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	bd80      	pop	{r7, pc}
 8002fd6:	bf00      	nop
 8002fd8:	00100002 	.word	0x00100002
 8002fdc:	ffff0000 	.word	0xffff0000

08002fe0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b08c      	sub	sp, #48	@ 0x30
 8002fe4:	af02      	add	r7, sp, #8
 8002fe6:	60f8      	str	r0, [r7, #12]
 8002fe8:	4608      	mov	r0, r1
 8002fea:	4611      	mov	r1, r2
 8002fec:	461a      	mov	r2, r3
 8002fee:	4603      	mov	r3, r0
 8002ff0:	817b      	strh	r3, [r7, #10]
 8002ff2:	460b      	mov	r3, r1
 8002ff4:	813b      	strh	r3, [r7, #8]
 8002ff6:	4613      	mov	r3, r2
 8002ff8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002ffa:	f7ff faff 	bl	80025fc <HAL_GetTick>
 8002ffe:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003006:	b2db      	uxtb	r3, r3
 8003008:	2b20      	cmp	r3, #32
 800300a:	f040 8214 	bne.w	8003436 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800300e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003010:	9300      	str	r3, [sp, #0]
 8003012:	2319      	movs	r3, #25
 8003014:	2201      	movs	r2, #1
 8003016:	497b      	ldr	r1, [pc, #492]	@ (8003204 <HAL_I2C_Mem_Read+0x224>)
 8003018:	68f8      	ldr	r0, [r7, #12]
 800301a:	f000 fb91 	bl	8003740 <I2C_WaitOnFlagUntilTimeout>
 800301e:	4603      	mov	r3, r0
 8003020:	2b00      	cmp	r3, #0
 8003022:	d001      	beq.n	8003028 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003024:	2302      	movs	r3, #2
 8003026:	e207      	b.n	8003438 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800302e:	2b01      	cmp	r3, #1
 8003030:	d101      	bne.n	8003036 <HAL_I2C_Mem_Read+0x56>
 8003032:	2302      	movs	r3, #2
 8003034:	e200      	b.n	8003438 <HAL_I2C_Mem_Read+0x458>
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	2201      	movs	r2, #1
 800303a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f003 0301 	and.w	r3, r3, #1
 8003048:	2b01      	cmp	r3, #1
 800304a:	d007      	beq.n	800305c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	681a      	ldr	r2, [r3, #0]
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f042 0201 	orr.w	r2, r2, #1
 800305a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	681a      	ldr	r2, [r3, #0]
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800306a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	2222      	movs	r2, #34	@ 0x22
 8003070:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	2240      	movs	r2, #64	@ 0x40
 8003078:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	2200      	movs	r2, #0
 8003080:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003086:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800308c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003092:	b29a      	uxth	r2, r3
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	4a5b      	ldr	r2, [pc, #364]	@ (8003208 <HAL_I2C_Mem_Read+0x228>)
 800309c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800309e:	88f8      	ldrh	r0, [r7, #6]
 80030a0:	893a      	ldrh	r2, [r7, #8]
 80030a2:	8979      	ldrh	r1, [r7, #10]
 80030a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030a6:	9301      	str	r3, [sp, #4]
 80030a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030aa:	9300      	str	r3, [sp, #0]
 80030ac:	4603      	mov	r3, r0
 80030ae:	68f8      	ldr	r0, [r7, #12]
 80030b0:	f000 fa5e 	bl	8003570 <I2C_RequestMemoryRead>
 80030b4:	4603      	mov	r3, r0
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d001      	beq.n	80030be <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80030ba:	2301      	movs	r3, #1
 80030bc:	e1bc      	b.n	8003438 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d113      	bne.n	80030ee <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80030c6:	2300      	movs	r3, #0
 80030c8:	623b      	str	r3, [r7, #32]
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	695b      	ldr	r3, [r3, #20]
 80030d0:	623b      	str	r3, [r7, #32]
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	699b      	ldr	r3, [r3, #24]
 80030d8:	623b      	str	r3, [r7, #32]
 80030da:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	681a      	ldr	r2, [r3, #0]
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80030ea:	601a      	str	r2, [r3, #0]
 80030ec:	e190      	b.n	8003410 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030f2:	2b01      	cmp	r3, #1
 80030f4:	d11b      	bne.n	800312e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	681a      	ldr	r2, [r3, #0]
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003104:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003106:	2300      	movs	r3, #0
 8003108:	61fb      	str	r3, [r7, #28]
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	695b      	ldr	r3, [r3, #20]
 8003110:	61fb      	str	r3, [r7, #28]
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	699b      	ldr	r3, [r3, #24]
 8003118:	61fb      	str	r3, [r7, #28]
 800311a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	681a      	ldr	r2, [r3, #0]
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800312a:	601a      	str	r2, [r3, #0]
 800312c:	e170      	b.n	8003410 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003132:	2b02      	cmp	r3, #2
 8003134:	d11b      	bne.n	800316e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	681a      	ldr	r2, [r3, #0]
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003144:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	681a      	ldr	r2, [r3, #0]
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003154:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003156:	2300      	movs	r3, #0
 8003158:	61bb      	str	r3, [r7, #24]
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	695b      	ldr	r3, [r3, #20]
 8003160:	61bb      	str	r3, [r7, #24]
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	699b      	ldr	r3, [r3, #24]
 8003168:	61bb      	str	r3, [r7, #24]
 800316a:	69bb      	ldr	r3, [r7, #24]
 800316c:	e150      	b.n	8003410 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800316e:	2300      	movs	r3, #0
 8003170:	617b      	str	r3, [r7, #20]
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	695b      	ldr	r3, [r3, #20]
 8003178:	617b      	str	r3, [r7, #20]
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	699b      	ldr	r3, [r3, #24]
 8003180:	617b      	str	r3, [r7, #20]
 8003182:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003184:	e144      	b.n	8003410 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800318a:	2b03      	cmp	r3, #3
 800318c:	f200 80f1 	bhi.w	8003372 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003194:	2b01      	cmp	r3, #1
 8003196:	d123      	bne.n	80031e0 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003198:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800319a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800319c:	68f8      	ldr	r0, [r7, #12]
 800319e:	f000 fc79 	bl	8003a94 <I2C_WaitOnRXNEFlagUntilTimeout>
 80031a2:	4603      	mov	r3, r0
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d001      	beq.n	80031ac <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80031a8:	2301      	movs	r3, #1
 80031aa:	e145      	b.n	8003438 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	691a      	ldr	r2, [r3, #16]
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031b6:	b2d2      	uxtb	r2, r2
 80031b8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031be:	1c5a      	adds	r2, r3, #1
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031c8:	3b01      	subs	r3, #1
 80031ca:	b29a      	uxth	r2, r3
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031d4:	b29b      	uxth	r3, r3
 80031d6:	3b01      	subs	r3, #1
 80031d8:	b29a      	uxth	r2, r3
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80031de:	e117      	b.n	8003410 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031e4:	2b02      	cmp	r3, #2
 80031e6:	d14e      	bne.n	8003286 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80031e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031ea:	9300      	str	r3, [sp, #0]
 80031ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031ee:	2200      	movs	r2, #0
 80031f0:	4906      	ldr	r1, [pc, #24]	@ (800320c <HAL_I2C_Mem_Read+0x22c>)
 80031f2:	68f8      	ldr	r0, [r7, #12]
 80031f4:	f000 faa4 	bl	8003740 <I2C_WaitOnFlagUntilTimeout>
 80031f8:	4603      	mov	r3, r0
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d008      	beq.n	8003210 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80031fe:	2301      	movs	r3, #1
 8003200:	e11a      	b.n	8003438 <HAL_I2C_Mem_Read+0x458>
 8003202:	bf00      	nop
 8003204:	00100002 	.word	0x00100002
 8003208:	ffff0000 	.word	0xffff0000
 800320c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	681a      	ldr	r2, [r3, #0]
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800321e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	691a      	ldr	r2, [r3, #16]
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800322a:	b2d2      	uxtb	r2, r2
 800322c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003232:	1c5a      	adds	r2, r3, #1
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800323c:	3b01      	subs	r3, #1
 800323e:	b29a      	uxth	r2, r3
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003248:	b29b      	uxth	r3, r3
 800324a:	3b01      	subs	r3, #1
 800324c:	b29a      	uxth	r2, r3
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	691a      	ldr	r2, [r3, #16]
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800325c:	b2d2      	uxtb	r2, r2
 800325e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003264:	1c5a      	adds	r2, r3, #1
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800326e:	3b01      	subs	r3, #1
 8003270:	b29a      	uxth	r2, r3
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800327a:	b29b      	uxth	r3, r3
 800327c:	3b01      	subs	r3, #1
 800327e:	b29a      	uxth	r2, r3
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003284:	e0c4      	b.n	8003410 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003288:	9300      	str	r3, [sp, #0]
 800328a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800328c:	2200      	movs	r2, #0
 800328e:	496c      	ldr	r1, [pc, #432]	@ (8003440 <HAL_I2C_Mem_Read+0x460>)
 8003290:	68f8      	ldr	r0, [r7, #12]
 8003292:	f000 fa55 	bl	8003740 <I2C_WaitOnFlagUntilTimeout>
 8003296:	4603      	mov	r3, r0
 8003298:	2b00      	cmp	r3, #0
 800329a:	d001      	beq.n	80032a0 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800329c:	2301      	movs	r3, #1
 800329e:	e0cb      	b.n	8003438 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	681a      	ldr	r2, [r3, #0]
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80032ae:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	691a      	ldr	r2, [r3, #16]
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032ba:	b2d2      	uxtb	r2, r2
 80032bc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032c2:	1c5a      	adds	r2, r3, #1
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032cc:	3b01      	subs	r3, #1
 80032ce:	b29a      	uxth	r2, r3
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032d8:	b29b      	uxth	r3, r3
 80032da:	3b01      	subs	r3, #1
 80032dc:	b29a      	uxth	r2, r3
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80032e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032e4:	9300      	str	r3, [sp, #0]
 80032e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032e8:	2200      	movs	r2, #0
 80032ea:	4955      	ldr	r1, [pc, #340]	@ (8003440 <HAL_I2C_Mem_Read+0x460>)
 80032ec:	68f8      	ldr	r0, [r7, #12]
 80032ee:	f000 fa27 	bl	8003740 <I2C_WaitOnFlagUntilTimeout>
 80032f2:	4603      	mov	r3, r0
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d001      	beq.n	80032fc <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80032f8:	2301      	movs	r3, #1
 80032fa:	e09d      	b.n	8003438 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	681a      	ldr	r2, [r3, #0]
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800330a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	691a      	ldr	r2, [r3, #16]
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003316:	b2d2      	uxtb	r2, r2
 8003318:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800331e:	1c5a      	adds	r2, r3, #1
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003328:	3b01      	subs	r3, #1
 800332a:	b29a      	uxth	r2, r3
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003334:	b29b      	uxth	r3, r3
 8003336:	3b01      	subs	r3, #1
 8003338:	b29a      	uxth	r2, r3
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	691a      	ldr	r2, [r3, #16]
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003348:	b2d2      	uxtb	r2, r2
 800334a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003350:	1c5a      	adds	r2, r3, #1
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800335a:	3b01      	subs	r3, #1
 800335c:	b29a      	uxth	r2, r3
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003366:	b29b      	uxth	r3, r3
 8003368:	3b01      	subs	r3, #1
 800336a:	b29a      	uxth	r2, r3
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003370:	e04e      	b.n	8003410 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003372:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003374:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003376:	68f8      	ldr	r0, [r7, #12]
 8003378:	f000 fb8c 	bl	8003a94 <I2C_WaitOnRXNEFlagUntilTimeout>
 800337c:	4603      	mov	r3, r0
 800337e:	2b00      	cmp	r3, #0
 8003380:	d001      	beq.n	8003386 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003382:	2301      	movs	r3, #1
 8003384:	e058      	b.n	8003438 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	691a      	ldr	r2, [r3, #16]
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003390:	b2d2      	uxtb	r2, r2
 8003392:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003398:	1c5a      	adds	r2, r3, #1
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033a2:	3b01      	subs	r3, #1
 80033a4:	b29a      	uxth	r2, r3
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033ae:	b29b      	uxth	r3, r3
 80033b0:	3b01      	subs	r3, #1
 80033b2:	b29a      	uxth	r2, r3
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	695b      	ldr	r3, [r3, #20]
 80033be:	f003 0304 	and.w	r3, r3, #4
 80033c2:	2b04      	cmp	r3, #4
 80033c4:	d124      	bne.n	8003410 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033ca:	2b03      	cmp	r3, #3
 80033cc:	d107      	bne.n	80033de <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	681a      	ldr	r2, [r3, #0]
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80033dc:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	691a      	ldr	r2, [r3, #16]
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033e8:	b2d2      	uxtb	r2, r2
 80033ea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033f0:	1c5a      	adds	r2, r3, #1
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033fa:	3b01      	subs	r3, #1
 80033fc:	b29a      	uxth	r2, r3
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003406:	b29b      	uxth	r3, r3
 8003408:	3b01      	subs	r3, #1
 800340a:	b29a      	uxth	r2, r3
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003414:	2b00      	cmp	r3, #0
 8003416:	f47f aeb6 	bne.w	8003186 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	2220      	movs	r2, #32
 800341e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	2200      	movs	r2, #0
 8003426:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	2200      	movs	r2, #0
 800342e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003432:	2300      	movs	r3, #0
 8003434:	e000      	b.n	8003438 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8003436:	2302      	movs	r3, #2
  }
}
 8003438:	4618      	mov	r0, r3
 800343a:	3728      	adds	r7, #40	@ 0x28
 800343c:	46bd      	mov	sp, r7
 800343e:	bd80      	pop	{r7, pc}
 8003440:	00010004 	.word	0x00010004

08003444 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	b088      	sub	sp, #32
 8003448:	af02      	add	r7, sp, #8
 800344a:	60f8      	str	r0, [r7, #12]
 800344c:	4608      	mov	r0, r1
 800344e:	4611      	mov	r1, r2
 8003450:	461a      	mov	r2, r3
 8003452:	4603      	mov	r3, r0
 8003454:	817b      	strh	r3, [r7, #10]
 8003456:	460b      	mov	r3, r1
 8003458:	813b      	strh	r3, [r7, #8]
 800345a:	4613      	mov	r3, r2
 800345c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	681a      	ldr	r2, [r3, #0]
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800346c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800346e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003470:	9300      	str	r3, [sp, #0]
 8003472:	6a3b      	ldr	r3, [r7, #32]
 8003474:	2200      	movs	r2, #0
 8003476:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800347a:	68f8      	ldr	r0, [r7, #12]
 800347c:	f000 f960 	bl	8003740 <I2C_WaitOnFlagUntilTimeout>
 8003480:	4603      	mov	r3, r0
 8003482:	2b00      	cmp	r3, #0
 8003484:	d00d      	beq.n	80034a2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003490:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003494:	d103      	bne.n	800349e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800349c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800349e:	2303      	movs	r3, #3
 80034a0:	e05f      	b.n	8003562 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80034a2:	897b      	ldrh	r3, [r7, #10]
 80034a4:	b2db      	uxtb	r3, r3
 80034a6:	461a      	mov	r2, r3
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80034b0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80034b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034b4:	6a3a      	ldr	r2, [r7, #32]
 80034b6:	492d      	ldr	r1, [pc, #180]	@ (800356c <I2C_RequestMemoryWrite+0x128>)
 80034b8:	68f8      	ldr	r0, [r7, #12]
 80034ba:	f000 f9bb 	bl	8003834 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80034be:	4603      	mov	r3, r0
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d001      	beq.n	80034c8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80034c4:	2301      	movs	r3, #1
 80034c6:	e04c      	b.n	8003562 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034c8:	2300      	movs	r3, #0
 80034ca:	617b      	str	r3, [r7, #20]
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	695b      	ldr	r3, [r3, #20]
 80034d2:	617b      	str	r3, [r7, #20]
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	699b      	ldr	r3, [r3, #24]
 80034da:	617b      	str	r3, [r7, #20]
 80034dc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80034de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80034e0:	6a39      	ldr	r1, [r7, #32]
 80034e2:	68f8      	ldr	r0, [r7, #12]
 80034e4:	f000 fa46 	bl	8003974 <I2C_WaitOnTXEFlagUntilTimeout>
 80034e8:	4603      	mov	r3, r0
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d00d      	beq.n	800350a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034f2:	2b04      	cmp	r3, #4
 80034f4:	d107      	bne.n	8003506 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	681a      	ldr	r2, [r3, #0]
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003504:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003506:	2301      	movs	r3, #1
 8003508:	e02b      	b.n	8003562 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800350a:	88fb      	ldrh	r3, [r7, #6]
 800350c:	2b01      	cmp	r3, #1
 800350e:	d105      	bne.n	800351c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003510:	893b      	ldrh	r3, [r7, #8]
 8003512:	b2da      	uxtb	r2, r3
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	611a      	str	r2, [r3, #16]
 800351a:	e021      	b.n	8003560 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800351c:	893b      	ldrh	r3, [r7, #8]
 800351e:	0a1b      	lsrs	r3, r3, #8
 8003520:	b29b      	uxth	r3, r3
 8003522:	b2da      	uxtb	r2, r3
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800352a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800352c:	6a39      	ldr	r1, [r7, #32]
 800352e:	68f8      	ldr	r0, [r7, #12]
 8003530:	f000 fa20 	bl	8003974 <I2C_WaitOnTXEFlagUntilTimeout>
 8003534:	4603      	mov	r3, r0
 8003536:	2b00      	cmp	r3, #0
 8003538:	d00d      	beq.n	8003556 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800353e:	2b04      	cmp	r3, #4
 8003540:	d107      	bne.n	8003552 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	681a      	ldr	r2, [r3, #0]
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003550:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003552:	2301      	movs	r3, #1
 8003554:	e005      	b.n	8003562 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003556:	893b      	ldrh	r3, [r7, #8]
 8003558:	b2da      	uxtb	r2, r3
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003560:	2300      	movs	r3, #0
}
 8003562:	4618      	mov	r0, r3
 8003564:	3718      	adds	r7, #24
 8003566:	46bd      	mov	sp, r7
 8003568:	bd80      	pop	{r7, pc}
 800356a:	bf00      	nop
 800356c:	00010002 	.word	0x00010002

08003570 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b088      	sub	sp, #32
 8003574:	af02      	add	r7, sp, #8
 8003576:	60f8      	str	r0, [r7, #12]
 8003578:	4608      	mov	r0, r1
 800357a:	4611      	mov	r1, r2
 800357c:	461a      	mov	r2, r3
 800357e:	4603      	mov	r3, r0
 8003580:	817b      	strh	r3, [r7, #10]
 8003582:	460b      	mov	r3, r1
 8003584:	813b      	strh	r3, [r7, #8]
 8003586:	4613      	mov	r3, r2
 8003588:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	681a      	ldr	r2, [r3, #0]
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003598:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	681a      	ldr	r2, [r3, #0]
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80035a8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80035aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035ac:	9300      	str	r3, [sp, #0]
 80035ae:	6a3b      	ldr	r3, [r7, #32]
 80035b0:	2200      	movs	r2, #0
 80035b2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80035b6:	68f8      	ldr	r0, [r7, #12]
 80035b8:	f000 f8c2 	bl	8003740 <I2C_WaitOnFlagUntilTimeout>
 80035bc:	4603      	mov	r3, r0
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d00d      	beq.n	80035de <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80035d0:	d103      	bne.n	80035da <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80035d8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80035da:	2303      	movs	r3, #3
 80035dc:	e0aa      	b.n	8003734 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80035de:	897b      	ldrh	r3, [r7, #10]
 80035e0:	b2db      	uxtb	r3, r3
 80035e2:	461a      	mov	r2, r3
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80035ec:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80035ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035f0:	6a3a      	ldr	r2, [r7, #32]
 80035f2:	4952      	ldr	r1, [pc, #328]	@ (800373c <I2C_RequestMemoryRead+0x1cc>)
 80035f4:	68f8      	ldr	r0, [r7, #12]
 80035f6:	f000 f91d 	bl	8003834 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80035fa:	4603      	mov	r3, r0
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d001      	beq.n	8003604 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003600:	2301      	movs	r3, #1
 8003602:	e097      	b.n	8003734 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003604:	2300      	movs	r3, #0
 8003606:	617b      	str	r3, [r7, #20]
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	695b      	ldr	r3, [r3, #20]
 800360e:	617b      	str	r3, [r7, #20]
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	699b      	ldr	r3, [r3, #24]
 8003616:	617b      	str	r3, [r7, #20]
 8003618:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800361a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800361c:	6a39      	ldr	r1, [r7, #32]
 800361e:	68f8      	ldr	r0, [r7, #12]
 8003620:	f000 f9a8 	bl	8003974 <I2C_WaitOnTXEFlagUntilTimeout>
 8003624:	4603      	mov	r3, r0
 8003626:	2b00      	cmp	r3, #0
 8003628:	d00d      	beq.n	8003646 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800362e:	2b04      	cmp	r3, #4
 8003630:	d107      	bne.n	8003642 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	681a      	ldr	r2, [r3, #0]
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003640:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003642:	2301      	movs	r3, #1
 8003644:	e076      	b.n	8003734 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003646:	88fb      	ldrh	r3, [r7, #6]
 8003648:	2b01      	cmp	r3, #1
 800364a:	d105      	bne.n	8003658 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800364c:	893b      	ldrh	r3, [r7, #8]
 800364e:	b2da      	uxtb	r2, r3
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	611a      	str	r2, [r3, #16]
 8003656:	e021      	b.n	800369c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003658:	893b      	ldrh	r3, [r7, #8]
 800365a:	0a1b      	lsrs	r3, r3, #8
 800365c:	b29b      	uxth	r3, r3
 800365e:	b2da      	uxtb	r2, r3
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003666:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003668:	6a39      	ldr	r1, [r7, #32]
 800366a:	68f8      	ldr	r0, [r7, #12]
 800366c:	f000 f982 	bl	8003974 <I2C_WaitOnTXEFlagUntilTimeout>
 8003670:	4603      	mov	r3, r0
 8003672:	2b00      	cmp	r3, #0
 8003674:	d00d      	beq.n	8003692 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800367a:	2b04      	cmp	r3, #4
 800367c:	d107      	bne.n	800368e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	681a      	ldr	r2, [r3, #0]
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800368c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800368e:	2301      	movs	r3, #1
 8003690:	e050      	b.n	8003734 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003692:	893b      	ldrh	r3, [r7, #8]
 8003694:	b2da      	uxtb	r2, r3
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800369c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800369e:	6a39      	ldr	r1, [r7, #32]
 80036a0:	68f8      	ldr	r0, [r7, #12]
 80036a2:	f000 f967 	bl	8003974 <I2C_WaitOnTXEFlagUntilTimeout>
 80036a6:	4603      	mov	r3, r0
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d00d      	beq.n	80036c8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036b0:	2b04      	cmp	r3, #4
 80036b2:	d107      	bne.n	80036c4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	681a      	ldr	r2, [r3, #0]
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036c2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80036c4:	2301      	movs	r3, #1
 80036c6:	e035      	b.n	8003734 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	681a      	ldr	r2, [r3, #0]
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80036d6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80036d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036da:	9300      	str	r3, [sp, #0]
 80036dc:	6a3b      	ldr	r3, [r7, #32]
 80036de:	2200      	movs	r2, #0
 80036e0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80036e4:	68f8      	ldr	r0, [r7, #12]
 80036e6:	f000 f82b 	bl	8003740 <I2C_WaitOnFlagUntilTimeout>
 80036ea:	4603      	mov	r3, r0
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d00d      	beq.n	800370c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80036fe:	d103      	bne.n	8003708 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003706:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003708:	2303      	movs	r3, #3
 800370a:	e013      	b.n	8003734 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800370c:	897b      	ldrh	r3, [r7, #10]
 800370e:	b2db      	uxtb	r3, r3
 8003710:	f043 0301 	orr.w	r3, r3, #1
 8003714:	b2da      	uxtb	r2, r3
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800371c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800371e:	6a3a      	ldr	r2, [r7, #32]
 8003720:	4906      	ldr	r1, [pc, #24]	@ (800373c <I2C_RequestMemoryRead+0x1cc>)
 8003722:	68f8      	ldr	r0, [r7, #12]
 8003724:	f000 f886 	bl	8003834 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003728:	4603      	mov	r3, r0
 800372a:	2b00      	cmp	r3, #0
 800372c:	d001      	beq.n	8003732 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800372e:	2301      	movs	r3, #1
 8003730:	e000      	b.n	8003734 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003732:	2300      	movs	r3, #0
}
 8003734:	4618      	mov	r0, r3
 8003736:	3718      	adds	r7, #24
 8003738:	46bd      	mov	sp, r7
 800373a:	bd80      	pop	{r7, pc}
 800373c:	00010002 	.word	0x00010002

08003740 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b084      	sub	sp, #16
 8003744:	af00      	add	r7, sp, #0
 8003746:	60f8      	str	r0, [r7, #12]
 8003748:	60b9      	str	r1, [r7, #8]
 800374a:	603b      	str	r3, [r7, #0]
 800374c:	4613      	mov	r3, r2
 800374e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003750:	e048      	b.n	80037e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003758:	d044      	beq.n	80037e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800375a:	f7fe ff4f 	bl	80025fc <HAL_GetTick>
 800375e:	4602      	mov	r2, r0
 8003760:	69bb      	ldr	r3, [r7, #24]
 8003762:	1ad3      	subs	r3, r2, r3
 8003764:	683a      	ldr	r2, [r7, #0]
 8003766:	429a      	cmp	r2, r3
 8003768:	d302      	bcc.n	8003770 <I2C_WaitOnFlagUntilTimeout+0x30>
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	2b00      	cmp	r3, #0
 800376e:	d139      	bne.n	80037e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003770:	68bb      	ldr	r3, [r7, #8]
 8003772:	0c1b      	lsrs	r3, r3, #16
 8003774:	b2db      	uxtb	r3, r3
 8003776:	2b01      	cmp	r3, #1
 8003778:	d10d      	bne.n	8003796 <I2C_WaitOnFlagUntilTimeout+0x56>
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	695b      	ldr	r3, [r3, #20]
 8003780:	43da      	mvns	r2, r3
 8003782:	68bb      	ldr	r3, [r7, #8]
 8003784:	4013      	ands	r3, r2
 8003786:	b29b      	uxth	r3, r3
 8003788:	2b00      	cmp	r3, #0
 800378a:	bf0c      	ite	eq
 800378c:	2301      	moveq	r3, #1
 800378e:	2300      	movne	r3, #0
 8003790:	b2db      	uxtb	r3, r3
 8003792:	461a      	mov	r2, r3
 8003794:	e00c      	b.n	80037b0 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	699b      	ldr	r3, [r3, #24]
 800379c:	43da      	mvns	r2, r3
 800379e:	68bb      	ldr	r3, [r7, #8]
 80037a0:	4013      	ands	r3, r2
 80037a2:	b29b      	uxth	r3, r3
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	bf0c      	ite	eq
 80037a8:	2301      	moveq	r3, #1
 80037aa:	2300      	movne	r3, #0
 80037ac:	b2db      	uxtb	r3, r3
 80037ae:	461a      	mov	r2, r3
 80037b0:	79fb      	ldrb	r3, [r7, #7]
 80037b2:	429a      	cmp	r2, r3
 80037b4:	d116      	bne.n	80037e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	2200      	movs	r2, #0
 80037ba:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	2220      	movs	r2, #32
 80037c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	2200      	movs	r2, #0
 80037c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037d0:	f043 0220 	orr.w	r2, r3, #32
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	2200      	movs	r2, #0
 80037dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80037e0:	2301      	movs	r3, #1
 80037e2:	e023      	b.n	800382c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80037e4:	68bb      	ldr	r3, [r7, #8]
 80037e6:	0c1b      	lsrs	r3, r3, #16
 80037e8:	b2db      	uxtb	r3, r3
 80037ea:	2b01      	cmp	r3, #1
 80037ec:	d10d      	bne.n	800380a <I2C_WaitOnFlagUntilTimeout+0xca>
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	695b      	ldr	r3, [r3, #20]
 80037f4:	43da      	mvns	r2, r3
 80037f6:	68bb      	ldr	r3, [r7, #8]
 80037f8:	4013      	ands	r3, r2
 80037fa:	b29b      	uxth	r3, r3
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	bf0c      	ite	eq
 8003800:	2301      	moveq	r3, #1
 8003802:	2300      	movne	r3, #0
 8003804:	b2db      	uxtb	r3, r3
 8003806:	461a      	mov	r2, r3
 8003808:	e00c      	b.n	8003824 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	699b      	ldr	r3, [r3, #24]
 8003810:	43da      	mvns	r2, r3
 8003812:	68bb      	ldr	r3, [r7, #8]
 8003814:	4013      	ands	r3, r2
 8003816:	b29b      	uxth	r3, r3
 8003818:	2b00      	cmp	r3, #0
 800381a:	bf0c      	ite	eq
 800381c:	2301      	moveq	r3, #1
 800381e:	2300      	movne	r3, #0
 8003820:	b2db      	uxtb	r3, r3
 8003822:	461a      	mov	r2, r3
 8003824:	79fb      	ldrb	r3, [r7, #7]
 8003826:	429a      	cmp	r2, r3
 8003828:	d093      	beq.n	8003752 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800382a:	2300      	movs	r3, #0
}
 800382c:	4618      	mov	r0, r3
 800382e:	3710      	adds	r7, #16
 8003830:	46bd      	mov	sp, r7
 8003832:	bd80      	pop	{r7, pc}

08003834 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b084      	sub	sp, #16
 8003838:	af00      	add	r7, sp, #0
 800383a:	60f8      	str	r0, [r7, #12]
 800383c:	60b9      	str	r1, [r7, #8]
 800383e:	607a      	str	r2, [r7, #4]
 8003840:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003842:	e071      	b.n	8003928 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	695b      	ldr	r3, [r3, #20]
 800384a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800384e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003852:	d123      	bne.n	800389c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	681a      	ldr	r2, [r3, #0]
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003862:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800386c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	2200      	movs	r2, #0
 8003872:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	2220      	movs	r2, #32
 8003878:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	2200      	movs	r2, #0
 8003880:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003888:	f043 0204 	orr.w	r2, r3, #4
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	2200      	movs	r2, #0
 8003894:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003898:	2301      	movs	r3, #1
 800389a:	e067      	b.n	800396c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038a2:	d041      	beq.n	8003928 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038a4:	f7fe feaa 	bl	80025fc <HAL_GetTick>
 80038a8:	4602      	mov	r2, r0
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	1ad3      	subs	r3, r2, r3
 80038ae:	687a      	ldr	r2, [r7, #4]
 80038b0:	429a      	cmp	r2, r3
 80038b2:	d302      	bcc.n	80038ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d136      	bne.n	8003928 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80038ba:	68bb      	ldr	r3, [r7, #8]
 80038bc:	0c1b      	lsrs	r3, r3, #16
 80038be:	b2db      	uxtb	r3, r3
 80038c0:	2b01      	cmp	r3, #1
 80038c2:	d10c      	bne.n	80038de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	695b      	ldr	r3, [r3, #20]
 80038ca:	43da      	mvns	r2, r3
 80038cc:	68bb      	ldr	r3, [r7, #8]
 80038ce:	4013      	ands	r3, r2
 80038d0:	b29b      	uxth	r3, r3
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	bf14      	ite	ne
 80038d6:	2301      	movne	r3, #1
 80038d8:	2300      	moveq	r3, #0
 80038da:	b2db      	uxtb	r3, r3
 80038dc:	e00b      	b.n	80038f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	699b      	ldr	r3, [r3, #24]
 80038e4:	43da      	mvns	r2, r3
 80038e6:	68bb      	ldr	r3, [r7, #8]
 80038e8:	4013      	ands	r3, r2
 80038ea:	b29b      	uxth	r3, r3
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	bf14      	ite	ne
 80038f0:	2301      	movne	r3, #1
 80038f2:	2300      	moveq	r3, #0
 80038f4:	b2db      	uxtb	r3, r3
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d016      	beq.n	8003928 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	2200      	movs	r2, #0
 80038fe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	2220      	movs	r2, #32
 8003904:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	2200      	movs	r2, #0
 800390c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003914:	f043 0220 	orr.w	r2, r3, #32
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	2200      	movs	r2, #0
 8003920:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003924:	2301      	movs	r3, #1
 8003926:	e021      	b.n	800396c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003928:	68bb      	ldr	r3, [r7, #8]
 800392a:	0c1b      	lsrs	r3, r3, #16
 800392c:	b2db      	uxtb	r3, r3
 800392e:	2b01      	cmp	r3, #1
 8003930:	d10c      	bne.n	800394c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	695b      	ldr	r3, [r3, #20]
 8003938:	43da      	mvns	r2, r3
 800393a:	68bb      	ldr	r3, [r7, #8]
 800393c:	4013      	ands	r3, r2
 800393e:	b29b      	uxth	r3, r3
 8003940:	2b00      	cmp	r3, #0
 8003942:	bf14      	ite	ne
 8003944:	2301      	movne	r3, #1
 8003946:	2300      	moveq	r3, #0
 8003948:	b2db      	uxtb	r3, r3
 800394a:	e00b      	b.n	8003964 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	699b      	ldr	r3, [r3, #24]
 8003952:	43da      	mvns	r2, r3
 8003954:	68bb      	ldr	r3, [r7, #8]
 8003956:	4013      	ands	r3, r2
 8003958:	b29b      	uxth	r3, r3
 800395a:	2b00      	cmp	r3, #0
 800395c:	bf14      	ite	ne
 800395e:	2301      	movne	r3, #1
 8003960:	2300      	moveq	r3, #0
 8003962:	b2db      	uxtb	r3, r3
 8003964:	2b00      	cmp	r3, #0
 8003966:	f47f af6d 	bne.w	8003844 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800396a:	2300      	movs	r3, #0
}
 800396c:	4618      	mov	r0, r3
 800396e:	3710      	adds	r7, #16
 8003970:	46bd      	mov	sp, r7
 8003972:	bd80      	pop	{r7, pc}

08003974 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b084      	sub	sp, #16
 8003978:	af00      	add	r7, sp, #0
 800397a:	60f8      	str	r0, [r7, #12]
 800397c:	60b9      	str	r1, [r7, #8]
 800397e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003980:	e034      	b.n	80039ec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003982:	68f8      	ldr	r0, [r7, #12]
 8003984:	f000 f8e3 	bl	8003b4e <I2C_IsAcknowledgeFailed>
 8003988:	4603      	mov	r3, r0
 800398a:	2b00      	cmp	r3, #0
 800398c:	d001      	beq.n	8003992 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800398e:	2301      	movs	r3, #1
 8003990:	e034      	b.n	80039fc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003992:	68bb      	ldr	r3, [r7, #8]
 8003994:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003998:	d028      	beq.n	80039ec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800399a:	f7fe fe2f 	bl	80025fc <HAL_GetTick>
 800399e:	4602      	mov	r2, r0
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	1ad3      	subs	r3, r2, r3
 80039a4:	68ba      	ldr	r2, [r7, #8]
 80039a6:	429a      	cmp	r2, r3
 80039a8:	d302      	bcc.n	80039b0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80039aa:	68bb      	ldr	r3, [r7, #8]
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d11d      	bne.n	80039ec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	695b      	ldr	r3, [r3, #20]
 80039b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039ba:	2b80      	cmp	r3, #128	@ 0x80
 80039bc:	d016      	beq.n	80039ec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	2200      	movs	r2, #0
 80039c2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	2220      	movs	r2, #32
 80039c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	2200      	movs	r2, #0
 80039d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039d8:	f043 0220 	orr.w	r2, r3, #32
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	2200      	movs	r2, #0
 80039e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80039e8:	2301      	movs	r3, #1
 80039ea:	e007      	b.n	80039fc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	695b      	ldr	r3, [r3, #20]
 80039f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039f6:	2b80      	cmp	r3, #128	@ 0x80
 80039f8:	d1c3      	bne.n	8003982 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80039fa:	2300      	movs	r3, #0
}
 80039fc:	4618      	mov	r0, r3
 80039fe:	3710      	adds	r7, #16
 8003a00:	46bd      	mov	sp, r7
 8003a02:	bd80      	pop	{r7, pc}

08003a04 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b084      	sub	sp, #16
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	60f8      	str	r0, [r7, #12]
 8003a0c:	60b9      	str	r1, [r7, #8]
 8003a0e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003a10:	e034      	b.n	8003a7c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003a12:	68f8      	ldr	r0, [r7, #12]
 8003a14:	f000 f89b 	bl	8003b4e <I2C_IsAcknowledgeFailed>
 8003a18:	4603      	mov	r3, r0
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d001      	beq.n	8003a22 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003a1e:	2301      	movs	r3, #1
 8003a20:	e034      	b.n	8003a8c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a22:	68bb      	ldr	r3, [r7, #8]
 8003a24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a28:	d028      	beq.n	8003a7c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a2a:	f7fe fde7 	bl	80025fc <HAL_GetTick>
 8003a2e:	4602      	mov	r2, r0
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	1ad3      	subs	r3, r2, r3
 8003a34:	68ba      	ldr	r2, [r7, #8]
 8003a36:	429a      	cmp	r2, r3
 8003a38:	d302      	bcc.n	8003a40 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003a3a:	68bb      	ldr	r3, [r7, #8]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d11d      	bne.n	8003a7c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	695b      	ldr	r3, [r3, #20]
 8003a46:	f003 0304 	and.w	r3, r3, #4
 8003a4a:	2b04      	cmp	r3, #4
 8003a4c:	d016      	beq.n	8003a7c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	2200      	movs	r2, #0
 8003a52:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	2220      	movs	r2, #32
 8003a58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	2200      	movs	r2, #0
 8003a60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a68:	f043 0220 	orr.w	r2, r3, #32
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	2200      	movs	r2, #0
 8003a74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003a78:	2301      	movs	r3, #1
 8003a7a:	e007      	b.n	8003a8c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	695b      	ldr	r3, [r3, #20]
 8003a82:	f003 0304 	and.w	r3, r3, #4
 8003a86:	2b04      	cmp	r3, #4
 8003a88:	d1c3      	bne.n	8003a12 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003a8a:	2300      	movs	r3, #0
}
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	3710      	adds	r7, #16
 8003a90:	46bd      	mov	sp, r7
 8003a92:	bd80      	pop	{r7, pc}

08003a94 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b084      	sub	sp, #16
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	60f8      	str	r0, [r7, #12]
 8003a9c:	60b9      	str	r1, [r7, #8]
 8003a9e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003aa0:	e049      	b.n	8003b36 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	695b      	ldr	r3, [r3, #20]
 8003aa8:	f003 0310 	and.w	r3, r3, #16
 8003aac:	2b10      	cmp	r3, #16
 8003aae:	d119      	bne.n	8003ae4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f06f 0210 	mvn.w	r2, #16
 8003ab8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	2200      	movs	r2, #0
 8003abe:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	2220      	movs	r2, #32
 8003ac4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	2200      	movs	r2, #0
 8003acc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	2200      	movs	r2, #0
 8003adc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003ae0:	2301      	movs	r3, #1
 8003ae2:	e030      	b.n	8003b46 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ae4:	f7fe fd8a 	bl	80025fc <HAL_GetTick>
 8003ae8:	4602      	mov	r2, r0
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	1ad3      	subs	r3, r2, r3
 8003aee:	68ba      	ldr	r2, [r7, #8]
 8003af0:	429a      	cmp	r2, r3
 8003af2:	d302      	bcc.n	8003afa <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003af4:	68bb      	ldr	r3, [r7, #8]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d11d      	bne.n	8003b36 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	695b      	ldr	r3, [r3, #20]
 8003b00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b04:	2b40      	cmp	r3, #64	@ 0x40
 8003b06:	d016      	beq.n	8003b36 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	2220      	movs	r2, #32
 8003b12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	2200      	movs	r2, #0
 8003b1a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b22:	f043 0220 	orr.w	r2, r3, #32
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003b32:	2301      	movs	r3, #1
 8003b34:	e007      	b.n	8003b46 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	695b      	ldr	r3, [r3, #20]
 8003b3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b40:	2b40      	cmp	r3, #64	@ 0x40
 8003b42:	d1ae      	bne.n	8003aa2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003b44:	2300      	movs	r3, #0
}
 8003b46:	4618      	mov	r0, r3
 8003b48:	3710      	adds	r7, #16
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}

08003b4e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003b4e:	b480      	push	{r7}
 8003b50:	b083      	sub	sp, #12
 8003b52:	af00      	add	r7, sp, #0
 8003b54:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	695b      	ldr	r3, [r3, #20]
 8003b5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b60:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b64:	d11b      	bne.n	8003b9e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003b6e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2200      	movs	r2, #0
 8003b74:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	2220      	movs	r2, #32
 8003b7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	2200      	movs	r2, #0
 8003b82:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b8a:	f043 0204 	orr.w	r2, r3, #4
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2200      	movs	r2, #0
 8003b96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	e000      	b.n	8003ba0 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003b9e:	2300      	movs	r3, #0
}
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	370c      	adds	r7, #12
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003baa:	4770      	bx	lr

08003bac <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b086      	sub	sp, #24
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d101      	bne.n	8003bbe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003bba:	2301      	movs	r3, #1
 8003bbc:	e267      	b.n	800408e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f003 0301 	and.w	r3, r3, #1
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d075      	beq.n	8003cb6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003bca:	4b88      	ldr	r3, [pc, #544]	@ (8003dec <HAL_RCC_OscConfig+0x240>)
 8003bcc:	689b      	ldr	r3, [r3, #8]
 8003bce:	f003 030c 	and.w	r3, r3, #12
 8003bd2:	2b04      	cmp	r3, #4
 8003bd4:	d00c      	beq.n	8003bf0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003bd6:	4b85      	ldr	r3, [pc, #532]	@ (8003dec <HAL_RCC_OscConfig+0x240>)
 8003bd8:	689b      	ldr	r3, [r3, #8]
 8003bda:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003bde:	2b08      	cmp	r3, #8
 8003be0:	d112      	bne.n	8003c08 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003be2:	4b82      	ldr	r3, [pc, #520]	@ (8003dec <HAL_RCC_OscConfig+0x240>)
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003bea:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003bee:	d10b      	bne.n	8003c08 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bf0:	4b7e      	ldr	r3, [pc, #504]	@ (8003dec <HAL_RCC_OscConfig+0x240>)
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d05b      	beq.n	8003cb4 <HAL_RCC_OscConfig+0x108>
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d157      	bne.n	8003cb4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003c04:	2301      	movs	r3, #1
 8003c06:	e242      	b.n	800408e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	685b      	ldr	r3, [r3, #4]
 8003c0c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c10:	d106      	bne.n	8003c20 <HAL_RCC_OscConfig+0x74>
 8003c12:	4b76      	ldr	r3, [pc, #472]	@ (8003dec <HAL_RCC_OscConfig+0x240>)
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	4a75      	ldr	r2, [pc, #468]	@ (8003dec <HAL_RCC_OscConfig+0x240>)
 8003c18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c1c:	6013      	str	r3, [r2, #0]
 8003c1e:	e01d      	b.n	8003c5c <HAL_RCC_OscConfig+0xb0>
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	685b      	ldr	r3, [r3, #4]
 8003c24:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003c28:	d10c      	bne.n	8003c44 <HAL_RCC_OscConfig+0x98>
 8003c2a:	4b70      	ldr	r3, [pc, #448]	@ (8003dec <HAL_RCC_OscConfig+0x240>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	4a6f      	ldr	r2, [pc, #444]	@ (8003dec <HAL_RCC_OscConfig+0x240>)
 8003c30:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003c34:	6013      	str	r3, [r2, #0]
 8003c36:	4b6d      	ldr	r3, [pc, #436]	@ (8003dec <HAL_RCC_OscConfig+0x240>)
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	4a6c      	ldr	r2, [pc, #432]	@ (8003dec <HAL_RCC_OscConfig+0x240>)
 8003c3c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c40:	6013      	str	r3, [r2, #0]
 8003c42:	e00b      	b.n	8003c5c <HAL_RCC_OscConfig+0xb0>
 8003c44:	4b69      	ldr	r3, [pc, #420]	@ (8003dec <HAL_RCC_OscConfig+0x240>)
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	4a68      	ldr	r2, [pc, #416]	@ (8003dec <HAL_RCC_OscConfig+0x240>)
 8003c4a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c4e:	6013      	str	r3, [r2, #0]
 8003c50:	4b66      	ldr	r3, [pc, #408]	@ (8003dec <HAL_RCC_OscConfig+0x240>)
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	4a65      	ldr	r2, [pc, #404]	@ (8003dec <HAL_RCC_OscConfig+0x240>)
 8003c56:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003c5a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	685b      	ldr	r3, [r3, #4]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d013      	beq.n	8003c8c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c64:	f7fe fcca 	bl	80025fc <HAL_GetTick>
 8003c68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c6a:	e008      	b.n	8003c7e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c6c:	f7fe fcc6 	bl	80025fc <HAL_GetTick>
 8003c70:	4602      	mov	r2, r0
 8003c72:	693b      	ldr	r3, [r7, #16]
 8003c74:	1ad3      	subs	r3, r2, r3
 8003c76:	2b64      	cmp	r3, #100	@ 0x64
 8003c78:	d901      	bls.n	8003c7e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003c7a:	2303      	movs	r3, #3
 8003c7c:	e207      	b.n	800408e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c7e:	4b5b      	ldr	r3, [pc, #364]	@ (8003dec <HAL_RCC_OscConfig+0x240>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d0f0      	beq.n	8003c6c <HAL_RCC_OscConfig+0xc0>
 8003c8a:	e014      	b.n	8003cb6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c8c:	f7fe fcb6 	bl	80025fc <HAL_GetTick>
 8003c90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c92:	e008      	b.n	8003ca6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c94:	f7fe fcb2 	bl	80025fc <HAL_GetTick>
 8003c98:	4602      	mov	r2, r0
 8003c9a:	693b      	ldr	r3, [r7, #16]
 8003c9c:	1ad3      	subs	r3, r2, r3
 8003c9e:	2b64      	cmp	r3, #100	@ 0x64
 8003ca0:	d901      	bls.n	8003ca6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003ca2:	2303      	movs	r3, #3
 8003ca4:	e1f3      	b.n	800408e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ca6:	4b51      	ldr	r3, [pc, #324]	@ (8003dec <HAL_RCC_OscConfig+0x240>)
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d1f0      	bne.n	8003c94 <HAL_RCC_OscConfig+0xe8>
 8003cb2:	e000      	b.n	8003cb6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cb4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f003 0302 	and.w	r3, r3, #2
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d063      	beq.n	8003d8a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003cc2:	4b4a      	ldr	r3, [pc, #296]	@ (8003dec <HAL_RCC_OscConfig+0x240>)
 8003cc4:	689b      	ldr	r3, [r3, #8]
 8003cc6:	f003 030c 	and.w	r3, r3, #12
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d00b      	beq.n	8003ce6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003cce:	4b47      	ldr	r3, [pc, #284]	@ (8003dec <HAL_RCC_OscConfig+0x240>)
 8003cd0:	689b      	ldr	r3, [r3, #8]
 8003cd2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003cd6:	2b08      	cmp	r3, #8
 8003cd8:	d11c      	bne.n	8003d14 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003cda:	4b44      	ldr	r3, [pc, #272]	@ (8003dec <HAL_RCC_OscConfig+0x240>)
 8003cdc:	685b      	ldr	r3, [r3, #4]
 8003cde:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d116      	bne.n	8003d14 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ce6:	4b41      	ldr	r3, [pc, #260]	@ (8003dec <HAL_RCC_OscConfig+0x240>)
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f003 0302 	and.w	r3, r3, #2
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d005      	beq.n	8003cfe <HAL_RCC_OscConfig+0x152>
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	68db      	ldr	r3, [r3, #12]
 8003cf6:	2b01      	cmp	r3, #1
 8003cf8:	d001      	beq.n	8003cfe <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	e1c7      	b.n	800408e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cfe:	4b3b      	ldr	r3, [pc, #236]	@ (8003dec <HAL_RCC_OscConfig+0x240>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	691b      	ldr	r3, [r3, #16]
 8003d0a:	00db      	lsls	r3, r3, #3
 8003d0c:	4937      	ldr	r1, [pc, #220]	@ (8003dec <HAL_RCC_OscConfig+0x240>)
 8003d0e:	4313      	orrs	r3, r2
 8003d10:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d12:	e03a      	b.n	8003d8a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	68db      	ldr	r3, [r3, #12]
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d020      	beq.n	8003d5e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d1c:	4b34      	ldr	r3, [pc, #208]	@ (8003df0 <HAL_RCC_OscConfig+0x244>)
 8003d1e:	2201      	movs	r2, #1
 8003d20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d22:	f7fe fc6b 	bl	80025fc <HAL_GetTick>
 8003d26:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d28:	e008      	b.n	8003d3c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d2a:	f7fe fc67 	bl	80025fc <HAL_GetTick>
 8003d2e:	4602      	mov	r2, r0
 8003d30:	693b      	ldr	r3, [r7, #16]
 8003d32:	1ad3      	subs	r3, r2, r3
 8003d34:	2b02      	cmp	r3, #2
 8003d36:	d901      	bls.n	8003d3c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003d38:	2303      	movs	r3, #3
 8003d3a:	e1a8      	b.n	800408e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d3c:	4b2b      	ldr	r3, [pc, #172]	@ (8003dec <HAL_RCC_OscConfig+0x240>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f003 0302 	and.w	r3, r3, #2
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d0f0      	beq.n	8003d2a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d48:	4b28      	ldr	r3, [pc, #160]	@ (8003dec <HAL_RCC_OscConfig+0x240>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	691b      	ldr	r3, [r3, #16]
 8003d54:	00db      	lsls	r3, r3, #3
 8003d56:	4925      	ldr	r1, [pc, #148]	@ (8003dec <HAL_RCC_OscConfig+0x240>)
 8003d58:	4313      	orrs	r3, r2
 8003d5a:	600b      	str	r3, [r1, #0]
 8003d5c:	e015      	b.n	8003d8a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d5e:	4b24      	ldr	r3, [pc, #144]	@ (8003df0 <HAL_RCC_OscConfig+0x244>)
 8003d60:	2200      	movs	r2, #0
 8003d62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d64:	f7fe fc4a 	bl	80025fc <HAL_GetTick>
 8003d68:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d6a:	e008      	b.n	8003d7e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d6c:	f7fe fc46 	bl	80025fc <HAL_GetTick>
 8003d70:	4602      	mov	r2, r0
 8003d72:	693b      	ldr	r3, [r7, #16]
 8003d74:	1ad3      	subs	r3, r2, r3
 8003d76:	2b02      	cmp	r3, #2
 8003d78:	d901      	bls.n	8003d7e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003d7a:	2303      	movs	r3, #3
 8003d7c:	e187      	b.n	800408e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d7e:	4b1b      	ldr	r3, [pc, #108]	@ (8003dec <HAL_RCC_OscConfig+0x240>)
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f003 0302 	and.w	r3, r3, #2
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d1f0      	bne.n	8003d6c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f003 0308 	and.w	r3, r3, #8
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d036      	beq.n	8003e04 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	695b      	ldr	r3, [r3, #20]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d016      	beq.n	8003dcc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d9e:	4b15      	ldr	r3, [pc, #84]	@ (8003df4 <HAL_RCC_OscConfig+0x248>)
 8003da0:	2201      	movs	r2, #1
 8003da2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003da4:	f7fe fc2a 	bl	80025fc <HAL_GetTick>
 8003da8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003daa:	e008      	b.n	8003dbe <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003dac:	f7fe fc26 	bl	80025fc <HAL_GetTick>
 8003db0:	4602      	mov	r2, r0
 8003db2:	693b      	ldr	r3, [r7, #16]
 8003db4:	1ad3      	subs	r3, r2, r3
 8003db6:	2b02      	cmp	r3, #2
 8003db8:	d901      	bls.n	8003dbe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003dba:	2303      	movs	r3, #3
 8003dbc:	e167      	b.n	800408e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003dbe:	4b0b      	ldr	r3, [pc, #44]	@ (8003dec <HAL_RCC_OscConfig+0x240>)
 8003dc0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003dc2:	f003 0302 	and.w	r3, r3, #2
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d0f0      	beq.n	8003dac <HAL_RCC_OscConfig+0x200>
 8003dca:	e01b      	b.n	8003e04 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003dcc:	4b09      	ldr	r3, [pc, #36]	@ (8003df4 <HAL_RCC_OscConfig+0x248>)
 8003dce:	2200      	movs	r2, #0
 8003dd0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003dd2:	f7fe fc13 	bl	80025fc <HAL_GetTick>
 8003dd6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003dd8:	e00e      	b.n	8003df8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003dda:	f7fe fc0f 	bl	80025fc <HAL_GetTick>
 8003dde:	4602      	mov	r2, r0
 8003de0:	693b      	ldr	r3, [r7, #16]
 8003de2:	1ad3      	subs	r3, r2, r3
 8003de4:	2b02      	cmp	r3, #2
 8003de6:	d907      	bls.n	8003df8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003de8:	2303      	movs	r3, #3
 8003dea:	e150      	b.n	800408e <HAL_RCC_OscConfig+0x4e2>
 8003dec:	40023800 	.word	0x40023800
 8003df0:	42470000 	.word	0x42470000
 8003df4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003df8:	4b88      	ldr	r3, [pc, #544]	@ (800401c <HAL_RCC_OscConfig+0x470>)
 8003dfa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003dfc:	f003 0302 	and.w	r3, r3, #2
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d1ea      	bne.n	8003dda <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f003 0304 	and.w	r3, r3, #4
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	f000 8097 	beq.w	8003f40 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e12:	2300      	movs	r3, #0
 8003e14:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e16:	4b81      	ldr	r3, [pc, #516]	@ (800401c <HAL_RCC_OscConfig+0x470>)
 8003e18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d10f      	bne.n	8003e42 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e22:	2300      	movs	r3, #0
 8003e24:	60bb      	str	r3, [r7, #8]
 8003e26:	4b7d      	ldr	r3, [pc, #500]	@ (800401c <HAL_RCC_OscConfig+0x470>)
 8003e28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e2a:	4a7c      	ldr	r2, [pc, #496]	@ (800401c <HAL_RCC_OscConfig+0x470>)
 8003e2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e30:	6413      	str	r3, [r2, #64]	@ 0x40
 8003e32:	4b7a      	ldr	r3, [pc, #488]	@ (800401c <HAL_RCC_OscConfig+0x470>)
 8003e34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e3a:	60bb      	str	r3, [r7, #8]
 8003e3c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e3e:	2301      	movs	r3, #1
 8003e40:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e42:	4b77      	ldr	r3, [pc, #476]	@ (8004020 <HAL_RCC_OscConfig+0x474>)
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d118      	bne.n	8003e80 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e4e:	4b74      	ldr	r3, [pc, #464]	@ (8004020 <HAL_RCC_OscConfig+0x474>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	4a73      	ldr	r2, [pc, #460]	@ (8004020 <HAL_RCC_OscConfig+0x474>)
 8003e54:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e58:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e5a:	f7fe fbcf 	bl	80025fc <HAL_GetTick>
 8003e5e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e60:	e008      	b.n	8003e74 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e62:	f7fe fbcb 	bl	80025fc <HAL_GetTick>
 8003e66:	4602      	mov	r2, r0
 8003e68:	693b      	ldr	r3, [r7, #16]
 8003e6a:	1ad3      	subs	r3, r2, r3
 8003e6c:	2b02      	cmp	r3, #2
 8003e6e:	d901      	bls.n	8003e74 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003e70:	2303      	movs	r3, #3
 8003e72:	e10c      	b.n	800408e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e74:	4b6a      	ldr	r3, [pc, #424]	@ (8004020 <HAL_RCC_OscConfig+0x474>)
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d0f0      	beq.n	8003e62 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	689b      	ldr	r3, [r3, #8]
 8003e84:	2b01      	cmp	r3, #1
 8003e86:	d106      	bne.n	8003e96 <HAL_RCC_OscConfig+0x2ea>
 8003e88:	4b64      	ldr	r3, [pc, #400]	@ (800401c <HAL_RCC_OscConfig+0x470>)
 8003e8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e8c:	4a63      	ldr	r2, [pc, #396]	@ (800401c <HAL_RCC_OscConfig+0x470>)
 8003e8e:	f043 0301 	orr.w	r3, r3, #1
 8003e92:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e94:	e01c      	b.n	8003ed0 <HAL_RCC_OscConfig+0x324>
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	689b      	ldr	r3, [r3, #8]
 8003e9a:	2b05      	cmp	r3, #5
 8003e9c:	d10c      	bne.n	8003eb8 <HAL_RCC_OscConfig+0x30c>
 8003e9e:	4b5f      	ldr	r3, [pc, #380]	@ (800401c <HAL_RCC_OscConfig+0x470>)
 8003ea0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ea2:	4a5e      	ldr	r2, [pc, #376]	@ (800401c <HAL_RCC_OscConfig+0x470>)
 8003ea4:	f043 0304 	orr.w	r3, r3, #4
 8003ea8:	6713      	str	r3, [r2, #112]	@ 0x70
 8003eaa:	4b5c      	ldr	r3, [pc, #368]	@ (800401c <HAL_RCC_OscConfig+0x470>)
 8003eac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003eae:	4a5b      	ldr	r2, [pc, #364]	@ (800401c <HAL_RCC_OscConfig+0x470>)
 8003eb0:	f043 0301 	orr.w	r3, r3, #1
 8003eb4:	6713      	str	r3, [r2, #112]	@ 0x70
 8003eb6:	e00b      	b.n	8003ed0 <HAL_RCC_OscConfig+0x324>
 8003eb8:	4b58      	ldr	r3, [pc, #352]	@ (800401c <HAL_RCC_OscConfig+0x470>)
 8003eba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ebc:	4a57      	ldr	r2, [pc, #348]	@ (800401c <HAL_RCC_OscConfig+0x470>)
 8003ebe:	f023 0301 	bic.w	r3, r3, #1
 8003ec2:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ec4:	4b55      	ldr	r3, [pc, #340]	@ (800401c <HAL_RCC_OscConfig+0x470>)
 8003ec6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ec8:	4a54      	ldr	r2, [pc, #336]	@ (800401c <HAL_RCC_OscConfig+0x470>)
 8003eca:	f023 0304 	bic.w	r3, r3, #4
 8003ece:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	689b      	ldr	r3, [r3, #8]
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d015      	beq.n	8003f04 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ed8:	f7fe fb90 	bl	80025fc <HAL_GetTick>
 8003edc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ede:	e00a      	b.n	8003ef6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ee0:	f7fe fb8c 	bl	80025fc <HAL_GetTick>
 8003ee4:	4602      	mov	r2, r0
 8003ee6:	693b      	ldr	r3, [r7, #16]
 8003ee8:	1ad3      	subs	r3, r2, r3
 8003eea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d901      	bls.n	8003ef6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003ef2:	2303      	movs	r3, #3
 8003ef4:	e0cb      	b.n	800408e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ef6:	4b49      	ldr	r3, [pc, #292]	@ (800401c <HAL_RCC_OscConfig+0x470>)
 8003ef8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003efa:	f003 0302 	and.w	r3, r3, #2
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d0ee      	beq.n	8003ee0 <HAL_RCC_OscConfig+0x334>
 8003f02:	e014      	b.n	8003f2e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f04:	f7fe fb7a 	bl	80025fc <HAL_GetTick>
 8003f08:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f0a:	e00a      	b.n	8003f22 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f0c:	f7fe fb76 	bl	80025fc <HAL_GetTick>
 8003f10:	4602      	mov	r2, r0
 8003f12:	693b      	ldr	r3, [r7, #16]
 8003f14:	1ad3      	subs	r3, r2, r3
 8003f16:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d901      	bls.n	8003f22 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003f1e:	2303      	movs	r3, #3
 8003f20:	e0b5      	b.n	800408e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f22:	4b3e      	ldr	r3, [pc, #248]	@ (800401c <HAL_RCC_OscConfig+0x470>)
 8003f24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f26:	f003 0302 	and.w	r3, r3, #2
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d1ee      	bne.n	8003f0c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003f2e:	7dfb      	ldrb	r3, [r7, #23]
 8003f30:	2b01      	cmp	r3, #1
 8003f32:	d105      	bne.n	8003f40 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f34:	4b39      	ldr	r3, [pc, #228]	@ (800401c <HAL_RCC_OscConfig+0x470>)
 8003f36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f38:	4a38      	ldr	r2, [pc, #224]	@ (800401c <HAL_RCC_OscConfig+0x470>)
 8003f3a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f3e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	699b      	ldr	r3, [r3, #24]
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	f000 80a1 	beq.w	800408c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003f4a:	4b34      	ldr	r3, [pc, #208]	@ (800401c <HAL_RCC_OscConfig+0x470>)
 8003f4c:	689b      	ldr	r3, [r3, #8]
 8003f4e:	f003 030c 	and.w	r3, r3, #12
 8003f52:	2b08      	cmp	r3, #8
 8003f54:	d05c      	beq.n	8004010 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	699b      	ldr	r3, [r3, #24]
 8003f5a:	2b02      	cmp	r3, #2
 8003f5c:	d141      	bne.n	8003fe2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f5e:	4b31      	ldr	r3, [pc, #196]	@ (8004024 <HAL_RCC_OscConfig+0x478>)
 8003f60:	2200      	movs	r2, #0
 8003f62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f64:	f7fe fb4a 	bl	80025fc <HAL_GetTick>
 8003f68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f6a:	e008      	b.n	8003f7e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f6c:	f7fe fb46 	bl	80025fc <HAL_GetTick>
 8003f70:	4602      	mov	r2, r0
 8003f72:	693b      	ldr	r3, [r7, #16]
 8003f74:	1ad3      	subs	r3, r2, r3
 8003f76:	2b02      	cmp	r3, #2
 8003f78:	d901      	bls.n	8003f7e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003f7a:	2303      	movs	r3, #3
 8003f7c:	e087      	b.n	800408e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f7e:	4b27      	ldr	r3, [pc, #156]	@ (800401c <HAL_RCC_OscConfig+0x470>)
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d1f0      	bne.n	8003f6c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	69da      	ldr	r2, [r3, #28]
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6a1b      	ldr	r3, [r3, #32]
 8003f92:	431a      	orrs	r2, r3
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f98:	019b      	lsls	r3, r3, #6
 8003f9a:	431a      	orrs	r2, r3
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fa0:	085b      	lsrs	r3, r3, #1
 8003fa2:	3b01      	subs	r3, #1
 8003fa4:	041b      	lsls	r3, r3, #16
 8003fa6:	431a      	orrs	r2, r3
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fac:	061b      	lsls	r3, r3, #24
 8003fae:	491b      	ldr	r1, [pc, #108]	@ (800401c <HAL_RCC_OscConfig+0x470>)
 8003fb0:	4313      	orrs	r3, r2
 8003fb2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003fb4:	4b1b      	ldr	r3, [pc, #108]	@ (8004024 <HAL_RCC_OscConfig+0x478>)
 8003fb6:	2201      	movs	r2, #1
 8003fb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fba:	f7fe fb1f 	bl	80025fc <HAL_GetTick>
 8003fbe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fc0:	e008      	b.n	8003fd4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fc2:	f7fe fb1b 	bl	80025fc <HAL_GetTick>
 8003fc6:	4602      	mov	r2, r0
 8003fc8:	693b      	ldr	r3, [r7, #16]
 8003fca:	1ad3      	subs	r3, r2, r3
 8003fcc:	2b02      	cmp	r3, #2
 8003fce:	d901      	bls.n	8003fd4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003fd0:	2303      	movs	r3, #3
 8003fd2:	e05c      	b.n	800408e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fd4:	4b11      	ldr	r3, [pc, #68]	@ (800401c <HAL_RCC_OscConfig+0x470>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d0f0      	beq.n	8003fc2 <HAL_RCC_OscConfig+0x416>
 8003fe0:	e054      	b.n	800408c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fe2:	4b10      	ldr	r3, [pc, #64]	@ (8004024 <HAL_RCC_OscConfig+0x478>)
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fe8:	f7fe fb08 	bl	80025fc <HAL_GetTick>
 8003fec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fee:	e008      	b.n	8004002 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ff0:	f7fe fb04 	bl	80025fc <HAL_GetTick>
 8003ff4:	4602      	mov	r2, r0
 8003ff6:	693b      	ldr	r3, [r7, #16]
 8003ff8:	1ad3      	subs	r3, r2, r3
 8003ffa:	2b02      	cmp	r3, #2
 8003ffc:	d901      	bls.n	8004002 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003ffe:	2303      	movs	r3, #3
 8004000:	e045      	b.n	800408e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004002:	4b06      	ldr	r3, [pc, #24]	@ (800401c <HAL_RCC_OscConfig+0x470>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800400a:	2b00      	cmp	r3, #0
 800400c:	d1f0      	bne.n	8003ff0 <HAL_RCC_OscConfig+0x444>
 800400e:	e03d      	b.n	800408c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	699b      	ldr	r3, [r3, #24]
 8004014:	2b01      	cmp	r3, #1
 8004016:	d107      	bne.n	8004028 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004018:	2301      	movs	r3, #1
 800401a:	e038      	b.n	800408e <HAL_RCC_OscConfig+0x4e2>
 800401c:	40023800 	.word	0x40023800
 8004020:	40007000 	.word	0x40007000
 8004024:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004028:	4b1b      	ldr	r3, [pc, #108]	@ (8004098 <HAL_RCC_OscConfig+0x4ec>)
 800402a:	685b      	ldr	r3, [r3, #4]
 800402c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	699b      	ldr	r3, [r3, #24]
 8004032:	2b01      	cmp	r3, #1
 8004034:	d028      	beq.n	8004088 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004040:	429a      	cmp	r2, r3
 8004042:	d121      	bne.n	8004088 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800404e:	429a      	cmp	r2, r3
 8004050:	d11a      	bne.n	8004088 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004052:	68fa      	ldr	r2, [r7, #12]
 8004054:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004058:	4013      	ands	r3, r2
 800405a:	687a      	ldr	r2, [r7, #4]
 800405c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800405e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004060:	4293      	cmp	r3, r2
 8004062:	d111      	bne.n	8004088 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800406e:	085b      	lsrs	r3, r3, #1
 8004070:	3b01      	subs	r3, #1
 8004072:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004074:	429a      	cmp	r2, r3
 8004076:	d107      	bne.n	8004088 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004082:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004084:	429a      	cmp	r2, r3
 8004086:	d001      	beq.n	800408c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004088:	2301      	movs	r3, #1
 800408a:	e000      	b.n	800408e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800408c:	2300      	movs	r3, #0
}
 800408e:	4618      	mov	r0, r3
 8004090:	3718      	adds	r7, #24
 8004092:	46bd      	mov	sp, r7
 8004094:	bd80      	pop	{r7, pc}
 8004096:	bf00      	nop
 8004098:	40023800 	.word	0x40023800

0800409c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800409c:	b580      	push	{r7, lr}
 800409e:	b084      	sub	sp, #16
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
 80040a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d101      	bne.n	80040b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80040ac:	2301      	movs	r3, #1
 80040ae:	e0cc      	b.n	800424a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80040b0:	4b68      	ldr	r3, [pc, #416]	@ (8004254 <HAL_RCC_ClockConfig+0x1b8>)
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f003 0307 	and.w	r3, r3, #7
 80040b8:	683a      	ldr	r2, [r7, #0]
 80040ba:	429a      	cmp	r2, r3
 80040bc:	d90c      	bls.n	80040d8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040be:	4b65      	ldr	r3, [pc, #404]	@ (8004254 <HAL_RCC_ClockConfig+0x1b8>)
 80040c0:	683a      	ldr	r2, [r7, #0]
 80040c2:	b2d2      	uxtb	r2, r2
 80040c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80040c6:	4b63      	ldr	r3, [pc, #396]	@ (8004254 <HAL_RCC_ClockConfig+0x1b8>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f003 0307 	and.w	r3, r3, #7
 80040ce:	683a      	ldr	r2, [r7, #0]
 80040d0:	429a      	cmp	r2, r3
 80040d2:	d001      	beq.n	80040d8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80040d4:	2301      	movs	r3, #1
 80040d6:	e0b8      	b.n	800424a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f003 0302 	and.w	r3, r3, #2
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d020      	beq.n	8004126 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f003 0304 	and.w	r3, r3, #4
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d005      	beq.n	80040fc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80040f0:	4b59      	ldr	r3, [pc, #356]	@ (8004258 <HAL_RCC_ClockConfig+0x1bc>)
 80040f2:	689b      	ldr	r3, [r3, #8]
 80040f4:	4a58      	ldr	r2, [pc, #352]	@ (8004258 <HAL_RCC_ClockConfig+0x1bc>)
 80040f6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80040fa:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f003 0308 	and.w	r3, r3, #8
 8004104:	2b00      	cmp	r3, #0
 8004106:	d005      	beq.n	8004114 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004108:	4b53      	ldr	r3, [pc, #332]	@ (8004258 <HAL_RCC_ClockConfig+0x1bc>)
 800410a:	689b      	ldr	r3, [r3, #8]
 800410c:	4a52      	ldr	r2, [pc, #328]	@ (8004258 <HAL_RCC_ClockConfig+0x1bc>)
 800410e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004112:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004114:	4b50      	ldr	r3, [pc, #320]	@ (8004258 <HAL_RCC_ClockConfig+0x1bc>)
 8004116:	689b      	ldr	r3, [r3, #8]
 8004118:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	689b      	ldr	r3, [r3, #8]
 8004120:	494d      	ldr	r1, [pc, #308]	@ (8004258 <HAL_RCC_ClockConfig+0x1bc>)
 8004122:	4313      	orrs	r3, r2
 8004124:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f003 0301 	and.w	r3, r3, #1
 800412e:	2b00      	cmp	r3, #0
 8004130:	d044      	beq.n	80041bc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	2b01      	cmp	r3, #1
 8004138:	d107      	bne.n	800414a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800413a:	4b47      	ldr	r3, [pc, #284]	@ (8004258 <HAL_RCC_ClockConfig+0x1bc>)
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004142:	2b00      	cmp	r3, #0
 8004144:	d119      	bne.n	800417a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004146:	2301      	movs	r3, #1
 8004148:	e07f      	b.n	800424a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	685b      	ldr	r3, [r3, #4]
 800414e:	2b02      	cmp	r3, #2
 8004150:	d003      	beq.n	800415a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004156:	2b03      	cmp	r3, #3
 8004158:	d107      	bne.n	800416a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800415a:	4b3f      	ldr	r3, [pc, #252]	@ (8004258 <HAL_RCC_ClockConfig+0x1bc>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004162:	2b00      	cmp	r3, #0
 8004164:	d109      	bne.n	800417a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004166:	2301      	movs	r3, #1
 8004168:	e06f      	b.n	800424a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800416a:	4b3b      	ldr	r3, [pc, #236]	@ (8004258 <HAL_RCC_ClockConfig+0x1bc>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f003 0302 	and.w	r3, r3, #2
 8004172:	2b00      	cmp	r3, #0
 8004174:	d101      	bne.n	800417a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004176:	2301      	movs	r3, #1
 8004178:	e067      	b.n	800424a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800417a:	4b37      	ldr	r3, [pc, #220]	@ (8004258 <HAL_RCC_ClockConfig+0x1bc>)
 800417c:	689b      	ldr	r3, [r3, #8]
 800417e:	f023 0203 	bic.w	r2, r3, #3
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	685b      	ldr	r3, [r3, #4]
 8004186:	4934      	ldr	r1, [pc, #208]	@ (8004258 <HAL_RCC_ClockConfig+0x1bc>)
 8004188:	4313      	orrs	r3, r2
 800418a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800418c:	f7fe fa36 	bl	80025fc <HAL_GetTick>
 8004190:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004192:	e00a      	b.n	80041aa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004194:	f7fe fa32 	bl	80025fc <HAL_GetTick>
 8004198:	4602      	mov	r2, r0
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	1ad3      	subs	r3, r2, r3
 800419e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041a2:	4293      	cmp	r3, r2
 80041a4:	d901      	bls.n	80041aa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80041a6:	2303      	movs	r3, #3
 80041a8:	e04f      	b.n	800424a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041aa:	4b2b      	ldr	r3, [pc, #172]	@ (8004258 <HAL_RCC_ClockConfig+0x1bc>)
 80041ac:	689b      	ldr	r3, [r3, #8]
 80041ae:	f003 020c 	and.w	r2, r3, #12
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	685b      	ldr	r3, [r3, #4]
 80041b6:	009b      	lsls	r3, r3, #2
 80041b8:	429a      	cmp	r2, r3
 80041ba:	d1eb      	bne.n	8004194 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80041bc:	4b25      	ldr	r3, [pc, #148]	@ (8004254 <HAL_RCC_ClockConfig+0x1b8>)
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f003 0307 	and.w	r3, r3, #7
 80041c4:	683a      	ldr	r2, [r7, #0]
 80041c6:	429a      	cmp	r2, r3
 80041c8:	d20c      	bcs.n	80041e4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041ca:	4b22      	ldr	r3, [pc, #136]	@ (8004254 <HAL_RCC_ClockConfig+0x1b8>)
 80041cc:	683a      	ldr	r2, [r7, #0]
 80041ce:	b2d2      	uxtb	r2, r2
 80041d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80041d2:	4b20      	ldr	r3, [pc, #128]	@ (8004254 <HAL_RCC_ClockConfig+0x1b8>)
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f003 0307 	and.w	r3, r3, #7
 80041da:	683a      	ldr	r2, [r7, #0]
 80041dc:	429a      	cmp	r2, r3
 80041de:	d001      	beq.n	80041e4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80041e0:	2301      	movs	r3, #1
 80041e2:	e032      	b.n	800424a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f003 0304 	and.w	r3, r3, #4
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d008      	beq.n	8004202 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80041f0:	4b19      	ldr	r3, [pc, #100]	@ (8004258 <HAL_RCC_ClockConfig+0x1bc>)
 80041f2:	689b      	ldr	r3, [r3, #8]
 80041f4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	68db      	ldr	r3, [r3, #12]
 80041fc:	4916      	ldr	r1, [pc, #88]	@ (8004258 <HAL_RCC_ClockConfig+0x1bc>)
 80041fe:	4313      	orrs	r3, r2
 8004200:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f003 0308 	and.w	r3, r3, #8
 800420a:	2b00      	cmp	r3, #0
 800420c:	d009      	beq.n	8004222 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800420e:	4b12      	ldr	r3, [pc, #72]	@ (8004258 <HAL_RCC_ClockConfig+0x1bc>)
 8004210:	689b      	ldr	r3, [r3, #8]
 8004212:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	691b      	ldr	r3, [r3, #16]
 800421a:	00db      	lsls	r3, r3, #3
 800421c:	490e      	ldr	r1, [pc, #56]	@ (8004258 <HAL_RCC_ClockConfig+0x1bc>)
 800421e:	4313      	orrs	r3, r2
 8004220:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004222:	f000 f821 	bl	8004268 <HAL_RCC_GetSysClockFreq>
 8004226:	4602      	mov	r2, r0
 8004228:	4b0b      	ldr	r3, [pc, #44]	@ (8004258 <HAL_RCC_ClockConfig+0x1bc>)
 800422a:	689b      	ldr	r3, [r3, #8]
 800422c:	091b      	lsrs	r3, r3, #4
 800422e:	f003 030f 	and.w	r3, r3, #15
 8004232:	490a      	ldr	r1, [pc, #40]	@ (800425c <HAL_RCC_ClockConfig+0x1c0>)
 8004234:	5ccb      	ldrb	r3, [r1, r3]
 8004236:	fa22 f303 	lsr.w	r3, r2, r3
 800423a:	4a09      	ldr	r2, [pc, #36]	@ (8004260 <HAL_RCC_ClockConfig+0x1c4>)
 800423c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800423e:	4b09      	ldr	r3, [pc, #36]	@ (8004264 <HAL_RCC_ClockConfig+0x1c8>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	4618      	mov	r0, r3
 8004244:	f7fe f996 	bl	8002574 <HAL_InitTick>

  return HAL_OK;
 8004248:	2300      	movs	r3, #0
}
 800424a:	4618      	mov	r0, r3
 800424c:	3710      	adds	r7, #16
 800424e:	46bd      	mov	sp, r7
 8004250:	bd80      	pop	{r7, pc}
 8004252:	bf00      	nop
 8004254:	40023c00 	.word	0x40023c00
 8004258:	40023800 	.word	0x40023800
 800425c:	08005698 	.word	0x08005698
 8004260:	20000004 	.word	0x20000004
 8004264:	20000008 	.word	0x20000008

08004268 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004268:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800426c:	b094      	sub	sp, #80	@ 0x50
 800426e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004270:	2300      	movs	r3, #0
 8004272:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004274:	2300      	movs	r3, #0
 8004276:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004278:	2300      	movs	r3, #0
 800427a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800427c:	2300      	movs	r3, #0
 800427e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004280:	4b79      	ldr	r3, [pc, #484]	@ (8004468 <HAL_RCC_GetSysClockFreq+0x200>)
 8004282:	689b      	ldr	r3, [r3, #8]
 8004284:	f003 030c 	and.w	r3, r3, #12
 8004288:	2b08      	cmp	r3, #8
 800428a:	d00d      	beq.n	80042a8 <HAL_RCC_GetSysClockFreq+0x40>
 800428c:	2b08      	cmp	r3, #8
 800428e:	f200 80e1 	bhi.w	8004454 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004292:	2b00      	cmp	r3, #0
 8004294:	d002      	beq.n	800429c <HAL_RCC_GetSysClockFreq+0x34>
 8004296:	2b04      	cmp	r3, #4
 8004298:	d003      	beq.n	80042a2 <HAL_RCC_GetSysClockFreq+0x3a>
 800429a:	e0db      	b.n	8004454 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800429c:	4b73      	ldr	r3, [pc, #460]	@ (800446c <HAL_RCC_GetSysClockFreq+0x204>)
 800429e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80042a0:	e0db      	b.n	800445a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80042a2:	4b73      	ldr	r3, [pc, #460]	@ (8004470 <HAL_RCC_GetSysClockFreq+0x208>)
 80042a4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80042a6:	e0d8      	b.n	800445a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80042a8:	4b6f      	ldr	r3, [pc, #444]	@ (8004468 <HAL_RCC_GetSysClockFreq+0x200>)
 80042aa:	685b      	ldr	r3, [r3, #4]
 80042ac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80042b0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80042b2:	4b6d      	ldr	r3, [pc, #436]	@ (8004468 <HAL_RCC_GetSysClockFreq+0x200>)
 80042b4:	685b      	ldr	r3, [r3, #4]
 80042b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d063      	beq.n	8004386 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80042be:	4b6a      	ldr	r3, [pc, #424]	@ (8004468 <HAL_RCC_GetSysClockFreq+0x200>)
 80042c0:	685b      	ldr	r3, [r3, #4]
 80042c2:	099b      	lsrs	r3, r3, #6
 80042c4:	2200      	movs	r2, #0
 80042c6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80042c8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80042ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042d0:	633b      	str	r3, [r7, #48]	@ 0x30
 80042d2:	2300      	movs	r3, #0
 80042d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80042d6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80042da:	4622      	mov	r2, r4
 80042dc:	462b      	mov	r3, r5
 80042de:	f04f 0000 	mov.w	r0, #0
 80042e2:	f04f 0100 	mov.w	r1, #0
 80042e6:	0159      	lsls	r1, r3, #5
 80042e8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80042ec:	0150      	lsls	r0, r2, #5
 80042ee:	4602      	mov	r2, r0
 80042f0:	460b      	mov	r3, r1
 80042f2:	4621      	mov	r1, r4
 80042f4:	1a51      	subs	r1, r2, r1
 80042f6:	6139      	str	r1, [r7, #16]
 80042f8:	4629      	mov	r1, r5
 80042fa:	eb63 0301 	sbc.w	r3, r3, r1
 80042fe:	617b      	str	r3, [r7, #20]
 8004300:	f04f 0200 	mov.w	r2, #0
 8004304:	f04f 0300 	mov.w	r3, #0
 8004308:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800430c:	4659      	mov	r1, fp
 800430e:	018b      	lsls	r3, r1, #6
 8004310:	4651      	mov	r1, sl
 8004312:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004316:	4651      	mov	r1, sl
 8004318:	018a      	lsls	r2, r1, #6
 800431a:	4651      	mov	r1, sl
 800431c:	ebb2 0801 	subs.w	r8, r2, r1
 8004320:	4659      	mov	r1, fp
 8004322:	eb63 0901 	sbc.w	r9, r3, r1
 8004326:	f04f 0200 	mov.w	r2, #0
 800432a:	f04f 0300 	mov.w	r3, #0
 800432e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004332:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004336:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800433a:	4690      	mov	r8, r2
 800433c:	4699      	mov	r9, r3
 800433e:	4623      	mov	r3, r4
 8004340:	eb18 0303 	adds.w	r3, r8, r3
 8004344:	60bb      	str	r3, [r7, #8]
 8004346:	462b      	mov	r3, r5
 8004348:	eb49 0303 	adc.w	r3, r9, r3
 800434c:	60fb      	str	r3, [r7, #12]
 800434e:	f04f 0200 	mov.w	r2, #0
 8004352:	f04f 0300 	mov.w	r3, #0
 8004356:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800435a:	4629      	mov	r1, r5
 800435c:	024b      	lsls	r3, r1, #9
 800435e:	4621      	mov	r1, r4
 8004360:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004364:	4621      	mov	r1, r4
 8004366:	024a      	lsls	r2, r1, #9
 8004368:	4610      	mov	r0, r2
 800436a:	4619      	mov	r1, r3
 800436c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800436e:	2200      	movs	r2, #0
 8004370:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004372:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004374:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004378:	f7fc f9ce 	bl	8000718 <__aeabi_uldivmod>
 800437c:	4602      	mov	r2, r0
 800437e:	460b      	mov	r3, r1
 8004380:	4613      	mov	r3, r2
 8004382:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004384:	e058      	b.n	8004438 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004386:	4b38      	ldr	r3, [pc, #224]	@ (8004468 <HAL_RCC_GetSysClockFreq+0x200>)
 8004388:	685b      	ldr	r3, [r3, #4]
 800438a:	099b      	lsrs	r3, r3, #6
 800438c:	2200      	movs	r2, #0
 800438e:	4618      	mov	r0, r3
 8004390:	4611      	mov	r1, r2
 8004392:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004396:	623b      	str	r3, [r7, #32]
 8004398:	2300      	movs	r3, #0
 800439a:	627b      	str	r3, [r7, #36]	@ 0x24
 800439c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80043a0:	4642      	mov	r2, r8
 80043a2:	464b      	mov	r3, r9
 80043a4:	f04f 0000 	mov.w	r0, #0
 80043a8:	f04f 0100 	mov.w	r1, #0
 80043ac:	0159      	lsls	r1, r3, #5
 80043ae:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80043b2:	0150      	lsls	r0, r2, #5
 80043b4:	4602      	mov	r2, r0
 80043b6:	460b      	mov	r3, r1
 80043b8:	4641      	mov	r1, r8
 80043ba:	ebb2 0a01 	subs.w	sl, r2, r1
 80043be:	4649      	mov	r1, r9
 80043c0:	eb63 0b01 	sbc.w	fp, r3, r1
 80043c4:	f04f 0200 	mov.w	r2, #0
 80043c8:	f04f 0300 	mov.w	r3, #0
 80043cc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80043d0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80043d4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80043d8:	ebb2 040a 	subs.w	r4, r2, sl
 80043dc:	eb63 050b 	sbc.w	r5, r3, fp
 80043e0:	f04f 0200 	mov.w	r2, #0
 80043e4:	f04f 0300 	mov.w	r3, #0
 80043e8:	00eb      	lsls	r3, r5, #3
 80043ea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80043ee:	00e2      	lsls	r2, r4, #3
 80043f0:	4614      	mov	r4, r2
 80043f2:	461d      	mov	r5, r3
 80043f4:	4643      	mov	r3, r8
 80043f6:	18e3      	adds	r3, r4, r3
 80043f8:	603b      	str	r3, [r7, #0]
 80043fa:	464b      	mov	r3, r9
 80043fc:	eb45 0303 	adc.w	r3, r5, r3
 8004400:	607b      	str	r3, [r7, #4]
 8004402:	f04f 0200 	mov.w	r2, #0
 8004406:	f04f 0300 	mov.w	r3, #0
 800440a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800440e:	4629      	mov	r1, r5
 8004410:	028b      	lsls	r3, r1, #10
 8004412:	4621      	mov	r1, r4
 8004414:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004418:	4621      	mov	r1, r4
 800441a:	028a      	lsls	r2, r1, #10
 800441c:	4610      	mov	r0, r2
 800441e:	4619      	mov	r1, r3
 8004420:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004422:	2200      	movs	r2, #0
 8004424:	61bb      	str	r3, [r7, #24]
 8004426:	61fa      	str	r2, [r7, #28]
 8004428:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800442c:	f7fc f974 	bl	8000718 <__aeabi_uldivmod>
 8004430:	4602      	mov	r2, r0
 8004432:	460b      	mov	r3, r1
 8004434:	4613      	mov	r3, r2
 8004436:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004438:	4b0b      	ldr	r3, [pc, #44]	@ (8004468 <HAL_RCC_GetSysClockFreq+0x200>)
 800443a:	685b      	ldr	r3, [r3, #4]
 800443c:	0c1b      	lsrs	r3, r3, #16
 800443e:	f003 0303 	and.w	r3, r3, #3
 8004442:	3301      	adds	r3, #1
 8004444:	005b      	lsls	r3, r3, #1
 8004446:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004448:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800444a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800444c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004450:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004452:	e002      	b.n	800445a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004454:	4b05      	ldr	r3, [pc, #20]	@ (800446c <HAL_RCC_GetSysClockFreq+0x204>)
 8004456:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004458:	bf00      	nop
    }
  }
  return sysclockfreq;
 800445a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800445c:	4618      	mov	r0, r3
 800445e:	3750      	adds	r7, #80	@ 0x50
 8004460:	46bd      	mov	sp, r7
 8004462:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004466:	bf00      	nop
 8004468:	40023800 	.word	0x40023800
 800446c:	00f42400 	.word	0x00f42400
 8004470:	007a1200 	.word	0x007a1200

08004474 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004474:	b480      	push	{r7}
 8004476:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004478:	4b03      	ldr	r3, [pc, #12]	@ (8004488 <HAL_RCC_GetHCLKFreq+0x14>)
 800447a:	681b      	ldr	r3, [r3, #0]
}
 800447c:	4618      	mov	r0, r3
 800447e:	46bd      	mov	sp, r7
 8004480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004484:	4770      	bx	lr
 8004486:	bf00      	nop
 8004488:	20000004 	.word	0x20000004

0800448c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004490:	f7ff fff0 	bl	8004474 <HAL_RCC_GetHCLKFreq>
 8004494:	4602      	mov	r2, r0
 8004496:	4b05      	ldr	r3, [pc, #20]	@ (80044ac <HAL_RCC_GetPCLK1Freq+0x20>)
 8004498:	689b      	ldr	r3, [r3, #8]
 800449a:	0a9b      	lsrs	r3, r3, #10
 800449c:	f003 0307 	and.w	r3, r3, #7
 80044a0:	4903      	ldr	r1, [pc, #12]	@ (80044b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80044a2:	5ccb      	ldrb	r3, [r1, r3]
 80044a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80044a8:	4618      	mov	r0, r3
 80044aa:	bd80      	pop	{r7, pc}
 80044ac:	40023800 	.word	0x40023800
 80044b0:	080056a8 	.word	0x080056a8

080044b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80044b8:	f7ff ffdc 	bl	8004474 <HAL_RCC_GetHCLKFreq>
 80044bc:	4602      	mov	r2, r0
 80044be:	4b05      	ldr	r3, [pc, #20]	@ (80044d4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80044c0:	689b      	ldr	r3, [r3, #8]
 80044c2:	0b5b      	lsrs	r3, r3, #13
 80044c4:	f003 0307 	and.w	r3, r3, #7
 80044c8:	4903      	ldr	r1, [pc, #12]	@ (80044d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80044ca:	5ccb      	ldrb	r3, [r1, r3]
 80044cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80044d0:	4618      	mov	r0, r3
 80044d2:	bd80      	pop	{r7, pc}
 80044d4:	40023800 	.word	0x40023800
 80044d8:	080056a8 	.word	0x080056a8

080044dc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b082      	sub	sp, #8
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d101      	bne.n	80044ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80044ea:	2301      	movs	r3, #1
 80044ec:	e042      	b.n	8004574 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80044f4:	b2db      	uxtb	r3, r3
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d106      	bne.n	8004508 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	2200      	movs	r2, #0
 80044fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004502:	6878      	ldr	r0, [r7, #4]
 8004504:	f7fd ff2a 	bl	800235c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2224      	movs	r2, #36	@ 0x24
 800450c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	68da      	ldr	r2, [r3, #12]
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800451e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004520:	6878      	ldr	r0, [r7, #4]
 8004522:	f000 f973 	bl	800480c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	691a      	ldr	r2, [r3, #16]
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004534:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	695a      	ldr	r2, [r3, #20]
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004544:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	68da      	ldr	r2, [r3, #12]
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004554:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	2200      	movs	r2, #0
 800455a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2220      	movs	r2, #32
 8004560:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2220      	movs	r2, #32
 8004568:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2200      	movs	r2, #0
 8004570:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004572:	2300      	movs	r3, #0
}
 8004574:	4618      	mov	r0, r3
 8004576:	3708      	adds	r7, #8
 8004578:	46bd      	mov	sp, r7
 800457a:	bd80      	pop	{r7, pc}

0800457c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b08a      	sub	sp, #40	@ 0x28
 8004580:	af02      	add	r7, sp, #8
 8004582:	60f8      	str	r0, [r7, #12]
 8004584:	60b9      	str	r1, [r7, #8]
 8004586:	603b      	str	r3, [r7, #0]
 8004588:	4613      	mov	r3, r2
 800458a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800458c:	2300      	movs	r3, #0
 800458e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004596:	b2db      	uxtb	r3, r3
 8004598:	2b20      	cmp	r3, #32
 800459a:	d175      	bne.n	8004688 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800459c:	68bb      	ldr	r3, [r7, #8]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d002      	beq.n	80045a8 <HAL_UART_Transmit+0x2c>
 80045a2:	88fb      	ldrh	r3, [r7, #6]
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d101      	bne.n	80045ac <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80045a8:	2301      	movs	r3, #1
 80045aa:	e06e      	b.n	800468a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	2200      	movs	r2, #0
 80045b0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	2221      	movs	r2, #33	@ 0x21
 80045b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80045ba:	f7fe f81f 	bl	80025fc <HAL_GetTick>
 80045be:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	88fa      	ldrh	r2, [r7, #6]
 80045c4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	88fa      	ldrh	r2, [r7, #6]
 80045ca:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	689b      	ldr	r3, [r3, #8]
 80045d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80045d4:	d108      	bne.n	80045e8 <HAL_UART_Transmit+0x6c>
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	691b      	ldr	r3, [r3, #16]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d104      	bne.n	80045e8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80045de:	2300      	movs	r3, #0
 80045e0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80045e2:	68bb      	ldr	r3, [r7, #8]
 80045e4:	61bb      	str	r3, [r7, #24]
 80045e6:	e003      	b.n	80045f0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80045e8:	68bb      	ldr	r3, [r7, #8]
 80045ea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80045ec:	2300      	movs	r3, #0
 80045ee:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80045f0:	e02e      	b.n	8004650 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	9300      	str	r3, [sp, #0]
 80045f6:	697b      	ldr	r3, [r7, #20]
 80045f8:	2200      	movs	r2, #0
 80045fa:	2180      	movs	r1, #128	@ 0x80
 80045fc:	68f8      	ldr	r0, [r7, #12]
 80045fe:	f000 f848 	bl	8004692 <UART_WaitOnFlagUntilTimeout>
 8004602:	4603      	mov	r3, r0
 8004604:	2b00      	cmp	r3, #0
 8004606:	d005      	beq.n	8004614 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	2220      	movs	r2, #32
 800460c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004610:	2303      	movs	r3, #3
 8004612:	e03a      	b.n	800468a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004614:	69fb      	ldr	r3, [r7, #28]
 8004616:	2b00      	cmp	r3, #0
 8004618:	d10b      	bne.n	8004632 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800461a:	69bb      	ldr	r3, [r7, #24]
 800461c:	881b      	ldrh	r3, [r3, #0]
 800461e:	461a      	mov	r2, r3
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004628:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800462a:	69bb      	ldr	r3, [r7, #24]
 800462c:	3302      	adds	r3, #2
 800462e:	61bb      	str	r3, [r7, #24]
 8004630:	e007      	b.n	8004642 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004632:	69fb      	ldr	r3, [r7, #28]
 8004634:	781a      	ldrb	r2, [r3, #0]
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800463c:	69fb      	ldr	r3, [r7, #28]
 800463e:	3301      	adds	r3, #1
 8004640:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004646:	b29b      	uxth	r3, r3
 8004648:	3b01      	subs	r3, #1
 800464a:	b29a      	uxth	r2, r3
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004654:	b29b      	uxth	r3, r3
 8004656:	2b00      	cmp	r3, #0
 8004658:	d1cb      	bne.n	80045f2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	9300      	str	r3, [sp, #0]
 800465e:	697b      	ldr	r3, [r7, #20]
 8004660:	2200      	movs	r2, #0
 8004662:	2140      	movs	r1, #64	@ 0x40
 8004664:	68f8      	ldr	r0, [r7, #12]
 8004666:	f000 f814 	bl	8004692 <UART_WaitOnFlagUntilTimeout>
 800466a:	4603      	mov	r3, r0
 800466c:	2b00      	cmp	r3, #0
 800466e:	d005      	beq.n	800467c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	2220      	movs	r2, #32
 8004674:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004678:	2303      	movs	r3, #3
 800467a:	e006      	b.n	800468a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	2220      	movs	r2, #32
 8004680:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004684:	2300      	movs	r3, #0
 8004686:	e000      	b.n	800468a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004688:	2302      	movs	r3, #2
  }
}
 800468a:	4618      	mov	r0, r3
 800468c:	3720      	adds	r7, #32
 800468e:	46bd      	mov	sp, r7
 8004690:	bd80      	pop	{r7, pc}

08004692 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004692:	b580      	push	{r7, lr}
 8004694:	b086      	sub	sp, #24
 8004696:	af00      	add	r7, sp, #0
 8004698:	60f8      	str	r0, [r7, #12]
 800469a:	60b9      	str	r1, [r7, #8]
 800469c:	603b      	str	r3, [r7, #0]
 800469e:	4613      	mov	r3, r2
 80046a0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80046a2:	e03b      	b.n	800471c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046a4:	6a3b      	ldr	r3, [r7, #32]
 80046a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046aa:	d037      	beq.n	800471c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046ac:	f7fd ffa6 	bl	80025fc <HAL_GetTick>
 80046b0:	4602      	mov	r2, r0
 80046b2:	683b      	ldr	r3, [r7, #0]
 80046b4:	1ad3      	subs	r3, r2, r3
 80046b6:	6a3a      	ldr	r2, [r7, #32]
 80046b8:	429a      	cmp	r2, r3
 80046ba:	d302      	bcc.n	80046c2 <UART_WaitOnFlagUntilTimeout+0x30>
 80046bc:	6a3b      	ldr	r3, [r7, #32]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d101      	bne.n	80046c6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80046c2:	2303      	movs	r3, #3
 80046c4:	e03a      	b.n	800473c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	68db      	ldr	r3, [r3, #12]
 80046cc:	f003 0304 	and.w	r3, r3, #4
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d023      	beq.n	800471c <UART_WaitOnFlagUntilTimeout+0x8a>
 80046d4:	68bb      	ldr	r3, [r7, #8]
 80046d6:	2b80      	cmp	r3, #128	@ 0x80
 80046d8:	d020      	beq.n	800471c <UART_WaitOnFlagUntilTimeout+0x8a>
 80046da:	68bb      	ldr	r3, [r7, #8]
 80046dc:	2b40      	cmp	r3, #64	@ 0x40
 80046de:	d01d      	beq.n	800471c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f003 0308 	and.w	r3, r3, #8
 80046ea:	2b08      	cmp	r3, #8
 80046ec:	d116      	bne.n	800471c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80046ee:	2300      	movs	r3, #0
 80046f0:	617b      	str	r3, [r7, #20]
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	617b      	str	r3, [r7, #20]
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	685b      	ldr	r3, [r3, #4]
 8004700:	617b      	str	r3, [r7, #20]
 8004702:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004704:	68f8      	ldr	r0, [r7, #12]
 8004706:	f000 f81d 	bl	8004744 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	2208      	movs	r2, #8
 800470e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	2200      	movs	r2, #0
 8004714:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004718:	2301      	movs	r3, #1
 800471a:	e00f      	b.n	800473c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	681a      	ldr	r2, [r3, #0]
 8004722:	68bb      	ldr	r3, [r7, #8]
 8004724:	4013      	ands	r3, r2
 8004726:	68ba      	ldr	r2, [r7, #8]
 8004728:	429a      	cmp	r2, r3
 800472a:	bf0c      	ite	eq
 800472c:	2301      	moveq	r3, #1
 800472e:	2300      	movne	r3, #0
 8004730:	b2db      	uxtb	r3, r3
 8004732:	461a      	mov	r2, r3
 8004734:	79fb      	ldrb	r3, [r7, #7]
 8004736:	429a      	cmp	r2, r3
 8004738:	d0b4      	beq.n	80046a4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800473a:	2300      	movs	r3, #0
}
 800473c:	4618      	mov	r0, r3
 800473e:	3718      	adds	r7, #24
 8004740:	46bd      	mov	sp, r7
 8004742:	bd80      	pop	{r7, pc}

08004744 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004744:	b480      	push	{r7}
 8004746:	b095      	sub	sp, #84	@ 0x54
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	330c      	adds	r3, #12
 8004752:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004754:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004756:	e853 3f00 	ldrex	r3, [r3]
 800475a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800475c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800475e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004762:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	330c      	adds	r3, #12
 800476a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800476c:	643a      	str	r2, [r7, #64]	@ 0x40
 800476e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004770:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004772:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004774:	e841 2300 	strex	r3, r2, [r1]
 8004778:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800477a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800477c:	2b00      	cmp	r3, #0
 800477e:	d1e5      	bne.n	800474c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	3314      	adds	r3, #20
 8004786:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004788:	6a3b      	ldr	r3, [r7, #32]
 800478a:	e853 3f00 	ldrex	r3, [r3]
 800478e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004790:	69fb      	ldr	r3, [r7, #28]
 8004792:	f023 0301 	bic.w	r3, r3, #1
 8004796:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	3314      	adds	r3, #20
 800479e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80047a0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80047a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047a4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80047a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80047a8:	e841 2300 	strex	r3, r2, [r1]
 80047ac:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80047ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d1e5      	bne.n	8004780 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047b8:	2b01      	cmp	r3, #1
 80047ba:	d119      	bne.n	80047f0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	330c      	adds	r3, #12
 80047c2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	e853 3f00 	ldrex	r3, [r3]
 80047ca:	60bb      	str	r3, [r7, #8]
   return(result);
 80047cc:	68bb      	ldr	r3, [r7, #8]
 80047ce:	f023 0310 	bic.w	r3, r3, #16
 80047d2:	647b      	str	r3, [r7, #68]	@ 0x44
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	330c      	adds	r3, #12
 80047da:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80047dc:	61ba      	str	r2, [r7, #24]
 80047de:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047e0:	6979      	ldr	r1, [r7, #20]
 80047e2:	69ba      	ldr	r2, [r7, #24]
 80047e4:	e841 2300 	strex	r3, r2, [r1]
 80047e8:	613b      	str	r3, [r7, #16]
   return(result);
 80047ea:	693b      	ldr	r3, [r7, #16]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d1e5      	bne.n	80047bc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2220      	movs	r2, #32
 80047f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2200      	movs	r2, #0
 80047fc:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80047fe:	bf00      	nop
 8004800:	3754      	adds	r7, #84	@ 0x54
 8004802:	46bd      	mov	sp, r7
 8004804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004808:	4770      	bx	lr
	...

0800480c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800480c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004810:	b0c0      	sub	sp, #256	@ 0x100
 8004812:	af00      	add	r7, sp, #0
 8004814:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004818:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	691b      	ldr	r3, [r3, #16]
 8004820:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004824:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004828:	68d9      	ldr	r1, [r3, #12]
 800482a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800482e:	681a      	ldr	r2, [r3, #0]
 8004830:	ea40 0301 	orr.w	r3, r0, r1
 8004834:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004836:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800483a:	689a      	ldr	r2, [r3, #8]
 800483c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004840:	691b      	ldr	r3, [r3, #16]
 8004842:	431a      	orrs	r2, r3
 8004844:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004848:	695b      	ldr	r3, [r3, #20]
 800484a:	431a      	orrs	r2, r3
 800484c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004850:	69db      	ldr	r3, [r3, #28]
 8004852:	4313      	orrs	r3, r2
 8004854:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004858:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	68db      	ldr	r3, [r3, #12]
 8004860:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004864:	f021 010c 	bic.w	r1, r1, #12
 8004868:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800486c:	681a      	ldr	r2, [r3, #0]
 800486e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004872:	430b      	orrs	r3, r1
 8004874:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004876:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	695b      	ldr	r3, [r3, #20]
 800487e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004882:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004886:	6999      	ldr	r1, [r3, #24]
 8004888:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800488c:	681a      	ldr	r2, [r3, #0]
 800488e:	ea40 0301 	orr.w	r3, r0, r1
 8004892:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004894:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004898:	681a      	ldr	r2, [r3, #0]
 800489a:	4b8f      	ldr	r3, [pc, #572]	@ (8004ad8 <UART_SetConfig+0x2cc>)
 800489c:	429a      	cmp	r2, r3
 800489e:	d005      	beq.n	80048ac <UART_SetConfig+0xa0>
 80048a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048a4:	681a      	ldr	r2, [r3, #0]
 80048a6:	4b8d      	ldr	r3, [pc, #564]	@ (8004adc <UART_SetConfig+0x2d0>)
 80048a8:	429a      	cmp	r2, r3
 80048aa:	d104      	bne.n	80048b6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80048ac:	f7ff fe02 	bl	80044b4 <HAL_RCC_GetPCLK2Freq>
 80048b0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80048b4:	e003      	b.n	80048be <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80048b6:	f7ff fde9 	bl	800448c <HAL_RCC_GetPCLK1Freq>
 80048ba:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80048be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048c2:	69db      	ldr	r3, [r3, #28]
 80048c4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80048c8:	f040 810c 	bne.w	8004ae4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80048cc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80048d0:	2200      	movs	r2, #0
 80048d2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80048d6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80048da:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80048de:	4622      	mov	r2, r4
 80048e0:	462b      	mov	r3, r5
 80048e2:	1891      	adds	r1, r2, r2
 80048e4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80048e6:	415b      	adcs	r3, r3
 80048e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80048ea:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80048ee:	4621      	mov	r1, r4
 80048f0:	eb12 0801 	adds.w	r8, r2, r1
 80048f4:	4629      	mov	r1, r5
 80048f6:	eb43 0901 	adc.w	r9, r3, r1
 80048fa:	f04f 0200 	mov.w	r2, #0
 80048fe:	f04f 0300 	mov.w	r3, #0
 8004902:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004906:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800490a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800490e:	4690      	mov	r8, r2
 8004910:	4699      	mov	r9, r3
 8004912:	4623      	mov	r3, r4
 8004914:	eb18 0303 	adds.w	r3, r8, r3
 8004918:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800491c:	462b      	mov	r3, r5
 800491e:	eb49 0303 	adc.w	r3, r9, r3
 8004922:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004926:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800492a:	685b      	ldr	r3, [r3, #4]
 800492c:	2200      	movs	r2, #0
 800492e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004932:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004936:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800493a:	460b      	mov	r3, r1
 800493c:	18db      	adds	r3, r3, r3
 800493e:	653b      	str	r3, [r7, #80]	@ 0x50
 8004940:	4613      	mov	r3, r2
 8004942:	eb42 0303 	adc.w	r3, r2, r3
 8004946:	657b      	str	r3, [r7, #84]	@ 0x54
 8004948:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800494c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004950:	f7fb fee2 	bl	8000718 <__aeabi_uldivmod>
 8004954:	4602      	mov	r2, r0
 8004956:	460b      	mov	r3, r1
 8004958:	4b61      	ldr	r3, [pc, #388]	@ (8004ae0 <UART_SetConfig+0x2d4>)
 800495a:	fba3 2302 	umull	r2, r3, r3, r2
 800495e:	095b      	lsrs	r3, r3, #5
 8004960:	011c      	lsls	r4, r3, #4
 8004962:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004966:	2200      	movs	r2, #0
 8004968:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800496c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004970:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004974:	4642      	mov	r2, r8
 8004976:	464b      	mov	r3, r9
 8004978:	1891      	adds	r1, r2, r2
 800497a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800497c:	415b      	adcs	r3, r3
 800497e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004980:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004984:	4641      	mov	r1, r8
 8004986:	eb12 0a01 	adds.w	sl, r2, r1
 800498a:	4649      	mov	r1, r9
 800498c:	eb43 0b01 	adc.w	fp, r3, r1
 8004990:	f04f 0200 	mov.w	r2, #0
 8004994:	f04f 0300 	mov.w	r3, #0
 8004998:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800499c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80049a0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80049a4:	4692      	mov	sl, r2
 80049a6:	469b      	mov	fp, r3
 80049a8:	4643      	mov	r3, r8
 80049aa:	eb1a 0303 	adds.w	r3, sl, r3
 80049ae:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80049b2:	464b      	mov	r3, r9
 80049b4:	eb4b 0303 	adc.w	r3, fp, r3
 80049b8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80049bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049c0:	685b      	ldr	r3, [r3, #4]
 80049c2:	2200      	movs	r2, #0
 80049c4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80049c8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80049cc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80049d0:	460b      	mov	r3, r1
 80049d2:	18db      	adds	r3, r3, r3
 80049d4:	643b      	str	r3, [r7, #64]	@ 0x40
 80049d6:	4613      	mov	r3, r2
 80049d8:	eb42 0303 	adc.w	r3, r2, r3
 80049dc:	647b      	str	r3, [r7, #68]	@ 0x44
 80049de:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80049e2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80049e6:	f7fb fe97 	bl	8000718 <__aeabi_uldivmod>
 80049ea:	4602      	mov	r2, r0
 80049ec:	460b      	mov	r3, r1
 80049ee:	4611      	mov	r1, r2
 80049f0:	4b3b      	ldr	r3, [pc, #236]	@ (8004ae0 <UART_SetConfig+0x2d4>)
 80049f2:	fba3 2301 	umull	r2, r3, r3, r1
 80049f6:	095b      	lsrs	r3, r3, #5
 80049f8:	2264      	movs	r2, #100	@ 0x64
 80049fa:	fb02 f303 	mul.w	r3, r2, r3
 80049fe:	1acb      	subs	r3, r1, r3
 8004a00:	00db      	lsls	r3, r3, #3
 8004a02:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004a06:	4b36      	ldr	r3, [pc, #216]	@ (8004ae0 <UART_SetConfig+0x2d4>)
 8004a08:	fba3 2302 	umull	r2, r3, r3, r2
 8004a0c:	095b      	lsrs	r3, r3, #5
 8004a0e:	005b      	lsls	r3, r3, #1
 8004a10:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004a14:	441c      	add	r4, r3
 8004a16:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004a20:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004a24:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004a28:	4642      	mov	r2, r8
 8004a2a:	464b      	mov	r3, r9
 8004a2c:	1891      	adds	r1, r2, r2
 8004a2e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004a30:	415b      	adcs	r3, r3
 8004a32:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004a34:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004a38:	4641      	mov	r1, r8
 8004a3a:	1851      	adds	r1, r2, r1
 8004a3c:	6339      	str	r1, [r7, #48]	@ 0x30
 8004a3e:	4649      	mov	r1, r9
 8004a40:	414b      	adcs	r3, r1
 8004a42:	637b      	str	r3, [r7, #52]	@ 0x34
 8004a44:	f04f 0200 	mov.w	r2, #0
 8004a48:	f04f 0300 	mov.w	r3, #0
 8004a4c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004a50:	4659      	mov	r1, fp
 8004a52:	00cb      	lsls	r3, r1, #3
 8004a54:	4651      	mov	r1, sl
 8004a56:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004a5a:	4651      	mov	r1, sl
 8004a5c:	00ca      	lsls	r2, r1, #3
 8004a5e:	4610      	mov	r0, r2
 8004a60:	4619      	mov	r1, r3
 8004a62:	4603      	mov	r3, r0
 8004a64:	4642      	mov	r2, r8
 8004a66:	189b      	adds	r3, r3, r2
 8004a68:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004a6c:	464b      	mov	r3, r9
 8004a6e:	460a      	mov	r2, r1
 8004a70:	eb42 0303 	adc.w	r3, r2, r3
 8004a74:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004a78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a7c:	685b      	ldr	r3, [r3, #4]
 8004a7e:	2200      	movs	r2, #0
 8004a80:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004a84:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004a88:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004a8c:	460b      	mov	r3, r1
 8004a8e:	18db      	adds	r3, r3, r3
 8004a90:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004a92:	4613      	mov	r3, r2
 8004a94:	eb42 0303 	adc.w	r3, r2, r3
 8004a98:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004a9a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004a9e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004aa2:	f7fb fe39 	bl	8000718 <__aeabi_uldivmod>
 8004aa6:	4602      	mov	r2, r0
 8004aa8:	460b      	mov	r3, r1
 8004aaa:	4b0d      	ldr	r3, [pc, #52]	@ (8004ae0 <UART_SetConfig+0x2d4>)
 8004aac:	fba3 1302 	umull	r1, r3, r3, r2
 8004ab0:	095b      	lsrs	r3, r3, #5
 8004ab2:	2164      	movs	r1, #100	@ 0x64
 8004ab4:	fb01 f303 	mul.w	r3, r1, r3
 8004ab8:	1ad3      	subs	r3, r2, r3
 8004aba:	00db      	lsls	r3, r3, #3
 8004abc:	3332      	adds	r3, #50	@ 0x32
 8004abe:	4a08      	ldr	r2, [pc, #32]	@ (8004ae0 <UART_SetConfig+0x2d4>)
 8004ac0:	fba2 2303 	umull	r2, r3, r2, r3
 8004ac4:	095b      	lsrs	r3, r3, #5
 8004ac6:	f003 0207 	and.w	r2, r3, #7
 8004aca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	4422      	add	r2, r4
 8004ad2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004ad4:	e106      	b.n	8004ce4 <UART_SetConfig+0x4d8>
 8004ad6:	bf00      	nop
 8004ad8:	40011000 	.word	0x40011000
 8004adc:	40011400 	.word	0x40011400
 8004ae0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004ae4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004ae8:	2200      	movs	r2, #0
 8004aea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004aee:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004af2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004af6:	4642      	mov	r2, r8
 8004af8:	464b      	mov	r3, r9
 8004afa:	1891      	adds	r1, r2, r2
 8004afc:	6239      	str	r1, [r7, #32]
 8004afe:	415b      	adcs	r3, r3
 8004b00:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b02:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004b06:	4641      	mov	r1, r8
 8004b08:	1854      	adds	r4, r2, r1
 8004b0a:	4649      	mov	r1, r9
 8004b0c:	eb43 0501 	adc.w	r5, r3, r1
 8004b10:	f04f 0200 	mov.w	r2, #0
 8004b14:	f04f 0300 	mov.w	r3, #0
 8004b18:	00eb      	lsls	r3, r5, #3
 8004b1a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004b1e:	00e2      	lsls	r2, r4, #3
 8004b20:	4614      	mov	r4, r2
 8004b22:	461d      	mov	r5, r3
 8004b24:	4643      	mov	r3, r8
 8004b26:	18e3      	adds	r3, r4, r3
 8004b28:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004b2c:	464b      	mov	r3, r9
 8004b2e:	eb45 0303 	adc.w	r3, r5, r3
 8004b32:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004b36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b3a:	685b      	ldr	r3, [r3, #4]
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004b42:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004b46:	f04f 0200 	mov.w	r2, #0
 8004b4a:	f04f 0300 	mov.w	r3, #0
 8004b4e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004b52:	4629      	mov	r1, r5
 8004b54:	008b      	lsls	r3, r1, #2
 8004b56:	4621      	mov	r1, r4
 8004b58:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004b5c:	4621      	mov	r1, r4
 8004b5e:	008a      	lsls	r2, r1, #2
 8004b60:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004b64:	f7fb fdd8 	bl	8000718 <__aeabi_uldivmod>
 8004b68:	4602      	mov	r2, r0
 8004b6a:	460b      	mov	r3, r1
 8004b6c:	4b60      	ldr	r3, [pc, #384]	@ (8004cf0 <UART_SetConfig+0x4e4>)
 8004b6e:	fba3 2302 	umull	r2, r3, r3, r2
 8004b72:	095b      	lsrs	r3, r3, #5
 8004b74:	011c      	lsls	r4, r3, #4
 8004b76:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004b80:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004b84:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004b88:	4642      	mov	r2, r8
 8004b8a:	464b      	mov	r3, r9
 8004b8c:	1891      	adds	r1, r2, r2
 8004b8e:	61b9      	str	r1, [r7, #24]
 8004b90:	415b      	adcs	r3, r3
 8004b92:	61fb      	str	r3, [r7, #28]
 8004b94:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004b98:	4641      	mov	r1, r8
 8004b9a:	1851      	adds	r1, r2, r1
 8004b9c:	6139      	str	r1, [r7, #16]
 8004b9e:	4649      	mov	r1, r9
 8004ba0:	414b      	adcs	r3, r1
 8004ba2:	617b      	str	r3, [r7, #20]
 8004ba4:	f04f 0200 	mov.w	r2, #0
 8004ba8:	f04f 0300 	mov.w	r3, #0
 8004bac:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004bb0:	4659      	mov	r1, fp
 8004bb2:	00cb      	lsls	r3, r1, #3
 8004bb4:	4651      	mov	r1, sl
 8004bb6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004bba:	4651      	mov	r1, sl
 8004bbc:	00ca      	lsls	r2, r1, #3
 8004bbe:	4610      	mov	r0, r2
 8004bc0:	4619      	mov	r1, r3
 8004bc2:	4603      	mov	r3, r0
 8004bc4:	4642      	mov	r2, r8
 8004bc6:	189b      	adds	r3, r3, r2
 8004bc8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004bcc:	464b      	mov	r3, r9
 8004bce:	460a      	mov	r2, r1
 8004bd0:	eb42 0303 	adc.w	r3, r2, r3
 8004bd4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004bd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bdc:	685b      	ldr	r3, [r3, #4]
 8004bde:	2200      	movs	r2, #0
 8004be0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004be2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004be4:	f04f 0200 	mov.w	r2, #0
 8004be8:	f04f 0300 	mov.w	r3, #0
 8004bec:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004bf0:	4649      	mov	r1, r9
 8004bf2:	008b      	lsls	r3, r1, #2
 8004bf4:	4641      	mov	r1, r8
 8004bf6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004bfa:	4641      	mov	r1, r8
 8004bfc:	008a      	lsls	r2, r1, #2
 8004bfe:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004c02:	f7fb fd89 	bl	8000718 <__aeabi_uldivmod>
 8004c06:	4602      	mov	r2, r0
 8004c08:	460b      	mov	r3, r1
 8004c0a:	4611      	mov	r1, r2
 8004c0c:	4b38      	ldr	r3, [pc, #224]	@ (8004cf0 <UART_SetConfig+0x4e4>)
 8004c0e:	fba3 2301 	umull	r2, r3, r3, r1
 8004c12:	095b      	lsrs	r3, r3, #5
 8004c14:	2264      	movs	r2, #100	@ 0x64
 8004c16:	fb02 f303 	mul.w	r3, r2, r3
 8004c1a:	1acb      	subs	r3, r1, r3
 8004c1c:	011b      	lsls	r3, r3, #4
 8004c1e:	3332      	adds	r3, #50	@ 0x32
 8004c20:	4a33      	ldr	r2, [pc, #204]	@ (8004cf0 <UART_SetConfig+0x4e4>)
 8004c22:	fba2 2303 	umull	r2, r3, r2, r3
 8004c26:	095b      	lsrs	r3, r3, #5
 8004c28:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004c2c:	441c      	add	r4, r3
 8004c2e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004c32:	2200      	movs	r2, #0
 8004c34:	673b      	str	r3, [r7, #112]	@ 0x70
 8004c36:	677a      	str	r2, [r7, #116]	@ 0x74
 8004c38:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004c3c:	4642      	mov	r2, r8
 8004c3e:	464b      	mov	r3, r9
 8004c40:	1891      	adds	r1, r2, r2
 8004c42:	60b9      	str	r1, [r7, #8]
 8004c44:	415b      	adcs	r3, r3
 8004c46:	60fb      	str	r3, [r7, #12]
 8004c48:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004c4c:	4641      	mov	r1, r8
 8004c4e:	1851      	adds	r1, r2, r1
 8004c50:	6039      	str	r1, [r7, #0]
 8004c52:	4649      	mov	r1, r9
 8004c54:	414b      	adcs	r3, r1
 8004c56:	607b      	str	r3, [r7, #4]
 8004c58:	f04f 0200 	mov.w	r2, #0
 8004c5c:	f04f 0300 	mov.w	r3, #0
 8004c60:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004c64:	4659      	mov	r1, fp
 8004c66:	00cb      	lsls	r3, r1, #3
 8004c68:	4651      	mov	r1, sl
 8004c6a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004c6e:	4651      	mov	r1, sl
 8004c70:	00ca      	lsls	r2, r1, #3
 8004c72:	4610      	mov	r0, r2
 8004c74:	4619      	mov	r1, r3
 8004c76:	4603      	mov	r3, r0
 8004c78:	4642      	mov	r2, r8
 8004c7a:	189b      	adds	r3, r3, r2
 8004c7c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004c7e:	464b      	mov	r3, r9
 8004c80:	460a      	mov	r2, r1
 8004c82:	eb42 0303 	adc.w	r3, r2, r3
 8004c86:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004c88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c8c:	685b      	ldr	r3, [r3, #4]
 8004c8e:	2200      	movs	r2, #0
 8004c90:	663b      	str	r3, [r7, #96]	@ 0x60
 8004c92:	667a      	str	r2, [r7, #100]	@ 0x64
 8004c94:	f04f 0200 	mov.w	r2, #0
 8004c98:	f04f 0300 	mov.w	r3, #0
 8004c9c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004ca0:	4649      	mov	r1, r9
 8004ca2:	008b      	lsls	r3, r1, #2
 8004ca4:	4641      	mov	r1, r8
 8004ca6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004caa:	4641      	mov	r1, r8
 8004cac:	008a      	lsls	r2, r1, #2
 8004cae:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004cb2:	f7fb fd31 	bl	8000718 <__aeabi_uldivmod>
 8004cb6:	4602      	mov	r2, r0
 8004cb8:	460b      	mov	r3, r1
 8004cba:	4b0d      	ldr	r3, [pc, #52]	@ (8004cf0 <UART_SetConfig+0x4e4>)
 8004cbc:	fba3 1302 	umull	r1, r3, r3, r2
 8004cc0:	095b      	lsrs	r3, r3, #5
 8004cc2:	2164      	movs	r1, #100	@ 0x64
 8004cc4:	fb01 f303 	mul.w	r3, r1, r3
 8004cc8:	1ad3      	subs	r3, r2, r3
 8004cca:	011b      	lsls	r3, r3, #4
 8004ccc:	3332      	adds	r3, #50	@ 0x32
 8004cce:	4a08      	ldr	r2, [pc, #32]	@ (8004cf0 <UART_SetConfig+0x4e4>)
 8004cd0:	fba2 2303 	umull	r2, r3, r2, r3
 8004cd4:	095b      	lsrs	r3, r3, #5
 8004cd6:	f003 020f 	and.w	r2, r3, #15
 8004cda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	4422      	add	r2, r4
 8004ce2:	609a      	str	r2, [r3, #8]
}
 8004ce4:	bf00      	nop
 8004ce6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004cea:	46bd      	mov	sp, r7
 8004cec:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004cf0:	51eb851f 	.word	0x51eb851f

08004cf4 <siprintf>:
 8004cf4:	b40e      	push	{r1, r2, r3}
 8004cf6:	b500      	push	{lr}
 8004cf8:	b09c      	sub	sp, #112	@ 0x70
 8004cfa:	ab1d      	add	r3, sp, #116	@ 0x74
 8004cfc:	9002      	str	r0, [sp, #8]
 8004cfe:	9006      	str	r0, [sp, #24]
 8004d00:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004d04:	4809      	ldr	r0, [pc, #36]	@ (8004d2c <siprintf+0x38>)
 8004d06:	9107      	str	r1, [sp, #28]
 8004d08:	9104      	str	r1, [sp, #16]
 8004d0a:	4909      	ldr	r1, [pc, #36]	@ (8004d30 <siprintf+0x3c>)
 8004d0c:	f853 2b04 	ldr.w	r2, [r3], #4
 8004d10:	9105      	str	r1, [sp, #20]
 8004d12:	6800      	ldr	r0, [r0, #0]
 8004d14:	9301      	str	r3, [sp, #4]
 8004d16:	a902      	add	r1, sp, #8
 8004d18:	f000 f9a2 	bl	8005060 <_svfiprintf_r>
 8004d1c:	9b02      	ldr	r3, [sp, #8]
 8004d1e:	2200      	movs	r2, #0
 8004d20:	701a      	strb	r2, [r3, #0]
 8004d22:	b01c      	add	sp, #112	@ 0x70
 8004d24:	f85d eb04 	ldr.w	lr, [sp], #4
 8004d28:	b003      	add	sp, #12
 8004d2a:	4770      	bx	lr
 8004d2c:	20000010 	.word	0x20000010
 8004d30:	ffff0208 	.word	0xffff0208

08004d34 <memset>:
 8004d34:	4402      	add	r2, r0
 8004d36:	4603      	mov	r3, r0
 8004d38:	4293      	cmp	r3, r2
 8004d3a:	d100      	bne.n	8004d3e <memset+0xa>
 8004d3c:	4770      	bx	lr
 8004d3e:	f803 1b01 	strb.w	r1, [r3], #1
 8004d42:	e7f9      	b.n	8004d38 <memset+0x4>

08004d44 <__errno>:
 8004d44:	4b01      	ldr	r3, [pc, #4]	@ (8004d4c <__errno+0x8>)
 8004d46:	6818      	ldr	r0, [r3, #0]
 8004d48:	4770      	bx	lr
 8004d4a:	bf00      	nop
 8004d4c:	20000010 	.word	0x20000010

08004d50 <__libc_init_array>:
 8004d50:	b570      	push	{r4, r5, r6, lr}
 8004d52:	4d0d      	ldr	r5, [pc, #52]	@ (8004d88 <__libc_init_array+0x38>)
 8004d54:	4c0d      	ldr	r4, [pc, #52]	@ (8004d8c <__libc_init_array+0x3c>)
 8004d56:	1b64      	subs	r4, r4, r5
 8004d58:	10a4      	asrs	r4, r4, #2
 8004d5a:	2600      	movs	r6, #0
 8004d5c:	42a6      	cmp	r6, r4
 8004d5e:	d109      	bne.n	8004d74 <__libc_init_array+0x24>
 8004d60:	4d0b      	ldr	r5, [pc, #44]	@ (8004d90 <__libc_init_array+0x40>)
 8004d62:	4c0c      	ldr	r4, [pc, #48]	@ (8004d94 <__libc_init_array+0x44>)
 8004d64:	f000 fc66 	bl	8005634 <_init>
 8004d68:	1b64      	subs	r4, r4, r5
 8004d6a:	10a4      	asrs	r4, r4, #2
 8004d6c:	2600      	movs	r6, #0
 8004d6e:	42a6      	cmp	r6, r4
 8004d70:	d105      	bne.n	8004d7e <__libc_init_array+0x2e>
 8004d72:	bd70      	pop	{r4, r5, r6, pc}
 8004d74:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d78:	4798      	blx	r3
 8004d7a:	3601      	adds	r6, #1
 8004d7c:	e7ee      	b.n	8004d5c <__libc_init_array+0xc>
 8004d7e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d82:	4798      	blx	r3
 8004d84:	3601      	adds	r6, #1
 8004d86:	e7f2      	b.n	8004d6e <__libc_init_array+0x1e>
 8004d88:	080056ec 	.word	0x080056ec
 8004d8c:	080056ec 	.word	0x080056ec
 8004d90:	080056ec 	.word	0x080056ec
 8004d94:	080056f0 	.word	0x080056f0

08004d98 <__retarget_lock_acquire_recursive>:
 8004d98:	4770      	bx	lr

08004d9a <__retarget_lock_release_recursive>:
 8004d9a:	4770      	bx	lr

08004d9c <memcpy>:
 8004d9c:	440a      	add	r2, r1
 8004d9e:	4291      	cmp	r1, r2
 8004da0:	f100 33ff 	add.w	r3, r0, #4294967295
 8004da4:	d100      	bne.n	8004da8 <memcpy+0xc>
 8004da6:	4770      	bx	lr
 8004da8:	b510      	push	{r4, lr}
 8004daa:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004dae:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004db2:	4291      	cmp	r1, r2
 8004db4:	d1f9      	bne.n	8004daa <memcpy+0xe>
 8004db6:	bd10      	pop	{r4, pc}

08004db8 <_free_r>:
 8004db8:	b538      	push	{r3, r4, r5, lr}
 8004dba:	4605      	mov	r5, r0
 8004dbc:	2900      	cmp	r1, #0
 8004dbe:	d041      	beq.n	8004e44 <_free_r+0x8c>
 8004dc0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004dc4:	1f0c      	subs	r4, r1, #4
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	bfb8      	it	lt
 8004dca:	18e4      	addlt	r4, r4, r3
 8004dcc:	f000 f8e0 	bl	8004f90 <__malloc_lock>
 8004dd0:	4a1d      	ldr	r2, [pc, #116]	@ (8004e48 <_free_r+0x90>)
 8004dd2:	6813      	ldr	r3, [r2, #0]
 8004dd4:	b933      	cbnz	r3, 8004de4 <_free_r+0x2c>
 8004dd6:	6063      	str	r3, [r4, #4]
 8004dd8:	6014      	str	r4, [r2, #0]
 8004dda:	4628      	mov	r0, r5
 8004ddc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004de0:	f000 b8dc 	b.w	8004f9c <__malloc_unlock>
 8004de4:	42a3      	cmp	r3, r4
 8004de6:	d908      	bls.n	8004dfa <_free_r+0x42>
 8004de8:	6820      	ldr	r0, [r4, #0]
 8004dea:	1821      	adds	r1, r4, r0
 8004dec:	428b      	cmp	r3, r1
 8004dee:	bf01      	itttt	eq
 8004df0:	6819      	ldreq	r1, [r3, #0]
 8004df2:	685b      	ldreq	r3, [r3, #4]
 8004df4:	1809      	addeq	r1, r1, r0
 8004df6:	6021      	streq	r1, [r4, #0]
 8004df8:	e7ed      	b.n	8004dd6 <_free_r+0x1e>
 8004dfa:	461a      	mov	r2, r3
 8004dfc:	685b      	ldr	r3, [r3, #4]
 8004dfe:	b10b      	cbz	r3, 8004e04 <_free_r+0x4c>
 8004e00:	42a3      	cmp	r3, r4
 8004e02:	d9fa      	bls.n	8004dfa <_free_r+0x42>
 8004e04:	6811      	ldr	r1, [r2, #0]
 8004e06:	1850      	adds	r0, r2, r1
 8004e08:	42a0      	cmp	r0, r4
 8004e0a:	d10b      	bne.n	8004e24 <_free_r+0x6c>
 8004e0c:	6820      	ldr	r0, [r4, #0]
 8004e0e:	4401      	add	r1, r0
 8004e10:	1850      	adds	r0, r2, r1
 8004e12:	4283      	cmp	r3, r0
 8004e14:	6011      	str	r1, [r2, #0]
 8004e16:	d1e0      	bne.n	8004dda <_free_r+0x22>
 8004e18:	6818      	ldr	r0, [r3, #0]
 8004e1a:	685b      	ldr	r3, [r3, #4]
 8004e1c:	6053      	str	r3, [r2, #4]
 8004e1e:	4408      	add	r0, r1
 8004e20:	6010      	str	r0, [r2, #0]
 8004e22:	e7da      	b.n	8004dda <_free_r+0x22>
 8004e24:	d902      	bls.n	8004e2c <_free_r+0x74>
 8004e26:	230c      	movs	r3, #12
 8004e28:	602b      	str	r3, [r5, #0]
 8004e2a:	e7d6      	b.n	8004dda <_free_r+0x22>
 8004e2c:	6820      	ldr	r0, [r4, #0]
 8004e2e:	1821      	adds	r1, r4, r0
 8004e30:	428b      	cmp	r3, r1
 8004e32:	bf04      	itt	eq
 8004e34:	6819      	ldreq	r1, [r3, #0]
 8004e36:	685b      	ldreq	r3, [r3, #4]
 8004e38:	6063      	str	r3, [r4, #4]
 8004e3a:	bf04      	itt	eq
 8004e3c:	1809      	addeq	r1, r1, r0
 8004e3e:	6021      	streq	r1, [r4, #0]
 8004e40:	6054      	str	r4, [r2, #4]
 8004e42:	e7ca      	b.n	8004dda <_free_r+0x22>
 8004e44:	bd38      	pop	{r3, r4, r5, pc}
 8004e46:	bf00      	nop
 8004e48:	200002d0 	.word	0x200002d0

08004e4c <sbrk_aligned>:
 8004e4c:	b570      	push	{r4, r5, r6, lr}
 8004e4e:	4e0f      	ldr	r6, [pc, #60]	@ (8004e8c <sbrk_aligned+0x40>)
 8004e50:	460c      	mov	r4, r1
 8004e52:	6831      	ldr	r1, [r6, #0]
 8004e54:	4605      	mov	r5, r0
 8004e56:	b911      	cbnz	r1, 8004e5e <sbrk_aligned+0x12>
 8004e58:	f000 fba6 	bl	80055a8 <_sbrk_r>
 8004e5c:	6030      	str	r0, [r6, #0]
 8004e5e:	4621      	mov	r1, r4
 8004e60:	4628      	mov	r0, r5
 8004e62:	f000 fba1 	bl	80055a8 <_sbrk_r>
 8004e66:	1c43      	adds	r3, r0, #1
 8004e68:	d103      	bne.n	8004e72 <sbrk_aligned+0x26>
 8004e6a:	f04f 34ff 	mov.w	r4, #4294967295
 8004e6e:	4620      	mov	r0, r4
 8004e70:	bd70      	pop	{r4, r5, r6, pc}
 8004e72:	1cc4      	adds	r4, r0, #3
 8004e74:	f024 0403 	bic.w	r4, r4, #3
 8004e78:	42a0      	cmp	r0, r4
 8004e7a:	d0f8      	beq.n	8004e6e <sbrk_aligned+0x22>
 8004e7c:	1a21      	subs	r1, r4, r0
 8004e7e:	4628      	mov	r0, r5
 8004e80:	f000 fb92 	bl	80055a8 <_sbrk_r>
 8004e84:	3001      	adds	r0, #1
 8004e86:	d1f2      	bne.n	8004e6e <sbrk_aligned+0x22>
 8004e88:	e7ef      	b.n	8004e6a <sbrk_aligned+0x1e>
 8004e8a:	bf00      	nop
 8004e8c:	200002cc 	.word	0x200002cc

08004e90 <_malloc_r>:
 8004e90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004e94:	1ccd      	adds	r5, r1, #3
 8004e96:	f025 0503 	bic.w	r5, r5, #3
 8004e9a:	3508      	adds	r5, #8
 8004e9c:	2d0c      	cmp	r5, #12
 8004e9e:	bf38      	it	cc
 8004ea0:	250c      	movcc	r5, #12
 8004ea2:	2d00      	cmp	r5, #0
 8004ea4:	4606      	mov	r6, r0
 8004ea6:	db01      	blt.n	8004eac <_malloc_r+0x1c>
 8004ea8:	42a9      	cmp	r1, r5
 8004eaa:	d904      	bls.n	8004eb6 <_malloc_r+0x26>
 8004eac:	230c      	movs	r3, #12
 8004eae:	6033      	str	r3, [r6, #0]
 8004eb0:	2000      	movs	r0, #0
 8004eb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004eb6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004f8c <_malloc_r+0xfc>
 8004eba:	f000 f869 	bl	8004f90 <__malloc_lock>
 8004ebe:	f8d8 3000 	ldr.w	r3, [r8]
 8004ec2:	461c      	mov	r4, r3
 8004ec4:	bb44      	cbnz	r4, 8004f18 <_malloc_r+0x88>
 8004ec6:	4629      	mov	r1, r5
 8004ec8:	4630      	mov	r0, r6
 8004eca:	f7ff ffbf 	bl	8004e4c <sbrk_aligned>
 8004ece:	1c43      	adds	r3, r0, #1
 8004ed0:	4604      	mov	r4, r0
 8004ed2:	d158      	bne.n	8004f86 <_malloc_r+0xf6>
 8004ed4:	f8d8 4000 	ldr.w	r4, [r8]
 8004ed8:	4627      	mov	r7, r4
 8004eda:	2f00      	cmp	r7, #0
 8004edc:	d143      	bne.n	8004f66 <_malloc_r+0xd6>
 8004ede:	2c00      	cmp	r4, #0
 8004ee0:	d04b      	beq.n	8004f7a <_malloc_r+0xea>
 8004ee2:	6823      	ldr	r3, [r4, #0]
 8004ee4:	4639      	mov	r1, r7
 8004ee6:	4630      	mov	r0, r6
 8004ee8:	eb04 0903 	add.w	r9, r4, r3
 8004eec:	f000 fb5c 	bl	80055a8 <_sbrk_r>
 8004ef0:	4581      	cmp	r9, r0
 8004ef2:	d142      	bne.n	8004f7a <_malloc_r+0xea>
 8004ef4:	6821      	ldr	r1, [r4, #0]
 8004ef6:	1a6d      	subs	r5, r5, r1
 8004ef8:	4629      	mov	r1, r5
 8004efa:	4630      	mov	r0, r6
 8004efc:	f7ff ffa6 	bl	8004e4c <sbrk_aligned>
 8004f00:	3001      	adds	r0, #1
 8004f02:	d03a      	beq.n	8004f7a <_malloc_r+0xea>
 8004f04:	6823      	ldr	r3, [r4, #0]
 8004f06:	442b      	add	r3, r5
 8004f08:	6023      	str	r3, [r4, #0]
 8004f0a:	f8d8 3000 	ldr.w	r3, [r8]
 8004f0e:	685a      	ldr	r2, [r3, #4]
 8004f10:	bb62      	cbnz	r2, 8004f6c <_malloc_r+0xdc>
 8004f12:	f8c8 7000 	str.w	r7, [r8]
 8004f16:	e00f      	b.n	8004f38 <_malloc_r+0xa8>
 8004f18:	6822      	ldr	r2, [r4, #0]
 8004f1a:	1b52      	subs	r2, r2, r5
 8004f1c:	d420      	bmi.n	8004f60 <_malloc_r+0xd0>
 8004f1e:	2a0b      	cmp	r2, #11
 8004f20:	d917      	bls.n	8004f52 <_malloc_r+0xc2>
 8004f22:	1961      	adds	r1, r4, r5
 8004f24:	42a3      	cmp	r3, r4
 8004f26:	6025      	str	r5, [r4, #0]
 8004f28:	bf18      	it	ne
 8004f2a:	6059      	strne	r1, [r3, #4]
 8004f2c:	6863      	ldr	r3, [r4, #4]
 8004f2e:	bf08      	it	eq
 8004f30:	f8c8 1000 	streq.w	r1, [r8]
 8004f34:	5162      	str	r2, [r4, r5]
 8004f36:	604b      	str	r3, [r1, #4]
 8004f38:	4630      	mov	r0, r6
 8004f3a:	f000 f82f 	bl	8004f9c <__malloc_unlock>
 8004f3e:	f104 000b 	add.w	r0, r4, #11
 8004f42:	1d23      	adds	r3, r4, #4
 8004f44:	f020 0007 	bic.w	r0, r0, #7
 8004f48:	1ac2      	subs	r2, r0, r3
 8004f4a:	bf1c      	itt	ne
 8004f4c:	1a1b      	subne	r3, r3, r0
 8004f4e:	50a3      	strne	r3, [r4, r2]
 8004f50:	e7af      	b.n	8004eb2 <_malloc_r+0x22>
 8004f52:	6862      	ldr	r2, [r4, #4]
 8004f54:	42a3      	cmp	r3, r4
 8004f56:	bf0c      	ite	eq
 8004f58:	f8c8 2000 	streq.w	r2, [r8]
 8004f5c:	605a      	strne	r2, [r3, #4]
 8004f5e:	e7eb      	b.n	8004f38 <_malloc_r+0xa8>
 8004f60:	4623      	mov	r3, r4
 8004f62:	6864      	ldr	r4, [r4, #4]
 8004f64:	e7ae      	b.n	8004ec4 <_malloc_r+0x34>
 8004f66:	463c      	mov	r4, r7
 8004f68:	687f      	ldr	r7, [r7, #4]
 8004f6a:	e7b6      	b.n	8004eda <_malloc_r+0x4a>
 8004f6c:	461a      	mov	r2, r3
 8004f6e:	685b      	ldr	r3, [r3, #4]
 8004f70:	42a3      	cmp	r3, r4
 8004f72:	d1fb      	bne.n	8004f6c <_malloc_r+0xdc>
 8004f74:	2300      	movs	r3, #0
 8004f76:	6053      	str	r3, [r2, #4]
 8004f78:	e7de      	b.n	8004f38 <_malloc_r+0xa8>
 8004f7a:	230c      	movs	r3, #12
 8004f7c:	6033      	str	r3, [r6, #0]
 8004f7e:	4630      	mov	r0, r6
 8004f80:	f000 f80c 	bl	8004f9c <__malloc_unlock>
 8004f84:	e794      	b.n	8004eb0 <_malloc_r+0x20>
 8004f86:	6005      	str	r5, [r0, #0]
 8004f88:	e7d6      	b.n	8004f38 <_malloc_r+0xa8>
 8004f8a:	bf00      	nop
 8004f8c:	200002d0 	.word	0x200002d0

08004f90 <__malloc_lock>:
 8004f90:	4801      	ldr	r0, [pc, #4]	@ (8004f98 <__malloc_lock+0x8>)
 8004f92:	f7ff bf01 	b.w	8004d98 <__retarget_lock_acquire_recursive>
 8004f96:	bf00      	nop
 8004f98:	200002c8 	.word	0x200002c8

08004f9c <__malloc_unlock>:
 8004f9c:	4801      	ldr	r0, [pc, #4]	@ (8004fa4 <__malloc_unlock+0x8>)
 8004f9e:	f7ff befc 	b.w	8004d9a <__retarget_lock_release_recursive>
 8004fa2:	bf00      	nop
 8004fa4:	200002c8 	.word	0x200002c8

08004fa8 <__ssputs_r>:
 8004fa8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004fac:	688e      	ldr	r6, [r1, #8]
 8004fae:	461f      	mov	r7, r3
 8004fb0:	42be      	cmp	r6, r7
 8004fb2:	680b      	ldr	r3, [r1, #0]
 8004fb4:	4682      	mov	sl, r0
 8004fb6:	460c      	mov	r4, r1
 8004fb8:	4690      	mov	r8, r2
 8004fba:	d82d      	bhi.n	8005018 <__ssputs_r+0x70>
 8004fbc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004fc0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004fc4:	d026      	beq.n	8005014 <__ssputs_r+0x6c>
 8004fc6:	6965      	ldr	r5, [r4, #20]
 8004fc8:	6909      	ldr	r1, [r1, #16]
 8004fca:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004fce:	eba3 0901 	sub.w	r9, r3, r1
 8004fd2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004fd6:	1c7b      	adds	r3, r7, #1
 8004fd8:	444b      	add	r3, r9
 8004fda:	106d      	asrs	r5, r5, #1
 8004fdc:	429d      	cmp	r5, r3
 8004fde:	bf38      	it	cc
 8004fe0:	461d      	movcc	r5, r3
 8004fe2:	0553      	lsls	r3, r2, #21
 8004fe4:	d527      	bpl.n	8005036 <__ssputs_r+0x8e>
 8004fe6:	4629      	mov	r1, r5
 8004fe8:	f7ff ff52 	bl	8004e90 <_malloc_r>
 8004fec:	4606      	mov	r6, r0
 8004fee:	b360      	cbz	r0, 800504a <__ssputs_r+0xa2>
 8004ff0:	6921      	ldr	r1, [r4, #16]
 8004ff2:	464a      	mov	r2, r9
 8004ff4:	f7ff fed2 	bl	8004d9c <memcpy>
 8004ff8:	89a3      	ldrh	r3, [r4, #12]
 8004ffa:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004ffe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005002:	81a3      	strh	r3, [r4, #12]
 8005004:	6126      	str	r6, [r4, #16]
 8005006:	6165      	str	r5, [r4, #20]
 8005008:	444e      	add	r6, r9
 800500a:	eba5 0509 	sub.w	r5, r5, r9
 800500e:	6026      	str	r6, [r4, #0]
 8005010:	60a5      	str	r5, [r4, #8]
 8005012:	463e      	mov	r6, r7
 8005014:	42be      	cmp	r6, r7
 8005016:	d900      	bls.n	800501a <__ssputs_r+0x72>
 8005018:	463e      	mov	r6, r7
 800501a:	6820      	ldr	r0, [r4, #0]
 800501c:	4632      	mov	r2, r6
 800501e:	4641      	mov	r1, r8
 8005020:	f000 faa8 	bl	8005574 <memmove>
 8005024:	68a3      	ldr	r3, [r4, #8]
 8005026:	1b9b      	subs	r3, r3, r6
 8005028:	60a3      	str	r3, [r4, #8]
 800502a:	6823      	ldr	r3, [r4, #0]
 800502c:	4433      	add	r3, r6
 800502e:	6023      	str	r3, [r4, #0]
 8005030:	2000      	movs	r0, #0
 8005032:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005036:	462a      	mov	r2, r5
 8005038:	f000 fac6 	bl	80055c8 <_realloc_r>
 800503c:	4606      	mov	r6, r0
 800503e:	2800      	cmp	r0, #0
 8005040:	d1e0      	bne.n	8005004 <__ssputs_r+0x5c>
 8005042:	6921      	ldr	r1, [r4, #16]
 8005044:	4650      	mov	r0, sl
 8005046:	f7ff feb7 	bl	8004db8 <_free_r>
 800504a:	230c      	movs	r3, #12
 800504c:	f8ca 3000 	str.w	r3, [sl]
 8005050:	89a3      	ldrh	r3, [r4, #12]
 8005052:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005056:	81a3      	strh	r3, [r4, #12]
 8005058:	f04f 30ff 	mov.w	r0, #4294967295
 800505c:	e7e9      	b.n	8005032 <__ssputs_r+0x8a>
	...

08005060 <_svfiprintf_r>:
 8005060:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005064:	4698      	mov	r8, r3
 8005066:	898b      	ldrh	r3, [r1, #12]
 8005068:	061b      	lsls	r3, r3, #24
 800506a:	b09d      	sub	sp, #116	@ 0x74
 800506c:	4607      	mov	r7, r0
 800506e:	460d      	mov	r5, r1
 8005070:	4614      	mov	r4, r2
 8005072:	d510      	bpl.n	8005096 <_svfiprintf_r+0x36>
 8005074:	690b      	ldr	r3, [r1, #16]
 8005076:	b973      	cbnz	r3, 8005096 <_svfiprintf_r+0x36>
 8005078:	2140      	movs	r1, #64	@ 0x40
 800507a:	f7ff ff09 	bl	8004e90 <_malloc_r>
 800507e:	6028      	str	r0, [r5, #0]
 8005080:	6128      	str	r0, [r5, #16]
 8005082:	b930      	cbnz	r0, 8005092 <_svfiprintf_r+0x32>
 8005084:	230c      	movs	r3, #12
 8005086:	603b      	str	r3, [r7, #0]
 8005088:	f04f 30ff 	mov.w	r0, #4294967295
 800508c:	b01d      	add	sp, #116	@ 0x74
 800508e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005092:	2340      	movs	r3, #64	@ 0x40
 8005094:	616b      	str	r3, [r5, #20]
 8005096:	2300      	movs	r3, #0
 8005098:	9309      	str	r3, [sp, #36]	@ 0x24
 800509a:	2320      	movs	r3, #32
 800509c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80050a0:	f8cd 800c 	str.w	r8, [sp, #12]
 80050a4:	2330      	movs	r3, #48	@ 0x30
 80050a6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005244 <_svfiprintf_r+0x1e4>
 80050aa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80050ae:	f04f 0901 	mov.w	r9, #1
 80050b2:	4623      	mov	r3, r4
 80050b4:	469a      	mov	sl, r3
 80050b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80050ba:	b10a      	cbz	r2, 80050c0 <_svfiprintf_r+0x60>
 80050bc:	2a25      	cmp	r2, #37	@ 0x25
 80050be:	d1f9      	bne.n	80050b4 <_svfiprintf_r+0x54>
 80050c0:	ebba 0b04 	subs.w	fp, sl, r4
 80050c4:	d00b      	beq.n	80050de <_svfiprintf_r+0x7e>
 80050c6:	465b      	mov	r3, fp
 80050c8:	4622      	mov	r2, r4
 80050ca:	4629      	mov	r1, r5
 80050cc:	4638      	mov	r0, r7
 80050ce:	f7ff ff6b 	bl	8004fa8 <__ssputs_r>
 80050d2:	3001      	adds	r0, #1
 80050d4:	f000 80a7 	beq.w	8005226 <_svfiprintf_r+0x1c6>
 80050d8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80050da:	445a      	add	r2, fp
 80050dc:	9209      	str	r2, [sp, #36]	@ 0x24
 80050de:	f89a 3000 	ldrb.w	r3, [sl]
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	f000 809f 	beq.w	8005226 <_svfiprintf_r+0x1c6>
 80050e8:	2300      	movs	r3, #0
 80050ea:	f04f 32ff 	mov.w	r2, #4294967295
 80050ee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80050f2:	f10a 0a01 	add.w	sl, sl, #1
 80050f6:	9304      	str	r3, [sp, #16]
 80050f8:	9307      	str	r3, [sp, #28]
 80050fa:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80050fe:	931a      	str	r3, [sp, #104]	@ 0x68
 8005100:	4654      	mov	r4, sl
 8005102:	2205      	movs	r2, #5
 8005104:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005108:	484e      	ldr	r0, [pc, #312]	@ (8005244 <_svfiprintf_r+0x1e4>)
 800510a:	f7fb f871 	bl	80001f0 <memchr>
 800510e:	9a04      	ldr	r2, [sp, #16]
 8005110:	b9d8      	cbnz	r0, 800514a <_svfiprintf_r+0xea>
 8005112:	06d0      	lsls	r0, r2, #27
 8005114:	bf44      	itt	mi
 8005116:	2320      	movmi	r3, #32
 8005118:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800511c:	0711      	lsls	r1, r2, #28
 800511e:	bf44      	itt	mi
 8005120:	232b      	movmi	r3, #43	@ 0x2b
 8005122:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005126:	f89a 3000 	ldrb.w	r3, [sl]
 800512a:	2b2a      	cmp	r3, #42	@ 0x2a
 800512c:	d015      	beq.n	800515a <_svfiprintf_r+0xfa>
 800512e:	9a07      	ldr	r2, [sp, #28]
 8005130:	4654      	mov	r4, sl
 8005132:	2000      	movs	r0, #0
 8005134:	f04f 0c0a 	mov.w	ip, #10
 8005138:	4621      	mov	r1, r4
 800513a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800513e:	3b30      	subs	r3, #48	@ 0x30
 8005140:	2b09      	cmp	r3, #9
 8005142:	d94b      	bls.n	80051dc <_svfiprintf_r+0x17c>
 8005144:	b1b0      	cbz	r0, 8005174 <_svfiprintf_r+0x114>
 8005146:	9207      	str	r2, [sp, #28]
 8005148:	e014      	b.n	8005174 <_svfiprintf_r+0x114>
 800514a:	eba0 0308 	sub.w	r3, r0, r8
 800514e:	fa09 f303 	lsl.w	r3, r9, r3
 8005152:	4313      	orrs	r3, r2
 8005154:	9304      	str	r3, [sp, #16]
 8005156:	46a2      	mov	sl, r4
 8005158:	e7d2      	b.n	8005100 <_svfiprintf_r+0xa0>
 800515a:	9b03      	ldr	r3, [sp, #12]
 800515c:	1d19      	adds	r1, r3, #4
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	9103      	str	r1, [sp, #12]
 8005162:	2b00      	cmp	r3, #0
 8005164:	bfbb      	ittet	lt
 8005166:	425b      	neglt	r3, r3
 8005168:	f042 0202 	orrlt.w	r2, r2, #2
 800516c:	9307      	strge	r3, [sp, #28]
 800516e:	9307      	strlt	r3, [sp, #28]
 8005170:	bfb8      	it	lt
 8005172:	9204      	strlt	r2, [sp, #16]
 8005174:	7823      	ldrb	r3, [r4, #0]
 8005176:	2b2e      	cmp	r3, #46	@ 0x2e
 8005178:	d10a      	bne.n	8005190 <_svfiprintf_r+0x130>
 800517a:	7863      	ldrb	r3, [r4, #1]
 800517c:	2b2a      	cmp	r3, #42	@ 0x2a
 800517e:	d132      	bne.n	80051e6 <_svfiprintf_r+0x186>
 8005180:	9b03      	ldr	r3, [sp, #12]
 8005182:	1d1a      	adds	r2, r3, #4
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	9203      	str	r2, [sp, #12]
 8005188:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800518c:	3402      	adds	r4, #2
 800518e:	9305      	str	r3, [sp, #20]
 8005190:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005254 <_svfiprintf_r+0x1f4>
 8005194:	7821      	ldrb	r1, [r4, #0]
 8005196:	2203      	movs	r2, #3
 8005198:	4650      	mov	r0, sl
 800519a:	f7fb f829 	bl	80001f0 <memchr>
 800519e:	b138      	cbz	r0, 80051b0 <_svfiprintf_r+0x150>
 80051a0:	9b04      	ldr	r3, [sp, #16]
 80051a2:	eba0 000a 	sub.w	r0, r0, sl
 80051a6:	2240      	movs	r2, #64	@ 0x40
 80051a8:	4082      	lsls	r2, r0
 80051aa:	4313      	orrs	r3, r2
 80051ac:	3401      	adds	r4, #1
 80051ae:	9304      	str	r3, [sp, #16]
 80051b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80051b4:	4824      	ldr	r0, [pc, #144]	@ (8005248 <_svfiprintf_r+0x1e8>)
 80051b6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80051ba:	2206      	movs	r2, #6
 80051bc:	f7fb f818 	bl	80001f0 <memchr>
 80051c0:	2800      	cmp	r0, #0
 80051c2:	d036      	beq.n	8005232 <_svfiprintf_r+0x1d2>
 80051c4:	4b21      	ldr	r3, [pc, #132]	@ (800524c <_svfiprintf_r+0x1ec>)
 80051c6:	bb1b      	cbnz	r3, 8005210 <_svfiprintf_r+0x1b0>
 80051c8:	9b03      	ldr	r3, [sp, #12]
 80051ca:	3307      	adds	r3, #7
 80051cc:	f023 0307 	bic.w	r3, r3, #7
 80051d0:	3308      	adds	r3, #8
 80051d2:	9303      	str	r3, [sp, #12]
 80051d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80051d6:	4433      	add	r3, r6
 80051d8:	9309      	str	r3, [sp, #36]	@ 0x24
 80051da:	e76a      	b.n	80050b2 <_svfiprintf_r+0x52>
 80051dc:	fb0c 3202 	mla	r2, ip, r2, r3
 80051e0:	460c      	mov	r4, r1
 80051e2:	2001      	movs	r0, #1
 80051e4:	e7a8      	b.n	8005138 <_svfiprintf_r+0xd8>
 80051e6:	2300      	movs	r3, #0
 80051e8:	3401      	adds	r4, #1
 80051ea:	9305      	str	r3, [sp, #20]
 80051ec:	4619      	mov	r1, r3
 80051ee:	f04f 0c0a 	mov.w	ip, #10
 80051f2:	4620      	mov	r0, r4
 80051f4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80051f8:	3a30      	subs	r2, #48	@ 0x30
 80051fa:	2a09      	cmp	r2, #9
 80051fc:	d903      	bls.n	8005206 <_svfiprintf_r+0x1a6>
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d0c6      	beq.n	8005190 <_svfiprintf_r+0x130>
 8005202:	9105      	str	r1, [sp, #20]
 8005204:	e7c4      	b.n	8005190 <_svfiprintf_r+0x130>
 8005206:	fb0c 2101 	mla	r1, ip, r1, r2
 800520a:	4604      	mov	r4, r0
 800520c:	2301      	movs	r3, #1
 800520e:	e7f0      	b.n	80051f2 <_svfiprintf_r+0x192>
 8005210:	ab03      	add	r3, sp, #12
 8005212:	9300      	str	r3, [sp, #0]
 8005214:	462a      	mov	r2, r5
 8005216:	4b0e      	ldr	r3, [pc, #56]	@ (8005250 <_svfiprintf_r+0x1f0>)
 8005218:	a904      	add	r1, sp, #16
 800521a:	4638      	mov	r0, r7
 800521c:	f3af 8000 	nop.w
 8005220:	1c42      	adds	r2, r0, #1
 8005222:	4606      	mov	r6, r0
 8005224:	d1d6      	bne.n	80051d4 <_svfiprintf_r+0x174>
 8005226:	89ab      	ldrh	r3, [r5, #12]
 8005228:	065b      	lsls	r3, r3, #25
 800522a:	f53f af2d 	bmi.w	8005088 <_svfiprintf_r+0x28>
 800522e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005230:	e72c      	b.n	800508c <_svfiprintf_r+0x2c>
 8005232:	ab03      	add	r3, sp, #12
 8005234:	9300      	str	r3, [sp, #0]
 8005236:	462a      	mov	r2, r5
 8005238:	4b05      	ldr	r3, [pc, #20]	@ (8005250 <_svfiprintf_r+0x1f0>)
 800523a:	a904      	add	r1, sp, #16
 800523c:	4638      	mov	r0, r7
 800523e:	f000 f879 	bl	8005334 <_printf_i>
 8005242:	e7ed      	b.n	8005220 <_svfiprintf_r+0x1c0>
 8005244:	080056b0 	.word	0x080056b0
 8005248:	080056ba 	.word	0x080056ba
 800524c:	00000000 	.word	0x00000000
 8005250:	08004fa9 	.word	0x08004fa9
 8005254:	080056b6 	.word	0x080056b6

08005258 <_printf_common>:
 8005258:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800525c:	4616      	mov	r6, r2
 800525e:	4698      	mov	r8, r3
 8005260:	688a      	ldr	r2, [r1, #8]
 8005262:	690b      	ldr	r3, [r1, #16]
 8005264:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005268:	4293      	cmp	r3, r2
 800526a:	bfb8      	it	lt
 800526c:	4613      	movlt	r3, r2
 800526e:	6033      	str	r3, [r6, #0]
 8005270:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005274:	4607      	mov	r7, r0
 8005276:	460c      	mov	r4, r1
 8005278:	b10a      	cbz	r2, 800527e <_printf_common+0x26>
 800527a:	3301      	adds	r3, #1
 800527c:	6033      	str	r3, [r6, #0]
 800527e:	6823      	ldr	r3, [r4, #0]
 8005280:	0699      	lsls	r1, r3, #26
 8005282:	bf42      	ittt	mi
 8005284:	6833      	ldrmi	r3, [r6, #0]
 8005286:	3302      	addmi	r3, #2
 8005288:	6033      	strmi	r3, [r6, #0]
 800528a:	6825      	ldr	r5, [r4, #0]
 800528c:	f015 0506 	ands.w	r5, r5, #6
 8005290:	d106      	bne.n	80052a0 <_printf_common+0x48>
 8005292:	f104 0a19 	add.w	sl, r4, #25
 8005296:	68e3      	ldr	r3, [r4, #12]
 8005298:	6832      	ldr	r2, [r6, #0]
 800529a:	1a9b      	subs	r3, r3, r2
 800529c:	42ab      	cmp	r3, r5
 800529e:	dc26      	bgt.n	80052ee <_printf_common+0x96>
 80052a0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80052a4:	6822      	ldr	r2, [r4, #0]
 80052a6:	3b00      	subs	r3, #0
 80052a8:	bf18      	it	ne
 80052aa:	2301      	movne	r3, #1
 80052ac:	0692      	lsls	r2, r2, #26
 80052ae:	d42b      	bmi.n	8005308 <_printf_common+0xb0>
 80052b0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80052b4:	4641      	mov	r1, r8
 80052b6:	4638      	mov	r0, r7
 80052b8:	47c8      	blx	r9
 80052ba:	3001      	adds	r0, #1
 80052bc:	d01e      	beq.n	80052fc <_printf_common+0xa4>
 80052be:	6823      	ldr	r3, [r4, #0]
 80052c0:	6922      	ldr	r2, [r4, #16]
 80052c2:	f003 0306 	and.w	r3, r3, #6
 80052c6:	2b04      	cmp	r3, #4
 80052c8:	bf02      	ittt	eq
 80052ca:	68e5      	ldreq	r5, [r4, #12]
 80052cc:	6833      	ldreq	r3, [r6, #0]
 80052ce:	1aed      	subeq	r5, r5, r3
 80052d0:	68a3      	ldr	r3, [r4, #8]
 80052d2:	bf0c      	ite	eq
 80052d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80052d8:	2500      	movne	r5, #0
 80052da:	4293      	cmp	r3, r2
 80052dc:	bfc4      	itt	gt
 80052de:	1a9b      	subgt	r3, r3, r2
 80052e0:	18ed      	addgt	r5, r5, r3
 80052e2:	2600      	movs	r6, #0
 80052e4:	341a      	adds	r4, #26
 80052e6:	42b5      	cmp	r5, r6
 80052e8:	d11a      	bne.n	8005320 <_printf_common+0xc8>
 80052ea:	2000      	movs	r0, #0
 80052ec:	e008      	b.n	8005300 <_printf_common+0xa8>
 80052ee:	2301      	movs	r3, #1
 80052f0:	4652      	mov	r2, sl
 80052f2:	4641      	mov	r1, r8
 80052f4:	4638      	mov	r0, r7
 80052f6:	47c8      	blx	r9
 80052f8:	3001      	adds	r0, #1
 80052fa:	d103      	bne.n	8005304 <_printf_common+0xac>
 80052fc:	f04f 30ff 	mov.w	r0, #4294967295
 8005300:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005304:	3501      	adds	r5, #1
 8005306:	e7c6      	b.n	8005296 <_printf_common+0x3e>
 8005308:	18e1      	adds	r1, r4, r3
 800530a:	1c5a      	adds	r2, r3, #1
 800530c:	2030      	movs	r0, #48	@ 0x30
 800530e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005312:	4422      	add	r2, r4
 8005314:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005318:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800531c:	3302      	adds	r3, #2
 800531e:	e7c7      	b.n	80052b0 <_printf_common+0x58>
 8005320:	2301      	movs	r3, #1
 8005322:	4622      	mov	r2, r4
 8005324:	4641      	mov	r1, r8
 8005326:	4638      	mov	r0, r7
 8005328:	47c8      	blx	r9
 800532a:	3001      	adds	r0, #1
 800532c:	d0e6      	beq.n	80052fc <_printf_common+0xa4>
 800532e:	3601      	adds	r6, #1
 8005330:	e7d9      	b.n	80052e6 <_printf_common+0x8e>
	...

08005334 <_printf_i>:
 8005334:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005338:	7e0f      	ldrb	r7, [r1, #24]
 800533a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800533c:	2f78      	cmp	r7, #120	@ 0x78
 800533e:	4691      	mov	r9, r2
 8005340:	4680      	mov	r8, r0
 8005342:	460c      	mov	r4, r1
 8005344:	469a      	mov	sl, r3
 8005346:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800534a:	d807      	bhi.n	800535c <_printf_i+0x28>
 800534c:	2f62      	cmp	r7, #98	@ 0x62
 800534e:	d80a      	bhi.n	8005366 <_printf_i+0x32>
 8005350:	2f00      	cmp	r7, #0
 8005352:	f000 80d2 	beq.w	80054fa <_printf_i+0x1c6>
 8005356:	2f58      	cmp	r7, #88	@ 0x58
 8005358:	f000 80b9 	beq.w	80054ce <_printf_i+0x19a>
 800535c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005360:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005364:	e03a      	b.n	80053dc <_printf_i+0xa8>
 8005366:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800536a:	2b15      	cmp	r3, #21
 800536c:	d8f6      	bhi.n	800535c <_printf_i+0x28>
 800536e:	a101      	add	r1, pc, #4	@ (adr r1, 8005374 <_printf_i+0x40>)
 8005370:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005374:	080053cd 	.word	0x080053cd
 8005378:	080053e1 	.word	0x080053e1
 800537c:	0800535d 	.word	0x0800535d
 8005380:	0800535d 	.word	0x0800535d
 8005384:	0800535d 	.word	0x0800535d
 8005388:	0800535d 	.word	0x0800535d
 800538c:	080053e1 	.word	0x080053e1
 8005390:	0800535d 	.word	0x0800535d
 8005394:	0800535d 	.word	0x0800535d
 8005398:	0800535d 	.word	0x0800535d
 800539c:	0800535d 	.word	0x0800535d
 80053a0:	080054e1 	.word	0x080054e1
 80053a4:	0800540b 	.word	0x0800540b
 80053a8:	0800549b 	.word	0x0800549b
 80053ac:	0800535d 	.word	0x0800535d
 80053b0:	0800535d 	.word	0x0800535d
 80053b4:	08005503 	.word	0x08005503
 80053b8:	0800535d 	.word	0x0800535d
 80053bc:	0800540b 	.word	0x0800540b
 80053c0:	0800535d 	.word	0x0800535d
 80053c4:	0800535d 	.word	0x0800535d
 80053c8:	080054a3 	.word	0x080054a3
 80053cc:	6833      	ldr	r3, [r6, #0]
 80053ce:	1d1a      	adds	r2, r3, #4
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	6032      	str	r2, [r6, #0]
 80053d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80053d8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80053dc:	2301      	movs	r3, #1
 80053de:	e09d      	b.n	800551c <_printf_i+0x1e8>
 80053e0:	6833      	ldr	r3, [r6, #0]
 80053e2:	6820      	ldr	r0, [r4, #0]
 80053e4:	1d19      	adds	r1, r3, #4
 80053e6:	6031      	str	r1, [r6, #0]
 80053e8:	0606      	lsls	r6, r0, #24
 80053ea:	d501      	bpl.n	80053f0 <_printf_i+0xbc>
 80053ec:	681d      	ldr	r5, [r3, #0]
 80053ee:	e003      	b.n	80053f8 <_printf_i+0xc4>
 80053f0:	0645      	lsls	r5, r0, #25
 80053f2:	d5fb      	bpl.n	80053ec <_printf_i+0xb8>
 80053f4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80053f8:	2d00      	cmp	r5, #0
 80053fa:	da03      	bge.n	8005404 <_printf_i+0xd0>
 80053fc:	232d      	movs	r3, #45	@ 0x2d
 80053fe:	426d      	negs	r5, r5
 8005400:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005404:	4859      	ldr	r0, [pc, #356]	@ (800556c <_printf_i+0x238>)
 8005406:	230a      	movs	r3, #10
 8005408:	e011      	b.n	800542e <_printf_i+0xfa>
 800540a:	6821      	ldr	r1, [r4, #0]
 800540c:	6833      	ldr	r3, [r6, #0]
 800540e:	0608      	lsls	r0, r1, #24
 8005410:	f853 5b04 	ldr.w	r5, [r3], #4
 8005414:	d402      	bmi.n	800541c <_printf_i+0xe8>
 8005416:	0649      	lsls	r1, r1, #25
 8005418:	bf48      	it	mi
 800541a:	b2ad      	uxthmi	r5, r5
 800541c:	2f6f      	cmp	r7, #111	@ 0x6f
 800541e:	4853      	ldr	r0, [pc, #332]	@ (800556c <_printf_i+0x238>)
 8005420:	6033      	str	r3, [r6, #0]
 8005422:	bf14      	ite	ne
 8005424:	230a      	movne	r3, #10
 8005426:	2308      	moveq	r3, #8
 8005428:	2100      	movs	r1, #0
 800542a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800542e:	6866      	ldr	r6, [r4, #4]
 8005430:	60a6      	str	r6, [r4, #8]
 8005432:	2e00      	cmp	r6, #0
 8005434:	bfa2      	ittt	ge
 8005436:	6821      	ldrge	r1, [r4, #0]
 8005438:	f021 0104 	bicge.w	r1, r1, #4
 800543c:	6021      	strge	r1, [r4, #0]
 800543e:	b90d      	cbnz	r5, 8005444 <_printf_i+0x110>
 8005440:	2e00      	cmp	r6, #0
 8005442:	d04b      	beq.n	80054dc <_printf_i+0x1a8>
 8005444:	4616      	mov	r6, r2
 8005446:	fbb5 f1f3 	udiv	r1, r5, r3
 800544a:	fb03 5711 	mls	r7, r3, r1, r5
 800544e:	5dc7      	ldrb	r7, [r0, r7]
 8005450:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005454:	462f      	mov	r7, r5
 8005456:	42bb      	cmp	r3, r7
 8005458:	460d      	mov	r5, r1
 800545a:	d9f4      	bls.n	8005446 <_printf_i+0x112>
 800545c:	2b08      	cmp	r3, #8
 800545e:	d10b      	bne.n	8005478 <_printf_i+0x144>
 8005460:	6823      	ldr	r3, [r4, #0]
 8005462:	07df      	lsls	r7, r3, #31
 8005464:	d508      	bpl.n	8005478 <_printf_i+0x144>
 8005466:	6923      	ldr	r3, [r4, #16]
 8005468:	6861      	ldr	r1, [r4, #4]
 800546a:	4299      	cmp	r1, r3
 800546c:	bfde      	ittt	le
 800546e:	2330      	movle	r3, #48	@ 0x30
 8005470:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005474:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005478:	1b92      	subs	r2, r2, r6
 800547a:	6122      	str	r2, [r4, #16]
 800547c:	f8cd a000 	str.w	sl, [sp]
 8005480:	464b      	mov	r3, r9
 8005482:	aa03      	add	r2, sp, #12
 8005484:	4621      	mov	r1, r4
 8005486:	4640      	mov	r0, r8
 8005488:	f7ff fee6 	bl	8005258 <_printf_common>
 800548c:	3001      	adds	r0, #1
 800548e:	d14a      	bne.n	8005526 <_printf_i+0x1f2>
 8005490:	f04f 30ff 	mov.w	r0, #4294967295
 8005494:	b004      	add	sp, #16
 8005496:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800549a:	6823      	ldr	r3, [r4, #0]
 800549c:	f043 0320 	orr.w	r3, r3, #32
 80054a0:	6023      	str	r3, [r4, #0]
 80054a2:	4833      	ldr	r0, [pc, #204]	@ (8005570 <_printf_i+0x23c>)
 80054a4:	2778      	movs	r7, #120	@ 0x78
 80054a6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80054aa:	6823      	ldr	r3, [r4, #0]
 80054ac:	6831      	ldr	r1, [r6, #0]
 80054ae:	061f      	lsls	r7, r3, #24
 80054b0:	f851 5b04 	ldr.w	r5, [r1], #4
 80054b4:	d402      	bmi.n	80054bc <_printf_i+0x188>
 80054b6:	065f      	lsls	r7, r3, #25
 80054b8:	bf48      	it	mi
 80054ba:	b2ad      	uxthmi	r5, r5
 80054bc:	6031      	str	r1, [r6, #0]
 80054be:	07d9      	lsls	r1, r3, #31
 80054c0:	bf44      	itt	mi
 80054c2:	f043 0320 	orrmi.w	r3, r3, #32
 80054c6:	6023      	strmi	r3, [r4, #0]
 80054c8:	b11d      	cbz	r5, 80054d2 <_printf_i+0x19e>
 80054ca:	2310      	movs	r3, #16
 80054cc:	e7ac      	b.n	8005428 <_printf_i+0xf4>
 80054ce:	4827      	ldr	r0, [pc, #156]	@ (800556c <_printf_i+0x238>)
 80054d0:	e7e9      	b.n	80054a6 <_printf_i+0x172>
 80054d2:	6823      	ldr	r3, [r4, #0]
 80054d4:	f023 0320 	bic.w	r3, r3, #32
 80054d8:	6023      	str	r3, [r4, #0]
 80054da:	e7f6      	b.n	80054ca <_printf_i+0x196>
 80054dc:	4616      	mov	r6, r2
 80054de:	e7bd      	b.n	800545c <_printf_i+0x128>
 80054e0:	6833      	ldr	r3, [r6, #0]
 80054e2:	6825      	ldr	r5, [r4, #0]
 80054e4:	6961      	ldr	r1, [r4, #20]
 80054e6:	1d18      	adds	r0, r3, #4
 80054e8:	6030      	str	r0, [r6, #0]
 80054ea:	062e      	lsls	r6, r5, #24
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	d501      	bpl.n	80054f4 <_printf_i+0x1c0>
 80054f0:	6019      	str	r1, [r3, #0]
 80054f2:	e002      	b.n	80054fa <_printf_i+0x1c6>
 80054f4:	0668      	lsls	r0, r5, #25
 80054f6:	d5fb      	bpl.n	80054f0 <_printf_i+0x1bc>
 80054f8:	8019      	strh	r1, [r3, #0]
 80054fa:	2300      	movs	r3, #0
 80054fc:	6123      	str	r3, [r4, #16]
 80054fe:	4616      	mov	r6, r2
 8005500:	e7bc      	b.n	800547c <_printf_i+0x148>
 8005502:	6833      	ldr	r3, [r6, #0]
 8005504:	1d1a      	adds	r2, r3, #4
 8005506:	6032      	str	r2, [r6, #0]
 8005508:	681e      	ldr	r6, [r3, #0]
 800550a:	6862      	ldr	r2, [r4, #4]
 800550c:	2100      	movs	r1, #0
 800550e:	4630      	mov	r0, r6
 8005510:	f7fa fe6e 	bl	80001f0 <memchr>
 8005514:	b108      	cbz	r0, 800551a <_printf_i+0x1e6>
 8005516:	1b80      	subs	r0, r0, r6
 8005518:	6060      	str	r0, [r4, #4]
 800551a:	6863      	ldr	r3, [r4, #4]
 800551c:	6123      	str	r3, [r4, #16]
 800551e:	2300      	movs	r3, #0
 8005520:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005524:	e7aa      	b.n	800547c <_printf_i+0x148>
 8005526:	6923      	ldr	r3, [r4, #16]
 8005528:	4632      	mov	r2, r6
 800552a:	4649      	mov	r1, r9
 800552c:	4640      	mov	r0, r8
 800552e:	47d0      	blx	sl
 8005530:	3001      	adds	r0, #1
 8005532:	d0ad      	beq.n	8005490 <_printf_i+0x15c>
 8005534:	6823      	ldr	r3, [r4, #0]
 8005536:	079b      	lsls	r3, r3, #30
 8005538:	d413      	bmi.n	8005562 <_printf_i+0x22e>
 800553a:	68e0      	ldr	r0, [r4, #12]
 800553c:	9b03      	ldr	r3, [sp, #12]
 800553e:	4298      	cmp	r0, r3
 8005540:	bfb8      	it	lt
 8005542:	4618      	movlt	r0, r3
 8005544:	e7a6      	b.n	8005494 <_printf_i+0x160>
 8005546:	2301      	movs	r3, #1
 8005548:	4632      	mov	r2, r6
 800554a:	4649      	mov	r1, r9
 800554c:	4640      	mov	r0, r8
 800554e:	47d0      	blx	sl
 8005550:	3001      	adds	r0, #1
 8005552:	d09d      	beq.n	8005490 <_printf_i+0x15c>
 8005554:	3501      	adds	r5, #1
 8005556:	68e3      	ldr	r3, [r4, #12]
 8005558:	9903      	ldr	r1, [sp, #12]
 800555a:	1a5b      	subs	r3, r3, r1
 800555c:	42ab      	cmp	r3, r5
 800555e:	dcf2      	bgt.n	8005546 <_printf_i+0x212>
 8005560:	e7eb      	b.n	800553a <_printf_i+0x206>
 8005562:	2500      	movs	r5, #0
 8005564:	f104 0619 	add.w	r6, r4, #25
 8005568:	e7f5      	b.n	8005556 <_printf_i+0x222>
 800556a:	bf00      	nop
 800556c:	080056c1 	.word	0x080056c1
 8005570:	080056d2 	.word	0x080056d2

08005574 <memmove>:
 8005574:	4288      	cmp	r0, r1
 8005576:	b510      	push	{r4, lr}
 8005578:	eb01 0402 	add.w	r4, r1, r2
 800557c:	d902      	bls.n	8005584 <memmove+0x10>
 800557e:	4284      	cmp	r4, r0
 8005580:	4623      	mov	r3, r4
 8005582:	d807      	bhi.n	8005594 <memmove+0x20>
 8005584:	1e43      	subs	r3, r0, #1
 8005586:	42a1      	cmp	r1, r4
 8005588:	d008      	beq.n	800559c <memmove+0x28>
 800558a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800558e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005592:	e7f8      	b.n	8005586 <memmove+0x12>
 8005594:	4402      	add	r2, r0
 8005596:	4601      	mov	r1, r0
 8005598:	428a      	cmp	r2, r1
 800559a:	d100      	bne.n	800559e <memmove+0x2a>
 800559c:	bd10      	pop	{r4, pc}
 800559e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80055a2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80055a6:	e7f7      	b.n	8005598 <memmove+0x24>

080055a8 <_sbrk_r>:
 80055a8:	b538      	push	{r3, r4, r5, lr}
 80055aa:	4d06      	ldr	r5, [pc, #24]	@ (80055c4 <_sbrk_r+0x1c>)
 80055ac:	2300      	movs	r3, #0
 80055ae:	4604      	mov	r4, r0
 80055b0:	4608      	mov	r0, r1
 80055b2:	602b      	str	r3, [r5, #0]
 80055b4:	f7fc ff4a 	bl	800244c <_sbrk>
 80055b8:	1c43      	adds	r3, r0, #1
 80055ba:	d102      	bne.n	80055c2 <_sbrk_r+0x1a>
 80055bc:	682b      	ldr	r3, [r5, #0]
 80055be:	b103      	cbz	r3, 80055c2 <_sbrk_r+0x1a>
 80055c0:	6023      	str	r3, [r4, #0]
 80055c2:	bd38      	pop	{r3, r4, r5, pc}
 80055c4:	200002c4 	.word	0x200002c4

080055c8 <_realloc_r>:
 80055c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80055cc:	4680      	mov	r8, r0
 80055ce:	4615      	mov	r5, r2
 80055d0:	460c      	mov	r4, r1
 80055d2:	b921      	cbnz	r1, 80055de <_realloc_r+0x16>
 80055d4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80055d8:	4611      	mov	r1, r2
 80055da:	f7ff bc59 	b.w	8004e90 <_malloc_r>
 80055de:	b92a      	cbnz	r2, 80055ec <_realloc_r+0x24>
 80055e0:	f7ff fbea 	bl	8004db8 <_free_r>
 80055e4:	2400      	movs	r4, #0
 80055e6:	4620      	mov	r0, r4
 80055e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80055ec:	f000 f81a 	bl	8005624 <_malloc_usable_size_r>
 80055f0:	4285      	cmp	r5, r0
 80055f2:	4606      	mov	r6, r0
 80055f4:	d802      	bhi.n	80055fc <_realloc_r+0x34>
 80055f6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80055fa:	d8f4      	bhi.n	80055e6 <_realloc_r+0x1e>
 80055fc:	4629      	mov	r1, r5
 80055fe:	4640      	mov	r0, r8
 8005600:	f7ff fc46 	bl	8004e90 <_malloc_r>
 8005604:	4607      	mov	r7, r0
 8005606:	2800      	cmp	r0, #0
 8005608:	d0ec      	beq.n	80055e4 <_realloc_r+0x1c>
 800560a:	42b5      	cmp	r5, r6
 800560c:	462a      	mov	r2, r5
 800560e:	4621      	mov	r1, r4
 8005610:	bf28      	it	cs
 8005612:	4632      	movcs	r2, r6
 8005614:	f7ff fbc2 	bl	8004d9c <memcpy>
 8005618:	4621      	mov	r1, r4
 800561a:	4640      	mov	r0, r8
 800561c:	f7ff fbcc 	bl	8004db8 <_free_r>
 8005620:	463c      	mov	r4, r7
 8005622:	e7e0      	b.n	80055e6 <_realloc_r+0x1e>

08005624 <_malloc_usable_size_r>:
 8005624:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005628:	1f18      	subs	r0, r3, #4
 800562a:	2b00      	cmp	r3, #0
 800562c:	bfbc      	itt	lt
 800562e:	580b      	ldrlt	r3, [r1, r0]
 8005630:	18c0      	addlt	r0, r0, r3
 8005632:	4770      	bx	lr

08005634 <_init>:
 8005634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005636:	bf00      	nop
 8005638:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800563a:	bc08      	pop	{r3}
 800563c:	469e      	mov	lr, r3
 800563e:	4770      	bx	lr

08005640 <_fini>:
 8005640:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005642:	bf00      	nop
 8005644:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005646:	bc08      	pop	{r3}
 8005648:	469e      	mov	lr, r3
 800564a:	4770      	bx	lr
