$date
	Fri Nov 11 19:20:55 2022
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module fn_sw_4_tb $end
$scope module fn_sw_4_tb $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # sel $end
$var reg 1 $ y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#1000
1!
#2000
0!
1"
#3000
1$
1!
#4000
0$
0!
0"
1#
#5000
1$
1!
#6000
0!
1"
#7000
1!
#8000
0$
0!
0"
0#
#9000
1!
#10000
0!
1"
#11000
1$
1!
#12000
0$
0!
0"
1#
#13000
1$
1!
#14000
0!
1"
#15000
1!
#16000
0$
0!
0"
0#
#17000
1!
#18000
0!
1"
#19000
1$
1!
#20000
