\hypertarget{structGPIOINT__PORT__T}{\section{G\-P\-I\-O\-I\-N\-T\-\_\-\-P\-O\-R\-T\-\_\-\-T Struct Reference}
\label{structGPIOINT__PORT__T}\index{G\-P\-I\-O\-I\-N\-T\-\_\-\-P\-O\-R\-T\-\_\-\-T@{G\-P\-I\-O\-I\-N\-T\-\_\-\-P\-O\-R\-T\-\_\-\-T}}
}


G\-P\-I\-O Interupt registers for Portn.  




{\ttfamily \#include $<$gpioint\-\_\-17xx\-\_\-40xx.\-h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{structGPIOINT__PORT__T_afff0c48e8b49a668e3f7125b5443280a}{S\-T\-A\-T\-R}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{structGPIOINT__PORT__T_a4439b8e7ddaac1768c0caf158a884375}{S\-T\-A\-T\-F}
\item 
\hyperlink{core__cm3_8h_a7e25d9380f9ef903923964322e71f2f6}{\-\_\-\-\_\-\-O} uint32\-\_\-t \hyperlink{structGPIOINT__PORT__T_aca139ec8cd0a157793ab02b63caaa32b}{C\-L\-R}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structGPIOINT__PORT__T_aec2ea22900c6c655ffe5da100027c792}{E\-N\-R}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structGPIOINT__PORT__T_ac0330b9c737da49042c1318175e13038}{E\-N\-F}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
G\-P\-I\-O Interupt registers for Portn. 

\subsection{Field Documentation}
\hypertarget{structGPIOINT__PORT__T_aca139ec8cd0a157793ab02b63caaa32b}{\index{G\-P\-I\-O\-I\-N\-T\-\_\-\-P\-O\-R\-T\-\_\-\-T@{G\-P\-I\-O\-I\-N\-T\-\_\-\-P\-O\-R\-T\-\_\-\-T}!C\-L\-R@{C\-L\-R}}
\index{C\-L\-R@{C\-L\-R}!GPIOINT_PORT_T@{G\-P\-I\-O\-I\-N\-T\-\_\-\-P\-O\-R\-T\-\_\-\-T}}
\subsubsection[{C\-L\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-O} uint32\-\_\-t G\-P\-I\-O\-I\-N\-T\-\_\-\-P\-O\-R\-T\-\_\-\-T\-::\-C\-L\-R}}\label{structGPIOINT__PORT__T_aca139ec8cd0a157793ab02b63caaa32b}
G\-P\-I\-O Interrupt Clear Register \hypertarget{structGPIOINT__PORT__T_ac0330b9c737da49042c1318175e13038}{\index{G\-P\-I\-O\-I\-N\-T\-\_\-\-P\-O\-R\-T\-\_\-\-T@{G\-P\-I\-O\-I\-N\-T\-\_\-\-P\-O\-R\-T\-\_\-\-T}!E\-N\-F@{E\-N\-F}}
\index{E\-N\-F@{E\-N\-F}!GPIOINT_PORT_T@{G\-P\-I\-O\-I\-N\-T\-\_\-\-P\-O\-R\-T\-\_\-\-T}}
\subsubsection[{E\-N\-F}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t G\-P\-I\-O\-I\-N\-T\-\_\-\-P\-O\-R\-T\-\_\-\-T\-::\-E\-N\-F}}\label{structGPIOINT__PORT__T_ac0330b9c737da49042c1318175e13038}
G\-P\-I\-O Interrupt Enable Register 0 for Falling edge \hypertarget{structGPIOINT__PORT__T_aec2ea22900c6c655ffe5da100027c792}{\index{G\-P\-I\-O\-I\-N\-T\-\_\-\-P\-O\-R\-T\-\_\-\-T@{G\-P\-I\-O\-I\-N\-T\-\_\-\-P\-O\-R\-T\-\_\-\-T}!E\-N\-R@{E\-N\-R}}
\index{E\-N\-R@{E\-N\-R}!GPIOINT_PORT_T@{G\-P\-I\-O\-I\-N\-T\-\_\-\-P\-O\-R\-T\-\_\-\-T}}
\subsubsection[{E\-N\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t G\-P\-I\-O\-I\-N\-T\-\_\-\-P\-O\-R\-T\-\_\-\-T\-::\-E\-N\-R}}\label{structGPIOINT__PORT__T_aec2ea22900c6c655ffe5da100027c792}
G\-P\-I\-O Interrupt Enable Register 0 for Rising edge \hypertarget{structGPIOINT__PORT__T_a4439b8e7ddaac1768c0caf158a884375}{\index{G\-P\-I\-O\-I\-N\-T\-\_\-\-P\-O\-R\-T\-\_\-\-T@{G\-P\-I\-O\-I\-N\-T\-\_\-\-P\-O\-R\-T\-\_\-\-T}!S\-T\-A\-T\-F@{S\-T\-A\-T\-F}}
\index{S\-T\-A\-T\-F@{S\-T\-A\-T\-F}!GPIOINT_PORT_T@{G\-P\-I\-O\-I\-N\-T\-\_\-\-P\-O\-R\-T\-\_\-\-T}}
\subsubsection[{S\-T\-A\-T\-F}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t G\-P\-I\-O\-I\-N\-T\-\_\-\-P\-O\-R\-T\-\_\-\-T\-::\-S\-T\-A\-T\-F}}\label{structGPIOINT__PORT__T_a4439b8e7ddaac1768c0caf158a884375}
G\-P\-I\-O Interrupt Status Register for Falling edge \hypertarget{structGPIOINT__PORT__T_afff0c48e8b49a668e3f7125b5443280a}{\index{G\-P\-I\-O\-I\-N\-T\-\_\-\-P\-O\-R\-T\-\_\-\-T@{G\-P\-I\-O\-I\-N\-T\-\_\-\-P\-O\-R\-T\-\_\-\-T}!S\-T\-A\-T\-R@{S\-T\-A\-T\-R}}
\index{S\-T\-A\-T\-R@{S\-T\-A\-T\-R}!GPIOINT_PORT_T@{G\-P\-I\-O\-I\-N\-T\-\_\-\-P\-O\-R\-T\-\_\-\-T}}
\subsubsection[{S\-T\-A\-T\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t G\-P\-I\-O\-I\-N\-T\-\_\-\-P\-O\-R\-T\-\_\-\-T\-::\-S\-T\-A\-T\-R}}\label{structGPIOINT__PORT__T_afff0c48e8b49a668e3f7125b5443280a}
G\-P\-I\-O Interrupt Status Register for Rising edge 

The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
/home/henrique/rep/open\-M\-M\-C/port/ucontroller/nxp/lpc17xx/lpcopen/inc/\hyperlink{gpioint__17xx__40xx_8h}{gpioint\-\_\-17xx\-\_\-40xx.\-h}\end{DoxyCompactItemize}
