# do Processador_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /opt/intelFPGA_lite/17.0/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/renato/Dev/TP-OC2/projeto_quartus {/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:16 on Dec 04,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/renato/Dev/TP-OC2/projeto_quartus" /home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v 
# -- Compiling module Mux_3_to_1
# 
# Top level modules:
# 	Mux_3_to_1
# End time: 21:37:16 on Dec 04,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/renato/Dev/TP-OC2/projeto_quartus {/home/renato/Dev/TP-OC2/projeto_quartus/Processador.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:16 on Dec 04,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/renato/Dev/TP-OC2/projeto_quartus" /home/renato/Dev/TP-OC2/projeto_quartus/Processador.v 
# -- Compiling module Processador
# 
# Top level modules:
# 	Processador
# End time: 21:37:16 on Dec 04,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/renato/Dev/TP-OC2/projeto_quartus {/home/renato/Dev/TP-OC2/projeto_quartus/Banco_registradores.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:16 on Dec 04,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/renato/Dev/TP-OC2/projeto_quartus" /home/renato/Dev/TP-OC2/projeto_quartus/Banco_registradores.v 
# -- Compiling module Banco_registradores
# 
# Top level modules:
# 	Banco_registradores
# End time: 21:37:16 on Dec 04,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/renato/Dev/TP-OC2/projeto_quartus {/home/renato/Dev/TP-OC2/projeto_quartus/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:17 on Dec 04,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/renato/Dev/TP-OC2/projeto_quartus" /home/renato/Dev/TP-OC2/projeto_quartus/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 21:37:17 on Dec 04,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/renato/Dev/TP-OC2/projeto_quartus {/home/renato/Dev/TP-OC2/projeto_quartus/conversor7segmentos.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:17 on Dec 04,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/renato/Dev/TP-OC2/projeto_quartus" /home/renato/Dev/TP-OC2/projeto_quartus/conversor7segmentos.v 
# -- Compiling module conversor7segmentos
# 
# Top level modules:
# 	conversor7segmentos
# End time: 21:37:17 on Dec 04,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/renato/Dev/TP-OC2/projeto_quartus {/home/renato/Dev/TP-OC2/projeto_quartus/Controle.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:17 on Dec 04,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/renato/Dev/TP-OC2/projeto_quartus" /home/renato/Dev/TP-OC2/projeto_quartus/Controle.v 
# -- Compiling module Ctrl
# 
# Top level modules:
# 	Ctrl
# End time: 21:37:17 on Dec 04,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/renato/Dev/TP-OC2/projeto_quartus {/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:17 on Dec 04,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/renato/Dev/TP-OC2/projeto_quartus" /home/renato/Dev/TP-OC2/projeto_quartus/Mul.v 
# -- Compiling module Mul
# 
# Top level modules:
# 	Mul
# End time: 21:37:17 on Dec 04,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/renato/Dev/TP-OC2/projeto_quartus {/home/renato/Dev/TP-OC2/projeto_quartus/Mux4to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:17 on Dec 04,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/renato/Dev/TP-OC2/projeto_quartus" /home/renato/Dev/TP-OC2/projeto_quartus/Mux4to1.v 
# -- Compiling module Mux_4_to_1
# 
# Top level modules:
# 	Mux_4_to_1
# End time: 21:37:17 on Dec 04,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vsim -i -l msim_transcript work.ALU work.Banco_registradores work.conversor7segmentos work.Ctrl work.Mul work.Mux_3_to_1 work.Mux_4_to_1 work.Processador
# vsim -i -l msim_transcript work.ALU work.Banco_registradores work.conversor7segmentos work.Ctrl work.Mul work.Mux_3_to_1 work.Mux_4_to_1 work.Processador 
# Start time: 21:37:57 on Dec 04,2017
# Loading work.ALU
# Loading work.Banco_registradores
# Loading work.conversor7segmentos
# Loading work.Ctrl
# Loading work.Mul
# Loading work.Mux_3_to_1
# Loading work.Mux_4_to_1
# Loading work.Processador
# ** Warning: (vsim-3015) /home/renato/Dev/TP-OC2/projeto_quartus/Processador.v(69): [PCDPC] - Port size (16) does not match connection size (12) for port 'data0'. The port definition is at: /home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Processador/muxAluA File: /home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v
# ** Warning: (vsim-3017) /home/renato/Dev/TP-OC2/projeto_quartus/Processador.v(87): [TFMPC] - Too few port connections. Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /Processador/muxAluB File: /home/renato/Dev/TP-OC2/projeto_quartus/Mux4to1.v
# ** Warning: (vsim-3722) /home/renato/Dev/TP-OC2/projeto_quartus/Processador.v(87): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-3017) /home/renato/Dev/TP-OC2/projeto_quartus/Processador.v(101): [TFMPC] - Too few port connections. Expected 10, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /Processador/alu File: /home/renato/Dev/TP-OC2/projeto_quartus/Processador.v
# ** Warning: (vsim-3722) /home/renato/Dev/TP-OC2/projeto_quartus/Processador.v(101): [TFMPC] - Missing connection for port 'neg'.
# ** Warning: (vsim-3722) /home/renato/Dev/TP-OC2/projeto_quartus/Processador.v(101): [TFMPC] - Missing connection for port 'overflow'.
add wave -position end  sim:/Processador/CLOCK_50
add wave -position end  sim:/Processador/reset
add wave -position end  sim:/Processador/SW
add wave -position end  sim:/Processador/banco/registradores
force -freeze sim:/Processador/CLOCK_50 1 0, 0 {50 ps} -r 100
force -freeze sim:/Processador/reset 1 0
run
force -freeze sim:/Processador/reset 0 0
force -freeze sim:/Processador/SW 1001000000000111 0
run
force -freeze sim:/Processador/SW 001001000100011000 0
run
force -freeze sim:/Processador/SW 0000001000010000 0
run
run
# End time: 21:43:34 on Dec 04,2017, Elapsed time: 0:05:37
# Errors: 0, Warnings: 6
