Classic Timing Analyzer report for ARM_System
Fri Nov 29 14:08:49 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]'
  7. Clock Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]'
  8. Clock Setup: 'altera_internal_jtag~TCKUTAP'
  9. Clock Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]'
 10. Clock Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]'
 11. Clock Hold: 'altera_internal_jtag~TCKUTAP'
 12. tsu
 13. tco
 14. tpd
 15. th
 16. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+
; Type                                                                                                           ; Slack     ; Required Time                     ; Actual Time                      ; From                                                                                                                             ; To                                                                                                                              ; From Clock                                                                                      ; To Clock                                                                                        ; Failed Paths ;
+----------------------------------------------------------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+
; Worst-case tsu                                                                                                 ; N/A       ; None                              ; 8.083 ns                         ; UART_RXD                                                                                                                         ; miniUART:UART|RxUnit:RxDev|SampleCnt[0]                                                                                         ; --                                                                                              ; CLOCK_50                                                                                        ; 0            ;
; Worst-case tco                                                                                                 ; N/A       ; None                              ; 6.695 ns                         ; GPIO:uGPIO|HEX5_R[1]                                                                                                             ; HEX5[1]                                                                                                                         ; CLOCK_50                                                                                        ; --                                                                                              ; 0            ;
; Worst-case tpd                                                                                                 ; N/A       ; None                              ; 2.612 ns                         ; altera_internal_jtag~TDO                                                                                                         ; altera_reserved_tdo                                                                                                             ; --                                                                                              ; --                                                                                              ; 0            ;
; Worst-case th                                                                                                  ; N/A       ; None                              ; 18.035 ns                        ; KEY[0]                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0]                                         ; --                                                                                              ; CLOCK_50                                                                                        ; 0            ;
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                                                                    ; 4.250 ns  ; 50.00 MHz ( period = 20.000 ns )  ; 86.96 MHz ( period = 11.500 ns ) ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                            ; altera_internal_jtag~TCKUTAP                                                                    ; altera_internal_jtag~TCKUTAP                                                                    ; 0            ;
; Clock Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]' ; 16.678 ns ; 10.00 MHz ( period = 100.000 ns ) ; N/A                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg10 ; RV32I:_RV32I|MemRdata_reg[3]                                                                                                    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0            ;
; Clock Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]' ; 19.207 ns ; 10.00 MHz ( period = 100.000 ns ) ; N/A                              ; RV32I:_RV32I|datapath:i_datapath|pc[2]                                                                                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0            ;
; Clock Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]'  ; -5.574 ns ; 10.00 MHz ( period = 100.000 ns ) ; N/A                              ; RV32I:_RV32I|datapath:i_datapath|rs2_data_reg[8]                                                                                 ; RV32I:_RV32I|datapath:i_datapath|alusrc2[8]                                                                                     ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 618          ;
; Clock Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]'  ; 0.391 ns  ; 10.00 MHz ( period = 100.000 ns ) ; N/A                              ; miniUART:UART|CSReg[1]                                                                                                           ; miniUART:UART|CSReg[1]                                                                                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0            ;
; Clock Hold: 'altera_internal_jtag~TCKUTAP'                                                                     ; 0.391 ns  ; 50.00 MHz ( period = 20.000 ns )  ; N/A                              ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                  ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                 ; altera_internal_jtag~TCKUTAP                                                                    ; altera_internal_jtag~TCKUTAP                                                                    ; 0            ;
; Total number of failed paths                                                                                   ;           ;                                   ;                                  ;                                                                                                                                  ;                                                                                                                                 ;                                                                                                 ;                                                                                                 ; 618          ;
+----------------------------------------------------------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; fmax Requirement                                                                                     ; 50 MHz             ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                                                                                 ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+-------------------------------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ;                    ; PLL output ; 10.0 MHz         ; 0.000 ns      ; 0.000 ns     ; CLOCK_50 ; 1                     ; 1                   ; -2.358 ns ;              ;
; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ;                    ; PLL output ; 10.0 MHz         ; 0.000 ns      ; 0.000 ns     ; CLOCK_50 ; 1                     ; 1                   ; 22.642 ns ;              ;
; CLOCK_50                                                                                        ;                    ; User Pin   ; 10.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; altera_internal_jtag~TCKUTAP                                                                    ;                    ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+-------------------------------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                ; To                                                                                                                                ; From Clock                                                                                      ; To Clock                                                                                        ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 19.207 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[2]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.775 ns                 ; 5.568 ns                ;
; 19.221 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[2]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~porta_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.778 ns                 ; 5.557 ns                ;
; 19.519 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[2]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.783 ns                 ; 5.264 ns                ;
; 19.557 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[2]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.784 ns                 ; 5.227 ns                ;
; 20.084 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[2]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_address_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.783 ns                 ; 4.699 ns                ;
; 20.101 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[11]                             ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.756 ns                 ; 4.655 ns                ;
; 20.297 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[7]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.781 ns                 ; 4.484 ns                ;
; 20.334 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[11]                             ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.741 ns                 ; 4.407 ns                ;
; 20.377 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[2]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.768 ns                 ; 4.391 ns                ;
; 20.551 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[7]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.772 ns                 ; 4.221 ns                ;
; 20.564 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[10]                             ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.741 ns                 ; 4.177 ns                ;
; 20.572 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[7]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.780 ns                 ; 4.208 ns                ;
; 20.629 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[11]                             ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.748 ns                 ; 4.119 ns                ;
; 20.651 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[11]                             ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~porta_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.751 ns                 ; 4.100 ns                ;
; 20.661 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[11]                             ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.756 ns                 ; 4.095 ns                ;
; 20.679 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[11]                             ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.757 ns                 ; 4.078 ns                ;
; 20.844 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[7]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~porta_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.775 ns                 ; 3.931 ns                ;
; 20.881 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[4]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.753 ns                 ; 3.872 ns                ;
; 20.902 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[10]                             ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_address_reg8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.756 ns                 ; 3.854 ns                ;
; 20.953 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[4]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg2   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.748 ns                 ; 3.795 ns                ;
; 20.979 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[4]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~porta_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.751 ns                 ; 3.772 ns                ;
; 21.052 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[12]                             ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.795 ns                 ; 3.743 ns                ;
; 21.085 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[5]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.780 ns                 ; 3.695 ns                ;
; 21.148 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[5]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_address_reg3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.783 ns                 ; 3.635 ns                ;
; 21.188 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[10]                             ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.757 ns                 ; 3.569 ns                ;
; 21.201 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[10]                             ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.756 ns                 ; 3.555 ns                ;
; 21.203 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[3]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_address_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.783 ns                 ; 3.580 ns                ;
; 21.205 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[6]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.777 ns                 ; 3.572 ns                ;
; 21.227 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[10]                             ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.748 ns                 ; 3.521 ns                ;
; 21.238 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[6]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~porta_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.780 ns                 ; 3.542 ns                ;
; 21.238 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[11]                             ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.753 ns                 ; 3.515 ns                ;
; 21.260 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[3]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.780 ns                 ; 3.520 ns                ;
; 21.263 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[4]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.755 ns                 ; 3.492 ns                ;
; 21.285 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[4]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg2   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.756 ns                 ; 3.471 ns                ;
; 21.312 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[5]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.768 ns                 ; 3.456 ns                ;
; 21.326 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[4]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg2   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.757 ns                 ; 3.431 ns                ;
; 21.330 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[12]                             ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.797 ns                 ; 3.467 ns                ;
; 21.331 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[4]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_address_reg2   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.756 ns                 ; 3.425 ns                ;
; 21.338 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[12]                             ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.799 ns                 ; 3.461 ns                ;
; 21.388 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[5]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.782 ns                 ; 3.394 ns                ;
; 21.429 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[7]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.790 ns                 ; 3.361 ns                ;
; 21.432 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[7]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.792 ns                 ; 3.360 ns                ;
; 21.449 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[8]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.757 ns                 ; 3.308 ns                ;
; 21.478 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[10]                             ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.768 ns                 ; 3.290 ns                ;
; 21.514 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[10]                             ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~porta_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.751 ns                 ; 3.237 ns                ;
; 21.529 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[6]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.785 ns                 ; 3.256 ns                ;
; 21.552 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[6]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.786 ns                 ; 3.234 ns                ;
; 21.561 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[6]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_address_reg4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.785 ns                 ; 3.224 ns                ;
; 21.564 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[3]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.782 ns                 ; 3.218 ns                ;
; 21.569 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[6]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.770 ns                 ; 3.201 ns                ;
; 21.586 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[7]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_address_reg5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.780 ns                 ; 3.194 ns                ;
; 21.602 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[3]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.795 ns                 ; 3.193 ns                ;
; 21.603 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[4]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.770 ns                 ; 3.167 ns                ;
; 21.611 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[5]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.782 ns                 ; 3.171 ns                ;
; 21.615 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[4]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.768 ns                 ; 3.153 ns                ;
; 21.616 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[10]                             ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.753 ns                 ; 3.137 ns                ;
; 21.628 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[9]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_address_reg7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.756 ns                 ; 3.128 ns                ;
; 21.629 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[10]                             ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.755 ns                 ; 3.126 ns                ;
; 21.652 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[12]                             ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.784 ns                 ; 3.132 ns                ;
; 21.662 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[9]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.741 ns                 ; 3.079 ns                ;
; 21.666 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[5]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.795 ns                 ; 3.129 ns                ;
; 21.667 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[12]                             ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.782 ns                 ; 3.115 ns                ;
; 21.683 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[5]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.784 ns                 ; 3.101 ns                ;
; 21.733 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[3]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.783 ns                 ; 3.050 ns                ;
; 21.733 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[3]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.784 ns                 ; 3.051 ns                ;
; 21.735 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[11]                             ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.755 ns                 ; 3.020 ns                ;
; 21.740 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[5]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.783 ns                 ; 3.043 ns                ;
; 21.748 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[5]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.797 ns                 ; 3.049 ns                ;
; 21.748 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[5]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.795 ns                 ; 3.047 ns                ;
; 21.750 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[8]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~porta_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.751 ns                 ; 3.001 ns                ;
; 21.764 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[8]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.748 ns                 ; 2.984 ns                ;
; 21.789 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[11]                             ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.768 ns                 ; 2.979 ns                ;
; 21.807 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[8]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_address_reg6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.756 ns                 ; 2.949 ns                ;
; 21.830 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[8]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.756 ns                 ; 2.926 ns                ;
; 21.841 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[8]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.755 ns                 ; 2.914 ns                ;
; 21.861 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[8]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.753 ns                 ; 2.892 ns                ;
; 21.867 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[12]                             ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.777 ns                 ; 2.910 ns                ;
; 21.882 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[7]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.765 ns                 ; 2.883 ns                ;
; 21.885 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[9]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.756 ns                 ; 2.871 ns                ;
; 21.885 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[12]                             ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~porta_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.780 ns                 ; 2.895 ns                ;
; 21.903 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[4]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.741 ns                 ; 2.838 ns                ;
; 21.911 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[3]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.797 ns                 ; 2.886 ns                ;
; 21.912 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[3]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.793 ns                 ; 2.881 ns                ;
; 21.930 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[7]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.777 ns                 ; 2.847 ns                ;
; 21.940 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[5]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.775 ns                 ; 2.835 ns                ;
; 21.944 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[7]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.794 ns                 ; 2.850 ns                ;
; 21.949 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[7]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.779 ns                 ; 2.830 ns                ;
; 21.951 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[9]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.755 ns                 ; 2.804 ns                ;
; 21.956 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[12]                             ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.786 ns                 ; 2.830 ns                ;
; 21.961 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[5]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~porta_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.778 ns                 ; 2.817 ns                ;
; 21.964 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[10]                             ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.768 ns                 ; 2.804 ns                ;
; 21.980 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[5]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.799 ns                 ; 2.819 ns                ;
; 21.984 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[5]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.789 ns                 ; 2.805 ns                ;
; 21.996 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[5]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.797 ns                 ; 2.801 ns                ;
; 21.998 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[10]                             ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.770 ns                 ; 2.772 ns                ;
; 22.019 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[12]                             ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_address_reg10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.785 ns                 ; 2.766 ns                ;
; 22.020 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[3]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.775 ns                 ; 2.755 ns                ;
; 22.055 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[5]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.793 ns                 ; 2.738 ns                ;
; 22.065 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[11]                             ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.770 ns                 ; 2.705 ns                ;
; 22.132 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[9]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.753 ns                 ; 2.621 ns                ;
; 22.134 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[2]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.789 ns                 ; 2.655 ns                ;
; 22.148 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[4]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.766 ns                 ; 2.618 ns                ;
; 22.181 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[12]                             ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.785 ns                 ; 2.604 ns                ;
; 22.185 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[11]                             ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.755 ns                 ; 2.570 ns                ;
; 22.186 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[6]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.795 ns                 ; 2.609 ns                ;
; 22.186 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[12]                             ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.770 ns                 ; 2.584 ns                ;
; 22.204 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[3]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.768 ns                 ; 2.564 ns                ;
; 22.277 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[10]                             ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.766 ns                 ; 2.489 ns                ;
; 22.287 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[3]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~porta_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.778 ns                 ; 2.491 ns                ;
; 22.301 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[8]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.741 ns                 ; 2.440 ns                ;
; 22.348 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[6]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.791 ns                 ; 2.443 ns                ;
; 22.361 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[9]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.757 ns                 ; 2.396 ns                ;
; 22.372 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[2]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.795 ns                 ; 2.423 ns                ;
; 22.380 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[11]                             ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.766 ns                 ; 2.386 ns                ;
; 22.412 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[2]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.780 ns                 ; 2.368 ns                ;
; 22.419 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[2]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.782 ns                 ; 2.363 ns                ;
; 22.419 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[2]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.782 ns                 ; 2.363 ns                ;
; 22.427 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[7]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.796 ns                 ; 2.369 ns                ;
; 22.433 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[9]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.748 ns                 ; 2.315 ns                ;
; 22.434 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[9]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~porta_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.751 ns                 ; 2.317 ns                ;
; 22.444 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[2]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.797 ns                 ; 2.353 ns                ;
; 22.455 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[2]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.799 ns                 ; 2.344 ns                ;
; 22.465 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[6]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.782 ns                 ; 2.317 ns                ;
; 22.465 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[6]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.797 ns                 ; 2.332 ns                ;
; 22.468 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[8]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.770 ns                 ; 2.302 ns                ;
; 22.472 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[8]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.766 ns                 ; 2.294 ns                ;
; 22.476 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[6]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.799 ns                 ; 2.323 ns                ;
; 22.492 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[6]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.784 ns                 ; 2.292 ns                ;
; 22.502 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[9]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.770 ns                 ; 2.268 ns                ;
; 22.536 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[9]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.766 ns                 ; 2.230 ns                ;
; 22.546 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[2]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.795 ns                 ; 2.249 ns                ;
; 22.547 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[10]                             ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.755 ns                 ; 2.208 ns                ;
; 22.556 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[3]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.789 ns                 ; 2.233 ns                ;
; 22.558 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[9]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.768 ns                 ; 2.210 ns                ;
; 22.573 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[8]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.772 ns                 ; 2.199 ns                ;
; 22.574 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[8]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.770 ns                 ; 2.196 ns                ;
; 22.583 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[4]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg2   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.755 ns                 ; 2.172 ns                ;
; 22.641 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[6]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.801 ns                 ; 2.160 ns                ;
; 22.643 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[2]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.797 ns                 ; 2.154 ns                ;
; 22.661 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[12]                             ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.784 ns                 ; 2.123 ns                ;
; 22.665 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[2]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.793 ns                 ; 2.128 ns                ;
; 22.672 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[7]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.779 ns                 ; 2.107 ns                ;
; 22.744 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[8]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.768 ns                 ; 2.024 ns                ;
; 22.807 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[8]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.755 ns                 ; 1.948 ns                ;
; 22.855 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[11]                             ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.772 ns                 ; 1.917 ns                ;
; 22.857 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[3]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.782 ns                 ; 1.925 ns                ;
; 22.863 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[9]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.755 ns                 ; 1.892 ns                ;
; 22.870 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[3]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.797 ns                 ; 1.927 ns                ;
; 22.883 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[3]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.799 ns                 ; 1.916 ns                ;
; 22.911 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[3]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.795 ns                 ; 1.884 ns                ;
; 22.914 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[8]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.768 ns                 ; 1.854 ns                ;
; 22.917 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[6]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.799 ns                 ; 1.882 ns                ;
; 22.943 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[10]                             ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.762 ns                 ; 1.819 ns                ;
; 22.965 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[12]                             ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.799 ns                 ; 1.834 ns                ;
; 22.967 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[6]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.797 ns                 ; 1.830 ns                ;
; 22.972 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[7]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.792 ns                 ; 1.820 ns                ;
; 22.975 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[4]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.762 ns                 ; 1.787 ns                ;
; 22.999 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[4]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg2   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.772 ns                 ; 1.773 ns                ;
; 23.021 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[7]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.786 ns                 ; 1.765 ns                ;
; 23.087 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[11]                             ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.768 ns                 ; 1.681 ns                ;
; 23.098 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[11]                             ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.762 ns                 ; 1.664 ns                ;
; 23.169 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[9]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.768 ns                 ; 1.599 ns                ;
; 23.179 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[9]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.762 ns                 ; 1.583 ns                ;
; 23.186 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[6]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.784 ns                 ; 1.598 ns                ;
; 23.188 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[4]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.768 ns                 ; 1.580 ns                ;
; 23.196 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[8]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.762 ns                 ; 1.566 ns                ;
; 23.223 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[9]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.772 ns                 ; 1.549 ns                ;
; 23.243 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[12]                             ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.791 ns                 ; 1.548 ns                ;
; 23.243 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[10]                             ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.772 ns                 ; 1.529 ns                ;
; 23.251 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[12]                             ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.797 ns                 ; 1.546 ns                ;
; 23.314 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[7]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.794 ns                 ; 1.480 ns                ;
; 23.390 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[11]                             ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.770 ns                 ; 1.380 ns                ;
; 23.494 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[9]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.770 ns                 ; 1.276 ns                ;
; 23.520 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[4]                              ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg2   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.770 ns                 ; 1.250 ns                ;
; 23.522 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[10]                             ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.770 ns                 ; 1.248 ns                ;
; 23.565 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|pc[12]                             ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 25.000 ns                   ; 24.801 ns                 ; 1.236 ns                ;
; 34.663 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|alusrc2[0]                         ; GPIO:uGPIO|HEX6_R[6]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 75.000 ns                   ; 68.219 ns                 ; 33.556 ns               ;
; 34.663 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|alusrc2[0]                         ; GPIO:uGPIO|HEX6_R[5]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 75.000 ns                   ; 68.219 ns                 ; 33.556 ns               ;
; 34.663 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|alusrc2[0]                         ; GPIO:uGPIO|HEX6_R[4]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 75.000 ns                   ; 68.219 ns                 ; 33.556 ns               ;
; 34.663 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|alusrc2[0]                         ; GPIO:uGPIO|HEX6_R[2]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 75.000 ns                   ; 68.219 ns                 ; 33.556 ns               ;
; 34.663 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|alusrc2[0]                         ; GPIO:uGPIO|HEX6_R[1]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 75.000 ns                   ; 68.219 ns                 ; 33.556 ns               ;
; 34.663 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|alusrc2[0]                         ; GPIO:uGPIO|HEX6_R[0]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 75.000 ns                   ; 68.219 ns                 ; 33.556 ns               ;
; 34.704 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|alusrc2[0]                         ; GPIO:uGPIO|HEX7_R[6]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 75.000 ns                   ; 68.219 ns                 ; 33.515 ns               ;
; 34.704 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|alusrc2[0]                         ; GPIO:uGPIO|HEX7_R[5]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 75.000 ns                   ; 68.219 ns                 ; 33.515 ns               ;
; 34.704 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|alusrc2[0]                         ; GPIO:uGPIO|HEX7_R[4]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 75.000 ns                   ; 68.219 ns                 ; 33.515 ns               ;
; 34.704 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|alusrc2[0]                         ; GPIO:uGPIO|HEX7_R[3]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 75.000 ns                   ; 68.219 ns                 ; 33.515 ns               ;
; 34.704 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|alusrc2[0]                         ; GPIO:uGPIO|HEX7_R[2]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 75.000 ns                   ; 68.219 ns                 ; 33.515 ns               ;
; 34.704 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|alusrc2[0]                         ; GPIO:uGPIO|HEX7_R[1]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 75.000 ns                   ; 68.219 ns                 ; 33.515 ns               ;
; 34.704 ns                               ; None                                                ; RV32I:_RV32I|datapath:i_datapath|alusrc2[0]                         ; GPIO:uGPIO|HEX7_R[0]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 75.000 ns                   ; 68.219 ns                 ; 33.515 ns               ;
; 35.484 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.Decode ; GPIO:uGPIO|HEX6_R[6]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 75.000 ns                   ; 74.792 ns                 ; 39.308 ns               ;
; 35.484 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.Decode ; GPIO:uGPIO|HEX6_R[5]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 75.000 ns                   ; 74.792 ns                 ; 39.308 ns               ;
; 35.484 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.Decode ; GPIO:uGPIO|HEX6_R[4]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 75.000 ns                   ; 74.792 ns                 ; 39.308 ns               ;
; 35.484 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.Decode ; GPIO:uGPIO|HEX6_R[2]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 75.000 ns                   ; 74.792 ns                 ; 39.308 ns               ;
; 35.484 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.Decode ; GPIO:uGPIO|HEX6_R[1]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 75.000 ns                   ; 74.792 ns                 ; 39.308 ns               ;
; 35.484 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.Decode ; GPIO:uGPIO|HEX6_R[0]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 75.000 ns                   ; 74.792 ns                 ; 39.308 ns               ;
; 35.525 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.Decode ; GPIO:uGPIO|HEX7_R[6]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 75.000 ns                   ; 74.792 ns                 ; 39.267 ns               ;
; 35.525 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.Decode ; GPIO:uGPIO|HEX7_R[5]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 75.000 ns                   ; 74.792 ns                 ; 39.267 ns               ;
; 35.525 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.Decode ; GPIO:uGPIO|HEX7_R[4]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 75.000 ns                   ; 74.792 ns                 ; 39.267 ns               ;
; 35.525 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.Decode ; GPIO:uGPIO|HEX7_R[3]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 75.000 ns                   ; 74.792 ns                 ; 39.267 ns               ;
; 35.525 ns                               ; None                                                ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.Decode ; GPIO:uGPIO|HEX7_R[2]                                                                                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 75.000 ns                   ; 74.792 ns                 ; 39.267 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                     ;                                                                                                                                   ;                                                                                                 ;                                                                                                 ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                              ; To                                                                                           ; From Clock                                                                                      ; To Clock                                                                                        ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 16.678 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg10  ; RV32I:_RV32I|MemRdata_reg[3]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.760 ns                 ; 8.082 ns                ;
; 16.678 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg9   ; RV32I:_RV32I|MemRdata_reg[3]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.760 ns                 ; 8.082 ns                ;
; 16.678 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg8   ; RV32I:_RV32I|MemRdata_reg[3]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.760 ns                 ; 8.082 ns                ;
; 16.678 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg7   ; RV32I:_RV32I|MemRdata_reg[3]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.760 ns                 ; 8.082 ns                ;
; 16.678 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg6   ; RV32I:_RV32I|MemRdata_reg[3]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.760 ns                 ; 8.082 ns                ;
; 16.678 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg5   ; RV32I:_RV32I|MemRdata_reg[3]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.760 ns                 ; 8.082 ns                ;
; 16.678 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg4   ; RV32I:_RV32I|MemRdata_reg[3]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.760 ns                 ; 8.082 ns                ;
; 16.678 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg3   ; RV32I:_RV32I|MemRdata_reg[3]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.760 ns                 ; 8.082 ns                ;
; 16.678 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg2   ; RV32I:_RV32I|MemRdata_reg[3]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.760 ns                 ; 8.082 ns                ;
; 16.678 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg1   ; RV32I:_RV32I|MemRdata_reg[3]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.760 ns                 ; 8.082 ns                ;
; 16.678 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg0   ; RV32I:_RV32I|MemRdata_reg[3]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.760 ns                 ; 8.082 ns                ;
; 16.678 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_we_reg         ; RV32I:_RV32I|MemRdata_reg[3]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.760 ns                 ; 8.082 ns                ;
; 16.822 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg10  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[398]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.771 ns                 ; 7.949 ns                ;
; 16.822 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg9   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[398]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.771 ns                 ; 7.949 ns                ;
; 16.822 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg8   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[398]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.771 ns                 ; 7.949 ns                ;
; 16.822 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg7   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[398]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.771 ns                 ; 7.949 ns                ;
; 16.822 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg6   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[398]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.771 ns                 ; 7.949 ns                ;
; 16.822 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg5   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[398]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.771 ns                 ; 7.949 ns                ;
; 16.822 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg4   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[398]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.771 ns                 ; 7.949 ns                ;
; 16.822 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg3   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[398]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.771 ns                 ; 7.949 ns                ;
; 16.822 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg2   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[398]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.771 ns                 ; 7.949 ns                ;
; 16.822 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg1   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[398]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.771 ns                 ; 7.949 ns                ;
; 16.822 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg0   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[398]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.771 ns                 ; 7.949 ns                ;
; 17.210 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg10  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[399]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.766 ns                 ; 7.556 ns                ;
; 17.210 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg9   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[399]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.766 ns                 ; 7.556 ns                ;
; 17.210 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg8   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[399]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.766 ns                 ; 7.556 ns                ;
; 17.210 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg7   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[399]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.766 ns                 ; 7.556 ns                ;
; 17.210 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg6   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[399]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.766 ns                 ; 7.556 ns                ;
; 17.210 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg5   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[399]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.766 ns                 ; 7.556 ns                ;
; 17.210 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg4   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[399]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.766 ns                 ; 7.556 ns                ;
; 17.210 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg3   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[399]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.766 ns                 ; 7.556 ns                ;
; 17.210 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg2   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[399]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.766 ns                 ; 7.556 ns                ;
; 17.210 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg1   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[399]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.766 ns                 ; 7.556 ns                ;
; 17.210 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg0   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[399]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.766 ns                 ; 7.556 ns                ;
; 17.210 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg10  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[303]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.766 ns                 ; 7.556 ns                ;
; 17.210 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg9   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[303]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.766 ns                 ; 7.556 ns                ;
; 17.210 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg8   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[303]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.766 ns                 ; 7.556 ns                ;
; 17.210 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg7   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[303]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.766 ns                 ; 7.556 ns                ;
; 17.210 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg6   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[303]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.766 ns                 ; 7.556 ns                ;
; 17.210 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg5   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[303]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.766 ns                 ; 7.556 ns                ;
; 17.210 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg4   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[303]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.766 ns                 ; 7.556 ns                ;
; 17.210 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg3   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[303]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.766 ns                 ; 7.556 ns                ;
; 17.210 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg2   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[303]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.766 ns                 ; 7.556 ns                ;
; 17.210 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg1   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[303]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.766 ns                 ; 7.556 ns                ;
; 17.210 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg0   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[303]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.766 ns                 ; 7.556 ns                ;
; 17.210 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg10  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[399] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.766 ns                 ; 7.556 ns                ;
; 17.210 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg9   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[399] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.766 ns                 ; 7.556 ns                ;
; 17.210 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg8   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[399] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.766 ns                 ; 7.556 ns                ;
; 17.210 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg7   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[399] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.766 ns                 ; 7.556 ns                ;
; 17.210 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg6   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[399] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.766 ns                 ; 7.556 ns                ;
; 17.210 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg5   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[399] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.766 ns                 ; 7.556 ns                ;
; 17.210 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg4   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[399] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.766 ns                 ; 7.556 ns                ;
; 17.210 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg3   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[399] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.766 ns                 ; 7.556 ns                ;
; 17.210 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg2   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[399] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.766 ns                 ; 7.556 ns                ;
; 17.210 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg1   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[399] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.766 ns                 ; 7.556 ns                ;
; 17.210 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg0   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[399] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.766 ns                 ; 7.556 ns                ;
; 17.210 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg10  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[303] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.766 ns                 ; 7.556 ns                ;
; 17.210 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg9   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[303] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.766 ns                 ; 7.556 ns                ;
; 17.210 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg8   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[303] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.766 ns                 ; 7.556 ns                ;
; 17.210 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg7   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[303] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.766 ns                 ; 7.556 ns                ;
; 17.210 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg6   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[303] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.766 ns                 ; 7.556 ns                ;
; 17.210 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg5   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[303] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.766 ns                 ; 7.556 ns                ;
; 17.210 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg4   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[303] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.766 ns                 ; 7.556 ns                ;
; 17.210 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg3   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[303] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.766 ns                 ; 7.556 ns                ;
; 17.210 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg2   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[303] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.766 ns                 ; 7.556 ns                ;
; 17.210 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg1   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[303] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.766 ns                 ; 7.556 ns                ;
; 17.210 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg0   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[303] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.766 ns                 ; 7.556 ns                ;
; 17.247 ns                               ; 15.27 MHz ( period = 65.506 ns )                    ; RV32I:_RV32I|datapath:i_datapath|alusrc2[0]                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[64]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 50.000 ns                   ; 43.214 ns                 ; 25.967 ns               ;
; 17.378 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10  ; RV32I:_RV32I|MemRdata_reg[2]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.722 ns                 ; 7.344 ns                ;
; 17.378 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg9   ; RV32I:_RV32I|MemRdata_reg[2]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.722 ns                 ; 7.344 ns                ;
; 17.378 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg8   ; RV32I:_RV32I|MemRdata_reg[2]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.722 ns                 ; 7.344 ns                ;
; 17.378 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg7   ; RV32I:_RV32I|MemRdata_reg[2]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.722 ns                 ; 7.344 ns                ;
; 17.378 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg6   ; RV32I:_RV32I|MemRdata_reg[2]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.722 ns                 ; 7.344 ns                ;
; 17.378 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg5   ; RV32I:_RV32I|MemRdata_reg[2]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.722 ns                 ; 7.344 ns                ;
; 17.378 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg4   ; RV32I:_RV32I|MemRdata_reg[2]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.722 ns                 ; 7.344 ns                ;
; 17.378 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg3   ; RV32I:_RV32I|MemRdata_reg[2]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.722 ns                 ; 7.344 ns                ;
; 17.378 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg2   ; RV32I:_RV32I|MemRdata_reg[2]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.722 ns                 ; 7.344 ns                ;
; 17.378 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg1   ; RV32I:_RV32I|MemRdata_reg[2]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.722 ns                 ; 7.344 ns                ;
; 17.378 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg0   ; RV32I:_RV32I|MemRdata_reg[2]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.722 ns                 ; 7.344 ns                ;
; 17.378 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_we_reg         ; RV32I:_RV32I|MemRdata_reg[2]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.722 ns                 ; 7.344 ns                ;
; 17.415 ns                               ; 15.34 MHz ( period = 65.170 ns )                    ; RV32I:_RV32I|datapath:i_datapath|alusrc2[0]                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[63]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 50.000 ns                   ; 43.214 ns                 ; 25.799 ns               ;
; 17.444 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg10  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[396]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.762 ns                 ; 7.318 ns                ;
; 17.444 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg9   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[396]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.762 ns                 ; 7.318 ns                ;
; 17.444 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg8   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[396]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.762 ns                 ; 7.318 ns                ;
; 17.444 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg7   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[396]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.762 ns                 ; 7.318 ns                ;
; 17.444 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg6   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[396]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.762 ns                 ; 7.318 ns                ;
; 17.444 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg5   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[396]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.762 ns                 ; 7.318 ns                ;
; 17.444 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg4   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[396]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.762 ns                 ; 7.318 ns                ;
; 17.444 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg3   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[396]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.762 ns                 ; 7.318 ns                ;
; 17.444 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg2   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[396]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.762 ns                 ; 7.318 ns                ;
; 17.444 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg1   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[396]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.762 ns                 ; 7.318 ns                ;
; 17.444 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg0   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[396]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.762 ns                 ; 7.318 ns                ;
; 17.559 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[278]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.764 ns                 ; 7.205 ns                ;
; 17.559 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[278]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.764 ns                 ; 7.205 ns                ;
; 17.559 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[278]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.764 ns                 ; 7.205 ns                ;
; 17.559 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[278]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.764 ns                 ; 7.205 ns                ;
; 17.559 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[278]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.764 ns                 ; 7.205 ns                ;
; 17.559 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[278]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.764 ns                 ; 7.205 ns                ;
; 17.559 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[278]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.764 ns                 ; 7.205 ns                ;
; 17.559 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[278]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.764 ns                 ; 7.205 ns                ;
; 17.559 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[278]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.764 ns                 ; 7.205 ns                ;
; 17.559 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[278]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.764 ns                 ; 7.205 ns                ;
; 17.559 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[278]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.764 ns                 ; 7.205 ns                ;
; 17.560 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[374] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.764 ns                 ; 7.204 ns                ;
; 17.560 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[374] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.764 ns                 ; 7.204 ns                ;
; 17.560 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[374] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.764 ns                 ; 7.204 ns                ;
; 17.560 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[374] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.764 ns                 ; 7.204 ns                ;
; 17.560 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[374] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.764 ns                 ; 7.204 ns                ;
; 17.560 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[374] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.764 ns                 ; 7.204 ns                ;
; 17.560 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[374] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.764 ns                 ; 7.204 ns                ;
; 17.560 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[374] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.764 ns                 ; 7.204 ns                ;
; 17.560 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[374] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.764 ns                 ; 7.204 ns                ;
; 17.560 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[374] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.764 ns                 ; 7.204 ns                ;
; 17.560 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[374] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.764 ns                 ; 7.204 ns                ;
; 17.561 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[278] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.764 ns                 ; 7.203 ns                ;
; 17.561 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[278] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.764 ns                 ; 7.203 ns                ;
; 17.561 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[278] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.764 ns                 ; 7.203 ns                ;
; 17.561 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[278] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.764 ns                 ; 7.203 ns                ;
; 17.561 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[278] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.764 ns                 ; 7.203 ns                ;
; 17.561 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[278] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.764 ns                 ; 7.203 ns                ;
; 17.561 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[278] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.764 ns                 ; 7.203 ns                ;
; 17.561 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[278] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.764 ns                 ; 7.203 ns                ;
; 17.561 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[278] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.764 ns                 ; 7.203 ns                ;
; 17.561 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[278] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.764 ns                 ; 7.203 ns                ;
; 17.561 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[278] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.764 ns                 ; 7.203 ns                ;
; 17.677 ns                               ; 15.47 MHz ( period = 64.646 ns )                    ; RV32I:_RV32I|datapath:i_datapath|alusrc2[0]                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[64]     ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 50.000 ns                   ; 43.240 ns                 ; 25.563 ns               ;
; 17.901 ns                               ; 15.58 MHz ( period = 64.198 ns )                    ; RV32I:_RV32I|datapath:i_datapath|alusrc2[0]                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[61]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 50.000 ns                   ; 43.219 ns                 ; 25.318 ns               ;
; 17.904 ns                               ; 15.58 MHz ( period = 64.192 ns )                    ; RV32I:_RV32I|datapath:i_datapath|alusrc2[0]                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[61]     ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 50.000 ns                   ; 43.219 ns                 ; 25.315 ns               ;
; 17.956 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ; RV32I:_RV32I|MemRdata_reg[10]                                                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.741 ns                 ; 6.785 ns                ;
; 17.956 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ; RV32I:_RV32I|MemRdata_reg[10]                                                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.741 ns                 ; 6.785 ns                ;
; 17.956 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ; RV32I:_RV32I|MemRdata_reg[10]                                                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.741 ns                 ; 6.785 ns                ;
; 17.956 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ; RV32I:_RV32I|MemRdata_reg[10]                                                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.741 ns                 ; 6.785 ns                ;
; 17.956 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ; RV32I:_RV32I|MemRdata_reg[10]                                                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.741 ns                 ; 6.785 ns                ;
; 17.956 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ; RV32I:_RV32I|MemRdata_reg[10]                                                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.741 ns                 ; 6.785 ns                ;
; 17.956 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ; RV32I:_RV32I|MemRdata_reg[10]                                                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.741 ns                 ; 6.785 ns                ;
; 17.956 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ; RV32I:_RV32I|MemRdata_reg[10]                                                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.741 ns                 ; 6.785 ns                ;
; 17.956 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ; RV32I:_RV32I|MemRdata_reg[10]                                                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.741 ns                 ; 6.785 ns                ;
; 17.956 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ; RV32I:_RV32I|MemRdata_reg[10]                                                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.741 ns                 ; 6.785 ns                ;
; 17.956 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ; RV32I:_RV32I|MemRdata_reg[10]                                                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.741 ns                 ; 6.785 ns                ;
; 17.956 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ; RV32I:_RV32I|MemRdata_reg[10]                                                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.741 ns                 ; 6.785 ns                ;
; 17.965 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg10 ; RV32I:_RV32I|MemRdata_reg[11]                                                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.728 ns                 ; 6.763 ns                ;
; 17.965 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg9  ; RV32I:_RV32I|MemRdata_reg[11]                                                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.728 ns                 ; 6.763 ns                ;
; 17.965 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg8  ; RV32I:_RV32I|MemRdata_reg[11]                                                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.728 ns                 ; 6.763 ns                ;
; 17.965 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg7  ; RV32I:_RV32I|MemRdata_reg[11]                                                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.728 ns                 ; 6.763 ns                ;
; 17.965 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg6  ; RV32I:_RV32I|MemRdata_reg[11]                                                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.728 ns                 ; 6.763 ns                ;
; 17.965 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg5  ; RV32I:_RV32I|MemRdata_reg[11]                                                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.728 ns                 ; 6.763 ns                ;
; 17.965 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg4  ; RV32I:_RV32I|MemRdata_reg[11]                                                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.728 ns                 ; 6.763 ns                ;
; 17.965 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg3  ; RV32I:_RV32I|MemRdata_reg[11]                                                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.728 ns                 ; 6.763 ns                ;
; 17.965 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg2  ; RV32I:_RV32I|MemRdata_reg[11]                                                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.728 ns                 ; 6.763 ns                ;
; 17.965 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg1  ; RV32I:_RV32I|MemRdata_reg[11]                                                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.728 ns                 ; 6.763 ns                ;
; 17.965 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_address_reg0  ; RV32I:_RV32I|MemRdata_reg[11]                                                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.728 ns                 ; 6.763 ns                ;
; 17.965 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_we_reg        ; RV32I:_RV32I|MemRdata_reg[11]                                                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.728 ns                 ; 6.763 ns                ;
; 18.000 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg10  ; RV32I:_RV32I|MemRdata_reg[1]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.729 ns                 ; 6.729 ns                ;
; 18.000 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg9   ; RV32I:_RV32I|MemRdata_reg[1]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.729 ns                 ; 6.729 ns                ;
; 18.000 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg8   ; RV32I:_RV32I|MemRdata_reg[1]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.729 ns                 ; 6.729 ns                ;
; 18.000 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg7   ; RV32I:_RV32I|MemRdata_reg[1]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.729 ns                 ; 6.729 ns                ;
; 18.000 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg6   ; RV32I:_RV32I|MemRdata_reg[1]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.729 ns                 ; 6.729 ns                ;
; 18.000 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg5   ; RV32I:_RV32I|MemRdata_reg[1]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.729 ns                 ; 6.729 ns                ;
; 18.000 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg4   ; RV32I:_RV32I|MemRdata_reg[1]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.729 ns                 ; 6.729 ns                ;
; 18.000 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg3   ; RV32I:_RV32I|MemRdata_reg[1]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.729 ns                 ; 6.729 ns                ;
; 18.000 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg2   ; RV32I:_RV32I|MemRdata_reg[1]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.729 ns                 ; 6.729 ns                ;
; 18.000 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg1   ; RV32I:_RV32I|MemRdata_reg[1]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.729 ns                 ; 6.729 ns                ;
; 18.000 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg0   ; RV32I:_RV32I|MemRdata_reg[1]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.729 ns                 ; 6.729 ns                ;
; 18.000 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_we_reg         ; RV32I:_RV32I|MemRdata_reg[1]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.729 ns                 ; 6.729 ns                ;
; 18.068 ns                               ; 15.66 MHz ( period = 63.864 ns )                    ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.Decode                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[64]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 50.000 ns                   ; 49.787 ns                 ; 31.719 ns               ;
; 18.092 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ; RV32I:_RV32I|MemRdata_reg[0]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.744 ns                 ; 6.652 ns                ;
; 18.092 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ; RV32I:_RV32I|MemRdata_reg[0]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.744 ns                 ; 6.652 ns                ;
; 18.092 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ; RV32I:_RV32I|MemRdata_reg[0]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.744 ns                 ; 6.652 ns                ;
; 18.092 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ; RV32I:_RV32I|MemRdata_reg[0]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.744 ns                 ; 6.652 ns                ;
; 18.092 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ; RV32I:_RV32I|MemRdata_reg[0]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.744 ns                 ; 6.652 ns                ;
; 18.092 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ; RV32I:_RV32I|MemRdata_reg[0]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.744 ns                 ; 6.652 ns                ;
; 18.092 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ; RV32I:_RV32I|MemRdata_reg[0]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.744 ns                 ; 6.652 ns                ;
; 18.092 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ; RV32I:_RV32I|MemRdata_reg[0]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.744 ns                 ; 6.652 ns                ;
; 18.092 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ; RV32I:_RV32I|MemRdata_reg[0]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.744 ns                 ; 6.652 ns                ;
; 18.092 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ; RV32I:_RV32I|MemRdata_reg[0]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.744 ns                 ; 6.652 ns                ;
; 18.092 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ; RV32I:_RV32I|MemRdata_reg[0]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.744 ns                 ; 6.652 ns                ;
; 18.092 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ; RV32I:_RV32I|MemRdata_reg[0]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.744 ns                 ; 6.652 ns                ;
; 18.112 ns                               ; 15.68 MHz ( period = 63.776 ns )                    ; RV32I:_RV32I|datapath:i_datapath|alusrc2[0]                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[59]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 50.000 ns                   ; 43.219 ns                 ; 25.107 ns               ;
; 18.124 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10  ; RV32I:_RV32I|MemRdata_reg[6]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.746 ns                 ; 6.622 ns                ;
; 18.124 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9   ; RV32I:_RV32I|MemRdata_reg[6]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.746 ns                 ; 6.622 ns                ;
; 18.124 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8   ; RV32I:_RV32I|MemRdata_reg[6]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.746 ns                 ; 6.622 ns                ;
; 18.124 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7   ; RV32I:_RV32I|MemRdata_reg[6]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.746 ns                 ; 6.622 ns                ;
; 18.124 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6   ; RV32I:_RV32I|MemRdata_reg[6]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.746 ns                 ; 6.622 ns                ;
; 18.124 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5   ; RV32I:_RV32I|MemRdata_reg[6]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.746 ns                 ; 6.622 ns                ;
; 18.124 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4   ; RV32I:_RV32I|MemRdata_reg[6]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.746 ns                 ; 6.622 ns                ;
; 18.124 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg3   ; RV32I:_RV32I|MemRdata_reg[6]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.746 ns                 ; 6.622 ns                ;
; 18.124 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg2   ; RV32I:_RV32I|MemRdata_reg[6]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.746 ns                 ; 6.622 ns                ;
; 18.124 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg1   ; RV32I:_RV32I|MemRdata_reg[6]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.746 ns                 ; 6.622 ns                ;
; 18.124 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg0   ; RV32I:_RV32I|MemRdata_reg[6]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.746 ns                 ; 6.622 ns                ;
; 18.124 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_we_reg         ; RV32I:_RV32I|MemRdata_reg[6]                                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.746 ns                 ; 6.622 ns                ;
; 18.181 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_address_reg10  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[394]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.760 ns                 ; 6.579 ns                ;
; 18.181 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_address_reg9   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[394]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.760 ns                 ; 6.579 ns                ;
; 18.181 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_address_reg8   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[394]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.760 ns                 ; 6.579 ns                ;
; 18.181 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_address_reg7   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[394]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.760 ns                 ; 6.579 ns                ;
; 18.181 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_address_reg6   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[394]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.760 ns                 ; 6.579 ns                ;
; 18.181 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_address_reg5   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[394]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.760 ns                 ; 6.579 ns                ;
; 18.181 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_address_reg4   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[394]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.760 ns                 ; 6.579 ns                ;
; 18.181 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_address_reg3   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[394]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.760 ns                 ; 6.579 ns                ;
; 18.181 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_address_reg2   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[394]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.760 ns                 ; 6.579 ns                ;
; 18.181 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_address_reg1   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[394]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 25.000 ns                   ; 24.760 ns                 ; 6.579 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                   ;                                                                                              ;                                                                                                 ;                                                                                                 ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                                                                     ; To                                                                                                                                                                                                                ; From Clock                   ; To Clock                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; 4.250 ns                                ; 86.96 MHz ( period = 11.500 ns )                    ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.809 ns                  ; 5.559 ns                ;
; 4.645 ns                                ; 93.37 MHz ( period = 10.710 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.809 ns                  ; 5.164 ns                ;
; 4.806 ns                                ; 96.26 MHz ( period = 10.388 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.803 ns                  ; 4.997 ns                ;
; 5.676 ns                                ; 115.63 MHz ( period = 8.648 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.800 ns                  ; 4.124 ns                ;
; 5.737 ns                                ; 117.29 MHz ( period = 8.526 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.797 ns                  ; 4.060 ns                ;
; 5.875 ns                                ; 121.21 MHz ( period = 8.250 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.792 ns                  ; 3.917 ns                ;
; 6.038 ns                                ; 126.20 MHz ( period = 7.924 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.813 ns                  ; 3.775 ns                ;
; 6.143 ns                                ; 129.63 MHz ( period = 7.714 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.800 ns                  ; 3.657 ns                ;
; 6.172 ns                                ; 130.62 MHz ( period = 7.656 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.818 ns                  ; 3.646 ns                ;
; 6.332 ns                                ; 136.31 MHz ( period = 7.336 ns )                    ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.809 ns                  ; 3.477 ns                ;
; 6.358 ns                                ; 137.29 MHz ( period = 7.284 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.777 ns                  ; 3.419 ns                ;
; 6.480 ns                                ; 142.05 MHz ( period = 7.040 ns )                    ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.809 ns                  ; 3.329 ns                ;
; 6.712 ns                                ; 152.07 MHz ( period = 6.576 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.809 ns                  ; 3.097 ns                ;
; 6.749 ns                                ; 153.80 MHz ( period = 6.502 ns )                    ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.809 ns                  ; 3.060 ns                ;
; 6.823 ns                                ; 157.38 MHz ( period = 6.354 ns )                    ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.808 ns                  ; 2.985 ns                ;
; 7.017 ns                                ; 167.62 MHz ( period = 5.966 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.785 ns                  ; 2.768 ns                ;
; 7.024 ns                                ; 168.01 MHz ( period = 5.952 ns )                    ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.795 ns                  ; 2.771 ns                ;
; 7.288 ns                                ; 184.37 MHz ( period = 5.424 ns )                    ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.808 ns                  ; 2.520 ns                ;
; 7.339 ns                                ; 187.90 MHz ( period = 5.322 ns )                    ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.793 ns                  ; 2.454 ns                ;
; 7.361 ns                                ; 189.47 MHz ( period = 5.278 ns )                    ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.800 ns                  ; 2.439 ns                ;
; 7.382 ns                                ; 190.99 MHz ( period = 5.236 ns )                    ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.808 ns                  ; 2.426 ns                ;
; 8.321 ns                                ; 297.80 MHz ( period = 3.358 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 10.000 ns                   ; 9.786 ns                  ; 1.465 ns                ;
; 12.461 ns                               ; 132.64 MHz ( period = 7.539 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.791 ns                 ; 7.330 ns                ;
; 12.489 ns                               ; 133.14 MHz ( period = 7.511 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.791 ns                 ; 7.302 ns                ;
; 12.536 ns                               ; 133.98 MHz ( period = 7.464 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[151]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.785 ns                 ; 7.249 ns                ;
; 12.536 ns                               ; 133.98 MHz ( period = 7.464 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[137]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.785 ns                 ; 7.249 ns                ;
; 12.537 ns                               ; 133.99 MHz ( period = 7.463 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[142]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.785 ns                 ; 7.248 ns                ;
; 12.546 ns                               ; 134.16 MHz ( period = 7.454 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[146]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.785 ns                 ; 7.239 ns                ;
; 12.555 ns                               ; 134.32 MHz ( period = 7.445 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[141]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.785 ns                 ; 7.230 ns                ;
; 12.638 ns                               ; 135.83 MHz ( period = 7.362 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.796 ns                 ; 7.158 ns                ;
; 12.653 ns                               ; 136.11 MHz ( period = 7.347 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[150]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.785 ns                 ; 7.132 ns                ;
; 12.654 ns                               ; 136.13 MHz ( period = 7.346 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[149]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.785 ns                 ; 7.131 ns                ;
; 12.654 ns                               ; 136.13 MHz ( period = 7.346 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[148]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.785 ns                 ; 7.131 ns                ;
; 12.655 ns                               ; 136.15 MHz ( period = 7.345 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[143]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.785 ns                 ; 7.130 ns                ;
; 12.658 ns                               ; 136.20 MHz ( period = 7.342 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[152]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.785 ns                 ; 7.127 ns                ;
; 12.661 ns                               ; 136.26 MHz ( period = 7.339 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[147]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.785 ns                 ; 7.124 ns                ;
; 12.661 ns                               ; 136.26 MHz ( period = 7.339 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[140]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.785 ns                 ; 7.124 ns                ;
; 12.664 ns                               ; 136.31 MHz ( period = 7.336 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[145]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.785 ns                 ; 7.121 ns                ;
; 12.666 ns                               ; 136.35 MHz ( period = 7.334 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.796 ns                 ; 7.130 ns                ;
; 12.667 ns                               ; 136.37 MHz ( period = 7.333 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[144]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.785 ns                 ; 7.118 ns                ;
; 12.672 ns                               ; 136.46 MHz ( period = 7.328 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[138]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.785 ns                 ; 7.113 ns                ;
; 12.710 ns                               ; 137.17 MHz ( period = 7.290 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nss3:auto_generated|altsyncram_6hq1:altsyncram1|ram_block2a315~porta_address_reg5 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.782 ns                 ; 7.072 ns                ;
; 12.713 ns                               ; 137.23 MHz ( period = 7.287 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[151]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.790 ns                 ; 7.077 ns                ;
; 12.713 ns                               ; 137.23 MHz ( period = 7.287 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[137]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.790 ns                 ; 7.077 ns                ;
; 12.713 ns                               ; 137.23 MHz ( period = 7.287 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nss3:auto_generated|altsyncram_6hq1:altsyncram1|ram_block2a135~porta_address_reg5 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.788 ns                 ; 7.075 ns                ;
; 12.714 ns                               ; 137.25 MHz ( period = 7.286 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[142]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.790 ns                 ; 7.076 ns                ;
; 12.723 ns                               ; 137.42 MHz ( period = 7.277 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[146]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.790 ns                 ; 7.067 ns                ;
; 12.732 ns                               ; 137.59 MHz ( period = 7.268 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[141]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.790 ns                 ; 7.058 ns                ;
; 12.780 ns                               ; 138.50 MHz ( period = 7.220 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.808 ns                 ; 7.028 ns                ;
; 12.783 ns                               ; 138.56 MHz ( period = 7.217 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.799 ns                 ; 7.016 ns                ;
; 12.808 ns                               ; 139.04 MHz ( period = 7.192 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.808 ns                 ; 7.000 ns                ;
; 12.811 ns                               ; 139.10 MHz ( period = 7.189 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.799 ns                 ; 6.988 ns                ;
; 12.830 ns                               ; 139.47 MHz ( period = 7.170 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[150]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.790 ns                 ; 6.960 ns                ;
; 12.831 ns                               ; 139.49 MHz ( period = 7.169 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[149]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.790 ns                 ; 6.959 ns                ;
; 12.831 ns                               ; 139.49 MHz ( period = 7.169 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[148]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.790 ns                 ; 6.959 ns                ;
; 12.832 ns                               ; 139.51 MHz ( period = 7.168 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[143]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.790 ns                 ; 6.958 ns                ;
; 12.835 ns                               ; 139.57 MHz ( period = 7.165 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[152]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.790 ns                 ; 6.955 ns                ;
; 12.838 ns                               ; 139.63 MHz ( period = 7.162 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[147]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.790 ns                 ; 6.952 ns                ;
; 12.838 ns                               ; 139.63 MHz ( period = 7.162 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[140]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.790 ns                 ; 6.952 ns                ;
; 12.841 ns                               ; 139.68 MHz ( period = 7.159 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[145]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.790 ns                 ; 6.949 ns                ;
; 12.844 ns                               ; 139.74 MHz ( period = 7.156 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[144]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.790 ns                 ; 6.946 ns                ;
; 12.849 ns                               ; 139.84 MHz ( period = 7.151 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[138]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.790 ns                 ; 6.941 ns                ;
; 12.855 ns                               ; 139.96 MHz ( period = 7.145 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[151]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.802 ns                 ; 6.947 ns                ;
; 12.855 ns                               ; 139.96 MHz ( period = 7.145 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[137]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.802 ns                 ; 6.947 ns                ;
; 12.856 ns                               ; 139.98 MHz ( period = 7.144 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[142]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.802 ns                 ; 6.946 ns                ;
; 12.858 ns                               ; 140.02 MHz ( period = 7.142 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[151]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.793 ns                 ; 6.935 ns                ;
; 12.858 ns                               ; 140.02 MHz ( period = 7.142 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[137]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.793 ns                 ; 6.935 ns                ;
; 12.859 ns                               ; 140.04 MHz ( period = 7.141 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[142]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.793 ns                 ; 6.934 ns                ;
; 12.865 ns                               ; 140.15 MHz ( period = 7.135 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[146]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.802 ns                 ; 6.937 ns                ;
; 12.868 ns                               ; 140.21 MHz ( period = 7.132 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[146]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.793 ns                 ; 6.925 ns                ;
; 12.874 ns                               ; 140.33 MHz ( period = 7.126 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[141]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.802 ns                 ; 6.928 ns                ;
; 12.877 ns                               ; 140.39 MHz ( period = 7.123 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[141]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.793 ns                 ; 6.916 ns                ;
; 12.877 ns                               ; 140.39 MHz ( period = 7.123 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nss3:auto_generated|altsyncram_6hq1:altsyncram1|ram_block2a315~porta_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.782 ns                 ; 6.905 ns                ;
; 12.879 ns                               ; 140.43 MHz ( period = 7.121 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.781 ns                 ; 6.902 ns                ;
; 12.880 ns                               ; 140.45 MHz ( period = 7.120 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.781 ns                 ; 6.901 ns                ;
; 12.880 ns                               ; 140.45 MHz ( period = 7.120 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.781 ns                 ; 6.901 ns                ;
; 12.880 ns                               ; 140.45 MHz ( period = 7.120 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.781 ns                 ; 6.901 ns                ;
; 12.881 ns                               ; 140.47 MHz ( period = 7.119 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.781 ns                 ; 6.900 ns                ;
; 12.882 ns                               ; 140.49 MHz ( period = 7.118 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.781 ns                 ; 6.899 ns                ;
; 12.888 ns                               ; 140.61 MHz ( period = 7.112 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nss3:auto_generated|altsyncram_6hq1:altsyncram1|ram_block2a135~porta_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.788 ns                 ; 6.900 ns                ;
; 12.905 ns                               ; 140.94 MHz ( period = 7.095 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.781 ns                 ; 6.876 ns                ;
; 12.905 ns                               ; 140.94 MHz ( period = 7.095 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.781 ns                 ; 6.876 ns                ;
; 12.906 ns                               ; 140.96 MHz ( period = 7.094 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.781 ns                 ; 6.875 ns                ;
; 12.906 ns                               ; 140.96 MHz ( period = 7.094 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.781 ns                 ; 6.875 ns                ;
; 12.907 ns                               ; 140.98 MHz ( period = 7.093 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.762 ns                 ; 6.855 ns                ;
; 12.907 ns                               ; 140.98 MHz ( period = 7.093 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.781 ns                 ; 6.874 ns                ;
; 12.907 ns                               ; 140.98 MHz ( period = 7.093 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.781 ns                 ; 6.874 ns                ;
; 12.908 ns                               ; 141.00 MHz ( period = 7.092 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.781 ns                 ; 6.873 ns                ;
; 12.909 ns                               ; 141.02 MHz ( period = 7.091 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.781 ns                 ; 6.872 ns                ;
; 12.911 ns                               ; 141.06 MHz ( period = 7.089 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.781 ns                 ; 6.870 ns                ;
; 12.930 ns                               ; 141.44 MHz ( period = 7.070 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.762 ns                 ; 6.832 ns                ;
; 12.932 ns                               ; 141.48 MHz ( period = 7.068 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.762 ns                 ; 6.830 ns                ;
; 12.932 ns                               ; 141.48 MHz ( period = 7.068 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.762 ns                 ; 6.830 ns                ;
; 12.932 ns                               ; 141.48 MHz ( period = 7.068 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.762 ns                 ; 6.830 ns                ;
; 12.933 ns                               ; 141.50 MHz ( period = 7.067 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.762 ns                 ; 6.829 ns                ;
; 12.972 ns                               ; 142.29 MHz ( period = 7.028 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[150]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.802 ns                 ; 6.830 ns                ;
; 12.973 ns                               ; 142.31 MHz ( period = 7.027 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[149]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.802 ns                 ; 6.829 ns                ;
; 12.973 ns                               ; 142.31 MHz ( period = 7.027 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[148]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.802 ns                 ; 6.829 ns                ;
; 12.974 ns                               ; 142.33 MHz ( period = 7.026 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[143]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.802 ns                 ; 6.828 ns                ;
; 12.975 ns                               ; 142.35 MHz ( period = 7.025 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[150]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.793 ns                 ; 6.818 ns                ;
; 12.976 ns                               ; 142.37 MHz ( period = 7.024 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[149]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.793 ns                 ; 6.817 ns                ;
; 12.976 ns                               ; 142.37 MHz ( period = 7.024 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[148]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.793 ns                 ; 6.817 ns                ;
; 12.977 ns                               ; 142.39 MHz ( period = 7.023 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[152]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.802 ns                 ; 6.825 ns                ;
; 12.977 ns                               ; 142.39 MHz ( period = 7.023 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[143]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.793 ns                 ; 6.816 ns                ;
; 12.980 ns                               ; 142.45 MHz ( period = 7.020 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[152]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.793 ns                 ; 6.813 ns                ;
; 12.980 ns                               ; 142.45 MHz ( period = 7.020 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[147]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.802 ns                 ; 6.822 ns                ;
; 12.980 ns                               ; 142.45 MHz ( period = 7.020 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[140]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.802 ns                 ; 6.822 ns                ;
; 12.983 ns                               ; 142.51 MHz ( period = 7.017 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[147]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.793 ns                 ; 6.810 ns                ;
; 12.983 ns                               ; 142.51 MHz ( period = 7.017 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[145]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.802 ns                 ; 6.819 ns                ;
; 12.983 ns                               ; 142.51 MHz ( period = 7.017 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[140]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.793 ns                 ; 6.810 ns                ;
; 12.986 ns                               ; 142.57 MHz ( period = 7.014 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[145]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.793 ns                 ; 6.807 ns                ;
; 12.986 ns                               ; 142.57 MHz ( period = 7.014 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[144]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.802 ns                 ; 6.816 ns                ;
; 12.989 ns                               ; 142.63 MHz ( period = 7.011 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[144]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.793 ns                 ; 6.804 ns                ;
; 12.989 ns                               ; 142.63 MHz ( period = 7.011 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nss3:auto_generated|altsyncram_6hq1:altsyncram1|ram_block2a72~porta_address_reg8         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.747 ns                 ; 6.758 ns                ;
; 12.989 ns                               ; 142.63 MHz ( period = 7.011 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nss3:auto_generated|altsyncram_6hq1:altsyncram1|ram_block2a72~porta_address_reg7         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.747 ns                 ; 6.758 ns                ;
; 12.989 ns                               ; 142.63 MHz ( period = 7.011 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nss3:auto_generated|altsyncram_6hq1:altsyncram1|ram_block2a72~porta_address_reg6         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.747 ns                 ; 6.758 ns                ;
; 12.989 ns                               ; 142.63 MHz ( period = 7.011 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nss3:auto_generated|altsyncram_6hq1:altsyncram1|ram_block2a72~porta_address_reg5         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.747 ns                 ; 6.758 ns                ;
; 12.989 ns                               ; 142.63 MHz ( period = 7.011 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nss3:auto_generated|altsyncram_6hq1:altsyncram1|ram_block2a72~porta_address_reg4         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.747 ns                 ; 6.758 ns                ;
; 12.989 ns                               ; 142.63 MHz ( period = 7.011 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nss3:auto_generated|altsyncram_6hq1:altsyncram1|ram_block2a72~porta_address_reg3         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.747 ns                 ; 6.758 ns                ;
; 12.989 ns                               ; 142.63 MHz ( period = 7.011 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nss3:auto_generated|altsyncram_6hq1:altsyncram1|ram_block2a72~porta_address_reg2         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.747 ns                 ; 6.758 ns                ;
; 12.989 ns                               ; 142.63 MHz ( period = 7.011 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nss3:auto_generated|altsyncram_6hq1:altsyncram1|ram_block2a72~porta_address_reg1         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.747 ns                 ; 6.758 ns                ;
; 12.989 ns                               ; 142.63 MHz ( period = 7.011 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nss3:auto_generated|altsyncram_6hq1:altsyncram1|ram_block2a72~porta_address_reg0         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.747 ns                 ; 6.758 ns                ;
; 12.991 ns                               ; 142.67 MHz ( period = 7.009 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[138]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.802 ns                 ; 6.811 ns                ;
; 12.992 ns                               ; 142.69 MHz ( period = 7.008 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[139]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.785 ns                 ; 6.793 ns                ;
; 12.994 ns                               ; 142.73 MHz ( period = 7.006 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[138]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.793 ns                 ; 6.799 ns                ;
; 13.035 ns                               ; 143.58 MHz ( period = 6.965 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nss3:auto_generated|altsyncram_6hq1:altsyncram1|ram_block2a36~porta_address_reg5  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.800 ns                 ; 6.765 ns                ;
; 13.056 ns                               ; 144.01 MHz ( period = 6.944 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.786 ns                 ; 6.730 ns                ;
; 13.057 ns                               ; 144.03 MHz ( period = 6.943 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.786 ns                 ; 6.729 ns                ;
; 13.057 ns                               ; 144.03 MHz ( period = 6.943 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.786 ns                 ; 6.729 ns                ;
; 13.057 ns                               ; 144.03 MHz ( period = 6.943 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.786 ns                 ; 6.729 ns                ;
; 13.058 ns                               ; 144.05 MHz ( period = 6.942 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.786 ns                 ; 6.728 ns                ;
; 13.059 ns                               ; 144.07 MHz ( period = 6.941 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.786 ns                 ; 6.727 ns                ;
; 13.064 ns                               ; 144.18 MHz ( period = 6.936 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nss3:auto_generated|altsyncram_6hq1:altsyncram1|ram_block2a315~porta_address_reg8        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[319]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.799 ns                 ; 6.735 ns                ;
; 13.064 ns                               ; 144.18 MHz ( period = 6.936 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nss3:auto_generated|altsyncram_6hq1:altsyncram1|ram_block2a315~porta_address_reg7        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[319]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.799 ns                 ; 6.735 ns                ;
; 13.064 ns                               ; 144.18 MHz ( period = 6.936 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nss3:auto_generated|altsyncram_6hq1:altsyncram1|ram_block2a315~porta_address_reg6        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[319]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.799 ns                 ; 6.735 ns                ;
; 13.064 ns                               ; 144.18 MHz ( period = 6.936 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nss3:auto_generated|altsyncram_6hq1:altsyncram1|ram_block2a315~porta_address_reg5        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[319]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.799 ns                 ; 6.735 ns                ;
; 13.064 ns                               ; 144.18 MHz ( period = 6.936 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nss3:auto_generated|altsyncram_6hq1:altsyncram1|ram_block2a315~porta_address_reg4        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[319]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.799 ns                 ; 6.735 ns                ;
; 13.064 ns                               ; 144.18 MHz ( period = 6.936 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nss3:auto_generated|altsyncram_6hq1:altsyncram1|ram_block2a315~porta_address_reg3        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[319]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.799 ns                 ; 6.735 ns                ;
; 13.064 ns                               ; 144.18 MHz ( period = 6.936 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nss3:auto_generated|altsyncram_6hq1:altsyncram1|ram_block2a315~porta_address_reg2        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[319]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.799 ns                 ; 6.735 ns                ;
; 13.064 ns                               ; 144.18 MHz ( period = 6.936 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nss3:auto_generated|altsyncram_6hq1:altsyncram1|ram_block2a315~porta_address_reg1        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[319]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.799 ns                 ; 6.735 ns                ;
; 13.064 ns                               ; 144.18 MHz ( period = 6.936 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nss3:auto_generated|altsyncram_6hq1:altsyncram1|ram_block2a315~porta_address_reg0        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[319]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.799 ns                 ; 6.735 ns                ;
; 13.078 ns                               ; 144.47 MHz ( period = 6.922 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.762 ns                 ; 6.684 ns                ;
; 13.079 ns                               ; 144.49 MHz ( period = 6.921 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.762 ns                 ; 6.683 ns                ;
; 13.079 ns                               ; 144.49 MHz ( period = 6.921 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.762 ns                 ; 6.683 ns                ;
; 13.080 ns                               ; 144.51 MHz ( period = 6.920 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.762 ns                 ; 6.682 ns                ;
; 13.080 ns                               ; 144.51 MHz ( period = 6.920 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.762 ns                 ; 6.682 ns                ;
; 13.080 ns                               ; 144.51 MHz ( period = 6.920 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.762 ns                 ; 6.682 ns                ;
; 13.081 ns                               ; 144.53 MHz ( period = 6.919 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.762 ns                 ; 6.681 ns                ;
; 13.081 ns                               ; 144.53 MHz ( period = 6.919 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.762 ns                 ; 6.681 ns                ;
; 13.081 ns                               ; 144.53 MHz ( period = 6.919 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.762 ns                 ; 6.681 ns                ;
; 13.082 ns                               ; 144.55 MHz ( period = 6.918 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.786 ns                 ; 6.704 ns                ;
; 13.082 ns                               ; 144.55 MHz ( period = 6.918 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.786 ns                 ; 6.704 ns                ;
; 13.083 ns                               ; 144.57 MHz ( period = 6.917 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.786 ns                 ; 6.703 ns                ;
; 13.083 ns                               ; 144.57 MHz ( period = 6.917 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.786 ns                 ; 6.703 ns                ;
; 13.084 ns                               ; 144.59 MHz ( period = 6.916 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.767 ns                 ; 6.683 ns                ;
; 13.084 ns                               ; 144.59 MHz ( period = 6.916 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.786 ns                 ; 6.702 ns                ;
; 13.084 ns                               ; 144.59 MHz ( period = 6.916 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.786 ns                 ; 6.702 ns                ;
; 13.085 ns                               ; 144.61 MHz ( period = 6.915 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.786 ns                 ; 6.701 ns                ;
; 13.086 ns                               ; 144.63 MHz ( period = 6.914 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.786 ns                 ; 6.700 ns                ;
; 13.088 ns                               ; 144.68 MHz ( period = 6.912 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.786 ns                 ; 6.698 ns                ;
; 13.107 ns                               ; 145.07 MHz ( period = 6.893 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.767 ns                 ; 6.660 ns                ;
; 13.109 ns                               ; 145.12 MHz ( period = 6.891 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.767 ns                 ; 6.658 ns                ;
; 13.109 ns                               ; 145.12 MHz ( period = 6.891 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.767 ns                 ; 6.658 ns                ;
; 13.109 ns                               ; 145.12 MHz ( period = 6.891 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.767 ns                 ; 6.658 ns                ;
; 13.110 ns                               ; 145.14 MHz ( period = 6.890 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.767 ns                 ; 6.657 ns                ;
; 13.152 ns                               ; 146.03 MHz ( period = 6.848 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.781 ns                 ; 6.629 ns                ;
; 13.158 ns                               ; 146.16 MHz ( period = 6.842 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[247]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.778 ns                 ; 6.620 ns                ;
; 13.159 ns                               ; 146.18 MHz ( period = 6.841 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[240]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.778 ns                 ; 6.619 ns                ;
; 13.169 ns                               ; 146.39 MHz ( period = 6.831 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[139]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.790 ns                 ; 6.621 ns                ;
; 13.176 ns                               ; 146.54 MHz ( period = 6.824 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[236]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.778 ns                 ; 6.602 ns                ;
; 13.182 ns                               ; 146.67 MHz ( period = 6.818 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[241]                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.778 ns                 ; 6.596 ns                ;
; 13.198 ns                               ; 147.02 MHz ( period = 6.802 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.798 ns                 ; 6.600 ns                ;
; 13.199 ns                               ; 147.04 MHz ( period = 6.801 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.798 ns                 ; 6.599 ns                ;
; 13.199 ns                               ; 147.04 MHz ( period = 6.801 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.798 ns                 ; 6.599 ns                ;
; 13.199 ns                               ; 147.04 MHz ( period = 6.801 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.798 ns                 ; 6.599 ns                ;
; 13.200 ns                               ; 147.06 MHz ( period = 6.800 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.798 ns                 ; 6.598 ns                ;
; 13.201 ns                               ; 147.08 MHz ( period = 6.799 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.789 ns                 ; 6.588 ns                ;
; 13.201 ns                               ; 147.08 MHz ( period = 6.799 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.798 ns                 ; 6.597 ns                ;
; 13.202 ns                               ; 147.10 MHz ( period = 6.798 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.789 ns                 ; 6.587 ns                ;
; 13.202 ns                               ; 147.10 MHz ( period = 6.798 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.789 ns                 ; 6.587 ns                ;
; 13.202 ns                               ; 147.10 MHz ( period = 6.798 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.789 ns                 ; 6.587 ns                ;
; 13.203 ns                               ; 147.12 MHz ( period = 6.797 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.789 ns                 ; 6.586 ns                ;
; 13.204 ns                               ; 147.15 MHz ( period = 6.796 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.789 ns                 ; 6.585 ns                ;
; 13.216 ns                               ; 147.41 MHz ( period = 6.784 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nss3:auto_generated|altsyncram_6hq1:altsyncram1|ram_block2a36~porta_address_reg6  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.800 ns                 ; 6.584 ns                ;
; 13.224 ns                               ; 147.58 MHz ( period = 6.776 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.798 ns                 ; 6.574 ns                ;
; 13.224 ns                               ; 147.58 MHz ( period = 6.776 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.798 ns                 ; 6.574 ns                ;
; 13.225 ns                               ; 147.60 MHz ( period = 6.775 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.798 ns                 ; 6.573 ns                ;
; 13.225 ns                               ; 147.60 MHz ( period = 6.775 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.798 ns                 ; 6.573 ns                ;
; 13.226 ns                               ; 147.62 MHz ( period = 6.774 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.779 ns                 ; 6.553 ns                ;
; 13.226 ns                               ; 147.62 MHz ( period = 6.774 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.798 ns                 ; 6.572 ns                ;
; 13.226 ns                               ; 147.62 MHz ( period = 6.774 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.798 ns                 ; 6.572 ns                ;
; 13.227 ns                               ; 147.65 MHz ( period = 6.773 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.798 ns                 ; 6.571 ns                ;
; 13.227 ns                               ; 147.65 MHz ( period = 6.773 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.789 ns                 ; 6.562 ns                ;
; 13.227 ns                               ; 147.65 MHz ( period = 6.773 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.789 ns                 ; 6.562 ns                ;
; 13.228 ns                               ; 147.67 MHz ( period = 6.772 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.789 ns                 ; 6.561 ns                ;
; 13.228 ns                               ; 147.67 MHz ( period = 6.772 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.798 ns                 ; 6.570 ns                ;
; 13.228 ns                               ; 147.67 MHz ( period = 6.772 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.789 ns                 ; 6.561 ns                ;
; 13.229 ns                               ; 147.69 MHz ( period = 6.771 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.770 ns                 ; 6.541 ns                ;
; 13.229 ns                               ; 147.69 MHz ( period = 6.771 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.789 ns                 ; 6.560 ns                ;
; 13.229 ns                               ; 147.69 MHz ( period = 6.771 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 20.000 ns                   ; 19.789 ns                 ; 6.560 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                                                          ;                                                                                                                                                                                                                   ;                              ;                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                                      ; From Clock                                                                                      ; To Clock                                                                                        ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; miniUART:UART|CSReg[1]                              ; miniUART:UART|CSReg[1]                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|tmpDRdy                  ; miniUART:UART|RxUnit:RxDev|tmpDRdy      ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|KEY_StatusR[1]                           ; GPIO:uGPIO|KEY_StatusR[1]               ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[1]                            ; GPIO:uGPIO|SW_StatusR[1]                ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|tmpRxD                   ; miniUART:UART|RxUnit:RxDev|tmpRxD       ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|TReg[7]                  ; miniUART:UART|TxUnit:TxDev|TReg[7]      ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[0]                            ; GPIO:uGPIO|SW_StatusR[0]                ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|CSReg[0]                              ; miniUART:UART|CSReg[0]                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|CSReg[2]                              ; miniUART:UART|CSReg[2]                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|CSReg[3]                              ; miniUART:UART|CSReg[3]                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|SampleCnt[3]             ; miniUART:UART|RxUnit:RxDev|SampleCnt[3] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|SampleCnt[2]             ; miniUART:UART|RxUnit:RxDev|SampleCnt[2] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|SampleCnt[0]             ; miniUART:UART|RxUnit:RxDev|SampleCnt[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|SampleCnt[1]             ; miniUART:UART|RxUnit:RxDev|SampleCnt[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|Start                    ; miniUART:UART|RxUnit:RxDev|Start        ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|BitCnt[0]                ; miniUART:UART|RxUnit:RxDev|BitCnt[0]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|BitCnt[3]                ; miniUART:UART|RxUnit:RxDev|BitCnt[3]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|BitCnt[1]                ; miniUART:UART|RxUnit:RxDev|BitCnt[1]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|BitCnt[2]                ; miniUART:UART|RxUnit:RxDev|BitCnt[2]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|KEY_StatusR[2]                           ; GPIO:uGPIO|KEY_StatusR[2]               ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[2]                            ; GPIO:uGPIO|SW_StatusR[2]                ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|KEY_StatusR[3]                           ; GPIO:uGPIO|KEY_StatusR[3]               ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[3]                            ; GPIO:uGPIO|SW_StatusR[3]                ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[11]                           ; GPIO:uGPIO|SW_StatusR[11]               ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[10]                           ; GPIO:uGPIO|SW_StatusR[10]               ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[9]                            ; GPIO:uGPIO|SW_StatusR[9]                ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[8]                            ; GPIO:uGPIO|SW_StatusR[8]                ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[7]                            ; GPIO:uGPIO|SW_StatusR[7]                ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[6]                            ; GPIO:uGPIO|SW_StatusR[6]                ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[5]                            ; GPIO:uGPIO|SW_StatusR[5]                ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[4]                            ; GPIO:uGPIO|SW_StatusR[4]                ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[2]               ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[2]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[1]               ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; TimerCounter:Timer|StatusR[0]                       ; TimerCounter:Timer|StatusR[0]           ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[5]               ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[5]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[14]                           ; GPIO:uGPIO|SW_StatusR[14]               ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[0]               ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[0]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[15]                           ; GPIO:uGPIO|SW_StatusR[15]               ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[17]                           ; GPIO:uGPIO|SW_StatusR[17]               ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[16]                           ; GPIO:uGPIO|SW_StatusR[16]               ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[0]               ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[0]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[2]               ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[2]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[1]               ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[13]                           ; GPIO:uGPIO|SW_StatusR[13]               ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[12]                           ; GPIO:uGPIO|SW_StatusR[12]               ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[3]               ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|tmpTBufE                 ; miniUART:UART|TxUnit:TxDev|tmpTBufE     ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[0]               ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[0]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|BitCnt[0]                ; miniUART:UART|TxUnit:TxDev|BitCnt[0]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[3]               ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|BitCnt[3]                ; miniUART:UART|TxUnit:TxDev|BitCnt[3]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|BitCnt[2]                ; miniUART:UART|TxUnit:TxDev|BitCnt[2]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|BitCnt[1]                ; miniUART:UART|TxUnit:TxDev|BitCnt[1]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|TxD                      ; miniUART:UART|TxUnit:TxDev|TxD          ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.516 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S10               ; GPIO:uGPIO|key_detect:sw1|c_state.S11   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S10              ; GPIO:uGPIO|key_detect:sw12|c_state.S11  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.518 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S2               ; GPIO:uGPIO|key_detect:sw10|c_state.S3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; GPIO:uGPIO|key_detect:sw0|c_state.S10               ; GPIO:uGPIO|key_detect:sw0|c_state.S11   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; GPIO:uGPIO|key_detect:sw2|c_state.S10               ; GPIO:uGPIO|key_detect:sw2|c_state.S11   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; GPIO:uGPIO|key_detect:sw11|c_state.S10              ; GPIO:uGPIO|key_detect:sw11|c_state.S11  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S10               ; GPIO:uGPIO|key_detect:sw9|c_state.S11   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; GPIO:uGPIO|key_detect:sw7|c_state.S10               ; GPIO:uGPIO|key_detect:sw7|c_state.S11   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.519 ns                                ; GPIO:uGPIO|key_detect:sw2|c_state.S4                ; GPIO:uGPIO|key_detect:sw2|c_state.S5    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.520 ns                                ; GPIO:uGPIO|key_detect:sw11|c_state.S5               ; GPIO:uGPIO|key_detect:sw11|c_state.S6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S5                ; GPIO:uGPIO|key_detect:sw9|c_state.S6    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S5                ; GPIO:uGPIO|key_detect:sw8|c_state.S6    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; GPIO:uGPIO|key_detect:sw7|c_state.S5                ; GPIO:uGPIO|key_detect:sw7|c_state.S6    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S8                ; GPIO:uGPIO|key_detect:sw1|c_state.S9    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S4               ; GPIO:uGPIO|key_detect:sw12|c_state.S5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S9               ; GPIO:uGPIO|key_detect:sw10|c_state.S10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S13              ; GPIO:uGPIO|key_detect:sw12|c_state.S14  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.521 ns                                ; GPIO:uGPIO|key_detect:sw0|c_state.S5                ; GPIO:uGPIO|key_detect:sw0|c_state.S6    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; GPIO:uGPIO|key_detect:sw0|c_state.S8                ; GPIO:uGPIO|key_detect:sw0|c_state.S9    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S9                ; GPIO:uGPIO|key_detect:sw1|c_state.S10   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; GPIO:uGPIO|key_detect:sw11|c_state.S8               ; GPIO:uGPIO|key_detect:sw11|c_state.S9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S8                ; GPIO:uGPIO|key_detect:sw9|c_state.S9    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S8                ; GPIO:uGPIO|key_detect:sw8|c_state.S9    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; GPIO:uGPIO|key_detect:sw7|c_state.S8                ; GPIO:uGPIO|key_detect:sw7|c_state.S9    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; GPIO:uGPIO|key_detect:sw2|c_state.S9                ; GPIO:uGPIO|key_detect:sw2|c_state.S10   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S12              ; GPIO:uGPIO|key_detect:sw10|c_state.S13  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.522 ns                                ; GPIO:uGPIO|key_detect:sw0|c_state.S13               ; GPIO:uGPIO|key_detect:sw0|c_state.S14   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S1                ; GPIO:uGPIO|key_detect:sw1|c_state.S2    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S7                ; GPIO:uGPIO|key_detect:sw1|c_state.S8    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S3               ; GPIO:uGPIO|key_detect:sw12|c_state.S4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S5               ; GPIO:uGPIO|key_detect:sw12|c_state.S6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw2|c_state.S11               ; GPIO:uGPIO|key_detect:sw2|c_state.S12   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S13               ; GPIO:uGPIO|key_detect:sw9|c_state.S14   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S13               ; GPIO:uGPIO|key_detect:sw8|c_state.S14   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.524 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S1                ; GPIO:uGPIO|key_detect:sw9|c_state.S2    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S1                ; GPIO:uGPIO|key_detect:sw8|c_state.S2    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S1               ; GPIO:uGPIO|key_detect:sw12|c_state.S2   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S13               ; GPIO:uGPIO|key_detect:sw1|c_state.S14   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; miniUART:UART|RxUnit:RxDev|BitCnt[3]                ; miniUART:UART|RxUnit:RxDev|BitCnt[0]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw0|c_state.S11               ; GPIO:uGPIO|key_detect:sw0|c_state.S12   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw11|c_state.S11              ; GPIO:uGPIO|key_detect:sw11|c_state.S12  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S11               ; GPIO:uGPIO|key_detect:sw9|c_state.S12   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S11               ; GPIO:uGPIO|key_detect:sw8|c_state.S12   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw7|c_state.S11               ; GPIO:uGPIO|key_detect:sw7|c_state.S12   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.526 ns                                ; GPIO:uGPIO|key_detect:sw11|c_state.S1               ; GPIO:uGPIO|key_detect:sw11|c_state.S2   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; GPIO:uGPIO|key_detect:sw7|c_state.S1                ; GPIO:uGPIO|key_detect:sw7|c_state.S2    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S3               ; GPIO:uGPIO|key_detect:sw10|c_state.S4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; GPIO:uGPIO|key_detect:sw2|c_state.S5                ; GPIO:uGPIO|key_detect:sw2|c_state.S6    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; GPIO:uGPIO|key_detect:sw11|c_state.S13              ; GPIO:uGPIO|key_detect:sw11|c_state.S14  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S13              ; GPIO:uGPIO|key_detect:sw10|c_state.S14  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; GPIO:uGPIO|key_detect:sw7|c_state.S13               ; GPIO:uGPIO|key_detect:sw7|c_state.S14   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.527 ns                                ; GPIO:uGPIO|key_detect:sw0|c_state.S1                ; GPIO:uGPIO|key_detect:sw0|c_state.S2    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S1               ; GPIO:uGPIO|key_detect:sw10|c_state.S2   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; GPIO:uGPIO|key_detect:sw2|c_state.S13               ; GPIO:uGPIO|key_detect:sw2|c_state.S14   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.531 ns                                ; TimerCounter:Timer|CounterR[31]                     ; TimerCounter:Timer|CounterR[31]         ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.589 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S10               ; GPIO:uGPIO|key_detect:sw8|c_state.S11   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.605 ns                 ;
; 0.649 ns                                ; miniUART:UART|TxUnit:TxDev|TReg[3]                  ; miniUART:UART|TxUnit:TxDev|TReg[2]      ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.665 ns                 ;
; 0.653 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S8               ; GPIO:uGPIO|key_detect:key3|c_state.S9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.653 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S12              ; GPIO:uGPIO|key_detect:sw12|c_state.S13  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.654 ns                                ; GPIO:uGPIO|key_detect:sw11|c_state.S7               ; GPIO:uGPIO|key_detect:sw11|c_state.S8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.654 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S7                ; GPIO:uGPIO|key_detect:sw6|c_state.S8    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.654 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S7                ; GPIO:uGPIO|key_detect:sw5|c_state.S8    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.654 ns                                ; GPIO:uGPIO|key_detect:sw15|c_state.S7               ; GPIO:uGPIO|key_detect:sw15|c_state.S8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:sw0|c_state.S2                ; GPIO:uGPIO|key_detect:sw0|c_state.S3    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:sw2|c_state.S2                ; GPIO:uGPIO|key_detect:sw2|c_state.S3    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:sw11|c_state.S4               ; GPIO:uGPIO|key_detect:sw11|c_state.S5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S4                ; GPIO:uGPIO|key_detect:sw6|c_state.S5    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S4                ; GPIO:uGPIO|key_detect:sw5|c_state.S5    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:sw15|c_state.S4               ; GPIO:uGPIO|key_detect:sw15|c_state.S5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S6               ; GPIO:uGPIO|key_detect:key3|c_state.S7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S6                ; GPIO:uGPIO|key_detect:sw9|c_state.S7    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S6                ; GPIO:uGPIO|key_detect:sw8|c_state.S7    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S6               ; GPIO:uGPIO|key_detect:sw12|c_state.S7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:sw16|c_state.S10              ; GPIO:uGPIO|key_detect:sw16|c_state.S11  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:sw16|c_state.S12              ; GPIO:uGPIO|key_detect:sw16|c_state.S13  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw0|c_state.S0                ; GPIO:uGPIO|key_detect:sw0|c_state.S1    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S0                ; GPIO:uGPIO|key_detect:sw9|c_state.S1    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S0                ; GPIO:uGPIO|key_detect:sw8|c_state.S1    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S2                ; GPIO:uGPIO|key_detect:sw9|c_state.S3    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S2                ; GPIO:uGPIO|key_detect:sw8|c_state.S3    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S0               ; GPIO:uGPIO|key_detect:sw12|c_state.S1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw16|c_state.S3               ; GPIO:uGPIO|key_detect:sw16|c_state.S4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw2|c_state.S7                ; GPIO:uGPIO|key_detect:sw2|c_state.S8    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw17|c_state.S7               ; GPIO:uGPIO|key_detect:sw17|c_state.S8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw2|c_state.S12               ; GPIO:uGPIO|key_detect:sw2|c_state.S13   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw2|c_state.S0                ; GPIO:uGPIO|key_detect:sw2|c_state.S1    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw16|c_state.S2               ; GPIO:uGPIO|key_detect:sw16|c_state.S3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S4               ; GPIO:uGPIO|key_detect:key3|c_state.S5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw0|c_state.S6                ; GPIO:uGPIO|key_detect:sw0|c_state.S7    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw2|c_state.S6                ; GPIO:uGPIO|key_detect:sw2|c_state.S7    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.658 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S2               ; GPIO:uGPIO|key_detect:key3|c_state.S3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.658 ns                                ; GPIO:uGPIO|key_detect:sw0|c_state.S7                ; GPIO:uGPIO|key_detect:sw0|c_state.S8    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.658 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S7                ; GPIO:uGPIO|key_detect:sw9|c_state.S8    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.658 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S7                ; GPIO:uGPIO|key_detect:sw8|c_state.S8    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw11|c_state.S2               ; GPIO:uGPIO|key_detect:sw11|c_state.S3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S2                ; GPIO:uGPIO|key_detect:sw6|c_state.S3    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S2                ; GPIO:uGPIO|key_detect:sw5|c_state.S3    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw0|c_state.S4                ; GPIO:uGPIO|key_detect:sw0|c_state.S5    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw15|c_state.S2               ; GPIO:uGPIO|key_detect:sw15|c_state.S3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw17|c_state.S2               ; GPIO:uGPIO|key_detect:sw17|c_state.S3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S4                ; GPIO:uGPIO|key_detect:sw9|c_state.S5    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S4                ; GPIO:uGPIO|key_detect:sw8|c_state.S5    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S2               ; GPIO:uGPIO|key_detect:sw12|c_state.S3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw17|c_state.S4               ; GPIO:uGPIO|key_detect:sw17|c_state.S5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw11|c_state.S6               ; GPIO:uGPIO|key_detect:sw11|c_state.S7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S6                ; GPIO:uGPIO|key_detect:sw6|c_state.S7    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S6                ; GPIO:uGPIO|key_detect:sw5|c_state.S7    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw15|c_state.S6               ; GPIO:uGPIO|key_detect:sw15|c_state.S7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw17|c_state.S6               ; GPIO:uGPIO|key_detect:sw17|c_state.S7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw17|c_state.S10              ; GPIO:uGPIO|key_detect:sw17|c_state.S11  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S11              ; GPIO:uGPIO|key_detect:sw12|c_state.S12  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.660 ns                                ; GPIO:uGPIO|key_detect:sw11|c_state.S0               ; GPIO:uGPIO|key_detect:sw11|c_state.S1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S0                ; GPIO:uGPIO|key_detect:sw6|c_state.S1    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S0                ; GPIO:uGPIO|key_detect:sw5|c_state.S1    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; GPIO:uGPIO|key_detect:sw15|c_state.S0               ; GPIO:uGPIO|key_detect:sw15|c_state.S1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; GPIO:uGPIO|key_detect:sw16|c_state.S0               ; GPIO:uGPIO|key_detect:sw16|c_state.S1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S10              ; GPIO:uGPIO|key_detect:key3|c_state.S11  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; GPIO:uGPIO|key_detect:sw17|c_state.S12              ; GPIO:uGPIO|key_detect:sw17|c_state.S13  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.671 ns                                ; miniUART:UART|RxUnit:RxDev|tmpDRdy                  ; miniUART:UART|RxUnit:RxDev|outErr       ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.687 ns                 ;
; 0.700 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S14               ; GPIO:uGPIO|SW_StatusR[8]                ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.015 ns                   ; 0.715 ns                 ;
; 0.702 ns                                ; miniUART:UART|TxUnit:TxDev|TBuff[4]                 ; miniUART:UART|TxUnit:TxDev|TReg[4]      ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.017 ns                   ; 0.719 ns                 ;
; 0.704 ns                                ; miniUART:UART|TxUnit:TxDev|TBuff[5]                 ; miniUART:UART|TxUnit:TxDev|TReg[5]      ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.017 ns                   ; 0.721 ns                 ;
; 0.709 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S14               ; GPIO:uGPIO|SW_StatusR[9]                ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.015 ns                   ; 0.724 ns                 ;
; 0.731 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[2]               ; miniUART:UART|ClkUnit:ClkDiv|tmpEnTX    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.747 ns                 ;
; 0.733 ns                                ; miniUART:UART|TxUnit:TxDev|tmpTRegE                 ; miniUART:UART|TxUnit:TxDev|TReg[1]      ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.749 ns                 ;
; 0.737 ns                                ; miniUART:UART|TxUnit:TxDev|tmpTRegE                 ; miniUART:UART|TxUnit:TxDev|TReg[5]      ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.753 ns                 ;
; 0.737 ns                                ; miniUART:UART|TxUnit:TxDev|tmpTRegE                 ; miniUART:UART|TxUnit:TxDev|TReg[4]      ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.753 ns                 ;
; 0.738 ns                                ; miniUART:UART|TxUnit:TxDev|tmpTRegE                 ; miniUART:UART|TxUnit:TxDev|TReg[6]      ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.754 ns                 ;
; 0.746 ns                                ; GPIO:uGPIO|key_detect:sw3|c_state.S0                ; GPIO:uGPIO|key_detect:sw3|c_state.S1    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.762 ns                 ;
; 0.747 ns                                ; miniUART:UART|TxUnit:TxDev|tmpTRegE                 ; miniUART:UART|TxUnit:TxDev|TReg[3]      ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.763 ns                 ;
; 0.748 ns                                ; GPIO:uGPIO|key_detect:sw17|c_state.S0               ; GPIO:uGPIO|key_detect:sw17|c_state.S1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.764 ns                 ;
; 0.748 ns                                ; miniUART:UART|TxUnit:TxDev|tmpTRegE                 ; miniUART:UART|TxUnit:TxDev|TReg[0]      ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.764 ns                 ;
; 0.756 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S0                ; GPIO:uGPIO|key_detect:sw1|c_state.S1    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.772 ns                 ;
; 0.760 ns                                ; GPIO:uGPIO|key_detect:key2|c_state.S0               ; GPIO:uGPIO|key_detect:key2|c_state.S1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.776 ns                 ;
; 0.765 ns                                ; GPIO:uGPIO|key_detect:sw13|c_state.S4               ; GPIO:uGPIO|key_detect:sw13|c_state.S5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.781 ns                 ;
; 0.767 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S10               ; GPIO:uGPIO|key_detect:sw6|c_state.S11   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.783 ns                 ;
; 0.767 ns                                ; GPIO:uGPIO|key_detect:sw14|c_state.S10              ; GPIO:uGPIO|key_detect:sw14|c_state.S11  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.783 ns                 ;
; 0.767 ns                                ; miniUART:UART|RxUnit:RxDev|ShtReg[2]                ; miniUART:UART|RxUnit:RxDev|ShtReg[1]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.783 ns                 ;
; 0.767 ns                                ; GPIO:uGPIO|key_detect:sw13|c_state.S10              ; GPIO:uGPIO|key_detect:sw13|c_state.S11  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.783 ns                 ;
; 0.768 ns                                ; GPIO:uGPIO|key_detect:sw3|c_state.S2                ; GPIO:uGPIO|key_detect:sw3|c_state.S3    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.784 ns                 ;
; 0.768 ns                                ; GPIO:uGPIO|key_detect:sw14|c_state.S2               ; GPIO:uGPIO|key_detect:sw14|c_state.S3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.784 ns                 ;
; 0.769 ns                                ; GPIO:uGPIO|key_detect:sw6|c_state.S5                ; GPIO:uGPIO|key_detect:sw6|c_state.S6    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.785 ns                 ;
; 0.769 ns                                ; GPIO:uGPIO|key_detect:sw4|c_state.S6                ; GPIO:uGPIO|key_detect:sw4|c_state.S7    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.785 ns                 ;
; 0.769 ns                                ; GPIO:uGPIO|key_detect:sw17|c_state.S5               ; GPIO:uGPIO|key_detect:sw17|c_state.S6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.785 ns                 ;
; 0.769 ns                                ; GPIO:uGPIO|key_detect:sw7|c_state.S7                ; GPIO:uGPIO|key_detect:sw7|c_state.S8    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.785 ns                 ;
; 0.770 ns                                ; GPIO:uGPIO|key_detect:sw7|c_state.S4                ; GPIO:uGPIO|key_detect:sw7|c_state.S5    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.016 ns                   ; 0.786 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                         ;                                                                                                 ;                                                                                                 ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]'                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+------------------------------------------------------------------------+---------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                   ; To                                                                        ; From Clock                                                                                      ; To Clock                                                                                        ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+------------------------------------------------------------------------+---------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; -5.574 ns                               ; RV32I:_RV32I|datapath:i_datapath|rs2_data_reg[8]                       ; RV32I:_RV32I|datapath:i_datapath|alusrc2[8]                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.564 ns                   ; 0.990 ns                 ;
; -5.447 ns                               ; RV32I:_RV32I|datapath:i_datapath|rs2_data_reg[15]                      ; RV32I:_RV32I|datapath:i_datapath|alusrc2[15]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.715 ns                   ; 1.268 ns                 ;
; -5.281 ns                               ; RV32I:_RV32I|datapath:i_datapath|rs2_data_reg[30]                      ; RV32I:_RV32I|datapath:i_datapath|alusrc2[30]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.580 ns                   ; 1.299 ns                 ;
; -4.786 ns                               ; RV32I:_RV32I|inst_reg[31]                                              ; RV32I:_RV32I|datapath:i_datapath|alusrc2[31]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.558 ns                   ; 1.772 ns                 ;
; -4.724 ns                               ; RV32I:_RV32I|inst_reg[23]                                              ; RV32I:_RV32I|datapath:i_datapath|alusrc2[4]                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.554 ns                   ; 1.830 ns                 ;
; -4.695 ns                               ; RV32I:_RV32I|datapath:i_datapath|rs2_data_reg[9]                       ; RV32I:_RV32I|datapath:i_datapath|alusrc2[9]                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.572 ns                   ; 1.877 ns                 ;
; -4.683 ns                               ; RV32I:_RV32I|datapath:i_datapath|rs2_data_reg[10]                      ; RV32I:_RV32I|datapath:i_datapath|alusrc2[10]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.562 ns                   ; 1.879 ns                 ;
; -4.676 ns                               ; RV32I:_RV32I|datapath:i_datapath|rs2_data_reg[7]                       ; RV32I:_RV32I|datapath:i_datapath|alusrc2[7]                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.574 ns                   ; 1.898 ns                 ;
; -4.652 ns                               ; RV32I:_RV32I|datapath:i_datapath|rs2_data_reg[22]                      ; RV32I:_RV32I|datapath:i_datapath|alusrc2[22]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.543 ns                   ; 1.891 ns                 ;
; -4.592 ns                               ; RV32I:_RV32I|datapath:i_datapath|rs2_data_reg[19]                      ; RV32I:_RV32I|datapath:i_datapath|alusrc2[19]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.567 ns                   ; 1.975 ns                 ;
; -4.563 ns                               ; RV32I:_RV32I|inst_reg[23]                                              ; RV32I:_RV32I|datapath:i_datapath|alusrc2[3]                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.553 ns                   ; 1.990 ns                 ;
; -4.502 ns                               ; RV32I:_RV32I|datapath:i_datapath|rs2_data_reg[21]                      ; RV32I:_RV32I|datapath:i_datapath|alusrc2[21]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.571 ns                   ; 2.069 ns                 ;
; -4.468 ns                               ; RV32I:_RV32I|inst_reg[31]                                              ; RV32I:_RV32I|datapath:i_datapath|alusrc2[13]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.564 ns                   ; 2.096 ns                 ;
; -4.446 ns                               ; RV32I:_RV32I|inst_reg[15]                                              ; RV32I:_RV32I|datapath:i_datapath|alusrc2[15]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.719 ns                   ; 2.273 ns                 ;
; -4.431 ns                               ; RV32I:_RV32I|inst_reg[13]                                              ; RV32I:_RV32I|datapath:i_datapath|alusrc2[13]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.564 ns                   ; 2.133 ns                 ;
; -4.404 ns                               ; RV32I:_RV32I|datapath:i_datapath|rs2_data_reg[18]                      ; RV32I:_RV32I|datapath:i_datapath|alusrc2[18]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.568 ns                   ; 2.164 ns                 ;
; -4.366 ns                               ; RV32I:_RV32I|datapath:i_datapath|rs2_data_reg[17]                      ; RV32I:_RV32I|datapath:i_datapath|alusrc2[17]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.591 ns                   ; 2.225 ns                 ;
; -4.256 ns                               ; RV32I:_RV32I|datapath:i_datapath|rs2_data_reg[11]                      ; RV32I:_RV32I|datapath:i_datapath|alusrc2[11]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.569 ns                   ; 2.313 ns                 ;
; -4.254 ns                               ; RV32I:_RV32I|inst_reg[12]                                              ; RV32I:_RV32I|datapath:i_datapath|alusrc2[12]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.560 ns                   ; 2.306 ns                 ;
; -4.249 ns                               ; RV32I:_RV32I|inst_reg[31]                                              ; RV32I:_RV32I|datapath:i_datapath|alusrc2[12]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.560 ns                   ; 2.311 ns                 ;
; -4.246 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExI       ; RV32I:_RV32I|datapath:i_datapath|alusrc2[30]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.580 ns                   ; 2.334 ns                 ;
; -4.245 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExI       ; RV32I:_RV32I|datapath:i_datapath|alusrc2[29]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.579 ns                   ; 2.334 ns                 ;
; -4.100 ns                               ; RV32I:_RV32I|inst_reg[29]                                              ; RV32I:_RV32I|datapath:i_datapath|alusrc2[9]                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.559 ns                   ; 2.459 ns                 ;
; -4.088 ns                               ; RV32I:_RV32I|datapath:i_datapath|rs2_data_reg[5]                       ; RV32I:_RV32I|datapath:i_datapath|alusrc2[5]                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.561 ns                   ; 2.473 ns                 ;
; -4.069 ns                               ; RV32I:_RV32I|inst_reg[26]                                              ; RV32I:_RV32I|datapath:i_datapath|alusrc2[26]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.563 ns                   ; 2.494 ns                 ;
; -4.043 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.WRegJr    ; RV32I:_RV32I|datapath:i_datapath|alusrc2[30]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.609 ns                   ; 2.566 ns                 ;
; -4.042 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.WRegJr    ; RV32I:_RV32I|datapath:i_datapath|alusrc2[29]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.608 ns                   ; 2.566 ns                 ;
; -4.040 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExI       ; RV32I:_RV32I|datapath:i_datapath|alusrc2[2]                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.537 ns                   ; 2.497 ns                 ;
; -4.039 ns                               ; RV32I:_RV32I|inst_reg[30]                                              ; RV32I:_RV32I|datapath:i_datapath|alusrc2[30]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.580 ns                   ; 2.541 ns                 ;
; -3.996 ns                               ; RV32I:_RV32I|inst_reg[31]                                              ; RV32I:_RV32I|datapath:i_datapath|alusrc2[19]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.569 ns                   ; 2.573 ns                 ;
; -3.943 ns                               ; RV32I:_RV32I|inst_reg[28]                                              ; RV32I:_RV32I|datapath:i_datapath|alusrc2[9]                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.559 ns                   ; 2.616 ns                 ;
; -3.924 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExJalr    ; RV32I:_RV32I|datapath:i_datapath|alusrc2[30]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.609 ns                   ; 2.685 ns                 ;
; -3.923 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExJalr    ; RV32I:_RV32I|datapath:i_datapath|alusrc2[29]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.608 ns                   ; 2.685 ns                 ;
; -3.910 ns                               ; RV32I:_RV32I|datapath:i_datapath|rs2_data_reg[13]                      ; RV32I:_RV32I|datapath:i_datapath|alusrc2[13]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.584 ns                   ; 2.674 ns                 ;
; -3.907 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.IF        ; RV32I:_RV32I|datapath:i_datapath|alusrc2[30]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.609 ns                   ; 2.702 ns                 ;
; -3.906 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.IF        ; RV32I:_RV32I|datapath:i_datapath|alusrc2[29]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.608 ns                   ; 2.702 ns                 ;
; -3.887 ns                               ; RV32I:_RV32I|inst_reg[31]                                              ; RV32I:_RV32I|datapath:i_datapath|alusrc2[26]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.563 ns                   ; 2.676 ns                 ;
; -3.873 ns                               ; RV32I:_RV32I|inst_reg[31]                                              ; RV32I:_RV32I|datapath:i_datapath|alusrc2[17]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.571 ns                   ; 2.698 ns                 ;
; -3.846 ns                               ; RV32I:_RV32I|inst_reg[31]                                              ; RV32I:_RV32I|datapath:i_datapath|alusrc2[15]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.688 ns                   ; 2.842 ns                 ;
; -3.839 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExI       ; RV32I:_RV32I|datapath:i_datapath|alusrc2[20]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.543 ns                   ; 2.704 ns                 ;
; -3.825 ns                               ; RV32I:_RV32I|datapath:i_datapath|rs2_data_reg[27]                      ; RV32I:_RV32I|datapath:i_datapath|alusrc2[27]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.558 ns                   ; 2.733 ns                 ;
; -3.815 ns                               ; RV32I:_RV32I|datapath:i_datapath|rs2_data_reg[25]                      ; RV32I:_RV32I|datapath:i_datapath|alusrc2[25]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.555 ns                   ; 2.740 ns                 ;
; -3.805 ns                               ; RV32I:_RV32I|inst_reg[31]                                              ; RV32I:_RV32I|datapath:i_datapath|alusrc2[16]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.687 ns                   ; 2.882 ns                 ;
; -3.776 ns                               ; RV32I:_RV32I|datapath:i_datapath|rs2_data_reg[20]                      ; RV32I:_RV32I|datapath:i_datapath|alusrc2[20]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.541 ns                   ; 2.765 ns                 ;
; -3.774 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.Decode    ; RV32I:_RV32I|datapath:i_datapath|alusrc2[30]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.609 ns                   ; 2.835 ns                 ;
; -3.773 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.Decode    ; RV32I:_RV32I|datapath:i_datapath|alusrc2[29]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.608 ns                   ; 2.835 ns                 ;
; -3.743 ns                               ; RV32I:_RV32I|inst_reg[21]                                              ; RV32I:_RV32I|datapath:i_datapath|alusrc2[1]                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.581 ns                   ; 2.838 ns                 ;
; -3.721 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.WRegJr    ; RV32I:_RV32I|datapath:i_datapath|alusrc2[2]                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.566 ns                   ; 2.845 ns                 ;
; -3.720 ns                               ; RV32I:_RV32I|datapath:i_datapath|rs2_data_reg[16]                      ; RV32I:_RV32I|datapath:i_datapath|alusrc2[16]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.685 ns                   ; 2.965 ns                 ;
; -3.719 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExI       ; RV32I:_RV32I|datapath:i_datapath|alusrc2[17]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.571 ns                   ; 2.852 ns                 ;
; -3.696 ns                               ; RV32I:_RV32I|datapath:i_datapath|rs2_data_reg[23]                      ; RV32I:_RV32I|datapath:i_datapath|alusrc2[23]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.556 ns                   ; 2.860 ns                 ;
; -3.692 ns                               ; RV32I:_RV32I|inst_reg[31]                                              ; RV32I:_RV32I|datapath:i_datapath|alusrc2[18]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.570 ns                   ; 2.878 ns                 ;
; -3.690 ns                               ; RV32I:_RV32I|inst_reg[3]                                               ; RV32I:_RV32I|datapath:i_datapath|alusrc2[4]                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.552 ns                   ; 2.862 ns                 ;
; -3.689 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExI       ; RV32I:_RV32I|datapath:i_datapath|alusrc2[15]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.688 ns                   ; 2.999 ns                 ;
; -3.681 ns                               ; RV32I:_RV32I|inst_reg[31]                                              ; RV32I:_RV32I|datapath:i_datapath|alusrc2[21]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.566 ns                   ; 2.885 ns                 ;
; -3.671 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExJal     ; RV32I:_RV32I|datapath:i_datapath|alusrc2[30]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.609 ns                   ; 2.938 ns                 ;
; -3.670 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExJal     ; RV32I:_RV32I|datapath:i_datapath|alusrc2[29]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.608 ns                   ; 2.938 ns                 ;
; -3.651 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExI       ; RV32I:_RV32I|datapath:i_datapath|alusrc2[16]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.687 ns                   ; 3.036 ns                 ;
; -3.636 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.WRegJr    ; RV32I:_RV32I|datapath:i_datapath|alusrc2[20]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.572 ns                   ; 2.936 ns                 ;
; -3.612 ns                               ; RV32I:_RV32I|inst_reg[19]                                              ; RV32I:_RV32I|datapath:i_datapath|alusrc2[19]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.588 ns                   ; 2.976 ns                 ;
; -3.606 ns                               ; RV32I:_RV32I|datapath:i_datapath|rs2_data_reg[4]                       ; RV32I:_RV32I|datapath:i_datapath|alusrc2[4]                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.565 ns                   ; 2.959 ns                 ;
; -3.606 ns                               ; RV32I:_RV32I|inst_reg[22]                                              ; RV32I:_RV32I|datapath:i_datapath|alusrc2[2]                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.568 ns                   ; 2.962 ns                 ;
; -3.602 ns                               ; RV32I:_RV32I|inst_reg[26]                                              ; RV32I:_RV32I|datapath:i_datapath|alusrc2[7]                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.561 ns                   ; 2.959 ns                 ;
; -3.585 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.IF        ; RV32I:_RV32I|datapath:i_datapath|alusrc2[2]                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.566 ns                   ; 2.981 ns                 ;
; -3.582 ns                               ; RV32I:_RV32I|datapath:i_datapath|rs2_data_reg[12]                      ; RV32I:_RV32I|datapath:i_datapath|alusrc2[12]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.589 ns                   ; 3.007 ns                 ;
; -3.576 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExI       ; RV32I:_RV32I|datapath:i_datapath|alusrc2[31]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.558 ns                   ; 2.982 ns                 ;
; -3.556 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExI       ; RV32I:_RV32I|datapath:i_datapath|alusrc2[21]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.566 ns                   ; 3.010 ns                 ;
; -3.542 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExLui     ; RV32I:_RV32I|datapath:i_datapath|alusrc2[30]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.609 ns                   ; 3.067 ns                 ;
; -3.541 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExLui     ; RV32I:_RV32I|datapath:i_datapath|alusrc2[29]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.608 ns                   ; 3.067 ns                 ;
; -3.534 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExI       ; RV32I:_RV32I|datapath:i_datapath|alusrc2[19]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.569 ns                   ; 3.035 ns                 ;
; -3.517 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExJalr    ; RV32I:_RV32I|datapath:i_datapath|alusrc2[20]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.572 ns                   ; 3.055 ns                 ;
; -3.516 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.WRegJr    ; RV32I:_RV32I|datapath:i_datapath|alusrc2[17]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.600 ns                   ; 3.084 ns                 ;
; -3.514 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExI       ; RV32I:_RV32I|datapath:i_datapath|alusrc2[18]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.570 ns                   ; 3.056 ns                 ;
; -3.502 ns                               ; RV32I:_RV32I|inst_reg[31]                                              ; RV32I:_RV32I|datapath:i_datapath|alusrc2[14]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.539 ns                   ; 3.037 ns                 ;
; -3.500 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.IF        ; RV32I:_RV32I|datapath:i_datapath|alusrc2[20]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.572 ns                   ; 3.072 ns                 ;
; -3.486 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.WRegJr    ; RV32I:_RV32I|datapath:i_datapath|alusrc2[15]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.717 ns                   ; 3.231 ns                 ;
; -3.456 ns                               ; RV32I:_RV32I|inst_reg[29]                                              ; RV32I:_RV32I|datapath:i_datapath|alusrc2[29]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.579 ns                   ; 3.123 ns                 ;
; -3.453 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.Decode    ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|n_state.ExJal_319  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 5.259 ns                   ; 1.806 ns                 ;
; -3.448 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.WRegJr    ; RV32I:_RV32I|datapath:i_datapath|alusrc2[16]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.716 ns                   ; 3.268 ns                 ;
; -3.434 ns                               ; RV32I:_RV32I|inst_reg[5]                                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|n_state.ExLS_379   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 5.230 ns                   ; 1.796 ns                 ;
; -3.434 ns                               ; RV32I:_RV32I|inst_reg[5]                                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|n_state.ExJal_319  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 5.230 ns                   ; 1.796 ns                 ;
; -3.409 ns                               ; RV32I:_RV32I|inst_reg[21]                                              ; RV32I:_RV32I|datapath:i_datapath|alusrc2[21]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.597 ns                   ; 3.188 ns                 ;
; -3.407 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExR       ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|n_state.WReg_357   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 5.274 ns                   ; 1.867 ns                 ;
; -3.404 ns                               ; RV32I:_RV32I|datapath:i_datapath|rs2_data_reg[31]                      ; RV32I:_RV32I|datapath:i_datapath|alusrc2[31]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.572 ns                   ; 3.168 ns                 ;
; -3.402 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExJalr    ; RV32I:_RV32I|datapath:i_datapath|alusrc2[31]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.587 ns                   ; 3.185 ns                 ;
; -3.397 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExJalr    ; RV32I:_RV32I|datapath:i_datapath|alusrc2[17]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.600 ns                   ; 3.203 ns                 ;
; -3.396 ns                               ; RV32I:_RV32I|inst_reg[23]                                              ; RV32I:_RV32I|datapath:i_datapath|alusrc2[23]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.545 ns                   ; 3.149 ns                 ;
; -3.380 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.IF        ; RV32I:_RV32I|datapath:i_datapath|alusrc2[17]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.600 ns                   ; 3.220 ns                 ;
; -3.367 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.Decode    ; RV32I:_RV32I|datapath:i_datapath|alusrc2[20]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.572 ns                   ; 3.205 ns                 ;
; -3.367 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExJalr    ; RV32I:_RV32I|datapath:i_datapath|alusrc2[15]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.717 ns                   ; 3.350 ns                 ;
; -3.353 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.WRegJr    ; RV32I:_RV32I|datapath:i_datapath|alusrc2[21]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.595 ns                   ; 3.242 ns                 ;
; -3.350 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.IF        ; RV32I:_RV32I|datapath:i_datapath|alusrc2[15]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.717 ns                   ; 3.367 ns                 ;
; -3.349 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExJal     ; RV32I:_RV32I|datapath:i_datapath|alusrc2[2]                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.566 ns                   ; 3.217 ns                 ;
; -3.331 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.WRegJr    ; RV32I:_RV32I|datapath:i_datapath|alusrc2[19]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.598 ns                   ; 3.267 ns                 ;
; -3.329 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExJalr    ; RV32I:_RV32I|datapath:i_datapath|alusrc2[16]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.716 ns                   ; 3.387 ns                 ;
; -3.323 ns                               ; RV32I:_RV32I|inst_reg[6]                                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|n_state.ExLS_379   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 5.231 ns                   ; 1.908 ns                 ;
; -3.323 ns                               ; RV32I:_RV32I|inst_reg[6]                                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|n_state.ExJal_319  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 5.231 ns                   ; 1.908 ns                 ;
; -3.315 ns                               ; RV32I:_RV32I|inst_reg[4]                                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|n_state.ExLS_379   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 5.230 ns                   ; 1.915 ns                 ;
; -3.315 ns                               ; RV32I:_RV32I|inst_reg[4]                                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|n_state.ExJal_319  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 5.230 ns                   ; 1.915 ns                 ;
; -3.312 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.IF        ; RV32I:_RV32I|datapath:i_datapath|alusrc2[16]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.716 ns                   ; 3.404 ns                 ;
; -3.311 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.WRegJr    ; RV32I:_RV32I|datapath:i_datapath|alusrc2[18]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.599 ns                   ; 3.288 ns                 ;
; -3.311 ns                               ; RV32I:_RV32I|inst_reg[3]                                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|n_state.ExLui_286  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 5.213 ns                   ; 1.902 ns                 ;
; -3.303 ns                               ; RV32I:_RV32I|inst_reg[17]                                              ; RV32I:_RV32I|datapath:i_datapath|alusrc2[17]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.602 ns                   ; 3.299 ns                 ;
; -3.275 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.Decode    ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|n_state.ExLS_379   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 5.259 ns                   ; 1.984 ns                 ;
; -3.269 ns                               ; RV32I:_RV32I|inst_reg[3]                                               ; RV32I:_RV32I|datapath:i_datapath|alusrc2[1]                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.550 ns                   ; 3.281 ns                 ;
; -3.264 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExJal     ; RV32I:_RV32I|datapath:i_datapath|alusrc2[20]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.572 ns                   ; 3.308 ns                 ;
; -3.260 ns                               ; RV32I:_RV32I|inst_reg[29]                                              ; RV32I:_RV32I|datapath:i_datapath|alusrc2[10]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.547 ns                   ; 3.287 ns                 ;
; -3.259 ns                               ; RV32I:_RV32I|inst_reg[27]                                              ; RV32I:_RV32I|datapath:i_datapath|alusrc2[7]                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.561 ns                   ; 3.302 ns                 ;
; -3.256 ns                               ; RV32I:_RV32I|inst_reg[3]                                               ; RV32I:_RV32I|datapath:i_datapath|alusrc2[3]                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.551 ns                   ; 3.295 ns                 ;
; -3.252 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.Decode    ; RV32I:_RV32I|datapath:i_datapath|alusrc2[31]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.587 ns                   ; 3.335 ns                 ;
; -3.252 ns                               ; RV32I:_RV32I|datapath:i_datapath|rs2_data_reg[29]                      ; RV32I:_RV32I|datapath:i_datapath|alusrc2[29]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.593 ns                   ; 3.341 ns                 ;
; -3.247 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.Decode    ; RV32I:_RV32I|datapath:i_datapath|alusrc2[17]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.600 ns                   ; 3.353 ns                 ;
; -3.240 ns                               ; RV32I:_RV32I|inst_reg[22]                                              ; RV32I:_RV32I|datapath:i_datapath|alusrc2[3]                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.582 ns                   ; 3.342 ns                 ;
; -3.234 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExJalr    ; RV32I:_RV32I|datapath:i_datapath|alusrc2[21]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.595 ns                   ; 3.361 ns                 ;
; -3.225 ns                               ; RV32I:_RV32I|inst_reg[3]                                               ; RV32I:_RV32I|datapath:i_datapath|alusrc2[26]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.563 ns                   ; 3.338 ns                 ;
; -3.220 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExI       ; RV32I:_RV32I|datapath:i_datapath|alusrc2[26]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.563 ns                   ; 3.343 ns                 ;
; -3.217 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.IF        ; RV32I:_RV32I|datapath:i_datapath|alusrc2[21]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.595 ns                   ; 3.378 ns                 ;
; -3.217 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.Decode    ; RV32I:_RV32I|datapath:i_datapath|alusrc2[15]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.717 ns                   ; 3.500 ns                 ;
; -3.212 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExJalr    ; RV32I:_RV32I|datapath:i_datapath|alusrc2[19]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.598 ns                   ; 3.386 ns                 ;
; -3.206 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.Mem_Read  ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|n_state.WRegL_330  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 5.249 ns                   ; 2.043 ns                 ;
; -3.198 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExI       ; RV32I:_RV32I|datapath:i_datapath|alusrc2[12]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.560 ns                   ; 3.362 ns                 ;
; -3.197 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.Decode    ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|n_state.ExR_401    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 5.282 ns                   ; 2.085 ns                 ;
; -3.196 ns                               ; RV32I:_RV32I|datapath:i_datapath|rs2_data_reg[1]                       ; RV32I:_RV32I|datapath:i_datapath|alusrc2[1]                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.579 ns                   ; 3.383 ns                 ;
; -3.196 ns                               ; RV32I:_RV32I|inst_reg[4]                                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|n_state.ExR_401    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 5.253 ns                   ; 2.057 ns                 ;
; -3.195 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExJalr    ; RV32I:_RV32I|datapath:i_datapath|alusrc2[2]                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.566 ns                   ; 3.371 ns                 ;
; -3.195 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.IF        ; RV32I:_RV32I|datapath:i_datapath|alusrc2[19]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.598 ns                   ; 3.403 ns                 ;
; -3.192 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExJalr    ; RV32I:_RV32I|datapath:i_datapath|alusrc2[18]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.599 ns                   ; 3.407 ns                 ;
; -3.188 ns                               ; RV32I:_RV32I|inst_reg[14]                                              ; RV32I:_RV32I|datapath:i_datapath|alusrc2[14]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.539 ns                   ; 3.351 ns                 ;
; -3.186 ns                               ; RV32I:_RV32I|inst_reg[31]                                              ; RV32I:_RV32I|datapath:i_datapath|alusrc2[22]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.545 ns                   ; 3.359 ns                 ;
; -3.179 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.Decode    ; RV32I:_RV32I|datapath:i_datapath|alusrc2[16]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.716 ns                   ; 3.537 ns                 ;
; -3.175 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.IF        ; RV32I:_RV32I|datapath:i_datapath|alusrc2[18]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.599 ns                   ; 3.424 ns                 ;
; -3.167 ns                               ; RV32I:_RV32I|inst_reg[6]                                               ; RV32I:_RV32I|datapath:i_datapath|alusrc2[4]                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.553 ns                   ; 3.386 ns                 ;
; -3.144 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.Decode    ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|n_state.ExJalr_308 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 5.242 ns                   ; 2.098 ns                 ;
; -3.144 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExJal     ; RV32I:_RV32I|datapath:i_datapath|alusrc2[17]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.600 ns                   ; 3.456 ns                 ;
; -3.135 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExLui     ; RV32I:_RV32I|datapath:i_datapath|alusrc2[20]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.572 ns                   ; 3.437 ns                 ;
; -3.129 ns                               ; RV32I:_RV32I|inst_reg[5]                                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|n_state.ExJalr_308 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 5.213 ns                   ; 2.084 ns                 ;
; -3.114 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExJal     ; RV32I:_RV32I|datapath:i_datapath|alusrc2[15]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.717 ns                   ; 3.603 ns                 ;
; -3.111 ns                               ; RV32I:_RV32I|inst_reg[31]                                              ; RV32I:_RV32I|datapath:i_datapath|alusrc2[27]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.544 ns                   ; 3.433 ns                 ;
; -3.100 ns                               ; RV32I:_RV32I|inst_reg[5]                                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|n_state.ExR_401    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 5.253 ns                   ; 2.153 ns                 ;
; -3.084 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.Decode    ; RV32I:_RV32I|datapath:i_datapath|alusrc2[21]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.595 ns                   ; 3.511 ns                 ;
; -3.077 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExI       ; RV32I:_RV32I|datapath:i_datapath|alusrc2[22]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.545 ns                   ; 3.468 ns                 ;
; -3.076 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExJal     ; RV32I:_RV32I|datapath:i_datapath|alusrc2[16]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.716 ns                   ; 3.640 ns                 ;
; -3.065 ns                               ; RV32I:_RV32I|inst_reg[30]                                              ; RV32I:_RV32I|datapath:i_datapath|alusrc2[10]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.547 ns                   ; 3.482 ns                 ;
; -3.062 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.Decode    ; RV32I:_RV32I|datapath:i_datapath|alusrc2[19]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.598 ns                   ; 3.536 ns                 ;
; -3.060 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExI       ; RV32I:_RV32I|datapath:i_datapath|alusrc2[13]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.564 ns                   ; 3.504 ns                 ;
; -3.054 ns                               ; RV32I:_RV32I|inst_reg[31]                                              ; RV32I:_RV32I|datapath:i_datapath|alusrc2[30]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.580 ns                   ; 3.526 ns                 ;
; -3.046 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExJalr    ; RV32I:_RV32I|datapath:i_datapath|alusrc2[26]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.592 ns                   ; 3.546 ns                 ;
; -3.045 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.Decode    ; RV32I:_RV32I|datapath:i_datapath|alusrc2[2]                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.566 ns                   ; 3.521 ns                 ;
; -3.042 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.Decode    ; RV32I:_RV32I|datapath:i_datapath|alusrc2[18]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.599 ns                   ; 3.557 ns                 ;
; -3.039 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExI       ; RV32I:_RV32I|datapath:i_datapath|alusrc2[23]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.543 ns                   ; 3.504 ns                 ;
; -3.039 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExLS      ; RV32I:_RV32I|datapath:i_datapath|alusrc2[30]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.581 ns                   ; 3.542 ns                 ;
; -3.038 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExLS      ; RV32I:_RV32I|datapath:i_datapath|alusrc2[29]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.580 ns                   ; 3.542 ns                 ;
; -3.035 ns                               ; RV32I:_RV32I|inst_reg[31]                                              ; RV32I:_RV32I|datapath:i_datapath|alusrc2[23]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.543 ns                   ; 3.508 ns                 ;
; -3.022 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.Decode    ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|n_state.ExB_368    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 5.246 ns                   ; 2.224 ns                 ;
; -3.022 ns                               ; RV32I:_RV32I|inst_reg[31]                                              ; RV32I:_RV32I|datapath:i_datapath|alusrc2[29]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.579 ns                   ; 3.557 ns                 ;
; -3.020 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExLui     ; RV32I:_RV32I|datapath:i_datapath|alusrc2[31]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.587 ns                   ; 3.567 ns                 ;
; -3.018 ns                               ; RV32I:_RV32I|inst_reg[6]                                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|n_state.ExJalr_308 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 5.214 ns                   ; 2.196 ns                 ;
; -3.017 ns                               ; RV32I:_RV32I|inst_reg[5]                                               ; RV32I:_RV32I|datapath:i_datapath|alusrc2[4]                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.552 ns                   ; 3.535 ns                 ;
; -3.015 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExLui     ; RV32I:_RV32I|datapath:i_datapath|alusrc2[17]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.600 ns                   ; 3.585 ns                 ;
; -3.010 ns                               ; RV32I:_RV32I|inst_reg[4]                                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|n_state.ExJalr_308 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 5.213 ns                   ; 2.203 ns                 ;
; -3.010 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExJalr    ; RV32I:_RV32I|datapath:i_datapath|alusrc2[12]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.589 ns                   ; 3.579 ns                 ;
; -2.997 ns                               ; RV32I:_RV32I|inst_reg[5]                                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|n_state.ExB_368    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 5.217 ns                   ; 2.220 ns                 ;
; -2.995 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.WRegJr    ; RV32I:_RV32I|datapath:i_datapath|alusrc2[12]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.589 ns                   ; 3.594 ns                 ;
; -2.985 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExLui     ; RV32I:_RV32I|datapath:i_datapath|alusrc2[15]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.717 ns                   ; 3.732 ns                 ;
; -2.981 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExJal     ; RV32I:_RV32I|datapath:i_datapath|alusrc2[21]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.595 ns                   ; 3.614 ns                 ;
; -2.968 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.WRegJr    ; RV32I:_RV32I|datapath:i_datapath|alusrc2[31]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.587 ns                   ; 3.619 ns                 ;
; -2.964 ns                               ; RV32I:_RV32I|inst_reg[18]                                              ; RV32I:_RV32I|datapath:i_datapath|alusrc2[18]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.621 ns                   ; 3.657 ns                 ;
; -2.962 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExJalr    ; RV32I:_RV32I|datapath:i_datapath|alusrc2[4]                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.581 ns                   ; 3.619 ns                 ;
; -2.959 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExJal     ; RV32I:_RV32I|datapath:i_datapath|alusrc2[19]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.598 ns                   ; 3.639 ns                 ;
; -2.947 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExLui     ; RV32I:_RV32I|datapath:i_datapath|alusrc2[16]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.716 ns                   ; 3.769 ns                 ;
; -2.939 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExJal     ; RV32I:_RV32I|datapath:i_datapath|alusrc2[18]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.599 ns                   ; 3.660 ns                 ;
; -2.933 ns                               ; RV32I:_RV32I|inst_reg[25]                                              ; RV32I:_RV32I|datapath:i_datapath|alusrc2[25]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.540 ns                   ; 3.607 ns                 ;
; -2.918 ns                               ; RV32I:_RV32I|inst_reg[27]                                              ; RV32I:_RV32I|datapath:i_datapath|alusrc2[8]                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.548 ns                   ; 3.630 ns                 ;
; -2.914 ns                               ; RV32I:_RV32I|inst_reg[31]                                              ; RV32I:_RV32I|datapath:i_datapath|alusrc2[20]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.543 ns                   ; 3.629 ns                 ;
; -2.911 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.Decode    ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|n_state.ExLui_286  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 5.242 ns                   ; 2.331 ns                 ;
; -2.908 ns                               ; RV32I:_RV32I|inst_reg[4]                                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|n_state.ExLui_286  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 5.213 ns                   ; 2.305 ns                 ;
; -2.901 ns                               ; RV32I:_RV32I|inst_reg[3]                                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|n_state.ExJal_319  ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 5.230 ns                   ; 2.329 ns                 ;
; -2.898 ns                               ; RV32I:_RV32I|inst_reg[4]                                               ; RV32I:_RV32I|datapath:i_datapath|alusrc2[4]                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.552 ns                   ; 3.654 ns                 ;
; -2.896 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.Decode    ; RV32I:_RV32I|datapath:i_datapath|alusrc2[26]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.592 ns                   ; 3.696 ns                 ;
; -2.886 ns                               ; RV32I:_RV32I|inst_reg[6]                                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|n_state.ExB_368    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 5.218 ns                   ; 2.332 ns                 ;
; -2.885 ns                               ; RV32I:_RV32I|inst_reg[11]                                              ; RV32I:_RV32I|datapath:i_datapath|alusrc2[4]                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.557 ns                   ; 3.672 ns                 ;
; -2.878 ns                               ; RV32I:_RV32I|inst_reg[4]                                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|n_state.ExB_368    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 5.217 ns                   ; 2.339 ns                 ;
; -2.877 ns                               ; RV32I:_RV32I|inst_reg[3]                                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|n_state.ExJalr_308 ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 5.213 ns                   ; 2.336 ns                 ;
; -2.874 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.WRegJr    ; RV32I:_RV32I|datapath:i_datapath|alusrc2[22]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.574 ns                   ; 3.700 ns                 ;
; -2.872 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.Decode    ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|n_state.ExI_390    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 5.254 ns                   ; 2.382 ns                 ;
; -2.866 ns                               ; RV32I:_RV32I|inst_reg[4]                                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|n_state.ExI_390    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 5.225 ns                   ; 2.359 ns                 ;
; -2.860 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.Decode    ; RV32I:_RV32I|datapath:i_datapath|alusrc2[12]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.589 ns                   ; 3.729 ns                 ;
; -2.859 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.IF        ; RV32I:_RV32I|datapath:i_datapath|alusrc2[12]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.589 ns                   ; 3.730 ns                 ;
; -2.857 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.WRegJr    ; RV32I:_RV32I|datapath:i_datapath|alusrc2[13]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.593 ns                   ; 3.736 ns                 ;
; -2.852 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExLui     ; RV32I:_RV32I|datapath:i_datapath|alusrc2[21]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.595 ns                   ; 3.743 ns                 ;
; -2.843 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExI       ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|n_state.WReg_357   ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 5.245 ns                   ; 2.402 ns                 ;
; -2.836 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.WRegJr    ; RV32I:_RV32I|datapath:i_datapath|alusrc2[23]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.572 ns                   ; 3.736 ns                 ;
; -2.833 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExI       ; RV32I:_RV32I|datapath:i_datapath|alusrc2[7]                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.561 ns                   ; 3.728 ns                 ;
; -2.832 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.IF        ; RV32I:_RV32I|datapath:i_datapath|alusrc2[31]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.587 ns                   ; 3.755 ns                 ;
; -2.830 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExLui     ; RV32I:_RV32I|datapath:i_datapath|alusrc2[19]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.598 ns                   ; 3.768 ns                 ;
; -2.824 ns                               ; RV32I:_RV32I|inst_reg[2]                                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|n_state.ExR_401    ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 5.253 ns                   ; 2.429 ns                 ;
; -2.813 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExLui     ; RV32I:_RV32I|datapath:i_datapath|alusrc2[2]                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.566 ns                   ; 3.753 ns                 ;
; -2.812 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.Decode    ; RV32I:_RV32I|datapath:i_datapath|alusrc2[4]                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.581 ns                   ; 3.769 ns                 ;
; -2.812 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.Mem_Write ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|n_state.IF_423     ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 5.211 ns                   ; 2.399 ns                 ;
; -2.810 ns                               ; RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExLui     ; RV32I:_RV32I|datapath:i_datapath|alusrc2[18]                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 6.599 ns                   ; 3.789 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                    ;                                                                           ;                                                                                                 ;                                                                                                 ;                            ;                            ;                          ;
+-----------------------------------------+------------------------------------------------------------------------+---------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altera_internal_jtag~TCKUTAP'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                                                                                                          ; To                                                                                                                                                                                                                                            ; From Clock                   ; To Clock                     ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                               ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                              ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                  ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                              ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                  ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                             ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[253]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[252]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[124]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[123]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[325]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[324]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.519 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[607]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[606]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.520 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[237]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[236]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[709]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[708]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.521 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[326]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[325]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[238]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[237]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                               ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[356]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[355]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[277]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[276]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[158]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[157]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[266]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[265]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[383]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[382]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[407]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[406]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[436]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[435]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[400]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[399]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[396]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[395]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[324]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[323]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[322]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[321]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[262]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[261]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[260]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[259]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[250]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[249]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[242]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[241]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[176]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[175]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[166]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[165]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[164]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[163]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[155]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[154]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[143]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[142]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[125]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[490]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[489]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[700]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[699]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1201] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1200] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1123] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1122] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[195]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[313]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[312]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[444]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[443]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[401]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[400]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[395]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[394]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[351]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[350]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[347]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[346]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[323]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[322]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[318]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[317]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[316]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[315]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[264]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[263]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[246]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[245]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[234]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[233]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[222]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[221]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[214]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[213]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[198]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[197]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[190]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[189]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[184]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[183]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[154]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[153]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[152]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[151]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[147]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[146]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[623]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[622]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[583]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[582]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[676]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[675]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[652]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[651]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[778]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[777]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1075] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1074] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[961]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[960]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[943]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[942]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[952]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[951]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[403]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[402]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[555]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[554]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[636]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[635]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1026] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1025] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1005] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1004] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.525 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[399]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[398]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[358]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[357]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[350]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[349]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[282]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[281]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[255]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[254]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[244]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[243]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[223]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[222]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[220]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[219]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[197]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[196]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[178]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[177]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[175]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[174]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[142]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[141]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[127]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[121]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[556]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[555]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1084] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1083] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[895]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[894]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[198]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[325]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[324]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[361]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[360]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[624]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[623]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1086] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1085] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[198]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[197]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[279]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[278]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[309]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[308]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[420]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[419]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                               ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.526 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[304]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[303]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[160]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[159]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[156]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[155]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[463]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[462]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[622]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[621]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[515]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[514]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[755]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[754]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[647]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[646]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1171] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1170] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[254]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[253]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                                                                                                           ;                                                                                                                                                                                                                                               ;                              ;                              ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+------------+----------+-----------------------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From     ; To                                      ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------+-----------------------------------------+----------+
; N/A                                     ; None                                                ; 8.083 ns   ; UART_RXD ; miniUART:UART|RxUnit:RxDev|SampleCnt[0] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.836 ns   ; UART_RXD ; miniUART:UART|RxUnit:RxDev|SampleCnt[2] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.832 ns   ; UART_RXD ; miniUART:UART|RxUnit:RxDev|SampleCnt[3] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.830 ns   ; UART_RXD ; miniUART:UART|RxUnit:RxDev|SampleCnt[1] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.774 ns   ; KEY[0]   ; reset_ff                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.904 ns   ; UART_RXD ; miniUART:UART|RxUnit:RxDev|tmpRxD       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.846 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S6   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.845 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S13  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.844 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S11  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.843 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S14  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.842 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S5   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.841 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S8   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.841 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S7   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.841 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S0   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.835 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S12  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.833 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S9   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.831 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S2   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.829 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S3   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.827 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S4   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.825 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S1   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.823 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S10  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.768 ns   ; UART_RXD ; miniUART:UART|RxUnit:RxDev|Start        ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.713 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S10  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.713 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S3   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.711 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S4   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.710 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S7   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.708 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S13  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.707 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S1   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.707 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S0   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.705 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S5   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.704 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S8   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.696 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S10  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.695 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S1   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.694 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S4   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.693 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S3   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.692 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S14  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.692 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S9   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.691 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S12  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.687 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S7   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.685 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S8   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.683 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S5   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.681 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S2   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.679 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S11  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.679 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S6   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.678 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S13  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.673 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S0   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.543 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S14  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.543 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S12  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.543 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S9   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.543 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S6   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.542 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S11  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.541 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S2   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.508 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S13  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.508 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S6   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.507 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S12  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.506 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S7   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.505 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S2   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.504 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S8   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.504 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S5   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.503 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S3   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.498 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S0   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.496 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S9   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.494 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S14  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.492 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S11  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.490 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S4   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.489 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S10  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.488 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S1   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.221 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S14  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.220 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S11  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.219 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S13  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.219 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S8   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.218 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S7   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.214 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S0   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.213 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S5   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.212 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S9   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.211 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S12  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.210 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S3   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.208 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S1   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.206 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S6   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.205 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S10  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.204 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S4   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.203 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S2   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.161 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S5   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.160 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S0   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.151 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S14  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.150 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S12  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.133 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S11  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.133 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S4   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.132 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S13  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.132 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S3   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.119 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S1   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.107 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S14  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.106 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S8   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.106 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S1   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.105 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S11  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.104 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S6   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.103 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S9   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.102 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S0   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.099 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S3   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.097 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S12  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.095 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S5   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.093 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S2   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.091 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S7   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.089 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S4   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.088 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S13  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.088 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S10  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.032 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S6   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.031 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S13  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.030 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S7   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.030 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S4   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.029 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S14  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.028 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S11  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.028 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S5   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.028 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S0   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.022 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S12  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.020 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S9   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.019 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S10  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.018 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S2   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.018 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S1   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.017 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S8   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.016 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S3   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.965 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S6   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.965 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S2   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.961 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S8   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.960 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S10  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.960 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S9   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 5.959 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S7   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.728 ns   ; SW[9]    ; GPIO:uGPIO|key_detect:sw9|c_state.S10   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.727 ns   ; SW[9]    ; GPIO:uGPIO|key_detect:sw9|c_state.S4    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.727 ns   ; SW[9]    ; GPIO:uGPIO|key_detect:sw9|c_state.S3    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.726 ns   ; SW[9]    ; GPIO:uGPIO|key_detect:sw9|c_state.S9    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.726 ns   ; SW[9]    ; GPIO:uGPIO|key_detect:sw9|c_state.S2    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.724 ns   ; SW[9]    ; GPIO:uGPIO|key_detect:sw9|c_state.S12   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.724 ns   ; SW[9]    ; GPIO:uGPIO|key_detect:sw9|c_state.S7    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.723 ns   ; SW[9]    ; GPIO:uGPIO|key_detect:sw9|c_state.S1    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.722 ns   ; SW[9]    ; GPIO:uGPIO|key_detect:sw9|c_state.S14   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.722 ns   ; SW[9]    ; GPIO:uGPIO|key_detect:sw9|c_state.S11   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.721 ns   ; SW[9]    ; GPIO:uGPIO|key_detect:sw9|c_state.S13   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.721 ns   ; SW[9]    ; GPIO:uGPIO|key_detect:sw9|c_state.S6    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.721 ns   ; SW[9]    ; GPIO:uGPIO|key_detect:sw9|c_state.S0    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.720 ns   ; SW[9]    ; GPIO:uGPIO|key_detect:sw9|c_state.S8    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.720 ns   ; SW[9]    ; GPIO:uGPIO|key_detect:sw9|c_state.S5    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.303 ns   ; SW[8]    ; GPIO:uGPIO|key_detect:sw8|c_state.S10   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.302 ns   ; SW[8]    ; GPIO:uGPIO|key_detect:sw8|c_state.S4    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.302 ns   ; SW[8]    ; GPIO:uGPIO|key_detect:sw8|c_state.S3    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.301 ns   ; SW[8]    ; GPIO:uGPIO|key_detect:sw8|c_state.S9    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.301 ns   ; SW[8]    ; GPIO:uGPIO|key_detect:sw8|c_state.S2    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.300 ns   ; SW[8]    ; GPIO:uGPIO|key_detect:sw8|c_state.S12   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.300 ns   ; SW[8]    ; GPIO:uGPIO|key_detect:sw8|c_state.S7    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.298 ns   ; SW[8]    ; GPIO:uGPIO|key_detect:sw8|c_state.S1    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.297 ns   ; SW[8]    ; GPIO:uGPIO|key_detect:sw8|c_state.S6    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.296 ns   ; SW[8]    ; GPIO:uGPIO|key_detect:sw8|c_state.S13   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.296 ns   ; SW[8]    ; GPIO:uGPIO|key_detect:sw8|c_state.S0    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.295 ns   ; SW[8]    ; GPIO:uGPIO|key_detect:sw8|c_state.S14   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.295 ns   ; SW[8]    ; GPIO:uGPIO|key_detect:sw8|c_state.S11   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.294 ns   ; SW[8]    ; GPIO:uGPIO|key_detect:sw8|c_state.S8    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.294 ns   ; SW[8]    ; GPIO:uGPIO|key_detect:sw8|c_state.S5    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.176 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S14   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.175 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S9    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.174 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S12   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.170 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S6    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.167 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S11   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.167 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S2    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.933 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S10   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.932 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S1    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.931 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S4    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.930 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S3    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.928 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S7    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.924 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S13   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.923 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S0    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.922 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S8    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.920 ns   ; SW[7]    ; GPIO:uGPIO|key_detect:sw7|c_state.S5    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.909 ns   ; SW[4]    ; GPIO:uGPIO|key_detect:sw4|c_state.S14   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.908 ns   ; SW[4]    ; GPIO:uGPIO|key_detect:sw4|c_state.S6    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.907 ns   ; SW[4]    ; GPIO:uGPIO|key_detect:sw4|c_state.S12   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.907 ns   ; SW[4]    ; GPIO:uGPIO|key_detect:sw4|c_state.S9    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.904 ns   ; SW[4]    ; GPIO:uGPIO|key_detect:sw4|c_state.S7    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.903 ns   ; SW[4]    ; GPIO:uGPIO|key_detect:sw4|c_state.S8    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.902 ns   ; SW[4]    ; GPIO:uGPIO|key_detect:sw4|c_state.S5    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.901 ns   ; SW[4]    ; GPIO:uGPIO|key_detect:sw4|c_state.S2    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.898 ns   ; SW[11]   ; GPIO:uGPIO|key_detect:sw11|c_state.S1   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.897 ns   ; SW[11]   ; GPIO:uGPIO|key_detect:sw11|c_state.S10  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.896 ns   ; SW[11]   ; GPIO:uGPIO|key_detect:sw11|c_state.S4   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.896 ns   ; SW[11]   ; GPIO:uGPIO|key_detect:sw11|c_state.S3   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.895 ns   ; SW[4]    ; GPIO:uGPIO|key_detect:sw4|c_state.S0    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.893 ns   ; SW[11]   ; GPIO:uGPIO|key_detect:sw11|c_state.S7   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.886 ns   ; SW[11]   ; GPIO:uGPIO|key_detect:sw11|c_state.S8   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.886 ns   ; SW[11]   ; GPIO:uGPIO|key_detect:sw11|c_state.S5   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.879 ns   ; SW[11]   ; GPIO:uGPIO|key_detect:sw11|c_state.S13  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.879 ns   ; SW[11]   ; GPIO:uGPIO|key_detect:sw11|c_state.S0   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.869 ns   ; SW[11]   ; GPIO:uGPIO|key_detect:sw11|c_state.S14  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.869 ns   ; SW[11]   ; GPIO:uGPIO|key_detect:sw11|c_state.S9   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.867 ns   ; SW[11]   ; GPIO:uGPIO|key_detect:sw11|c_state.S12  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.857 ns   ; SW[11]   ; GPIO:uGPIO|key_detect:sw11|c_state.S11  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.857 ns   ; SW[11]   ; GPIO:uGPIO|key_detect:sw11|c_state.S2   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.853 ns   ; SW[11]   ; GPIO:uGPIO|key_detect:sw11|c_state.S6   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.816 ns   ; SW[3]    ; GPIO:uGPIO|key_detect:sw3|c_state.S10   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.815 ns   ; SW[3]    ; GPIO:uGPIO|key_detect:sw3|c_state.S13   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.814 ns   ; SW[3]    ; GPIO:uGPIO|key_detect:sw3|c_state.S4    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.813 ns   ; SW[3]    ; GPIO:uGPIO|key_detect:sw3|c_state.S11   ; CLOCK_50 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;          ;                                         ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+----------+-----------------------------------------+----------+


+--------------------------------------------------------------------------------------------+
; tco                                                                                        ;
+-------+--------------+------------+--------------------------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From                           ; To       ; From Clock ;
+-------+--------------+------------+--------------------------------+----------+------------+
; N/A   ; None         ; 6.695 ns   ; GPIO:uGPIO|HEX5_R[1]           ; HEX5[1]  ; CLOCK_50   ;
; N/A   ; None         ; 6.685 ns   ; GPIO:uGPIO|HEX5_R[5]           ; HEX5[5]  ; CLOCK_50   ;
; N/A   ; None         ; 6.478 ns   ; GPIO:uGPIO|HEX6_R[3]           ; HEX6[3]  ; CLOCK_50   ;
; N/A   ; None         ; 6.452 ns   ; GPIO:uGPIO|HEX4_R[5]           ; HEX4[5]  ; CLOCK_50   ;
; N/A   ; None         ; 6.450 ns   ; GPIO:uGPIO|HEX4_R[3]           ; HEX4[3]  ; CLOCK_50   ;
; N/A   ; None         ; 6.190 ns   ; GPIO:uGPIO|HEX5_R[4]           ; HEX5[4]  ; CLOCK_50   ;
; N/A   ; None         ; 6.111 ns   ; GPIO:uGPIO|HEX1_R[0]           ; HEX1[0]  ; CLOCK_50   ;
; N/A   ; None         ; 6.092 ns   ; GPIO:uGPIO|LEDR_R[6]           ; LEDR[6]  ; CLOCK_50   ;
; N/A   ; None         ; 6.090 ns   ; GPIO:uGPIO|LEDR_R[1]           ; LEDR[1]  ; CLOCK_50   ;
; N/A   ; None         ; 6.071 ns   ; GPIO:uGPIO|HEX0_R[0]           ; HEX0[0]  ; CLOCK_50   ;
; N/A   ; None         ; 6.067 ns   ; GPIO:uGPIO|LEDR_R[4]           ; LEDR[4]  ; CLOCK_50   ;
; N/A   ; None         ; 6.066 ns   ; GPIO:uGPIO|LEDR_R[2]           ; LEDR[2]  ; CLOCK_50   ;
; N/A   ; None         ; 6.059 ns   ; GPIO:uGPIO|HEX4_R[4]           ; HEX4[4]  ; CLOCK_50   ;
; N/A   ; None         ; 6.050 ns   ; GPIO:uGPIO|LEDR_R[7]           ; LEDR[7]  ; CLOCK_50   ;
; N/A   ; None         ; 5.926 ns   ; miniUART:UART|TxUnit:TxDev|TxD ; UART_TXD ; CLOCK_50   ;
; N/A   ; None         ; 5.910 ns   ; GPIO:uGPIO|HEX0_R[4]           ; HEX0[4]  ; CLOCK_50   ;
; N/A   ; None         ; 5.885 ns   ; GPIO:uGPIO|HEX1_R[3]           ; HEX1[3]  ; CLOCK_50   ;
; N/A   ; None         ; 5.871 ns   ; GPIO:uGPIO|HEX1_R[1]           ; HEX1[1]  ; CLOCK_50   ;
; N/A   ; None         ; 5.867 ns   ; GPIO:uGPIO|HEX0_R[1]           ; HEX0[1]  ; CLOCK_50   ;
; N/A   ; None         ; 5.849 ns   ; GPIO:uGPIO|HEX5_R[2]           ; HEX5[2]  ; CLOCK_50   ;
; N/A   ; None         ; 5.836 ns   ; GPIO:uGPIO|HEX0_R[6]           ; HEX0[6]  ; CLOCK_50   ;
; N/A   ; None         ; 5.821 ns   ; GPIO:uGPIO|LEDR_R[5]           ; LEDR[5]  ; CLOCK_50   ;
; N/A   ; None         ; 5.817 ns   ; GPIO:uGPIO|HEX0_R[3]           ; HEX0[3]  ; CLOCK_50   ;
; N/A   ; None         ; 5.815 ns   ; GPIO:uGPIO|HEX0_R[2]           ; HEX0[2]  ; CLOCK_50   ;
; N/A   ; None         ; 5.804 ns   ; GPIO:uGPIO|LEDR_R[0]           ; LEDR[0]  ; CLOCK_50   ;
; N/A   ; None         ; 5.776 ns   ; GPIO:uGPIO|LEDG_R[6]           ; LEDG[6]  ; CLOCK_50   ;
; N/A   ; None         ; 5.696 ns   ; GPIO:uGPIO|LEDR_R[16]          ; LEDR[16] ; CLOCK_50   ;
; N/A   ; None         ; 5.693 ns   ; GPIO:uGPIO|HEX1_R[6]           ; HEX1[6]  ; CLOCK_50   ;
; N/A   ; None         ; 5.662 ns   ; GPIO:uGPIO|LEDG_R[2]           ; LEDG[2]  ; CLOCK_50   ;
; N/A   ; None         ; 5.662 ns   ; GPIO:uGPIO|LEDR_R[15]          ; LEDR[15] ; CLOCK_50   ;
; N/A   ; None         ; 5.648 ns   ; GPIO:uGPIO|LEDR_R[14]          ; LEDR[14] ; CLOCK_50   ;
; N/A   ; None         ; 5.643 ns   ; GPIO:uGPIO|LEDG_R[1]           ; LEDG[1]  ; CLOCK_50   ;
; N/A   ; None         ; 5.604 ns   ; GPIO:uGPIO|LEDR_R[17]          ; LEDR[17] ; CLOCK_50   ;
; N/A   ; None         ; 5.584 ns   ; GPIO:uGPIO|LEDG_R[3]           ; LEDG[3]  ; CLOCK_50   ;
; N/A   ; None         ; 5.565 ns   ; GPIO:uGPIO|HEX4_R[2]           ; HEX4[2]  ; CLOCK_50   ;
; N/A   ; None         ; 5.542 ns   ; GPIO:uGPIO|HEX5_R[0]           ; HEX5[0]  ; CLOCK_50   ;
; N/A   ; None         ; 5.540 ns   ; GPIO:uGPIO|HEX2_R[1]           ; HEX2[1]  ; CLOCK_50   ;
; N/A   ; None         ; 5.536 ns   ; GPIO:uGPIO|LEDG_R[7]           ; LEDG[7]  ; CLOCK_50   ;
; N/A   ; None         ; 5.533 ns   ; GPIO:uGPIO|LEDG_R[8]           ; LEDG[8]  ; CLOCK_50   ;
; N/A   ; None         ; 5.511 ns   ; GPIO:uGPIO|LEDR_R[9]           ; LEDR[9]  ; CLOCK_50   ;
; N/A   ; None         ; 5.499 ns   ; GPIO:uGPIO|LEDR_R[3]           ; LEDR[3]  ; CLOCK_50   ;
; N/A   ; None         ; 5.472 ns   ; GPIO:uGPIO|HEX2_R[6]           ; HEX2[6]  ; CLOCK_50   ;
; N/A   ; None         ; 5.444 ns   ; GPIO:uGPIO|HEX2_R[5]           ; HEX2[5]  ; CLOCK_50   ;
; N/A   ; None         ; 5.418 ns   ; GPIO:uGPIO|LEDR_R[10]          ; LEDR[10] ; CLOCK_50   ;
; N/A   ; None         ; 5.401 ns   ; GPIO:uGPIO|LEDR_R[11]          ; LEDR[11] ; CLOCK_50   ;
; N/A   ; None         ; 5.389 ns   ; GPIO:uGPIO|LEDR_R[13]          ; LEDR[13] ; CLOCK_50   ;
; N/A   ; None         ; 5.384 ns   ; GPIO:uGPIO|LEDR_R[12]          ; LEDR[12] ; CLOCK_50   ;
; N/A   ; None         ; 5.382 ns   ; GPIO:uGPIO|HEX2_R[3]           ; HEX2[3]  ; CLOCK_50   ;
; N/A   ; None         ; 5.371 ns   ; GPIO:uGPIO|LEDR_R[8]           ; LEDR[8]  ; CLOCK_50   ;
; N/A   ; None         ; 5.345 ns   ; GPIO:uGPIO|HEX2_R[0]           ; HEX2[0]  ; CLOCK_50   ;
; N/A   ; None         ; 5.328 ns   ; GPIO:uGPIO|LEDG_R[4]           ; LEDG[4]  ; CLOCK_50   ;
; N/A   ; None         ; 5.324 ns   ; GPIO:uGPIO|HEX3_R[3]           ; HEX3[3]  ; CLOCK_50   ;
; N/A   ; None         ; 5.322 ns   ; GPIO:uGPIO|LEDG_R[5]           ; LEDG[5]  ; CLOCK_50   ;
; N/A   ; None         ; 5.251 ns   ; GPIO:uGPIO|HEX7_R[5]           ; HEX7[5]  ; CLOCK_50   ;
; N/A   ; None         ; 5.229 ns   ; GPIO:uGPIO|HEX7_R[0]           ; HEX7[0]  ; CLOCK_50   ;
; N/A   ; None         ; 5.204 ns   ; GPIO:uGPIO|HEX2_R[2]           ; HEX2[2]  ; CLOCK_50   ;
; N/A   ; None         ; 5.176 ns   ; GPIO:uGPIO|HEX2_R[4]           ; HEX2[4]  ; CLOCK_50   ;
; N/A   ; None         ; 5.166 ns   ; GPIO:uGPIO|HEX1_R[5]           ; HEX1[5]  ; CLOCK_50   ;
; N/A   ; None         ; 5.148 ns   ; GPIO:uGPIO|HEX7_R[6]           ; HEX7[6]  ; CLOCK_50   ;
; N/A   ; None         ; 5.147 ns   ; GPIO:uGPIO|HEX3_R[0]           ; HEX3[0]  ; CLOCK_50   ;
; N/A   ; None         ; 5.141 ns   ; GPIO:uGPIO|HEX5_R[3]           ; HEX5[3]  ; CLOCK_50   ;
; N/A   ; None         ; 5.141 ns   ; GPIO:uGPIO|HEX7_R[3]           ; HEX7[3]  ; CLOCK_50   ;
; N/A   ; None         ; 5.139 ns   ; GPIO:uGPIO|HEX1_R[2]           ; HEX1[2]  ; CLOCK_50   ;
; N/A   ; None         ; 5.128 ns   ; GPIO:uGPIO|LEDG_R[0]           ; LEDG[0]  ; CLOCK_50   ;
; N/A   ; None         ; 5.128 ns   ; GPIO:uGPIO|HEX5_R[6]           ; HEX5[6]  ; CLOCK_50   ;
; N/A   ; None         ; 5.118 ns   ; GPIO:uGPIO|HEX3_R[1]           ; HEX3[1]  ; CLOCK_50   ;
; N/A   ; None         ; 5.116 ns   ; GPIO:uGPIO|HEX4_R[6]           ; HEX4[6]  ; CLOCK_50   ;
; N/A   ; None         ; 5.087 ns   ; GPIO:uGPIO|HEX0_R[5]           ; HEX0[5]  ; CLOCK_50   ;
; N/A   ; None         ; 5.084 ns   ; GPIO:uGPIO|HEX1_R[4]           ; HEX1[4]  ; CLOCK_50   ;
; N/A   ; None         ; 5.071 ns   ; GPIO:uGPIO|HEX3_R[5]           ; HEX3[5]  ; CLOCK_50   ;
; N/A   ; None         ; 5.059 ns   ; GPIO:uGPIO|HEX3_R[2]           ; HEX3[2]  ; CLOCK_50   ;
; N/A   ; None         ; 5.040 ns   ; GPIO:uGPIO|HEX4_R[1]           ; HEX4[1]  ; CLOCK_50   ;
; N/A   ; None         ; 5.030 ns   ; GPIO:uGPIO|HEX7_R[4]           ; HEX7[4]  ; CLOCK_50   ;
; N/A   ; None         ; 4.950 ns   ; GPIO:uGPIO|HEX6_R[4]           ; HEX6[4]  ; CLOCK_50   ;
; N/A   ; None         ; 4.922 ns   ; GPIO:uGPIO|HEX6_R[5]           ; HEX6[5]  ; CLOCK_50   ;
; N/A   ; None         ; 4.909 ns   ; GPIO:uGPIO|HEX6_R[6]           ; HEX6[6]  ; CLOCK_50   ;
; N/A   ; None         ; 4.854 ns   ; GPIO:uGPIO|HEX7_R[1]           ; HEX7[1]  ; CLOCK_50   ;
; N/A   ; None         ; 4.852 ns   ; GPIO:uGPIO|HEX3_R[6]           ; HEX3[6]  ; CLOCK_50   ;
; N/A   ; None         ; 4.808 ns   ; GPIO:uGPIO|HEX4_R[0]           ; HEX4[0]  ; CLOCK_50   ;
; N/A   ; None         ; 4.805 ns   ; GPIO:uGPIO|HEX7_R[2]           ; HEX7[2]  ; CLOCK_50   ;
; N/A   ; None         ; 4.643 ns   ; GPIO:uGPIO|HEX3_R[4]           ; HEX3[4]  ; CLOCK_50   ;
; N/A   ; None         ; 4.429 ns   ; GPIO:uGPIO|HEX6_R[2]           ; HEX6[2]  ; CLOCK_50   ;
; N/A   ; None         ; 4.420 ns   ; GPIO:uGPIO|HEX6_R[0]           ; HEX6[0]  ; CLOCK_50   ;
; N/A   ; None         ; 4.418 ns   ; GPIO:uGPIO|HEX6_R[1]           ; HEX6[1]  ; CLOCK_50   ;
+-------+--------------+------------+--------------------------------+----------+------------+


+----------------------------------------------------------------------------------------------+
; tpd                                                                                          ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From                     ; To                  ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; N/A   ; None              ; 2.612 ns        ; altera_internal_jtag~TDO ; altera_reserved_tdo ;
+-------+-------------------+-----------------+--------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From                         ; To                                                                                                                                                                                                                                            ; To Clock                     ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A                                     ; None                                                ; 18.035 ns ; KEY[0]                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0]                                                                                                                                                       ; CLOCK_50                     ;
; N/A                                     ; None                                                ; 17.345 ns ; KEY[0]                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0]                                                                                                                                                    ; CLOCK_50                     ;
; N/A                                     ; None                                                ; 2.465 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.836 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1205] ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.419 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.201 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.135 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.134 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.134 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.113 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.111 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.104 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.103 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.102 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.097 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.040 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.031 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.031 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.976 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.976 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.976 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.959 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.937 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.923 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.921 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.919 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.904 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.820 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.819 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.692 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.692 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.164 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.164 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.224 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.260 ns ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.806 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.806 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.806 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.806 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.806 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.806 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.806 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.806 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.857 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.088 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.088 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.088 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.088 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.088 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.088 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.088 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.088 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.690 ns ; SW[0]                        ; GPIO:uGPIO|key_detect:sw0|c_state.S1                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -1.691 ns ; SW[0]                        ; GPIO:uGPIO|key_detect:sw0|c_state.S10                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -1.692 ns ; SW[0]                        ; GPIO:uGPIO|key_detect:sw0|c_state.S4                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -1.694 ns ; SW[0]                        ; GPIO:uGPIO|key_detect:sw0|c_state.S3                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -1.702 ns ; SW[0]                        ; GPIO:uGPIO|key_detect:sw0|c_state.S7                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -1.706 ns ; SW[0]                        ; GPIO:uGPIO|key_detect:sw0|c_state.S8                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -1.706 ns ; SW[0]                        ; GPIO:uGPIO|key_detect:sw0|c_state.S5                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -1.709 ns ; SW[0]                        ; GPIO:uGPIO|key_detect:sw0|c_state.S0                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -1.710 ns ; SW[0]                        ; GPIO:uGPIO|key_detect:sw0|c_state.S13                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -1.853 ns ; SW[10]                       ; GPIO:uGPIO|key_detect:sw10|c_state.S8                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -1.853 ns ; SW[10]                       ; GPIO:uGPIO|key_detect:sw10|c_state.S7                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -1.856 ns ; SW[10]                       ; GPIO:uGPIO|key_detect:sw10|c_state.S5                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -1.977 ns ; SW[0]                        ; GPIO:uGPIO|key_detect:sw0|c_state.S6                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -1.979 ns ; SW[0]                        ; GPIO:uGPIO|key_detect:sw0|c_state.S9                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -1.981 ns ; SW[0]                        ; GPIO:uGPIO|key_detect:sw0|c_state.S12                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -1.988 ns ; SW[0]                        ; GPIO:uGPIO|key_detect:sw0|c_state.S2                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -1.989 ns ; SW[0]                        ; GPIO:uGPIO|key_detect:sw0|c_state.S11                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -1.991 ns ; SW[0]                        ; GPIO:uGPIO|key_detect:sw0|c_state.S14                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.023 ns ; SW[1]                        ; GPIO:uGPIO|key_detect:sw1|c_state.S14                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.023 ns ; SW[1]                        ; GPIO:uGPIO|key_detect:sw1|c_state.S11                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.024 ns ; SW[1]                        ; GPIO:uGPIO|key_detect:sw1|c_state.S0                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.025 ns ; SW[1]                        ; GPIO:uGPIO|key_detect:sw1|c_state.S13                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.025 ns ; SW[1]                        ; GPIO:uGPIO|key_detect:sw1|c_state.S5                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.026 ns ; SW[1]                        ; GPIO:uGPIO|key_detect:sw1|c_state.S10                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.026 ns ; SW[1]                        ; GPIO:uGPIO|key_detect:sw1|c_state.S4                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.028 ns ; SW[2]                        ; GPIO:uGPIO|key_detect:sw2|c_state.S9                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.028 ns ; SW[2]                        ; GPIO:uGPIO|key_detect:sw2|c_state.S2                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.029 ns ; SW[1]                        ; GPIO:uGPIO|key_detect:sw1|c_state.S3                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.029 ns ; SW[2]                        ; GPIO:uGPIO|key_detect:sw2|c_state.S11                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.029 ns ; SW[2]                        ; GPIO:uGPIO|key_detect:sw2|c_state.S4                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.030 ns ; SW[2]                        ; GPIO:uGPIO|key_detect:sw2|c_state.S12                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.031 ns ; SW[2]                        ; GPIO:uGPIO|key_detect:sw2|c_state.S5                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.032 ns ; SW[2]                        ; GPIO:uGPIO|key_detect:sw2|c_state.S14                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.033 ns ; SW[1]                        ; GPIO:uGPIO|key_detect:sw1|c_state.S8                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.034 ns ; SW[1]                        ; GPIO:uGPIO|key_detect:sw1|c_state.S9                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.034 ns ; SW[1]                        ; GPIO:uGPIO|key_detect:sw1|c_state.S2                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.035 ns ; SW[1]                        ; GPIO:uGPIO|key_detect:sw1|c_state.S7                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.035 ns ; SW[2]                        ; GPIO:uGPIO|key_detect:sw2|c_state.S0                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.036 ns ; SW[1]                        ; GPIO:uGPIO|key_detect:sw1|c_state.S12                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.036 ns ; SW[1]                        ; GPIO:uGPIO|key_detect:sw1|c_state.S1                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.037 ns ; SW[1]                        ; GPIO:uGPIO|key_detect:sw1|c_state.S6                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.038 ns ; SW[2]                        ; GPIO:uGPIO|key_detect:sw2|c_state.S6                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.040 ns ; SW[2]                        ; GPIO:uGPIO|key_detect:sw2|c_state.S10                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.048 ns ; SW[12]                       ; GPIO:uGPIO|key_detect:sw12|c_state.S5                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.049 ns ; SW[12]                       ; GPIO:uGPIO|key_detect:sw12|c_state.S14                                                                                                                                                                                                        ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.053 ns ; SW[12]                       ; GPIO:uGPIO|key_detect:sw12|c_state.S6                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.057 ns ; SW[12]                       ; GPIO:uGPIO|key_detect:sw12|c_state.S4                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.063 ns ; SW[12]                       ; GPIO:uGPIO|key_detect:sw12|c_state.S11                                                                                                                                                                                                        ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.065 ns ; SW[12]                       ; GPIO:uGPIO|key_detect:sw12|c_state.S2                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.074 ns ; SW[12]                       ; GPIO:uGPIO|key_detect:sw12|c_state.S12                                                                                                                                                                                                        ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.079 ns ; SW[12]                       ; GPIO:uGPIO|key_detect:sw12|c_state.S3                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.083 ns ; SW[12]                       ; GPIO:uGPIO|key_detect:sw12|c_state.S13                                                                                                                                                                                                        ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.089 ns ; SW[12]                       ; GPIO:uGPIO|key_detect:sw12|c_state.S8                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.091 ns ; SW[12]                       ; GPIO:uGPIO|key_detect:sw12|c_state.S9                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.092 ns ; SW[12]                       ; GPIO:uGPIO|key_detect:sw12|c_state.S7                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.092 ns ; SW[12]                       ; GPIO:uGPIO|key_detect:sw12|c_state.S0                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.093 ns ; SW[12]                       ; GPIO:uGPIO|key_detect:sw12|c_state.S10                                                                                                                                                                                                        ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.094 ns ; SW[12]                       ; GPIO:uGPIO|key_detect:sw12|c_state.S1                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.102 ns ; SW[10]                       ; GPIO:uGPIO|key_detect:sw10|c_state.S14                                                                                                                                                                                                        ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.102 ns ; SW[10]                       ; GPIO:uGPIO|key_detect:sw10|c_state.S3                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.103 ns ; SW[10]                       ; GPIO:uGPIO|key_detect:sw10|c_state.S10                                                                                                                                                                                                        ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.104 ns ; SW[10]                       ; GPIO:uGPIO|key_detect:sw10|c_state.S4                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.105 ns ; SW[10]                       ; GPIO:uGPIO|key_detect:sw10|c_state.S13                                                                                                                                                                                                        ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.105 ns ; SW[10]                       ; GPIO:uGPIO|key_detect:sw10|c_state.S2                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.125 ns ; SW[10]                       ; GPIO:uGPIO|key_detect:sw10|c_state.S1                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.126 ns ; SW[10]                       ; GPIO:uGPIO|key_detect:sw10|c_state.S12                                                                                                                                                                                                        ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.126 ns ; SW[10]                       ; GPIO:uGPIO|key_detect:sw10|c_state.S9                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.128 ns ; SW[10]                       ; GPIO:uGPIO|key_detect:sw10|c_state.S6                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.129 ns ; SW[10]                       ; GPIO:uGPIO|key_detect:sw10|c_state.S0                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.130 ns ; SW[10]                       ; GPIO:uGPIO|key_detect:sw10|c_state.S11                                                                                                                                                                                                        ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.181 ns ; SW[2]                        ; GPIO:uGPIO|key_detect:sw2|c_state.S1                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.185 ns ; SW[2]                        ; GPIO:uGPIO|key_detect:sw2|c_state.S7                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.186 ns ; SW[2]                        ; GPIO:uGPIO|key_detect:sw2|c_state.S8                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.188 ns ; SW[2]                        ; GPIO:uGPIO|key_detect:sw2|c_state.S3                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.189 ns ; SW[2]                        ; GPIO:uGPIO|key_detect:sw2|c_state.S13                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.278 ns ; SW[6]                        ; GPIO:uGPIO|key_detect:sw6|c_state.S2                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.279 ns ; SW[6]                        ; GPIO:uGPIO|key_detect:sw6|c_state.S11                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.281 ns ; SW[6]                        ; GPIO:uGPIO|key_detect:sw6|c_state.S6                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.283 ns ; SW[6]                        ; GPIO:uGPIO|key_detect:sw6|c_state.S12                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.284 ns ; SW[6]                        ; GPIO:uGPIO|key_detect:sw6|c_state.S9                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.285 ns ; SW[6]                        ; GPIO:uGPIO|key_detect:sw6|c_state.S14                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.348 ns ; SW[5]                        ; GPIO:uGPIO|key_detect:sw5|c_state.S11                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.348 ns ; SW[5]                        ; GPIO:uGPIO|key_detect:sw5|c_state.S2                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.350 ns ; SW[5]                        ; GPIO:uGPIO|key_detect:sw5|c_state.S6                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.352 ns ; SW[5]                        ; GPIO:uGPIO|key_detect:sw5|c_state.S12                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.354 ns ; SW[5]                        ; GPIO:uGPIO|key_detect:sw5|c_state.S14                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.354 ns ; SW[5]                        ; GPIO:uGPIO|key_detect:sw5|c_state.S9                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.462 ns ; SW[5]                        ; GPIO:uGPIO|key_detect:sw5|c_state.S13                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.462 ns ; SW[5]                        ; GPIO:uGPIO|key_detect:sw5|c_state.S5                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.462 ns ; SW[5]                        ; GPIO:uGPIO|key_detect:sw5|c_state.S0                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.464 ns ; SW[5]                        ; GPIO:uGPIO|key_detect:sw5|c_state.S8                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.468 ns ; SW[5]                        ; GPIO:uGPIO|key_detect:sw5|c_state.S7                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.471 ns ; SW[5]                        ; GPIO:uGPIO|key_detect:sw5|c_state.S4                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.471 ns ; SW[5]                        ; GPIO:uGPIO|key_detect:sw5|c_state.S3                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.473 ns ; SW[5]                        ; GPIO:uGPIO|key_detect:sw5|c_state.S10                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.473 ns ; SW[5]                        ; GPIO:uGPIO|key_detect:sw5|c_state.S1                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.518 ns ; SW[4]                        ; GPIO:uGPIO|key_detect:sw4|c_state.S13                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.518 ns ; SW[4]                        ; GPIO:uGPIO|key_detect:sw4|c_state.S10                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.519 ns ; SW[4]                        ; GPIO:uGPIO|key_detect:sw4|c_state.S11                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.522 ns ; SW[6]                        ; GPIO:uGPIO|key_detect:sw6|c_state.S8                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.523 ns ; SW[6]                        ; GPIO:uGPIO|key_detect:sw6|c_state.S5                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.525 ns ; SW[6]                        ; GPIO:uGPIO|key_detect:sw6|c_state.S0                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.525 ns ; SW[4]                        ; GPIO:uGPIO|key_detect:sw4|c_state.S4                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.525 ns ; SW[4]                        ; GPIO:uGPIO|key_detect:sw4|c_state.S3                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.526 ns ; SW[6]                        ; GPIO:uGPIO|key_detect:sw6|c_state.S13                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.526 ns ; SW[4]                        ; GPIO:uGPIO|key_detect:sw4|c_state.S1                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.527 ns ; SW[6]                        ; GPIO:uGPIO|key_detect:sw6|c_state.S1                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.528 ns ; SW[6]                        ; GPIO:uGPIO|key_detect:sw6|c_state.S7                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.531 ns ; SW[6]                        ; GPIO:uGPIO|key_detect:sw6|c_state.S4                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.531 ns ; SW[6]                        ; GPIO:uGPIO|key_detect:sw6|c_state.S3                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.533 ns ; SW[6]                        ; GPIO:uGPIO|key_detect:sw6|c_state.S10                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.571 ns ; SW[3]                        ; GPIO:uGPIO|key_detect:sw3|c_state.S0                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.573 ns ; SW[3]                        ; GPIO:uGPIO|key_detect:sw3|c_state.S9                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.574 ns ; SW[3]                        ; GPIO:uGPIO|key_detect:sw3|c_state.S3                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.574 ns ; SW[3]                        ; GPIO:uGPIO|key_detect:sw3|c_state.S2                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.575 ns ; SW[3]                        ; GPIO:uGPIO|key_detect:sw3|c_state.S12                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.576 ns ; SW[3]                        ; GPIO:uGPIO|key_detect:sw3|c_state.S1                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.577 ns ; SW[3]                        ; GPIO:uGPIO|key_detect:sw3|c_state.S14                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.580 ns ; SW[3]                        ; GPIO:uGPIO|key_detect:sw3|c_state.S7                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.581 ns ; SW[3]                        ; GPIO:uGPIO|key_detect:sw3|c_state.S8                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.582 ns ; SW[3]                        ; GPIO:uGPIO|key_detect:sw3|c_state.S5                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.583 ns ; SW[3]                        ; GPIO:uGPIO|key_detect:sw3|c_state.S11                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.583 ns ; SW[3]                        ; GPIO:uGPIO|key_detect:sw3|c_state.S6                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.584 ns ; SW[3]                        ; GPIO:uGPIO|key_detect:sw3|c_state.S4                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.585 ns ; SW[3]                        ; GPIO:uGPIO|key_detect:sw3|c_state.S13                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.586 ns ; SW[3]                        ; GPIO:uGPIO|key_detect:sw3|c_state.S10                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.623 ns ; SW[11]                       ; GPIO:uGPIO|key_detect:sw11|c_state.S6                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.627 ns ; SW[11]                       ; GPIO:uGPIO|key_detect:sw11|c_state.S11                                                                                                                                                                                                        ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.627 ns ; SW[11]                       ; GPIO:uGPIO|key_detect:sw11|c_state.S2                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.637 ns ; SW[11]                       ; GPIO:uGPIO|key_detect:sw11|c_state.S12                                                                                                                                                                                                        ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.639 ns ; SW[11]                       ; GPIO:uGPIO|key_detect:sw11|c_state.S14                                                                                                                                                                                                        ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.639 ns ; SW[11]                       ; GPIO:uGPIO|key_detect:sw11|c_state.S9                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.649 ns ; SW[11]                       ; GPIO:uGPIO|key_detect:sw11|c_state.S13                                                                                                                                                                                                        ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.649 ns ; SW[11]                       ; GPIO:uGPIO|key_detect:sw11|c_state.S0                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.656 ns ; SW[11]                       ; GPIO:uGPIO|key_detect:sw11|c_state.S8                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.656 ns ; SW[11]                       ; GPIO:uGPIO|key_detect:sw11|c_state.S5                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.663 ns ; SW[11]                       ; GPIO:uGPIO|key_detect:sw11|c_state.S7                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.665 ns ; SW[4]                        ; GPIO:uGPIO|key_detect:sw4|c_state.S0                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.666 ns ; SW[11]                       ; GPIO:uGPIO|key_detect:sw11|c_state.S4                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.666 ns ; SW[11]                       ; GPIO:uGPIO|key_detect:sw11|c_state.S3                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.667 ns ; SW[11]                       ; GPIO:uGPIO|key_detect:sw11|c_state.S10                                                                                                                                                                                                        ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.668 ns ; SW[11]                       ; GPIO:uGPIO|key_detect:sw11|c_state.S1                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.671 ns ; SW[4]                        ; GPIO:uGPIO|key_detect:sw4|c_state.S2                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.672 ns ; SW[4]                        ; GPIO:uGPIO|key_detect:sw4|c_state.S5                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.673 ns ; SW[4]                        ; GPIO:uGPIO|key_detect:sw4|c_state.S8                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.674 ns ; SW[4]                        ; GPIO:uGPIO|key_detect:sw4|c_state.S7                                                                                                                                                                                                          ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.677 ns ; SW[4]                        ; GPIO:uGPIO|key_detect:sw4|c_state.S12                                                                                                                                                                                                         ; CLOCK_50                     ;
; N/A                                     ; None                                                ; -2.677 ns ; SW[4]                        ; GPIO:uGPIO|key_detect:sw4|c_state.S9                                                                                                                                                                                                          ; CLOCK_50                     ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;                              ;                                                                                                                                                                                                                                               ;                              ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Nov 29 14:08:46 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ARM_System -c ARM_System --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "RV32I:_RV32I|controller:i_controller|maindec:i_maindec|n_state.Mem_Write_338" is a latch
    Warning: Node "RV32I:_RV32I|controller:i_controller|maindec:i_maindec|n_state.Mem_Read_346" is a latch
    Warning: Node "RV32I:_RV32I|controller:i_controller|maindec:i_maindec|n_state.ExJal_319" is a latch
    Warning: Node "RV32I:_RV32I|controller:i_controller|maindec:i_maindec|n_state.ExLS_379" is a latch
    Warning: Node "RV32I:_RV32I|datapath:i_datapath|alusrc2[30]" is a latch
    Warning: Node "RV32I:_RV32I|datapath:i_datapath|alusrc2[29]" is a latch
    Warning: Node "RV32I:_RV32I|datapath:i_datapath|alusrc2[31]" is a latch
    Warning: Node "RV32I:_RV32I|controller:i_controller|maindec:i_maindec|n_state.WRegL_330" is a latch
    Warning: Node "RV32I:_RV32I|controller:i_controller|maindec:i_maindec|n_state.WReg_357" is a latch
    Warning: Node "RV32I:_RV32I|controller:i_controller|maindec:i_maindec|n_state.ExB_368" is a latch
    Warning: Node "RV32I:_RV32I|datapath:i_datapath|alusrc2[12]" is a latch
    Warning: Node "RV32I:_RV32I|datapath:i_datapath|alusrc2[13]" is a latch
    Warning: Node "RV32I:_RV32I|datapath:i_datapath|alusrc2[28]" is a latch
    Warning: Node "RV32I:_RV32I|datapath:i_datapath|alusrc2[27]" is a latch
    Warning: Node "RV32I:_RV32I|datapath:i_datapath|alusrc2[11]" is a latch
    Warning: Node "RV32I:_RV32I|datapath:i_datapath|alusrc2[22]" is a latch
    Warning: Node "RV32I:_RV32I|datapath:i_datapath|alusrc2[26]" is a latch
    Warning: Node "RV32I:_RV32I|datapath:i_datapath|alusrc2[16]" is a latch
    Warning: Node "RV32I:_RV32I|datapath:i_datapath|alusrc2[17]" is a latch
    Warning: Node "RV32I:_RV32I|datapath:i_datapath|alusrc2[15]" is a latch
    Warning: Node "RV32I:_RV32I|controller:i_controller|maindec:i_maindec|n_state.Decode_412" is a latch
    Warning: Node "RV32I:_RV32I|datapath:i_datapath|alusrc2[10]" is a latch
    Warning: Node "RV32I:_RV32I|controller:i_controller|maindec:i_maindec|n_state.IF_423" is a latch
    Warning: Node "RV32I:_RV32I|datapath:i_datapath|alusrc2[24]" is a latch
    Warning: Node "RV32I:_RV32I|datapath:i_datapath|alusrc2[25]" is a latch
    Warning: Node "RV32I:_RV32I|datapath:i_datapath|alusrc2[23]" is a latch
    Warning: Node "RV32I:_RV32I|controller:i_controller|maindec:i_maindec|n_state.ExLui_286" is a latch
    Warning: Node "RV32I:_RV32I|controller:i_controller|maindec:i_maindec|n_state.ExJalr_308" is a latch
    Warning: Node "RV32I:_RV32I|controller:i_controller|maindec:i_maindec|n_state.WRegJr_297" is a latch
    Warning: Node "RV32I:_RV32I|controller:i_controller|maindec:i_maindec|n_state.ExR_401" is a latch
    Warning: Node "RV32I:_RV32I|controller:i_controller|maindec:i_maindec|n_state.ExI_390" is a latch
    Warning: Node "RV32I:_RV32I|datapath:i_datapath|alusrc2[20]" is a latch
    Warning: Node "RV32I:_RV32I|datapath:i_datapath|alusrc2[19]" is a latch
    Warning: Node "RV32I:_RV32I|datapath:i_datapath|alusrc2[18]" is a latch
    Warning: Node "RV32I:_RV32I|datapath:i_datapath|alusrc2[21]" is a latch
    Warning: Node "RV32I:_RV32I|datapath:i_datapath|alusrc2[14]" is a latch
    Warning: Node "RV32I:_RV32I|datapath:i_datapath|alusrc2[9]" is a latch
    Warning: Node "RV32I:_RV32I|datapath:i_datapath|alusrc2[8]" is a latch
    Warning: Node "RV32I:_RV32I|datapath:i_datapath|alusrc2[3]" is a latch
    Warning: Node "RV32I:_RV32I|datapath:i_datapath|alusrc2[7]" is a latch
    Warning: Node "RV32I:_RV32I|datapath:i_datapath|alusrc2[2]" is a latch
    Warning: Node "RV32I:_RV32I|datapath:i_datapath|alusrc2[4]" is a latch
    Warning: Node "RV32I:_RV32I|datapath:i_datapath|alusrc2[5]" is a latch
    Warning: Node "RV32I:_RV32I|datapath:i_datapath|alusrc2[6]" is a latch
    Warning: Node "RV32I:_RV32I|datapath:i_datapath|alusrc2[1]" is a latch
    Warning: Node "RV32I:_RV32I|datapath:i_datapath|alusrc2[0]" is a latch
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "altera_internal_jtag~TCKUTAP" is an undefined clock
Warning: PLL "ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]" input frequency requirement of 10.0 MHz overrides default required fmax of 50.0 MHz -- Slack information will be reported
Warning: PLL "ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]" input frequency requirement of 10.0 MHz overrides default required fmax of 50.0 MHz -- Slack information will be reported
Warning: Found 27 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "RV32I:_RV32I|datapath:i_datapath|alusrc2[11]~2" as buffer
    Info: Detected gated clock "RV32I:_RV32I|controller:i_controller|maindec:i_maindec|Selector16~0" as buffer
    Info: Detected gated clock "RV32I:_RV32I|datapath:i_datapath|Equal15~1" as buffer
    Info: Detected gated clock "RV32I:_RV32I|datapath:i_datapath|Equal9~1" as buffer
    Info: Detected ripple clock "RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExI" as buffer
    Info: Detected gated clock "RV32I:_RV32I|datapath:i_datapath|Equal7~0" as buffer
    Info: Detected ripple clock "RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.WRegJr" as buffer
    Info: Detected ripple clock "RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExJalr" as buffer
    Info: Detected ripple clock "RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExLui" as buffer
    Info: Detected ripple clock "RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.Decode" as buffer
    Info: Detected gated clock "RV32I:_RV32I|datapath:i_datapath|Equal10~0" as buffer
    Info: Detected gated clock "RV32I:_RV32I|controller:i_controller|maindec:i_maindec|WideOr2~0" as buffer
    Info: Detected gated clock "RV32I:_RV32I|controller:i_controller|maindec:i_maindec|WideOr3~0" as buffer
    Info: Detected ripple clock "RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.IF" as buffer
    Info: Detected ripple clock "RV32I:_RV32I|inst_reg[3]" as buffer
    Info: Detected ripple clock "RV32I:_RV32I|inst_reg[2]" as buffer
    Info: Detected ripple clock "RV32I:_RV32I|inst_reg[1]" as buffer
    Info: Detected ripple clock "RV32I:_RV32I|inst_reg[0]" as buffer
    Info: Detected ripple clock "RV32I:_RV32I|inst_reg[5]" as buffer
    Info: Detected ripple clock "RV32I:_RV32I|inst_reg[4]" as buffer
    Info: Detected ripple clock "RV32I:_RV32I|inst_reg[6]" as buffer
    Info: Detected gated clock "RV32I:_RV32I|datapath:i_datapath|Equal9~0" as buffer
    Info: Detected gated clock "RV32I:_RV32I|datapath:i_datapath|Equal14~0" as buffer
    Info: Detected gated clock "RV32I:_RV32I|datapath:i_datapath|Equal13~0" as buffer
    Info: Detected ripple clock "RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExLS" as buffer
    Info: Detected ripple clock "RV32I:_RV32I|controller:i_controller|maindec:i_maindec|state.ExJal" as buffer
    Info: Detected gated clock "RV32I:_RV32I|controller:i_controller|maindec:i_maindec|Selector17~0" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 19.207 ns for clock "ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]" between source register "RV32I:_RV32I|datapath:i_datapath|pc[2]" and destination memory "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg0"
    Info: + Largest register to memory requirement is 24.775 ns
        Info: + Setup relationship between source and destination is 25.000 ns
            Info: + Latch edge is 97.642 ns
                Info: Clock period of Destination clock "ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]" is 100.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 72.642 ns
                Info: Clock period of Source clock "ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]" is 100.000 ns with inverted offset of 72.642 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.060 ns
            Info: + Shortest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]" to destination memory is 2.703 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1087; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
                Info: 3: + IC(0.951 ns) + CELL(0.661 ns) = 2.703 ns; Loc. = M4K_X52_Y14; Fanout = 2; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg0'
                Info: Total cell delay = 0.661 ns ( 24.45 % )
                Info: Total interconnect delay = 2.042 ns ( 75.55 % )
            Info: - Longest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]" to source register is 2.643 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 5823; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
                Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.643 ns; Loc. = LCFF_X35_Y17_N17; Fanout = 20; REG Node = 'RV32I:_RV32I|datapath:i_datapath|pc[2]'
                Info: Total cell delay = 0.537 ns ( 20.32 % )
                Info: Total interconnect delay = 2.106 ns ( 79.68 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is 0.035 ns
    Info: - Longest register to memory delay is 5.568 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y17_N17; Fanout = 20; REG Node = 'RV32I:_RV32I|datapath:i_datapath|pc[2]'
        Info: 2: + IC(5.426 ns) + CELL(0.142 ns) = 5.568 ns; Loc. = M4K_X52_Y14; Fanout = 2; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg0'
        Info: Total cell delay = 0.142 ns ( 2.55 % )
        Info: Total interconnect delay = 5.426 ns ( 97.45 % )
Info: Slack time is 16.678 ns for clock "ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]" between source memory "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg10" and destination register "RV32I:_RV32I|MemRdata_reg[3]"
    Info: + Largest memory to register requirement is 24.760 ns
        Info: + Setup relationship between source and destination is 25.000 ns
            Info: + Latch edge is 72.642 ns
                Info: Clock period of Destination clock "ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]" is 100.000 ns with inverted offset of 72.642 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 47.642 ns
                Info: Clock period of Source clock "ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]" is 100.000 ns with inverted offset of 47.642 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.067 ns
            Info: + Shortest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]" to destination register is 2.672 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 5823; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
                Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.672 ns; Loc. = LCFF_X30_Y18_N1; Fanout = 1; REG Node = 'RV32I:_RV32I|MemRdata_reg[3]'
                Info: Total cell delay = 0.537 ns ( 20.10 % )
                Info: Total interconnect delay = 2.135 ns ( 79.90 % )
            Info: - Longest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]" to source memory is 2.739 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1087; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
                Info: 3: + IC(0.959 ns) + CELL(0.689 ns) = 2.739 ns; Loc. = M4K_X52_Y20; Fanout = 2; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg10'
                Info: Total cell delay = 0.689 ns ( 25.16 % )
                Info: Total interconnect delay = 2.050 ns ( 74.84 % )
        Info: - Micro clock to output delay of source is 0.209 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest memory to register delay is 8.082 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y20; Fanout = 2; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg10'
        Info: 2: + IC(0.000 ns) + CELL(2.991 ns) = 2.991 ns; Loc. = M4K_X52_Y20; Fanout = 1; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[3]'
        Info: 3: + IC(1.752 ns) + CELL(0.150 ns) = 4.893 ns; Loc. = LCCOMB_X43_Y14_N18; Fanout = 1; COMB Node = 'read_data[3]~43'
        Info: 4: + IC(0.246 ns) + CELL(0.420 ns) = 5.559 ns; Loc. = LCCOMB_X43_Y14_N12; Fanout = 1; COMB Node = 'read_data[3]~44'
        Info: 5: + IC(1.589 ns) + CELL(0.150 ns) = 7.298 ns; Loc. = LCCOMB_X30_Y18_N16; Fanout = 1; COMB Node = 'read_data[3]~45'
        Info: 6: + IC(0.262 ns) + CELL(0.438 ns) = 7.998 ns; Loc. = LCCOMB_X30_Y18_N0; Fanout = 1; COMB Node = 'RV32I:_RV32I|MemRdata_reg[3]~3'
        Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 8.082 ns; Loc. = LCFF_X30_Y18_N1; Fanout = 1; REG Node = 'RV32I:_RV32I|MemRdata_reg[3]'
        Info: Total cell delay = 4.233 ns ( 52.38 % )
        Info: Total interconnect delay = 3.849 ns ( 47.62 % )
Info: No valid register-to-register data paths exist for clock "CLOCK_50"
Info: Slack time is 4.25 ns for clock "altera_internal_jtag~TCKUTAP" between source register "sld_hub:auto_hub|irf_reg[1][5]" and destination register "sld_hub:auto_hub|tdo"
    Info: Fmax is 86.96 MHz (period= 11.5 ns)
    Info: + Largest register to register requirement is 9.809 ns
        Info: + Setup relationship between source and destination is 10.000 ns
            Info: + Latch edge is 10.000 ns
                Info: Clock period of Destination clock "altera_internal_jtag~TCKUTAP" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altera_internal_jtag~TCKUTAP" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.023 ns
            Info: + Shortest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 4.440 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
                Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 2218; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
                Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 4.440 ns; Loc. = LCFF_X21_Y15_N5; Fanout = 2; REG Node = 'sld_hub:auto_hub|tdo'
                Info: Total cell delay = 0.537 ns ( 12.09 % )
                Info: Total interconnect delay = 3.903 ns ( 87.91 % )
            Info: - Longest clock path from clock "altera_internal_jtag~TCKUTAP" to source register is 4.417 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
                Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 2218; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
                Info: 3: + IC(1.006 ns) + CELL(0.537 ns) = 4.417 ns; Loc. = LCFF_X21_Y11_N19; Fanout = 4; REG Node = 'sld_hub:auto_hub|irf_reg[1][5]'
                Info: Total cell delay = 0.537 ns ( 12.16 % )
                Info: Total interconnect delay = 3.880 ns ( 87.84 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 5.559 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y11_N19; Fanout = 4; REG Node = 'sld_hub:auto_hub|irf_reg[1][5]'
        Info: 2: + IC(1.799 ns) + CELL(0.437 ns) = 2.236 ns; Loc. = LCCOMB_X22_Y27_N24; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~0'
        Info: 3: + IC(1.365 ns) + CELL(0.150 ns) = 3.751 ns; Loc. = LCCOMB_X21_Y15_N18; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1'
        Info: 4: + IC(0.246 ns) + CELL(0.420 ns) = 4.417 ns; Loc. = LCCOMB_X21_Y15_N8; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4'
        Info: 5: + IC(0.244 ns) + CELL(0.419 ns) = 5.080 ns; Loc. = LCCOMB_X21_Y15_N28; Fanout = 1; COMB Node = 'sld_hub:auto_hub|tdo~3'
        Info: 6: + IC(0.245 ns) + CELL(0.150 ns) = 5.475 ns; Loc. = LCCOMB_X21_Y15_N4; Fanout = 1; COMB Node = 'sld_hub:auto_hub|tdo~5'
        Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 5.559 ns; Loc. = LCFF_X21_Y15_N5; Fanout = 2; REG Node = 'sld_hub:auto_hub|tdo'
        Info: Total cell delay = 1.660 ns ( 29.86 % )
        Info: Total interconnect delay = 3.899 ns ( 70.14 % )
Info: Minimum slack time is 391 ps for clock "ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]" between source register "miniUART:UART|CSReg[1]" and destination register "miniUART:UART|CSReg[1]"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y17_N11; Fanout = 2; REG Node = 'miniUART:UART|CSReg[1]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X46_Y17_N10; Fanout = 1; COMB Node = 'miniUART:UART|CSReg~4'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X46_Y17_N11; Fanout = 2; REG Node = 'miniUART:UART|CSReg[1]'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 47.642 ns
                Info: Clock period of Destination clock "ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]" is 100.000 ns with inverted offset of 47.642 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 47.642 ns
                Info: Clock period of Source clock "ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]" is 100.000 ns with inverted offset of 47.642 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]" to destination register is 2.655 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1087; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
                Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.655 ns; Loc. = LCFF_X46_Y17_N11; Fanout = 2; REG Node = 'miniUART:UART|CSReg[1]'
                Info: Total cell delay = 0.537 ns ( 20.23 % )
                Info: Total interconnect delay = 2.118 ns ( 79.77 % )
            Info: - Shortest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]" to source register is 2.655 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1087; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
                Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.655 ns; Loc. = LCFF_X46_Y17_N11; Fanout = 2; REG Node = 'miniUART:UART|CSReg[1]'
                Info: Total cell delay = 0.537 ns ( 20.23 % )
                Info: Total interconnect delay = 2.118 ns ( 79.77 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is -5.574 ns for clock "ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]" between source register "RV32I:_RV32I|datapath:i_datapath|rs2_data_reg[8]" and destination register "RV32I:_RV32I|datapath:i_datapath|alusrc2[8]"
    Info: + Shortest register to register delay is 0.990 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y17_N7; Fanout = 4; REG Node = 'RV32I:_RV32I|datapath:i_datapath|rs2_data_reg[8]'
        Info: 2: + IC(0.316 ns) + CELL(0.150 ns) = 0.466 ns; Loc. = LCCOMB_X41_Y17_N16; Fanout = 1; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alusrc2[8]~10'
        Info: 3: + IC(0.253 ns) + CELL(0.271 ns) = 0.990 ns; Loc. = LCCOMB_X41_Y17_N30; Fanout = 3; REG Node = 'RV32I:_RV32I|datapath:i_datapath|alusrc2[8]'
        Info: Total cell delay = 0.421 ns ( 42.53 % )
        Info: Total interconnect delay = 0.569 ns ( 57.47 % )
    Info: - Smallest register to register requirement is 6.564 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 72.642 ns
                Info: Clock period of Destination clock "ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]" is 100.000 ns with inverted offset of 72.642 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 72.642 ns
                Info: Clock period of Source clock "ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]" is 100.000 ns with inverted offset of 72.642 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 6.814 ns
            Info: + Longest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]" to destination register is 9.468 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 5823; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
                Info: 3: + IC(1.042 ns) + CELL(0.787 ns) = 2.920 ns; Loc. = LCFF_X30_Y20_N13; Fanout = 4; REG Node = 'RV32I:_RV32I|inst_reg[0]'
                Info: 4: + IC(0.354 ns) + CELL(0.436 ns) = 3.710 ns; Loc. = LCCOMB_X30_Y20_N20; Fanout = 11; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|Equal9~0'
                Info: 5: + IC(0.706 ns) + CELL(0.406 ns) = 4.822 ns; Loc. = LCCOMB_X29_Y20_N28; Fanout = 7; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|Equal9~1'
                Info: 6: + IC(0.448 ns) + CELL(0.378 ns) = 5.648 ns; Loc. = LCCOMB_X30_Y20_N26; Fanout = 18; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alusrc2[4]~3'
                Info: 7: + IC(0.449 ns) + CELL(0.150 ns) = 6.247 ns; Loc. = LCCOMB_X31_Y20_N16; Fanout = 1; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alusrc2[4]~4'
                Info: 8: + IC(1.728 ns) + CELL(0.000 ns) = 7.975 ns; Loc. = CLKCTRL_G8; Fanout = 32; COMB Node = 'RV32I:_RV32I|datapath:i_datapath|alusrc2[4]~4clkctrl'
                Info: 9: + IC(1.343 ns) + CELL(0.150 ns) = 9.468 ns; Loc. = LCCOMB_X41_Y17_N30; Fanout = 3; REG Node = 'RV32I:_RV32I|datapath:i_datapath|alusrc2[8]'
                Info: Total cell delay = 2.307 ns ( 24.37 % )
                Info: Total interconnect delay = 7.161 ns ( 75.63 % )
            Info: - Shortest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]" to source register is 2.654 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 5823; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
                Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.654 ns; Loc. = LCFF_X41_Y17_N7; Fanout = 4; REG Node = 'RV32I:_RV32I|datapath:i_datapath|rs2_data_reg[8]'
                Info: Total cell delay = 0.537 ns ( 20.23 % )
                Info: Total interconnect delay = 2.117 ns ( 79.77 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.000 ns
Warning: Can't achieve minimum setup and hold requirement ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] along 618 path(s). See Report window for details.
Info: Minimum slack time is 391 ps for clock "altera_internal_jtag~TCKUTAP" between source register "sld_hub:auto_hub|tdo_bypass_reg" and destination register "sld_hub:auto_hub|tdo_bypass_reg"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y14_N1; Fanout = 3; REG Node = 'sld_hub:auto_hub|tdo_bypass_reg'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X18_Y14_N0; Fanout = 1; COMB Node = 'sld_hub:auto_hub|tdo_bypass_reg~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X18_Y14_N1; Fanout = 3; REG Node = 'sld_hub:auto_hub|tdo_bypass_reg'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altera_internal_jtag~TCKUTAP" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altera_internal_jtag~TCKUTAP" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 4.431 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
                Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 2218; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
                Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 4.431 ns; Loc. = LCFF_X18_Y14_N1; Fanout = 3; REG Node = 'sld_hub:auto_hub|tdo_bypass_reg'
                Info: Total cell delay = 0.537 ns ( 12.12 % )
                Info: Total interconnect delay = 3.894 ns ( 87.88 % )
            Info: - Shortest clock path from clock "altera_internal_jtag~TCKUTAP" to source register is 4.431 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
                Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 2218; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
                Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 4.431 ns; Loc. = LCFF_X18_Y14_N1; Fanout = 3; REG Node = 'sld_hub:auto_hub|tdo_bypass_reg'
                Info: Total cell delay = 0.537 ns ( 12.12 % )
                Info: Total interconnect delay = 3.894 ns ( 87.88 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for register "miniUART:UART|RxUnit:RxDev|SampleCnt[0]" (data pin = "UART_RXD", clock pin = "CLOCK_50") is 8.083 ns
    Info: + Longest pin to register delay is 8.401 ns
        Info: 1: + IC(0.000 ns) + CELL(0.882 ns) = 0.882 ns; Loc. = PIN_C25; Fanout = 3; PIN Node = 'UART_RXD'
        Info: 2: + IC(5.806 ns) + CELL(0.275 ns) = 6.963 ns; Loc. = LCCOMB_X50_Y15_N28; Fanout = 1; COMB Node = 'miniUART:UART|RxUnit:RxDev|SampleCnt[1]~0'
        Info: 3: + IC(0.256 ns) + CELL(0.420 ns) = 7.639 ns; Loc. = LCCOMB_X50_Y15_N22; Fanout = 4; COMB Node = 'miniUART:UART|RxUnit:RxDev|SampleCnt[1]~1'
        Info: 4: + IC(0.285 ns) + CELL(0.393 ns) = 8.317 ns; Loc. = LCCOMB_X50_Y15_N14; Fanout = 1; COMB Node = 'miniUART:UART|RxUnit:RxDev|SampleCnt[0]~4'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 8.401 ns; Loc. = LCFF_X50_Y15_N15; Fanout = 6; REG Node = 'miniUART:UART|RxUnit:RxDev|SampleCnt[0]'
        Info: Total cell delay = 2.054 ns ( 24.45 % )
        Info: Total interconnect delay = 6.347 ns ( 75.55 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Offset between input clock "CLOCK_50" and output clock "ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]" is -2.358 ns
    Info: - Shortest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]" to destination register is 2.640 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1087; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
        Info: 3: + IC(1.012 ns) + CELL(0.537 ns) = 2.640 ns; Loc. = LCFF_X50_Y15_N15; Fanout = 6; REG Node = 'miniUART:UART|RxUnit:RxDev|SampleCnt[0]'
        Info: Total cell delay = 0.537 ns ( 20.34 % )
        Info: Total interconnect delay = 2.103 ns ( 79.66 % )
Info: tco from clock "CLOCK_50" to destination pin "HEX5[1]" through register "GPIO:uGPIO|HEX5_R[1]" is 6.695 ns
    Info: + Offset between input clock "CLOCK_50" and output clock "ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]" is -2.358 ns
    Info: + Longest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]" to source register is 2.641 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1087; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
        Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.641 ns; Loc. = LCFF_X45_Y13_N27; Fanout = 1; REG Node = 'GPIO:uGPIO|HEX5_R[1]'
        Info: Total cell delay = 0.537 ns ( 20.33 % )
        Info: Total interconnect delay = 2.104 ns ( 79.67 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.162 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y13_N27; Fanout = 1; REG Node = 'GPIO:uGPIO|HEX5_R[1]'
        Info: 2: + IC(3.550 ns) + CELL(2.612 ns) = 6.162 ns; Loc. = PIN_P6; Fanout = 0; PIN Node = 'HEX5[1]'
        Info: Total cell delay = 2.612 ns ( 42.39 % )
        Info: Total interconnect delay = 3.550 ns ( 57.61 % )
Info: Longest tpd from source pin "altera_internal_jtag~TDO" to destination pin "altera_reserved_tdo" is 2.612 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'
    Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'
    Info: Total cell delay = 2.612 ns ( 100.00 % )
Info: th for register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0]" (data pin = "KEY[0]", clock pin = "CLOCK_50") is 18.035 ns
    Info: + Offset between input clock "CLOCK_50" and output clock "ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]" is 22.642 ns
    Info: + Longest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]" to destination register is 2.641 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 5823; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
        Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.641 ns; Loc. = LCFF_X27_Y11_N1; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0]'
        Info: Total cell delay = 0.537 ns ( 20.33 % )
        Info: Total interconnect delay = 2.104 ns ( 79.67 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 7.514 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 3; PIN Node = 'KEY[0]'
        Info: 2: + IC(6.419 ns) + CELL(0.149 ns) = 7.430 ns; Loc. = LCCOMB_X27_Y11_N0; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.514 ns; Loc. = LCFF_X27_Y11_N1; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0]'
        Info: Total cell delay = 1.095 ns ( 14.57 % )
        Info: Total interconnect delay = 6.419 ns ( 85.43 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 54 warnings
    Info: Peak virtual memory: 239 megabytes
    Info: Processing ended: Fri Nov 29 14:08:50 2024
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:06


