

================================================================
== Vitis HLS Report for 'runge_kutta_45_Pipeline_23'
================================================================
* Date:           Mon Jun 26 15:21:35 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  0.10 us|  3.899 ns|    27.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        5|        5|  0.500 us|  0.500 us|    5|    5|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        3|        3|         2|          1|          1|     3|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     22|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|     262|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     262|     85|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |empty_fu_137_p2           |         +|   0|  0|  10|           2|           1|
    |ap_condition_170          |       and|   0|  0|   2|           1|           1|
    |exitcond519136_fu_131_p2  |      icmp|   0|  0|   8|           2|           2|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  22|           6|           6|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index2741_t_load  |   9|          2|    2|          4|
    |cr_V_1_5_fu_48                          |   9|          2|   85|        170|
    |cr_V_1_6_fu_52                          |   9|          2|   85|        170|
    |cr_V_1_fu_44                            |   9|          2|   85|        170|
    |loop_index2741_t_fu_40                  |   9|          2|    2|          4|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  63|         14|  261|        522|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |   1|   0|    1|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |cr_V_1_5_fu_48                 |  85|   0|   85|          0|
    |cr_V_1_6_fu_52                 |  85|   0|   85|          0|
    |cr_V_1_fu_44                   |  85|   0|   85|          0|
    |loop_index2741_t_fu_40         |   2|   0|    2|          0|
    |loop_index2741_t_load_reg_208  |   2|   0|    2|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 262|   0|  262|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-----------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_23|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_23|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_23|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_23|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_23|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_23|  return value|
|cr_V_2_2_010269        |   in|   85|     ap_none|             cr_V_2_2_010269|        scalar|
|cr_V_1_2_010170        |   in|   85|     ap_none|             cr_V_1_2_010170|        scalar|
|cr_V_0_2_010071        |   in|   85|     ap_none|             cr_V_0_2_010071|        scalar|
|c_V_address0           |  out|    3|   ap_memory|                         c_V|         array|
|c_V_ce0                |  out|    1|   ap_memory|                         c_V|         array|
|c_V_q0                 |   in|   85|   ap_memory|                         c_V|         array|
|cr_V_2_2_1_out         |  out|   85|      ap_vld|              cr_V_2_2_1_out|       pointer|
|cr_V_2_2_1_out_ap_vld  |  out|    1|      ap_vld|              cr_V_2_2_1_out|       pointer|
|cr_V_1_2_1_out         |  out|   85|      ap_vld|              cr_V_1_2_1_out|       pointer|
|cr_V_1_2_1_out_ap_vld  |  out|    1|      ap_vld|              cr_V_1_2_1_out|       pointer|
|cr_V_0_2_1_out         |  out|   85|      ap_vld|              cr_V_0_2_1_out|       pointer|
|cr_V_0_2_1_out_ap_vld  |  out|    1|      ap_vld|              cr_V_0_2_1_out|       pointer|
+-----------------------+-----+-----+------------+----------------------------+--------------+

