V 000044 55 3575          1568363433618 rtl
(_unit VHDL (ctrl 0 14(rtl 0 56))
	(_version vd0)
	(_time 1568363433619 2019.09.13 11:30:33)
	(_source (\./../src/f_ctrl.vhd\))
	(_parameters tan)
	(_code 676736666431317134603069733c346134616460636065)
	(_ent
		(_time 1568363433547)
	)
	(_object
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_port (_int RST -1 0 18(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 21(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Din 0 0 21(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 22(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 22(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 25(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 25(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 32(_ent(_out))))
		(_port (_int CMD 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 36(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 37(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 38(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 39(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 40(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 46(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 46(_ent(_out))))
		(_port (_int Done -1 0 49(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 50(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 57(_array -1 ((_to i 1 i 80)))))
		(_sig (_int current 8 0 57(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 58(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 58(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 59(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 60(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 60(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 61(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 62(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_trgt(19)(20)(21)(22)(23)(24)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(2)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000044 55 1861          1568363434008 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1568363434009 2019.09.13 11:30:34)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code dedf8f8cdd89dec9de8b9884dbd9dcd888d88ad9dc)
	(_ent
		(_time 1568363433993)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000111"\))(2(_string \"01000000000000000000000000000000000000000000000000000000000000000000110100000101"\))(3(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000000100"\))(4(_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000010"\))(5(_string \"00000000100000010000000000000000000000000000000000000000000000000001000000000111"\))(6(_string \"00000000000000000000000000000000000000000000000000000000001100010110000000000110"\))(7(_string \"00010000000000000000000000000000000000000000000000000000000000000000001100000010"\))(_others(_others(i 2)))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000056 55 1822          1568363434222 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1568363434223 2019.09.13 11:30:34)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code b8b9e8ece6eeecadeaedace2ebbfbcbeeebfb8bdee)
	(_ent
		(_time 1568363434208)
	)
	(_comp
		(top
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp top)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_implicit)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((Din)(Din))
				((MAIN_Dout)(MAIN_Dout))
				((S_Done)(S_Done))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000044 55 1533          1568363434605 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1568363434606 2019.09.13 11:30:34)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 3f3f683a3a696e2a6a3b2c656f396c383a3a69383c)
	(_ent
		(_time 1568363434588)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(3(3))(4)(5(d_15_0)))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
V 000044 55 862           1568363434843 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1568363434844 2019.09.13 11:30:34)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 29282a2d757f793f2b796c727c2f2a2f7c2e2d2f2a)
	(_ent
		(_time 1568363434822)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(3)(4))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000047 55 12865         1568363435585 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1568363435586 2019.09.13 11:30:35)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 08080f0e565e5c1f0c0f5a0618535d0e5e0f080f0c0e5e)
	(_ent
		(_time 1568363435105)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_implicit)
			(_port
				((MUX_CMD)(MUX_CMD))
				((MUX_Din0)(MUX_Din0))
				((MUX_Din1)(MUX_Din1))
				((MUX_Din2)(MUX_Din2))
				((MUX_Din3)(MUX_Din3))
				((MUX_Din4)(MUX_Din4))
				((MUX_Din5)(MUX_Din5))
				((MUX_Din6)(MUX_Din6))
				((MUX_Din7)(MUX_Din7))
				((MUX_Dout)(MUX_Dout))
			)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_implicit)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((REG_Din)(REG_Din))
				((REG_CMD)(REG_CMD))
				((REG_FLAG_H)(REG_FLAG_H))
				((REG_FLAG_L)(REG_FLAG_L))
				((REG_Dout)(REG_Dout))
			)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_implicit)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((REG_Din)(REG_Din))
				((REG_CMD)(REG_CMD))
				((REG_FLAG_H)(REG_FLAG_H))
				((REG_FLAG_L)(REG_FLAG_L))
				((REG_Dout)(REG_Dout))
			)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_implicit)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((REG_Din)(REG_Din))
				((REG_CMD)(REG_CMD))
				((REG_FLAG_H)(REG_FLAG_H))
				((REG_FLAG_L)(REG_FLAG_L))
				((REG_Dout)(REG_Dout))
			)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_implicit)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((REG_Din)(REG_Din))
				((REG_CMD)(REG_CMD))
				((REG_FLAG_H)(REG_FLAG_H))
				((REG_FLAG_L)(REG_FLAG_L))
				((REG_Dout)(REG_Dout))
			)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_implicit)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((REG_Din)(REG_Din))
				((REG_CMD)(REG_CMD))
				((REG_FLAG_H)(REG_FLAG_H))
				((REG_FLAG_L)(REG_FLAG_L))
				((REG_Dout)(REG_Dout))
			)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_implicit)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((REG_Din)(REG_Din))
				((REG_CMD)(REG_CMD))
				((REG_FLAG_H)(REG_FLAG_H))
				((REG_FLAG_L)(REG_FLAG_L))
				((REG_Dout)(REG_Dout))
			)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_implicit)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((Xin)(Xin))
				((FLG_Dout)(FLG_Dout))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
V 000044 55 1191          1568363435682 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1568363435683 2019.09.13 11:30:35)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code 75742275752329632326602e2c73217270727d7321)
	(_ent
		(_time 1568363435662)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
V 000044 55 1221          1568363435910 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1568363435911 2019.09.13 11:30:35)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code 50505653550703475602450a065752565556575752)
	(_ent
		(_time 1568363435889)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
V 000044 55 822           1568363436159 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1568363436160 2019.09.13 11:30:36)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code 4a4b4948481d195c4d1909101c4c4c4c194c4d4c4c)
	(_ent
		(_time 1568363436133)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000047 55 11297         1568363437138 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1568363437139 2019.09.13 11:30:37)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 22222f26767476352625702c3279772474252225262474)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1698          1568363437227 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1568363437228 2019.09.13 11:30:37)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 70707d71262624652225642a237774762677707526)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 46(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 54(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 63(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 381 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 78 (top_tb))
	(_version vd0)
	(_time 1568363437254 2019.09.13 11:30:37)
	(_source (\./../src/stimulai-top_tb.vhd\))
	(_parameters tan)
	(_code 90909d9f95c6c787949182cac496c59693969895c6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1568363856664 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1568363856665 2019.09.13 11:37:36)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code de8d8c8cdd888acb8cd0ca848dd9dad888d9dedb88)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1568363856712 2019.09.13 11:37:36)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 0d5f090b5c5b5a1a090c1f57590b580b0e0b05085b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1568363861632 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1568363861633 2019.09.13 11:37:41)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 471640451611135043401549571c124111404740434111)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1568363862266 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1568363862267 2019.09.13 11:37:42)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code c796c692969193d295c9d39d94c0c3c191c0c7c291)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1568363862280 2019.09.13 11:37:42)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code d786d685d58180c0d3d6c58d83d182d1d4d1dfd281)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1861          1568363870465 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1568363870466 2019.09.13 11:37:50)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code d2d4d5808685d2c5d2879488d7d5d0d484d486d5d0)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000000"\))(2(_string \"01000000000000000000000000000000000000000000000000000000000000000000110100000101"\))(3(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000000100"\))(4(_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000010"\))(5(_string \"00000000100000010000000000000000000000000000000000000000000000000001000000000111"\))(6(_string \"00000000000000000000000000000000000000000000000000000000001100010110000000000110"\))(7(_string \"00010000000000000000000000000000000000000000000000000000000000000000001100000010"\))(_others(_others(i 2)))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1568363969438 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1568363969439 2019.09.13 11:39:29)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 6b65676b6f3d3f7c6f6c39657b303e6d3d6c6b6c6f6d3d)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1568363969908 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1568363969909 2019.09.13 11:39:29)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 404e154216161455124e541a134744461647404516)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1568363969922 2019.09.13 11:39:29)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 4f411a4d1c1918584b4e5d151b491a494c49474a19)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1279          1568363972499 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1568363972500 2019.09.13 11:39:32)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 623464623635627562372438676560643464366560)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1568364048918 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1568364048919 2019.09.13 11:40:48)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code e7b3b6b4b6b1b3f0e3e0b5e9f7bcb2e1b1e0e7e0e3e1b1)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1568364049397 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1568364049398 2019.09.13 11:40:49)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code bcefb8e8b9eae8a9eeb2a8e6efbbb8baeabbbcb9ea)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1568364049410 2019.09.13 11:40:49)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code cc9fc8999a9a9bdbc8cdde9698ca99cacfcac4c99a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1279          1568364051545 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1568364051546 2019.09.13 11:40:51)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 287b232c767f283f287d6e722d2f2a2e7e2e7c2f2a)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1568364163114 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1568364163115 2019.09.13 11:42:43)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code f3fca4a3a6a5a7e4f7f4a1fde3a8a6f5a5f4f3f4f7f5a5)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1568364163672 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1568364163673 2019.09.13 11:42:43)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 252a772176737130772b317f762221237322252073)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1568364163687 2019.09.13 11:42:43)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 353a6730356362223134276f6133603336333d3063)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1861          1568364165600 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1568364165601 2019.09.13 11:42:45)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code a7a9a3f0f6f0a7b0a7f2e1fda2a0a5a1f1a1f3a0a5)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000111"\))(2(_string \"01000000000000000000000000000000000000000000000000000000000000000000110100000101"\))(3(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000000100"\))(4(_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000010"\))(5(_string \"00000000100000010000000000000000000000000000000000000000000000000001000000000111"\))(6(_string \"00000000000000000000000000000000000000000000000000000000001100010110000000000110"\))(7(_string \"00010000000000000000000000000000000000000000000000000000000000000000001100000010"\))(_others(_others(i 2)))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1568364424984 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1568364424985 2019.09.13 11:47:04)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code e6e9b0b5b6b0b2f1e2e1b4e8f6bdb3e0b0e1e6e1e2e0b0)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1568364425445 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1568364425446 2019.09.13 11:47:05)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code aba4fbfcaffdffbef9a5bff1f8acafadfdacabaefd)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1568364425458 2019.09.13 11:47:05)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code bbb4ebefecedecacbfbaa9e1efbdeebdb8bdb3beed)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1861          1568364427964 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1568364427965 2019.09.13 11:47:07)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 8e808b808dd98e998eddc8d48b898c88d888da898c)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000010000000000010"\))(2(_string \"01000000000000000000000000000000000000000000000000000000000000000000110100000101"\))(3(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000000100"\))(4(_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000010"\))(5(_string \"00000000100000010000000000000000000000000000000000000000000000000001000000000111"\))(6(_string \"00000000000000000000000000000000000000000000000000000000001100010110000000000110"\))(7(_string \"00010000000000000000000000000000000000000000000000000000000000000000001100000010"\))(_others(_others(i 2)))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1568364563473 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1568364563474 2019.09.13 11:49:23)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code da8cd688dd8c8ecddedd88d4ca818fdc8cdddadddedc8c)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1568364563957 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1568364563958 2019.09.13 11:49:23)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code bfe9eaebbfe9ebaaedb1abe5ecb8bbb9e9b8bfbae9)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1568364563971 2019.09.13 11:49:23)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code ce989b9b9e9899d9cacfdc949ac89bc8cdc8c6cb98)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1861          1568364572593 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1568364572594 2019.09.13 11:49:32)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 7f2b2e7e7f287f687f2c39257a787d7929792b787d)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"01000000000000000000000000000000000000000000000000000000000000000000110100000101"\))(3(_string \"00000001000000000000000000000000000000000000000001000000000000000000000000000100"\))(4(_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000010"\))(5(_string \"00000000100000010000000000000000000000000000000000000000000000000001000000000111"\))(6(_string \"00000000000000000000000000000000000000000000000000000000001100010110000000000110"\))(7(_string \"00010000000000000000000000000000000000000000000000000000000000000000001100000010"\))(_others(_others(i 2)))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000056 55 1731          1568968420138 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1568968420139 2019.09.20 11:33:40)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code cacccc9fcd9c9edf98c4de9099cdcecc9ccdcacf9c)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1568968420152 2019.09.20 11:33:40)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code dadcdc888e8c8dcddedbc8808edc8fdcd9dcd2df8c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1568968424264 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1568968424265 2019.09.20 11:33:44)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code e7e2e1b4b6b1b3f0e3e0b5e9f7bcb2e1b1e0e7e0e3e1b1)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1568968424423 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1568968424424 2019.09.20 11:33:44)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 8386848dd6d5d796d18d97d9d0848785d5848386d5)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1568968424427 2019.09.20 11:33:44)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 8386848d85d5d494878291d9d785d68580858b86d5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1667          1568968427106 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1568968427107 2019.09.20 11:33:47)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 030654055654031402054559060401055505570401)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000100000000000000000000000000100"\))(4(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00010000000000000000000000000000000000000000000000000000000000000000001100000010"\))(_others(_others(i 2)))))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1568968641869 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1568968641870 2019.09.20 11:37:21)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code e1e1e1b2b6b7b5f6e5e6b3eff1bab4e7b7e6e1e6e5e7b7)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1568968642075 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1568968642076 2019.09.20 11:37:22)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code bcbcbde8b9eae8a9eeb2a8e6efbbb8baeabbbcb9ea)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33686275)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1568968642079 2019.09.20 11:37:22)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code bcbcbde8eaeaebabb8bdaee6e8bae9babfbab4b9ea)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1568968657044 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1568968657045 2019.09.20 11:37:37)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 34613031666260233033663a246f613262333433303262)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1568968657238 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1568968657239 2019.09.20 11:37:37)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code f0a5f4a0a6a6a4e5a2fee4aaa3f7f4f6a6f7f0f5a6)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33686275)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1568968657244 2019.09.20 11:37:37)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code f0a5f4a0f5a6a7e7f4f1e2aaa4f6a5f6f3f6f8f5a6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1731          1568968793637 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1568968793638 2019.09.20 11:39:53)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code c692c793969092d394c8d29c95c1c2c090c1c6c390)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33686275)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1568968793641 2019.09.20 11:39:53)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code c692c793c59091d1c2c7d49c92c093c0c5c0cec390)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1568968798259 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1568968798260 2019.09.20 11:39:58)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code c89bcb9d969e9cdfcccf9ac6d8939dce9ecfc8cfccce9e)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1568968798453 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1568968798454 2019.09.20 11:39:58)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 93c09f9cc6c5c786c19d87c9c0949795c5949396c5)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33686275)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1568968798458 2019.09.20 11:39:58)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 93c09f9c95c5c484979281c9c795c69590959b96c5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1667          1568968800028 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1568968800029 2019.09.20 11:40:00)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code bdeeeae9bfeabdaabcbbfbe7b8babfbbebbbe9babf)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000100000000000000000000000000100"\))(4(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000056 55 1731          1568969231442 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1568969231443 2019.09.20 11:47:11)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code ebebecb8efbdbffeb9e5ffb1b8ecefedbdecebeebd)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33686275)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1568969231456 2019.09.20 11:47:11)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code fbfbfcabacadacecfffae9a1affdaefdf8fdf3fead)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1568969235192 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1568969235193 2019.09.20 11:47:15)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 919e979ec6c7c5869596c39f81cac497c79691969597c7)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1568969235334 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1568969235335 2019.09.20 11:47:15)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 1e1119191d484a0b4c100a444d191a1848191e1b48)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33686275)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1568969235338 2019.09.20 11:47:15)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 1e1119194e4849091a1f0c444a184b181d18161b48)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1667          1568969237961 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1568969237962 2019.09.20 11:47:17)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 5f50095c5f085f485e5919055a585d5909590b585d)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000100000000000000000000000000100"\))(4(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000056 55 1731          1568969473753 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1568969473754 2019.09.20 11:51:13)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 7471767526222061267a602e277370722273747122)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33686275)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1568969473763 2019.09.20 11:51:13)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 8386818d85d5d494878291d9d785d68580858b86d5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1568969478127 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1568969478128 2019.09.20 11:51:18)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 8b8f88858fdddf9c8f8cd9859bd0de8ddd8c8b8c8f8ddd)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1568969478307 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1568969478308 2019.09.20 11:51:18)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 36323a33666062236438226c653132306031363360)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33686275)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1568969478311 2019.09.20 11:51:18)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 46424a44451011514247541c1240134045404e4310)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 2055          1568969479905 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1568969479906 2019.09.20 11:51:19)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 8084d78ed6d7809780d3c6da85878286d686d48782)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000100000000000000000000000000100"\))(4(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00010001000000000000000000000000000000000000000000100000000000000000000000000111"\))(6(_string \"01000000000000000000010000001000000000000000000000000000000000000000000000001000"\))(7(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000001001"\))(8(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000001010"\))(9(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1568969987166 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1568969987167 2019.09.20 11:59:47)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code f2a3a4a2a6a4a6e5f6f5a0fce2a9a7f4a4f5f2f5f6f4a4)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1568969987341 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1568969987342 2019.09.20 11:59:47)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code adfcfafaaffbf9b8ffa3b9f7feaaa9abfbaaada8fb)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33686275)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1568969987345 2019.09.20 11:59:47)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code adfcfafafcfbfabaa9acbff7f9abf8abaeaba5a8fb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 2055          1568969988343 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1568969988344 2019.09.20 11:59:48)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 9592979ac6c2958295c6d3cf90929793c393c19297)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000100000000000000000000000000100"\))(4(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00010001000000000000000000000000000000000000000000100000000000000000000000000110"\))(6(_string \"01000000000000000000010000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000001000"\))(8(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000001001"\))(9(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000001010"\))(_others(_others(i 2)))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000056 55 1731          1569253895415 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569253895416 2019.09.23 18:51:35)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 5b5a0d585f0d0f4e09554f01085c5f5d0d5c5b5e0d)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33686275)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569253895430 2019.09.23 18:51:35)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 5b5a0d580c0d0c4c5f5a49010f5d0e5d585d535e0d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1569253897556 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569253897557 2019.09.23 18:51:37)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code b8b8bfece6eeecafbcbfeab6a8e3edbeeebfb8bfbcbeee)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569253897818 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569253897819 2019.09.23 18:51:37)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code b2b2b2e6e6e4e6a7e0bca6e8e1b5b6b4e4b5b2b7e4)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33686275)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569253897822 2019.09.23 18:51:37)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code c2c2c297c59495d5c6c3d09896c497c4c1c4cac794)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 2643          1569253898949 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1569253898950 2019.09.23 18:51:38)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 27272c23767027302625617d222025217121732025)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000100000000000000000000000000100"\))(4(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00010001000000000000000000000000000000000000000000100000000000000000000000000110"\))(6(_string \"01000000000000000000010000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000001000"\))(8(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000001001"\))(9(_string \"00010001000000000000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00000000000000000000000000000000000000000000000000000000000000000000100000001011"\))(11(_string \"00100000000000000000000000000000000000000000000001000000000000010010000000000000"\))(12(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000001110"\))(13(_string \"00000001000000000000000000001000000000000000000001000000000000000000000000001100"\))(14(_string \"00000000000000000000001000000010000000000000000000000000000000000000000000001111"\))(15(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001010"\))(_others(_others(i 2)))))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1569256238127 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569256238128 2019.09.23 19:30:38)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 8b8ede858fdddf9c8f8cd9859bd0de8ddd8c8b8c8f8ddd)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569256238294 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569256238295 2019.09.23 19:30:38)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 36336033666062236438226c653132306031363360)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33686275)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569256238302 2019.09.23 19:30:38)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 36336033356061213237246c6230633035303e3360)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 2643          1569256243127 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1569256243128 2019.09.23 19:30:43)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 131744144644130412105549161411154515471411)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000100000000000000000000000000100"\))(4(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00010001000000000000000000000000000000000000000000100000000000000000000000000110"\))(6(_string \"01000000000000000000010000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000001000"\))(8(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000001001"\))(9(_string \"00010001000000000000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00000000000000000000000000000000000000000000000000000000000000000000100000001100"\))(11(_string \"00100000000000000000000000000000000000000000000001000000000000010010000000000000"\))(12(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000001110"\))(13(_string \"00000001000000000000000000001000000000000000000001000000000000000000000000001100"\))(14(_string \"00000000000000000000001000000010000000000000000000000000000000000000000000001111"\))(15(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001010"\))(_others(_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1569257028912 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569257028913 2019.09.23 19:43:48)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 888cde86d6dedc9f8c8fda8698d3dd8ede8f888f8c8ede)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569257029110 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569257029111 2019.09.23 19:43:49)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 5357045006050746015d4709005457550554535605)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33686275)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569257029123 2019.09.23 19:43:49)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 6367346365353474676271393765366560656b6635)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 2741          1569257031070 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1569257031071 2019.09.23 19:43:51)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code f4f7f5a4a6a3f4e3f5f4b2aef1f3f6f2a2f2a0f3f6)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000100000000000000000000000000100"\))(4(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00010001000000000000000000000000000000000000000000100000000000000000000000000110"\))(6(_string \"01000000000000000000010000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000001000"\))(8(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000001001"\))(9(_string \"00010001000000000000000000000000000000000000000000000000000000000000000000010000"\))(10(_string \"00000000000000000000000000000000000000000000000000000000000000000000100000001100"\))(11(_string \"00100000000000000000000000000000000000000000000001000000000000010010000000000000"\))(12(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000001110"\))(13(_string \"00000001000000000000000000001000000000000000000001000000000000000000000000001100"\))(14(_string \"00000000000000000000001000000010000000000000000000000000000000000000000000001111"\))(15(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001010"\))(16(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000001010"\))(_others(_others(i 2)))))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1569257310215 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569257310216 2019.09.23 19:48:30)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 68676a68363e3c7f6c6f3a6678333d6e3e6f686f6c6e3e)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569257310386 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569257310387 2019.09.23 19:48:30)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 141b171346424001461a004e471310124213141142)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33686275)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569257310396 2019.09.23 19:48:30)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 141b1713154243031015064e4012411217121c1142)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 2741          1569257312250 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1569257312251 2019.09.23 19:48:32)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 58570f5b060f584f59581e025d5f5a5e0e5e0c5f5a)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000100000000000000000000000000100"\))(4(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00010001000000000000000000000000000000000000000000100000000000000000000000000110"\))(6(_string \"01000000000000000000010000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000001000"\))(8(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000001001"\))(9(_string \"00010001000000000000000000000000000000000000000000000000000000000000000000010000"\))(10(_string \"00000000000000000000000000000000000000000000000000000000000000000000100000001100"\))(11(_string \"00100000000000000000000000000000000000000000000001000000000000010010000000000000"\))(12(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000001110"\))(13(_string \"00001001000000000000000000000000000000000000000001000000000000000000000000001100"\))(14(_string \"00000000000000000000001000000010000000000000000000000000000000000000000000001111"\))(15(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001010"\))(16(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000001010"\))(_others(_others(i 2)))))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1569257590230 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569257590231 2019.09.23 19:53:10)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 386c6f3d666e6c2f3c3f6a3628636d3e6e3f383f3c3e6e)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569257590431 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569257590432 2019.09.23 19:53:10)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code f3a7a4a3a6a5a7e6a1fde7a9a0f4f7f5a5f4f3f6a5)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33686275)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569257590435 2019.09.23 19:53:10)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 0357530505555414070211595705560500050b0655)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 2643          1569257591842 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1569257591843 2019.09.23 19:53:11)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 81d2818fd6d681968082c7db84868387d787d58683)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000100000000000000000000000000100"\))(4(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00010001000000000000000000000000000000000000000000100000000000000000000000000110"\))(6(_string \"01000000000000000000010000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000001000"\))(8(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000001001"\))(9(_string \"00010001000000000000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00000000000000000000000000000000000000000000000000000000000000000000100000001100"\))(11(_string \"00100000000000000000000000000000000000000000000001000000000000010010000000000000"\))(12(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000001110"\))(13(_string \"00001001000000000000010000000000000000000000000001000000000000000000000000001100"\))(14(_string \"00000000000000000000001000000010000000000000000000000000000000000000000000001111"\))(15(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001010"\))(_others(_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1569258181661 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569258181662 2019.09.23 20:03:01)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 762570772620226172712478662d237020717671727020)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569258181820 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569258181821 2019.09.23 20:03:01)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 1241151546444607401c0648411516144415121744)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33686275)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569258181825 2019.09.23 20:03:01)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 2271252625747535262330787624772421242a2774)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 2643          1569258183244 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1569258183245 2019.09.23 20:03:03)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code b0e3bae4e6e7b0a7b1b3f6eab5b7b2b6e6b6e4b7b2)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000100000000000000000000000000100"\))(4(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00010001000000000000000000000000000000000000000000100000000000000000000000000110"\))(6(_string \"01000000000000000000010000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000001000"\))(8(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000001001"\))(9(_string \"00010001000000000000000000000000000000000000000000000000000000000000000000001010"\))(10(_string \"00000000000000000000000000000000000000000000000000000000000000000000100000001100"\))(11(_string \"00100000000000000000000000000000000000000000000001000000000000010010000000000000"\))(12(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000001110"\))(13(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000001100"\))(14(_string \"00000000000000000000001000000010000000000000000000000000000000000000000000001111"\))(15(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001010"\))(_others(_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1569258242643 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569258242644 2019.09.23 20:04:02)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code aefaaaf9adf8fab9aaa9fca0bef5fba8f8a9aea9aaa8f8)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569258242820 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569258242821 2019.09.23 20:04:02)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 5a0e5f595d0c0e4f08544e00095d5e5c0c5d5a5f0c)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33686275)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569258242825 2019.09.23 20:04:02)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 6a3e6f6a3e3c3d7d6e6b78303e6c3f6c696c626f3c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 2741          1569258244484 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1569258244485 2019.09.23 20:04:04)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code e2b6e7b1b6b5e2f5e3e2a4b8e7e5e0e4b4e4b6e5e0)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000100000000000000000000000000100"\))(4(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00010001000000000000000000000000000000000000000000100000000000000000000000000110"\))(6(_string \"01000000000000000000010000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000001000"\))(8(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000001001"\))(9(_string \"00010001000000000000000000000000000000000000000000000000000000000000000000010000"\))(10(_string \"00000000000000000000000000000000000000000000000000000000000000000000100000001100"\))(11(_string \"00100000000000000000000000000000000000000000000001000000000000010010000000000000"\))(12(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000001110"\))(13(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000001100"\))(14(_string \"00000000000000000000001000000010000000000000000000000000000000000000000000001111"\))(15(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001010"\))(16(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000001010"\))(_others(_others(i 2)))))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1569258718024 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569258718025 2019.09.23 20:11:58)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 9d9a98929fcbc98a999acf938dc6c89bcb9a9d9a999bcb)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569258718194 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569258718195 2019.09.23 20:11:58)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 494e4f4b161f1d5c1b475d131a4e4d4f1f4e494c1f)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33686275)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569258718199 2019.09.23 20:11:58)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 595e5f5a550f0e4e5d584b030d5f0c5f5a5f515c0f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 2741          1569258720236 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1569258720237 2019.09.23 20:12:00)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 484f1b4a161f485f49480e124d4f4a4e1e4e1c4f4a)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000100000000000000000000000000100"\))(4(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00010001000000000000000000000000000000000000000000100000000000000000000000000110"\))(6(_string \"01000000000000000000010000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000001000"\))(8(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000001001"\))(9(_string \"00010001000000000000000000000000000000000000000000000000000000000000000000010000"\))(10(_string \"00000000000000000000000000000000000000000000000000000000000000000000100000001100"\))(11(_string \"00100000000000000000000000000000000000000000000001000000000000010010000000000000"\))(12(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000001110"\))(13(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000001100"\))(14(_string \"00000000000000000000001000000010000000000000000000000000000000000000000000001111"\))(15(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001010"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000000000001010"\))(_others(_others(i 2)))))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1569258936465 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569258936466 2019.09.23 20:15:36)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code f2f0f0a2a6a4a6e5f6f5a0fce2a9a7f4a4f5f2f5f6f4a4)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569258936630 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569258936631 2019.09.23 20:15:36)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 8f8d8c818fd9db9add819bd5dc888b89d9888f8ad9)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33686275)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569258936634 2019.09.23 20:15:36)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 8f8d8c81dcd9d8988b8e9dd5db89da898c89878ad9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 2839          1569258937583 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1569258937584 2019.09.23 20:15:37)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 484a184a161f485f49490e124d4f4a4e1e4e1c4f4a)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000100000000000000000000000000100"\))(4(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00010001000000000000000000000000000000000000000000100000000000000000000000000110"\))(6(_string \"01000000000000000000010000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000001000"\))(8(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000001001"\))(9(_string \"00010001000000000000000000000000000000000000000000000000000000000000000000010000"\))(10(_string \"00000000000000000000000000000000000000000000000000000000000000000000100000001100"\))(11(_string \"00100000000000000000000000000000000000000000000001000000000000010000000000010001"\))(12(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000001110"\))(13(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000001100"\))(14(_string \"00000000000000000000001000000010000000000000000000000000000000000000000000001111"\))(15(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001010"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000000000001010"\))(17(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1569259176653 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569259176654 2019.09.23 20:19:36)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 2e292b2a2d787a392a297c203e757b2878292e292a2878)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569259176839 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569259176840 2019.09.23 20:19:36)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code e9eeecbab6bfbdfcbbe7fdb3baeeedefbfeee9ecbf)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33686275)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569259176844 2019.09.23 20:19:36)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code e9eeecbae5bfbefeede8fbb3bdefbcefeaefe1ecbf)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 2839          1569259178055 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1569259178056 2019.09.23 20:19:38)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code acaba8fba9fbacbbadadeaf6a9abaeaafaaaf8abae)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000100000000000000000000000000100"\))(4(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00010001000000000000000000000000000000000000000000100000000000000000000000000110"\))(6(_string \"01000000000000000000010000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000001000"\))(8(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000001001"\))(9(_string \"00010001000000000000000000000000000000000000000000000000000000000000000000010000"\))(10(_string \"00000000000000000000000000000000000000000000000000000000000000000000100000001100"\))(11(_string \"00100001000000000000000000000000000000000000000001000000000000010000000000010001"\))(12(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000001110"\))(13(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000001100"\))(14(_string \"00000000000000000000001000000010000000000000000000000000000000000000000000001111"\))(15(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001010"\))(16(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000001010"\))(17(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1569259612391 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569259612392 2019.09.23 20:26:52)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 44124746161210534043164a541f114212434443404212)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569259612549 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569259612550 2019.09.23 20:26:52)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code e0b6e3b3b6b6b4f5b2eef4bab3e7e4e6b6e7e0e5b6)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33686275)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569259612554 2019.09.23 20:26:52)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code e0b6e3b3e5b6b7f7e4e1f2bab4e6b5e6e3e6e8e5b6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 2839          1569259614229 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1569259614230 2019.09.23 20:26:54)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 782e2f79262f786f79793e227d7f7a7e2e7e2c7f7a)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000100000000000000000000000000100"\))(4(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00010001000000000000000000000000000000000000000000100000000000000000000000000110"\))(6(_string \"01000000000000000000010000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000001000"\))(8(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000001001"\))(9(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010000"\))(10(_string \"00000000000000000000000000000000000000000000000000000000000000000000100000001100"\))(11(_string \"00100001000000000000000000000000000000000000000001000000000000010000000000010001"\))(12(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000001110"\))(13(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000001100"\))(14(_string \"00000000000000000000001000000010000000000000000000000000000000000000000000001111"\))(15(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001010"\))(16(_string \"00010001000000000000000000000000000000000000000000000000010000000000000000001010"\))(17(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1569571436395 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569571436396 2019.09.27 11:03:56)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code ccc99999c99a98dbc8cb9ec2dc9799ca9acbcccbc8ca9a)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569571436703 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569571436704 2019.09.27 11:03:56)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 0500520356535110570b115f560201035302050053)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33686275)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569571436717 2019.09.27 11:03:56)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 14114313154243031015064e4012411217121c1142)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 2839          1569571438683 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1569571438684 2019.09.27 11:03:58)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code c5c1c4909692c5d2c4c4839fc0c2c7c393c391c2c7)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000100000000000000000000000000100"\))(4(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00010001000000000000000000000000000000000000000000100000000000000000000000000110"\))(6(_string \"01000000000000000000010000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000001000"\))(8(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000001001"\))(9(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010000"\))(10(_string \"00000000000000000000000000000000000000000000000000000000000000000000100000001100"\))(11(_string \"00100001000000000000000000000000000000000000000001000000000000010000000000010001"\))(12(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000001110"\))(13(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000001100"\))(14(_string \"00000000000000000000001000000010000000000000000000000000000000000000000000001111"\))(15(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001010"\))(16(_string \"00010001000000000000000000000000000000000000000000000000010000000000000000001010"\))(17(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1569572943804 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569572943805 2019.09.27 11:29:03)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 1a1f4c1d1d4c4e0d1e1d48140a414f1c4c1d1a1d1e1c4c)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569572944071 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569572944072 2019.09.27 11:29:04)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 2421732076727031762a307e772320227223242172)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33686275)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569572944075 2019.09.27 11:29:04)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 34316331356263233035266e6032613237323c3162)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 3133          1569572945991 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1569572945992 2019.09.27 11:29:05)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code a6a2a7f1f6f1a6b1a7f1e0fca3a1a4a0f0a0f2a1a4)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000100000000000000000000000000100"\))(4(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00010001000000000000000000000000000000000000000000100000000000000000000000000110"\))(6(_string \"01000000000000000000010000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000001000"\))(8(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000001001"\))(9(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010000"\))(10(_string \"00000000000000000000000000000000000000000000000000000000000000000000100000001100"\))(11(_string \"00100001000000000000000000000000000000000000000001000000000000010000000000010001"\))(12(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000001110"\))(13(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000001100"\))(14(_string \"00000000000000000000001000000010000000000000000000000000000000000000000000001111"\))(15(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001010"\))(16(_string \"00010001000000000000000000000000000000000000000000000000010000000000000000001010"\))(17(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000010010"\))(18(_string \"00000101000000000000010000000000000000000000000000100000000000000000000000010011"\))(19(_string \"01000001000000000000000000001000000000000000000000000010000000000000000000010100"\))(20(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__55(_arch 0 0 55(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1569573328970 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569573328971 2019.09.27 11:35:28)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code aea9f8f9adf8fab9aaa9fca0bef5fba8f8a9aea9aaa8f8)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569573329306 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569573329307 2019.09.27 11:35:29)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code f6f1a1a6a6a0a2e3a4f8e2aca5f1f2f0a0f1f6f3a0)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33686275)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569573329310 2019.09.27 11:35:29)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 06015600055051110207145c5200530005000e0350)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 3329          1569573330805 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1569573330806 2019.09.27 11:35:30)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code d2d4d2808685d2c5d3879488d7d5d0d484d486d5d0)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000100000000000000000000000000100"\))(4(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00010001000000000000000000000000000000000000000000100000000000000000000000000110"\))(6(_string \"01000000000000000000010000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000001000"\))(8(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000001001"\))(9(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010000"\))(10(_string \"00000000000000000000000000000000000000000000000000000000000000000000100000001100"\))(11(_string \"00100001000000000000000000000000000000000000000001000000000000010000000000010001"\))(12(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000001110"\))(13(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000001100"\))(14(_string \"00000000000000000000001000000010000000000000000000000000000000000000000000001111"\))(15(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001010"\))(16(_string \"00010001000000000000000000000000000000000000000000000000010000000000000000001010"\))(17(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000010010"\))(18(_string \"00000101000000000000010000000000000000000000000000100000000000000000000000010011"\))(19(_string \"01000001000000000000000000001000000000000000000000000010000000000000000000010100"\))(20(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010101"\))(21(_string \"01000001000000000000000000000000000100000000000000100000000000000000000000010110"\))(22(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__57(_arch 0 0 57(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1569781085146 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569781085147 2019.09.29 21:18:05)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 62606262363436756665306c7239376434656265666434)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569781085413 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569781085414 2019.09.29 21:18:05)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 6c6e6d6c693a38793e6278363f6b686a3a6b6c693a)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33686275)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569781085427 2019.09.29 21:18:05)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 7b797a7a2c2d2c6c7f7a69212f7d2e7d787d737e2d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 3623          1569781086310 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1569781086311 2019.09.29 21:18:06)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code f6f4fca6a6a1f6e1f7a6b0acf3f1f4f0a0f0a2f1f4)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000100000000000000000000000000100"\))(4(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00010001000000000000000000000000000000000000000000100000000000000000000000000110"\))(6(_string \"01000000000000000000010000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000001000"\))(8(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000001001"\))(9(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010000"\))(10(_string \"00000000000000000000000000000000000000000000000000000000000000000000100000001100"\))(11(_string \"00100001000000000000000000000000000000000000000001000000000000010000000000010001"\))(12(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000001110"\))(13(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000001100"\))(14(_string \"00000000000000000000001000000010000000000000000000000000000000000000000000001111"\))(15(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001010"\))(16(_string \"00010001000000000000000000000000000000000000000000000000010000000000000000001010"\))(17(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000010010"\))(18(_string \"00000101000000000000010000000000000000000000000000100000000000000000000000010011"\))(19(_string \"01000001000000000000000000001000000000000000000000000010000000000000000000010100"\))(20(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010101"\))(21(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000010110"\))(22(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000010111"\))(23(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011000"\))(24(_string \"00000000000000000000001000000100000010000000000000000000000000000001000000010111"\))(25(_string \"00000000000000000000000000000000000000000000000000000000000000010010000000011010"\))(_others(_others(i 2)))))))
		(_prcs
			(line__60(_arch 0 0 60(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1569781304807 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569781304808 2019.09.29 21:21:44)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 6a3c3b6a6d3c3e7d6e6d38647a313f6c3c6d6a6d6e6c3c)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569781305068 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569781305069 2019.09.29 21:21:45)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 7422267526222061267a602e277370722273747122)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33686275)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569781305072 2019.09.29 21:21:45)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 74222675752223637075662e2072217277727c7122)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 3623          1569781306257 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1569781306258 2019.09.29 21:21:46)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 184d1e1f464f180f19485e421d1f1a1e4e1e4c1f1a)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000100000000000000000000000000100"\))(4(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00010001000000000000000000000000000000000000000000100000000000000000000000000110"\))(6(_string \"01000000000000000000010000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000001000"\))(8(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000001001"\))(9(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010000"\))(10(_string \"00000000000000000000000000000000000000000000000000000000000000000000100000001100"\))(11(_string \"00100001000000000000000000000000000000000000000001000000000000010000000000010001"\))(12(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000001110"\))(13(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000001100"\))(14(_string \"00000000000000000000001000000010000000000000000000000000000000000000000000001111"\))(15(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001010"\))(16(_string \"00010001000000000000000000000000000000000000000000000000000000000000000000001010"\))(17(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000010010"\))(18(_string \"00000101000000000000010000000000000000000000000000100000000000000000000000010011"\))(19(_string \"01000001000000000000000000001000000000000000000000000010000000000000000000010100"\))(20(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010101"\))(21(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000010110"\))(22(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000010111"\))(23(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011000"\))(24(_string \"00000000000000000000001000000100000010000000000000000000000000000001000000010111"\))(25(_string \"00000000000000000000000000000000000000000000000000000000000000010010000000011010"\))(_others(_others(i 2)))))))
		(_prcs
			(line__60(_arch 0 0 60(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1569781464664 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569781464665 2019.09.29 21:24:24)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code ded88f8cdd888ac9dad98cd0ce858bd888d9ded9dad888)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569781464883 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569781464884 2019.09.29 21:24:24)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code b9bfebede6efedacebb7ade3eabebdbfefbeb9bcef)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33686275)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569781464887 2019.09.29 21:24:24)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code c8ce9a9dc59e9fdfccc9da929cce9dcecbcec0cd9e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 3721          1569781465522 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1569781465523 2019.09.29 21:24:25)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 393c393c666e392e3f3f7f633c3e3b3f6f3f6d3e3b)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000100000000000000000000000000100"\))(4(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00010001000000000000000000000000000000000000000000100000000000000000000000000110"\))(6(_string \"01000000000000000000010000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000001000"\))(8(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000001001"\))(9(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010000"\))(10(_string \"00000000000000000000000000000000000000000000000000000000000000000000100000001100"\))(11(_string \"00100001000000000000000000000000000000000000000001000000000000010000000000010001"\))(12(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000001110"\))(13(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000001100"\))(14(_string \"00000000000000000000001000000010000000000000000000000000000000000000000000001111"\))(15(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001010"\))(16(_string \"00010001000000000000000000000000000000000000000000000000010000000000000000001010"\))(17(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000010010"\))(18(_string \"00000101000000000000010000000000000000000000000000100000000000000000000000010011"\))(19(_string \"01000001000000000000000000001000000000000000000000000010000000000000000000010100"\))(20(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010101"\))(21(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000010110"\))(22(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000010111"\))(23(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011000"\))(24(_string \"00000000000000000000001000000100000010000000000000000000000000000001000000010111"\))(25(_string \"00000000000000000000000000000000000000000000000000000000000000010000000000011010"\))(26(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__61(_arch 0 0 61(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1569782012038 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569782012039 2019.09.29 21:33:32)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 0d0d000b0f5b591a090a5f031d56580b5b0a0d0a090b5b)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569782012220 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569782012221 2019.09.29 21:33:32)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code c8c8c59d969e9cdd9ac6dc929bcfccce9ecfc8cd9e)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33686275)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569782012224 2019.09.29 21:33:32)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code c8c8c59dc59e9fdfccc9da929cce9dcecbcec0cd9e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 3819          1569782013152 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1569782013153 2019.09.29 21:33:33)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 727224732625726574753428777570742474267570)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000100000000000000000000000000100"\))(4(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00010001000000000000000000000000000000000000000000100000000000000000000000000110"\))(6(_string \"01000000000000000000010000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000001000"\))(8(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000001001"\))(9(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010000"\))(10(_string \"00000000000000000000000000000000000000000000000000000000000000000000100000001100"\))(11(_string \"00100001000000000000000000000000000000000000000001000000000000010000000000010001"\))(12(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000001110"\))(13(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000001100"\))(14(_string \"00000000000000000000001000000010000000000000000000000000000000000000000000001111"\))(15(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001010"\))(16(_string \"00010001000000000000000000000000000000000000000000000000010000000000000000001010"\))(17(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000010010"\))(18(_string \"00000101000000000000010000000000000000000000000000100000000000000000000000010011"\))(19(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011011"\))(20(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010101"\))(21(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000010110"\))(22(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000010111"\))(23(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011000"\))(24(_string \"00000000000000000000001000000100000010000000000000000000000000000001000000010111"\))(25(_string \"00000000000000000000000000000000000000000000000000000000000000010000000000011010"\))(26(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(27(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000010100"\))(_others(_others(i 2)))))))
		(_prcs
			(line__62(_arch 0 0 62(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 3721          1569782701050 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1569782701051 2019.09.29 21:45:01)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 84d5d58ad6d384938282c2de81838682d282d08386)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000100000000000000000000000000100"\))(4(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00010001000000000000000000000000000000000000000000100000000000000000000000000110"\))(6(_string \"01000000000000000000010000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000001000"\))(8(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000001001"\))(9(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010000"\))(10(_string \"00000000000000000000000000000000000000000000000000000000000000000000100000001100"\))(11(_string \"00100001000000000000000000000000000000000000000001000000000000010000000000010001"\))(12(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000001110"\))(13(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000001100"\))(14(_string \"00000000000000000000001000000010000000000000000000000000000000000000000000001111"\))(15(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001010"\))(16(_string \"00010001000000000000000000000000000000000000000000000000010000000000000000001010"\))(17(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000010010"\))(18(_string \"00000101000000000000010000000000000000000000000000100000000000000000000000010011"\))(19(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011010"\))(20(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010101"\))(21(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000010110"\))(22(_string \"01000000000000000000000000000000000100000000000000000000000000000001000000010111"\))(23(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011000"\))(24(_string \"00000000000000000000001000000100000010000000000000000000000000000001000000010111"\))(25(_string \"00000000000000000000000000000000000000000000000000000000000000010010000000011010"\))(26(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000010100"\))(_others(_others(i 2)))))))
		(_prcs
			(line__61(_arch 0 0 61(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1569782715617 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569782715618 2019.09.29 21:45:15)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 676366673631337063603569773c326131606760636131)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569782715798 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569782715799 2019.09.29 21:45:15)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 2226202676747637702c3678712526247425222774)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33686275)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569782715803 2019.09.29 21:45:15)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 2226202625747535262330787624772421242a2774)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1569782790495 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569782790496 2019.09.29 21:46:30)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code e2e0efb1b6b4b6f5e6e5b0ecf2b9b7e4b4e5e2e5e6e4b4)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569782790663 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569782790664 2019.09.29 21:46:30)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 8e8cdb808dd8da9bdc809ad4dd898a88d8898e8bd8)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33686275)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569782790668 2019.09.29 21:46:30)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 9d9fc892cccbca8a999c8fc7c99bc89b9e9b9598cb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 3721          1569782791728 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1569782791729 2019.09.29 21:46:31)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code b4b6e3e0e6e3b4a3b2b2f2eeb1b3b6b2e2b2e0b3b6)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000100000000000000000000000000100"\))(4(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00010001000000000000000000000000000000000000000000100000000000000000000000000110"\))(6(_string \"01000000000000000000010000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000001000"\))(8(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000001001"\))(9(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010000"\))(10(_string \"00000000000000000000000000000000000000000000000000000000000000000000100000001100"\))(11(_string \"00100001000000000000000000000000000000000000000001000000000000010000000000010001"\))(12(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000001110"\))(13(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000001100"\))(14(_string \"00000000000000000000001000000010000000000000000000000000000000000000000000001111"\))(15(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001010"\))(16(_string \"00010001000000000000000000000000000000000000000000000000010000000000000000001010"\))(17(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000010010"\))(18(_string \"00000101000000000000010000000000000000000000000000100000000000000000000000010011"\))(19(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011010"\))(20(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010101"\))(21(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000010110"\))(22(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000010111"\))(23(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011000"\))(24(_string \"00000000000000000000001000000100000010000000000000000000000000000001000000010111"\))(25(_string \"00000000000000000000000000000000000000000000000000000000000000010010000000011010"\))(26(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000010100"\))(_others(_others(i 2)))))))
		(_prcs
			(line__61(_arch 0 0 61(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1569784541587 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569784541588 2019.09.29 22:15:41)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 181e1e1f464e4c0f1c1f4a1608434d1e4e1f181f1c1e4e)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569784541772 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569784541773 2019.09.29 22:15:41)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code d3d5d581868587c681ddc78980d4d7d585d4d3d685)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33686275)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569784541776 2019.09.29 22:15:41)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code e3e5e5b0e5b5b4f4e7e2f1b9b7e5b6e5e0e5ebe6b5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 4505          1569784543102 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1569784543103 2019.09.29 22:15:43)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 0305090556540314050d4559060401055505570401)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000100000000000000000000000000100"\))(4(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00010001000000000000000000000000000000000000000000100000000000000000000000000110"\))(6(_string \"01000000000000000000010000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000001000"\))(8(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000001001"\))(9(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010000"\))(10(_string \"00000000000000000000000000000000000000000000000000000000000000000000100000001100"\))(11(_string \"00100001000000000000000000000000000000000000000001000000000000010000000000010001"\))(12(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000001110"\))(13(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000001100"\))(14(_string \"00000000000000000000001000000010000000000000000000000000000000000000000000001111"\))(15(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001010"\))(16(_string \"00010001000000000000000000000000000000000000000000000000010000000000000000001010"\))(17(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000010010"\))(18(_string \"00000101000000000000010000000000000000000000000000100000000000000000000000010011"\))(19(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011010"\))(20(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010101"\))(21(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000010110"\))(22(_string \"01000000000000000000000000000000000100000000000000000000000000000001000000010111"\))(23(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011000"\))(24(_string \"00000000000000000000001000000100000010000000000000000000000000000001000000010111"\))(25(_string \"00100001000000000000000000000000000000000000000000000000000000010000000000011011"\))(26(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000010100"\))(27(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011100"\))(28(_string \"00001001000000000000000000000000000000000000000001000000000000000001000000011110"\))(29(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100100010"\))(30(_string \"00000000000000000000000000000000000000000000000000000000000000000000000000011111"\))(31(_string \"00000000000000000000000000000000000000001000000000000000000000000000000000100001"\))(32(_string \"00010001000000000000000000000000000010000000000000000000000000000000000000100001"\))(33(_string \"00000000100000000000000000000000000000000000000000000000000000000000000000011011"\))(34(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__69(_arch 0 0 69(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1569785629213 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569785629214 2019.09.29 22:33:49)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code a1f7f4f6f6f7f5b6a5a6f3afb1faf4a7f7a6a1a6a5a7f7)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569785629390 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569785629391 2019.09.29 22:33:49)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 5c0a0a5f590a08490e5248060f5b585a0a5b5c590a)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33686275)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569785629394 2019.09.29 22:33:49)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 5c0a0a5f0a0a0b4b585d4e06085a095a5f5a54590a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 4505          1569785630370 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1569785630371 2019.09.29 22:33:50)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 3563613066623522333b736f303237336333613237)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000100000000000000000000000000100"\))(4(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00010001000000000000000000000000000000000000000000100000000000000000000000000110"\))(6(_string \"01000000000000000000010000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000001000"\))(8(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000001001"\))(9(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010000"\))(10(_string \"00000000000000000000000000000000000000000000000000000000000000000000100000001100"\))(11(_string \"00100001000000000000000000000000000000000000000001000000000000010000000000010001"\))(12(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000001110"\))(13(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000001100"\))(14(_string \"00000000000000000000001000000010000000000000000000000000000000000000000000001111"\))(15(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001010"\))(16(_string \"00010001000000000000000000000000000000000000000000000000010000000000000000001010"\))(17(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000010010"\))(18(_string \"00000101000000000000010000000000000000000000000000100000000000000000000000010011"\))(19(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011010"\))(20(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010101"\))(21(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000010110"\))(22(_string \"01000000000000000000000000000000000100000000000000000000000000000001000000010111"\))(23(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011000"\))(24(_string \"00000000000000000000001000000100000010000000000000000000000000000001000000010111"\))(25(_string \"00100001000000000000000000000000000000000000000000000000000000010000000000011011"\))(26(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000010100"\))(27(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011100"\))(28(_string \"00001001000000000000000000000000000000000000000001000000000000000001000000011110"\))(29(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100100010"\))(30(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100011111"\))(31(_string \"00000000000000000000000000000000000000001000000000000000000000000000000000100001"\))(32(_string \"00010001000000000000000000000000000010000000000000000000000000000000000000100001"\))(33(_string \"00000000100000000000000000000000000000000000000000000000000000000000000000011011"\))(34(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__69(_arch 0 0 69(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1569786368518 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569786368519 2019.09.29 22:46:08)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 91c0979ec6c7c5869596c39f81cac497c79691969597c7)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569786368694 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569786368695 2019.09.29 22:46:08)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 3d6c3a383f6b69286f3329676e3a393b6b3a3d386b)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33686275)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569786368699 2019.09.29 22:46:08)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 4d1c4a4f1c1b1a5a494c5f17194b184b4e4b45481b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 4505          1569786369850 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1569786369851 2019.09.29 22:46:09)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code c190c4949696c1d6c7cf879bc4c6c3c797c795c6c3)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000100000000000000000000000000100"\))(4(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00010001000000000000000000000000000000000000000000100000000000000000000000000110"\))(6(_string \"01000000000000000000010000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000001000"\))(8(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000001001"\))(9(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010000"\))(10(_string \"00000000000000000000000000000000000000000000000000000000000000000000100000001100"\))(11(_string \"00100001000000000000000000000000000000000000000001000000000000010000000000010001"\))(12(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000001110"\))(13(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000001100"\))(14(_string \"00000000000000000000001000000010000000000000000000000000000000000000000000001111"\))(15(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001010"\))(16(_string \"00010001000000000000000000000000000000000000000000000000010000000000000000001010"\))(17(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000010010"\))(18(_string \"00000101000000000000010000000000000000000000000000100000000000000000000000010011"\))(19(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011010"\))(20(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010101"\))(21(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000010110"\))(22(_string \"01000000000000000000000000000000000100000000000000000000000000000001000000010111"\))(23(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011000"\))(24(_string \"00000000000000010000001000000100000010000000000000000000000000000001000000010111"\))(25(_string \"00100001000000000000000000000000000000000000000000000000000000010000000000011011"\))(26(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000010100"\))(27(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011100"\))(28(_string \"00001001000000000000000000000000000000000000000001000000000000000001000000011110"\))(29(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100100010"\))(30(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100011111"\))(31(_string \"00000000000000000000000000000000000000001000000000000000000000000000000000100001"\))(32(_string \"00010001000000000000000000000000000010000000000000000000000000000000000000100001"\))(33(_string \"00000000100000000000000000000000000000000000000000000000000000000000000000011011"\))(34(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__69(_arch 0 0 69(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1569786529753 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569786529754 2019.09.29 22:48:49)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 64656864363230736063366a743f316232636463606232)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569786529924 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569786529925 2019.09.29 22:48:49)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 0f0e02090f595b1a5d011b555c080b0959080f0a59)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33686275)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569786529928 2019.09.29 22:48:49)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 0f0e02095c5958180b0e1d555b095a090c09070a59)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 4505          1569786530949 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1569786530950 2019.09.29 22:48:50)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 17164110464017001119514d121015114111431015)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000100000000000000000000000000100"\))(4(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00010001000000000000000000000000000000000000000000100000000000000000000000000110"\))(6(_string \"01000000000000000000010000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000001000"\))(8(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000001001"\))(9(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010000"\))(10(_string \"00000000000000000000000000000000000000000000000000000000000000000000100000001100"\))(11(_string \"00100001000000000000000000000000000000000000000001000000000000010000000000010001"\))(12(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000001110"\))(13(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000001100"\))(14(_string \"00000000000000000000001000000010000000000000000000000000000000000000000000001111"\))(15(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001010"\))(16(_string \"00010001000000000000000000000000000000000000000000000000010000000000000000001010"\))(17(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000010010"\))(18(_string \"00000101000000000000010000000000000000000000000000100000000000000000000000010011"\))(19(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011010"\))(20(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010101"\))(21(_string \"00000001000000000000000000000000000000000000000000100000000000000001000000010110"\))(22(_string \"01000000000000000000000000000000000100000000000000000000000000000001000000010111"\))(23(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011000"\))(24(_string \"00000000000000000000001000000100000010000000000000000000000000000001000000010111"\))(25(_string \"00100001000000000000000000000000000000000000000000000000000000010000000000011011"\))(26(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000010100"\))(27(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011100"\))(28(_string \"00001001000000000000000000000000000000000000000001000000000000000001000000011110"\))(29(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100100010"\))(30(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100011111"\))(31(_string \"00000000000000000000000000000000000000001000000000000000000000000000000000100001"\))(32(_string \"00010001000000000000000000000000000010000000000000000000000000000000000000100001"\))(33(_string \"00000000100000000000000000000000000000000000000000000000000000000000000000011011"\))(34(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__69(_arch 0 0 69(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1569787415413 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569787415414 2019.09.29 23:03:35)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code fcaeaaacf9aaa8ebf8fbaef2eca7a9faaafbfcfbf8faaa)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569787415823 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569787415824 2019.09.29 23:03:35)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code a2f0f2f5f6f4f6b7f0acb6f8f1a5a6a4f4a5a2a7f4)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33686275)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569787415827 2019.09.29 23:03:35)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code a2f0f2f5a5f4f5b5a6a3b0f8f6a4f7a4a1a4aaa7f4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 4505          1569787416856 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1569787416857 2019.09.29 23:03:36)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code a9f8aafef6fea9beafa7eff3acaeabafffaffdaeab)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000100000000000000000000000000100"\))(4(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00010001000000000000000000000000000000000000000000100000000000000000000000000110"\))(6(_string \"01000000000000000000010000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000001000"\))(8(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000001001"\))(9(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010000"\))(10(_string \"00000000000000000000000000000000000000000000000000000000000000000000100000001100"\))(11(_string \"00100001000000000000000000000000000000000000000001000000000000010000000000010001"\))(12(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000001110"\))(13(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000001100"\))(14(_string \"00000000000000000000001000000010000000000000000000000000000000000000000000001111"\))(15(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001010"\))(16(_string \"00010001000000000000000000000000000000000000000000000000010000000000000000001010"\))(17(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000010010"\))(18(_string \"00000101000000000000010000000000000000000000000000100000000000000000000000010011"\))(19(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011010"\))(20(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010101"\))(21(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000010110"\))(22(_string \"01000000000000000000000000000000000100000000000000000000000000000001000000010111"\))(23(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011000"\))(24(_string \"00000000000000000000001000000100000010000000000000000000000000000001000000010111"\))(25(_string \"00100001000000000000000000000000000001000000000000000000000000010000000000011011"\))(26(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000010100"\))(27(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011100"\))(28(_string \"00001001000000000000000000000000000000000000000001000000000000000001000000011110"\))(29(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100100010"\))(30(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100011111"\))(31(_string \"00000000000000000000000000000000000000001000000000000000000000000000000000100001"\))(32(_string \"00010001000000000000000000000000000010000000000000000000000000000000000000100001"\))(33(_string \"00000000100000000000000000000000000000000000000000000000000000000000000000011011"\))(34(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__69(_arch 0 0 69(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1569787663379 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569787663380 2019.09.29 23:07:43)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 9dc89d929fcbc98a999acf938dc6c89bcb9a9d9a999bcb)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569787663555 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569787663556 2019.09.29 23:07:43)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 481d494a161e1c5d1a465c121b4f4c4e1e4f484d1e)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33686275)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569787663559 2019.09.29 23:07:43)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 580d595b550e0f4f5c594a020c5e0d5e5b5e505d0e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 4505          1569787664787 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1569787664788 2019.09.29 23:07:44)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 1b4e481c1f4c1b0c1d155d411e1c191d4d1d4f1c19)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000100000000000000000000000000100"\))(4(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00010001000000000000000000000000000000000000000000100000000000000000000000000110"\))(6(_string \"01000000000000000000010000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000001000"\))(8(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000001001"\))(9(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010000"\))(10(_string \"00000000000000000000000000000000000000000000000000000000000000000000100000001100"\))(11(_string \"00100001000000000000000000000000000000000000000001000000000000010000000000010001"\))(12(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000001110"\))(13(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000001100"\))(14(_string \"00000000000000000000001000000010000000000000000000000000000000000000000000001111"\))(15(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001010"\))(16(_string \"00010001000000000000000000000000000000000000000000000000010000000000000000001010"\))(17(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000010010"\))(18(_string \"00000101000000000000010000000000000000000000000000100000000000000000000000010011"\))(19(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011010"\))(20(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010101"\))(21(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000010110"\))(22(_string \"01000000000000000000000000000000000100000000000000000000000000000001000000010111"\))(23(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011000"\))(24(_string \"00000000000000000000001000000100000010000000000000000000000000000001000000010111"\))(25(_string \"00100001000000000000000000000000000000000000000000000000000000010000000000011011"\))(26(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000010100"\))(27(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011100"\))(28(_string \"00001001000000000000000000000000000000000000000001000000000000000001000000011110"\))(29(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100100010"\))(30(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100011111"\))(31(_string \"00010001000000000000000000000000000010000000000000000000000000000000000000100001"\))(32(_string \"00000000000000000000000000000000000000001000000000000000000000000000000000100001"\))(33(_string \"00000000100000000000000000000000000000000000000000000000000000000000000000011011"\))(34(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__69(_arch 0 0 69(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1569787945586 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569787945587 2019.09.29 23:12:25)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code f8fffea8a6aeaceffcffaaf6e8a3adfeaefff8fffcfeae)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569787945750 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569787945751 2019.09.29 23:12:25)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code a4a3a3f3f6f2f0b1f6aab0fef7a3a0a2f2a3a4a1f2)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33686275)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569787945754 2019.09.29 23:12:25)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code a4a3a3f3a5f2f3b3a0a5b6fef0a2f1a2a7a2aca1f2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 4505          1569787946723 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1569787946724 2019.09.29 23:12:26)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 6c6b696c693b6c7b6a622a36696b6e6a3a6a386b6e)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000100000000000000000000000000100"\))(4(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00010001000000000000000000000000000000000000000000100000000000000000000000000110"\))(6(_string \"01000000000000000000010000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000001000"\))(8(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000001001"\))(9(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010000"\))(10(_string \"00000000000000000000000000000000000000000000000000000000000000000000100000001100"\))(11(_string \"00100001000000000000000000000000000000000000000001000000000000010000000000010001"\))(12(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000001110"\))(13(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000001100"\))(14(_string \"00000000000000000000001000000010000000000000000000000000000000000000000000001111"\))(15(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001010"\))(16(_string \"00010001000000000000000000000000000000000000000000000000010000000000000000001010"\))(17(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000010010"\))(18(_string \"00000101000000000000010000000000000000000000000000100000000000000000000000010011"\))(19(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011010"\))(20(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010101"\))(21(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000010110"\))(22(_string \"01000000000000000000000000000000000100000000000000000000000000000001000000010111"\))(23(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011000"\))(24(_string \"00000000000000000000001000000100000010000000000000000000000000000001000000010111"\))(25(_string \"00100001000000000000000000000000000000000000000000000000000000010000000000011011"\))(26(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000010100"\))(27(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011100"\))(28(_string \"00001001000000000000000000000000000000000000000001000000000000000001000000011110"\))(29(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100100010"\))(30(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100011111"\))(31(_string \"00000000000000000000000000000000000000001000000000000000000000000000000000100001"\))(32(_string \"00010001000000000000000000000000000010000000000001000000000000000000000000100001"\))(33(_string \"00000000100000000000000000000000000000000000000000000000000000000000000000011011"\))(34(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__69(_arch 0 0 69(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1569788057438 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569788057439 2019.09.29 23:14:17)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code ebbee8b8efbdbffcefecb9e5fbb0beedbdecebecefedbd)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569788057940 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569788057941 2019.09.29 23:14:17)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code df8ad28ddf898bca8dd1cb858cd8dbd989d8dfda89)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33686275)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569788057945 2019.09.29 23:14:17)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code df8ad28d8c8988c8dbdecd858bd98ad9dcd9d7da89)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 4603          1569788059242 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1569788059243 2019.09.29 23:14:19)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code f0a5a7a0a6a7f0e7f6feb6aaf5f7f2f6a6f6a4f7f2)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000100000000000000000000000000100"\))(4(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00010001000000000000000000000000000000000000000000100000000000000000000000000110"\))(6(_string \"01000000000000000000010000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000001000"\))(8(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000001001"\))(9(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010000"\))(10(_string \"00000000000000000000000000000000000000000000000000000000000000000000100000001100"\))(11(_string \"00100001000000000000000000000000000000000000000001000000000000010000000000010001"\))(12(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000001110"\))(13(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000001100"\))(14(_string \"00000000000000000000001000000010000000000000000000000000000000000000000000001111"\))(15(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001010"\))(16(_string \"00010001000000000000000000000000000000000000000000000000010000000000000000001010"\))(17(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000010010"\))(18(_string \"00000101000000000000010000000000000000000000000000100000000000000000000000010011"\))(19(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011010"\))(20(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010101"\))(21(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000010110"\))(22(_string \"01000000000000000000000000000000000100000000000000000000000000000001000000010111"\))(23(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011000"\))(24(_string \"00000000000000000000001000000100000010000000000000000000000000000001000000010111"\))(25(_string \"00100001000000000000000000000000000000000000000000000000000000010000000000011011"\))(26(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000010100"\))(27(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011100"\))(28(_string \"00001001000000000000000000000000000000000000000001000000000000000001000000011110"\))(29(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100100010"\))(30(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100011111"\))(31(_string \"00000000000000000000000000000000000000001000000000000000000000000000000000100001"\))(32(_string \"00010001000000000000000000000000000010000000000001000000000000000000000000100001"\))(33(_string \"00000000100000000000000000000000000000000000000000000000000000000000000000011011"\))(34(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(35(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__69(_arch 0 0 69(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1569788834366 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569788834367 2019.09.29 23:27:14)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code c5cbc390969391d2c1c297cbd59e90c393c2c5c2c1c393)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569788834793 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569788834794 2019.09.29 23:27:14)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 7a747a7b7d2c2e6f28746e20297d7e7c2c7d7a7f2c)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33686275)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569788834797 2019.09.29 23:27:14)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 7a747a7b2e2c2d6d7e7b68202e7c2f7c797c727f2c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 4603          1569788835912 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1569788835913 2019.09.29 23:27:15)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code d0deda828687d0c7d6df968ad5d7d2d686d684d7d2)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000100000000000000000000000000100"\))(4(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00010001000000000000000000000000000000000000000000100000000000000000000000000110"\))(6(_string \"01000000000000000000010000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000001000"\))(8(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000001001"\))(9(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010000"\))(10(_string \"00000000000000000000000000000000000000000000000000000000000000000000100000001100"\))(11(_string \"00100001000000000000000000000000000000000000000001000000000000010000000000010001"\))(12(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000001110"\))(13(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000001100"\))(14(_string \"00000000000000000000001000000010000000000000000000000000000000000000000000001111"\))(15(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001010"\))(16(_string \"00010001000000000000000000000000000000000000000000000000010000000000000000001010"\))(17(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000010010"\))(18(_string \"00000101000000000000010000000000000000000000000000100000000000000000000000010011"\))(19(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011010"\))(20(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010101"\))(21(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000010110"\))(22(_string \"01000000000000000000000000000000000100000000000000000000000000000001000000010111"\))(23(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011000"\))(24(_string \"00000000000000010000001000000100000010000000000000000000000000000001000000010111"\))(25(_string \"00100001000000000000000000000000000000000000000000000000000000010000000000011011"\))(26(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000010100"\))(27(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011100"\))(28(_string \"00001001000000000000000000000000000000000000000001000000000000000001000000011110"\))(29(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100100010"\))(30(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100011111"\))(31(_string \"00000000000000000000000000000000000000001000000000000000000000000000000000100001"\))(32(_string \"00010001000000000000000000000000000010000000000001000000000000000000000000100001"\))(33(_string \"00000000100000000000000000000000000000000000000000000000000000000000000000011011"\))(34(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(35(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__70(_arch 0 0 70(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1569788885627 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569788885628 2019.09.29 23:28:05)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 070551015651531003005509175c520151000700030151)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569788885808 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569788885809 2019.09.29 23:28:05)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code c2c09497969496d790ccd69891c5c6c494c5c2c794)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33686275)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569788885812 2019.09.29 23:28:05)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code c2c09497c59495d5c6c3d09896c497c4c1c4cac794)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 4603          1569788886662 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1569788886663 2019.09.29 23:28:06)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 0e0c5a080d590e19080148540b090c0858085a090c)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000100000000000000000000000000100"\))(4(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00010001000000000000000000000000000000000000000000100000000000000000000000000110"\))(6(_string \"01000000000000000000010000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000001000"\))(8(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000001001"\))(9(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010000"\))(10(_string \"00000000000000000000000000000000000000000000000000000000000000000000100000001100"\))(11(_string \"00100001000000000000000000000000000000000000000001000000000000010000000000010001"\))(12(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000001110"\))(13(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000001100"\))(14(_string \"00000000000000000000001000000010000000000000000000000000000000000000000000001111"\))(15(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001010"\))(16(_string \"00010001000000000000000000000000000000000000000000000000010000000000000000001010"\))(17(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000010010"\))(18(_string \"00000101000000000000010000000000000000000000000000100000000000000000000000010011"\))(19(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011010"\))(20(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010101"\))(21(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000010110"\))(22(_string \"01000000000000000000000000000000000100000000000000000000000000000001000000010111"\))(23(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011000"\))(24(_string \"00000000000000000000001000000100000010000000000000000000000000000001000000010111"\))(25(_string \"00100001000000000000000000000000000000000000000000000000000000010000000000011011"\))(26(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000010100"\))(27(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011100"\))(28(_string \"00001001000000000000000000000000000000000000000001000000000000000001000000011110"\))(29(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100100010"\))(30(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100011111"\))(31(_string \"00000000000000000000000000000000000000001000000000000000000000000000000000100001"\))(32(_string \"00010001000000000000000000000000000010000000000001000000000000000000000000100001"\))(33(_string \"00000000100000000000000000000000000000000000000000000000000000000000000000011011"\))(34(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(35(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__70(_arch 0 0 70(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1569789025097 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569789025098 2019.09.29 23:30:25)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code d3d38581868587c4d7d481ddc38886d585d4d3d4d7d585)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569789025501 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569789025502 2019.09.29 23:30:25)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 6a6a3a6a6d3c3e7f38647e30396d6e6c3c6d6a6f3c)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33686275)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569789025505 2019.09.29 23:30:25)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 6a6a3a6a3e3c3d7d6e6b78303e6c3f6c696c626f3c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 4603          1569789026929 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1569789026930 2019.09.29 23:30:26)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code f7f8f7a7a6a0f7e0f1f8b1adf2f0f5f1a1f1a3f0f5)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000100000000000000000000000000100"\))(4(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00010001000000000000000000000000000000000000000000100000000000000000000000000110"\))(6(_string \"01000000000000000000010000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000001000"\))(8(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000001001"\))(9(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010000"\))(10(_string \"00000000000000000000000000000000000000000000000000000000000000000000100000001100"\))(11(_string \"00100001000000000000000000000000000000000000000001000000000000010000000000010001"\))(12(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000001110"\))(13(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000001100"\))(14(_string \"00000000000000000000001000000010000000000000000000000000000000000000000000001111"\))(15(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001010"\))(16(_string \"00010001000000000000000000000000000000000000000000000000010000000000000000001010"\))(17(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000010010"\))(18(_string \"00000101000000000000010000000000000000000000000000100000000000000000000000010011"\))(19(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011010"\))(20(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010101"\))(21(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000010110"\))(22(_string \"01000000000000000000000000000000000100000000000000000000000000000001000000010111"\))(23(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011000"\))(24(_string \"00000000000000010000001000000100000010000000000000000000000000000001000000010111"\))(25(_string \"00100001000000000000000000000000000000000000000000000000000000010000000000011011"\))(26(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000010100"\))(27(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011100"\))(28(_string \"00001001000000000000000000000000000000000000000001000000000000000001000000011110"\))(29(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100100010"\))(30(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100011111"\))(31(_string \"00000000000000000000000000000000000000001000000000000000000000000000000000100001"\))(32(_string \"00010001000000000000000000000000000010000000000001000000000000000000000000100001"\))(33(_string \"00000000100000000000000000000000000000000000000000000000000000000000000000011011"\))(34(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(35(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__70(_arch 0 0 70(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1569789220237 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569789220238 2019.09.29 23:33:40)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 18181a1f464e4c0f1c1f4a1608434d1e4e1f181f1c1e4e)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569789220391 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569789220392 2019.09.29 23:33:40)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code b4b4b6e0e6e2e0a1e6baa0eee7b3b0b2e2b3b4b1e2)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33686275)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569789220395 2019.09.29 23:33:40)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code b4b4b6e0b5e2e3a3b0b5a6eee0b2e1b2b7b2bcb1e2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 4701          1569789222147 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1569789222148 2019.09.29 23:33:42)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 8a8adc848ddd8a9d8cddccd08f8d888cdc8cde8d88)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000100000000000000000000000000100"\))(4(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00010001000000000000000000000000000000000000000000100000000000000000000000000110"\))(6(_string \"01000000000000000000010000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000001000"\))(8(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000001001"\))(9(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010000"\))(10(_string \"00000000000000000000000000000000000000000000000000000000000000000000100000001100"\))(11(_string \"00100001000000000000000000000000000000000000000001000000000000010000000000010001"\))(12(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000001110"\))(13(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000001100"\))(14(_string \"00000000000000000000001000000010000000000000000000000000000000000000000000001111"\))(15(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001010"\))(16(_string \"00010001000000000000000000000000000000000000000000000000010000000000000000001010"\))(17(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000010010"\))(18(_string \"00000101000000000000010000000000000000000000000000100000000000000000000000010011"\))(19(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011010"\))(20(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010101"\))(21(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000010110"\))(22(_string \"01000000000000000000000000000000000100000000000000000000000000000001000000010111"\))(23(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011000"\))(24(_string \"00000000000000010000001000000100000010000000000000000000000000000001000000010111"\))(25(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000100100"\))(26(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000010100"\))(27(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011100"\))(28(_string \"00001001000000000000000000000000000000000000000001000000000000000001000000011110"\))(29(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100100010"\))(30(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100011111"\))(31(_string \"00000000000000000000000000000000000000001000000000000000000000000000000000100001"\))(32(_string \"00010001000000000000000000000000000010000000000001000000000000000000000000100001"\))(33(_string \"00000000100000000000000000000000000000000000000000000000000000000000000000011011"\))(34(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(35(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(36(_string \"00100001000000000000000000000000000000000000000000000000000000010000000000011011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__71(_arch 0 0 71(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1569789271769 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569789271770 2019.09.29 23:34:31)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 63673163363537746764316d7338366535646364676535)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569789271942 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569789271943 2019.09.29 23:34:31)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 0f0c0b090f595b1a5d011b555c080b0959080f0a59)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33686275)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569789271946 2019.09.29 23:34:31)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 0f0c0b095c5958180b0e1d555b095a090c09070a59)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 4701          1569789273107 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1569789273108 2019.09.29 23:34:33)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code a3a0a5f4f6f4a3b4a5f4e5f9a6a4a1a5f5a5f7a4a1)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000100000000000000000000000000100"\))(4(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00010001000000000000000000000000000000000000000000100000000000000000000000000110"\))(6(_string \"01000000000000000000010000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000001000"\))(8(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000001001"\))(9(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010000"\))(10(_string \"00000000000000000000000000000000000000000000000000000000000000000000100000001100"\))(11(_string \"00100001000000000000000000000000000000000000000001000000000000010000000000010001"\))(12(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000001110"\))(13(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000001100"\))(14(_string \"00000000000000000000001000000010000000000000000000000000000000000000000000001111"\))(15(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001010"\))(16(_string \"00010001000000000000000000000000000000000000000000000000010000000000000000001010"\))(17(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000010010"\))(18(_string \"00000101000000000000010000000000000000000000000000100000000000000000000000010011"\))(19(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011010"\))(20(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010101"\))(21(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000010110"\))(22(_string \"01000000000000000000000000000000000100000000000000000000000000000001000000010111"\))(23(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011000"\))(24(_string \"00000000000000000000001000000100000010000000000000000000000000000001000000010111"\))(25(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000100100"\))(26(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000010100"\))(27(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011100"\))(28(_string \"00001001000000000000000000000000000000000000000001000000000000000001000000011110"\))(29(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100100010"\))(30(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100011111"\))(31(_string \"00000000000000000000000000000000000000001000000000000000000000000000000000100001"\))(32(_string \"00010001000000000000000000000000000010000000000001000000000000000000000000100001"\))(33(_string \"00000000100000000000000000000000000000000000000000000000000000000000000000011011"\))(34(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(35(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(36(_string \"00100001000000000000000000000000000000000000000000000000000000010000000000011011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__71(_arch 0 0 71(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1569790834758 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569790834759 2019.09.30 00:00:34)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code cccac099c99a98dbc8cb9ec2dc9799ca9acbcccbc8ca9a)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569790835001 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569790835002 2019.09.30 00:00:35)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code c6c0cb93969092d394c8d29c95c1c2c090c1c6c390)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33686275)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569790835014 2019.09.30 00:00:35)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code d5d3d887d58382c2d1d4c78f81d380d3d6d3ddd083)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 4701          1569790836522 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1569790836523 2019.09.30 00:00:36)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code b1b7e5e5e6e6b1a6b7e6f7ebb4b6b3b7e7b7e5b6b3)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000100000000000000000000000000100"\))(4(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00010001000000000000000000000000000000000000000000100000000000000000000000000110"\))(6(_string \"01000000000000000000010000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000001000"\))(8(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000001001"\))(9(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010000"\))(10(_string \"00000000000000000000000000000000000000000000000000000000000000000000100000001100"\))(11(_string \"00100001000000000000000000000000000000000000000001000000000000010000000000010001"\))(12(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000001110"\))(13(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000001100"\))(14(_string \"00000000000000000000001000000010000000000000000000000000000000000000000000001111"\))(15(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001010"\))(16(_string \"00010001000000000000000000000000000000000000000000000000010000000000000000001010"\))(17(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000010010"\))(18(_string \"00000101000000000000010000000000000000000000000000100000000000000000000000010011"\))(19(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011010"\))(20(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010101"\))(21(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000010110"\))(22(_string \"01000000000000000000000000000000000100000000000000000000000000000001000000010111"\))(23(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011000"\))(24(_string \"00000000000000000000001000000100000010000000000000000000000000000001000000010111"\))(25(_string \"00000000000000000000000000000000000000000000000000000000000000000000000000100100"\))(26(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000010100"\))(27(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011100"\))(28(_string \"00001001000000000000000000000000000000000000000001000000000000000001000000011110"\))(29(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100100010"\))(30(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100011111"\))(31(_string \"00000000000000000000000000000000000000001000000000000000000000000000000000100001"\))(32(_string \"00010001000000000000000000000000000010000000000001000000000000000000000000100001"\))(33(_string \"00000000100000000000000000000000000000000000000000000000000000000000000000011011"\))(34(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(35(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(36(_string \"00100001000000000000000000000000000000000000000000000000000000010000000000011011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__71(_arch 0 0 71(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1569791271701 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569791271702 2019.09.30 00:07:51)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code a5f1a2f2f6f3f1b2a1a2f7abb5fef0a3f3a2a5a2a1a3f3)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569791271876 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569791271877 2019.09.30 00:07:51)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 5105515206070544035f450b025655570756515407)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33686275)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569791271881 2019.09.30 00:07:51)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 51055152550706465550430b055704575257595407)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 4701          1569791273535 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1569791273536 2019.09.30 00:07:53)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code c99d9a9c969ec9decf9e8f93cccecbcf9fcf9dcecb)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000100000000000000000000000000100"\))(4(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00010001000000000000000000000000000000000000000000100000000000000000000000000110"\))(6(_string \"01000000000000000000010000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000001000"\))(8(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000001001"\))(9(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010000"\))(10(_string \"00000000000000000000000000000000000000000000000000000000000000000000100000001100"\))(11(_string \"00100001000000000000000000000000000000000000000001000000000000010000000000010001"\))(12(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000001110"\))(13(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000001100"\))(14(_string \"00000000000000000000001000000010000000000000000000000000000000000000000000001111"\))(15(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001010"\))(16(_string \"00010001000000000000000000000000000000000000000000000000010000000000000000001010"\))(17(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000010010"\))(18(_string \"00000101000000000000010000000000000000000000000000100000000000000000000000010011"\))(19(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011010"\))(20(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010101"\))(21(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000010110"\))(22(_string \"01000000000000000000000000000000000100000000000000000000000000000001000000010111"\))(23(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011000"\))(24(_string \"00000000000000000000001000000100000010000000000000000000000000000001000000010111"\))(25(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000100100"\))(26(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000010100"\))(27(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011100"\))(28(_string \"00001001000000000000000000000000000000000000000001000000000000000001000000011110"\))(29(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100100010"\))(30(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100011111"\))(31(_string \"00000000000000000000000000000000000000001000000000000000000000000000000000100001"\))(32(_string \"00010001000000000000000000000000000010000000000001000000000000000000000000100001"\))(33(_string \"00000000100000000000000000000000000000000000000000000000000000000000000000011011"\))(34(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(35(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(36(_string \"00100001000000000000000000000000000000000000000000000000000000010000000000011011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__71(_arch 0 0 71(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1569792077107 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569792077108 2019.09.30 00:21:17)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code c3c49396969597d4c7c491cdd39896c595c4c3c4c7c595)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569792077409 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569792077410 2019.09.30 00:21:17)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code ecebbdbfe9bab8f9bee2f8b6bfebe8eabaebece9ba)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33686275)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569792077416 2019.09.30 00:21:17)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code ecebbdbfbababbfbe8edfeb6b8eab9eaefeae4e9ba)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 4799          1569792079500 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1569792079501 2019.09.30 00:21:19)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 1a1c1f1d1d4d1a0d1c4e5c401f1d181c4c1c4e1d18)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000100000000000000000000000000100"\))(4(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00010001000000000000000000000000000000000000000000100000000000000000000000000110"\))(6(_string \"01000000000000000000010000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000001000"\))(8(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000001001"\))(9(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010000"\))(10(_string \"00000000000000000000000000000000000000000000000000000000000000000000100000001100"\))(11(_string \"00100001000000000000000000000000000000000000000001000000000000010000000000010001"\))(12(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000001110"\))(13(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000001100"\))(14(_string \"00000000000000000000001000000010000000000000000000000000000000000000000000001111"\))(15(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001010"\))(16(_string \"00010001000000000000000000000000000000000000000000000000010000000000000000001010"\))(17(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000010010"\))(18(_string \"00000101000000000000010000000000000000000000000000100000000000000000000000010011"\))(19(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011010"\))(20(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010101"\))(21(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000010110"\))(22(_string \"01000000000000000000000000000000000100000000000000000000000000000001000000010111"\))(23(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011000"\))(24(_string \"00000000000000010000001000000100000010000000000000000000000000000001000000010111"\))(25(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000100100"\))(26(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000010100"\))(27(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011100"\))(28(_string \"00001001000000000000000000000000000000000000000001000000000000000000000000100101"\))(29(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100100010"\))(30(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100011111"\))(31(_string \"00000000000000000000000000000000000000001000000000000000000000000000000000100001"\))(32(_string \"00010001000000000000000000000000000010000000000001000000000000000000000000100001"\))(33(_string \"00000000100000000000000000000000000000000000000000000000000000000000000000011011"\))(34(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(35(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(36(_string \"00100001000000000000000000000000000000000000000000000000000000000000000000011011"\))(37(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000011110"\))(_others(_others(i 2)))))))
		(_prcs
			(line__72(_arch 0 0 72(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1569792220590 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569792220591 2019.09.30 00:23:40)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 3f3b6e3a3f696b283b386d312f646a3969383f383b3969)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569792220787 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569792220788 2019.09.30 00:23:40)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code fbffaaabffadafeea9f5efa1a8fcfffdadfcfbfead)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33686275)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569792220792 2019.09.30 00:23:40)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code fbffaaabacadacecfffae9a1affdaefdf8fdf3fead)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 4799          1569792222820 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1569792222821 2019.09.30 00:23:42)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code eae9eeb9edbdeafdecbeacb0efede8ecbcecbeede8)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000100000000000000000000000000100"\))(4(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00010001000000000000000000000000000000000000000000100000000000000000000000000110"\))(6(_string \"01000000000000000000010000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000001000"\))(8(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000001001"\))(9(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010000"\))(10(_string \"00000000000000000000000000000000000000000000000000000000000000000000100000001100"\))(11(_string \"00100001000000000000000000000000000000000000000001000000000000010000000000010001"\))(12(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000001110"\))(13(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000001100"\))(14(_string \"00000000000000000000001000000010000000000000000000000000000000000000000000001111"\))(15(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001010"\))(16(_string \"00010001000000000000000000000000000000000000000000000000010000000000000000001010"\))(17(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000010010"\))(18(_string \"00000101000000000000010000000000000000000000000000100000000000000000000000010011"\))(19(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011010"\))(20(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010101"\))(21(_string \"00000001000000000000000000000000000000000000000000100000000000000000000000010110"\))(22(_string \"01000000000000000000000000000000000100000000000000000000000000000001000000010111"\))(23(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011000"\))(24(_string \"00000000000000000000001000000100000010000000000000000000000000000001000000010111"\))(25(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000100100"\))(26(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000010100"\))(27(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011100"\))(28(_string \"00001001000000000000000000000000000000000000000001000000000000000000000000100101"\))(29(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100100010"\))(30(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100011111"\))(31(_string \"00000000000000000000000000000000000000001000000000000000000000000000000000100001"\))(32(_string \"00010001000000000000000000000000000010000000000001000000000000000000000000100001"\))(33(_string \"00000000100000000000000000000000000000000000000000000000000000000000000000011011"\))(34(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(35(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(36(_string \"00100001000000000000000000000000000000000000000000000000000000000000000000011011"\))(37(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000011110"\))(_others(_others(i 2)))))))
		(_prcs
			(line__72(_arch 0 0 72(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1569792587810 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569792587811 2019.09.30 00:29:47)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code b2e1bee6e6e4e6a5b6b5e0bca2e9e7b4e4b5b2b5b6b4e4)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569792588118 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569792588119 2019.09.30 00:29:48)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code db88d689df8d8fce89d5cf8188dcdfdd8ddcdbde8d)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33686275)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569792588123 2019.09.30 00:29:48)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code ebb8e6b8bcbdbcfcefeaf9b1bfedbeede8ede3eebd)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 4799          1569792589336 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1569792589337 2019.09.30 00:29:49)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 9ecdc9919dc99e8998cad8c49b999c98c898ca999c)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000100000000000000000000000000100"\))(4(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00010001000000000000000000000000000000000000000000100000000000000000000000000110"\))(6(_string \"01000000000000000000010000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000001000"\))(8(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000001001"\))(9(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010000"\))(10(_string \"00000000000000000000000000000000000000000000000000000000000000000000100000001100"\))(11(_string \"00100001000000000000000000000000000000000000000001000000000000010000000000010001"\))(12(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000001110"\))(13(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000001100"\))(14(_string \"00000000000000000000001000000010000000000000000000000000000000000000000000001111"\))(15(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001010"\))(16(_string \"00010001000000000000000000000000000000000000000000000000010000000000000000001010"\))(17(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000010010"\))(18(_string \"00000101000000000000010000000000000000000000000000100000000000000000000000010011"\))(19(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011010"\))(20(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010101"\))(21(_string \"00000001000000000000000000000000000000000000000000100000000000000001000000010110"\))(22(_string \"01000000000000000000000000000000000100000000000000000000000000000001000000010111"\))(23(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011000"\))(24(_string \"00000000000000000000001000000100000010000000000000000000000000000001000000010111"\))(25(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000100100"\))(26(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000010100"\))(27(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011100"\))(28(_string \"00001001000000000000000000000000000000000000000001000000000000000000000000100101"\))(29(_string \"00000000000000000000000000000000000000001000000000000000000000000000000100100010"\))(30(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100011111"\))(31(_string \"00000000000000000000000000000000000000001000000000000000000000000000000000100001"\))(32(_string \"00010001000000000000000000000000000010000000000001000000000000000000000000100001"\))(33(_string \"00000000100000000000000000000000000000000000000000000000000000000000000000011011"\))(34(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(35(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(36(_string \"00100001000000000000000000000000000000000000000000000000000000000000000000011011"\))(37(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000011110"\))(_others(_others(i 2)))))))
		(_prcs
			(line__72(_arch 0 0 72(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1569792611247 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569792611248 2019.09.30 00:30:11)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 40444042161614574447124e501b154616474047444616)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569792611424 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569792611425 2019.09.30 00:30:11)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code ebefebb8efbdbffeb9e5ffb1b8ecefedbdecebeebd)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33686275)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569792611429 2019.09.30 00:30:11)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code ebefebb8bcbdbcfcefeaf9b1bfedbeede8ede3eebd)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1569792653168 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569792653169 2019.09.30 00:30:53)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 01520d07565755160506530f115a540757060106050757)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569792653344 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569792653345 2019.09.30 00:30:53)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code adfea1faaffbf9b8ffa3b9f7feaaa9abfbaaada8fb)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33686275)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569792653348 2019.09.30 00:30:53)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code adfea1fafcfbfabaa9acbff7f9abf8abaeaba5a8fb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 4799          1569792654241 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1569792654242 2019.09.30 00:30:54)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 287b792c767f283f2e7c6e722d2f2a2e7e2e7c2f2a)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000100000000000000000000000000100"\))(4(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00010001000000000000000000000000000000000000000000100000000000000000000000000110"\))(6(_string \"01000000000000000000010000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000001000"\))(8(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000001001"\))(9(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010000"\))(10(_string \"00000000000000000000000000000000000000000000000000000000000000000000100000001100"\))(11(_string \"00100001000000000000000000000000000000000000000001000000000000010000000000010001"\))(12(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000001110"\))(13(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000001100"\))(14(_string \"00000000000000000000001000000010000000000000000000000000000000000000000000001111"\))(15(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001010"\))(16(_string \"00010001000000000000000000000000000000000000000000000000010000000000000000001010"\))(17(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000010010"\))(18(_string \"00000101000000000000010000000000000000000000000000100000000000000000000000010011"\))(19(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011010"\))(20(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010101"\))(21(_string \"00000001000000000000000000000000000000000000000000100000000000000001000000010110"\))(22(_string \"01000000000000000000000000000000000100000000000000000000000000000001000000010111"\))(23(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011000"\))(24(_string \"00000000000000000000001000000100000010000000000000000000000000000001000000010111"\))(25(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000100100"\))(26(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000010100"\))(27(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011100"\))(28(_string \"00001001000000000000000000000000000000000000000001000000000000000000000000100101"\))(29(_string \"00000000000000000000000000000000000000001000000000000000000000000000000100100010"\))(30(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100011111"\))(31(_string \"00000000000000000000000000000000000000001000000000000000000000000000000000100001"\))(32(_string \"00010001000000000000000000000000000010000000000001000000000000000000000000100001"\))(33(_string \"00000000100000000000000000000000000000000000000000000000000000000000000000011011"\))(34(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(35(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(36(_string \"00100001000000000000000000000000000000000000000000000000000000000000000000011011"\))(37(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000011110"\))(_others(_others(i 2)))))))
		(_prcs
			(line__72(_arch 0 0 72(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1569792708468 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569792708469 2019.09.30 00:31:48)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 02570604565456150605500c1259570454050205060454)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569792708832 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569792708833 2019.09.30 00:31:48)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 6a3f6f6a6d3c3e7f38647e30396d6e6c3c6d6a6f3c)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33686275)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569792708836 2019.09.30 00:31:48)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 6a3f6f6a3e3c3d7d6e6b78303e6c3f6c696c626f3c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 4799          1569792710559 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1569792710560 2019.09.30 00:31:50)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 30653a35666730273664766a353732366636643732)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000100000000000000000000000000100"\))(4(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00010001000000000000000000000000000000000000000000100000000000000000000000000110"\))(6(_string \"01000000000000000000010000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000001000"\))(8(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000001001"\))(9(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010000"\))(10(_string \"00000000000000000000000000000000000000000000000000000000000000000000100000001100"\))(11(_string \"00100001000000000000000000000000000000000000000001000000000000010000000000010001"\))(12(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000001110"\))(13(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000001100"\))(14(_string \"00000000000000000000001000000010000000000000000000000000000000000000000000001111"\))(15(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001010"\))(16(_string \"00010001000000000000000000000000000000000000000000000000010000000000000000001010"\))(17(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000010010"\))(18(_string \"00000101000000000000010000000000000000000000000000100000000000000000000000010011"\))(19(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011010"\))(20(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010101"\))(21(_string \"00000001000000000000000000000000000000000000000000100000000000000001000000010110"\))(22(_string \"01000000000000000000000000000000000100000000000000000000000000000001000000010111"\))(23(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011000"\))(24(_string \"00000000000000000000001000000100000010000000000000000000000000000001000000010111"\))(25(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000100100"\))(26(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000010100"\))(27(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011100"\))(28(_string \"00001001000000000000000000000000000000000000000001000000000000000000000000100101"\))(29(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100100010"\))(30(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100011111"\))(31(_string \"00000000000000000000000000000000000000001000000000000000000000000000000000100001"\))(32(_string \"00010001000000000000000000000000000010000000000001000000000000000000000000100001"\))(33(_string \"00000000100000000000000000000000000000000000000000000000000000000000000000011011"\))(34(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(35(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(36(_string \"00100001000000000000000000000000000000000000000000000000000000000000000000011011"\))(37(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000011110"\))(_others(_others(i 2)))))))
		(_prcs
			(line__72(_arch 0 0 72(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1569792782045 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569792782046 2019.09.30 00:33:02)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 6c383e6c693a387b686b3e627c37396a3a6b6c6b686a3a)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569792782341 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569792782342 2019.09.30 00:33:02)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 95c6919ac6c3c180c79b81cfc6929193c3929590c3)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33686275)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569792782345 2019.09.30 00:33:02)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 95c6919a95c3c282919487cfc193c09396939d90c3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 4799          1569792784523 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1569792784524 2019.09.30 00:33:04)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 11421a16464611061745574b141613174717451613)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000100000000000000000000000000100"\))(4(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00010001000000000000000000000000000000000000000000100000000000000000000000000110"\))(6(_string \"01000000000000000000010000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000001000"\))(8(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000001001"\))(9(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010000"\))(10(_string \"00000000000000000000000000000000000000000000000000000000000000000000100000001100"\))(11(_string \"00100001000000000000000000000000000000000000000001000000000000010000000000010001"\))(12(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000001110"\))(13(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000001100"\))(14(_string \"00000000000000000000001000000010000000000000000000000000000000000000000000001111"\))(15(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001010"\))(16(_string \"00010001000000000000000000000000000000000000000000000000010000000000000000001010"\))(17(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000010010"\))(18(_string \"00000101000000000000010000000000000000000000000000100000000000000000000000010011"\))(19(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011010"\))(20(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010101"\))(21(_string \"00000001000000000000000000000000000000000000000000100000000000000001000000010110"\))(22(_string \"01000000000000000000000000000000000100000000000000000000000000000001000000010111"\))(23(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011000"\))(24(_string \"00000000000000000000001000000100000010000000000000000000000000000001000000010111"\))(25(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000100100"\))(26(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000010100"\))(27(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011100"\))(28(_string \"00001001000000000000000000000000000000000000000001000000000000000000000000100101"\))(29(_string \"00000000000000000000000000000000000010000000000000000000000000000000000100100010"\))(30(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100011111"\))(31(_string \"00000000000000000000000000000000000000001000000000000000000000000000000000100001"\))(32(_string \"00010001000000000000000000000000000010000000000001000000000000000000000000100001"\))(33(_string \"00000000100000000000000000000000000000000000000000000000000000000000000000011011"\))(34(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(35(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(36(_string \"00100001000000000000000000000000000000000000000000000000000000000000000000011011"\))(37(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000011110"\))(_others(_others(i 2)))))))
		(_prcs
			(line__72(_arch 0 0 72(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1569792973446 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569792973447 2019.09.30 00:36:13)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 0b5e5d0d0f5d5f1c0f0c59051b505e0d5d0c0b0c0f0d5d)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1690          1569792973617 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569792973618 2019.09.30 00:36:13)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code b7e2e1e3e6e1e3a2e5b9a3ede4b0b3b1e1b0b7b2e1)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33686275)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569792973628 2019.09.30 00:36:13)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code c7929192c59190d0c3c6d59d93c192c1c4c1cfc291)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1569793344696 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569793344697 2019.09.30 00:42:24)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 3d3c3c383f6b692a393a6f332d66683b6b3a3d3a393b6b)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569793344879 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569793344880 2019.09.30 00:42:24)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code f9f8f8a9a6afadecabf7eda3aafefdffaffef9fcaf)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33686275)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569793344884 2019.09.30 00:42:24)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code f9f8f8a9f5afaeeefdf8eba3adffacfffafff1fcaf)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1569793443690 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569793443691 2019.09.30 00:44:03)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code f5a7f6a5a6a3a1e2f1f2a7fbe5aea0f3a3f2f5f2f1f3a3)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569793443867 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569793443868 2019.09.30 00:44:03)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code a1f3adf6f6f7f5b4f3afb5fbf2a6a5a7f7a6a1a4f7)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33686275)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569793443873 2019.09.30 00:44:03)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code b1e3bde5b5e7e6a6b5b0a3ebe5b7e4b7b2b7b9b4e7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 4799          1569793444872 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1569793444873 2019.09.30 00:44:04)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 99cbc896c6ce998e9fcddfc39c9e9b9fcf9fcd9e9b)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000100000000000000000000000000100"\))(4(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00010001000000000000000000000000000000000000000000100000000000000000000000000110"\))(6(_string \"01000000000000000000010000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000001000"\))(8(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000001001"\))(9(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010000"\))(10(_string \"00000000000000000000000000000000000000000000000000000000000000000000100000001100"\))(11(_string \"00100001000000000000000000000000000000000000000001000000000000010000000000010001"\))(12(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000001110"\))(13(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000001100"\))(14(_string \"00000000000000000000001000000010000000000000000000000000000000000000000000001111"\))(15(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001010"\))(16(_string \"00010001000000000000000000000000000000000000000000000000010000000000000000001010"\))(17(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000010010"\))(18(_string \"00000101000000000000010000000000000000000000000000100000000000000000000000010011"\))(19(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011010"\))(20(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010101"\))(21(_string \"00000001000000000000000000000000000000000000000000100000000000000001000000010110"\))(22(_string \"01000000000000000000000000000000000100000000000000000000000000000001000000010111"\))(23(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011000"\))(24(_string \"00000000000000000000001000000100000010000000000000000000000000000001000000010111"\))(25(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000100100"\))(26(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000010100"\))(27(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011100"\))(28(_string \"00001001000000000000000000000000000000000000000001000000000000000000000000100101"\))(29(_string \"00000000000000000000000000000000000010000000000000000000000000000000000000100010"\))(30(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100011111"\))(31(_string \"00000000000000000000000000000000000000001000000000000000000000000000000000100001"\))(32(_string \"00010001000000000000000000000000000010000000000001000000000000000000000000100001"\))(33(_string \"00000000100000000000000000000000000000000000000000000000000000000000000000011011"\))(34(_string \"00000000000000000000000000000000000001000000000000000000000000000010000000000000"\))(35(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(36(_string \"00100001000000000000000000000000000000000000000000000000000000000000000000011011"\))(37(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000011110"\))(_others(_others(i 2)))))))
		(_prcs
			(line__72(_arch 0 0 72(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1569793481070 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569793481071 2019.09.30 00:44:41)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code f4f4f9a4a6a2a0e3f0f3a6fae4afa1f2a2f3f4f3f0f2a2)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1690          1569793481255 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569793481256 2019.09.30 00:44:41)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code b0b0e5e4e6e6e4a5e2bea4eae3b7b4b6e6b7b0b5e6)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569793481259 2019.09.30 00:44:41)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code b0b0e5e4b5e6e7a7b4b1a2eae4b6e5b6b3b6b8b5e6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1569871871184 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569871871185 2019.09.30 22:31:11)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 494b4d4b161f1d5e4d4e1b4759121c4f1f4e494e4d4f1f)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1690          1569871871360 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569871871361 2019.09.30 22:31:11)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code f5f7f1a5a6a3a1e0a7fbe1afa6f2f1f3a3f2f5f0a3)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569871871369 2019.09.30 22:31:11)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 05070003055352120104175f5103500306030d0053)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 4799          1569871873419 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1569871873420 2019.09.30 22:31:13)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 030108055654031405574559060401055505570401)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000100000000000000000000000000100"\))(4(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00010001000000000000000000000000000000000000000000100000000000000000000000000110"\))(6(_string \"01000000000000000000010000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000001000"\))(8(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000001001"\))(9(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010000"\))(10(_string \"00000000000000000000000000000000000000000000000000000000000000000000100000001100"\))(11(_string \"00100001000000000000000000000000000000000000000001000000000000010000000000010001"\))(12(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000001110"\))(13(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000001100"\))(14(_string \"00000000000000000000001000000010000000000000000000000000000000000000000000001111"\))(15(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001010"\))(16(_string \"00010001000000000000000000000000000000000000000000000000000000000000000000001010"\))(17(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000010010"\))(18(_string \"00000101000000000000010000000000000000000000000000100000000000000000000000010011"\))(19(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011010"\))(20(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010101"\))(21(_string \"00000001000000000000000000000000000000000000000000100000000000000001000000010110"\))(22(_string \"01000000000000000000000000000000000100000000000000000000000000000001000000010111"\))(23(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011000"\))(24(_string \"00000000000000000000001000000100000010000000000000000000000000000001000000010111"\))(25(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000100100"\))(26(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000010100"\))(27(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011100"\))(28(_string \"00001001000000000000000000000000000000000000000001000000000000000000000000100101"\))(29(_string \"00000000000000000000000000000000000010000000000000000000000000000000000000100010"\))(30(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100011111"\))(31(_string \"00000000000000000000000000000000000000001000000000000000000000000000000000100001"\))(32(_string \"00010001000000000000000000000000000010000000000001000000000000000000000000100001"\))(33(_string \"00000000100000000000000000000000000000000000000000000000000000000000000000011011"\))(34(_string \"00000000000000000000000000000000000001000000000000000000000000000010000000000000"\))(35(_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))(36(_string \"00100001000000000000000000000000000000000000000000000000000000000000000000011011"\))(37(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000011110"\))(_others(_others(i 2)))))))
		(_prcs
			(line__72(_arch 0 0 72(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1569871961419 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569871961420 2019.09.30 22:32:41)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code c396c796969597d4c7c491cdd39896c595c4c3c4c7c595)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1690          1569871961611 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569871961612 2019.09.30 22:32:41)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 7f2a7a7e7f292b6a2d716b252c787b7929787f7a29)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569871961619 2019.09.30 22:32:41)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 7f2a7a7e2c2928687b7e6d252b792a797c79777a29)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 4799          1569871963431 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1569871963432 2019.09.30 22:32:43)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 93c6999cc6c4938495c7d5c996949195c595c79491)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000100000000000000000000000000100"\))(4(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00010001000000000000000000000000000000000000000000100000000000000000000000000110"\))(6(_string \"01000000000000000000010000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000001000"\))(8(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000001001"\))(9(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010000"\))(10(_string \"00000000000000000000000000000000000000000000000000000000000000000000100000001100"\))(11(_string \"00100001000000000000000000000000000000000000000001000000000000010000000000010001"\))(12(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000001110"\))(13(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000001100"\))(14(_string \"00000000000000000000001000000010000000000000000000000000000000000000000000001111"\))(15(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001010"\))(16(_string \"00010001000000000000000000000000000000000000000000000000010000000000000000001010"\))(17(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000010010"\))(18(_string \"00000101000000000000010000000000000000000000000000100000000000000000000000010011"\))(19(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011010"\))(20(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010101"\))(21(_string \"00000001000000000000000000000000000000000000000000100000000000000001000000010110"\))(22(_string \"01000000000000000000000000000000000100000000000000000000000000000001000000010111"\))(23(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011000"\))(24(_string \"00000000000000000000001000000100000010000000000000000000000000000001000000010111"\))(25(_string \"00000000000000000000000000000000000000000000000000000000000000010000000000100100"\))(26(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000010100"\))(27(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011100"\))(28(_string \"00001001000000000000000000000000000000000000000001000000000000000000000000100101"\))(29(_string \"00000000000000000000000000000000000010000000000000000000000000000000000000100010"\))(30(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100011111"\))(31(_string \"00000000000000000000000000000000000000001000000000000000000000000000000000100001"\))(32(_string \"00010001000000000000000000000000000010000000000001000000000000000000000000100001"\))(33(_string \"00000000100000000000000000000000000000000000000000000000000000000000000000011011"\))(34(_string \"00000000000000000000000000000000000001000000000000000000000000000010000000000000"\))(35(_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))(36(_string \"00100001000000000000000000000000000000000000000000000000000000000000000000011011"\))(37(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000011110"\))(_others(_others(i 2)))))))
		(_prcs
			(line__72(_arch 0 0 72(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1569872018009 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569872018010 2019.09.30 22:33:38)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code c6c99693969092d1c2c194c8d69d93c090c1c6c1c2c090)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1690          1569872018211 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569872018212 2019.09.30 22:33:38)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 919ec09ec6c7c584c39f85cbc2969597c7969194c7)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569872018215 2019.09.30 22:33:38)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 919ec09e95c7c686959083cbc597c49792979994c7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 4799          1569872019891 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1569872019892 2019.09.30 22:33:39)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 28262f2c767f283f2e7c6e722d2f2a2e7e2e7c2f2a)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000100000000000000000000000000100"\))(4(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00010001000000000000000000000000000000000000000000100000000000000000000000000110"\))(6(_string \"01000000000000000000010000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000001000"\))(8(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000001001"\))(9(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010000"\))(10(_string \"00000000000000000000000000000000000000000000000000000000000000000000100000001100"\))(11(_string \"00100001000000000000000000000000000000000000000001000000000000010000000000010001"\))(12(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000001110"\))(13(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000001100"\))(14(_string \"00000000000000000000001000000010000000000000000000000000000000000000000000001111"\))(15(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001010"\))(16(_string \"00010001000000000000000000000000000000000000000000000000010000000000000000001010"\))(17(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000010010"\))(18(_string \"00000101000000000000010000000000000000000000000000100000000000000000000000010011"\))(19(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011010"\))(20(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010101"\))(21(_string \"00000001000000000000000000000000000000000000000000100000000000000001000000010110"\))(22(_string \"01000000000000000000000000000000000100000000000000000000000000000001000000010111"\))(23(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011000"\))(24(_string \"00000000000000000000001000000100000010000000000000000000000000000001000000010111"\))(25(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000100100"\))(26(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000010100"\))(27(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011100"\))(28(_string \"00001001000000000000000000000000000000000000000001000000000000000000000000100101"\))(29(_string \"00000000000000000000000000000000000010000000000000000000000000000000000000100010"\))(30(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100011111"\))(31(_string \"00000000000000000000000000000000000000001000000000000000000000000000000000100001"\))(32(_string \"00010001000000000000000000000000000010000000000001000000000000000000000000100001"\))(33(_string \"00000000100000000000000000000000000000000000000000000000000000000000000000011011"\))(34(_string \"00000000000000000000000000000000000001000000000000000000000000000010000000000000"\))(35(_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))(36(_string \"00100001000000000000000000000000000000000000000000000000000000000000000000011011"\))(37(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000011110"\))(_others(_others(i 2)))))))
		(_prcs
			(line__72(_arch 0 0 72(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1569872053279 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569872053280 2019.09.30 22:34:13)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 97919498c6c1c3809390c59987ccc291c19097909391c1)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1690          1569872053521 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569872053522 2019.09.30 22:34:13)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 81878d8fd6d7d594d38f95dbd2868587d7868184d7)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751811)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569872053529 2019.09.30 22:34:13)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 91979d9e95c7c686959083cbc597c49792979994c7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1569876972848 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569876972849 2019.09.30 23:56:12)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code a1a4adf6f6f7f5b6a5a6f3afb1faf4a7f7a6a1a6a5a7f7)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1690          1569876973000 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569876973001 2019.09.30 23:56:12)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 3e3b333b3d686a2b6c302a646d393a3868393e3b68)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751811)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569876973004 2019.09.30 23:56:13)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 3e3b333b6e6869293a3f2c646a386b383d38363b68)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 4799          1569876974059 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1569876974060 2019.09.30 23:56:14)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 64613264363364736230223e616366623262306366)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000100000000000000000000000000100"\))(4(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00010001000000000000000000000000000000000000000000100000000000000000000000000110"\))(6(_string \"01000000000000000000010000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000001000"\))(8(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000001001"\))(9(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010000"\))(10(_string \"00000000000000000000000000000000000000000000000000000000000000000000100000001100"\))(11(_string \"00100001000000000000000000000000000000000000000001000000000000010000000000010001"\))(12(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000001110"\))(13(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000001100"\))(14(_string \"00000000000000000000001000000010000000000000000000000000000000000000000000001111"\))(15(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001010"\))(16(_string \"00010001000000000000000000000000000000000000000000000000010000000000000000001010"\))(17(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000010010"\))(18(_string \"00000101000000000000010000000000000000000000000000100000000000000000000000010011"\))(19(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011010"\))(20(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010101"\))(21(_string \"00000001000000000000000000000000000000000000000000100000000000000001000000010110"\))(22(_string \"01000000000000000000000000000000000100000000000000000000000000000001000000010111"\))(23(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011000"\))(24(_string \"00000000000000000000001000000100000010000000000000000000000000000001000000010111"\))(25(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000100100"\))(26(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000010100"\))(27(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011100"\))(28(_string \"00001001000000000000000000000000000000000000000001000000000000000000000000100101"\))(29(_string \"00000000000000000000000000000000000010000000000000000000000000000000000000100010"\))(30(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100011111"\))(31(_string \"00000000000000000000000000000000000000001000000000000000000000000000000000100001"\))(32(_string \"00010001000000000000000000000000000010000000000001000000000000000000000000100001"\))(33(_string \"00000000100000000000000000000000000000000000000000000000000000000000000000011011"\))(34(_string \"00000000000000000000000000000000000001000000000000000000011110000010000000100011"\))(35(_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000"\))(36(_string \"00100001000000000000000000000000000000000000000000000000000000000000000000011011"\))(37(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000011110"\))(_others(_others(i 2)))))))
		(_prcs
			(line__72(_arch 0 0 72(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1569877009810 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569877009811 2019.09.30 23:56:49)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 0a5f070c0d5c5e1d0e0d58041a515f0c5c0d0a0d0e0c5c)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1690          1569877010050 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569877010051 2019.09.30 23:56:50)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code f4a1f9a4a6a2a0e1a6fae0aea7f3f0f2a2f3f4f1a2)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569877010054 2019.09.30 23:56:50)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code f4a1f9a4f5a2a3e3f0f5e6aea0f2a1f2f7f2fcf1a2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1569877532927 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569877532928 2019.10.01 00:05:32)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 6f3a6f6f6f393b786b683d617f343a6939686f686b6939)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1690          1569877533092 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569877533093 2019.10.01 00:05:33)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 1b4e1a1c1f4d4f0e49150f41481c1f1d4d1c1b1e4d)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569877533097 2019.10.01 00:05:33)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 1b4e1a1c4c4d4c0c1f1a09414f1d4e1d181d131e4d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 4799          1569877534534 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1569877534535 2019.10.01 00:05:34)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code b9eceaede6eeb9aebfedffe3bcbebbbfefbfedbebb)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000000000000000000100000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000100000000000000000000000000100"\))(4(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000101"\))(5(_string \"00010001000000000000000000000000000000000000000000100000000000000000000000000110"\))(6(_string \"01000000000000000000010000001000000000000000000000000000000000000000000000000111"\))(7(_string \"00000101000000000000000000000000000000000000000000100000000000000000000000001000"\))(8(_string \"01000000000000000000000000000000000100000000000000000000000000000000000000001001"\))(9(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010000"\))(10(_string \"00000000000000000000000000000000000000000000000000000000000000000000100000001100"\))(11(_string \"00100001000000000000000000000000000000000000000001000000000000010000000000010001"\))(12(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000001110"\))(13(_string \"00010001000000000000000000000000000000000000000001000000000000000000000000001100"\))(14(_string \"00000000000000000000001000000010000000000000000000000000000000000000000000001111"\))(15(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001010"\))(16(_string \"00010001000000000000000000000000000000000000000000000000010000000000000000001010"\))(17(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000010010"\))(18(_string \"00000101000000000000010000000000000000000000000000100000000000000000000000010011"\))(19(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000011010"\))(20(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000010101"\))(21(_string \"00000001000000000000000000000000000000000000000000100000000000000001000000010110"\))(22(_string \"01000000000000000000000000000000000100000000000000000000000000000001000000010111"\))(23(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011000"\))(24(_string \"00000000000000000000001000000100000010000000000000000000000000000001000000010111"\))(25(_string \"00000000000000000000000000000000000000000000000000000000010000010000000000100100"\))(26(_string \"01000000000000000000000000001000000000000000000000000000000000000000000000010100"\))(27(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100011100"\))(28(_string \"00001001000000000000000000000000000000000000000001000000000000000000000000100101"\))(29(_string \"00000000000000000000000000000000000010000000000000000000000000000000000000100010"\))(30(_string \"00000000000000000000000000000000000000000000000000000000000000000000000100011111"\))(31(_string \"00000000000000000000000000000000000000001000000000000000000000000000000000100001"\))(32(_string \"00010001000000000000000000000000000010000000000001000000000000000000000000100001"\))(33(_string \"00000000100000000000000000000000000000000000000000000000000000000000000000011011"\))(34(_string \"00000000000000000000000000000000000001000000000000000000011110000000000000100011"\))(35(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(36(_string \"00100001000000000000000000000000000000000000000000000000000000000000000000011011"\))(37(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000011110"\))(_others(_others(i 2)))))))
		(_prcs
			(line__72(_arch 0 0 72(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1569933683593 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569933683594 2019.10.01 15:41:23)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code fff8f8afffa9abe8fbf8adf1efa4aaf9a9f8fff8fbf9a9)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1690          1569933683905 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569933683906 2019.10.01 15:41:23)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 383f393d666e6c2d6a362c626b3f3c3e6e3f383d6e)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569933683918 2019.10.01 15:41:23)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 47404645451110504346551d1341124144414f4211)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1569933762959 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569933762960 2019.10.01 15:42:42)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code fffbf2afffa9abe8fbf8adf1efa4aaf9a9f8fff8fbf9a9)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1731          1569933763139 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569933763140 2019.10.01 15:42:43)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code babeefeebdeceeafe8b4aee0e9bdbebcecbdbabfec)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751555)
		(50529027 50529027 50529027 33686275)
		(50529027 50529027 50529027 50463491)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569933763150 2019.10.01 15:42:43)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code babeefeeeeecedadbebba8e0eebcefbcb9bcb2bfec)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1569936294966 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569936294967 2019.10.01 16:24:54)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code aefdf9f9adf8fab9aaa9fca0bef5fba8f8a9aea9aaa8f8)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1690          1569936295164 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569936295165 2019.10.01 16:24:55)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 6a393a6a6d3c3e7f38647e30396d6e6c3c6d6a6f3c)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463490)
		(50529027 50529027 50529027 33686274)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569936295173 2019.10.01 16:24:55)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 792a2978752f2e6e7d786b232d7f2c7f7a7f717c2f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1569936342371 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1569936342372 2019.10.01 16:25:42)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code ddd3dc8fdf8b89cad9da8fd3cd8688db8bdadddad9db8b)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1690          1569936342587 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1569936342588 2019.10.01 16:25:42)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code a8a6aafff6fefcbdfaa6bcf2fbafacaefeafa8adfe)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 50463490)
		(50529027 50529027 50529027 33686275)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1569936342595 2019.10.01 16:25:42)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code b7b9b5e3b5e1e0a0b3b6a5ede3b1e2b1b4b1bfb2e1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1570180495140 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570180495141 2019.10.04 12:14:55)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 6a3e3d6a6d3c3e7d6e6d38647a313f6c3c6d6a6d6e6c3c)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1649          1570180495461 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570180495462 2019.10.04 12:14:55)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code a3f7f3f4f6f5f7b6f1adb7f9f0a4a7a5f5a4a3a6f5)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751811)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1570180495475 2019.10.04 12:14:55)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code b2e6e2e6b5e4e5a5b6b3a0e8e6b4e7b4b1b4bab7e4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11297         1570182051976 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570182051977 2019.10.04 12:40:51)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code c6c99693969092d1c2c194c8d69d93c090c1c6c1c2c090)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1690          1570182052279 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570182052280 2019.10.04 12:40:52)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code fff0aeafffa9abeaadf1eba5acf8fbf9a9f8fffaa9)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751811)
		(33686018 33686018 33686018 33686274)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1570182052291 2019.10.04 12:40:52)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code fff0aeafaca9a8e8fbfeeda5abf9aaf9fcf9f7faa9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 2545          1570182054508 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570182054509 2019.10.04 12:40:54)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code aaa4affdadfdaabdaba8ecf0afada8acfcacfeada8)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000000001000000000000000000000100"\))(4(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000000101"\))(5(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000110"\))(6(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000001000"\))(7(_string \"00000000000000000000000000000000000000000000000000000000000000000000101100000000"\))(8(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000001010"\))(9(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000001101"\))(10(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000001100"\))(11(_string \"00100000000000000000000000000000000000000000000001000000000000000000000000001010"\))(12(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000000111"\))(13(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1570182096058 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570182096059 2019.10.04 12:41:36)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 04005102565250130003560a145f510252030403000252)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1690          1570182096262 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570182096263 2019.10.04 12:41:36)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code cfcb9a9acf999bda9dc1db959cc8cbc999c8cfca99)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751811)
		(33686018 33686018 33686018 33686274)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1570182096274 2019.10.04 12:41:36)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code cfcb9a9a9c9998d8cbcedd959bc99ac9ccc9c7ca99)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 2545          1570182097858 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570182097859 2019.10.04 12:41:37)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 090a0a0f565e091e080b4f530c0e0b0f5f0f5d0e0b)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000000001000000000000000000000100"\))(4(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000000101"\))(5(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000110"\))(6(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000001000"\))(7(_string \"00000000000000000000000000000000000000000000000000000000000000000000101100000000"\))(8(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000001010"\))(9(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000001101"\))(10(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000001100"\))(11(_string \"00100000000000000000000000000000000000000000000001000000000000000000000000001010"\))(12(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000000111"\))(13(_string \"00000001000000000000000000000000000000000000000000000010000000000010000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1570182259449 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570182259450 2019.10.04 12:44:19)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 43164f41161517544744114d5318164515444344474515)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1690          1570182259729 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570182259730 2019.10.04 12:44:19)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 5c09515f590a08490e5248060f5b585a0a5b5c590a)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751811)
		(33686018 33686018 33686018 33686274)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1570182259739 2019.10.04 12:44:19)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 5c09515f0a0a0b4b585d4e06085a095a5f5a54590a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 2643          1570182261099 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570182261100 2019.10.04 12:44:21)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code abfefcfcaffcabbcaaa8edf1aeaca9adfdadffaca9)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000000000000000000000000000001111"\))(4(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000000101"\))(5(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000110"\))(6(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000001000"\))(7(_string \"00000000000000000000000000000000000000000000000000000000000000000000101100000000"\))(8(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000001010"\))(9(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000001101"\))(10(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000001100"\))(11(_string \"00100000000000000000000000000000000000000000000001000000000000000000000000001010"\))(12(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000000111"\))(13(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(15(_string \"00000001000000000000000000000000000000000000000000000001000000000000000000000100"\))(_others(_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1570182362818 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570182362819 2019.10.04 12:46:02)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 02015504565456150605500c1259570454050205060454)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1690          1570182363161 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570182363162 2019.10.04 12:46:03)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 5a590a595d0c0e4f08544e00095d5e5c0c5d5a5f0c)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751811)
		(33686018 33686018 33686018 33686274)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1570182363171 2019.10.04 12:46:03)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 696a3969653f3e7e6d687b333d6f3c6f6a6f616c3f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 2643          1570182364552 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570182364553 2019.10.04 12:46:04)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code c8cac89d969fc8dfc9cb8e92cdcfcace9ece9ccfca)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000000000000000000000000000001111"\))(4(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000000101"\))(5(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000110"\))(6(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000001000"\))(7(_string \"00000000000000000000000000000000000000000000000000000000000000000000101100001000"\))(8(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000001010"\))(9(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000001101"\))(10(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000001100"\))(11(_string \"00100000000000000000000000000000000000000000000001000000000000000000000000001010"\))(12(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000000111"\))(13(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(15(_string \"00000001000000000000000000000000000000000000000000000001000000000000000000000100"\))(_others(_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1570182643260 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570182643261 2019.10.04 12:50:43)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 78767f79262e2c6f7c7f2a7668232d7e2e7f787f7c7e2e)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1690          1570182643557 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570182643558 2019.10.04 12:50:43)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code a0aea0f7f6f6f4b5f2aeb4faf3a7a4a6f6a7a0a5f6)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751811)
		(33686018 33686018 33686018 33686274)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1570182643567 2019.10.04 12:50:43)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code b0beb0e4b5e6e7a7b4b1a2eae4b6e5b6b3b6b8b5e6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 2741          1570182645205 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570182645206 2019.10.04 12:50:45)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 1917491e464e190e18195f431c1e1b1f4f1f4d1e1b)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000000000000000000000000000001111"\))(4(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000000101"\))(5(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000110"\))(6(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000001000"\))(7(_string \"00000000000000000000000000000000000000000000000000000000000000000000101100001000"\))(8(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000001010"\))(9(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000001101"\))(10(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000001100"\))(11(_string \"00100000000000000000000000000000000000000000000001000000000000000000000000001010"\))(12(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010000"\))(13(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(15(_string \"00000001000000000000000000000000000000000000000000000001000000000000000000000100"\))(16(_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000111"\))(_others(_others(i 2)))))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1570182807338 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570182807339 2019.10.04 12:53:27)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 75737574262321627172277b652e207323727572717323)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1690          1570182807701 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570182807702 2019.10.04 12:53:27)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code dddbdc8fdf8b89c88fd3c9878edad9db8bdaddd88b)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751811)
		(33686018 33686018 33686018 33686274)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1570182807721 2019.10.04 12:53:27)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code eceaedbfbababbfbe8edfeb6b8eab9eaefeae4e9ba)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 2643          1570182809470 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570182809471 2019.10.04 12:53:29)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code c2c493979695c2d5c3c18498c7c5c0c494c496c5c0)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000000000000000000000000000001111"\))(4(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000000101"\))(5(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000110"\))(6(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000000111"\))(7(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001000"\))(8(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000001010"\))(9(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000001101"\))(10(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000001100"\))(11(_string \"00100000000000000000000000000000000000000000000001000000000000000000000000001010"\))(12(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000010000"\))(13(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(15(_string \"00000001000000000000000000000000000000000000000000000001000000000000000000000100"\))(_others(_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1570182993257 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570182993258 2019.10.04 12:56:33)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code a8fafdfff6fefcbfacaffaa6b8f3fdaefeafa8afacaefe)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1690          1570182993546 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570182993547 2019.10.04 12:56:33)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code d0828682868684c582dec48a83d7d4d686d7d0d586)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751811)
		(33686018 33686018 33686018 33686274)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1570182993556 2019.10.04 12:56:33)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code d0828682d58687c7d4d1c28a84d685d6d3d6d8d586)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 2643          1570182994932 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570182994933 2019.10.04 12:56:34)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code 3f6e3c3a3f683f283e3c79653a383d3969396b383d)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000000000000000000000000000001111"\))(4(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000000101"\))(5(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000110"\))(6(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000001000"\))(7(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001000"\))(8(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000001010"\))(9(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000001101"\))(10(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000001100"\))(11(_string \"00100000000000000000000000000000000000000000000001000000000000000000000000001010"\))(12(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000000111"\))(13(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(15(_string \"00000001000000000000000000000000000000000000000000000001000000000000000000000100"\))(_others(_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11297         1570183095929 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570183095930 2019.10.04 12:58:15)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code b7b7e1e3e6e1e3a0b3b0e5b9a7ece2b1e1b0b7b0b3b1e1)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1690          1570183096260 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570183096261 2019.10.04 12:58:16)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 0f0f5f090f595b1a5d011b555c080b0959080f0a59)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751811)
		(33686018 33686018 33686018 33686274)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1570183096280 2019.10.04 12:58:16)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 1f1f4f184c4948081b1e0d454b194a191c19171a49)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
V 000044 55 2643          1570183098534 rtl
(_unit VHDL (rom 0 12(rtl 0 20))
	(_version vd0)
	(_time 1570183098535 2019.10.04 12:58:18)
	(_source (\./../src/f_rom.vhd\))
	(_parameters tan)
	(_code e9e6eebab6bee9fee8eaafb3eceeebefbfefbdeeeb)
	(_ent
		(_time 1568363433992)
	)
	(_object
		(_port (_int RST_ROM -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~12 0 16(_array -1 ((_to i 1 i 80)))))
		(_port (_int ROM_Dout 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 22(_array -1 ((_to i 1 i 80)))))
		(_type (_int memory 0 22(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 24(_arch((0(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000001"\))(1(_string \"10000000000000100000000000000000000000000000000000000000000000000000000000000010"\))(2(_string \"10000000000000000000010000000000000000000000000000000000000000000000000000000011"\))(3(_string \"00100001000000000000000000000000000000000000000000000000000000000000000000001111"\))(4(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000000101"\))(5(_string \"01000000000000100000000000000000000000000000000000000000000000000000000000000110"\))(6(_string \"00000000000000000000000000000000000000000000000000000000010000000000000000001000"\))(7(_string \"00000000000000000000000000000000000000000000000000000000000000000000110100001000"\))(8(_string \"00000000000000000000000000000000000000000000000000000000000000000000011000001010"\))(9(_string \"00000001000000000000000000000000000000000000000000010000000000000000000000001101"\))(10(_string \"00000000000000000000000000000000000000000000000000000000000000000001000000001100"\))(11(_string \"00100001000000000000000000000000000000000000000001000000000000000000000000001010"\))(12(_string \"00000000000000010000000100000000000000000000000000000000000000000000000000000111"\))(13(_string \"00000001000000000000000000000000000000000000000000000010000000000000000000001110"\))(14(_string \"00000000000000000000000000000000000000000000000000000000000000000010000000000000"\))(15(_string \"00000001000000000000000000000000000000000000000000000001000000000000000000000100"\))(_others(_others(i 2)))))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
V 000047 55 11297         1570183214681 struct
(_unit VHDL (top 0 14(struct 0 27))
	(_version vd0)
	(_time 1570183214682 2019.10.04 13:00:14)
	(_source (\./../src/f_top.vhd\))
	(_parameters tan)
	(_code 9596c39ac6c3c1829192c79b85cec093c39295929193c3)
	(_ent
		(_time 1568363435104)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int RST -1 0 33(_ent (_in))))
				(_port (_int ROM_Din 1 0 36(_ent (_in))))
				(_port (_int Din 2 0 37(_ent (_in))))
				(_port (_int FlagV 3 0 40(_ent (_in))))
				(_port (_int CNT_CMD -1 0 44(_ent (_out))))
				(_port (_int MUX_CMD 4 0 45(_ent (_out))))
				(_port (_int ALU_CMD 5 0 46(_ent (_out))))
				(_port (_int ROM_CMD 6 0 47(_ent (_out))))
				(_port (_int CMD 6 0 48(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 51(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 52(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 53(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 54(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 55(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 56(_ent (_out))))
				(_port (_int RST_COMP 8 0 61(_ent (_out))))
				(_port (_int Done -1 0 64(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 65(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 108(_ent (_in))))
				(_port (_int MUX_Din0 15 0 109(_ent (_in))))
				(_port (_int MUX_Din1 15 0 110(_ent (_in))))
				(_port (_int MUX_Din2 15 0 111(_ent (_in))))
				(_port (_int MUX_Din3 15 0 112(_ent (_in))))
				(_port (_int MUX_Din4 15 0 113(_ent (_in))))
				(_port (_int MUX_Din5 15 0 114(_ent (_in))))
				(_port (_int MUX_Din6 15 0 115(_ent (_in))))
				(_port (_int MUX_Din7 15 0 116(_ent (_in))))
				(_port (_int MUX_Dout 15 0 119(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 73(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 74(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 75(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 77(_ent (_out))))
				(_port (_int ALU_Dout 10 0 78(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 133(_ent (_in))))
				(_port (_int ROM_CMD 16 0 134(_ent (_in))))
				(_port (_int ROM_Dout 17 0 135(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 124(_ent (_in))))
				(_port (_int RST -1 0 125(_ent (_in))))
				(_port (_int CNT_CMD -1 0 126(_ent (_in))))
				(_port (_int CNT_Flag -1 0 127(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int RST -1 0 97(_ent (_in))))
				(_port (_int REG_Din 12 0 98(_ent (_in))))
				(_port (_int REG_CMD 13 0 99(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 101(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 102(_ent (_out))))
				(_port (_int REG_Dout 12 0 103(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 84(_ent (_in))))
				(_port (_int RST -1 0 85(_ent (_in))))
				(_port (_int Xin 11 0 86(_ent (_in))))
				(_port (_int FLG_Dout 11 0 88(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 184(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 228(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 241(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 250(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 256(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 263(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 276(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 287(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 298(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 309(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 320(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 331(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 15(_ent(_in))))
		(_port (_int RST -1 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 17(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 19(_ent(_out))))
		(_port (_int S_Done -1 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~13 0 36(_array -1 ((_to i 1 i 80)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 40(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 61(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 73(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 74(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 86(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 98(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 99(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 108(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 109(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 134(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1318 0 135(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sCNT_CMD -1 0 151(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 152(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 152(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 153(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 153(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 154(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 154(_arch(_uni))))
		(_sig (_int sCMD 20 0 155(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 156(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 156(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 156(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 156(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 156(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 158(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 158(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 158(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 159(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 159(_arch(_uni))))
		(_sig (_int sData 19 0 163(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 164(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 165(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 166(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 167(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 168(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 169(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 170(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 171(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~80}~1330 0 172(_array -1 ((_to i 1 i 80)))))
		(_sig (_int sROM_Dout 23 0 172(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 175(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 176(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 176(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 177(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 177(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 178(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
V 000056 55 1731          1570183215227 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1570183215228 2019.10.04 13:00:15)
	(_source (\./../src/stimulai-top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code b8bbe8ece6eeecadeab6ace2ebbfbcbeeebfb8bdee)
	(_ent
		(_time 1568363434207)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 52(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 61(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027 50529027 50529027 33751811)
		(50529027 50529027 50529027 33751555)
		(33686018 33686018 33686018 50528770)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 76 (top_tb))
	(_version vd0)
	(_time 1570183215249 2019.10.04 13:00:15)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code d8db888ad58e8fcfdcd9ca828cde8ddedbded0dd8e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
