
ATMega16.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000f22  00000000  00000000  000000b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000006  00800060  00000f22  00000fd6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000148  00800066  00800066  00000fdc  2**0
                  ALLOC
  3 .eeprom       0000000c  00810000  00810000  00000fdc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  4 .comment      00000030  00000000  00000000  00000fe8  2**0
                  CONTENTS, READONLY
  5 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00001018  2**2
                  CONTENTS, READONLY
  6 .debug_aranges 000002e8  00000000  00000000  00001058  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00006ea2  00000000  00000000  00001340  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000010db  00000000  00000000  000081e2  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00002e59  00000000  00000000  000092bd  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000778  00000000  00000000  0000c118  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00009ae4  00000000  00000000  0000c890  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00001faa  00000000  00000000  00016374  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000298  00000000  00000000  0001831e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macro  00003542  00000000  00000000  000185b6  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	ad c0       	rjmp	.+346    	; 0x15c <__ctors_end>
   2:	00 00       	nop
   4:	c6 c0       	rjmp	.+396    	; 0x192 <__bad_interrupt>
   6:	00 00       	nop
   8:	9c c1       	rjmp	.+824    	; 0x342 <__vector_2>
   a:	00 00       	nop
   c:	c2 c0       	rjmp	.+388    	; 0x192 <__bad_interrupt>
   e:	00 00       	nop
  10:	c0 c0       	rjmp	.+384    	; 0x192 <__bad_interrupt>
  12:	00 00       	nop
  14:	23 c4       	rjmp	.+2118   	; 0x85c <__vector_5>
  16:	00 00       	nop
  18:	4b c4       	rjmp	.+2198   	; 0x8b0 <__vector_6>
  1a:	00 00       	nop
  1c:	ba c0       	rjmp	.+372    	; 0x192 <__bad_interrupt>
  1e:	00 00       	nop
  20:	b8 c0       	rjmp	.+368    	; 0x192 <__bad_interrupt>
  22:	00 00       	nop
  24:	32 c6       	rjmp	.+3172   	; 0xc8a <__vector_9>
  26:	00 00       	nop
  28:	b4 c0       	rjmp	.+360    	; 0x192 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	b2 c0       	rjmp	.+356    	; 0x192 <__bad_interrupt>
  2e:	00 00       	nop
  30:	b0 c0       	rjmp	.+352    	; 0x192 <__bad_interrupt>
  32:	00 00       	nop
  34:	ae c0       	rjmp	.+348    	; 0x192 <__bad_interrupt>
  36:	00 00       	nop
  38:	ac c0       	rjmp	.+344    	; 0x192 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	aa c0       	rjmp	.+340    	; 0x192 <__bad_interrupt>
  3e:	00 00       	nop
  40:	a8 c0       	rjmp	.+336    	; 0x192 <__bad_interrupt>
  42:	00 00       	nop
  44:	a6 c0       	rjmp	.+332    	; 0x192 <__bad_interrupt>
  46:	00 00       	nop
  48:	a4 c0       	rjmp	.+328    	; 0x192 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	a2 c0       	rjmp	.+324    	; 0x192 <__bad_interrupt>
  4e:	00 00       	nop
  50:	a0 c0       	rjmp	.+320    	; 0x192 <__bad_interrupt>
  52:	00 00       	nop
  54:	d8 01       	movw	r26, r16
  56:	de 01       	movw	r26, r28
  58:	03 02       	muls	r16, r19
  5a:	03 02       	muls	r16, r19
  5c:	03 02       	muls	r16, r19
  5e:	03 02       	muls	r16, r19
  60:	03 02       	muls	r16, r19
  62:	03 02       	muls	r16, r19
  64:	03 02       	muls	r16, r19
  66:	03 02       	muls	r16, r19
  68:	f7 01       	movw	r30, r14
  6a:	f7 01       	movw	r30, r14
  6c:	03 02       	muls	r16, r19
  6e:	03 02       	muls	r16, r19
  70:	03 02       	muls	r16, r19
  72:	03 02       	muls	r16, r19
  74:	03 02       	muls	r16, r19
  76:	03 02       	muls	r16, r19
  78:	03 02       	muls	r16, r19
  7a:	03 02       	muls	r16, r19
  7c:	f7 01       	movw	r30, r14
  7e:	03 02       	muls	r16, r19
  80:	f7 01       	movw	r30, r14
  82:	03 02       	muls	r16, r19
  84:	f7 01       	movw	r30, r14
  86:	03 02       	muls	r16, r19
  88:	03 02       	muls	r16, r19
  8a:	03 02       	muls	r16, r19
  8c:	03 02       	muls	r16, r19
  8e:	03 02       	muls	r16, r19
  90:	d8 01       	movw	r26, r16
  92:	03 02       	muls	r16, r19
  94:	d8 01       	movw	r26, r16
  96:	03 02       	muls	r16, r19
  98:	03 02       	muls	r16, r19
  9a:	03 02       	muls	r16, r19
  9c:	03 02       	muls	r16, r19
  9e:	03 02       	muls	r16, r19
  a0:	03 02       	muls	r16, r19
  a2:	03 02       	muls	r16, r19
  a4:	03 02       	muls	r16, r19
  a6:	03 02       	muls	r16, r19
  a8:	03 02       	muls	r16, r19
  aa:	03 02       	muls	r16, r19
  ac:	03 02       	muls	r16, r19
  ae:	03 02       	muls	r16, r19
  b0:	03 02       	muls	r16, r19
  b2:	03 02       	muls	r16, r19
  b4:	03 02       	muls	r16, r19
  b6:	03 02       	muls	r16, r19
  b8:	03 02       	muls	r16, r19
  ba:	03 02       	muls	r16, r19
  bc:	03 02       	muls	r16, r19
  be:	03 02       	muls	r16, r19
  c0:	03 02       	muls	r16, r19
  c2:	03 02       	muls	r16, r19
  c4:	03 02       	muls	r16, r19
  c6:	03 02       	muls	r16, r19
  c8:	03 02       	muls	r16, r19
  ca:	03 02       	muls	r16, r19
  cc:	03 02       	muls	r16, r19
  ce:	03 02       	muls	r16, r19
  d0:	03 02       	muls	r16, r19
  d2:	03 02       	muls	r16, r19
  d4:	03 02       	muls	r16, r19
  d6:	03 02       	muls	r16, r19
  d8:	03 02       	muls	r16, r19
  da:	03 02       	muls	r16, r19
  dc:	03 02       	muls	r16, r19
  de:	03 02       	muls	r16, r19
  e0:	03 02       	muls	r16, r19
  e2:	03 02       	muls	r16, r19
  e4:	03 02       	muls	r16, r19
  e6:	03 02       	muls	r16, r19
  e8:	03 02       	muls	r16, r19
  ea:	03 02       	muls	r16, r19
  ec:	03 02       	muls	r16, r19
  ee:	03 02       	muls	r16, r19
  f0:	03 02       	muls	r16, r19
  f2:	03 02       	muls	r16, r19
  f4:	03 02       	muls	r16, r19
  f6:	03 02       	muls	r16, r19
  f8:	03 02       	muls	r16, r19
  fa:	03 02       	muls	r16, r19
  fc:	03 02       	muls	r16, r19
  fe:	03 02       	muls	r16, r19
 100:	03 02       	muls	r16, r19
 102:	03 02       	muls	r16, r19
 104:	03 02       	muls	r16, r19
 106:	03 02       	muls	r16, r19
 108:	03 02       	muls	r16, r19
 10a:	03 02       	muls	r16, r19
 10c:	03 02       	muls	r16, r19
 10e:	03 02       	muls	r16, r19
 110:	03 02       	muls	r16, r19
 112:	03 02       	muls	r16, r19
 114:	03 02       	muls	r16, r19
 116:	03 02       	muls	r16, r19
 118:	03 02       	muls	r16, r19
 11a:	03 02       	muls	r16, r19
 11c:	fb 01       	movw	r30, r22
 11e:	ff 01       	movw	r30, r30
 120:	24 02       	muls	r18, r20
 122:	76 02       	muls	r23, r22
 124:	76 02       	muls	r23, r22
 126:	76 02       	muls	r23, r22
 128:	76 02       	muls	r23, r22
 12a:	76 02       	muls	r23, r22
 12c:	76 02       	muls	r23, r22
 12e:	76 02       	muls	r23, r22
 130:	76 02       	muls	r23, r22
 132:	32 02       	muls	r19, r18
 134:	32 02       	muls	r19, r18
 136:	76 02       	muls	r23, r22
 138:	76 02       	muls	r23, r22
 13a:	76 02       	muls	r23, r22
 13c:	76 02       	muls	r23, r22
 13e:	76 02       	muls	r23, r22
 140:	76 02       	muls	r23, r22
 142:	76 02       	muls	r23, r22
 144:	76 02       	muls	r23, r22
 146:	32 02       	muls	r19, r18
 148:	76 02       	muls	r23, r22
 14a:	32 02       	muls	r19, r18
 14c:	76 02       	muls	r23, r22
 14e:	32 02       	muls	r19, r18
 150:	76 02       	muls	r23, r22
 152:	76 02       	muls	r23, r22
 154:	76 02       	muls	r23, r22
 156:	76 02       	muls	r23, r22
 158:	76 02       	muls	r23, r22
 15a:	4b 02       	muls	r20, r27

0000015c <__ctors_end>:
 15c:	11 24       	eor	r1, r1
 15e:	1f be       	out	0x3f, r1	; 63
 160:	cf e5       	ldi	r28, 0x5F	; 95
 162:	d4 e0       	ldi	r29, 0x04	; 4
 164:	de bf       	out	0x3e, r29	; 62
 166:	cd bf       	out	0x3d, r28	; 61

00000168 <__do_copy_data>:
 168:	10 e0       	ldi	r17, 0x00	; 0
 16a:	a0 e6       	ldi	r26, 0x60	; 96
 16c:	b0 e0       	ldi	r27, 0x00	; 0
 16e:	e2 e2       	ldi	r30, 0x22	; 34
 170:	ff e0       	ldi	r31, 0x0F	; 15
 172:	02 c0       	rjmp	.+4      	; 0x178 <__do_copy_data+0x10>
 174:	05 90       	lpm	r0, Z+
 176:	0d 92       	st	X+, r0
 178:	a6 36       	cpi	r26, 0x66	; 102
 17a:	b1 07       	cpc	r27, r17
 17c:	d9 f7       	brne	.-10     	; 0x174 <__do_copy_data+0xc>

0000017e <__do_clear_bss>:
 17e:	21 e0       	ldi	r18, 0x01	; 1
 180:	a6 e6       	ldi	r26, 0x66	; 102
 182:	b0 e0       	ldi	r27, 0x00	; 0
 184:	01 c0       	rjmp	.+2      	; 0x188 <.do_clear_bss_start>

00000186 <.do_clear_bss_loop>:
 186:	1d 92       	st	X+, r1

00000188 <.do_clear_bss_start>:
 188:	ae 3a       	cpi	r26, 0xAE	; 174
 18a:	b2 07       	cpc	r27, r18
 18c:	e1 f7       	brne	.-8      	; 0x186 <.do_clear_bss_loop>
 18e:	38 d2       	rcall	.+1136   	; 0x600 <main>
 190:	c6 c6       	rjmp	.+3468   	; 0xf1e <_exit>

00000192 <__bad_interrupt>:
 192:	36 cf       	rjmp	.-404    	; 0x0 <__vectors>

00000194 <IncrementTimerAction>:
 * Send ADC raw value according to FRED.
 * @param raw the unfiltered value (0..1023)
 */
void sendLocoNetFredAdc( uint16_t raw )
{
  sendLocoNet4BytePacket( OPC_FRED_ADC, 0x7f & raw, 0x7f & raw>>7 );
 194:	83 9b       	sbis	0x10, 3	; 16
 196:	04 c0       	rjmp	.+8      	; 0x1a0 <IncrementTimerAction+0xc>
 198:	85 b7       	in	r24, 0x35	; 53
 19a:	8b 7f       	andi	r24, 0xFB	; 251
 19c:	85 bf       	out	0x35, r24	; 53
 19e:	03 c0       	rjmp	.+6      	; 0x1a6 <IncrementTimerAction+0x12>
 1a0:	85 b7       	in	r24, 0x35	; 53
 1a2:	84 60       	ori	r24, 0x04	; 4
 1a4:	85 bf       	out	0x35, r24	; 53
 1a6:	8a b7       	in	r24, 0x3a	; 58
 1a8:	80 68       	ori	r24, 0x80	; 128
 1aa:	8a bf       	out	0x3a, r24	; 58
 1ac:	8b b7       	in	r24, 0x3b	; 59
 1ae:	80 68       	ori	r24, 0x80	; 128
 1b0:	8b bf       	out	0x3b, r24	; 59
 1b2:	80 e0       	ldi	r24, 0x00	; 0
 1b4:	08 95       	ret

000001b6 <ReleaseStopTimerAction>:
 1b6:	10 92 66 00 	sts	0x0066, r1	; 0x800066 <__data_end>
 1ba:	80 e0       	ldi	r24, 0x00	; 0
 1bc:	08 95       	ret

000001be <KeyTimerAction>:
 1be:	86 b3       	in	r24, 0x16	; 22
 1c0:	8f 73       	andi	r24, 0x3F	; 63
 1c2:	90 91 62 00 	lds	r25, 0x0062	; 0x800062 <bLastKey.2343>
 1c6:	89 17       	cp	r24, r25
 1c8:	99 f0       	breq	.+38     	; 0x1f0 <KeyTimerAction+0x32>
 1ca:	90 91 6b 00 	lds	r25, 0x006B	; 0x80006b <bEvent>
 1ce:	91 60       	ori	r25, 0x01	; 1
 1d0:	90 93 6b 00 	sts	0x006B, r25	; 0x80006b <bEvent>
 1d4:	80 93 62 00 	sts	0x0062, r24	; 0x800062 <bLastKey.2343>
 1d8:	90 91 67 00 	lds	r25, 0x0067	; 0x800067 <bCurrentKey>
 1dc:	90 7c       	andi	r25, 0xC0	; 192
 1de:	90 93 67 00 	sts	0x0067, r25	; 0x800067 <bCurrentKey>
 1e2:	90 91 67 00 	lds	r25, 0x0067	; 0x800067 <bCurrentKey>
 1e6:	80 95       	com	r24
 1e8:	8f 73       	andi	r24, 0x3F	; 63
 1ea:	89 2b       	or	r24, r25
 1ec:	80 93 67 00 	sts	0x0067, r24	; 0x800067 <bCurrentKey>
 1f0:	80 b3       	in	r24, 0x10	; 16
 1f2:	80 72       	andi	r24, 0x20	; 32
 1f4:	90 91 61 00 	lds	r25, 0x0061	; 0x800061 <bLastEncSwitch.2341>
 1f8:	89 17       	cp	r24, r25
 1fa:	a1 f0       	breq	.+40     	; 0x224 <KeyTimerAction+0x66>
 1fc:	90 91 6b 00 	lds	r25, 0x006B	; 0x80006b <bEvent>
 200:	91 60       	ori	r25, 0x01	; 1
 202:	90 93 6b 00 	sts	0x006B, r25	; 0x80006b <bEvent>
 206:	80 93 61 00 	sts	0x0061, r24	; 0x800061 <bLastEncSwitch.2341>
 20a:	88 23       	and	r24, r24
 20c:	31 f0       	breq	.+12     	; 0x21a <KeyTimerAction+0x5c>
 20e:	80 91 67 00 	lds	r24, 0x0067	; 0x800067 <bCurrentKey>
 212:	8f 7b       	andi	r24, 0xBF	; 191
 214:	80 93 67 00 	sts	0x0067, r24	; 0x800067 <bCurrentKey>
 218:	05 c0       	rjmp	.+10     	; 0x224 <KeyTimerAction+0x66>
 21a:	80 91 67 00 	lds	r24, 0x0067	; 0x800067 <bCurrentKey>
 21e:	80 64       	ori	r24, 0x40	; 64
 220:	80 93 67 00 	sts	0x0067, r24	; 0x800067 <bCurrentKey>
 224:	80 91 6c 00 	lds	r24, 0x006C	; 0x80006c <bFrediVersion>
 228:	9e ef       	ldi	r25, 0xFE	; 254
 22a:	98 0f       	add	r25, r24
 22c:	92 30       	cpi	r25, 0x02	; 2
 22e:	d0 f4       	brcc	.+52     	; 0x264 <KeyTimerAction+0xa6>
 230:	93 b3       	in	r25, 0x13	; 19
 232:	92 70       	andi	r25, 0x02	; 2
 234:	20 91 60 00 	lds	r18, 0x0060	; 0x800060 <__data_start>
 238:	92 17       	cp	r25, r18
 23a:	a1 f0       	breq	.+40     	; 0x264 <KeyTimerAction+0xa6>
 23c:	20 91 6b 00 	lds	r18, 0x006B	; 0x80006b <bEvent>
 240:	21 60       	ori	r18, 0x01	; 1
 242:	20 93 6b 00 	sts	0x006B, r18	; 0x80006b <bEvent>
 246:	90 93 60 00 	sts	0x0060, r25	; 0x800060 <__data_start>
 24a:	99 23       	and	r25, r25
 24c:	31 f0       	breq	.+12     	; 0x25a <KeyTimerAction+0x9c>
 24e:	90 91 67 00 	lds	r25, 0x0067	; 0x800067 <bCurrentKey>
 252:	9f 77       	andi	r25, 0x7F	; 127
 254:	90 93 67 00 	sts	0x0067, r25	; 0x800067 <bCurrentKey>
 258:	05 c0       	rjmp	.+10     	; 0x264 <KeyTimerAction+0xa6>
 25a:	90 91 67 00 	lds	r25, 0x0067	; 0x800067 <bCurrentKey>
 25e:	90 68       	ori	r25, 0x80	; 128
 260:	90 93 67 00 	sts	0x0067, r25	; 0x800067 <bCurrentKey>
 264:	83 30       	cpi	r24, 0x03	; 3
 266:	09 f4       	brne	.+2      	; 0x26a <KeyTimerAction+0xac>
 268:	b0 d2       	rcall	.+1376   	; 0x7ca <potAdcTimerAction>
 26a:	8a e0       	ldi	r24, 0x0A	; 10
 26c:	08 95       	ret

0000026e <setLEDasOutput>:
 26e:	d0 9a       	sbi	0x1a, 0	; 26
 270:	d1 9a       	sbi	0x1a, 1	; 26
 272:	a3 9a       	sbi	0x14, 3	; 20
 274:	a4 9a       	sbi	0x14, 4	; 20
 276:	08 95       	ret

00000278 <enableLED1>:
 278:	d8 9a       	sbi	0x1b, 0	; 27
 27a:	08 95       	ret

0000027c <disableLED1>:
 27c:	d8 98       	cbi	0x1b, 0	; 27
 27e:	08 95       	ret

00000280 <disableLED4>:
 280:	ac 98       	cbi	0x15, 4	; 21
 282:	08 95       	ret

00000284 <initKeys>:
 284:	0f 93       	push	r16
 286:	80 91 6c 00 	lds	r24, 0x006C	; 0x80006c <bFrediVersion>
 28a:	83 30       	cpi	r24, 0x03	; 3
 28c:	11 f4       	brne	.+4      	; 0x292 <initKeys+0xe>
 28e:	92 d2       	rcall	.+1316   	; 0x7b4 <potAdcInit>
 290:	2d c0       	rjmp	.+90     	; 0x2ec <initKeys+0x68>
 292:	8e d2       	rcall	.+1308   	; 0x7b0 <potAdcPowerOff>
 294:	10 92 66 00 	sts	0x0066, r1	; 0x800066 <__data_end>
 298:	00 e0       	ldi	r16, 0x00	; 0
 29a:	20 e0       	ldi	r18, 0x00	; 0
 29c:	30 e0       	ldi	r19, 0x00	; 0
 29e:	4b ed       	ldi	r20, 0xDB	; 219
 2a0:	50 e0       	ldi	r21, 0x00	; 0
 2a2:	60 e0       	ldi	r22, 0x00	; 0
 2a4:	8b e2       	ldi	r24, 0x2B	; 43
 2a6:	91 e0       	ldi	r25, 0x01	; 1
 2a8:	30 d5       	rcall	.+2656   	; 0xd0a <addTimerAction>
 2aa:	81 b3       	in	r24, 0x11	; 17
 2ac:	83 7f       	andi	r24, 0xF3	; 243
 2ae:	81 bb       	out	0x11, r24	; 17
 2b0:	82 b3       	in	r24, 0x12	; 18
 2b2:	8c 60       	ori	r24, 0x0C	; 12
 2b4:	82 bb       	out	0x12, r24	; 18
 2b6:	01 e0       	ldi	r16, 0x01	; 1
 2b8:	20 e0       	ldi	r18, 0x00	; 0
 2ba:	30 e0       	ldi	r19, 0x00	; 0
 2bc:	4a ec       	ldi	r20, 0xCA	; 202
 2be:	50 e0       	ldi	r21, 0x00	; 0
 2c0:	60 e0       	ldi	r22, 0x00	; 0
 2c2:	87 e8       	ldi	r24, 0x87	; 135
 2c4:	90 e0       	ldi	r25, 0x00	; 0
 2c6:	21 d5       	rcall	.+2626   	; 0xd0a <addTimerAction>
 2c8:	85 b7       	in	r24, 0x35	; 53
 2ca:	88 60       	ori	r24, 0x08	; 8
 2cc:	85 bf       	out	0x35, r24	; 53
 2ce:	83 9b       	sbis	0x10, 3	; 16
 2d0:	04 c0       	rjmp	.+8      	; 0x2da <initKeys+0x56>
 2d2:	85 b7       	in	r24, 0x35	; 53
 2d4:	8b 7f       	andi	r24, 0xFB	; 251
 2d6:	85 bf       	out	0x35, r24	; 53
 2d8:	03 c0       	rjmp	.+6      	; 0x2e0 <initKeys+0x5c>
 2da:	85 b7       	in	r24, 0x35	; 53
 2dc:	84 60       	ori	r24, 0x04	; 4
 2de:	85 bf       	out	0x35, r24	; 53
 2e0:	8a b7       	in	r24, 0x3a	; 58
 2e2:	80 68       	ori	r24, 0x80	; 128
 2e4:	8a bf       	out	0x3a, r24	; 58
 2e6:	8b b7       	in	r24, 0x3b	; 59
 2e8:	80 68       	ori	r24, 0x80	; 128
 2ea:	8b bf       	out	0x3b, r24	; 59
 2ec:	8d 98       	cbi	0x11, 5	; 17
 2ee:	95 9a       	sbi	0x12, 5	; 18
 2f0:	8d 98       	cbi	0x11, 5	; 17
 2f2:	95 9a       	sbi	0x12, 5	; 18
 2f4:	a7 98       	cbi	0x14, 7	; 20
 2f6:	b8 98       	cbi	0x17, 0	; 23
 2f8:	bc 98       	cbi	0x17, 4	; 23
 2fa:	d2 98       	cbi	0x1a, 2	; 26
 2fc:	8b 98       	cbi	0x11, 3	; 17
 2fe:	8d 98       	cbi	0x11, 5	; 17
 300:	8e 98       	cbi	0x11, 6	; 17
 302:	88 b3       	in	r24, 0x18	; 24
 304:	8f 63       	ori	r24, 0x3F	; 63
 306:	88 bb       	out	0x18, r24	; 24
 308:	80 91 6c 00 	lds	r24, 0x006C	; 0x80006c <bFrediVersion>
 30c:	82 50       	subi	r24, 0x02	; 2
 30e:	82 30       	cpi	r24, 0x02	; 2
 310:	28 f4       	brcc	.+10     	; 0x31c <initKeys+0x98>
 312:	a0 98       	cbi	0x14, 0	; 20
 314:	d3 98       	cbi	0x1a, 3	; 26
 316:	a2 98       	cbi	0x14, 2	; 20
 318:	a1 98       	cbi	0x14, 1	; 20
 31a:	a9 9a       	sbi	0x15, 1	; 21
 31c:	01 e0       	ldi	r16, 0x01	; 1
 31e:	20 e0       	ldi	r18, 0x00	; 0
 320:	30 e0       	ldi	r19, 0x00	; 0
 322:	4f ed       	ldi	r20, 0xDF	; 223
 324:	50 e0       	ldi	r21, 0x00	; 0
 326:	6a e0       	ldi	r22, 0x0A	; 10
 328:	86 e9       	ldi	r24, 0x96	; 150
 32a:	90 e0       	ldi	r25, 0x00	; 0
 32c:	ee d4       	rcall	.+2524   	; 0xd0a <addTimerAction>
 32e:	d0 9a       	sbi	0x1a, 0	; 26
 330:	d8 98       	cbi	0x1b, 0	; 27
 332:	d1 9a       	sbi	0x1a, 1	; 26
 334:	d9 98       	cbi	0x1b, 1	; 27
 336:	a3 9a       	sbi	0x14, 3	; 20
 338:	ab 98       	cbi	0x15, 3	; 21
 33a:	a4 9a       	sbi	0x14, 4	; 20
 33c:	ac 98       	cbi	0x15, 4	; 21
 33e:	0f 91       	pop	r16
 340:	08 95       	ret

00000342 <__vector_2>:
 342:	1f 92       	push	r1
 344:	0f 92       	push	r0
 346:	0f b6       	in	r0, 0x3f	; 63
 348:	0f 92       	push	r0
 34a:	11 24       	eor	r1, r1
 34c:	8f 93       	push	r24
 34e:	8b b7       	in	r24, 0x3b	; 59
 350:	8f 77       	andi	r24, 0x7F	; 127
 352:	8b bf       	out	0x3b, r24	; 59
 354:	05 b6       	in	r0, 0x35	; 53
 356:	02 fe       	sbrs	r0, 2
 358:	0e c0       	rjmp	.+28     	; 0x376 <__vector_2+0x34>
 35a:	82 9b       	sbis	0x10, 2	; 16
 35c:	06 c0       	rjmp	.+12     	; 0x36a <__vector_2+0x28>
 35e:	80 91 68 00 	lds	r24, 0x0068	; 0x800068 <sEncDir>
 362:	81 50       	subi	r24, 0x01	; 1
 364:	80 93 68 00 	sts	0x0068, r24	; 0x800068 <sEncDir>
 368:	13 c0       	rjmp	.+38     	; 0x390 <__vector_2+0x4e>
 36a:	80 91 68 00 	lds	r24, 0x0068	; 0x800068 <sEncDir>
 36e:	8f 5f       	subi	r24, 0xFF	; 255
 370:	80 93 68 00 	sts	0x0068, r24	; 0x800068 <sEncDir>
 374:	0d c0       	rjmp	.+26     	; 0x390 <__vector_2+0x4e>
 376:	82 9b       	sbis	0x10, 2	; 16
 378:	06 c0       	rjmp	.+12     	; 0x386 <__vector_2+0x44>
 37a:	80 91 68 00 	lds	r24, 0x0068	; 0x800068 <sEncDir>
 37e:	8f 5f       	subi	r24, 0xFF	; 255
 380:	80 93 68 00 	sts	0x0068, r24	; 0x800068 <sEncDir>
 384:	05 c0       	rjmp	.+10     	; 0x390 <__vector_2+0x4e>
 386:	80 91 68 00 	lds	r24, 0x0068	; 0x800068 <sEncDir>
 38a:	81 50       	subi	r24, 0x01	; 1
 38c:	80 93 68 00 	sts	0x0068, r24	; 0x800068 <sEncDir>
 390:	8f 91       	pop	r24
 392:	0f 90       	pop	r0
 394:	0f be       	out	0x3f, r0	; 63
 396:	0f 90       	pop	r0
 398:	1f 90       	pop	r1
 39a:	18 95       	reti

0000039c <vSetState>:
 39c:	80 93 65 00 	sts	0x0065, r24	; 0x800065 <bThrState>
 3a0:	90 e0       	ldi	r25, 0x00	; 0
 3a2:	86 36       	cpi	r24, 0x66	; 102
 3a4:	91 05       	cpc	r25, r1
 3a6:	78 f5       	brcc	.+94     	; 0x406 <__LOCK_REGION_LENGTH__+0x6>
 3a8:	fc 01       	movw	r30, r24
 3aa:	e6 5d       	subi	r30, 0xD6	; 214
 3ac:	ff 4f       	sbci	r31, 0xFF	; 255
 3ae:	9c c5       	rjmp	.+2872   	; 0xee8 <__tablejump2__>
 3b0:	aa 98       	cbi	0x15, 2	; 21
 3b2:	ab 98       	cbi	0x15, 3	; 21
 3b4:	ac 9a       	sbi	0x15, 4	; 21
 3b6:	10 92 64 00 	sts	0x0064, r1	; 0x800064 <bLEDReload>
 3ba:	28 c0       	rjmp	.+80     	; 0x40c <__LOCK_REGION_LENGTH__+0xc>
 3bc:	fb 01       	movw	r30, r22
 3be:	86 81       	ldd	r24, Z+6	; 0x06
 3c0:	85 ff       	sbrs	r24, 5
 3c2:	03 c0       	rjmp	.+6      	; 0x3ca <vSetState+0x2e>
 3c4:	aa 98       	cbi	0x15, 2	; 21
 3c6:	ab 9a       	sbi	0x15, 3	; 21
 3c8:	02 c0       	rjmp	.+4      	; 0x3ce <vSetState+0x32>
 3ca:	ab 98       	cbi	0x15, 3	; 21
 3cc:	aa 9a       	sbi	0x15, 2	; 21
 3ce:	ac 98       	cbi	0x15, 4	; 21
 3d0:	80 91 6c 00 	lds	r24, 0x006C	; 0x80006c <bFrediVersion>
 3d4:	83 30       	cpi	r24, 0x03	; 3
 3d6:	41 f4       	brne	.+16     	; 0x3e8 <vSetState+0x4c>
 3d8:	80 91 63 00 	lds	r24, 0x0063	; 0x800063 <fSetSpeed>
 3dc:	81 11       	cpse	r24, r1
 3de:	04 c0       	rjmp	.+8      	; 0x3e8 <vSetState+0x4c>
 3e0:	81 e0       	ldi	r24, 0x01	; 1
 3e2:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <bLEDReload>
 3e6:	12 c0       	rjmp	.+36     	; 0x40c <__LOCK_REGION_LENGTH__+0xc>
 3e8:	10 92 64 00 	sts	0x0064, r1	; 0x800064 <bLEDReload>
 3ec:	0f c0       	rjmp	.+30     	; 0x40c <__LOCK_REGION_LENGTH__+0xc>
 3ee:	81 e0       	ldi	r24, 0x01	; 1
 3f0:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <bLEDReload>
 3f4:	0b c0       	rjmp	.+22     	; 0x40c <__LOCK_REGION_LENGTH__+0xc>
 3f6:	84 e0       	ldi	r24, 0x04	; 4
 3f8:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <bLEDReload>
 3fc:	07 c0       	rjmp	.+14     	; 0x40c <__LOCK_REGION_LENGTH__+0xc>
 3fe:	81 e0       	ldi	r24, 0x01	; 1
 400:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <bLEDReload>
 404:	03 c0       	rjmp	.+6      	; 0x40c <__LOCK_REGION_LENGTH__+0xc>
 406:	8a e0       	ldi	r24, 0x0A	; 10
 408:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <bLEDReload>
 40c:	60 91 64 00 	lds	r22, 0x0064	; 0x800064 <bLEDReload>
 410:	8e e8       	ldi	r24, 0x8E	; 142
 412:	90 e0       	ldi	r25, 0x00	; 0
 414:	9d c4       	rjmp	.+2362   	; 0xd50 <resetTimerAction>
 416:	08 95       	ret

00000418 <MessageTimerAction>:
 418:	1f 93       	push	r17
 41a:	cf 93       	push	r28
 41c:	df 93       	push	r29
 41e:	cd b7       	in	r28, 0x3d	; 61
 420:	de b7       	in	r29, 0x3e	; 62
 422:	66 97       	sbiw	r28, 0x16	; 22
 424:	0f b6       	in	r0, 0x3f	; 63
 426:	f8 94       	cli
 428:	de bf       	out	0x3e, r29	; 62
 42a:	0f be       	out	0x3f, r0	; 63
 42c:	cd bf       	out	0x3d, r28	; 61
 42e:	e0 91 65 00 	lds	r30, 0x0065	; 0x800065 <bThrState>
 432:	8e 2f       	mov	r24, r30
 434:	90 e0       	ldi	r25, 0x00	; 0
 436:	fc 01       	movw	r30, r24
 438:	31 97       	sbiw	r30, 0x01	; 1
 43a:	ee 31       	cpi	r30, 0x1E	; 30
 43c:	f1 05       	cpc	r31, r1
 43e:	08 f0       	brcs	.+2      	; 0x442 <MessageTimerAction+0x2a>
 440:	55 c0       	rjmp	.+170    	; 0x4ec <__stack+0x8d>
 442:	e0 57       	subi	r30, 0x70	; 112
 444:	ff 4f       	sbci	r31, 0xFF	; 255
 446:	50 c5       	rjmp	.+2720   	; 0xee8 <__tablejump2__>
 448:	e0 91 69 00 	lds	r30, 0x0069	; 0x800069 <slotnumber>
 44c:	86 e1       	ldi	r24, 0x16	; 22
 44e:	e8 02       	muls	r30, r24
 450:	f0 01       	movw	r30, r0
 452:	11 24       	eor	r1, r1
 454:	e8 5b       	subi	r30, 0xB8	; 184
 456:	fe 4f       	sbci	r31, 0xFE	; 254
 458:	45 81       	ldd	r20, Z+5	; 0x05
 45a:	62 81       	ldd	r22, Z+2	; 0x02
 45c:	80 ea       	ldi	r24, 0xA0	; 160
 45e:	2b d5       	rcall	.+2646   	; 0xeb6 <sendLocoNet4BytePacket>
 460:	8a ef       	ldi	r24, 0xFA	; 250
 462:	47 c0       	rjmp	.+142    	; 0x4f2 <__stack+0x93>
 464:	60 91 69 00 	lds	r22, 0x0069	; 0x800069 <slotnumber>
 468:	16 e1       	ldi	r17, 0x16	; 22
 46a:	61 03       	mulsu	r22, r17
 46c:	b0 01       	movw	r22, r0
 46e:	11 24       	eor	r1, r1
 470:	68 5b       	subi	r22, 0xB8	; 184
 472:	7e 4f       	sbci	r23, 0xFE	; 254
 474:	84 e1       	ldi	r24, 0x14	; 20
 476:	92 df       	rcall	.-220    	; 0x39c <vSetState>
 478:	20 91 69 00 	lds	r18, 0x0069	; 0x800069 <slotnumber>
 47c:	21 03       	mulsu	r18, r17
 47e:	f0 01       	movw	r30, r0
 480:	11 24       	eor	r1, r1
 482:	e8 5b       	subi	r30, 0xB8	; 184
 484:	fe 4f       	sbci	r31, 0xFE	; 254
 486:	44 81       	ldd	r20, Z+4	; 0x04
 488:	61 85       	ldd	r22, Z+9	; 0x09
 48a:	8f eb       	ldi	r24, 0xBF	; 191
 48c:	14 d5       	rcall	.+2600   	; 0xeb6 <sendLocoNet4BytePacket>
 48e:	83 30       	cpi	r24, 0x03	; 3
 490:	79 f5       	brne	.+94     	; 0x4f0 <__stack+0x91>
 492:	84 e1       	ldi	r24, 0x14	; 20
 494:	2e c0       	rjmp	.+92     	; 0x4f2 <__stack+0x93>
 496:	8f ee       	ldi	r24, 0xEF	; 239
 498:	89 83       	std	Y+1, r24	; 0x01
 49a:	8e e0       	ldi	r24, 0x0E	; 14
 49c:	8a 83       	std	Y+2, r24	; 0x02
 49e:	e0 91 69 00 	lds	r30, 0x0069	; 0x800069 <slotnumber>
 4a2:	86 e1       	ldi	r24, 0x16	; 22
 4a4:	e8 02       	muls	r30, r24
 4a6:	f0 01       	movw	r30, r0
 4a8:	11 24       	eor	r1, r1
 4aa:	e8 5b       	subi	r30, 0xB8	; 184
 4ac:	fe 4f       	sbci	r31, 0xFE	; 254
 4ae:	82 81       	ldd	r24, Z+2	; 0x02
 4b0:	8b 83       	std	Y+3, r24	; 0x03
 4b2:	83 81       	ldd	r24, Z+3	; 0x03
 4b4:	8c 83       	std	Y+4, r24	; 0x04
 4b6:	84 81       	ldd	r24, Z+4	; 0x04
 4b8:	8d 83       	std	Y+5, r24	; 0x05
 4ba:	85 81       	ldd	r24, Z+5	; 0x05
 4bc:	8e 83       	std	Y+6, r24	; 0x06
 4be:	86 81       	ldd	r24, Z+6	; 0x06
 4c0:	8f 83       	std	Y+7, r24	; 0x07
 4c2:	87 81       	ldd	r24, Z+7	; 0x07
 4c4:	88 87       	std	Y+8, r24	; 0x08
 4c6:	80 85       	ldd	r24, Z+8	; 0x08
 4c8:	89 87       	std	Y+9, r24	; 0x09
 4ca:	81 85       	ldd	r24, Z+9	; 0x09
 4cc:	8a 87       	std	Y+10, r24	; 0x0a
 4ce:	82 85       	ldd	r24, Z+10	; 0x0a
 4d0:	8b 87       	std	Y+11, r24	; 0x0b
 4d2:	83 85       	ldd	r24, Z+11	; 0x0b
 4d4:	8c 87       	std	Y+12, r24	; 0x0c
 4d6:	84 85       	ldd	r24, Z+12	; 0x0c
 4d8:	8d 87       	std	Y+13, r24	; 0x0d
 4da:	ce 01       	movw	r24, r28
 4dc:	01 96       	adiw	r24, 0x01	; 1
 4de:	b1 d4       	rcall	.+2402   	; 0xe42 <sendLocoNetPacket>
 4e0:	83 30       	cpi	r24, 0x03	; 3
 4e2:	11 f4       	brne	.+4      	; 0x4e8 <__stack+0x89>
 4e4:	84 e1       	ldi	r24, 0x14	; 20
 4e6:	05 c0       	rjmp	.+10     	; 0x4f2 <__stack+0x93>
 4e8:	83 e0       	ldi	r24, 0x03	; 3
 4ea:	03 c0       	rjmp	.+6      	; 0x4f2 <__stack+0x93>
 4ec:	80 e0       	ldi	r24, 0x00	; 0
 4ee:	01 c0       	rjmp	.+2      	; 0x4f2 <__stack+0x93>
 4f0:	83 e0       	ldi	r24, 0x03	; 3
 4f2:	66 96       	adiw	r28, 0x16	; 22
 4f4:	0f b6       	in	r0, 0x3f	; 63
 4f6:	f8 94       	cli
 4f8:	de bf       	out	0x3e, r29	; 62
 4fa:	0f be       	out	0x3f, r0	; 63
 4fc:	cd bf       	out	0x3d, r28	; 61
 4fe:	df 91       	pop	r29
 500:	cf 91       	pop	r28
 502:	1f 91       	pop	r17
 504:	08 95       	ret

00000506 <initSlots>:
 506:	fc 01       	movw	r30, r24
 508:	9f ee       	ldi	r25, 0xEF	; 239
 50a:	90 83       	st	Z, r25
 50c:	8e e0       	ldi	r24, 0x0E	; 14
 50e:	81 83       	std	Z+1, r24	; 0x01
 510:	12 82       	std	Z+2, r1	; 0x02
 512:	13 82       	std	Z+3, r1	; 0x03
 514:	14 82       	std	Z+4, r1	; 0x04
 516:	15 82       	std	Z+5, r1	; 0x05
 518:	16 82       	std	Z+6, r1	; 0x06
 51a:	17 82       	std	Z+7, r1	; 0x07
 51c:	10 86       	std	Z+8, r1	; 0x08
 51e:	11 86       	std	Z+9, r1	; 0x09
 520:	12 86       	std	Z+10, r1	; 0x0a
 522:	11 8a       	std	Z+17, r1	; 0x11
 524:	12 8a       	std	Z+18, r1	; 0x12
 526:	27 e0       	ldi	r18, 0x07	; 7
 528:	26 87       	std	Z+14, r18	; 0x0e
 52a:	17 86       	std	Z+15, r1	; 0x0f
 52c:	10 8a       	std	Z+16, r1	; 0x10
 52e:	14 8a       	std	Z+20, r1	; 0x14
 530:	2b b3       	in	r18, 0x1b	; 27
 532:	25 8b       	std	Z+21, r18	; 0x15
 534:	96 8b       	std	Z+22, r25	; 0x16
 536:	87 8b       	std	Z+23, r24	; 0x17
 538:	10 8e       	std	Z+24, r1	; 0x18
 53a:	11 8e       	std	Z+25, r1	; 0x19
 53c:	12 8e       	std	Z+26, r1	; 0x1a
 53e:	13 8e       	std	Z+27, r1	; 0x1b
 540:	14 8e       	std	Z+28, r1	; 0x1c
 542:	15 8e       	std	Z+29, r1	; 0x1d
 544:	16 8e       	std	Z+30, r1	; 0x1e
 546:	17 8e       	std	Z+31, r1	; 0x1f
 548:	10 a2       	std	Z+32, r1	; 0x20
 54a:	53 e0       	ldi	r21, 0x03	; 3
 54c:	57 a3       	std	Z+39, r21	; 0x27
 54e:	10 a6       	std	Z+40, r1	; 0x28
 550:	14 a2       	std	Z+36, r1	; 0x24
 552:	15 a2       	std	Z+37, r1	; 0x25
 554:	16 a2       	std	Z+38, r1	; 0x26
 556:	41 e0       	ldi	r20, 0x01	; 1
 558:	42 a7       	std	Z+42, r20	; 0x2a
 55a:	2b b3       	in	r18, 0x1b	; 27
 55c:	23 a7       	std	Z+43, r18	; 0x2b
 55e:	94 a7       	std	Z+44, r25	; 0x2c
 560:	85 a7       	std	Z+45, r24	; 0x2d
 562:	16 a6       	std	Z+46, r1	; 0x2e
 564:	17 a6       	std	Z+47, r1	; 0x2f
 566:	10 aa       	std	Z+48, r1	; 0x30
 568:	11 aa       	std	Z+49, r1	; 0x31
 56a:	12 aa       	std	Z+50, r1	; 0x32
 56c:	13 aa       	std	Z+51, r1	; 0x33
 56e:	14 aa       	std	Z+52, r1	; 0x34
 570:	15 aa       	std	Z+53, r1	; 0x35
 572:	16 aa       	std	Z+54, r1	; 0x36
 574:	32 e0       	ldi	r19, 0x02	; 2
 576:	35 af       	std	Z+61, r19	; 0x3d
 578:	16 ae       	std	Z+62, r1	; 0x3e
 57a:	24 e0       	ldi	r18, 0x04	; 4
 57c:	22 af       	std	Z+58, r18	; 0x3a
 57e:	13 ae       	std	Z+59, r1	; 0x3b
 580:	14 ae       	std	Z+60, r1	; 0x3c
 582:	df 01       	movw	r26, r30
 584:	a0 5c       	subi	r26, 0xC0	; 192
 586:	bf 4f       	sbci	r27, 0xFF	; 255
 588:	5c 93       	st	X, r21
 58a:	55 b3       	in	r21, 0x15	; 21
 58c:	11 96       	adiw	r26, 0x01	; 1
 58e:	5c 93       	st	X, r21
 590:	ee 5b       	subi	r30, 0xBE	; 190
 592:	ff 4f       	sbci	r31, 0xFF	; 255
 594:	90 83       	st	Z, r25
 596:	81 83       	std	Z+1, r24	; 0x01
 598:	12 82       	std	Z+2, r1	; 0x02
 59a:	13 82       	std	Z+3, r1	; 0x03
 59c:	14 82       	std	Z+4, r1	; 0x04
 59e:	15 82       	std	Z+5, r1	; 0x05
 5a0:	16 82       	std	Z+6, r1	; 0x06
 5a2:	17 82       	std	Z+7, r1	; 0x07
 5a4:	10 86       	std	Z+8, r1	; 0x08
 5a6:	11 86       	std	Z+9, r1	; 0x09
 5a8:	12 86       	std	Z+10, r1	; 0x0a
 5aa:	41 8b       	std	Z+17, r20	; 0x11
 5ac:	12 8a       	std	Z+18, r1	; 0x12
 5ae:	36 87       	std	Z+14, r19	; 0x0e
 5b0:	17 86       	std	Z+15, r1	; 0x0f
 5b2:	10 8a       	std	Z+16, r1	; 0x10
 5b4:	24 8b       	std	Z+20, r18	; 0x14
 5b6:	85 b3       	in	r24, 0x15	; 21
 5b8:	85 8b       	std	Z+21, r24	; 0x15
 5ba:	08 95       	ret

000005bc <_delay_1500ms>:
 5bc:	84 e6       	ldi	r24, 0x64	; 100
 5be:	90 e0       	ldi	r25, 0x00	; 0
 5c0:	ef ef       	ldi	r30, 0xFF	; 255
 5c2:	fb e6       	ldi	r31, 0x6B	; 107
 5c4:	31 97       	sbiw	r30, 0x01	; 1
 5c6:	f1 f7       	brne	.-4      	; 0x5c4 <_delay_1500ms+0x8>
 5c8:	00 c0       	rjmp	.+0      	; 0x5ca <_delay_1500ms+0xe>
 5ca:	00 00       	nop
 5cc:	01 97       	sbiw	r24, 0x01	; 1
 5ce:	c1 f7       	brne	.-16     	; 0x5c0 <_delay_1500ms+0x4>
 5d0:	08 95       	ret

000005d2 <sendLocoNetAdr>:
 5d2:	fc 01       	movw	r30, r24
 5d4:	44 81       	ldd	r20, Z+4	; 0x04
 5d6:	61 85       	ldd	r22, Z+9	; 0x09
 5d8:	8f eb       	ldi	r24, 0xBF	; 191
 5da:	6d d4       	rcall	.+2266   	; 0xeb6 <sendLocoNet4BytePacket>
 5dc:	83 30       	cpi	r24, 0x03	; 3
 5de:	29 f0       	breq	.+10     	; 0x5ea <sendLocoNetAdr+0x18>
 5e0:	63 e0       	ldi	r22, 0x03	; 3
 5e2:	8f e7       	ldi	r24, 0x7F	; 127
 5e4:	90 e0       	ldi	r25, 0x00	; 0
 5e6:	b4 c3       	rjmp	.+1896   	; 0xd50 <resetTimerAction>
 5e8:	08 95       	ret
 5ea:	64 e1       	ldi	r22, 0x14	; 20
 5ec:	8f e7       	ldi	r24, 0x7F	; 127
 5ee:	90 e0       	ldi	r25, 0x00	; 0
 5f0:	af c3       	rjmp	.+1886   	; 0xd50 <resetTimerAction>
 5f2:	08 95       	ret

000005f4 <sendLocoNetFredCd>:
 * Send button press/release code according to FRED.
 * @param button a code from 1 to 127
 */
void sendLocoNetFredCd( uint8_t cdTime )
{
  sendLocoNet4BytePacket( OPC_FRED_BUTTON, 42, 0x7f & cdTime );
 5f4:	48 2f       	mov	r20, r24
 5f6:	4f 77       	andi	r20, 0x7F	; 127
 5f8:	6a e2       	ldi	r22, 0x2A	; 42
 5fa:	88 ea       	ldi	r24, 0xA8	; 168
 5fc:	5c c4       	rjmp	.+2232   	; 0xeb6 <sendLocoNet4BytePacket>
 5fe:	08 95       	ret

00000600 <main>:
 * RETURN VALUE: int, never reached, cause of endless loop
 * NOTES       :   -
 *******************************************************FunctionHeaderEnd******/
int main(void)
{
  RESET_RESET_SOURCE(); // Clear Reset Status Register (WDRF,BORF,EXTRF,PORF)
 600:	14 be       	out	0x34, r1	; 52

  byte bCount = 0;
  bFrediVersion = FREDI_VERSION_ANALOG;
 602:	83 e0       	ldi	r24, 0x03	; 3
 604:	80 93 6c 00 	sts	0x006C, r24	; 0x80006c <bFrediVersion>
  
  /***************************************/
  //  init throttle slot
  /***************************************/

  bSpdCnt = 0;
 608:	10 92 6a 00 	sts	0x006A, r1	; 0x80006a <bSpdCnt>
  
	
	initSlots(slotArray);			// initialisierung der vier rSlots.
 60c:	88 e4       	ldi	r24, 0x48	; 72
 60e:	91 e0       	ldi	r25, 0x01	; 1
 610:	7a df       	rcall	.-268    	; 0x506 <initSlots>
	//initSlots(&slotArray[0]);		äquivalent zu dem oberen.

  
   if ((eeprom_read_byte(&abEEPROM[EEPROM_IMAGE]) != EEPROM_IMAGE_DEFAULT))
 612:	85 e0       	ldi	r24, 0x05	; 5
 614:	90 e0       	ldi	r25, 0x00	; 0
 616:	6e d4       	rcall	.+2268   	; 0xef4 <eeprom_read_byte>
 618:	85 35       	cpi	r24, 0x55	; 85
 61a:	51 f1       	breq	.+84     	; 0x670 <main+0x70>
  {
    vSetState(THR_STATE_SELFTEST, &slotArray[0]);
 61c:	68 e4       	ldi	r22, 0x48	; 72
 61e:	71 e0       	ldi	r23, 0x01	; 1
 620:	84 e6       	ldi	r24, 0x64	; 100

    eeprom_write_byte(&abEEPROM[EEPROM_ADR_LOCO_LB], 0);                 // no loco active at selftest
 622:	bc de       	rcall	.-648    	; 0x39c <vSetState>
 624:	60 e0       	ldi	r22, 0x00	; 0
 626:	83 e0       	ldi	r24, 0x03	; 3
    eeprom_write_byte(&abEEPROM[EEPROM_ADR_LOCO_HB], 0);
 628:	90 e0       	ldi	r25, 0x00	; 0
 62a:	6c d4       	rcall	.+2264   	; 0xf04 <eeprom_write_byte>
 62c:	60 e0       	ldi	r22, 0x00	; 0
 62e:	82 e0       	ldi	r24, 0x02	; 2

    eeprom_write_byte(&abEEPROM[EEPROM_DECODER_TYPE], EEPROM_DECODER_TYPE_DEFAULT);
 630:	90 e0       	ldi	r25, 0x00	; 0
 632:	68 d4       	rcall	.+2256   	; 0xf04 <eeprom_write_byte>
 634:	60 e0       	ldi	r22, 0x00	; 0
 636:	84 e0       	ldi	r24, 0x04	; 4

    eeprom_write_byte(&abEEPROM[EEPROM_SW_INDEX_HB], HIBYTE(SW_INDEX));  // write Version in EEPROM on first startup
 638:	90 e0       	ldi	r25, 0x00	; 0
 63a:	64 d4       	rcall	.+2248   	; 0xf04 <eeprom_write_byte>
 63c:	61 e0       	ldi	r22, 0x01	; 1
    eeprom_write_byte(&abEEPROM[EEPROM_SW_INDEX_LB], LOBYTE(SW_INDEX));
 63e:	87 e0       	ldi	r24, 0x07	; 7
 640:	90 e0       	ldi	r25, 0x00	; 0
 642:	60 d4       	rcall	.+2240   	; 0xf04 <eeprom_write_byte>

    eeprom_write_byte(&abEEPROM[EEPROM_SW_DAY],      SW_DAY);            // write date of SW in EEPROM
 644:	66 e0       	ldi	r22, 0x06	; 6
 646:	88 e0       	ldi	r24, 0x08	; 8
 648:	90 e0       	ldi	r25, 0x00	; 0
 64a:	5c d4       	rcall	.+2232   	; 0xf04 <eeprom_write_byte>
    eeprom_write_byte(&abEEPROM[EEPROM_SW_MONTH],    SW_MONTH);
 64c:	66 e0       	ldi	r22, 0x06	; 6
 64e:	89 e0       	ldi	r24, 0x09	; 9
 650:	90 e0       	ldi	r25, 0x00	; 0
 652:	58 d4       	rcall	.+2224   	; 0xf04 <eeprom_write_byte>
    eeprom_write_byte(&abEEPROM[EEPROM_SW_YEAR],     SW_YEAR);
 654:	64 e0       	ldi	r22, 0x04	; 4
 656:	8a e0       	ldi	r24, 0x0A	; 10
 658:	90 e0       	ldi	r25, 0x00	; 0
 65a:	54 d4       	rcall	.+2216   	; 0xf04 <eeprom_write_byte>

    eeprom_write_byte(&abEEPROM[EEPROM_VERSION],     bFrediVersion);     // store detected HW version
 65c:	60 e1       	ldi	r22, 0x10	; 16
 65e:	8b e0       	ldi	r24, 0x0B	; 11
 660:	90 e0       	ldi	r25, 0x00	; 0
 662:	50 d4       	rcall	.+2208   	; 0xf04 <eeprom_write_byte>
 664:	60 91 6c 00 	lds	r22, 0x006C	; 0x80006c <bFrediVersion>
  }
  else
  { // selftest was successful before
    if (  (eeprom_read_byte(&abEEPROM[EEPROM_SW_INDEX_HB]) != HIBYTE(SW_INDEX))
 668:	86 e0       	ldi	r24, 0x06	; 6
 66a:	90 e0       	ldi	r25, 0x00	; 0
 66c:	4b d4       	rcall	.+2198   	; 0xf04 <eeprom_write_byte>
          || (eeprom_read_byte(&abEEPROM[EEPROM_SW_INDEX_LB]) != LOBYTE(SW_INDEX))
 66e:	3f c0       	rjmp	.+126    	; 0x6ee <main+0xee>
 670:	87 e0       	ldi	r24, 0x07	; 7
 672:	90 e0       	ldi	r25, 0x00	; 0
 674:	3f d4       	rcall	.+2174   	; 0xef4 <eeprom_read_byte>
 676:	81 30       	cpi	r24, 0x01	; 1
          || (eeprom_read_byte(&abEEPROM[EEPROM_SW_DAY])      != SW_DAY)
 678:	a1 f4       	brne	.+40     	; 0x6a2 <main+0xa2>
 67a:	88 e0       	ldi	r24, 0x08	; 8
 67c:	90 e0       	ldi	r25, 0x00	; 0
 67e:	3a d4       	rcall	.+2164   	; 0xef4 <eeprom_read_byte>
 680:	86 30       	cpi	r24, 0x06	; 6
          || (eeprom_read_byte(&abEEPROM[EEPROM_SW_MONTH])    != SW_MONTH)
 682:	79 f4       	brne	.+30     	; 0x6a2 <main+0xa2>
 684:	89 e0       	ldi	r24, 0x09	; 9
 686:	90 e0       	ldi	r25, 0x00	; 0
 688:	35 d4       	rcall	.+2154   	; 0xef4 <eeprom_read_byte>
          || (eeprom_read_byte(&abEEPROM[EEPROM_SW_YEAR])     != SW_YEAR))
 68a:	86 30       	cpi	r24, 0x06	; 6
 68c:	51 f4       	brne	.+20     	; 0x6a2 <main+0xa2>
 68e:	8a e0       	ldi	r24, 0x0A	; 10
 690:	90 e0       	ldi	r25, 0x00	; 0
    { // sw index or date has changed
      eeprom_write_byte(&abEEPROM[EEPROM_SW_INDEX_HB], HIBYTE(SW_INDEX));// write Version in EEPROM on first startup
 692:	30 d4       	rcall	.+2144   	; 0xef4 <eeprom_read_byte>
 694:	84 30       	cpi	r24, 0x04	; 4
 696:	29 f4       	brne	.+10     	; 0x6a2 <main+0xa2>
 698:	8b e0       	ldi	r24, 0x0B	; 11
      eeprom_write_byte(&abEEPROM[EEPROM_SW_INDEX_LB], LOBYTE(SW_INDEX));
 69a:	90 e0       	ldi	r25, 0x00	; 0
 69c:	2b d4       	rcall	.+2134   	; 0xef4 <eeprom_read_byte>
 69e:	80 31       	cpi	r24, 0x10	; 16

      eeprom_write_byte(&abEEPROM[EEPROM_SW_DAY],      SW_DAY);          // write date of SW in EEPROM
 6a0:	a1 f0       	breq	.+40     	; 0x6ca <main+0xca>
 6a2:	61 e0       	ldi	r22, 0x01	; 1
 6a4:	87 e0       	ldi	r24, 0x07	; 7
 6a6:	90 e0       	ldi	r25, 0x00	; 0
      eeprom_write_byte(&abEEPROM[EEPROM_SW_MONTH],    SW_MONTH);
 6a8:	2d d4       	rcall	.+2138   	; 0xf04 <eeprom_write_byte>
 6aa:	66 e0       	ldi	r22, 0x06	; 6
 6ac:	88 e0       	ldi	r24, 0x08	; 8
      eeprom_write_byte(&abEEPROM[EEPROM_SW_YEAR],     SW_YEAR);
 6ae:	90 e0       	ldi	r25, 0x00	; 0
 6b0:	29 d4       	rcall	.+2130   	; 0xf04 <eeprom_write_byte>
 6b2:	66 e0       	ldi	r22, 0x06	; 6
 6b4:	89 e0       	ldi	r24, 0x09	; 9
    }

    vSetState(THR_STATE_INIT, &slotArray[0]);
 6b6:	90 e0       	ldi	r25, 0x00	; 0
 6b8:	25 d4       	rcall	.+2122   	; 0xf04 <eeprom_write_byte>
 6ba:	64 e0       	ldi	r22, 0x04	; 4
 6bc:	8a e0       	ldi	r24, 0x0A	; 10
    slotArray[0].adr   = eeprom_read_byte(&abEEPROM[EEPROM_ADR_LOCO_LB]);
 6be:	90 e0       	ldi	r25, 0x00	; 0
 6c0:	21 d4       	rcall	.+2114   	; 0xf04 <eeprom_write_byte>
 6c2:	60 e1       	ldi	r22, 0x10	; 16
 6c4:	8b e0       	ldi	r24, 0x0B	; 11
    slotArray[0].adr2  = eeprom_read_byte(&abEEPROM[EEPROM_ADR_LOCO_HB]);
 6c6:	90 e0       	ldi	r25, 0x00	; 0
 6c8:	1d d4       	rcall	.+2106   	; 0xf04 <eeprom_write_byte>
 6ca:	68 e4       	ldi	r22, 0x48	; 72
 6cc:	71 e0       	ldi	r23, 0x01	; 1
 6ce:	80 e0       	ldi	r24, 0x00	; 0
    slotArray[0].stat  = eeprom_read_byte(&abEEPROM[EEPROM_DECODER_TYPE]);
 6d0:	65 de       	rcall	.-822    	; 0x39c <vSetState>
 6d2:	83 e0       	ldi	r24, 0x03	; 3
 6d4:	90 e0       	ldi	r25, 0x00	; 0
 6d6:	0e d4       	rcall	.+2076   	; 0xef4 <eeprom_read_byte>
  }

	 slotArray[0].id1   = eeprom_read_byte(&abEEPROM[EEPROM_ID1]); // get ID from EEPROM
 6d8:	c8 e4       	ldi	r28, 0x48	; 72
 6da:	d1 e0       	ldi	r29, 0x01	; 1
 6dc:	8c 83       	std	Y+4, r24	; 0x04
 6de:	82 e0       	ldi	r24, 0x02	; 2
 6e0:	90 e0       	ldi	r25, 0x00	; 0
 6e2:	08 d4       	rcall	.+2064   	; 0xef4 <eeprom_read_byte>
 6e4:	89 87       	std	Y+9, r24	; 0x09
	 slotArray[0].id2   = eeprom_read_byte(&abEEPROM[EEPROM_ID2]);
 6e6:	84 e0       	ldi	r24, 0x04	; 4
 6e8:	90 e0       	ldi	r25, 0x00	; 0
 6ea:	04 d4       	rcall	.+2056   	; 0xef4 <eeprom_read_byte>
 6ec:	8b 83       	std	Y+3, r24	; 0x03
 6ee:	81 e0       	ldi	r24, 0x01	; 1

  /***************************************/
  //  init loconet
  /***************************************/

  initLocoNet(&RxBuffer) ;
 6f0:	90 e0       	ldi	r25, 0x00	; 0
 6f2:	00 d4       	rcall	.+2048   	; 0xef4 <eeprom_read_byte>
 6f4:	c8 e4       	ldi	r28, 0x48	; 72

  /***************************************/
  //  init keys and timer
  /***************************************/

  initKeys();
 6f6:	d1 e0       	ldi	r29, 0x01	; 1
 6f8:	8b 87       	std	Y+11, r24	; 0x0b
  initTimer();
 6fa:	80 e0       	ldi	r24, 0x00	; 0
 
  addTimerAction(&MessageTimer, 0, MessageTimerAction, 0, TIMER_SLOW) ;
 6fc:	90 e0       	ldi	r25, 0x00	; 0
 6fe:	fa d3       	rcall	.+2036   	; 0xef4 <eeprom_read_byte>
 700:	8c 87       	std	Y+12, r24	; 0x0c
 702:	8f e9       	ldi	r24, 0x9F	; 159
 704:	90 e0       	ldi	r25, 0x00	; 0
 706:	97 d3       	rcall	.+1838   	; 0xe36 <initLocoNet>
 708:	bd dd       	rcall	.-1158   	; 0x284 <initKeys>

  /***************************************/
  //  set state and start interrupts
  /***************************************/

  sei();
 70a:	f2 d2       	rcall	.+1508   	; 0xcf0 <initTimer>

  if (bThrState < THR_STATE_SELFTEST)
 70c:	00 e0       	ldi	r16, 0x00	; 0
 70e:	20 e0       	ldi	r18, 0x00	; 0
 710:	30 e0       	ldi	r19, 0x00	; 0
 712:	4c e0       	ldi	r20, 0x0C	; 12
  {
    // if a address for a loco is available, show blinking state
    if ((slotArray[0].adr != 0) || (slotArray[0].adr2 != 0))
 714:	52 e0       	ldi	r21, 0x02	; 2
 716:	60 e0       	ldi	r22, 0x00	; 0
 718:	8f e7       	ldi	r24, 0x7F	; 127
 71a:	90 e0       	ldi	r25, 0x00	; 0
 71c:	f6 d2       	rcall	.+1516   	; 0xd0a <addTimerAction>
 71e:	78 94       	sei
    {
      vSetState(THR_STATE_RECONNECT_GET_SLOT, &slotArray[0]);
 720:	80 91 65 00 	lds	r24, 0x0065	; 0x800065 <bThrState>
 724:	84 36       	cpi	r24, 0x64	; 100
 726:	88 f5       	brcc	.+98     	; 0x78a <main+0x18a>
 728:	80 91 4c 01 	lds	r24, 0x014C	; 0x80014c <slotArray+0x4>
    }
    else
    {
      vSetState(THR_STATE_UNCONNECTED, &slotArray[0]);
 72c:	81 11       	cpse	r24, r1
    }

    while (bit_is_clear(ACSR, ACO))     // wait for start of loconet
 72e:	04 c0       	rjmp	.+8      	; 0x738 <main+0x138>
    {
      processTimerActions();
 730:	80 91 51 01 	lds	r24, 0x0151	; 0x800151 <slotArray+0x9>
    }
    // loconet is available, now
    for (bCount =0;bCount < 50;bCount++)
    {
      delayTimer( 10 );                 // wait a little bit longer
      processTimerActions();
 734:	88 23       	and	r24, r24
 736:	29 f0       	breq	.+10     	; 0x742 <main+0x142>
    while (bit_is_clear(ACSR, ACO))     // wait for start of loconet
    {
      processTimerActions();
    }
    // loconet is available, now
    for (bCount =0;bCount < 50;bCount++)
 738:	68 e4       	ldi	r22, 0x48	; 72
    {
      delayTimer( 10 );                 // wait a little bit longer
      processTimerActions();
    }

    if (slotArray[0].adr)                      // wait for a pseudo random time
 73a:	71 e0       	ldi	r23, 0x01	; 1
 73c:	84 e1       	ldi	r24, 0x14	; 20
 73e:	2e de       	rcall	.-932    	; 0x39c <vSetState>
 740:	04 c0       	rjmp	.+8      	; 0x74a <main+0x14a>
    {
      delayTimer(slotArray[0].adr);
 742:	68 e4       	ldi	r22, 0x48	; 72
 744:	71 e0       	ldi	r23, 0x01	; 1
 746:	80 e2       	ldi	r24, 0x20	; 32
    }

    if (slotArray[0].adr2)
 748:	29 de       	rcall	.-942    	; 0x39c <vSetState>
 74a:	45 99       	sbic	0x08, 5	; 8
 74c:	2f c0       	rjmp	.+94     	; 0x7ac <main+0x1ac>
 74e:	0e d3       	rcall	.+1564   	; 0xd6c <processTimerActions>
    {
      delayTimer(slotArray[0].adr2);
 750:	45 9b       	sbis	0x08, 5	; 8
 752:	fd cf       	rjmp	.-6      	; 0x74e <main+0x14e>
 754:	2b c0       	rjmp	.+86     	; 0x7ac <main+0x1ac>
    }

    // if a address for a loco is available, try to reconnect
    if (bThrState == THR_STATE_RECONNECT_GET_SLOT)
 756:	8a e0       	ldi	r24, 0x0A	; 10
 758:	90 e0       	ldi	r25, 0x00	; 0
 75a:	fd d2       	rcall	.+1530   	; 0xd56 <delayTimer>
 75c:	07 d3       	rcall	.+1550   	; 0xd6c <processTimerActions>
    {
      sendLocoNetAdr(&slotArray[0]);
 75e:	c1 50       	subi	r28, 0x01	; 1
 760:	d1 f7       	brne	.-12     	; 0x756 <main+0x156>
 762:	80 91 4c 01 	lds	r24, 0x014C	; 0x80014c <slotArray+0x4>
 766:	88 23       	and	r24, r24
    }
  }
  else
  {
    sendLocoNetFredCd( bCount );
 768:	11 f0       	breq	.+4      	; 0x76e <main+0x16e>
 76a:	90 e0       	ldi	r25, 0x00	; 0
 76c:	f4 d2       	rcall	.+1512   	; 0xd56 <delayTimer>
  }  

/******************************************************************************/
// main endless loop 
/******************************************************************************/
			setLEDasOutput();
 76e:	80 91 51 01 	lds	r24, 0x0151	; 0x800151 <slotArray+0x9>
		/*	PORTA &= ~(1<<LED1);
			PORTA &= ~(1<<LED2);
			PORTC &= ~(1<<LED3);
			PORTC &= ~(1<<LED4); */
		// alle LED anschalten
			PORTA |= (1<<LED1);
 772:	88 23       	and	r24, r24
			PORTA |= (1<<LED2);
 774:	11 f0       	breq	.+4      	; 0x77a <main+0x17a>
			PORTC |= (1<<LED3);
 776:	90 e0       	ldi	r25, 0x00	; 0
			disableLED4();
 778:	ee d2       	rcall	.+1500   	; 0xd56 <delayTimer>
 77a:	80 91 65 00 	lds	r24, 0x0065	; 0x800065 <bThrState>
			
		  ADCSRA = 0<< ADEN;		//ADC ausschalten
		  
	byte testPort = PORTC;
 77e:	84 31       	cpi	r24, 0x14	; 20
	int8_t shiftedKeyStatus = 0;
	byte new_val = 0;

	byte pressed = 0;
	disableLED1();
 780:	31 f4       	brne	.+12     	; 0x78e <main+0x18e>
 782:	88 e4       	ldi	r24, 0x48	; 72
	_delay_1500ms();
 784:	91 e0       	ldi	r25, 0x01	; 1
 786:	25 df       	rcall	.-438    	; 0x5d2 <sendLocoNetAdr>
	enableLED1();
 788:	02 c0       	rjmp	.+4      	; 0x78e <main+0x18e>
 78a:	80 e0       	ldi	r24, 0x00	; 0
	_delay_1500ms();
 78c:	33 df       	rcall	.-410    	; 0x5f4 <sendLocoNetFredCd>
 78e:	6f dd       	rcall	.-1314   	; 0x26e <setLEDasOutput>
  while (1)
  {
		//testFalseSignalStreakIsClear(PINC, FUNKEY1, 35000L, 75L);
		//testKeySignal(PINC, DIRKEY4);
		if (bit_is_set(DDRC, 7)) {
 790:	d8 9a       	sbi	0x1b, 0	; 27
 792:	d9 9a       	sbi	0x1b, 1	; 27
			disableLED1();
 794:	ab 9a       	sbi	0x15, 3	; 21
 796:	74 dd       	rcall	.-1304   	; 0x280 <disableLED4>
 798:	16 b8       	out	0x06, r1	; 6
 * ARGUMENTS   : none
 * RETURN VALUE: int, never reached, cause of endless loop
 * NOTES       :   -
 *******************************************************FunctionHeaderEnd******/
int main(void)
{
 79a:	85 b3       	in	r24, 0x15	; 21
 79c:	6f dd       	rcall	.-1314   	; 0x27c <disableLED1>
 79e:	0e df       	rcall	.-484    	; 0x5bc <_delay_1500ms>
 7a0:	6b dd       	rcall	.-1322   	; 0x278 <enableLED1>
 7a2:	0c df       	rcall	.-488    	; 0x5bc <_delay_1500ms>
 7a4:	a7 9b       	sbis	0x14, 7	; 20
 7a6:	fe cf       	rjmp	.-4      	; 0x7a4 <main+0x1a4>
 7a8:	69 dd       	rcall	.-1326   	; 0x27c <disableLED1>
 7aa:	fc cf       	rjmp	.-8      	; 0x7a4 <main+0x1a4>
 7ac:	c2 e3       	ldi	r28, 0x32	; 50
 7ae:	d3 cf       	rjmp	.-90     	; 0x756 <main+0x156>

000007b0 <potAdcPowerOff>:
}

// functions -------------------------------------------------------------------

void potAdcPowerOff(void) {
  ADCSRA = (0<<ADEN); // disable ADC
 7b0:	16 b8       	out	0x06, r1	; 6
 7b2:	08 95       	ret

000007b4 <potAdcInit>:
    PRR   &= ~(1<<PRADC); // enable ADC in Power Reduction Register.
    DIDR0 |= (1<<ADC0D);  // disable digital input buffer to reduce
                          // power consumption
  #endif

  ADMUX  = (0<<REFS1) | (1<<REFS0) // AVCC pin as reference
 7b4:	86 e4       	ldi	r24, 0x46	; 70
 7b6:	87 b9       	out	0x07, r24	; 7
    | defined(__AVR_ATmega48P__) | defined(__AVR_ATmega88__)   \
    | defined(__AVR_ATmega88A__) | defined(__AVR_ATmega88P__)  \
    | defined(__AVR_ATmega168__) | defined(__AVR_ATmega168A__) \
    | defined(__AVR_ATmega168P__)| defined(__AVR_ATmega328__)  \
    | defined(__AVR_ATmega328P__) | defined(__AVR_ATmega16__)
    ADCSRA = (1<<ADEN)  // Enable ADC
 7b8:	86 ec       	ldi	r24, 0xC6	; 198
 7ba:	86 b9       	out	0x06, r24	; 6
           | ADPS;      // ADC precaler selection
  #else
    #error "unknown mcu"
  #endif

  while (bit_is_set(ADCSRA, ADSC)); // wait for measurement
 7bc:	36 99       	sbic	0x06, 6	; 6
 7be:	fe cf       	rjmp	.-4      	; 0x7bc <potAdcInit+0x8>
  ADCH;                             // throw away first analog value
 7c0:	85 b1       	in	r24, 0x05	; 5
  potAdcSpeedValue = 0;             // ignore first analog value
 7c2:	10 92 73 00 	sts	0x0073, r1	; 0x800073 <potAdcSpeedValue>
  ADCSRA      |= _BV(ADSC);         // start new measurement
 7c6:	36 9a       	sbi	0x06, 6	; 6
 7c8:	08 95       	ret

000007ca <potAdcTimerAction>:
  #define NB_SAMPLES_LOG2 0 // log to basis 2 of number of samples
                            // 3: take arithmetic mean of 8 samples
                            // 2: four samples
                            // 0: single sample

  if (bit_is_clear(ADCSRA, ADSC)) // measurement done
 7ca:	36 99       	sbic	0x06, 6	; 6
 7cc:	46 c0       	rjmp	.+140    	; 0x85a <potAdcTimerAction+0x90>
  {
    potAdcRawValue = ADCW;
 7ce:	84 b1       	in	r24, 0x04	; 4
 7d0:	95 b1       	in	r25, 0x05	; 5
 7d2:	90 93 72 00 	sts	0x0072, r25	; 0x800072 <potAdcRawValue+0x1>
 7d6:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <potAdcRawValue>
    ADCSRA |= _BV(ADSC);          // start new measurement
 7da:	36 9a       	sbi	0x06, 6	; 6

    #if NB_SAMPLES_LOG2 == 0

      potAdcSpeedValue
                = timeFilter( mapSpeedVal( deltaFilter( potAdcRawValue ) ) );
 7dc:	40 91 71 00 	lds	r20, 0x0071	; 0x800071 <potAdcRawValue>
 7e0:	50 91 72 00 	lds	r21, 0x0072	; 0x800072 <potAdcRawValue+0x1>
                            // 0: disable filter (for testing)

  static uint16_t deltaFilterState = 0;

  int16_t delta = abs( (int16_t)deltaFilterState - (int16_t)adcVal);
  if( delta >= FILTER_DELTA ) {
 7e4:	80 91 6f 00 	lds	r24, 0x006F	; 0x80006f <deltaFilterState.1786>
 7e8:	90 91 70 00 	lds	r25, 0x0070	; 0x800070 <deltaFilterState.1786+0x1>
 7ec:	84 1b       	sub	r24, r20
 7ee:	95 0b       	sbc	r25, r21
 7f0:	9c 01       	movw	r18, r24
 7f2:	22 f4       	brpl	.+8      	; 0x7fc <potAdcTimerAction+0x32>
 7f4:	22 27       	eor	r18, r18
 7f6:	33 27       	eor	r19, r19
 7f8:	28 1b       	sub	r18, r24
 7fa:	39 0b       	sbc	r19, r25
 7fc:	23 30       	cpi	r18, 0x03	; 3
 7fe:	31 05       	cpc	r19, r1
 800:	24 f0       	brlt	.+8      	; 0x80a <potAdcTimerAction+0x40>
    deltaFilterState = adcVal;
 802:	50 93 70 00 	sts	0x0070, r21	; 0x800070 <deltaFilterState.1786+0x1>
 806:	40 93 6f 00 	sts	0x006F, r20	; 0x80006f <deltaFilterState.1786>
 * Map pot values 0..1023 to dcc/loconet speed 0,2..126
 * @param speed
 * @return
 */
static inline uint8_t mapSpeedVal( uint16_t adcValue ) {
  uint8_t speedVal = (uint8_t) (adcValue >> 3);
 80a:	20 91 6f 00 	lds	r18, 0x006F	; 0x80006f <deltaFilterState.1786>
 80e:	30 91 70 00 	lds	r19, 0x0070	; 0x800070 <deltaFilterState.1786+0x1>
 812:	36 95       	lsr	r19
 814:	27 95       	ror	r18
 816:	36 95       	lsr	r19
 818:	27 95       	ror	r18
 81a:	36 95       	lsr	r19
 81c:	27 95       	ror	r18
 81e:	82 2f       	mov	r24, r18
  if( speedVal > 0 ) {
 820:	22 23       	and	r18, r18
 822:	11 f0       	breq	.+4      	; 0x828 <potAdcTimerAction+0x5e>
    speedVal++; //skip E_STOP
 824:	81 e0       	ldi	r24, 0x01	; 1
 826:	82 0f       	add	r24, r18
                         // time. potAdcTimerAction() is called every
                         // KEY_POLL_TIME ms. (-> sysdef.h)

  static uint8_t timeFilterState = 0;
  static uint8_t count = 0;
  if( count > 0 ) {
 828:	90 91 6e 00 	lds	r25, 0x006E	; 0x80006e <count.1796>
 82c:	99 23       	and	r25, r25
 82e:	29 f0       	breq	.+10     	; 0x83a <potAdcTimerAction+0x70>
    count--;
 830:	91 50       	subi	r25, 0x01	; 1
 832:	90 93 6e 00 	sts	0x006E, r25	; 0x80006e <count.1796>
  }
  if( count == 0 && speedVal != timeFilterState ) {
 836:	91 11       	cpse	r25, r1
 838:	0c c0       	rjmp	.+24     	; 0x852 <potAdcTimerAction+0x88>
 83a:	8f 37       	cpi	r24, 0x7F	; 127
 83c:	08 f0       	brcs	.+2      	; 0x840 <potAdcTimerAction+0x76>
 83e:	8e e7       	ldi	r24, 0x7E	; 126
 840:	90 91 6d 00 	lds	r25, 0x006D	; 0x80006d <timeFilterState.1795>
 844:	98 17       	cp	r25, r24
 846:	29 f0       	breq	.+10     	; 0x852 <potAdcTimerAction+0x88>
    timeFilterState = speedVal;
 848:	80 93 6d 00 	sts	0x006D, r24	; 0x80006d <timeFilterState.1795>
    count = FILTER_TIME;
 84c:	8a e0       	ldi	r24, 0x0A	; 10
 84e:	80 93 6e 00 	sts	0x006E, r24	; 0x80006e <count.1796>
  }
  return timeFilterState;
 852:	80 91 6d 00 	lds	r24, 0x006D	; 0x80006d <timeFilterState.1795>
    ADCSRA |= _BV(ADSC);          // start new measurement

    #if NB_SAMPLES_LOG2 == 0

      potAdcSpeedValue
                = timeFilter( mapSpeedVal( deltaFilter( potAdcRawValue ) ) );
 856:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <potAdcSpeedValue>
 85a:	08 95       	ret

0000085c <__vector_5>:
* incoming data.
*
**************************************************************************/

ISR(LN_SB_SIGNAL)
{
 85c:	1f 92       	push	r1
 85e:	0f 92       	push	r0
 860:	0f b6       	in	r0, 0x3f	; 63
 862:	0f 92       	push	r0
 864:	11 24       	eor	r1, r1
 866:	8f 93       	push	r24
 868:	9f 93       	push	r25
    // Disable the Input Comparator Interrupt
  cbi( LN_SB_INT_ENABLE_REG, LN_SB_INT_ENABLE_BIT );     
 86a:	89 b7       	in	r24, 0x39	; 57
 86c:	8f 7d       	andi	r24, 0xDF	; 223
 86e:	89 bf       	out	0x39, r24	; 57
#ifdef RX_MONITOR
  cbi(PORTD, PD1);
#endif

    // Get the Current Timer1 Count and Add the offset for the Compare target
  lnCompareTarget = LN_TMR_INP_CAPT_REG + LN_TIMER_RX_START_PERIOD ;
 870:	86 b5       	in	r24, 0x26	; 38
 872:	97 b5       	in	r25, 0x27	; 39
 874:	89 56       	subi	r24, 0x69	; 105
 876:	9d 4f       	sbci	r25, 0xFD	; 253
 878:	90 93 a7 01 	sts	0x01A7, r25	; 0x8001a7 <lnCompareTarget+0x1>
 87c:	80 93 a6 01 	sts	0x01A6, r24	; 0x8001a6 <lnCompareTarget>
  LN_TMR_OUTP_CAPT_REG = lnCompareTarget ;
 880:	80 91 a6 01 	lds	r24, 0x01A6	; 0x8001a6 <lnCompareTarget>
 884:	90 91 a7 01 	lds	r25, 0x01A7	; 0x8001a7 <lnCompareTarget+0x1>
 888:	9b bd       	out	0x2b, r25	; 43
 88a:	8a bd       	out	0x2a, r24	; 42

    // Clear the current Compare interrupt status bit and enable the Compare interrupt
  sbi(LN_TMR_INT_STATUS_REG, LN_TMR_INT_STATUS_BIT) ;
 88c:	88 b7       	in	r24, 0x38	; 56
 88e:	80 61       	ori	r24, 0x10	; 16
 890:	88 bf       	out	0x38, r24	; 56
  sbi(LN_TMR_INT_ENABLE_REG, LN_TMR_INT_ENABLE_BIT) ; 
 892:	89 b7       	in	r24, 0x39	; 57
 894:	80 61       	ori	r24, 0x10	; 16
 896:	89 bf       	out	0x39, r24	; 57

    // Set the State to indicate that we have begun to Receive
  lnState = LN_ST_RX ;
 898:	84 e0       	ldi	r24, 0x04	; 4
 89a:	80 93 aa 01 	sts	0x01AA, r24	; 0x8001aa <lnState>

    // Reset the bit counter so that on first increment it is on 0
  lnBitCount = 0;
 89e:	10 92 ab 01 	sts	0x01AB, r1	; 0x8001ab <lnBitCount>
}
 8a2:	9f 91       	pop	r25
 8a4:	8f 91       	pop	r24
 8a6:	0f 90       	pop	r0
 8a8:	0f be       	out	0x3f, r0	; 63
 8aa:	0f 90       	pop	r0
 8ac:	1f 90       	pop	r1
 8ae:	18 95       	reti

000008b0 <__vector_6>:
* it samples the bit and shifts it into the buffer.
*
**************************************************************************/

ISR(LN_TMR_SIGNAL)     /* signal handler for timer0 overflow */
{
 8b0:	1f 92       	push	r1
 8b2:	0f 92       	push	r0
 8b4:	0f b6       	in	r0, 0x3f	; 63
 8b6:	0f 92       	push	r0
 8b8:	11 24       	eor	r1, r1
 8ba:	0f 93       	push	r16
 8bc:	1f 93       	push	r17
 8be:	2f 93       	push	r18
 8c0:	3f 93       	push	r19
 8c2:	4f 93       	push	r20
 8c4:	5f 93       	push	r21
 8c6:	6f 93       	push	r22
 8c8:	7f 93       	push	r23
 8ca:	8f 93       	push	r24
 8cc:	9f 93       	push	r25
 8ce:	af 93       	push	r26
 8d0:	bf 93       	push	r27
 8d2:	cf 93       	push	r28
 8d4:	df 93       	push	r29
 8d6:	ef 93       	push	r30
 8d8:	ff 93       	push	r31
    // Advance the Compare Target
  lnCompareTarget += LN_TIMER_RX_RELOAD_PERIOD ;
 8da:	80 91 a6 01 	lds	r24, 0x01A6	; 0x8001a6 <lnCompareTarget>
 8de:	90 91 a7 01 	lds	r25, 0x01A7	; 0x8001a7 <lnCompareTarget+0x1>
 8e2:	86 54       	subi	r24, 0x46	; 70
 8e4:	9e 4f       	sbci	r25, 0xFE	; 254
 8e6:	90 93 a7 01 	sts	0x01A7, r25	; 0x8001a7 <lnCompareTarget+0x1>
 8ea:	80 93 a6 01 	sts	0x01A6, r24	; 0x8001a6 <lnCompareTarget>
  LN_TMR_OUTP_CAPT_REG = lnCompareTarget ;
 8ee:	80 91 a6 01 	lds	r24, 0x01A6	; 0x8001a6 <lnCompareTarget>
 8f2:	90 91 a7 01 	lds	r25, 0x01A7	; 0x8001a7 <lnCompareTarget+0x1>
 8f6:	9b bd       	out	0x2b, r25	; 43
 8f8:	8a bd       	out	0x2a, r24	; 42

  lnBitCount++;                         //Increment bit_counter
 8fa:	80 91 ab 01 	lds	r24, 0x01AB	; 0x8001ab <lnBitCount>
 8fe:	8f 5f       	subi	r24, 0xFF	; 255
 900:	80 93 ab 01 	sts	0x01AB, r24	; 0x8001ab <lnBitCount>

    // Are we in the RX State
  if( lnState == LN_ST_RX )                // Are we in RX mode
 904:	80 91 aa 01 	lds	r24, 0x01AA	; 0x8001aa <lnState>
 908:	84 30       	cpi	r24, 0x04	; 4
 90a:	09 f0       	breq	.+2      	; 0x90e <__vector_6+0x5e>
 90c:	3f c0       	rjmp	.+126    	; 0x98c <__vector_6+0xdc>
  {
    if( lnBitCount < 9)               // Are we in the Stop Bits phase
 90e:	80 91 ab 01 	lds	r24, 0x01AB	; 0x8001ab <lnBitCount>
 912:	89 30       	cpi	r24, 0x09	; 9
 914:	68 f4       	brcc	.+26     	; 0x930 <__vector_6+0x80>
    {
      lnCurrentByte >>= 1;
 916:	80 91 a5 01 	lds	r24, 0x01A5	; 0x8001a5 <lnCurrentByte>
 91a:	86 95       	lsr	r24
 91c:	80 93 a5 01 	sts	0x01A5, r24	; 0x8001a5 <lnCurrentByte>
#ifdef LN_SW_UART_RX_INVERTED
      if( bit_is_clear(LN_RX_PORT, LN_RX_BIT))
#else
      if( bit_is_set(LN_RX_PORT, LN_RX_BIT))
 920:	45 9b       	sbis	0x08, 5	; 8
 922:	eb c0       	rjmp	.+470    	; 0xafa <__vector_6+0x24a>
#endif

        lnCurrentByte |= 0x80;
 924:	80 91 a5 01 	lds	r24, 0x01A5	; 0x8001a5 <lnCurrentByte>
 928:	80 68       	ori	r24, 0x80	; 128
 92a:	80 93 a5 01 	sts	0x01A5, r24	; 0x8001a5 <lnCurrentByte>
 92e:	e5 c0       	rjmp	.+458    	; 0xafa <__vector_6+0x24a>
      return ;
    }

      // Clear the Start Bit Interrupt Status Flag and Enable ready to 
      // detect the next Start Bit
    sbi( LN_SB_INT_STATUS_REG, LN_SB_INT_STATUS_BIT ) ;
 930:	88 b7       	in	r24, 0x38	; 56
 932:	80 62       	ori	r24, 0x20	; 32
 934:	88 bf       	out	0x38, r24	; 56
    sbi( LN_SB_INT_ENABLE_REG, LN_SB_INT_ENABLE_BIT ) ;
 936:	89 b7       	in	r24, 0x39	; 57
 938:	80 62       	ori	r24, 0x20	; 32
 93a:	89 bf       	out	0x39, r24	; 57

      // If the Stop bit is not Set then we have a Framing Error
#ifdef LN_SW_UART_RX_INVERTED
    if( bit_is_set(LN_RX_PORT,LN_RX_BIT) )
#else
    if( bit_is_clear(LN_RX_PORT,LN_RX_BIT) )
 93c:	45 99       	sbic	0x08, 5	; 8
 93e:	0a c0       	rjmp	.+20     	; 0x954 <__vector_6+0xa4>
#endif
      lnRxBuffer->Stats.RxErrors++ ;
 940:	e0 91 a8 01 	lds	r30, 0x01A8	; 0x8001a8 <lnRxBuffer>
 944:	f0 91 a9 01 	lds	r31, 0x01A9	; 0x8001a9 <lnRxBuffer+0x1>
 948:	e9 57       	subi	r30, 0x79	; 121
 94a:	ff 4f       	sbci	r31, 0xFF	; 255
 94c:	80 81       	ld	r24, Z
 94e:	8f 5f       	subi	r24, 0xFF	; 255
 950:	80 83       	st	Z, r24
 952:	17 c0       	rjmp	.+46     	; 0x982 <__vector_6+0xd2>

    else
        // Put the received byte in the buffer
      addByteLnBuf( lnRxBuffer, lnCurrentByte ) ;
 954:	40 91 a5 01 	lds	r20, 0x01A5	; 0x8001a5 <lnCurrentByte>
 958:	80 91 a8 01 	lds	r24, 0x01A8	; 0x8001a8 <lnRxBuffer>
 95c:	90 91 a9 01 	lds	r25, 0x01A9	; 0x8001a9 <lnRxBuffer+0x1>
void addByteLnBuf( LnBuf *Buffer, byte newByte );
void addMsgLnBuf( LnBuf *Buffer, volatile lnMsg * newMsg );
#else
static inline void addByteLnBuf( LnBuf *Buffer, byte newByte )
{
	Buffer->Buf[ Buffer->WriteIndex++ ] = newByte ;
 960:	fc 01       	movw	r30, r24
 962:	e0 58       	subi	r30, 0x80	; 128
 964:	ff 4f       	sbci	r31, 0xFF	; 255
 966:	30 81       	ld	r19, Z
 968:	21 e0       	ldi	r18, 0x01	; 1
 96a:	23 0f       	add	r18, r19
 96c:	20 83       	st	Z, r18
 96e:	fc 01       	movw	r30, r24
 970:	e3 0f       	add	r30, r19
 972:	f1 1d       	adc	r31, r1
 974:	40 83       	st	Z, r20
	if( Buffer->WriteIndex >= LN_BUF_SIZE )
 976:	22 23       	and	r18, r18
 978:	24 f4       	brge	.+8      	; 0x982 <__vector_6+0xd2>
		Buffer->WriteIndex = 0 ;
 97a:	fc 01       	movw	r30, r24
 97c:	e0 58       	subi	r30, 0x80	; 128
 97e:	ff 4f       	sbci	r31, 0xFF	; 255
 980:	10 82       	st	Z, r1

    lnBitCount = 0 ;
 982:	10 92 ab 01 	sts	0x01AB, r1	; 0x8001ab <lnBitCount>
    lnState = LN_ST_CD_BACKOFF ;
 986:	81 e0       	ldi	r24, 0x01	; 1
 988:	80 93 aa 01 	sts	0x01AA, r24	; 0x8001aa <lnState>
  }


    // Are we in the TX State
  if( lnState == LN_ST_TX )
 98c:	80 91 aa 01 	lds	r24, 0x01AA	; 0x8001aa <lnState>
 990:	83 30       	cpi	r24, 0x03	; 3
 992:	09 f0       	breq	.+2      	; 0x996 <__vector_6+0xe6>
 994:	7d c0       	rjmp	.+250    	; 0xa90 <__vector_6+0x1e0>
  #endif
#else  // inverted is the normal case, just a NPN between TX pin and LN:
  #ifdef LN_SW_UART_RX_INVERTED
    if( ( ( LN_TX_PORT >> LN_TX_BIT ) & 0x01 ) != ( ( LN_RX_PORT >> LN_RX_BIT ) & 0x01 ) )
  #else
    if( ( ( LN_TX_PORT >> LN_TX_BIT ) & 0x01 ) == ( ( LN_RX_PORT >> LN_RX_BIT ) & 0x01 ) )
 996:	98 b3       	in	r25, 0x18	; 24
 998:	88 b1       	in	r24, 0x08	; 8
 99a:	96 95       	lsr	r25
 99c:	82 95       	swap	r24
 99e:	86 95       	lsr	r24
 9a0:	87 70       	andi	r24, 0x07	; 7
 9a2:	89 27       	eor	r24, r25
 9a4:	80 fd       	sbrc	r24, 0
 9a6:	06 c0       	rjmp	.+12     	; 0x9b4 <__vector_6+0x104>
  #endif
#endif
    {
      lnBitCount = 0 ;
 9a8:	10 92 ab 01 	sts	0x01AB, r1	; 0x8001ab <lnBitCount>
      lnState = LN_ST_TX_COLLISION ;
 9ac:	82 e0       	ldi	r24, 0x02	; 2
 9ae:	80 93 aa 01 	sts	0x01AA, r24	; 0x8001aa <lnState>
 9b2:	6e c0       	rjmp	.+220    	; 0xa90 <__vector_6+0x1e0>
    }
      // Send each Bit
    else if( lnBitCount < 9)
 9b4:	80 91 ab 01 	lds	r24, 0x01AB	; 0x8001ab <lnBitCount>
 9b8:	89 30       	cpi	r24, 0x09	; 9
 9ba:	68 f4       	brcc	.+26     	; 0x9d6 <__vector_6+0x126>
    {
#ifdef TX_START_MEASUREMENT
			cbi(TX_MEASUREMENT_PORT, TX_MEASUREMENT_PIN);
#endif
			
      if( lnCurrentByte & 0x01 )
 9bc:	80 91 a5 01 	lds	r24, 0x01A5	; 0x8001a5 <lnCurrentByte>
 9c0:	80 ff       	sbrs	r24, 0
 9c2:	02 c0       	rjmp	.+4      	; 0x9c8 <__vector_6+0x118>
        LN_SW_UART_SET_TX_HIGH
 9c4:	c1 98       	cbi	0x18, 1	; 24
 9c6:	01 c0       	rjmp	.+2      	; 0x9ca <__vector_6+0x11a>

      else
        LN_SW_UART_SET_TX_LOW
 9c8:	c1 9a       	sbi	0x18, 1	; 24

      lnCurrentByte >>= 1;
 9ca:	80 91 a5 01 	lds	r24, 0x01A5	; 0x8001a5 <lnCurrentByte>
 9ce:	86 95       	lsr	r24
 9d0:	80 93 a5 01 	sts	0x01A5, r24	; 0x8001a5 <lnCurrentByte>
 9d4:	5d c0       	rjmp	.+186    	; 0xa90 <__vector_6+0x1e0>
    }
      // When the Data Bits are done, generate stop-bit
    else if( lnBitCount ==  9)
 9d6:	80 91 ab 01 	lds	r24, 0x01AB	; 0x8001ab <lnBitCount>
 9da:	89 30       	cpi	r24, 0x09	; 9
 9dc:	11 f4       	brne	.+4      	; 0x9e2 <__vector_6+0x132>
      LN_SW_UART_SET_TX_HIGH
 9de:	c1 98       	cbi	0x18, 1	; 24
 9e0:	57 c0       	rjmp	.+174    	; 0xa90 <__vector_6+0x1e0>

      // Any more bytes in buffer
    else if( ++lnTxIndex < lnTxLength )
 9e2:	80 91 a3 01 	lds	r24, 0x01A3	; 0x8001a3 <lnTxIndex>
 9e6:	8f 5f       	subi	r24, 0xFF	; 255
 9e8:	80 93 a3 01 	sts	0x01A3, r24	; 0x8001a3 <lnTxIndex>
 9ec:	90 91 a4 01 	lds	r25, 0x01A4	; 0x8001a4 <lnTxLength>
 9f0:	89 17       	cp	r24, r25
 9f2:	e8 f4       	brcc	.+58     	; 0xa2e <__vector_6+0x17e>
    {
        // Setup for the next byte
      lnBitCount = 0 ;
 9f4:	10 92 ab 01 	sts	0x01AB, r1	; 0x8001ab <lnBitCount>
      lnCurrentByte = lnTxData->data[ lnTxIndex ] ;
 9f8:	e0 91 ac 01 	lds	r30, 0x01AC	; 0x8001ac <lnTxData>
 9fc:	f0 91 ad 01 	lds	r31, 0x01AD	; 0x8001ad <lnTxData+0x1>
 a00:	80 91 a3 01 	lds	r24, 0x01A3	; 0x8001a3 <lnTxIndex>
 a04:	e8 0f       	add	r30, r24
 a06:	f1 1d       	adc	r31, r1
 a08:	80 81       	ld	r24, Z
 a0a:	80 93 a5 01 	sts	0x01A5, r24	; 0x8001a5 <lnCurrentByte>

        // Begin the Start Bit
      LN_SW_UART_SET_TX_LOW
 a0e:	c1 9a       	sbi	0x18, 1	; 24
			sbi(TX_MEASUREMENT_PORT, TX_MEASUREMENT_PIN);
#endif

        // Get the Current Timer1 Count and Add the offset for the Compare target
        // added adjustment value for bugfix (Olaf Funke)
      lnCompareTarget = LN_TMR_COUNT_REG + LN_TIMER_TX_RELOAD_PERIOD - LN_TIMER_TX_RELOAD_ADJUST; 
 a10:	8c b5       	in	r24, 0x2c	; 44
 a12:	9d b5       	in	r25, 0x2d	; 45
 a14:	88 5a       	subi	r24, 0xA8	; 168
 a16:	9e 4f       	sbci	r25, 0xFE	; 254
 a18:	90 93 a7 01 	sts	0x01A7, r25	; 0x8001a7 <lnCompareTarget+0x1>
 a1c:	80 93 a6 01 	sts	0x01A6, r24	; 0x8001a6 <lnCompareTarget>
      LN_TMR_OUTP_CAPT_REG = lnCompareTarget ;
 a20:	80 91 a6 01 	lds	r24, 0x01A6	; 0x8001a6 <lnCompareTarget>
 a24:	90 91 a7 01 	lds	r25, 0x01A7	; 0x8001a7 <lnCompareTarget+0x1>
 a28:	9b bd       	out	0x2b, r25	; 43
 a2a:	8a bd       	out	0x2a, r24	; 42
 a2c:	31 c0       	rjmp	.+98     	; 0xa90 <__vector_6+0x1e0>
    }
    else
    {
        // Successfully Sent all bytes in the buffer
        // so set the Packet Status to Done
      lnTxSuccess = 1 ;
 a2e:	81 e0       	ldi	r24, 0x01	; 1
 a30:	80 93 a2 01 	sts	0x01A2, r24	; 0x8001a2 <lnTxSuccess>

        // Now copy the TX Packet into the RX Buffer
      addMsgLnBuf( lnRxBuffer, lnTxData );
 a34:	c0 91 ac 01 	lds	r28, 0x01AC	; 0x8001ac <lnTxData>
 a38:	d0 91 ad 01 	lds	r29, 0x01AD	; 0x8001ad <lnTxData+0x1>
 a3c:	00 91 a8 01 	lds	r16, 0x01A8	; 0x8001a8 <lnRxBuffer>
 a40:	10 91 a9 01 	lds	r17, 0x01A9	; 0x8001a9 <lnRxBuffer+0x1>
static inline void addMsgLnBuf( LnBuf *Buffer, volatile lnMsg * newMsg )
{
	byte	Index ;
	byte 	Length ;

	Length = getLnMsgSize( newMsg ) ;
 a44:	ce 01       	movw	r24, r28
 a46:	ea d1       	rcall	.+980    	; 0xe1c <getLnMsgSize>
	for( Index = 0; Index < Length; Index++ )
 a48:	88 23       	and	r24, r24
 a4a:	e9 f0       	breq	.+58     	; 0xa86 <__vector_6+0x1d6>
 a4c:	81 50       	subi	r24, 0x01	; 1
 a4e:	68 2f       	mov	r22, r24
 a50:	70 e0       	ldi	r23, 0x00	; 0
 a52:	6f 5f       	subi	r22, 0xFF	; 255
 a54:	7f 4f       	sbci	r23, 0xFF	; 255
 a56:	80 e0       	ldi	r24, 0x00	; 0
 a58:	90 e0       	ldi	r25, 0x00	; 0
void addByteLnBuf( LnBuf *Buffer, byte newByte );
void addMsgLnBuf( LnBuf *Buffer, volatile lnMsg * newMsg );
#else
static inline void addByteLnBuf( LnBuf *Buffer, byte newByte )
{
	Buffer->Buf[ Buffer->WriteIndex++ ] = newByte ;
 a5a:	f8 01       	movw	r30, r16
 a5c:	e0 58       	subi	r30, 0x80	; 128
 a5e:	ff 4f       	sbci	r31, 0xFF	; 255
	byte	Index ;
	byte 	Length ;

	Length = getLnMsgSize( newMsg ) ;
	for( Index = 0; Index < Length; Index++ )
		addByteLnBuf(Buffer, newMsg->data[ Index ] ) ;
 a60:	de 01       	movw	r26, r28
 a62:	a8 0f       	add	r26, r24
 a64:	b9 1f       	adc	r27, r25
 a66:	4c 91       	ld	r20, X
void addByteLnBuf( LnBuf *Buffer, byte newByte );
void addMsgLnBuf( LnBuf *Buffer, volatile lnMsg * newMsg );
#else
static inline void addByteLnBuf( LnBuf *Buffer, byte newByte )
{
	Buffer->Buf[ Buffer->WriteIndex++ ] = newByte ;
 a68:	30 81       	ld	r19, Z
 a6a:	21 e0       	ldi	r18, 0x01	; 1
 a6c:	23 0f       	add	r18, r19
 a6e:	20 83       	st	Z, r18
 a70:	d8 01       	movw	r26, r16
 a72:	a3 0f       	add	r26, r19
 a74:	b1 1d       	adc	r27, r1
 a76:	4c 93       	st	X, r20
	if( Buffer->WriteIndex >= LN_BUF_SIZE )
 a78:	22 23       	and	r18, r18
 a7a:	0c f4       	brge	.+2      	; 0xa7e <__vector_6+0x1ce>
		Buffer->WriteIndex = 0 ;
 a7c:	10 82       	st	Z, r1
 a7e:	01 96       	adiw	r24, 0x01	; 1
{
	byte	Index ;
	byte 	Length ;

	Length = getLnMsgSize( newMsg ) ;
	for( Index = 0; Index < Length; Index++ )
 a80:	86 17       	cp	r24, r22
 a82:	97 07       	cpc	r25, r23
 a84:	69 f7       	brne	.-38     	; 0xa60 <__vector_6+0x1b0>

        // Begin CD Backoff state
      lnBitCount = 0 ;
 a86:	10 92 ab 01 	sts	0x01AB, r1	; 0x8001ab <lnBitCount>
      lnState = LN_ST_CD_BACKOFF ;      
 a8a:	81 e0       	ldi	r24, 0x01	; 1
 a8c:	80 93 aa 01 	sts	0x01AA, r24	; 0x8001aa <lnState>
    }
  }

    // Note we may have got here from a failed TX cycle, if so BitCount will be 0
  if( lnState == LN_ST_TX_COLLISION )
 a90:	80 91 aa 01 	lds	r24, 0x01AA	; 0x8001aa <lnState>
 a94:	82 30       	cpi	r24, 0x02	; 2
 a96:	c9 f4       	brne	.+50     	; 0xaca <__vector_6+0x21a>
  {
    if( lnBitCount == 0 )
 a98:	80 91 ab 01 	lds	r24, 0x01AB	; 0x8001ab <lnBitCount>
 a9c:	81 11       	cpse	r24, r1
 a9e:	02 c0       	rjmp	.+4      	; 0xaa4 <__vector_6+0x1f4>
    {
        // Pull the TX Line low to indicate Collision
      LN_SW_UART_SET_TX_LOW
 aa0:	c1 9a       	sbi	0x18, 1	; 24
 aa2:	13 c0       	rjmp	.+38     	; 0xaca <__vector_6+0x21a>
#ifdef COLLISION_MONITOR
      cbi( COLLISION_MONITOR_PORT,COLLISION_MONITOR_BIT ) ;
#endif
    }
    else if( lnBitCount >= LN_COLLISION_TICKS )
 aa4:	80 91 ab 01 	lds	r24, 0x01AB	; 0x8001ab <lnBitCount>
 aa8:	8f 30       	cpi	r24, 0x0F	; 15
 aaa:	78 f0       	brcs	.+30     	; 0xaca <__vector_6+0x21a>
    {
        // Release the TX Line
      LN_SW_UART_SET_TX_HIGH
 aac:	c1 98       	cbi	0x18, 1	; 24
#ifdef COLLISION_MONITOR
      sbi( COLLISION_MONITOR_PORT,COLLISION_MONITOR_BIT ) ;
#endif

      lnBitCount = 0 ;
 aae:	10 92 ab 01 	sts	0x01AB, r1	; 0x8001ab <lnBitCount>
      lnState = LN_ST_CD_BACKOFF ;
 ab2:	81 e0       	ldi	r24, 0x01	; 1
 ab4:	80 93 aa 01 	sts	0x01AA, r24	; 0x8001aa <lnState>

      lnRxBuffer->Stats.Collisions++ ;
 ab8:	e0 91 a8 01 	lds	r30, 0x01A8	; 0x8001a8 <lnRxBuffer>
 abc:	f0 91 a9 01 	lds	r31, 0x01A9	; 0x8001a9 <lnRxBuffer+0x1>
 ac0:	e5 57       	subi	r30, 0x75	; 117
 ac2:	ff 4f       	sbci	r31, 0xFF	; 255
 ac4:	80 81       	ld	r24, Z
 ac6:	8f 5f       	subi	r24, 0xFF	; 255
 ac8:	80 83       	st	Z, r24
    }
  }

  if( lnState == LN_ST_CD_BACKOFF )
 aca:	80 91 aa 01 	lds	r24, 0x01AA	; 0x8001aa <lnState>
 ace:	81 30       	cpi	r24, 0x01	; 1
 ad0:	a1 f4       	brne	.+40     	; 0xafa <__vector_6+0x24a>
  {
    if( lnBitCount == 0 )
 ad2:	80 91 ab 01 	lds	r24, 0x01AB	; 0x8001ab <lnBitCount>
 ad6:	81 11       	cpse	r24, r1
 ad8:	07 c0       	rjmp	.+14     	; 0xae8 <__vector_6+0x238>
    {
        // Even though we are waiting, other nodes may try and transmit early
        // so Clear the Start Bit Interrupt Status Flag and Enable ready to 
        // detect the next Start Bit
      sbi( LN_SB_INT_STATUS_REG, LN_SB_INT_STATUS_BIT ) ;
 ada:	88 b7       	in	r24, 0x38	; 56
 adc:	80 62       	ori	r24, 0x20	; 32
 ade:	88 bf       	out	0x38, r24	; 56
      sbi( LN_SB_INT_ENABLE_REG, LN_SB_INT_ENABLE_BIT ) ;
 ae0:	89 b7       	in	r24, 0x39	; 57
 ae2:	80 62       	ori	r24, 0x20	; 32
 ae4:	89 bf       	out	0x39, r24	; 57
 ae6:	09 c0       	rjmp	.+18     	; 0xafa <__vector_6+0x24a>
    }
    else if( lnBitCount >= LN_BACKOFF_MAX )
 ae8:	80 91 ab 01 	lds	r24, 0x01AB	; 0x8001ab <lnBitCount>
 aec:	88 33       	cpi	r24, 0x38	; 56
 aee:	28 f0       	brcs	.+10     	; 0xafa <__vector_6+0x24a>
    { // declare network to free after maximum backoff delay
      lnState = LN_ST_IDLE ;
 af0:	10 92 aa 01 	sts	0x01AA, r1	; 0x8001aa <lnState>
      cbi( LN_TMR_INT_ENABLE_REG, LN_TMR_INT_ENABLE_BIT ) ;
 af4:	89 b7       	in	r24, 0x39	; 57
 af6:	8f 7e       	andi	r24, 0xEF	; 239
 af8:	89 bf       	out	0x39, r24	; 57
    }
  }
}
 afa:	ff 91       	pop	r31
 afc:	ef 91       	pop	r30
 afe:	df 91       	pop	r29
 b00:	cf 91       	pop	r28
 b02:	bf 91       	pop	r27
 b04:	af 91       	pop	r26
 b06:	9f 91       	pop	r25
 b08:	8f 91       	pop	r24
 b0a:	7f 91       	pop	r23
 b0c:	6f 91       	pop	r22
 b0e:	5f 91       	pop	r21
 b10:	4f 91       	pop	r20
 b12:	3f 91       	pop	r19
 b14:	2f 91       	pop	r18
 b16:	1f 91       	pop	r17
 b18:	0f 91       	pop	r16
 b1a:	0f 90       	pop	r0
 b1c:	0f be       	out	0x3f, r0	; 63
 b1e:	0f 90       	pop	r0
 b20:	1f 90       	pop	r1
 b22:	18 95       	reti

00000b24 <initLocoNetHardware>:
  sbi(TX_MEASUREMENT_DDR, TX_MEASUREMENT_PIN);
  cbi(TX_MEASUREMENT_PORT, TX_MEASUREMENT_PIN);
#endif

	
	lnRxBuffer = RxBuffer ;
 b24:	90 93 a9 01 	sts	0x01A9, r25	; 0x8001a9 <lnRxBuffer+0x1>
 b28:	80 93 a8 01 	sts	0x01A8, r24	; 0x8001a8 <lnRxBuffer>

    // Set the TX line to Inactive
  LN_SW_UART_SET_TX_HIGH
 b2c:	c1 98       	cbi	0x18, 1	; 24
  sbi( LN_TX_DDR, LN_TX_BIT ) ;
 b2e:	b9 9a       	sbi	0x17, 1	; 23
	ACSR |= (1<<ACBG)|(1<<ACO)|(1<<ACIC);	// turn on comparitor, bandgap, output, input capture
	ADMUX |= (1<<REFS0)|(1<<REFS1)|1;		//choose internal 2.56V source and Chl 1
	TCCR1B = (TCCR1B & 0xF8) | (1<<ICES1) | LN_TMR_PRESCALER ;    		// Set Rising Edge and Timer Clock Source 
#elif (defined wBOARD_FREDI || defined LN_SW_USE_AC_AS_IN_FREDI)
	// Enable Analog Comparator to Trigger the Input Capture unit
	ACSR = (1<<ACI) | (1<<ACIS1) | (1<<ACIS0) | (1<<ACIC) ;
 b30:	87 e1       	ldi	r24, 0x17	; 23
 b32:	88 b9       	out	0x08, r24	; 8
    ACSR = 1<<ACD ;
  #endif
//	TCCR1B |= (1<<ICNC1) ;    		// Enable Noise Canceller 
#endif

  lnState = LN_ST_IDLE ;
 b34:	10 92 aa 01 	sts	0x01AA, r1	; 0x8001aa <lnState>

    //Clear StartBit Interrupt flag
  sbi( LN_SB_INT_STATUS_REG, LN_SB_INT_STATUS_BIT ) ;
 b38:	88 b7       	in	r24, 0x38	; 56
 b3a:	80 62       	ori	r24, 0x20	; 32
 b3c:	88 bf       	out	0x38, r24	; 56

    //Enable StartBit Interrupt
  sbi( LN_SB_INT_ENABLE_REG, LN_SB_INT_ENABLE_BIT ) ;
 b3e:	89 b7       	in	r24, 0x39	; 57
 b40:	80 62       	ori	r24, 0x20	; 32
 b42:	89 bf       	out	0x39, r24	; 57

    // Set Timer Clock Source 
  LN_TMR_CONTROL_REG = (LN_TMR_CONTROL_REG & 0xF8) | LN_TMR_PRESCALER ;
 b44:	8e b5       	in	r24, 0x2e	; 46
 b46:	88 7f       	andi	r24, 0xF8	; 248
 b48:	81 60       	ori	r24, 0x01	; 1
 b4a:	8e bd       	out	0x2e, r24	; 46
 b4c:	08 95       	ret

00000b4e <sendLocoNetPacketTry>:
}


LN_STATUS sendLocoNetPacketTry(lnMsg *TxData, unsigned char ucPrioDelay)
{
 b4e:	1f 93       	push	r17
 b50:	cf 93       	push	r28
 b52:	df 93       	push	r29
 b54:	ec 01       	movw	r28, r24
  byte  CheckSum ;
  byte  CheckLength ;

  lnTxLength = getLnMsgSize( TxData ) ;
 b56:	16 2f       	mov	r17, r22
 b58:	61 d1       	rcall	.+706    	; 0xe1c <getLnMsgSize>
 b5a:	80 93 a4 01 	sts	0x01A4, r24	; 0x8001a4 <lnTxLength>

  // First calculate the checksum as it may not have been done
  CheckLength = lnTxLength - 1 ;
 b5e:	20 91 a4 01 	lds	r18, 0x01A4	; 0x8001a4 <lnTxLength>
  CheckSum = 0xFF ;

  for( lnTxIndex = 0; lnTxIndex < CheckLength; lnTxIndex++ )
 b62:	21 50       	subi	r18, 0x01	; 1
 b64:	10 92 a3 01 	sts	0x01A3, r1	; 0x8001a3 <lnTxIndex>
 b68:	80 91 a3 01 	lds	r24, 0x01A3	; 0x8001a3 <lnTxIndex>
 b6c:	82 17       	cp	r24, r18
 b6e:	90 f4       	brcc	.+36     	; 0xb94 <sendLocoNetPacketTry+0x46>
      CheckSum ^= TxData->data[ lnTxIndex ] ;
 b70:	9f ef       	ldi	r25, 0xFF	; 255
 b72:	80 91 a3 01 	lds	r24, 0x01A3	; 0x8001a3 <lnTxIndex>
 b76:	fe 01       	movw	r30, r28
 b78:	e8 0f       	add	r30, r24
 b7a:	f1 1d       	adc	r31, r1
 b7c:	80 81       	ld	r24, Z

  // First calculate the checksum as it may not have been done
  CheckLength = lnTxLength - 1 ;
  CheckSum = 0xFF ;

  for( lnTxIndex = 0; lnTxIndex < CheckLength; lnTxIndex++ )
 b7e:	98 27       	eor	r25, r24
 b80:	80 91 a3 01 	lds	r24, 0x01A3	; 0x8001a3 <lnTxIndex>
 b84:	8f 5f       	subi	r24, 0xFF	; 255
 b86:	80 93 a3 01 	sts	0x01A3, r24	; 0x8001a3 <lnTxIndex>
 b8a:	80 91 a3 01 	lds	r24, 0x01A3	; 0x8001a3 <lnTxIndex>
 b8e:	82 17       	cp	r24, r18
 b90:	80 f3       	brcs	.-32     	; 0xb72 <sendLocoNetPacketTry+0x24>

  lnTxLength = getLnMsgSize( TxData ) ;

  // First calculate the checksum as it may not have been done
  CheckLength = lnTxLength - 1 ;
  CheckSum = 0xFF ;
 b92:	01 c0       	rjmp	.+2      	; 0xb96 <sendLocoNetPacketTry+0x48>

  for( lnTxIndex = 0; lnTxIndex < CheckLength; lnTxIndex++ )
      CheckSum ^= TxData->data[ lnTxIndex ] ;
  
  TxData->data[ CheckLength ] = CheckSum ; 
 b94:	9f ef       	ldi	r25, 0xFF	; 255
 b96:	fe 01       	movw	r30, r28
 b98:	e2 0f       	add	r30, r18
 b9a:	f1 1d       	adc	r31, r1
  // clip maximum prio delay
  if (ucPrioDelay > LN_BACKOFF_MAX)
    ucPrioDelay = LN_BACKOFF_MAX;

  // if priority delay was waited now, declare net as free for this try
  cli();  // disabling interrupt to avoid confusion by ISR changing lnState while we want to do it
 b9c:	90 83       	st	Z, r25
  if (lnState == LN_ST_CD_BACKOFF)
 b9e:	f8 94       	cli
 ba0:	80 91 aa 01 	lds	r24, 0x01AA	; 0x8001aa <lnState>
 ba4:	81 30       	cpi	r24, 0x01	; 1
  {
    if (lnBitCount >= ucPrioDelay)  // Likely we don't want to wait as long as
 ba6:	61 f4       	brne	.+24     	; 0xbc0 <sendLocoNetPacketTry+0x72>
 ba8:	80 91 ab 01 	lds	r24, 0x01AB	; 0x8001ab <lnBitCount>
 bac:	19 33       	cpi	r17, 0x39	; 57
 bae:	08 f0       	brcs	.+2      	; 0xbb2 <sendLocoNetPacketTry+0x64>
 bb0:	18 e3       	ldi	r17, 0x38	; 56
 bb2:	81 17       	cp	r24, r17
    {                               // the timer ISR waits its maximum delay.
      lnState = LN_ST_IDLE ;
 bb4:	28 f0       	brcs	.+10     	; 0xbc0 <sendLocoNetPacketTry+0x72>
 bb6:	10 92 aa 01 	sts	0x01AA, r1	; 0x8001aa <lnState>
      cbi( LN_TMR_INT_ENABLE_REG, LN_TMR_INT_ENABLE_BIT ) ;
 bba:	89 b7       	in	r24, 0x39	; 57
 bbc:	8f 7e       	andi	r24, 0xEF	; 239
    }
  }
  sei();  // a delayed start bit interrupt will happen now,
 bbe:	89 bf       	out	0x39, r24	; 57
          // a delayed timer interrupt was stalled

  // If the Network is not Idle, don't start the packet
  if (lnState == LN_ST_CD_BACKOFF)
 bc0:	78 94       	sei
 bc2:	80 91 aa 01 	lds	r24, 0x01AA	; 0x8001aa <lnState>
 bc6:	81 30       	cpi	r24, 0x01	; 1
  {
    if (lnBitCount < LN_CARRIER_TICKS)   // in carrier detect timer?
 bc8:	39 f4       	brne	.+14     	; 0xbd8 <sendLocoNetPacketTry+0x8a>
 bca:	90 91 ab 01 	lds	r25, 0x01AB	; 0x8001ab <lnBitCount>
      return LN_CD_BACKOFF;
 bce:	94 31       	cpi	r25, 0x14	; 20
 bd0:	08 f0       	brcs	.+2      	; 0xbd4 <sendLocoNetPacketTry+0x86>
 bd2:	57 c0       	rjmp	.+174    	; 0xc82 <sendLocoNetPacketTry+0x134>
 bd4:	80 e0       	ldi	r24, 0x00	; 0
    else
      return LN_PRIO_BACKOFF;
  }

  if( lnState != LN_ST_IDLE )
 bd6:	55 c0       	rjmp	.+170    	; 0xc82 <sendLocoNetPacketTry+0x134>
 bd8:	80 91 aa 01 	lds	r24, 0x01AA	; 0x8001aa <lnState>
 bdc:	81 11       	cpse	r24, r1
    return LN_NETWORK_BUSY;  // neither idle nor backoff -> busy

  // We need to do this with interrupts off.
  // The last time we check for free net until sending our start bit
  // must be as short as possible, not interrupted.
  cli() ;
 bde:	4e c0       	rjmp	.+156    	; 0xc7c <sendLocoNetPacketTry+0x12e>
  // Before we do anything else - Disable StartBit Interrupt
  cbi( LN_SB_INT_ENABLE_REG, LN_SB_INT_ENABLE_BIT ) ;
 be0:	f8 94       	cli
 be2:	89 b7       	in	r24, 0x39	; 57
 be4:	8f 7d       	andi	r24, 0xDF	; 223
  if (bit_is_set(LN_SB_INT_STATUS_REG, LN_SB_INT_STATUS_BIT))
 be6:	89 bf       	out	0x39, r24	; 57
 be8:	08 b6       	in	r0, 0x38	; 56
 bea:	05 fe       	sbrs	r0, 5
  {
    // first we disabled it, than before sending the start bit, we found out
    // that somebody was faster by examining the start bit interrupt request flag
    sbi( LN_SB_INT_ENABLE_REG, LN_SB_INT_ENABLE_BIT ) ;
 bec:	06 c0       	rjmp	.+12     	; 0xbfa <sendLocoNetPacketTry+0xac>
 bee:	89 b7       	in	r24, 0x39	; 57
 bf0:	80 62       	ori	r24, 0x20	; 32
    sei() ;  // receive now what our rival is sending
 bf2:	89 bf       	out	0x39, r24	; 57
    return LN_NETWORK_BUSY;
 bf4:	78 94       	sei
 bf6:	82 e0       	ldi	r24, 0x02	; 2
  }

  LN_SW_UART_SET_TX_LOW        // Begin the Start Bit
 bf8:	44 c0       	rjmp	.+136    	; 0xc82 <sendLocoNetPacketTry+0x134>
  // added adjustment value for bugfix (Olaf Funke)
#ifdef TX_START_MEASUREMENT
	sbi(TX_MEASUREMENT_PORT, TX_MEASUREMENT_PIN);
#endif
	
  lnCompareTarget = LN_TMR_COUNT_REG + LN_TIMER_TX_RELOAD_PERIOD - LN_TIMER_TX_RELOAD_ADJUST;
 bfa:	c1 9a       	sbi	0x18, 1	; 24
 bfc:	8c b5       	in	r24, 0x2c	; 44
 bfe:	9d b5       	in	r25, 0x2d	; 45
 c00:	88 5a       	subi	r24, 0xA8	; 168
 c02:	9e 4f       	sbci	r25, 0xFE	; 254
 c04:	90 93 a7 01 	sts	0x01A7, r25	; 0x8001a7 <lnCompareTarget+0x1>
 c08:	80 93 a6 01 	sts	0x01A6, r24	; 0x8001a6 <lnCompareTarget>
  LN_TMR_OUTP_CAPT_REG = lnCompareTarget ;
 c0c:	80 91 a6 01 	lds	r24, 0x01A6	; 0x8001a6 <lnCompareTarget>
 c10:	90 91 a7 01 	lds	r25, 0x01A7	; 0x8001a7 <lnCompareTarget+0x1>
 c14:	9b bd       	out	0x2b, r25	; 43

  sei() ;
 c16:	8a bd       	out	0x2a, r24	; 42

  lnTxData = TxData ;
 c18:	78 94       	sei
 c1a:	d0 93 ad 01 	sts	0x01AD, r29	; 0x8001ad <lnTxData+0x1>
 c1e:	c0 93 ac 01 	sts	0x01AC, r28	; 0x8001ac <lnTxData>
  lnTxIndex = 0 ;
 c22:	10 92 a3 01 	sts	0x01A3, r1	; 0x8001a3 <lnTxIndex>
  lnTxSuccess = 0 ;
 c26:	10 92 a2 01 	sts	0x01A2, r1	; 0x8001a2 <lnTxSuccess>

    // Load the first Byte
  lnCurrentByte = TxData->data[ 0 ] ;
 c2a:	88 81       	ld	r24, Y
 c2c:	80 93 a5 01 	sts	0x01A5, r24	; 0x8001a5 <lnCurrentByte>

    // Set the State to Transmit
  lnState = LN_ST_TX ;                      
 c30:	83 e0       	ldi	r24, 0x03	; 3
 c32:	80 93 aa 01 	sts	0x01AA, r24	; 0x8001aa <lnState>

    // Reset the bit counter
  lnBitCount = 0 ;                          
 c36:	10 92 ab 01 	sts	0x01AB, r1	; 0x8001ab <lnBitCount>

    // Clear the current Compare interrupt status bit and enable the Compare interrupt
  sbi(LN_TMR_INT_STATUS_REG, LN_TMR_INT_STATUS_BIT) ;
 c3a:	88 b7       	in	r24, 0x38	; 56
 c3c:	80 61       	ori	r24, 0x10	; 16
  sbi(LN_TMR_INT_ENABLE_REG, LN_TMR_INT_ENABLE_BIT) ; 
 c3e:	88 bf       	out	0x38, r24	; 56
 c40:	89 b7       	in	r24, 0x39	; 57
 c42:	80 61       	ori	r24, 0x10	; 16

  // now busy waiting until the interrupts did the rest
  while (lnState == LN_ST_TX) {}
 c44:	89 bf       	out	0x39, r24	; 57
 c46:	80 91 aa 01 	lds	r24, 0x01AA	; 0x8001aa <lnState>
 c4a:	83 30       	cpi	r24, 0x03	; 3

  if (lnTxSuccess)
 c4c:	e1 f3       	breq	.-8      	; 0xc46 <sendLocoNetPacketTry+0xf8>
 c4e:	80 91 a2 01 	lds	r24, 0x01A2	; 0x8001a2 <lnTxSuccess>
 c52:	88 23       	and	r24, r24
  {
    lnRxBuffer->Stats.TxPackets++ ;
 c54:	69 f0       	breq	.+26     	; 0xc70 <sendLocoNetPacketTry+0x122>
 c56:	e0 91 a8 01 	lds	r30, 0x01A8	; 0x8001a8 <lnRxBuffer>
 c5a:	f0 91 a9 01 	lds	r31, 0x01A9	; 0x8001a9 <lnRxBuffer+0x1>
 c5e:	e8 57       	subi	r30, 0x78	; 120
 c60:	ff 4f       	sbci	r31, 0xFF	; 255
 c62:	80 81       	ld	r24, Z
 c64:	91 81       	ldd	r25, Z+1	; 0x01
 c66:	01 96       	adiw	r24, 0x01	; 1
 c68:	91 83       	std	Z+1, r25	; 0x01
    return LN_DONE;
 c6a:	80 83       	st	Z, r24
 c6c:	83 e0       	ldi	r24, 0x03	; 3
  }

  if (lnState == LN_ST_TX_COLLISION)
 c6e:	09 c0       	rjmp	.+18     	; 0xc82 <sendLocoNetPacketTry+0x134>
 c70:	80 91 aa 01 	lds	r24, 0x01AA	; 0x8001aa <lnState>
 c74:	82 30       	cpi	r24, 0x02	; 2
  {
    return LN_COLLISION;
  }

  return LN_UNKNOWN_ERROR; // everything else is an error
 c76:	21 f0       	breq	.+8      	; 0xc80 <sendLocoNetPacketTry+0x132>
 c78:	85 e0       	ldi	r24, 0x05	; 5
    else
      return LN_PRIO_BACKOFF;
  }

  if( lnState != LN_ST_IDLE )
    return LN_NETWORK_BUSY;  // neither idle nor backoff -> busy
 c7a:	03 c0       	rjmp	.+6      	; 0xc82 <sendLocoNetPacketTry+0x134>
 c7c:	82 e0       	ldi	r24, 0x02	; 2
    return LN_DONE;
  }

  if (lnState == LN_ST_TX_COLLISION)
  {
    return LN_COLLISION;
 c7e:	01 c0       	rjmp	.+2      	; 0xc82 <sendLocoNetPacketTry+0x134>
  }

  return LN_UNKNOWN_ERROR; // everything else is an error
}
 c80:	84 e0       	ldi	r24, 0x04	; 4
 c82:	df 91       	pop	r29
 c84:	cf 91       	pop	r28
 c86:	1f 91       	pop	r17
 c88:	08 95       	ret

00000c8a <__vector_9>:
volatile byte SlowTimerTicks = 0 ;
volatile byte FastTimerTicks = 0 ;
volatile word DelayTimerTicks = 0 ;

ISR(TIMER0_OVF_vect)
{
 c8a:	1f 92       	push	r1
 c8c:	0f 92       	push	r0
 c8e:	0f b6       	in	r0, 0x3f	; 63
 c90:	0f 92       	push	r0
 c92:	11 24       	eor	r1, r1
 c94:	8f 93       	push	r24
 c96:	9f 93       	push	r25
  TCNT0 = (byte) TICK_RELOAD ;
 c98:	84 ee       	ldi	r24, 0xE4	; 228
 c9a:	82 bf       	out	0x32, r24	; 50

  FastTimerTicks++;
 c9c:	80 91 76 00 	lds	r24, 0x0076	; 0x800076 <FastTimerTicks>
 ca0:	8f 5f       	subi	r24, 0xFF	; 255
 ca2:	80 93 76 00 	sts	0x0076, r24	; 0x800076 <FastTimerTicks>

  if( ++SlowTimerAccumulator >= 100 )
 ca6:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <SlowTimerAccumulator>
 caa:	8f 5f       	subi	r24, 0xFF	; 255
 cac:	84 36       	cpi	r24, 0x64	; 100
 cae:	18 f4       	brcc	.+6      	; 0xcb6 <__vector_9+0x2c>
 cb0:	80 93 78 00 	sts	0x0078, r24	; 0x800078 <SlowTimerAccumulator>
 cb4:	07 c0       	rjmp	.+14     	; 0xcc4 <__vector_9+0x3a>
  {
    SlowTimerAccumulator = 0 ;
 cb6:	10 92 78 00 	sts	0x0078, r1	; 0x800078 <SlowTimerAccumulator>

    SlowTimerTicks++;
 cba:	80 91 77 00 	lds	r24, 0x0077	; 0x800077 <SlowTimerTicks>
 cbe:	8f 5f       	subi	r24, 0xFF	; 255
 cc0:	80 93 77 00 	sts	0x0077, r24	; 0x800077 <SlowTimerTicks>
  }
	
	if( DelayTimerTicks )
 cc4:	80 91 74 00 	lds	r24, 0x0074	; 0x800074 <DelayTimerTicks>
 cc8:	90 91 75 00 	lds	r25, 0x0075	; 0x800075 <DelayTimerTicks+0x1>
 ccc:	89 2b       	or	r24, r25
 cce:	49 f0       	breq	.+18     	; 0xce2 <__vector_9+0x58>
		DelayTimerTicks--;
 cd0:	80 91 74 00 	lds	r24, 0x0074	; 0x800074 <DelayTimerTicks>
 cd4:	90 91 75 00 	lds	r25, 0x0075	; 0x800075 <DelayTimerTicks+0x1>
 cd8:	01 97       	sbiw	r24, 0x01	; 1
 cda:	90 93 75 00 	sts	0x0075, r25	; 0x800075 <DelayTimerTicks+0x1>
 cde:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <DelayTimerTicks>
}
 ce2:	9f 91       	pop	r25
 ce4:	8f 91       	pop	r24
 ce6:	0f 90       	pop	r0
 ce8:	0f be       	out	0x3f, r0	; 63
 cea:	0f 90       	pop	r0
 cec:	1f 90       	pop	r1
 cee:	18 95       	reti

00000cf0 <initTimer>:
void initTimer()
{
	#if defined (__AVR_ATmega16__)
	
	    // Get the Current Timer1 Count and Add the offset for the Compare target
	  TCNT0 = (byte) TICK_RELOAD ;
 cf0:	84 ee       	ldi	r24, 0xE4	; 228
 cf2:	82 bf       	out	0x32, r24	; 50
	
	    // Clear the Overflow interrupt status bit and enable the overflow interrupt
	  sbi(TIFR, TOV0) ;
 cf4:	88 b7       	in	r24, 0x38	; 56
 cf6:	81 60       	ori	r24, 0x01	; 1
 cf8:	88 bf       	out	0x38, r24	; 56
	  sbi(TIMSK, TOIE0) ; 
 cfa:	89 b7       	in	r24, 0x39	; 57
 cfc:	81 60       	ori	r24, 0x01	; 1
 cfe:	89 bf       	out	0x39, r24	; 57
	
	    // Set Timer Clock Source 
	  TCCR0 = (TCCR0 & 0xF8) | TIMER_PRESCALER_CODE ;
 d00:	83 b7       	in	r24, 0x33	; 51
 d02:	88 7f       	andi	r24, 0xF8	; 248
 d04:	84 60       	ori	r24, 0x04	; 4
 d06:	83 bf       	out	0x33, r24	; 51
 d08:	08 95       	ret

00000d0a <addTimerAction>:
	#endif	  
	  
}

void addTimerAction( TimerAction *pAction, byte Ticks, byte (*TickAction) (void *UserPointer), void *UserPointer, byte Fast )
{
 d0a:	0f 93       	push	r16
 d0c:	fc 01       	movw	r30, r24
  byte  StatusReg ;

    // This needs to be done with Interrupts off, save Status reg,
    // disable interrupts and then restore the previous Status reg
    // to enable interrupts again if they were off 
  StatusReg = SREG ;
 d0e:	8f b7       	in	r24, 0x3f	; 63
  cli() ;
 d10:	f8 94       	cli

  if(Fast)
 d12:	00 23       	and	r16, r16
 d14:	59 f0       	breq	.+22     	; 0xd2c <addTimerAction+0x22>
  {
    pAction->Next = FastTimerActionList ;
 d16:	a0 91 79 00 	lds	r26, 0x0079	; 0x800079 <FastTimerActionList>
 d1a:	b0 91 7a 00 	lds	r27, 0x007A	; 0x80007a <FastTimerActionList+0x1>
 d1e:	b6 83       	std	Z+6, r27	; 0x06
 d20:	a5 83       	std	Z+5, r26	; 0x05
    FastTimerActionList = pAction ;
 d22:	f0 93 7a 00 	sts	0x007A, r31	; 0x80007a <FastTimerActionList+0x1>
 d26:	e0 93 79 00 	sts	0x0079, r30	; 0x800079 <FastTimerActionList>
 d2a:	0a c0       	rjmp	.+20     	; 0xd40 <addTimerAction+0x36>
  }
  else
  {
    pAction->Next = SlowTimerActionList ;
 d2c:	a0 91 7b 00 	lds	r26, 0x007B	; 0x80007b <SlowTimerActionList>
 d30:	b0 91 7c 00 	lds	r27, 0x007C	; 0x80007c <SlowTimerActionList+0x1>
 d34:	b6 83       	std	Z+6, r27	; 0x06
 d36:	a5 83       	std	Z+5, r26	; 0x05
    SlowTimerActionList = pAction ;
 d38:	f0 93 7c 00 	sts	0x007C, r31	; 0x80007c <SlowTimerActionList+0x1>
 d3c:	e0 93 7b 00 	sts	0x007B, r30	; 0x80007b <SlowTimerActionList>
  }

  pAction->Ticks = Ticks ;
 d40:	60 83       	st	Z, r22
  pAction->TickAction = TickAction ;
 d42:	54 83       	std	Z+4, r21	; 0x04
 d44:	43 83       	std	Z+3, r20	; 0x03
  pAction->UserPointer = UserPointer ;
 d46:	32 83       	std	Z+2, r19	; 0x02
 d48:	21 83       	std	Z+1, r18	; 0x01
  
    // Enable Interrupts if they were on to start with
  SREG = StatusReg ;
 d4a:	8f bf       	out	0x3f, r24	; 63
}
 d4c:	0f 91       	pop	r16
 d4e:	08 95       	ret

00000d50 <resetTimerAction>:



void resetTimerAction( TimerAction *pAction, byte Ticks )
{
  pAction->Ticks = Ticks ;
 d50:	fc 01       	movw	r30, r24
 d52:	60 83       	st	Z, r22
 d54:	08 95       	ret

00000d56 <delayTimer>:
}

void delayTimer( word delayTicks )
{
	DelayTimerTicks = delayTicks ;
 d56:	90 93 75 00 	sts	0x0075, r25	; 0x800075 <DelayTimerTicks+0x1>
 d5a:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <DelayTimerTicks>
	
	while( DelayTimerTicks )
 d5e:	80 91 74 00 	lds	r24, 0x0074	; 0x800074 <DelayTimerTicks>
 d62:	90 91 75 00 	lds	r25, 0x0075	; 0x800075 <DelayTimerTicks+0x1>
 d66:	89 2b       	or	r24, r25
 d68:	d1 f7       	brne	.-12     	; 0xd5e <delayTimer+0x8>
		; // Sit and wait for the interrupt handler to decrement the ticks to 0
}
 d6a:	08 95       	ret

00000d6c <processTimerActions>:

void processTimerActions(void)
{
 d6c:	0f 93       	push	r16
 d6e:	1f 93       	push	r17
 d70:	cf 93       	push	r28
 d72:	df 93       	push	r29
  byte SlowTicks ;
  
    // This needs to be done with Interrupts off, save Status reg,
    // disable interrupts and then restore the previous Status reg
    // to enable interrupts again if they were off 
  StatusReg = SREG ;
 d74:	8f b7       	in	r24, 0x3f	; 63
  cli() ;
 d76:	f8 94       	cli

  FastTicks = FastTimerTicks ;   
 d78:	00 91 76 00 	lds	r16, 0x0076	; 0x800076 <FastTimerTicks>
  FastTimerTicks = 0 ;
 d7c:	10 92 76 00 	sts	0x0076, r1	; 0x800076 <FastTimerTicks>

  SlowTicks = SlowTimerTicks ;   
 d80:	10 91 77 00 	lds	r17, 0x0077	; 0x800077 <SlowTimerTicks>
  SlowTimerTicks = 0 ;
 d84:	10 92 77 00 	sts	0x0077, r1	; 0x800077 <SlowTimerTicks>

    // Enable Interrupts if they were on to start with
  SREG = StatusReg ;
 d88:	8f bf       	out	0x3f, r24	; 63

  if( FastTicks && FastTimerActionList )
 d8a:	00 23       	and	r16, r16
 d8c:	01 f1       	breq	.+64     	; 0xdce <processTimerActions+0x62>
 d8e:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <FastTimerActionList>
 d92:	90 91 7a 00 	lds	r25, 0x007A	; 0x80007a <FastTimerActionList+0x1>
 d96:	89 2b       	or	r24, r25
 d98:	d1 f0       	breq	.+52     	; 0xdce <processTimerActions+0x62>
  {
    while( FastTicks-- )
    {
      pAction = FastTimerActionList ;
 d9a:	c0 91 79 00 	lds	r28, 0x0079	; 0x800079 <FastTimerActionList>
 d9e:	d0 91 7a 00 	lds	r29, 0x007A	; 0x80007a <FastTimerActionList+0x1>

      while( pAction )
 da2:	20 97       	sbiw	r28, 0x00	; 0
 da4:	91 f0       	breq	.+36     	; 0xdca <processTimerActions+0x5e>
      {
        if( pAction->Ticks )
 da6:	88 81       	ld	r24, Y
 da8:	88 23       	and	r24, r24
 daa:	51 f0       	breq	.+20     	; 0xdc0 <processTimerActions+0x54>
        {
           pAction->Ticks--;
 dac:	81 50       	subi	r24, 0x01	; 1
 dae:	88 83       	st	Y, r24
          // If we have gone from > 0 to 0 then set done and possibly reload
          if( !pAction->Ticks )
 db0:	81 11       	cpse	r24, r1
 db2:	06 c0       	rjmp	.+12     	; 0xdc0 <processTimerActions+0x54>
            pAction->Ticks = (*pAction->TickAction) ( pAction->UserPointer ) ;
 db4:	eb 81       	ldd	r30, Y+3	; 0x03
 db6:	fc 81       	ldd	r31, Y+4	; 0x04
 db8:	89 81       	ldd	r24, Y+1	; 0x01
 dba:	9a 81       	ldd	r25, Y+2	; 0x02
 dbc:	09 95       	icall
 dbe:	88 83       	st	Y, r24
        }

        pAction = pAction->Next ;
 dc0:	0d 80       	ldd	r0, Y+5	; 0x05
 dc2:	de 81       	ldd	r29, Y+6	; 0x06
 dc4:	c0 2d       	mov	r28, r0
  {
    while( FastTicks-- )
    {
      pAction = FastTimerActionList ;

      while( pAction )
 dc6:	20 97       	sbiw	r28, 0x00	; 0
 dc8:	71 f7       	brne	.-36     	; 0xda6 <processTimerActions+0x3a>
 dca:	01 50       	subi	r16, 0x01	; 1
    // Enable Interrupts if they were on to start with
  SREG = StatusReg ;

  if( FastTicks && FastTimerActionList )
  {
    while( FastTicks-- )
 dcc:	31 f7       	brne	.-52     	; 0xd9a <processTimerActions+0x2e>
        pAction = pAction->Next ;
      }
    }
  }

  if( SlowTicks && SlowTimerActionList )
 dce:	11 23       	and	r17, r17
 dd0:	01 f1       	breq	.+64     	; 0xe12 <processTimerActions+0xa6>
 dd2:	80 91 7b 00 	lds	r24, 0x007B	; 0x80007b <SlowTimerActionList>
 dd6:	90 91 7c 00 	lds	r25, 0x007C	; 0x80007c <SlowTimerActionList+0x1>
 dda:	89 2b       	or	r24, r25
 ddc:	d1 f0       	breq	.+52     	; 0xe12 <processTimerActions+0xa6>
  {
    while( SlowTicks-- )
    {
      pAction = SlowTimerActionList ;
 dde:	c0 91 7b 00 	lds	r28, 0x007B	; 0x80007b <SlowTimerActionList>
 de2:	d0 91 7c 00 	lds	r29, 0x007C	; 0x80007c <SlowTimerActionList+0x1>

      while( pAction )
 de6:	20 97       	sbiw	r28, 0x00	; 0
 de8:	91 f0       	breq	.+36     	; 0xe0e <processTimerActions+0xa2>
      {
        if( pAction->Ticks )
 dea:	88 81       	ld	r24, Y
 dec:	88 23       	and	r24, r24
 dee:	51 f0       	breq	.+20     	; 0xe04 <processTimerActions+0x98>
        {
           pAction->Ticks--;
 df0:	81 50       	subi	r24, 0x01	; 1
 df2:	88 83       	st	Y, r24
          // If we have gone from > 0 to 0 then set done and possibly reload
          if( !pAction->Ticks )
 df4:	81 11       	cpse	r24, r1
 df6:	06 c0       	rjmp	.+12     	; 0xe04 <processTimerActions+0x98>
            pAction->Ticks = (*pAction->TickAction) ( pAction->UserPointer ) ;
 df8:	eb 81       	ldd	r30, Y+3	; 0x03
 dfa:	fc 81       	ldd	r31, Y+4	; 0x04
 dfc:	89 81       	ldd	r24, Y+1	; 0x01
 dfe:	9a 81       	ldd	r25, Y+2	; 0x02
 e00:	09 95       	icall
 e02:	88 83       	st	Y, r24
        }

        pAction = pAction->Next ;
 e04:	0d 80       	ldd	r0, Y+5	; 0x05
 e06:	de 81       	ldd	r29, Y+6	; 0x06
 e08:	c0 2d       	mov	r28, r0
  {
    while( SlowTicks-- )
    {
      pAction = SlowTimerActionList ;

      while( pAction )
 e0a:	20 97       	sbiw	r28, 0x00	; 0
 e0c:	71 f7       	brne	.-36     	; 0xdea <processTimerActions+0x7e>
 e0e:	11 50       	subi	r17, 0x01	; 1
    }
  }

  if( SlowTicks && SlowTimerActionList )
  {
    while( SlowTicks-- )
 e10:	31 f7       	brne	.-52     	; 0xdde <processTimerActions+0x72>

        pAction = pAction->Next ;
      }
    }
  }
}                                                                                                                 
 e12:	df 91       	pop	r29
 e14:	cf 91       	pop	r28
 e16:	1f 91       	pop	r17
 e18:	0f 91       	pop	r16
 e1a:	08 95       	ret

00000e1c <getLnMsgSize>:
{
	return 0 ;
}

byte getLnMsgSize( volatile lnMsg * Msg )
{
 e1c:	fc 01       	movw	r30, r24
	return ( ( Msg->sz.command & (byte)0x60 ) == (byte)0x60 ) ? Msg->sz.mesg_size : ( ( Msg->sz.command & (byte)0x60 ) >> (byte)4 ) + 2 ;
 e1e:	90 81       	ld	r25, Z
 e20:	90 76       	andi	r25, 0x60	; 96
 e22:	90 36       	cpi	r25, 0x60	; 96
 e24:	11 f4       	brne	.+4      	; 0xe2a <getLnMsgSize+0xe>
 e26:	81 81       	ldd	r24, Z+1	; 0x01
 e28:	08 95       	ret
 e2a:	80 81       	ld	r24, Z
 e2c:	80 76       	andi	r24, 0x60	; 96
 e2e:	82 95       	swap	r24
 e30:	8f 70       	andi	r24, 0x0F	; 15
 e32:	8e 5f       	subi	r24, 0xFE	; 254
}
 e34:	08 95       	ret

00000e36 <initLocoNet>:


lnMsg * recvLocoNetPacket( void )
{
	return recvLnMsg(pstLnRxBuffer);
}
 e36:	90 93 7e 00 	sts	0x007E, r25	; 0x80007e <pstLnRxBuffer+0x1>
 e3a:	80 93 7d 00 	sts	0x007D, r24	; 0x80007d <pstLnRxBuffer>
 e3e:	72 ce       	rjmp	.-796    	; 0xb24 <initLocoNetHardware>
 e40:	08 95       	ret

00000e42 <sendLocoNetPacket>:


#define   LN_TX_RETRIES_MAX  25
// this function should be moved to a hardware independant module
LN_STATUS sendLocoNetPacket( lnMsg *punTxData )
{
 e42:	df 92       	push	r13
 e44:	ef 92       	push	r14
 e46:	ff 92       	push	r15
 e48:	0f 93       	push	r16
 e4a:	1f 93       	push	r17
 e4c:	cf 93       	push	r28
 e4e:	df 93       	push	r29
 e50:	8c 01       	movw	r16, r24

      if (enReturn == LN_DONE)  // success?
        return LN_DONE;

      if (enReturn == LN_PRIO_BACKOFF)
        ucWaitForEnterBackoff = 0; // now entered backoff -> next state != LN_BACKOFF is worth incrementing the try counter
 e52:	0f 2e       	mov	r0, r31
 e54:	f9 e1       	ldi	r31, 0x19	; 25
 e56:	ef 2e       	mov	r14, r31
 e58:	f0 2d       	mov	r31, r0
#define   LN_TX_RETRIES_MAX  25
// this function should be moved to a hardware independant module
LN_STATUS sendLocoNetPacket( lnMsg *punTxData )
{
  unsigned char ucTry;
  unsigned char ucPrioDelay = LN_BACKOFF_INITIAL;
 e5a:	ce e2       	ldi	r28, 0x2E	; 46

      if (enReturn == LN_DONE)  // success?
        return LN_DONE;

      if (enReturn == LN_PRIO_BACKOFF)
        ucWaitForEnterBackoff = 0; // now entered backoff -> next state != LN_BACKOFF is worth incrementing the try counter
 e5c:	dd 24       	eor	r13, r13
 e5e:	d3 94       	inc	r13
 e60:	f1 2c       	mov	r15, r1
 e62:	13 c0       	rjmp	.+38     	; 0xe8a <sendLocoNetPacket+0x48>
 e64:	df 2d       	mov	r29, r15

    // wait previous traffic and than prio delay and than try tx
    ucWaitForEnterBackoff = 1;  // don't want to abort do/while loop before
    do                          // we did not see the backoff state once
    {
      enReturn = sendLocoNetPacketTry(punTxData, ucPrioDelay);
 e66:	6c 2f       	mov	r22, r28
 e68:	c8 01       	movw	r24, r16
 e6a:	71 de       	rcall	.-798    	; 0xb4e <sendLocoNetPacketTry>

      if (enReturn == LN_DONE)  // success?
 e6c:	83 30       	cpi	r24, 0x03	; 3
 e6e:	d1 f0       	breq	.+52     	; 0xea4 <sendLocoNetPacket+0x62>
        return LN_DONE;

      if (enReturn == LN_PRIO_BACKOFF)
 e70:	81 30       	cpi	r24, 0x01	; 1
 e72:	c1 f3       	breq	.-16     	; 0xe64 <sendLocoNetPacket+0x22>
        ucWaitForEnterBackoff = 0; // now entered backoff -> next state != LN_BACKOFF is worth incrementing the try counter
    }
    while ((enReturn == LN_CD_BACKOFF) ||                             // waiting CD backoff
           (enReturn == LN_PRIO_BACKOFF) ||                           // waiting master+prio backoff
           ((enReturn == LN_NETWORK_BUSY) && ucWaitForEnterBackoff)); // or within any traffic unfinished
 e74:	c0 f3       	brcs	.-16     	; 0xe66 <sendLocoNetPacket+0x24>

      if (enReturn == LN_PRIO_BACKOFF)
        ucWaitForEnterBackoff = 0; // now entered backoff -> next state != LN_BACKOFF is worth incrementing the try counter
    }
    while ((enReturn == LN_CD_BACKOFF) ||                             // waiting CD backoff
           (enReturn == LN_PRIO_BACKOFF) ||                           // waiting master+prio backoff
 e76:	82 30       	cpi	r24, 0x02	; 2
 e78:	11 f4       	brne	.+4      	; 0xe7e <sendLocoNetPacket+0x3c>
           ((enReturn == LN_NETWORK_BUSY) && ucWaitForEnterBackoff)); // or within any traffic unfinished
 e7a:	d1 11       	cpse	r29, r1
 e7c:	f4 cf       	rjmp	.-24     	; 0xe66 <sendLocoNetPacket+0x24>
    // failed -> next try going to higher prio = smaller prio delay
    if (ucPrioDelay > LN_BACKOFF_MIN)
 e7e:	cb 31       	cpi	r28, 0x1B	; 27
 e80:	08 f0       	brcs	.+2      	; 0xe84 <sendLocoNetPacket+0x42>
      ucPrioDelay--;
 e82:	c1 50       	subi	r28, 0x01	; 1
 e84:	ea 94       	dec	r14
  unsigned char ucTry;
  unsigned char ucPrioDelay = LN_BACKOFF_INITIAL;
  LN_STATUS enReturn;
  unsigned char ucWaitForEnterBackoff;

  for (ucTry = 0; ucTry < LN_TX_RETRIES_MAX; ucTry++)
 e86:	ee 20       	and	r14, r14
 e88:	11 f0       	breq	.+4      	; 0xe8e <sendLocoNetPacket+0x4c>

      if (enReturn == LN_DONE)  // success?
        return LN_DONE;

      if (enReturn == LN_PRIO_BACKOFF)
        ucWaitForEnterBackoff = 0; // now entered backoff -> next state != LN_BACKOFF is worth incrementing the try counter
 e8a:	dd 2d       	mov	r29, r13
 e8c:	ec cf       	rjmp	.-40     	; 0xe66 <sendLocoNetPacket+0x24>
           ((enReturn == LN_NETWORK_BUSY) && ucWaitForEnterBackoff)); // or within any traffic unfinished
    // failed -> next try going to higher prio = smaller prio delay
    if (ucPrioDelay > LN_BACKOFF_MIN)
      ucPrioDelay--;
  }
  pstLnRxBuffer->Stats.TxError++ ;
 e8e:	e0 91 7d 00 	lds	r30, 0x007D	; 0x80007d <pstLnRxBuffer>
 e92:	f0 91 7e 00 	lds	r31, 0x007E	; 0x80007e <pstLnRxBuffer+0x1>
 e96:	e6 57       	subi	r30, 0x76	; 118
 e98:	ff 4f       	sbci	r31, 0xFF	; 255
 e9a:	80 81       	ld	r24, Z
 e9c:	8f 5f       	subi	r24, 0xFF	; 255
 e9e:	80 83       	st	Z, r24
  return LN_RETRY_ERROR;
 ea0:	86 e0       	ldi	r24, 0x06	; 6
 ea2:	01 c0       	rjmp	.+2      	; 0xea6 <sendLocoNetPacket+0x64>
    do                          // we did not see the backoff state once
    {
      enReturn = sendLocoNetPacketTry(punTxData, ucPrioDelay);

      if (enReturn == LN_DONE)  // success?
        return LN_DONE;
 ea4:	83 e0       	ldi	r24, 0x03	; 3
    if (ucPrioDelay > LN_BACKOFF_MIN)
      ucPrioDelay--;
  }
  pstLnRxBuffer->Stats.TxError++ ;
  return LN_RETRY_ERROR;
}
 ea6:	df 91       	pop	r29
 ea8:	cf 91       	pop	r28
 eaa:	1f 91       	pop	r17
 eac:	0f 91       	pop	r16
 eae:	ff 90       	pop	r15
 eb0:	ef 90       	pop	r14
 eb2:	df 90       	pop	r13
 eb4:	08 95       	ret

00000eb6 <sendLocoNet4BytePacket>:


LN_STATUS sendLocoNet4BytePacket( byte OpCode, byte Data1, byte Data2 )
{
 eb6:	cf 93       	push	r28
 eb8:	df 93       	push	r29
 eba:	cd b7       	in	r28, 0x3d	; 61
 ebc:	de b7       	in	r29, 0x3e	; 62
 ebe:	66 97       	sbiw	r28, 0x16	; 22
 ec0:	0f b6       	in	r0, 0x3f	; 63
 ec2:	f8 94       	cli
 ec4:	de bf       	out	0x3e, r29	; 62
 ec6:	0f be       	out	0x3f, r0	; 63
 ec8:	cd bf       	out	0x3d, r28	; 61
  lnMsg SendPacket ;

  SendPacket.data[ 0 ] = OpCode ;
 eca:	89 83       	std	Y+1, r24	; 0x01
  SendPacket.data[ 1 ] = Data1 ;
 ecc:	6a 83       	std	Y+2, r22	; 0x02
  SendPacket.data[ 2 ] = Data2 ;
 ece:	4b 83       	std	Y+3, r20	; 0x03

  return sendLocoNetPacket( &SendPacket ) ;
 ed0:	ce 01       	movw	r24, r28
 ed2:	01 96       	adiw	r24, 0x01	; 1
 ed4:	b6 df       	rcall	.-148    	; 0xe42 <sendLocoNetPacket>
}
 ed6:	66 96       	adiw	r28, 0x16	; 22
 ed8:	0f b6       	in	r0, 0x3f	; 63
 eda:	f8 94       	cli
 edc:	de bf       	out	0x3e, r29	; 62
 ede:	0f be       	out	0x3f, r0	; 63
 ee0:	cd bf       	out	0x3d, r28	; 61
 ee2:	df 91       	pop	r29
 ee4:	cf 91       	pop	r28
 ee6:	08 95       	ret

00000ee8 <__tablejump2__>:
 ee8:	ee 0f       	add	r30, r30
 eea:	ff 1f       	adc	r31, r31
 eec:	05 90       	lpm	r0, Z+
 eee:	f4 91       	lpm	r31, Z
 ef0:	e0 2d       	mov	r30, r0
 ef2:	09 94       	ijmp

00000ef4 <eeprom_read_byte>:
 ef4:	e1 99       	sbic	0x1c, 1	; 28
 ef6:	fe cf       	rjmp	.-4      	; 0xef4 <eeprom_read_byte>
 ef8:	9f bb       	out	0x1f, r25	; 31
 efa:	8e bb       	out	0x1e, r24	; 30
 efc:	e0 9a       	sbi	0x1c, 0	; 28
 efe:	99 27       	eor	r25, r25
 f00:	8d b3       	in	r24, 0x1d	; 29
 f02:	08 95       	ret

00000f04 <eeprom_write_byte>:
 f04:	26 2f       	mov	r18, r22

00000f06 <eeprom_write_r18>:
 f06:	e1 99       	sbic	0x1c, 1	; 28
 f08:	fe cf       	rjmp	.-4      	; 0xf06 <eeprom_write_r18>
 f0a:	9f bb       	out	0x1f, r25	; 31
 f0c:	8e bb       	out	0x1e, r24	; 30
 f0e:	2d bb       	out	0x1d, r18	; 29
 f10:	0f b6       	in	r0, 0x3f	; 63
 f12:	f8 94       	cli
 f14:	e2 9a       	sbi	0x1c, 2	; 28
 f16:	e1 9a       	sbi	0x1c, 1	; 28
 f18:	0f be       	out	0x3f, r0	; 63
 f1a:	01 96       	adiw	r24, 0x01	; 1
 f1c:	08 95       	ret

00000f1e <_exit>:
 f1e:	f8 94       	cli

00000f20 <__stop_program>:
 f20:	ff cf       	rjmp	.-2      	; 0xf20 <__stop_program>
