## Digital circuits (ING3)

- Department: Hardware Architecture
- Language: Language : Français
- Semester: Semester : 1
- Credits: 2.00 ECTS credits
- Hours: 26.00 hours
- Internal Name: IFA-3-S1-EC-AC
- [Link](https://scolpeda.insa-lyon.fr/f/ects?id=54408&_lang=en)

### Course Details

#### DPT INFORMATIQUE


#### INFORMATIQUE APPRENTISSAGE

INSA Campus LyonTech - 7 Avenue Jean Capelle
Bâtiment Blaise Pascal - 69100 VILLEURBANNE

#### IDENTIFICATION

CODE :
IFA-3-S1-EC-AC
ECTS :
2.0

#### HOURS

Lectures :
10.0 h
Seminars :
4.0 h
Laboratory :
12.0 h
Project :
0.0 h
Teacher-student
contact :
26.0 h
Personal work :
20.0 h
Total :
46.0 h

#### ASSESSMENT METHOD

Written 
exam 
(1h30). 
Progress
evaluation by Moodle QCMs.

#### TEACHING AIDS

Lecture notes for the course, work
sheets for classwork and labs (in
French)

#### TEACHING LANGUAGE

French

#### CONTACT

M. BESLON Guillaume
guillaume.beslon@insa-lyon.fr

#### INSA LYON

Campus LyonTech La Doua
20, avenue Albert Einstein - 69621 Villeurbanne cedex - France
Phone +33 (0)4 72 43 83 83 - Fax +33 (0)4 72 43 85 00
www.insa-lyon.fr
Last modification date : July 18, 2017
1
Hardware Architecture
Digital circuits

#### AIMS

The goal if this course is to gain theoretical and practical understanding of the principles and
mechanisms that govern digital circuits, from basic logic gates up to a simple microprocessor.
Expected skills:
- coding and decoding information in binary
- building combinatorial circuits from boolean functions
- modeling sequential behavior as finite-state automata
- building a sequential circuit from a finite-state automaton
- evaluating the cost and performance of digital circuits

#### CONTENT

- coding: from information to bits
- computing: from boolean functions to combinatorial circuits
- storing: from latches to addressable memory
- controlling: from behavorial specification to sequential circuits (finite state automata)
- building complex circuits: separation of control and data
- Von Neuman model
- initiation to CAD and simulation tools for circuits

#### BIBLIOGRAPHY

- D. Patterson, J. Hennessy. Computer Organization and Design, The Hardware/Software
Interface. Morgan Kaufmann.
- P. Amblard, JC. Fernandez, F. Lagnier, F. Maraninchi, P. Sicard, P. Waille. Architectures
Logicielles et Matérielles. Dunod. (in french)


---

## Digital Circuits (ING3)

- Department: Hardware Architecture
- Language: Language : Français
- Semester: Semester : 1
- Credits: 2.00 ECTS credits
- Hours: 25.00 hours
- Internal Name: IF-3-S1-EC-AC
- [Link](https://scolpeda.insa-lyon.fr/f/ects?id=55781&_lang=en)

### Course Details

#### DPT INFORMATIQUE


#### COMPUTER SCIENCE AND INFORMATION TECHNOLOGY

INSA Campus LyonTech - 4 Promenade Jeanne Barret
Batiment Blaise Pascal - 69621 VILLEURBANNE
Phone 0472438892
Web site : http://if.insa-lyon.fr

#### IDENTIFICATION

CODE :
IF-3-S1-EC-AC
ECTS :
2.0

#### HOURS

Lectures :
9.0 h
Seminars :
4.0 h
Laboratory :
12.0 h
Project :
0.0 h
Teacher-student
contact :
25.0 h
Personal work :
20.0 h
Total :
45.0 h

#### ASSESSMENT METHOD

Written 
exam 
(1h30). 
Progress
evaluation by Moodle QCMs.

#### TEACHING AIDS

Lecture notes for the course, work
sheets for classwork and labs (in
French)

#### TEACHING LANGUAGE

French

#### CONTACT

M. BESLON Guillaume
guillaume.beslon@insa-lyon.fr

#### INSA LYON

Campus LyonTech La Doua
20, avenue Albert Einstein - 69621 Villeurbanne cedex - France
Phone +33 (0)4 72 43 83 83 - Fax +33 (0)4 72 43 85 00
www.insa-lyon.fr
Last modification date : September 10, 2020
1
Hardware Architecture
Digital Circuits

#### AIMS

The goal if this course is to gain theoretical and practical understanding of the principles and
mechanisms that govern digital circuits, from basic logic gates up to a simple microprocessor.
Expected skills:
- coding and decoding information in binary
- building combinatorial circuits from boolean functions
- modeling sequential behavior as finite-state automata
- building a sequential circuit from a finite-state automaton
- evaluating the cost and performance of digital circuits

#### CONTENT

- coding: from information to bits
- computing: from boolean functions to combinatorial circuits
- storing: from latches to addressable memory
- controlling: from behavorial specification to sequential circuits (finite state automata)
- building complex circuits: separation of control and data
- Von Neuman model
- initiation to CAD and simulation tools for circuits

#### BIBLIOGRAPHY

- D. Patterson, J. Hennessy. Computer Organization and Design, The Hardware/Software
Interface. Morgan Kaufmann.
- P. Amblard, JC. Fernandez, F. Lagnier, F. Maraninchi, P. Sicard, P. Waille. Architectures
Logicielles et Matérielles. Dunod. (in french)


---

## Computer architecture (ING3)

- Department: Hardware Architecture
- Language: Language : Français
- Semester: Semester : 2
- Credits: 2.00 ECTS credits
- Hours: 26.00 hours
- Internal Name: IFA-3-S2-EC-AO
- [Link](https://scolpeda.insa-lyon.fr/f/ects?id=54410&_lang=en)

### Course Details

#### DPT INFORMATIQUE


#### INFORMATIQUE APPRENTISSAGE

INSA Campus LyonTech - 7 Avenue Jean Capelle
Bâtiment Blaise Pascal - 69100 VILLEURBANNE

#### IDENTIFICATION

CODE :
IFA-3-S2-EC-AO
ECTS :
2.0

#### HOURS

Lectures :
10.0 h
Seminars :
4.0 h
Laboratory :
12.0 h
Project :
0.0 h
Teacher-student
contact :
26.0 h
Personal work :
20.0 h
Total :
46.0 h

#### ASSESSMENT METHOD

Written 
exam 
(1h30). 
Progress
evaluation by Moodle QCM.

#### TEACHING AIDS

Lecture notes for the course, work
sheets for classwork and labs (in
French)

#### TEACHING LANGUAGE

French

#### CONTACT

M. MOREL Lionel
lionel.morel@insa-lyon.fr

#### INSA LYON

Campus LyonTech La Doua
20, avenue Albert Einstein - 69621 Villeurbanne cedex - France
Phone +33 (0)4 72 43 83 83 - Fax +33 (0)4 72 43 85 00
www.insa-lyon.fr
Last modification date : July 18, 2017
1
Hardware Architecture
Computer architecture

#### AIMS

The objective of this course is to understand
- the design and working principles of a modern computer (processor, memory hierarchy,
peripherals)
- the lower levels of the software stack (assembly language, application binary interface,
interruptions, input/output drivers, compiler).
Expected skills
- understanding the execution of a program or operating system on a machine
- low-level programming of embedded systems
- optimizing the execution of software for a given architecture (exploiting caches, instruction-
level parallelism, etc)
- exploiting technical documentation in these fields

#### CONTENT

Lectures:
- design of a simple processor, from instruction set to architecture
- commented overview of current mainstream processors (x86, ARM, MSP430)
- exploiting instruction-level parallelism (pipeline, superscalar, SIMD)
- memory hierarchy and virtual memory
Classworks and labs
- building and simulating a processor
- MSP430 programming
- system aspects (I/O, interruptions)
- optimizing for performance (exploiting pipelines and caches)

#### BIBLIOGRAPHY

Tanenbaum. Computer architecture.
Hennessy & Patterson. Computer architecture, a quantitative approach.

#### PRE-REQUISITE

A basic course on digital circuits, for instance IFA-3-AC


---

## Computer Architecture (ING3)

- Department: Hardware Architecture
- Language: Language : Français
- Semester: Semester : 1
- Credits: 2.00 ECTS credits
- Hours: 25.00 hours
- Internal Name: IF-3-S1-EC-AO
- [Link](https://scolpeda.insa-lyon.fr/f/ects?id=54218&_lang=en)

### Course Details

#### DPT INFORMATIQUE


#### COMPUTER SCIENCE AND INFORMATION TECHNOLOGY

INSA Campus LyonTech - 4 Promenade Jeanne Barret
Batiment Blaise Pascal - 69621 VILLEURBANNE
Phone 0472438892
Web site : http://if.insa-lyon.fr

#### IDENTIFICATION

CODE :
IF-3-S1-EC-AO
ECTS :
2.0

#### HOURS

Lectures :
9.0 h
Seminars :
4.0 h
Laboratory :
12.0 h
Project :
0.0 h
Teacher-student
contact :
25.0 h
Personal work :
25.0 h
Total :
50.0 h

#### ASSESSMENT METHOD

Written 
exam 
(1h30). 
Progress
evaluation by Moodle QCM.

#### TEACHING AIDS

Lecture notes for the course, work
sheets for classwork and labs (in
French)

#### TEACHING LANGUAGE

French

#### CONTACT

M. MOREL Lionel
lionel.morel@insa-lyon.fr

#### INSA LYON

Campus LyonTech La Doua
20, avenue Albert Einstein - 69621 Villeurbanne cedex - France
Phone +33 (0)4 72 43 83 83 - Fax +33 (0)4 72 43 85 00
www.insa-lyon.fr
Last modification date : November 8, 2021
1
Hardware Architecture
Computer Architecture

#### AIMS

The objective of this course is to understand
- the design and working principles of a modern computer (processor, memory hierarchy,
peripherals)
- the lower levels of the software stack (assembly language, application binary interface,
interruptions, input/output drivers, compiler).
Expected skills
- understanding the execution of a program or operating system on a machine
- low-level programming of embedded systems
- optimizing the execution of software for a given architecture (exploiting caches, instruction-
level parallelism, etc)
- exploiting technical documentation in these fields

#### CONTENT

Lectures:
- design of a simple processor, from instruction set to architecture
- commented overview of current mainstream processors (x86, ARM, MSP430)
- exploiting instruction-level parallelism (pipeline, superscalar, SIMD)
- memory hierarchy and virtual memory
Classworks and labs
- building and simulating a processor
- MSP430 programming
- system aspects (I/O, interruptions)
- optimizing for performance (exploiting pipelines and caches)

#### BIBLIOGRAPHY

Tanenbaum. Computer architecture.
Hennessy & Patterson. Computer architecture, a quantitative approach.

#### PRE-REQUISITE

A basic course on digital circuits, for instance IF-3-AC


---

