head	1.2;
access;
symbols
	DWCDriver-0_08:1.1
	DWCDriver-0_07:1.1
	DWCDriver-0_06:1.1
	DWCDriver-0_05:1.1
	DWCDriver-0_04:1.1
	DWCDriver-0_03:1.1
	DWCDriver-0_02:1.1
	DWCDriver-0_01:1.1;
locks; strict;
comment	@# @;


1.2
date	2012.09.17.16.34.09;	author jlee;	state dead;
branches;
next	1.1;
commitid	DXVFy2WJjyak3Ukw;

1.1
date	2012.06.03.15.13.53;	author jlee;	state Exp;
branches;
next	;
commitid	ZZ9X1FvMWAU11h7w;


desc
@@


1.2
log
@Update to version 3.00 of DWC_otg
Detail:
  This big batch of changes brings us in line with rev 70428950df of the Raspberry Pi Linux github.
  Briefly:
  * Deleted HTML docs as they're a waste of space
  * Dropped the SOF fix (which we never used anyway)
  * Dropped our implementation of the microframe scheduling patch, in favour of their implementation
  * Updated to version 3.00 of the DWC sources. Hard to tell what useful changes this brings, due to API tweaks resulting in pretty much every file being littered with changes.
Admin:
  Tested on Raspberry Pi with high processor vectors
  This new version seems like it might be a bit more sensitive to insufficient power supplies. Beware!


Version 0.09. Tagged as 'DWCDriver-0_09'
@
text
@<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver: dwc_otg_hc_regs Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li id="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="files.html"><span>Files</span></a></li>
    <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
  </ul></div>
<h1>dwc_otg_hc_regs Struct Reference</h1><!-- doxytag: class="dwc_otg_hc_regs" -->Host Channel Specific Registers.  
<a href="#_details">More...</a>
<p>
<code>#include &lt;<a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>&gt;</code>
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__hc__regs.html#3d8bdf7979ea6dd5ba01858aca7a1c02">hcchar</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Host Channel 0 Characteristic Register.  <a href="#3d8bdf7979ea6dd5ba01858aca7a1c02"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__hc__regs.html#149053001a9ee21b692afde531a814de">hcsplt</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Host Channel 0 Split Control Register.  <a href="#149053001a9ee21b692afde531a814de"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__hc__regs.html#0dfd5bae537d58e13788508dc719480d">hcint</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Host Channel 0 Interrupt Register.  <a href="#0dfd5bae537d58e13788508dc719480d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__hc__regs.html#830aa61c1d4326823662168ea7359205">hcintmsk</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Host Channel 0 Interrupt Mask Register.  <a href="#830aa61c1d4326823662168ea7359205"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__hc__regs.html#c6173f823ba754d9f9549422b6380ca2">hctsiz</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Host Channel 0 Transfer Size Register.  <a href="#c6173f823ba754d9f9549422b6380ca2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__hc__regs.html#ab2148d4b5f1bf3a2ad438e497a8b4a3">hcdma</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Host Channel 0 DMA Address Register.  <a href="#ab2148d4b5f1bf3a2ad438e497a8b4a3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a0a3f7d7424594783afc83c7e8b22a69"></a><!-- doxytag: member="dwc_otg_hc_regs::reserved" ref="a0a3f7d7424594783afc83c7e8b22a69" args="" -->
volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__hc__regs.html#a0a3f7d7424594783afc83c7e8b22a69">reserved</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__hc__regs.html#602f4c6eceb8e9d4fa61f35d4149f355">hcdmab</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Host Channel 0 DMA Buffer Address Register.  <a href="#602f4c6eceb8e9d4fa61f35d4149f355"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
Host Channel Specific Registers. 
<p>
<em>500h-5FCh</em> 
<p>

<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01838">1838</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.<hr><h2>Field Documentation</h2>
<a class="anchor" name="3d8bdf7979ea6dd5ba01858aca7a1c02"></a><!-- doxytag: member="dwc_otg_hc_regs::hcchar" ref="3d8bdf7979ea6dd5ba01858aca7a1c02" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t <a class="el" href="structdwc__otg__hc__regs.html#3d8bdf7979ea6dd5ba01858aca7a1c02">dwc_otg_hc_regs::hcchar</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Host Channel 0 Characteristic Register. 
<p>
<em>Offset: 500h + (chan_num * 20h) + 00h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01841">1841</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<a class="anchor" name="149053001a9ee21b692afde531a814de"></a><!-- doxytag: member="dwc_otg_hc_regs::hcsplt" ref="149053001a9ee21b692afde531a814de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t <a class="el" href="structdwc__otg__hc__regs.html#149053001a9ee21b692afde531a814de">dwc_otg_hc_regs::hcsplt</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Host Channel 0 Split Control Register. 
<p>
<em>Offset: 500h + (chan_num * 20h) + 04h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01843">1843</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<a class="anchor" name="0dfd5bae537d58e13788508dc719480d"></a><!-- doxytag: member="dwc_otg_hc_regs::hcint" ref="0dfd5bae537d58e13788508dc719480d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t <a class="el" href="structdwc__otg__hc__regs.html#0dfd5bae537d58e13788508dc719480d">dwc_otg_hc_regs::hcint</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Host Channel 0 Interrupt Register. 
<p>
<em>Offset: 500h + (chan_num * 20h) + 08h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01845">1845</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<a class="anchor" name="830aa61c1d4326823662168ea7359205"></a><!-- doxytag: member="dwc_otg_hc_regs::hcintmsk" ref="830aa61c1d4326823662168ea7359205" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t <a class="el" href="structdwc__otg__hc__regs.html#830aa61c1d4326823662168ea7359205">dwc_otg_hc_regs::hcintmsk</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Host Channel 0 Interrupt Mask Register. 
<p>
<em>Offset: 500h + (chan_num * 20h) + 0Ch</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01847">1847</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<a class="anchor" name="c6173f823ba754d9f9549422b6380ca2"></a><!-- doxytag: member="dwc_otg_hc_regs::hctsiz" ref="c6173f823ba754d9f9549422b6380ca2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t <a class="el" href="structdwc__otg__hc__regs.html#c6173f823ba754d9f9549422b6380ca2">dwc_otg_hc_regs::hctsiz</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Host Channel 0 Transfer Size Register. 
<p>
<em>Offset: 500h + (chan_num * 20h) + 10h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01849">1849</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<a class="anchor" name="ab2148d4b5f1bf3a2ad438e497a8b4a3"></a><!-- doxytag: member="dwc_otg_hc_regs::hcdma" ref="ab2148d4b5f1bf3a2ad438e497a8b4a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t <a class="el" href="structdwc__otg__hc__regs.html#ab2148d4b5f1bf3a2ad438e497a8b4a3">dwc_otg_hc_regs::hcdma</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Host Channel 0 DMA Address Register. 
<p>
<em>Offset: 500h + (chan_num * 20h) + 14h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01851">1851</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<a class="anchor" name="602f4c6eceb8e9d4fa61f35d4149f355"></a><!-- doxytag: member="dwc_otg_hc_regs::hcdmab" ref="602f4c6eceb8e9d4fa61f35d4149f355" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t <a class="el" href="structdwc__otg__hc__regs.html#602f4c6eceb8e9d4fa61f35d4149f355">dwc_otg_hc_regs::hcdmab</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Host Channel 0 DMA Buffer Address Register. 
<p>
<em>Offset: 500h + (chan_num * 20h) + 1Ch</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01854">1854</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<hr>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a></ul>
<hr size="1"><address style="align: right;"><small>Generated on Tue May 5 02:22:49 2009 for DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.4.7 </small></address>
</body>
</html>
@


1.1
log
@Add initial version of DWCDriver - USB driver for Synopsys DWC OTG controllers
Detail:
  A fairly simple wrapper for Synopsys's open source "DWC_otg" Linux driver, based around a GPL-free version of the DWC_otg 2.90a sources received from the Raspberry Pi foundation.
  Instead of interfacing with the Linux USB stack a new host interface layer has been implemented to allow it to talk to the standard BSD-derived RISC OS stack.
  RTSupport is used to provide the threading functionality that the DWC driver relies upon.
  Interesting files:
  - c/cmodule, h/cmodule - Main module frontend
  - c/dwc_common_riscos, h/dwc_common_riscos - Implementation of the OS support layer required by the DWC driver
  - c/dwc_otg_riscos, h/dwc_otg_riscos - Core code for the BSD driver implementation, driver init/shutdown, and for handling calls from the DWC host driver to us
  - c/port - Some support functions required by BSD-style code inherited from the other USB drivers
  - c/softc_device - Code to handle requests from the BSD layer to attached USB devices
  - c/softc_root - Code to handle requests from the BSD layer to the controller root hub
  - dwc/doc/* - Original Synopsys release notes & user guide pdfs
  - dwc/driver/*, dwc/dwc_common_port/* - Synopsys code and documentation. A few tweaks were required to allow it to compile under Norcroft, but otherwise it's functionally equivalent to the original sources.
Admin:
  Tested in BCM2835 ROM
  There are a few loose ends still to tidy up (search for "DWCTODO"), mainly regarding implementation of Isochronous support, but otherwise the driver seems stable enough for daily use.


Version 0.01. Tagged as 'DWCDriver-0_01'
@
text
@@

