
UserApp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000400  08020400  08020400  000000d4  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003cb0  08020800  08020800  000004e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e10  080244b0  080244b0  00004190  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080252c0  080252c0  00005040  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080252c0  080252c0  00004fa0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080252c8  080252c8  00005040  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  080252c8  080252c8  00004fa8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000008  080252d0  080252d0  00004fb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20001000  080252d8  00004fb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .align32      00000008  08025358  08025358  00005038  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 10 .bss          00000254  20001080  20001080  00005040  2**2
                  ALLOC
 11 ._user_heap_stack 00000a04  200012d4  200012d4  00005040  2**0
                  ALLOC
 12 .ARM.attributes 0000002e  00000000  00000000  00005040  2**0
                  CONTENTS, READONLY
 13 .debug_line   0001981b  00000000  00000000  0000506e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line_str 000000d1  00000000  00000000  0001e889  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_info   0001886a  00000000  00000000  0001e95a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00003914  00000000  00000000  000371c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00000e20  00000000  00000000  0003aad8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0018376e  00000000  00000000  0003b8f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_rnglists 00000d29  00000000  00000000  001bf066  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_loclists 00007e27  00000000  00000000  001bfd8f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_macro  0003bf2f  00000000  00000000  001c7bb6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000043  00000000  00000000  00203ae5  2**0
                  CONTENTS, READONLY
 23 .debug_frame  00002adc  00000000  00000000  00203b28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08020800 <__do_global_dtors_aux>:
 8020800:	b510      	push	{r4, lr}
 8020802:	4c05      	ldr	r4, [pc, #20]	@ (8020818 <__do_global_dtors_aux+0x18>)
 8020804:	7823      	ldrb	r3, [r4, #0]
 8020806:	b933      	cbnz	r3, 8020816 <__do_global_dtors_aux+0x16>
 8020808:	4b04      	ldr	r3, [pc, #16]	@ (802081c <__do_global_dtors_aux+0x1c>)
 802080a:	b113      	cbz	r3, 8020812 <__do_global_dtors_aux+0x12>
 802080c:	4804      	ldr	r0, [pc, #16]	@ (8020820 <__do_global_dtors_aux+0x20>)
 802080e:	f3af 8000 	nop.w
 8020812:	2301      	movs	r3, #1
 8020814:	7023      	strb	r3, [r4, #0]
 8020816:	bd10      	pop	{r4, pc}
 8020818:	20001080 	.word	0x20001080
 802081c:	00000000 	.word	0x00000000
 8020820:	08024494 	.word	0x08024494

08020824 <frame_dummy>:
 8020824:	b508      	push	{r3, lr}
 8020826:	4b03      	ldr	r3, [pc, #12]	@ (8020834 <frame_dummy+0x10>)
 8020828:	b11b      	cbz	r3, 8020832 <frame_dummy+0xe>
 802082a:	4903      	ldr	r1, [pc, #12]	@ (8020838 <frame_dummy+0x14>)
 802082c:	4803      	ldr	r0, [pc, #12]	@ (802083c <frame_dummy+0x18>)
 802082e:	f3af 8000 	nop.w
 8020832:	bd08      	pop	{r3, pc}
 8020834:	00000000 	.word	0x00000000
 8020838:	20001084 	.word	0x20001084
 802083c:	08024494 	.word	0x08024494

08020840 <memchr>:
 8020840:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8020844:	2a10      	cmp	r2, #16
 8020846:	db2b      	blt.n	80208a0 <memchr+0x60>
 8020848:	f010 0f07 	tst.w	r0, #7
 802084c:	d008      	beq.n	8020860 <memchr+0x20>
 802084e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8020852:	3a01      	subs	r2, #1
 8020854:	428b      	cmp	r3, r1
 8020856:	d02d      	beq.n	80208b4 <memchr+0x74>
 8020858:	f010 0f07 	tst.w	r0, #7
 802085c:	b342      	cbz	r2, 80208b0 <memchr+0x70>
 802085e:	d1f6      	bne.n	802084e <memchr+0xe>
 8020860:	b4f0      	push	{r4, r5, r6, r7}
 8020862:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8020866:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 802086a:	f022 0407 	bic.w	r4, r2, #7
 802086e:	f07f 0700 	mvns.w	r7, #0
 8020872:	2300      	movs	r3, #0
 8020874:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8020878:	3c08      	subs	r4, #8
 802087a:	ea85 0501 	eor.w	r5, r5, r1
 802087e:	ea86 0601 	eor.w	r6, r6, r1
 8020882:	fa85 f547 	uadd8	r5, r5, r7
 8020886:	faa3 f587 	sel	r5, r3, r7
 802088a:	fa86 f647 	uadd8	r6, r6, r7
 802088e:	faa5 f687 	sel	r6, r5, r7
 8020892:	b98e      	cbnz	r6, 80208b8 <memchr+0x78>
 8020894:	d1ee      	bne.n	8020874 <memchr+0x34>
 8020896:	bcf0      	pop	{r4, r5, r6, r7}
 8020898:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 802089c:	f002 0207 	and.w	r2, r2, #7
 80208a0:	b132      	cbz	r2, 80208b0 <memchr+0x70>
 80208a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80208a6:	3a01      	subs	r2, #1
 80208a8:	ea83 0301 	eor.w	r3, r3, r1
 80208ac:	b113      	cbz	r3, 80208b4 <memchr+0x74>
 80208ae:	d1f8      	bne.n	80208a2 <memchr+0x62>
 80208b0:	2000      	movs	r0, #0
 80208b2:	4770      	bx	lr
 80208b4:	3801      	subs	r0, #1
 80208b6:	4770      	bx	lr
 80208b8:	2d00      	cmp	r5, #0
 80208ba:	bf06      	itte	eq
 80208bc:	4635      	moveq	r5, r6
 80208be:	3803      	subeq	r0, #3
 80208c0:	3807      	subne	r0, #7
 80208c2:	f015 0f01 	tst.w	r5, #1
 80208c6:	d107      	bne.n	80208d8 <memchr+0x98>
 80208c8:	3001      	adds	r0, #1
 80208ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80208ce:	bf02      	ittt	eq
 80208d0:	3001      	addeq	r0, #1
 80208d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80208d6:	3001      	addeq	r0, #1
 80208d8:	bcf0      	pop	{r4, r5, r6, r7}
 80208da:	3801      	subs	r0, #1
 80208dc:	4770      	bx	lr
 80208de:	bf00      	nop

080208e0 <__aeabi_uldivmod>:
 80208e0:	b953      	cbnz	r3, 80208f8 <__aeabi_uldivmod+0x18>
 80208e2:	b94a      	cbnz	r2, 80208f8 <__aeabi_uldivmod+0x18>
 80208e4:	2900      	cmp	r1, #0
 80208e6:	bf08      	it	eq
 80208e8:	2800      	cmpeq	r0, #0
 80208ea:	bf1c      	itt	ne
 80208ec:	f04f 31ff 	movne.w	r1, #4294967295
 80208f0:	f04f 30ff 	movne.w	r0, #4294967295
 80208f4:	f000 b988 	b.w	8020c08 <__aeabi_idiv0>
 80208f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80208fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8020900:	f000 f806 	bl	8020910 <__udivmoddi4>
 8020904:	f8dd e004 	ldr.w	lr, [sp, #4]
 8020908:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 802090c:	b004      	add	sp, #16
 802090e:	4770      	bx	lr

08020910 <__udivmoddi4>:
 8020910:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8020914:	9d08      	ldr	r5, [sp, #32]
 8020916:	468e      	mov	lr, r1
 8020918:	4604      	mov	r4, r0
 802091a:	4688      	mov	r8, r1
 802091c:	2b00      	cmp	r3, #0
 802091e:	d14a      	bne.n	80209b6 <__udivmoddi4+0xa6>
 8020920:	428a      	cmp	r2, r1
 8020922:	4617      	mov	r7, r2
 8020924:	d962      	bls.n	80209ec <__udivmoddi4+0xdc>
 8020926:	fab2 f682 	clz	r6, r2
 802092a:	b14e      	cbz	r6, 8020940 <__udivmoddi4+0x30>
 802092c:	f1c6 0320 	rsb	r3, r6, #32
 8020930:	fa01 f806 	lsl.w	r8, r1, r6
 8020934:	fa20 f303 	lsr.w	r3, r0, r3
 8020938:	40b7      	lsls	r7, r6
 802093a:	ea43 0808 	orr.w	r8, r3, r8
 802093e:	40b4      	lsls	r4, r6
 8020940:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8020944:	fa1f fc87 	uxth.w	ip, r7
 8020948:	fbb8 f1fe 	udiv	r1, r8, lr
 802094c:	0c23      	lsrs	r3, r4, #16
 802094e:	fb0e 8811 	mls	r8, lr, r1, r8
 8020952:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8020956:	fb01 f20c 	mul.w	r2, r1, ip
 802095a:	429a      	cmp	r2, r3
 802095c:	d909      	bls.n	8020972 <__udivmoddi4+0x62>
 802095e:	18fb      	adds	r3, r7, r3
 8020960:	f101 30ff 	add.w	r0, r1, #4294967295
 8020964:	f080 80ea 	bcs.w	8020b3c <__udivmoddi4+0x22c>
 8020968:	429a      	cmp	r2, r3
 802096a:	f240 80e7 	bls.w	8020b3c <__udivmoddi4+0x22c>
 802096e:	3902      	subs	r1, #2
 8020970:	443b      	add	r3, r7
 8020972:	1a9a      	subs	r2, r3, r2
 8020974:	b2a3      	uxth	r3, r4
 8020976:	fbb2 f0fe 	udiv	r0, r2, lr
 802097a:	fb0e 2210 	mls	r2, lr, r0, r2
 802097e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8020982:	fb00 fc0c 	mul.w	ip, r0, ip
 8020986:	459c      	cmp	ip, r3
 8020988:	d909      	bls.n	802099e <__udivmoddi4+0x8e>
 802098a:	18fb      	adds	r3, r7, r3
 802098c:	f100 32ff 	add.w	r2, r0, #4294967295
 8020990:	f080 80d6 	bcs.w	8020b40 <__udivmoddi4+0x230>
 8020994:	459c      	cmp	ip, r3
 8020996:	f240 80d3 	bls.w	8020b40 <__udivmoddi4+0x230>
 802099a:	443b      	add	r3, r7
 802099c:	3802      	subs	r0, #2
 802099e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80209a2:	eba3 030c 	sub.w	r3, r3, ip
 80209a6:	2100      	movs	r1, #0
 80209a8:	b11d      	cbz	r5, 80209b2 <__udivmoddi4+0xa2>
 80209aa:	40f3      	lsrs	r3, r6
 80209ac:	2200      	movs	r2, #0
 80209ae:	e9c5 3200 	strd	r3, r2, [r5]
 80209b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80209b6:	428b      	cmp	r3, r1
 80209b8:	d905      	bls.n	80209c6 <__udivmoddi4+0xb6>
 80209ba:	b10d      	cbz	r5, 80209c0 <__udivmoddi4+0xb0>
 80209bc:	e9c5 0100 	strd	r0, r1, [r5]
 80209c0:	2100      	movs	r1, #0
 80209c2:	4608      	mov	r0, r1
 80209c4:	e7f5      	b.n	80209b2 <__udivmoddi4+0xa2>
 80209c6:	fab3 f183 	clz	r1, r3
 80209ca:	2900      	cmp	r1, #0
 80209cc:	d146      	bne.n	8020a5c <__udivmoddi4+0x14c>
 80209ce:	4573      	cmp	r3, lr
 80209d0:	d302      	bcc.n	80209d8 <__udivmoddi4+0xc8>
 80209d2:	4282      	cmp	r2, r0
 80209d4:	f200 8105 	bhi.w	8020be2 <__udivmoddi4+0x2d2>
 80209d8:	1a84      	subs	r4, r0, r2
 80209da:	eb6e 0203 	sbc.w	r2, lr, r3
 80209de:	2001      	movs	r0, #1
 80209e0:	4690      	mov	r8, r2
 80209e2:	2d00      	cmp	r5, #0
 80209e4:	d0e5      	beq.n	80209b2 <__udivmoddi4+0xa2>
 80209e6:	e9c5 4800 	strd	r4, r8, [r5]
 80209ea:	e7e2      	b.n	80209b2 <__udivmoddi4+0xa2>
 80209ec:	2a00      	cmp	r2, #0
 80209ee:	f000 8090 	beq.w	8020b12 <__udivmoddi4+0x202>
 80209f2:	fab2 f682 	clz	r6, r2
 80209f6:	2e00      	cmp	r6, #0
 80209f8:	f040 80a4 	bne.w	8020b44 <__udivmoddi4+0x234>
 80209fc:	1a8a      	subs	r2, r1, r2
 80209fe:	0c03      	lsrs	r3, r0, #16
 8020a00:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8020a04:	b280      	uxth	r0, r0
 8020a06:	b2bc      	uxth	r4, r7
 8020a08:	2101      	movs	r1, #1
 8020a0a:	fbb2 fcfe 	udiv	ip, r2, lr
 8020a0e:	fb0e 221c 	mls	r2, lr, ip, r2
 8020a12:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8020a16:	fb04 f20c 	mul.w	r2, r4, ip
 8020a1a:	429a      	cmp	r2, r3
 8020a1c:	d907      	bls.n	8020a2e <__udivmoddi4+0x11e>
 8020a1e:	18fb      	adds	r3, r7, r3
 8020a20:	f10c 38ff 	add.w	r8, ip, #4294967295
 8020a24:	d202      	bcs.n	8020a2c <__udivmoddi4+0x11c>
 8020a26:	429a      	cmp	r2, r3
 8020a28:	f200 80e0 	bhi.w	8020bec <__udivmoddi4+0x2dc>
 8020a2c:	46c4      	mov	ip, r8
 8020a2e:	1a9b      	subs	r3, r3, r2
 8020a30:	fbb3 f2fe 	udiv	r2, r3, lr
 8020a34:	fb0e 3312 	mls	r3, lr, r2, r3
 8020a38:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8020a3c:	fb02 f404 	mul.w	r4, r2, r4
 8020a40:	429c      	cmp	r4, r3
 8020a42:	d907      	bls.n	8020a54 <__udivmoddi4+0x144>
 8020a44:	18fb      	adds	r3, r7, r3
 8020a46:	f102 30ff 	add.w	r0, r2, #4294967295
 8020a4a:	d202      	bcs.n	8020a52 <__udivmoddi4+0x142>
 8020a4c:	429c      	cmp	r4, r3
 8020a4e:	f200 80ca 	bhi.w	8020be6 <__udivmoddi4+0x2d6>
 8020a52:	4602      	mov	r2, r0
 8020a54:	1b1b      	subs	r3, r3, r4
 8020a56:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8020a5a:	e7a5      	b.n	80209a8 <__udivmoddi4+0x98>
 8020a5c:	f1c1 0620 	rsb	r6, r1, #32
 8020a60:	408b      	lsls	r3, r1
 8020a62:	fa22 f706 	lsr.w	r7, r2, r6
 8020a66:	431f      	orrs	r7, r3
 8020a68:	fa0e f401 	lsl.w	r4, lr, r1
 8020a6c:	fa20 f306 	lsr.w	r3, r0, r6
 8020a70:	fa2e fe06 	lsr.w	lr, lr, r6
 8020a74:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8020a78:	4323      	orrs	r3, r4
 8020a7a:	fa00 f801 	lsl.w	r8, r0, r1
 8020a7e:	fa1f fc87 	uxth.w	ip, r7
 8020a82:	fbbe f0f9 	udiv	r0, lr, r9
 8020a86:	0c1c      	lsrs	r4, r3, #16
 8020a88:	fb09 ee10 	mls	lr, r9, r0, lr
 8020a8c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8020a90:	fb00 fe0c 	mul.w	lr, r0, ip
 8020a94:	45a6      	cmp	lr, r4
 8020a96:	fa02 f201 	lsl.w	r2, r2, r1
 8020a9a:	d909      	bls.n	8020ab0 <__udivmoddi4+0x1a0>
 8020a9c:	193c      	adds	r4, r7, r4
 8020a9e:	f100 3aff 	add.w	sl, r0, #4294967295
 8020aa2:	f080 809c 	bcs.w	8020bde <__udivmoddi4+0x2ce>
 8020aa6:	45a6      	cmp	lr, r4
 8020aa8:	f240 8099 	bls.w	8020bde <__udivmoddi4+0x2ce>
 8020aac:	3802      	subs	r0, #2
 8020aae:	443c      	add	r4, r7
 8020ab0:	eba4 040e 	sub.w	r4, r4, lr
 8020ab4:	fa1f fe83 	uxth.w	lr, r3
 8020ab8:	fbb4 f3f9 	udiv	r3, r4, r9
 8020abc:	fb09 4413 	mls	r4, r9, r3, r4
 8020ac0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8020ac4:	fb03 fc0c 	mul.w	ip, r3, ip
 8020ac8:	45a4      	cmp	ip, r4
 8020aca:	d908      	bls.n	8020ade <__udivmoddi4+0x1ce>
 8020acc:	193c      	adds	r4, r7, r4
 8020ace:	f103 3eff 	add.w	lr, r3, #4294967295
 8020ad2:	f080 8082 	bcs.w	8020bda <__udivmoddi4+0x2ca>
 8020ad6:	45a4      	cmp	ip, r4
 8020ad8:	d97f      	bls.n	8020bda <__udivmoddi4+0x2ca>
 8020ada:	3b02      	subs	r3, #2
 8020adc:	443c      	add	r4, r7
 8020ade:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8020ae2:	eba4 040c 	sub.w	r4, r4, ip
 8020ae6:	fba0 ec02 	umull	lr, ip, r0, r2
 8020aea:	4564      	cmp	r4, ip
 8020aec:	4673      	mov	r3, lr
 8020aee:	46e1      	mov	r9, ip
 8020af0:	d362      	bcc.n	8020bb8 <__udivmoddi4+0x2a8>
 8020af2:	d05f      	beq.n	8020bb4 <__udivmoddi4+0x2a4>
 8020af4:	b15d      	cbz	r5, 8020b0e <__udivmoddi4+0x1fe>
 8020af6:	ebb8 0203 	subs.w	r2, r8, r3
 8020afa:	eb64 0409 	sbc.w	r4, r4, r9
 8020afe:	fa04 f606 	lsl.w	r6, r4, r6
 8020b02:	fa22 f301 	lsr.w	r3, r2, r1
 8020b06:	431e      	orrs	r6, r3
 8020b08:	40cc      	lsrs	r4, r1
 8020b0a:	e9c5 6400 	strd	r6, r4, [r5]
 8020b0e:	2100      	movs	r1, #0
 8020b10:	e74f      	b.n	80209b2 <__udivmoddi4+0xa2>
 8020b12:	fbb1 fcf2 	udiv	ip, r1, r2
 8020b16:	0c01      	lsrs	r1, r0, #16
 8020b18:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8020b1c:	b280      	uxth	r0, r0
 8020b1e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8020b22:	463b      	mov	r3, r7
 8020b24:	4638      	mov	r0, r7
 8020b26:	463c      	mov	r4, r7
 8020b28:	46b8      	mov	r8, r7
 8020b2a:	46be      	mov	lr, r7
 8020b2c:	2620      	movs	r6, #32
 8020b2e:	fbb1 f1f7 	udiv	r1, r1, r7
 8020b32:	eba2 0208 	sub.w	r2, r2, r8
 8020b36:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8020b3a:	e766      	b.n	8020a0a <__udivmoddi4+0xfa>
 8020b3c:	4601      	mov	r1, r0
 8020b3e:	e718      	b.n	8020972 <__udivmoddi4+0x62>
 8020b40:	4610      	mov	r0, r2
 8020b42:	e72c      	b.n	802099e <__udivmoddi4+0x8e>
 8020b44:	f1c6 0220 	rsb	r2, r6, #32
 8020b48:	fa2e f302 	lsr.w	r3, lr, r2
 8020b4c:	40b7      	lsls	r7, r6
 8020b4e:	40b1      	lsls	r1, r6
 8020b50:	fa20 f202 	lsr.w	r2, r0, r2
 8020b54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8020b58:	430a      	orrs	r2, r1
 8020b5a:	fbb3 f8fe 	udiv	r8, r3, lr
 8020b5e:	b2bc      	uxth	r4, r7
 8020b60:	fb0e 3318 	mls	r3, lr, r8, r3
 8020b64:	0c11      	lsrs	r1, r2, #16
 8020b66:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8020b6a:	fb08 f904 	mul.w	r9, r8, r4
 8020b6e:	40b0      	lsls	r0, r6
 8020b70:	4589      	cmp	r9, r1
 8020b72:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8020b76:	b280      	uxth	r0, r0
 8020b78:	d93e      	bls.n	8020bf8 <__udivmoddi4+0x2e8>
 8020b7a:	1879      	adds	r1, r7, r1
 8020b7c:	f108 3cff 	add.w	ip, r8, #4294967295
 8020b80:	d201      	bcs.n	8020b86 <__udivmoddi4+0x276>
 8020b82:	4589      	cmp	r9, r1
 8020b84:	d81f      	bhi.n	8020bc6 <__udivmoddi4+0x2b6>
 8020b86:	eba1 0109 	sub.w	r1, r1, r9
 8020b8a:	fbb1 f9fe 	udiv	r9, r1, lr
 8020b8e:	fb09 f804 	mul.w	r8, r9, r4
 8020b92:	fb0e 1119 	mls	r1, lr, r9, r1
 8020b96:	b292      	uxth	r2, r2
 8020b98:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8020b9c:	4542      	cmp	r2, r8
 8020b9e:	d229      	bcs.n	8020bf4 <__udivmoddi4+0x2e4>
 8020ba0:	18ba      	adds	r2, r7, r2
 8020ba2:	f109 31ff 	add.w	r1, r9, #4294967295
 8020ba6:	d2c4      	bcs.n	8020b32 <__udivmoddi4+0x222>
 8020ba8:	4542      	cmp	r2, r8
 8020baa:	d2c2      	bcs.n	8020b32 <__udivmoddi4+0x222>
 8020bac:	f1a9 0102 	sub.w	r1, r9, #2
 8020bb0:	443a      	add	r2, r7
 8020bb2:	e7be      	b.n	8020b32 <__udivmoddi4+0x222>
 8020bb4:	45f0      	cmp	r8, lr
 8020bb6:	d29d      	bcs.n	8020af4 <__udivmoddi4+0x1e4>
 8020bb8:	ebbe 0302 	subs.w	r3, lr, r2
 8020bbc:	eb6c 0c07 	sbc.w	ip, ip, r7
 8020bc0:	3801      	subs	r0, #1
 8020bc2:	46e1      	mov	r9, ip
 8020bc4:	e796      	b.n	8020af4 <__udivmoddi4+0x1e4>
 8020bc6:	eba7 0909 	sub.w	r9, r7, r9
 8020bca:	4449      	add	r1, r9
 8020bcc:	f1a8 0c02 	sub.w	ip, r8, #2
 8020bd0:	fbb1 f9fe 	udiv	r9, r1, lr
 8020bd4:	fb09 f804 	mul.w	r8, r9, r4
 8020bd8:	e7db      	b.n	8020b92 <__udivmoddi4+0x282>
 8020bda:	4673      	mov	r3, lr
 8020bdc:	e77f      	b.n	8020ade <__udivmoddi4+0x1ce>
 8020bde:	4650      	mov	r0, sl
 8020be0:	e766      	b.n	8020ab0 <__udivmoddi4+0x1a0>
 8020be2:	4608      	mov	r0, r1
 8020be4:	e6fd      	b.n	80209e2 <__udivmoddi4+0xd2>
 8020be6:	443b      	add	r3, r7
 8020be8:	3a02      	subs	r2, #2
 8020bea:	e733      	b.n	8020a54 <__udivmoddi4+0x144>
 8020bec:	f1ac 0c02 	sub.w	ip, ip, #2
 8020bf0:	443b      	add	r3, r7
 8020bf2:	e71c      	b.n	8020a2e <__udivmoddi4+0x11e>
 8020bf4:	4649      	mov	r1, r9
 8020bf6:	e79c      	b.n	8020b32 <__udivmoddi4+0x222>
 8020bf8:	eba1 0109 	sub.w	r1, r1, r9
 8020bfc:	46c4      	mov	ip, r8
 8020bfe:	fbb1 f9fe 	udiv	r9, r1, lr
 8020c02:	fb09 f804 	mul.w	r8, r9, r4
 8020c06:	e7c4      	b.n	8020b92 <__udivmoddi4+0x282>

08020c08 <__aeabi_idiv0>:
 8020c08:	4770      	bx	lr
 8020c0a:	bf00      	nop

08020c0c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8020c0c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8020c44 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8020c10:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8020c12:	e003      	b.n	8020c1c <LoopCopyDataInit>

08020c14 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8020c14:	4b0c      	ldr	r3, [pc, #48]	@ (8020c48 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8020c16:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8020c18:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8020c1a:	3104      	adds	r1, #4

08020c1c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 8020c1c:	480b      	ldr	r0, [pc, #44]	@ (8020c4c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8020c1e:	4b0c      	ldr	r3, [pc, #48]	@ (8020c50 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8020c20:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8020c22:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8020c24:	d3f6      	bcc.n	8020c14 <CopyDataInit>
  ldr  r2, =_sbss
 8020c26:	4a0b      	ldr	r2, [pc, #44]	@ (8020c54 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8020c28:	e002      	b.n	8020c30 <LoopFillZerobss>

08020c2a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8020c2a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8020c2c:	f842 3b04 	str.w	r3, [r2], #4

08020c30 <LoopFillZerobss>:

LoopFillZerobss:
  ldr  r3, = _ebss
 8020c30:	4b09      	ldr	r3, [pc, #36]	@ (8020c58 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8020c32:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8020c34:	d3f9      	bcc.n	8020c2a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8020c36:	f000 fd7d 	bl	8021734 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8020c3a:	f002 fef5 	bl	8023a28 <__libc_init_array>
/* Call the application entry point.*/
  bl  main
 8020c3e:	f000 f96d 	bl	8020f1c <main>
  bx  lr
 8020c42:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8020c44:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8020c48:	080252d8 	.word	0x080252d8
  ldr  r0, =_sdata
 8020c4c:	20001000 	.word	0x20001000
  ldr  r3, =_edata
 8020c50:	20001080 	.word	0x20001080
  ldr  r2, =_sbss
 8020c54:	20001080 	.word	0x20001080
  ldr  r3, = _ebss
 8020c58:	200012d4 	.word	0x200012d4

08020c5c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8020c5c:	e7fe      	b.n	8020c5c <ADC3_IRQHandler>
	...

08020c60 <COM_Init>:
  * @brief  Initialize COM module.
  * @param  None.
  * @retval HAL Status.
  */
HAL_StatusTypeDef  COM_Init(void)
{
 8020c60:	b508      	push	{r3, lr}
#if defined(__GNUC__)
  setvbuf(stdout, NULL, _IONBF, 0);
 8020c62:	4b0f      	ldr	r3, [pc, #60]	@ (8020ca0 <COM_Init+0x40>)
 8020c64:	2202      	movs	r2, #2
 8020c66:	6818      	ldr	r0, [r3, #0]
 8020c68:	2300      	movs	r3, #0
 8020c6a:	6880      	ldr	r0, [r0, #8]
 8020c6c:	4619      	mov	r1, r3
 8020c6e:	f002 fceb 	bl	8023648 <setvbuf>
  - One Stop Bit
  - No parity
  - Hardware flow control disabled (RTS and CTS signals)
  - Receive and transmit enabled
  */
  UartHandle.Instance = COM_UART;
 8020c72:	480c      	ldr	r0, [pc, #48]	@ (8020ca4 <COM_Init+0x44>)
  UartHandle.Init.BaudRate = 115200U;
 8020c74:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8020c78:	4a0b      	ldr	r2, [pc, #44]	@ (8020ca8 <COM_Init+0x48>)
 8020c7a:	e9c0 2300 	strd	r2, r3, [r0]
  UartHandle.Init.WordLength = UART_WORDLENGTH_8B;
 8020c7e:	2300      	movs	r3, #0
  UartHandle.Init.StopBits = UART_STOPBITS_1;
 8020c80:	e9c0 3302 	strd	r3, r3, [r0, #8]
  UartHandle.Init.Parity = UART_PARITY_NONE;
 8020c84:	6103      	str	r3, [r0, #16]
  UartHandle.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8020c86:	6183      	str	r3, [r0, #24]
  UartHandle.Init.Mode = UART_MODE_RX | UART_MODE_TX;
 8020c88:	230c      	movs	r3, #12
 8020c8a:	6143      	str	r3, [r0, #20]
  UartHandle.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 8020c8c:	2310      	movs	r3, #16
 8020c8e:	6283      	str	r3, [r0, #40]	@ 0x28
  UartHandle.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 8020c90:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8020c94:	63c3      	str	r3, [r0, #60]	@ 0x3c

  return HAL_UART_Init(&UartHandle);
}
 8020c96:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  return HAL_UART_Init(&UartHandle);
 8020c9a:	f002 bb73 	b.w	8023384 <HAL_UART_Init>
 8020c9e:	bf00      	nop
 8020ca0:	2000102c 	.word	0x2000102c
 8020ca4:	2000109c 	.word	0x2000109c
 8020ca8:	40004800 	.word	0x40004800

08020cac <HAL_UART_MspInit>:
  */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if (huart->Instance == COM_UART)
 8020cac:	6802      	ldr	r2, [r0, #0]
 8020cae:	4b23      	ldr	r3, [pc, #140]	@ (8020d3c <HAL_UART_MspInit+0x90>)
 8020cb0:	429a      	cmp	r2, r3
{
 8020cb2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8020cb4:	b089      	sub	sp, #36	@ 0x24
  if (huart->Instance == COM_UART)
 8020cb6:	d13e      	bne.n	8020d36 <HAL_UART_MspInit+0x8a>
  {
    /* Peripheral Clock Enable */
    COM_UART_CLK_ENABLE();
 8020cb8:	4b21      	ldr	r3, [pc, #132]	@ (8020d40 <HAL_UART_MspInit+0x94>)
    COM_UART_TX_GPIO_CLK_ENABLE();
    COM_UART_RX_GPIO_CLK_ENABLE();

    /*Configure GPIO pins : COM_UART_TX_Pin  */
    GPIO_InitStruct.Pin = COM_UART_TX_PIN;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8020cba:	2702      	movs	r7, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8020cbc:	2600      	movs	r6, #0
 8020cbe:	2503      	movs	r5, #3
    COM_UART_CLK_ENABLE();
 8020cc0:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = COM_UART_TX_AF;
 8020cc4:	2407      	movs	r4, #7
    HAL_GPIO_Init(COM_UART_TX_GPIO_PORT, &GPIO_InitStruct);
 8020cc6:	a903      	add	r1, sp, #12
 8020cc8:	481e      	ldr	r0, [pc, #120]	@ (8020d44 <HAL_UART_MspInit+0x98>)
    COM_UART_CLK_ENABLE();
 8020cca:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8020cce:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 8020cd2:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8020cd6:	f402 2280 	and.w	r2, r2, #262144	@ 0x40000
 8020cda:	9200      	str	r2, [sp, #0]
 8020cdc:	9a00      	ldr	r2, [sp, #0]
    COM_UART_TX_GPIO_CLK_ENABLE();
 8020cde:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8020ce2:	f042 0208 	orr.w	r2, r2, #8
 8020ce6:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8020cea:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8020cee:	f002 0208 	and.w	r2, r2, #8
 8020cf2:	9201      	str	r2, [sp, #4]
 8020cf4:	9a01      	ldr	r2, [sp, #4]
    COM_UART_RX_GPIO_CLK_ENABLE();
 8020cf6:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8020cfa:	f042 0208 	orr.w	r2, r2, #8
 8020cfe:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8020d02:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = COM_UART_TX_AF;
 8020d06:	9407      	str	r4, [sp, #28]
    COM_UART_RX_GPIO_CLK_ENABLE();
 8020d08:	f003 0308 	and.w	r3, r3, #8
 8020d0c:	9302      	str	r3, [sp, #8]
 8020d0e:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8020d10:	f44f 7380 	mov.w	r3, #256	@ 0x100
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8020d14:	e9cd 6505 	strd	r6, r5, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8020d18:	e9cd 3703 	strd	r3, r7, [sp, #12]
    HAL_GPIO_Init(COM_UART_TX_GPIO_PORT, &GPIO_InitStruct);
 8020d1c:	f001 f81e 	bl	8021d5c <HAL_GPIO_Init>

    /*Configure GPIO pins : COM_UART_RX_Pin  */
    GPIO_InitStruct.Pin = COM_UART_RX_PIN;
 8020d20:	f44f 7300 	mov.w	r3, #512	@ 0x200
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = COM_UART_RX_AF;
    HAL_GPIO_Init(COM_UART_RX_GPIO_PORT, &GPIO_InitStruct);
 8020d24:	a903      	add	r1, sp, #12
 8020d26:	4807      	ldr	r0, [pc, #28]	@ (8020d44 <HAL_UART_MspInit+0x98>)
    GPIO_InitStruct.Alternate = COM_UART_RX_AF;
 8020d28:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8020d2a:	e9cd 3703 	strd	r3, r7, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8020d2e:	e9cd 6505 	strd	r6, r5, [sp, #20]
    HAL_GPIO_Init(COM_UART_RX_GPIO_PORT, &GPIO_InitStruct);
 8020d32:	f001 f813 	bl	8021d5c <HAL_GPIO_Init>

  }

}
 8020d36:	b009      	add	sp, #36	@ 0x24
 8020d38:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8020d3a:	bf00      	nop
 8020d3c:	40004800 	.word	0x40004800
 8020d40:	58024400 	.word	0x58024400
 8020d44:	58020c00 	.word	0x58020c00

08020d48 <COM_Receive>:
  * @param uDataLength: Data pointer to the Data to receive.
  * @param uTimeout: Timeout duration.
  * @retval Status of the Receive operation.
  */
HAL_StatusTypeDef COM_Receive(uint8_t *Data, uint16_t uDataLength, uint32_t uTimeout)
{
 8020d48:	4613      	mov	r3, r2
  return HAL_UART_Receive(&UartHandle, (uint8_t *)Data, uDataLength, uTimeout);
 8020d4a:	460a      	mov	r2, r1
 8020d4c:	4601      	mov	r1, r0
 8020d4e:	4801      	ldr	r0, [pc, #4]	@ (8020d54 <COM_Receive+0xc>)
 8020d50:	f002 ba52 	b.w	80231f8 <HAL_UART_Receive>
 8020d54:	2000109c 	.word	0x2000109c

08020d58 <COM_Flush>:
  * @retval HAL_Status.
  */
HAL_StatusTypeDef COM_Flush(void)
{
  /* Clean the input path */
  __HAL_UART_FLUSH_DRREGISTER(&UartHandle);
 8020d58:	4b05      	ldr	r3, [pc, #20]	@ (8020d70 <COM_Flush+0x18>)
  return HAL_OK;
}
 8020d5a:	2000      	movs	r0, #0
  __HAL_UART_FLUSH_DRREGISTER(&UartHandle);
 8020d5c:	681b      	ldr	r3, [r3, #0]
 8020d5e:	699a      	ldr	r2, [r3, #24]
 8020d60:	f042 0208 	orr.w	r2, r2, #8
 8020d64:	619a      	str	r2, [r3, #24]
 8020d66:	699a      	ldr	r2, [r3, #24]
 8020d68:	f042 0210 	orr.w	r2, r2, #16
 8020d6c:	619a      	str	r2, [r3, #24]
}
 8020d6e:	4770      	bx	lr
 8020d70:	2000109c 	.word	0x2000109c

08020d74 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval ch
  */
PUTCHAR_PROTOTYPE
{
 8020d74:	b507      	push	{r0, r1, r2, lr}
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&UartHandle, (uint8_t *)&ch, 1U, 0xFFFFU);
 8020d76:	f64f 73ff 	movw	r3, #65535	@ 0xffff
{
 8020d7a:	9001      	str	r0, [sp, #4]
  HAL_UART_Transmit(&UartHandle, (uint8_t *)&ch, 1U, 0xFFFFU);
 8020d7c:	2201      	movs	r2, #1
 8020d7e:	a901      	add	r1, sp, #4
 8020d80:	4803      	ldr	r0, [pc, #12]	@ (8020d90 <__io_putchar+0x1c>)
 8020d82:	f002 f9e4 	bl	802314e <HAL_UART_Transmit>

  return ch;
}
 8020d86:	9801      	ldr	r0, [sp, #4]
 8020d88:	b003      	add	sp, #12
 8020d8a:	f85d fb04 	ldr.w	pc, [sp], #4
 8020d8e:	bf00      	nop
 8020d90:	2000109c 	.word	0x2000109c

08020d94 <FLASH_INT_If_Clear_Error>:
  * @brief  Clear error flags raised during previous operation
  * @param  None
  * @retval HAL Status.
  */
HAL_StatusTypeDef FLASH_INT_If_Clear_Error(void)
{
 8020d94:	b508      	push	{r3, lr}
  HAL_StatusTypeDef ret = HAL_ERROR;

  /* Unlock the Program memory */
  if (HAL_FLASH_Unlock() == HAL_OK)
 8020d96:	f000 fecd 	bl	8021b34 <HAL_FLASH_Unlock>
 8020d9a:	b960      	cbnz	r0, 8020db6 <FLASH_INT_If_Clear_Error+0x22>
  {

    /* Clear all FLASH flags */
    /* Clear all FLASH flags */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS_BANK1);
 8020d9c:	4b07      	ldr	r3, [pc, #28]	@ (8020dbc <FLASH_INT_If_Clear_Error+0x28>)
 8020d9e:	4a08      	ldr	r2, [pc, #32]	@ (8020dc0 <FLASH_INT_If_Clear_Error+0x2c>)
 8020da0:	615a      	str	r2, [r3, #20]
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS_BANK2);
 8020da2:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
    /* Unlock the Program memory */
    if (HAL_FLASH_Lock() == HAL_OK)
 8020da6:	f000 feeb 	bl	8021b80 <HAL_FLASH_Lock>
 8020daa:	b118      	cbz	r0, 8020db4 <FLASH_INT_If_Clear_Error+0x20>
      ret = HAL_OK;
    }
#ifdef FLASH_IF_DBG
    else
    {
      FLASH_IF_TRACE("[FLASH_IF] Lock failure\r\n");
 8020dac:	4805      	ldr	r0, [pc, #20]	@ (8020dc4 <FLASH_INT_If_Clear_Error+0x30>)
#endif /* FLASH_IF_DBG */
  }
#ifdef FLASH_IF_DBG
  else
  {
    FLASH_IF_TRACE("[FLASH_IF] Unlock failure\r\n");
 8020dae:	f002 fc43 	bl	8023638 <puts>
  HAL_StatusTypeDef ret = HAL_ERROR;
 8020db2:	2001      	movs	r0, #1
  }
#endif /* FLASH_IF_DBG */
  return ret;
}
 8020db4:	bd08      	pop	{r3, pc}
    FLASH_IF_TRACE("[FLASH_IF] Unlock failure\r\n");
 8020db6:	4804      	ldr	r0, [pc, #16]	@ (8020dc8 <FLASH_INT_If_Clear_Error+0x34>)
 8020db8:	e7f9      	b.n	8020dae <FLASH_INT_If_Clear_Error+0x1a>
 8020dba:	bf00      	nop
 8020dbc:	52002000 	.word	0x52002000
 8020dc0:	17ee0000 	.word	0x17ee0000
 8020dc4:	08024546 	.word	0x08024546
 8020dc8:	0802455f 	.word	0x0802455f

08020dcc <FLASH_If_Init>:
}
 8020dcc:	2000      	movs	r0, #0
 8020dce:	4770      	bx	lr

08020dd0 <FLASH_INT_If_Write>:
{
 8020dd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8020dd4:	4607      	mov	r7, r0
 8020dd6:	4688      	mov	r8, r1
 8020dd8:	4616      	mov	r6, r2
  e_ret_status = FLASH_INT_If_Clear_Error();
 8020dda:	f7ff ffdb 	bl	8020d94 <FLASH_INT_If_Clear_Error>
  if (e_ret_status == HAL_OK)
 8020dde:	4604      	mov	r4, r0
 8020de0:	b9e0      	cbnz	r0, 8020e1c <FLASH_INT_If_Write+0x4c>
    if (HAL_FLASH_Unlock() != HAL_OK)
 8020de2:	f000 fea7 	bl	8021b34 <HAL_FLASH_Unlock>
 8020de6:	4604      	mov	r4, r0
 8020de8:	b9f8      	cbnz	r0, 8020e2a <FLASH_INT_If_Write+0x5a>
      for (uint32_t i = 0U; i < uLength; i += 32U)
 8020dea:	4605      	mov	r5, r0
 8020dec:	42b5      	cmp	r5, r6
 8020dee:	eb07 0905 	add.w	r9, r7, r5
 8020df2:	d211      	bcs.n	8020e18 <FLASH_INT_If_Write+0x48>
        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_FLASHWORD, (uint32_t)pDestination, (uint32_t)(pdata + i)) == HAL_OK)
 8020df4:	eb08 0a05 	add.w	sl, r8, r5
 8020df8:	4649      	mov	r1, r9
 8020dfa:	2001      	movs	r0, #1
 8020dfc:	4652      	mov	r2, sl
 8020dfe:	f000 ff33 	bl	8021c68 <HAL_FLASH_Program>
 8020e02:	b980      	cbnz	r0, 8020e26 <FLASH_INT_If_Write+0x56>
          if (memcmp(pDestination, (void *)(pdata + i), 32U) != 0)
 8020e04:	2220      	movs	r2, #32
 8020e06:	4651      	mov	r1, sl
 8020e08:	4648      	mov	r0, r9
 8020e0a:	f002 fda9 	bl	8023960 <memcmp>
 8020e0e:	b140      	cbz	r0, 8020e22 <FLASH_INT_If_Write+0x52>
            FLASH_IF_TRACE("[FLASH_IF] Written value check failure\r\n");
 8020e10:	4807      	ldr	r0, [pc, #28]	@ (8020e30 <FLASH_INT_If_Write+0x60>)
            e_ret_status = HAL_ERROR;
 8020e12:	2401      	movs	r4, #1
          FLASH_IF_TRACE("[FLASH_IF] HAL_FLASH_Program failure\r\n");
 8020e14:	f002 fc10 	bl	8023638 <puts>
      HAL_FLASH_Lock();
 8020e18:	f000 feb2 	bl	8021b80 <HAL_FLASH_Lock>
}
 8020e1c:	4620      	mov	r0, r4
 8020e1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      for (uint32_t i = 0U; i < uLength; i += 32U)
 8020e22:	3520      	adds	r5, #32
 8020e24:	e7e2      	b.n	8020dec <FLASH_INT_If_Write+0x1c>
          FLASH_IF_TRACE("[FLASH_IF] HAL_FLASH_Program failure\r\n");
 8020e26:	4803      	ldr	r0, [pc, #12]	@ (8020e34 <FLASH_INT_If_Write+0x64>)
 8020e28:	e7f3      	b.n	8020e12 <FLASH_INT_If_Write+0x42>
      return HAL_ERROR;
 8020e2a:	2401      	movs	r4, #1
 8020e2c:	e7f6      	b.n	8020e1c <FLASH_INT_If_Write+0x4c>
 8020e2e:	bf00      	nop
 8020e30:	0802457a 	.word	0x0802457a
 8020e34:	080245a2 	.word	0x080245a2

08020e38 <FLASH_If_Write>:
  if ((uint32_t) pDestination < EXTERNAL_FLASH_ADDRESS)
 8020e38:	f1b0 4f10 	cmp.w	r0, #2415919104	@ 0x90000000
 8020e3c:	d201      	bcs.n	8020e42 <FLASH_If_Write+0xa>
    return FLASH_INT_If_Write(pDestination, pSource, uLength);
 8020e3e:	f7ff bfc7 	b.w	8020dd0 <FLASH_INT_If_Write>
}
 8020e42:	2001      	movs	r0, #1
 8020e44:	4770      	bx	lr
	...

08020e48 <FW_UPDATE_Run>:
}

#else
void FW_UPDATE_Run(void)
{
  printf("  Feature not supported ! \r\n");
 8020e48:	4801      	ldr	r0, [pc, #4]	@ (8020e50 <FW_UPDATE_Run+0x8>)
 8020e4a:	f002 bbf5 	b.w	8023638 <puts>
 8020e4e:	bf00      	nop
 8020e50:	080245c8 	.word	0x080245c8

08020e54 <FW_UPDATE_MULTIPLE_RunMenu>:
/**
  * @brief  Run Multiple FW Update process.
  * @param  None
  * @retval None.
  */
void FW_UPDATE_MULTIPLE_RunMenu(void)
 8020e54:	f7ff bff8 	b.w	8020e48 <FW_UPDATE_Run>

08020e58 <FW_VALIDATE_RunMenu>:
/**
  * @brief  Run validation of a FW image menu.
  * @param  None
  * @retval None.
  */
void FW_VALIDATE_RunMenu(void)
 8020e58:	f7ff bff6 	b.w	8020e48 <FW_UPDATE_Run>

08020e5c <FW_APP_PrintMainMenu>:
  * @brief  Display the TEST Main Menu choices on HyperTerminal
  * @param  None.
  * @retval None.
  */
void FW_APP_PrintMainMenu(void)
{
 8020e5c:	b508      	push	{r3, lr}
  printf("\r\n=================== Main Menu ============================\r\n\n");
 8020e5e:	480b      	ldr	r0, [pc, #44]	@ (8020e8c <FW_APP_PrintMainMenu+0x30>)
 8020e60:	f002 fbea 	bl	8023638 <puts>
  printf("  Download a new Fw Image ------------------------------- 1\r\n\n");
 8020e64:	480a      	ldr	r0, [pc, #40]	@ (8020e90 <FW_APP_PrintMainMenu+0x34>)
 8020e66:	f002 fbe7 	bl	8023638 <puts>
  printf("  Test Protections -------------------------------------- 2\r\n\n");
 8020e6a:	480a      	ldr	r0, [pc, #40]	@ (8020e94 <FW_APP_PrintMainMenu+0x38>)
 8020e6c:	f002 fbe4 	bl	8023638 <puts>
  printf("  Test SE User Code ------------------------------------- 3\r\n\n");
 8020e70:	4809      	ldr	r0, [pc, #36]	@ (8020e98 <FW_APP_PrintMainMenu+0x3c>)
 8020e72:	f002 fbe1 	bl	8023638 <puts>
  printf("  Multiple download ------------------------------------- 4\r\n\n");
 8020e76:	4809      	ldr	r0, [pc, #36]	@ (8020e9c <FW_APP_PrintMainMenu+0x40>)
 8020e78:	f002 fbde 	bl	8023638 <puts>
  printf("  Validate a FW Image------------------------------------ 5\r\n\n");
 8020e7c:	4808      	ldr	r0, [pc, #32]	@ (8020ea0 <FW_APP_PrintMainMenu+0x44>)
 8020e7e:	f002 fbdb 	bl	8023638 <puts>
  printf("  Selection :\r\n\n");
 8020e82:	4808      	ldr	r0, [pc, #32]	@ (8020ea4 <FW_APP_PrintMainMenu+0x48>)
}
 8020e84:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  printf("  Selection :\r\n\n");
 8020e88:	f002 bbd6 	b.w	8023638 <puts>
 8020e8c:	080245e4 	.word	0x080245e4
 8020e90:	08024623 	.word	0x08024623
 8020e94:	08024661 	.word	0x08024661
 8020e98:	0802469f 	.word	0x0802469f
 8020e9c:	080246dd 	.word	0x080246dd
 8020ea0:	0802471b 	.word	0x0802471b
 8020ea4:	08024759 	.word	0x08024759

08020ea8 <FW_APP_Run>:
  * @param  None.
  * @retval None.
  */
void FW_APP_Run(void)
{
  uint8_t key = 0U;
 8020ea8:	2300      	movs	r3, #0

  while (1U)
  {
    /* If the SecureBoot configured the IWDG, UserApp must reload IWDG counter with value defined in the reload
       register */
    WRITE_REG(IWDG1->KR, IWDG_KEY_RELOAD);
 8020eaa:	4c1a      	ldr	r4, [pc, #104]	@ (8020f14 <FW_APP_Run+0x6c>)
 8020eac:	f64a 25aa 	movw	r5, #43690	@ 0xaaaa
{
 8020eb0:	b507      	push	{r0, r1, r2, lr}
  uint8_t key = 0U;
 8020eb2:	f88d 3007 	strb.w	r3, [sp, #7]
  FW_APP_PrintMainMenu();
 8020eb6:	f7ff ffd1 	bl	8020e5c <FW_APP_PrintMainMenu>
    WRITE_REG(IWDG1->KR, IWDG_KEY_RELOAD);
 8020eba:	6025      	str	r5, [r4, #0]

    /* Clean the input path */
    COM_Flush();
 8020ebc:	f7ff ff4c 	bl	8020d58 <COM_Flush>

    /* Receive key */
    if (COM_Receive(&key, 1U, RX_TIMEOUT) == HAL_OK)
 8020ec0:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8020ec4:	2101      	movs	r1, #1
 8020ec6:	f10d 0007 	add.w	r0, sp, #7
 8020eca:	f7ff ff3d 	bl	8020d48 <COM_Receive>
 8020ece:	b968      	cbnz	r0, 8020eec <FW_APP_Run+0x44>
    {
      switch (key)
 8020ed0:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8020ed4:	3b31      	subs	r3, #49	@ 0x31
 8020ed6:	2b04      	cmp	r3, #4
 8020ed8:	d818      	bhi.n	8020f0c <FW_APP_Run+0x64>
 8020eda:	e8df f003 	tbb	[pc, r3]
 8020ede:	0b03      	.short	0x0b03
 8020ee0:	110e      	.short	0x110e
 8020ee2:	14          	.byte	0x14
 8020ee3:	00          	.byte	0x00
      {
        case '1' :
          FW_UPDATE_Run();
 8020ee4:	f7ff ffb0 	bl	8020e48 <FW_UPDATE_Run>
          printf("Invalid Number !\r");
          break;
      }

      /*Print Main Menu message*/
      FW_APP_PrintMainMenu();
 8020ee8:	f7ff ffb8 	bl	8020e5c <FW_APP_PrintMainMenu>
    }

    BSP_LED_Toggle(LED_GREEN);
 8020eec:	2000      	movs	r0, #0
 8020eee:	f000 fbd5 	bl	802169c <BSP_LED_Toggle>
    WRITE_REG(IWDG1->KR, IWDG_KEY_RELOAD);
 8020ef2:	e7e2      	b.n	8020eba <FW_APP_Run+0x12>
          TEST_PROTECTIONS_RunMenu();
 8020ef4:	f000 fa5a 	bl	80213ac <TEST_PROTECTIONS_RunMenu>
          break;
 8020ef8:	e7f6      	b.n	8020ee8 <FW_APP_Run+0x40>
          SE_USER_CODE_RunMenu();
 8020efa:	f000 f917 	bl	802112c <SE_USER_CODE_RunMenu>
          break;
 8020efe:	e7f3      	b.n	8020ee8 <FW_APP_Run+0x40>
          FW_UPDATE_MULTIPLE_RunMenu();
 8020f00:	f7ff ffa8 	bl	8020e54 <FW_UPDATE_MULTIPLE_RunMenu>
          break;
 8020f04:	e7f0      	b.n	8020ee8 <FW_APP_Run+0x40>
          FW_VALIDATE_RunMenu();
 8020f06:	f7ff ffa7 	bl	8020e58 <FW_VALIDATE_RunMenu>
          break;
 8020f0a:	e7ed      	b.n	8020ee8 <FW_APP_Run+0x40>
          printf("Invalid Number !\r");
 8020f0c:	4802      	ldr	r0, [pc, #8]	@ (8020f18 <FW_APP_Run+0x70>)
 8020f0e:	f002 fb2b 	bl	8023568 <iprintf>
          break;
 8020f12:	e7e9      	b.n	8020ee8 <FW_APP_Run+0x40>
 8020f14:	58004800 	.word	0x58004800
 8020f18:	08024769 	.word	0x08024769

08020f1c <main>:
{
 8020f1c:	b5f0      	push	{r4, r5, r6, r7, lr}
  pUserAppId = (uint8_t *)&UserAppId;
 8020f1e:	4b66      	ldr	r3, [pc, #408]	@ (80210b8 <main+0x19c>)
{
 8020f20:	b09d      	sub	sp, #116	@ 0x74
  pUserAppId = (uint8_t *)&UserAppId;
 8020f22:	4d66      	ldr	r5, [pc, #408]	@ (80210bc <main+0x1a0>)
 8020f24:	602b      	str	r3, [r5, #0]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8020f26:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8020f2a:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8020f2e:	4a64      	ldr	r2, [pc, #400]	@ (80210c0 <main+0x1a4>)
 8020f30:	2100      	movs	r1, #0
 8020f32:	f8c2 1250 	str.w	r1, [r2, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8020f36:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8020f3a:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8020f3e:	6953      	ldr	r3, [r2, #20]
 8020f40:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8020f44:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8020f46:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8020f4a:	f3bf 8f6f 	isb	sy
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8020f4e:	f8c2 1084 	str.w	r1, [r2, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8020f52:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 8020f56:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8020f5a:	f643 74e0 	movw	r4, #16352	@ 0x3fe0
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8020f5e:	f3c3 00c9 	ubfx	r0, r3, #3, #10
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8020f62:	f3c3 334e 	ubfx	r3, r3, #13, #15
 8020f66:	015b      	lsls	r3, r3, #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8020f68:	ea03 0704 	and.w	r7, r3, r4
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8020f6c:	4601      	mov	r1, r0
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8020f6e:	ea47 7681 	orr.w	r6, r7, r1, lsl #30
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8020f72:	3901      	subs	r1, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8020f74:	f8c2 6260 	str.w	r6, [r2, #608]	@ 0x260
      } while (ways-- != 0U);
 8020f78:	d2f9      	bcs.n	8020f6e <main+0x52>
    } while(sets-- != 0U);
 8020f7a:	3b20      	subs	r3, #32
 8020f7c:	f113 0f20 	cmn.w	r3, #32
 8020f80:	d1f2      	bne.n	8020f68 <main+0x4c>
 8020f82:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8020f86:	6953      	ldr	r3, [r2, #20]
 8020f88:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8020f8c:	6153      	str	r3, [r2, #20]
 8020f8e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8020f92:	f3bf 8f6f 	isb	sy
  HAL_Init();
 8020f96:	f000 fc27 	bl	80217e8 <HAL_Init>
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8020f9a:	2004      	movs	r0, #4
 8020f9c:	f000 ffd4 	bl	8021f48 <HAL_PWREx_ConfigSupply>
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8020fa0:	2300      	movs	r3, #0
 8020fa2:	9300      	str	r3, [sp, #0]
 8020fa4:	4b47      	ldr	r3, [pc, #284]	@ (80210c4 <main+0x1a8>)
 8020fa6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8020fa8:	f022 0201 	bic.w	r2, r2, #1
 8020fac:	62da      	str	r2, [r3, #44]	@ 0x2c
 8020fae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8020fb0:	f003 0301 	and.w	r3, r3, #1
 8020fb4:	9300      	str	r3, [sp, #0]
 8020fb6:	4b44      	ldr	r3, [pc, #272]	@ (80210c8 <main+0x1ac>)
 8020fb8:	699a      	ldr	r2, [r3, #24]
 8020fba:	f442 4240 	orr.w	r2, r2, #49152	@ 0xc000
 8020fbe:	619a      	str	r2, [r3, #24]
 8020fc0:	699a      	ldr	r2, [r3, #24]
 8020fc2:	f402 4240 	and.w	r2, r2, #49152	@ 0xc000
 8020fc6:	9200      	str	r2, [sp, #0]
 8020fc8:	9a00      	ldr	r2, [sp, #0]
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8020fca:	699a      	ldr	r2, [r3, #24]
 8020fcc:	0490      	lsls	r0, r2, #18
 8020fce:	d5fc      	bpl.n	8020fca <main+0xae>
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8020fd0:	2101      	movs	r1, #1
 8020fd2:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8020fd6:	2202      	movs	r2, #2
  RCC_OscInitStruct.PLL.PLLN = 400;
 8020fd8:	2404      	movs	r4, #4
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8020fda:	2608      	movs	r6, #8
  ret = HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8020fdc:	a809      	add	r0, sp, #36	@ 0x24
  RCC_OscInitStruct.PLL.PLLP = 2;
 8020fde:	9216      	str	r2, [sp, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8020fe0:	9619      	str	r6, [sp, #100]	@ 0x64
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8020fe2:	e9cd 1309 	strd	r1, r3, [sp, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_OFF;
 8020fe6:	2300      	movs	r3, #0
  RCC_OscInitStruct.PLL.PLLN = 400;
 8020fe8:	f44f 71c8 	mov.w	r1, #400	@ 0x190
  RCC_OscInitStruct.HSIState = RCC_HSI_OFF;
 8020fec:	930c      	str	r3, [sp, #48]	@ 0x30
  RCC_OscInitStruct.CSIState = RCC_CSI_OFF;
 8020fee:	9310      	str	r3, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8020ff0:	931b      	str	r3, [sp, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8020ff2:	931a      	str	r3, [sp, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8020ff4:	e9cd 2212 	strd	r2, r2, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLN = 400;
 8020ff8:	e9cd 4114 	strd	r4, r1, [sp, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8020ffc:	e9cd 4217 	strd	r4, r2, [sp, #92]	@ 0x5c
  ret = HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8021000:	f000 ffde 	bl	8021fc0 <HAL_RCC_OscConfig>
  if(ret != HAL_OK)
 8021004:	b100      	cbz	r0, 8021008 <main+0xec>
 8021006:	e7fe      	b.n	8021006 <main+0xea>
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8021008:	223f      	movs	r2, #63	@ 0x3f
 802100a:	2303      	movs	r3, #3
  ret = HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4);
 802100c:	4621      	mov	r1, r4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 802100e:	e9cd 2301 	strd	r2, r3, [sp, #4]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;  
 8021012:	2340      	movs	r3, #64	@ 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2; 
 8021014:	f44f 6280 	mov.w	r2, #1024	@ 0x400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8021018:	e9cd 0603 	strd	r0, r6, [sp, #12]
  ret = HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4);
 802101c:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2; 
 802101e:	e9cd 3305 	strd	r3, r3, [sp, #20]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2; 
 8021022:	e9cd 2307 	strd	r2, r3, [sp, #28]
  ret = HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4);
 8021026:	f001 fb15 	bl	8022654 <HAL_RCC_ClockConfig>
  if(ret != HAL_OK)
 802102a:	4604      	mov	r4, r0
 802102c:	b100      	cbz	r0, 8021030 <main+0x114>
 802102e:	e7fe      	b.n	802102e <main+0x112>
  FLASH_If_Init();
 8021030:	f7ff fecc 	bl	8020dcc <FLASH_If_Init>
  BSP_LED_Init(LED_GREEN);
 8021034:	4620      	mov	r0, r4
 8021036:	f000 faff 	bl	8021638 <BSP_LED_Init>
    BSP_LED_Toggle(LED_GREEN);
 802103a:	4620      	mov	r0, r4
 802103c:	f000 fb2e 	bl	802169c <BSP_LED_Toggle>
    HAL_Delay(100U);
 8021040:	2064      	movs	r0, #100	@ 0x64
 8021042:	f000 fc11 	bl	8021868 <HAL_Delay>
    BSP_LED_Toggle(LED_GREEN);
 8021046:	4620      	mov	r0, r4
 8021048:	f000 fb28 	bl	802169c <BSP_LED_Toggle>
    HAL_Delay(100U);
 802104c:	2064      	movs	r0, #100	@ 0x64
 802104e:	f000 fc0b 	bl	8021868 <HAL_Delay>
    BSP_LED_Toggle(LED_GREEN);
 8021052:	4620      	mov	r0, r4
 8021054:	f000 fb22 	bl	802169c <BSP_LED_Toggle>
    HAL_Delay(100U);
 8021058:	2064      	movs	r0, #100	@ 0x64
 802105a:	f000 fc05 	bl	8021868 <HAL_Delay>
    BSP_LED_Toggle(LED_GREEN);
 802105e:	4620      	mov	r0, r4
 8021060:	f000 fb1c 	bl	802169c <BSP_LED_Toggle>
    HAL_Delay(100U);
 8021064:	2064      	movs	r0, #100	@ 0x64
 8021066:	f000 fbff 	bl	8021868 <HAL_Delay>
  WRITE_REG(IWDG1->KR, IWDG_KEY_RELOAD);
 802106a:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 802106e:	4b17      	ldr	r3, [pc, #92]	@ (80210cc <main+0x1b0>)
 8021070:	601a      	str	r2, [r3, #0]
  COM_Init();
 8021072:	f7ff fdf5 	bl	8020c60 <COM_Init>
  BUTTON_INIT();
 8021076:	4621      	mov	r1, r4
 8021078:	4620      	mov	r0, r4
 802107a:	f000 fb1b 	bl	80216b4 <BSP_PB_Init>
  printf("\r\n======================================================================");
 802107e:	4814      	ldr	r0, [pc, #80]	@ (80210d0 <main+0x1b4>)
 8021080:	f002 fa72 	bl	8023568 <iprintf>
  printf("\r\n=              (C) COPYRIGHT 2017 STMicroelectronics                 =");
 8021084:	4813      	ldr	r0, [pc, #76]	@ (80210d4 <main+0x1b8>)
 8021086:	f002 fa6f 	bl	8023568 <iprintf>
  printf("\r\n=                                                                    =");
 802108a:	4813      	ldr	r0, [pc, #76]	@ (80210d8 <main+0x1bc>)
 802108c:	f002 fa6c 	bl	8023568 <iprintf>
  printf("\r\n=                          User App #%c                               =", *pUserAppId);
 8021090:	682b      	ldr	r3, [r5, #0]
 8021092:	4812      	ldr	r0, [pc, #72]	@ (80210dc <main+0x1c0>)
 8021094:	7819      	ldrb	r1, [r3, #0]
 8021096:	f002 fa67 	bl	8023568 <iprintf>
  printf("\r\n======================================================================");
 802109a:	480d      	ldr	r0, [pc, #52]	@ (80210d0 <main+0x1b4>)
 802109c:	f002 fa64 	bl	8023568 <iprintf>
  printf("\r\n\r\n");
 80210a0:	480f      	ldr	r0, [pc, #60]	@ (80210e0 <main+0x1c4>)
 80210a2:	f002 fac9 	bl	8023638 <puts>
SET_BIT(RCC->GCR,RCC_GCR_BOOT_C2);
 80210a6:	4a0f      	ldr	r2, [pc, #60]	@ (80210e4 <main+0x1c8>)
 80210a8:	f8d2 30a0 	ldr.w	r3, [r2, #160]	@ 0xa0
 80210ac:	f043 0308 	orr.w	r3, r3, #8
 80210b0:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
  FW_APP_Run();
 80210b4:	f7ff fef8 	bl	8020ea8 <FW_APP_Run>
 80210b8:	080244b0 	.word	0x080244b0
 80210bc:	20001130 	.word	0x20001130
 80210c0:	e000ed00 	.word	0xe000ed00
 80210c4:	58000400 	.word	0x58000400
 80210c8:	58024800 	.word	0x58024800
 80210cc:	58004800 	.word	0x58004800
 80210d0:	0802477b 	.word	0x0802477b
 80210d4:	080247c4 	.word	0x080247c4
 80210d8:	0802480d 	.word	0x0802480d
 80210dc:	08024856 	.word	0x08024856
 80210e0:	080248a0 	.word	0x080248a0
 80210e4:	58024400 	.word	0x58024400

080210e8 <SE_USER_CODE_PrintMenu>:
  * @brief  Display the SE_USER_CODE Menu choices on hyperterminal
  * @param  None.
  * @retval None.
  */
static void SE_USER_CODE_PrintMenu(void)
{
 80210e8:	b508      	push	{r3, lr}
  printf("\r\n=== Call User Defined Code running in Secure Engine ===\r\n\n");
 80210ea:	480a      	ldr	r0, [pc, #40]	@ (8021114 <SE_USER_CODE_PrintMenu+0x2c>)
 80210ec:	f002 faa4 	bl	8023638 <puts>
  printf("  Get firmware information of SLOT_ACTIVE_1 ------------- 1\r\n\n");
 80210f0:	4809      	ldr	r0, [pc, #36]	@ (8021118 <SE_USER_CODE_PrintMenu+0x30>)
 80210f2:	f002 faa1 	bl	8023638 <puts>
  printf("  Get firmware information of SLOT_ACTIVE_2 ------------- 2\r\n\n");
 80210f6:	4809      	ldr	r0, [pc, #36]	@ (802111c <SE_USER_CODE_PrintMenu+0x34>)
 80210f8:	f002 fa9e 	bl	8023638 <puts>
  printf("  Get firmware information of SLOT_ACTIVE_3 ------------- 3\r\n\n");
 80210fc:	4808      	ldr	r0, [pc, #32]	@ (8021120 <SE_USER_CODE_PrintMenu+0x38>)
 80210fe:	f002 fa9b 	bl	8023638 <puts>
  printf("  Previous Menu ----------------------------------------- x\r\n\n");
 8021102:	4808      	ldr	r0, [pc, #32]	@ (8021124 <SE_USER_CODE_PrintMenu+0x3c>)
 8021104:	f002 fa98 	bl	8023638 <puts>
  printf("  Selection :\r\n\n");
 8021108:	4807      	ldr	r0, [pc, #28]	@ (8021128 <SE_USER_CODE_PrintMenu+0x40>)
}
 802110a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  printf("  Selection :\r\n\n");
 802110e:	f002 ba93 	b.w	8023638 <puts>
 8021112:	bf00      	nop
 8021114:	080248a4 	.word	0x080248a4
 8021118:	080248e0 	.word	0x080248e0
 802111c:	0802491e 	.word	0x0802491e
 8021120:	0802495c 	.word	0x0802495c
 8021124:	0802499a 	.word	0x0802499a
 8021128:	08024759 	.word	0x08024759

0802112c <SE_USER_CODE_RunMenu>:
  * @brief  Run get firmware info menu.
  * @param  None
  * @retval HAL Status.
  */
void SE_USER_CODE_RunMenu(void)
{
 802112c:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint8_t key = 0U;
 802112e:	2300      	movs	r3, #0
{
 8021130:	b085      	sub	sp, #20
    key = 0U;
    slot_number = 0U;

    /* If the SecureBoot configured the IWDG, UserApp must reload IWDG counter with value defined in the reload
       register */
    WRITE_REG(IWDG1->KR, IWDG_KEY_RELOAD);
 8021132:	4d33      	ldr	r5, [pc, #204]	@ (8021200 <SE_USER_CODE_RunMenu+0xd4>)
 8021134:	f64a 26aa 	movw	r6, #43690	@ 0xaaaa
  if ((SE_SUCCESS == se_retCode) && (SE_OK == se_Status))
 8021138:	4f32      	ldr	r7, [pc, #200]	@ (8021204 <SE_USER_CODE_RunMenu+0xd8>)
  uint8_t key = 0U;
 802113a:	f88d 3003 	strb.w	r3, [sp, #3]
  SE_USER_CODE_PrintMenu();
 802113e:	f7ff ffd3 	bl	80210e8 <SE_USER_CODE_PrintMenu>
    key = 0U;
 8021142:	2400      	movs	r4, #0
 8021144:	f88d 4003 	strb.w	r4, [sp, #3]
    WRITE_REG(IWDG1->KR, IWDG_KEY_RELOAD);
 8021148:	602e      	str	r6, [r5, #0]

    /* Clean the input path */
    COM_Flush();
 802114a:	f7ff fe05 	bl	8020d58 <COM_Flush>

    /* Receive key */
    if (COM_Receive(&key, 1U, RX_TIMEOUT) == HAL_OK)
 802114e:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8021152:	2101      	movs	r1, #1
 8021154:	f10d 0003 	add.w	r0, sp, #3
 8021158:	f7ff fdf6 	bl	8020d48 <COM_Receive>
 802115c:	2800      	cmp	r0, #0
 802115e:	d1f1      	bne.n	8021144 <SE_USER_CODE_RunMenu+0x18>
    {
      switch (key)
 8021160:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8021164:	2b33      	cmp	r3, #51	@ 0x33
 8021166:	d017      	beq.n	8021198 <SE_USER_CODE_RunMenu+0x6c>
 8021168:	d812      	bhi.n	8021190 <SE_USER_CODE_RunMenu+0x64>
 802116a:	2b31      	cmp	r3, #49	@ 0x31
 802116c:	d016      	beq.n	802119c <SE_USER_CODE_RunMenu+0x70>
 802116e:	2b32      	cmp	r3, #50	@ 0x32
 8021170:	d016      	beq.n	80211a0 <SE_USER_CODE_RunMenu+0x74>
    slot_number = 0U;
 8021172:	2400      	movs	r4, #0
          break;
        case 'x' :
          exit = 1U;
          break;
        default:
          printf("Invalid Number !\r");
 8021174:	4824      	ldr	r0, [pc, #144]	@ (8021208 <SE_USER_CODE_RunMenu+0xdc>)
 8021176:	f002 f9f7 	bl	8023568 <iprintf>
          break;
      }

      if (exit != 1U)
      {
        if (SlotStartAdd[slot_number] == 0U)
 802117a:	4b24      	ldr	r3, [pc, #144]	@ (802120c <SE_USER_CODE_RunMenu+0xe0>)
 802117c:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8021180:	b983      	cbnz	r3, 80211a4 <SE_USER_CODE_RunMenu+0x78>
        {
          printf("SLOT_ACTIVE_%d is not configured !\r", slot_number);
 8021182:	4621      	mov	r1, r4
 8021184:	4822      	ldr	r0, [pc, #136]	@ (8021210 <SE_USER_CODE_RunMenu+0xe4>)
 8021186:	f002 f9ef 	bl	8023568 <iprintf>
        {
          SE_USER_CODE_GetFwInfo(slot_number);
        }

        /*Print Main Menu message*/
        SE_USER_CODE_PrintMenu();
 802118a:	f7ff ffad 	bl	80210e8 <SE_USER_CODE_PrintMenu>
 802118e:	e7d8      	b.n	8021142 <SE_USER_CODE_RunMenu+0x16>
      switch (key)
 8021190:	2b78      	cmp	r3, #120	@ 0x78
 8021192:	d1ee      	bne.n	8021172 <SE_USER_CODE_RunMenu+0x46>
      }
    }
  }
}
 8021194:	b005      	add	sp, #20
 8021196:	bdf0      	pop	{r4, r5, r6, r7, pc}
      switch (key)
 8021198:	2403      	movs	r4, #3
 802119a:	e7ee      	b.n	802117a <SE_USER_CODE_RunMenu+0x4e>
          slot_number = SLOT_ACTIVE_1;
 802119c:	2401      	movs	r4, #1
 802119e:	e7ec      	b.n	802117a <SE_USER_CODE_RunMenu+0x4e>
          slot_number = SLOT_ACTIVE_2;
 80211a0:	2402      	movs	r4, #2
 80211a2:	e7ea      	b.n	802117a <SE_USER_CODE_RunMenu+0x4e>
  memset(&sl_FwInfo, 0xFF, sizeof(SE_APP_ActiveFwInfo_t));
 80211a4:	f04f 33ff 	mov.w	r3, #4294967295
 80211a8:	4a1a      	ldr	r2, [pc, #104]	@ (8021214 <SE_USER_CODE_RunMenu+0xe8>)
  printf("If the Secure User Memory is enabled you should not be able to call a SE service and get stuck.\r\n\n");
 80211aa:	481b      	ldr	r0, [pc, #108]	@ (8021218 <SE_USER_CODE_RunMenu+0xec>)
  memset(&sl_FwInfo, 0xFF, sizeof(SE_APP_ActiveFwInfo_t));
 80211ac:	9303      	str	r3, [sp, #12]
 80211ae:	e9cd 2301 	strd	r2, r3, [sp, #4]
  printf("If the Secure User Memory is enabled you should not be able to call a SE service and get stuck.\r\n\n");
 80211b2:	f002 fa41 	bl	8023638 <puts>
  printf("  -- Calling FwInfo service.\r\n\n");
 80211b6:	4819      	ldr	r0, [pc, #100]	@ (802121c <SE_USER_CODE_RunMenu+0xf0>)
 80211b8:	f002 fa3e 	bl	8023638 <puts>
  printf("Press the RESET button to restart the device (or wait until IWDG expires if enabled).\r\n\n");
 80211bc:	4818      	ldr	r0, [pc, #96]	@ (8021220 <SE_USER_CODE_RunMenu+0xf4>)
 80211be:	f002 fa3b 	bl	8023638 <puts>
  se_retCode = SE_APP_GetActiveFwInfo(&se_Status, SlotNumber, &sl_FwInfo);
 80211c2:	aa02      	add	r2, sp, #8
 80211c4:	4621      	mov	r1, r4
 80211c6:	a801      	add	r0, sp, #4
 80211c8:	f7e6 ff1a 	bl	8008000 <SE_APP_GetActiveFwInfo>
  if ((SE_SUCCESS == se_retCode) && (SE_OK == se_Status))
 80211cc:	42b8      	cmp	r0, r7
 80211ce:	d113      	bne.n	80211f8 <SE_USER_CODE_RunMenu+0xcc>
 80211d0:	4b14      	ldr	r3, [pc, #80]	@ (8021224 <SE_USER_CODE_RunMenu+0xf8>)
 80211d2:	9a01      	ldr	r2, [sp, #4]
 80211d4:	429a      	cmp	r2, r3
 80211d6:	d10f      	bne.n	80211f8 <SE_USER_CODE_RunMenu+0xcc>
    printf("Firmware Info:\r\n");
 80211d8:	4813      	ldr	r0, [pc, #76]	@ (8021228 <SE_USER_CODE_RunMenu+0xfc>)
 80211da:	f002 fa2d 	bl	8023638 <puts>
    printf("\tActiveFwVersion: %d\r\n", sl_FwInfo.ActiveFwVersion);
 80211de:	f8bd 1008 	ldrh.w	r1, [sp, #8]
 80211e2:	4812      	ldr	r0, [pc, #72]	@ (802122c <SE_USER_CODE_RunMenu+0x100>)
 80211e4:	f002 f9c0 	bl	8023568 <iprintf>
    printf("\tActiveFwSize: %d bytes\r\n", sl_FwInfo.ActiveFwSize);
 80211e8:	9903      	ldr	r1, [sp, #12]
 80211ea:	4811      	ldr	r0, [pc, #68]	@ (8021230 <SE_USER_CODE_RunMenu+0x104>)
 80211ec:	f002 f9bc 	bl	8023568 <iprintf>
  printf("  -- !! Secure User Memory protection is NOT ENABLED !!\r\n\n");
 80211f0:	4810      	ldr	r0, [pc, #64]	@ (8021234 <SE_USER_CODE_RunMenu+0x108>)
 80211f2:	f002 fa21 	bl	8023638 <puts>
}
 80211f6:	e7c8      	b.n	802118a <SE_USER_CODE_RunMenu+0x5e>
    printf("  -- !!Operation failed!! \r\n\n");
 80211f8:	480f      	ldr	r0, [pc, #60]	@ (8021238 <SE_USER_CODE_RunMenu+0x10c>)
 80211fa:	f002 fa1d 	bl	8023638 <puts>
 80211fe:	e7f7      	b.n	80211f0 <SE_USER_CODE_RunMenu+0xc4>
 8021200:	58004800 	.word	0x58004800
 8021204:	0012310f 	.word	0x0012310f
 8021208:	08024769 	.word	0x08024769
 802120c:	080244b4 	.word	0x080244b4
 8021210:	080249d8 	.word	0x080249d8
 8021214:	0013023d 	.word	0x0013023d
 8021218:	080249fc 	.word	0x080249fc
 802121c:	08024a5e 	.word	0x08024a5e
 8021220:	08024a7d 	.word	0x08024a7d
 8021224:	0012e223 	.word	0x0012e223
 8021228:	08024ad5 	.word	0x08024ad5
 802122c:	08024ae5 	.word	0x08024ae5
 8021230:	08024afc 	.word	0x08024afc
 8021234:	08024b33 	.word	0x08024b33
 8021238:	08024b16 	.word	0x08024b16

0802123c <NMI_Handler>:
  * @retval None
  */
void NMI_Handler(void)
{
  /* Go to infinite loop when NMI exception occurs */
  while (1)
 802123c:	e7fe      	b.n	802123c <NMI_Handler>

0802123e <HardFault_Handler>:
  * @retval None
  */
void HardFault_Handler(void)
{
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 802123e:	e7fe      	b.n	802123e <HardFault_Handler>

08021240 <MemManage_Handler>:
  * @retval None
  */
void MemManage_Handler(void)
{
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8021240:	e7fe      	b.n	8021240 <MemManage_Handler>

08021242 <BusFault_Handler>:
  * @retval None
  */
void BusFault_Handler(void)
{
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8021242:	e7fe      	b.n	8021242 <BusFault_Handler>

08021244 <UsageFault_Handler>:
  * @retval None
  */
void UsageFault_Handler(void)
{
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8021244:	e7fe      	b.n	8021244 <UsageFault_Handler>

08021246 <SVC_Handler>:
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
}
 8021246:	4770      	bx	lr

08021248 <DebugMon_Handler>:
/**
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
 8021248:	4770      	bx	lr

0802124a <PendSV_Handler>:
/**
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
 802124a:	4770      	bx	lr

0802124c <SysTick_Handler>:
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
  HAL_IncTick();
 802124c:	f000 bafa 	b.w	8021844 <HAL_IncTick>

08021250 <FLASH_IRQHandler>:
  * @param  None
  * @retval None
  */
void FLASH_IRQHandler(void)
{
  HAL_FLASH_IRQHandler();
 8021250:	f000 bb96 	b.w	8021980 <HAL_FLASH_IRQHandler>

08021254 <TAMP_STAMP_IRQHandler>:
  * @param  None
  * @retval None
  */
void TAMP_STAMP_IRQHandler(void)
{
  RtcHandle.Instance = RTC;
 8021254:	4802      	ldr	r0, [pc, #8]	@ (8021260 <TAMP_STAMP_IRQHandler+0xc>)
 8021256:	4b03      	ldr	r3, [pc, #12]	@ (8021264 <TAMP_STAMP_IRQHandler+0x10>)
 8021258:	6003      	str	r3, [r0, #0]
  HAL_RTCEx_TamperTimeStampIRQHandler(&RtcHandle);
 802125a:	f001 bcd1 	b.w	8022c00 <HAL_RTCEx_TamperTimeStampIRQHandler>
 802125e:	bf00      	nop
 8021260:	20001138 	.word	0x20001138
 8021264:	58004000 	.word	0x58004000

08021268 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

int _read (int file, char *ptr, int len)
{
 8021268:	b570      	push	{r4, r5, r6, lr}
 802126a:	460d      	mov	r5, r1
 802126c:	4614      	mov	r4, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 802126e:	460e      	mov	r6, r1
 8021270:	1b73      	subs	r3, r6, r5
 8021272:	429c      	cmp	r4, r3
 8021274:	dc01      	bgt.n	802127a <_read+0x12>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 8021276:	4620      	mov	r0, r4
 8021278:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 802127a:	f3af 8000 	nop.w
 802127e:	f806 0b01 	strb.w	r0, [r6], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8021282:	e7f5      	b.n	8021270 <_read+0x8>

08021284 <_write>:

int _write(int file, char *ptr, int len)
{
 8021284:	b570      	push	{r4, r5, r6, lr}
 8021286:	460d      	mov	r5, r1
 8021288:	4614      	mov	r4, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 802128a:	460e      	mov	r6, r1
 802128c:	1b73      	subs	r3, r6, r5
 802128e:	429c      	cmp	r4, r3
 8021290:	dc01      	bgt.n	8021296 <_write+0x12>
	{
		__io_putchar(*ptr++);
	}
	return len;
}
 8021292:	4620      	mov	r0, r4
 8021294:	bd70      	pop	{r4, r5, r6, pc}
		__io_putchar(*ptr++);
 8021296:	f816 0b01 	ldrb.w	r0, [r6], #1
 802129a:	f7ff fd6b 	bl	8020d74 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 802129e:	e7f5      	b.n	802128c <_write+0x8>

080212a0 <_sbrk>:
{
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80212a0:	4a0a      	ldr	r2, [pc, #40]	@ (80212cc <_sbrk+0x2c>)
 80212a2:	6811      	ldr	r1, [r2, #0]
{
 80212a4:	b508      	push	{r3, lr}
 80212a6:	4603      	mov	r3, r0
	if (heap_end == 0)
 80212a8:	b909      	cbnz	r1, 80212ae <_sbrk+0xe>
		heap_end = &end;
 80212aa:	4909      	ldr	r1, [pc, #36]	@ (80212d0 <_sbrk+0x30>)
 80212ac:	6011      	str	r1, [r2, #0]

	prev_heap_end = heap_end;
 80212ae:	6810      	ldr	r0, [r2, #0]
	if (heap_end + incr > stack_ptr)
 80212b0:	4669      	mov	r1, sp
 80212b2:	4403      	add	r3, r0
 80212b4:	428b      	cmp	r3, r1
 80212b6:	d906      	bls.n	80212c6 <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 80212b8:	f002 fbb0 	bl	8023a1c <__errno>
 80212bc:	230c      	movs	r3, #12
 80212be:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 80212c0:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap_end += incr;

	return (caddr_t) prev_heap_end;
}
 80212c4:	bd08      	pop	{r3, pc}
	heap_end += incr;
 80212c6:	6013      	str	r3, [r2, #0]
	return (caddr_t) prev_heap_end;
 80212c8:	e7fc      	b.n	80212c4 <_sbrk+0x24>
 80212ca:	bf00      	nop
 80212cc:	2000115c 	.word	0x2000115c
 80212d0:	200012d8 	.word	0x200012d8

080212d4 <_close>:

int _close(int file)
{
	return -1;
}
 80212d4:	f04f 30ff 	mov.w	r0, #4294967295
 80212d8:	4770      	bx	lr

080212da <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 80212da:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
	return 0;
}
 80212de:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
 80212e0:	604b      	str	r3, [r1, #4]
}
 80212e2:	4770      	bx	lr

080212e4 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 80212e4:	2001      	movs	r0, #1
 80212e6:	4770      	bx	lr

080212e8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 80212e8:	2000      	movs	r0, #0
 80212ea:	4770      	bx	lr

080212ec <__NVIC_SystemReset>:
  __ASM volatile ("dsb 0xF":::"memory");
 80212ec:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80212f0:	4905      	ldr	r1, [pc, #20]	@ (8021308 <__NVIC_SystemReset+0x1c>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80212f2:	4b06      	ldr	r3, [pc, #24]	@ (802130c <__NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80212f4:	68ca      	ldr	r2, [r1, #12]
 80212f6:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80212fa:	4313      	orrs	r3, r2
 80212fc:	60cb      	str	r3, [r1, #12]
 80212fe:	f3bf 8f4f 	dsb	sy
    __NOP();
 8021302:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 8021304:	e7fd      	b.n	8021302 <__NVIC_SystemReset+0x16>
 8021306:	bf00      	nop
 8021308:	e000ed00 	.word	0xe000ed00
 802130c:	05fa0004 	.word	0x05fa0004

08021310 <TEST_PROTECTIONS_CORRUPT_PrintMenu>:
  * @brief  Display the corruption menu
  * @param  None.
  * @retval None.
  */
static void TEST_PROTECTIONS_CORRUPT_PrintMenu(void)
{
 8021310:	b508      	push	{r3, lr}
  printf("\r\n============  Test: CORRUPT ACTIVE IMAGE ============\r\n\n");
 8021312:	480a      	ldr	r0, [pc, #40]	@ (802133c <TEST_PROTECTIONS_CORRUPT_PrintMenu+0x2c>)
 8021314:	f002 f990 	bl	8023638 <puts>
  printf("  Corrupt image from SLOT_ACTIVE_1 ---------------------- 1\r\n\n");
 8021318:	4809      	ldr	r0, [pc, #36]	@ (8021340 <TEST_PROTECTIONS_CORRUPT_PrintMenu+0x30>)
 802131a:	f002 f98d 	bl	8023638 <puts>
  printf("  Corrupt image from SLOT_ACTIVE_2 ---------------------- 2\r\n\n");
 802131e:	4809      	ldr	r0, [pc, #36]	@ (8021344 <TEST_PROTECTIONS_CORRUPT_PrintMenu+0x34>)
 8021320:	f002 f98a 	bl	8023638 <puts>
  printf("  Corrupt image from SLOT_ACTIVE_3 ---------------------- 3\r\n\n");
 8021324:	4808      	ldr	r0, [pc, #32]	@ (8021348 <TEST_PROTECTIONS_CORRUPT_PrintMenu+0x38>)
 8021326:	f002 f987 	bl	8023638 <puts>
  printf("  Previous Menu ----------------------------------------- x\r\n\n");
 802132a:	4808      	ldr	r0, [pc, #32]	@ (802134c <TEST_PROTECTIONS_CORRUPT_PrintMenu+0x3c>)
 802132c:	f002 f984 	bl	8023638 <puts>
  printf("  Selection :\r\n\n");
 8021330:	4807      	ldr	r0, [pc, #28]	@ (8021350 <TEST_PROTECTIONS_CORRUPT_PrintMenu+0x40>)
}
 8021332:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  printf("  Selection :\r\n\n");
 8021336:	f002 b97f 	b.w	8023638 <puts>
 802133a:	bf00      	nop
 802133c:	08024b6d 	.word	0x08024b6d
 8021340:	08024ba7 	.word	0x08024ba7
 8021344:	08024be5 	.word	0x08024be5
 8021348:	08024c23 	.word	0x08024c23
 802134c:	0802499a 	.word	0x0802499a
 8021350:	08024759 	.word	0x08024759

08021354 <TEST_PROTECTIONS_PrintTestingMenu>:
{
 8021354:	b508      	push	{r3, lr}
  printf("\r\n=================== Test Menu ============================\r\n\n");
 8021356:	480d      	ldr	r0, [pc, #52]	@ (802138c <TEST_PROTECTIONS_PrintTestingMenu+0x38>)
 8021358:	f002 f96e 	bl	8023638 <puts>
  printf("  Test : CORRUPT ACTIVE IMAGE --------------------------- 1\r\n\n");
 802135c:	480c      	ldr	r0, [pc, #48]	@ (8021390 <TEST_PROTECTIONS_PrintTestingMenu+0x3c>)
 802135e:	f002 f96b 	bl	8023638 <puts>
  printf("  Test Protection: Secure User memory ------------------- 2\r\n\n");
 8021362:	480c      	ldr	r0, [pc, #48]	@ (8021394 <TEST_PROTECTIONS_PrintTestingMenu+0x40>)
 8021364:	f002 f968 	bl	8023638 <puts>
  printf("  Test Protection: IWDG --------------------------------- 3\r\n\n");
 8021368:	480b      	ldr	r0, [pc, #44]	@ (8021398 <TEST_PROTECTIONS_PrintTestingMenu+0x44>)
 802136a:	f002 f965 	bl	8023638 <puts>
  printf("  Test Protection: TAMPER ------------------------------- 4\r\n\n");
 802136e:	480b      	ldr	r0, [pc, #44]	@ (802139c <TEST_PROTECTIONS_PrintTestingMenu+0x48>)
 8021370:	f002 f962 	bl	8023638 <puts>
  printf("  Test Protection: Secure Header ------------------------ 5\r\n\n");
 8021374:	480a      	ldr	r0, [pc, #40]	@ (80213a0 <TEST_PROTECTIONS_PrintTestingMenu+0x4c>)
 8021376:	f002 f95f 	bl	8023638 <puts>
  printf("  Previous Menu ----------------------------------------- x\r\n\n");
 802137a:	480a      	ldr	r0, [pc, #40]	@ (80213a4 <TEST_PROTECTIONS_PrintTestingMenu+0x50>)
 802137c:	f002 f95c 	bl	8023638 <puts>
  printf("  Selection :\r\n\n");
 8021380:	4809      	ldr	r0, [pc, #36]	@ (80213a8 <TEST_PROTECTIONS_PrintTestingMenu+0x54>)
}
 8021382:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  printf("  Selection :\r\n\n");
 8021386:	f002 b957 	b.w	8023638 <puts>
 802138a:	bf00      	nop
 802138c:	08024c61 	.word	0x08024c61
 8021390:	08024ca0 	.word	0x08024ca0
 8021394:	08024cde 	.word	0x08024cde
 8021398:	08024d1c 	.word	0x08024d1c
 802139c:	08024d5a 	.word	0x08024d5a
 80213a0:	08024d98 	.word	0x08024d98
 80213a4:	0802499a 	.word	0x0802499a
 80213a8:	08024759 	.word	0x08024759

080213ac <TEST_PROTECTIONS_RunMenu>:
{
 80213ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  uint8_t key = 0U;
 80213b0:	2500      	movs	r5, #0
{
 80213b2:	b08e      	sub	sp, #56	@ 0x38
    WRITE_REG(IWDG1->KR, IWDG_KEY_RELOAD);
 80213b4:	4e7e      	ldr	r6, [pc, #504]	@ (80215b0 <TEST_PROTECTIONS_RunMenu+0x204>)
 80213b6:	f64a 27aa 	movw	r7, #43690	@ 0xaaaa
  uint8_t key = 0U;
 80213ba:	f88d 5003 	strb.w	r5, [sp, #3]
  TEST_PROTECTIONS_PrintTestingMenu();
 80213be:	f7ff ffc9 	bl	8021354 <TEST_PROTECTIONS_PrintTestingMenu>
    key = 0U;
 80213c2:	f88d 5003 	strb.w	r5, [sp, #3]
    WRITE_REG(IWDG1->KR, IWDG_KEY_RELOAD);
 80213c6:	6037      	str	r7, [r6, #0]
    COM_Flush();
 80213c8:	f7ff fcc6 	bl	8020d58 <COM_Flush>
    if (COM_Receive(&key, 1U, RX_TIMEOUT) == HAL_OK)
 80213cc:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80213d0:	2101      	movs	r1, #1
 80213d2:	f10d 0003 	add.w	r0, sp, #3
 80213d6:	f7ff fcb7 	bl	8020d48 <COM_Receive>
 80213da:	2800      	cmp	r0, #0
 80213dc:	d1f1      	bne.n	80213c2 <TEST_PROTECTIONS_RunMenu+0x16>
      switch (key)
 80213de:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80213e2:	2b35      	cmp	r3, #53	@ 0x35
 80213e4:	d809      	bhi.n	80213fa <TEST_PROTECTIONS_RunMenu+0x4e>
 80213e6:	2b30      	cmp	r3, #48	@ 0x30
 80213e8:	f240 80dd 	bls.w	80215a6 <TEST_PROTECTIONS_RunMenu+0x1fa>
 80213ec:	3b32      	subs	r3, #50	@ 0x32
 80213ee:	2b03      	cmp	r3, #3
 80213f0:	d80b      	bhi.n	802140a <TEST_PROTECTIONS_RunMenu+0x5e>
 80213f2:	e8df f003 	tbb	[pc, r3]
 80213f6:	8c61      	.short	0x8c61
 80213f8:	c89a      	.short	0xc89a
 80213fa:	2b78      	cmp	r3, #120	@ 0x78
 80213fc:	f040 80d3 	bne.w	80215a6 <TEST_PROTECTIONS_RunMenu+0x1fa>
      TEST_PROTECTIONS_PrintTestingMenu();
 8021400:	f7ff ffa8 	bl	8021354 <TEST_PROTECTIONS_PrintTestingMenu>
}
 8021404:	b00e      	add	sp, #56	@ 0x38
 8021406:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  * @param  None
  * @retval HAL Status.
  */
static void TEST_PROTECTIONS_CORRUPT_RunMenu(void)
{
  uint8_t key = 0U;
 802140a:	2300      	movs	r3, #0
    key = 0U;
    slot_number = 0U;

    /* If the SecureBoot configured the IWDG, UserApp must reload IWDG counter with value defined in the reload
       register */
    WRITE_REG(IWDG1->KR, IWDG_KEY_RELOAD);
 802140c:	f8df 81a0 	ldr.w	r8, [pc, #416]	@ 80215b0 <TEST_PROTECTIONS_RunMenu+0x204>
 8021410:	f64a 29aa 	movw	r9, #43690	@ 0xaaaa
          break;
        case 'x' :
          exit = 1U;
          break;
        default:
          printf("Invalid Number !\r");
 8021414:	f8df a210 	ldr.w	sl, [pc, #528]	@ 8021628 <TEST_PROTECTIONS_RunMenu+0x27c>
  uint8_t key = 0U;
 8021418:	f88d 3004 	strb.w	r3, [sp, #4]
  TEST_PROTECTIONS_CORRUPT_PrintMenu();
 802141c:	f7ff ff78 	bl	8021310 <TEST_PROTECTIONS_CORRUPT_PrintMenu>
    key = 0U;
 8021420:	2400      	movs	r4, #0
 8021422:	f88d 4004 	strb.w	r4, [sp, #4]
    WRITE_REG(IWDG1->KR, IWDG_KEY_RELOAD);
 8021426:	f8c8 9000 	str.w	r9, [r8]
    COM_Flush();
 802142a:	f7ff fc95 	bl	8020d58 <COM_Flush>
    if (COM_Receive(&key, 1U, RX_TIMEOUT) == HAL_OK)
 802142e:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8021432:	2101      	movs	r1, #1
 8021434:	a801      	add	r0, sp, #4
 8021436:	f7ff fc87 	bl	8020d48 <COM_Receive>
 802143a:	2800      	cmp	r0, #0
 802143c:	d1f1      	bne.n	8021422 <TEST_PROTECTIONS_RunMenu+0x76>
      switch (key)
 802143e:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8021442:	2b33      	cmp	r3, #51	@ 0x33
 8021444:	d017      	beq.n	8021476 <TEST_PROTECTIONS_RunMenu+0xca>
 8021446:	d811      	bhi.n	802146c <TEST_PROTECTIONS_RunMenu+0xc0>
 8021448:	2b31      	cmp	r3, #49	@ 0x31
 802144a:	d016      	beq.n	802147a <TEST_PROTECTIONS_RunMenu+0xce>
 802144c:	2b32      	cmp	r3, #50	@ 0x32
 802144e:	d016      	beq.n	802147e <TEST_PROTECTIONS_RunMenu+0xd2>
          printf("Invalid Number !\r");
 8021450:	4650      	mov	r0, sl
 8021452:	f002 f889 	bl	8023568 <iprintf>
    slot_number = 0U;
 8021456:	2100      	movs	r1, #0
          break;
      }

      if (exit != 1U)
      {
        if (SlotStartAdd[slot_number] == 0U)
 8021458:	4b56      	ldr	r3, [pc, #344]	@ (80215b4 <TEST_PROTECTIONS_RunMenu+0x208>)
 802145a:	f853 4021 	ldr.w	r4, [r3, r1, lsl #2]
 802145e:	b984      	cbnz	r4, 8021482 <TEST_PROTECTIONS_RunMenu+0xd6>
        {
          printf("SLOT_ACTIVE_%d is not configured !\r", slot_number);
 8021460:	4855      	ldr	r0, [pc, #340]	@ (80215b8 <TEST_PROTECTIONS_RunMenu+0x20c>)
 8021462:	f002 f881 	bl	8023568 <iprintf>
        {
          TEST_PROTECTIONS_RunCORRUPT(slot_number);
        }

        /*Print Main Menu message*/
        TEST_PROTECTIONS_CORRUPT_PrintMenu();
 8021466:	f7ff ff53 	bl	8021310 <TEST_PROTECTIONS_CORRUPT_PrintMenu>
 802146a:	e7d9      	b.n	8021420 <TEST_PROTECTIONS_RunMenu+0x74>
      switch (key)
 802146c:	2b78      	cmp	r3, #120	@ 0x78
 802146e:	d1ef      	bne.n	8021450 <TEST_PROTECTIONS_RunMenu+0xa4>
      TEST_PROTECTIONS_PrintTestingMenu();
 8021470:	f7ff ff70 	bl	8021354 <TEST_PROTECTIONS_PrintTestingMenu>
 8021474:	e7a5      	b.n	80213c2 <TEST_PROTECTIONS_RunMenu+0x16>
      switch (key)
 8021476:	2103      	movs	r1, #3
 8021478:	e7ee      	b.n	8021458 <TEST_PROTECTIONS_RunMenu+0xac>
          slot_number = SLOT_ACTIVE_1;
 802147a:	2101      	movs	r1, #1
 802147c:	e7ec      	b.n	8021458 <TEST_PROTECTIONS_RunMenu+0xac>
          slot_number = SLOT_ACTIVE_2;
 802147e:	2102      	movs	r1, #2
 8021480:	e7ea      	b.n	8021458 <TEST_PROTECTIONS_RunMenu+0xac>
  printf("  -- Erasing 0x%x bytes at address: 0x%x\r\n", TEST_PROTECTIONS_CORRUPT_IMAGE_FLASH_SIZE,
 8021482:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
  uint8_t pattern[TEST_PROTECTIONS_CORRUPT_IMAGE_FLASH_SIZE] = {0};
 8021486:	2220      	movs	r2, #32
 8021488:	2100      	movs	r1, #0
 802148a:	a806      	add	r0, sp, #24
 802148c:	f002 fa78 	bl	8023980 <memset>
  printf("  -- Erasing 0x%x bytes at address: 0x%x\r\n", TEST_PROTECTIONS_CORRUPT_IMAGE_FLASH_SIZE,
 8021490:	4622      	mov	r2, r4
 8021492:	2120      	movs	r1, #32
 8021494:	4849      	ldr	r0, [pc, #292]	@ (80215bc <TEST_PROTECTIONS_RunMenu+0x210>)
 8021496:	f002 f867 	bl	8023568 <iprintf>
  printf("  -- At next boot Signature Verification will fail. Download a new FW to restore FW image !!\r\n\n");
 802149a:	4849      	ldr	r0, [pc, #292]	@ (80215c0 <TEST_PROTECTIONS_RunMenu+0x214>)
 802149c:	f002 f8cc 	bl	8023638 <puts>
  ret = FLASH_If_Write((void *)(TEST_PROTECTIONS_CORRUPT_IMAGE_FLASH_ADDRESS(slot_number)), (void *) &pattern,
 80214a0:	2220      	movs	r2, #32
 80214a2:	a906      	add	r1, sp, #24
 80214a4:	4620      	mov	r0, r4
 80214a6:	f7ff fcc7 	bl	8020e38 <FLASH_If_Write>
  if (ret == HAL_OK)
 80214aa:	b908      	cbnz	r0, 80214b0 <TEST_PROTECTIONS_RunMenu+0x104>
    printf("is NOT ENABLED !! \r\n\n");
  }
  else
  {
    printf("\r\n\n  -- TAMPER Event detected!!\r\n\n  -- System reset requested!!!\r\n\n");
    NVIC_SystemReset();
 80214ac:	f7ff ff1e 	bl	80212ec <__NVIC_SystemReset>
    printf("-- !! HAL_FLASH_ERROR_CORRUPT_IMAGE: erasing failure ...\r\n\n");
 80214b0:	4844      	ldr	r0, [pc, #272]	@ (80215c4 <TEST_PROTECTIONS_RunMenu+0x218>)
 80214b2:	f002 f8c1 	bl	8023638 <puts>
}
 80214b6:	e7d6      	b.n	8021466 <TEST_PROTECTIONS_RunMenu+0xba>
  printf("\r\n====== Test Protection: Secure User Memory =================\r\n\n");
 80214b8:	4843      	ldr	r0, [pc, #268]	@ (80215c8 <TEST_PROTECTIONS_RunMenu+0x21c>)
 80214ba:	f002 f8bd 	bl	8023638 <puts>
  printf("If the Secure User Memory is enabled you should not be able to read the key and get stuck.\r\n\n");
 80214be:	4843      	ldr	r0, [pc, #268]	@ (80215cc <TEST_PROTECTIONS_RunMenu+0x220>)
 80214c0:	f002 f8ba 	bl	8023638 <puts>
  printf("  -- Reading Key\r\n\n");
 80214c4:	4842      	ldr	r0, [pc, #264]	@ (80215d0 <TEST_PROTECTIONS_RunMenu+0x224>)
 80214c6:	f002 f8b7 	bl	8023638 <puts>
  printf("Press the RESET button to restart the device (or wait until IWDG expires if enabled).\r\n\n");
 80214ca:	4842      	ldr	r0, [pc, #264]	@ (80215d4 <TEST_PROTECTIONS_RunMenu+0x228>)
 80214cc:	f002 f8b4 	bl	8023638 <puts>
  memset(key, 0xFF, 16);
 80214d0:	2210      	movs	r2, #16
 80214d2:	21ff      	movs	r1, #255	@ 0xff
 80214d4:	a801      	add	r0, sp, #4
 80214d6:	f002 fa53 	bl	8023980 <memset>
  memset(pattern, 0xFF, 16);
 80214da:	2210      	movs	r2, #16
 80214dc:	21ff      	movs	r1, #255	@ 0xff
 80214de:	a806      	add	r0, sp, #24
 80214e0:	f002 fa4e 	bl	8023980 <memset>
  SE_ReadKey(&(key[0U]));
 80214e4:	a801      	add	r0, sp, #4
 80214e6:	4b3c      	ldr	r3, [pc, #240]	@ (80215d8 <TEST_PROTECTIONS_RunMenu+0x22c>)
 80214e8:	4798      	blx	r3
  if (memcmp(key, pattern, 16) != 0U)
 80214ea:	2210      	movs	r2, #16
 80214ec:	a906      	add	r1, sp, #24
 80214ee:	a801      	add	r0, sp, #4
 80214f0:	f002 fa36 	bl	8023960 <memcmp>
 80214f4:	b150      	cbz	r0, 802150c <TEST_PROTECTIONS_RunMenu+0x160>
    key[16] = '\0';
 80214f6:	2300      	movs	r3, #0
    printf("  -- Key: %s \r\n\n", key);
 80214f8:	a901      	add	r1, sp, #4
 80214fa:	4838      	ldr	r0, [pc, #224]	@ (80215dc <TEST_PROTECTIONS_RunMenu+0x230>)
    key[16] = '\0';
 80214fc:	f88d 3014 	strb.w	r3, [sp, #20]
    printf("  -- Key: %s \r\n\n", key);
 8021500:	f002 f832 	bl	8023568 <iprintf>
    printf("  -- !! Secure User Memory protection is NOT ENABLED !!\r\n\n");
 8021504:	4836      	ldr	r0, [pc, #216]	@ (80215e0 <TEST_PROTECTIONS_RunMenu+0x234>)
  printf("  -- Waiting %d (ms). Should reset if IWDG is enabled. \r\n\n", TEST_PROTECTIONS_IWDG_DELAY);

  HAL_Delay(TEST_PROTECTIONS_IWDG_DELAY);

  /* No Reset means IWDG was not enabled*/
  printf("  -- !! IWDG protection is NOT ENABLED !!\r\n\n");
 8021506:	f002 f897 	bl	8023638 <puts>
}
 802150a:	e7b1      	b.n	8021470 <TEST_PROTECTIONS_RunMenu+0xc4>
    while (1)
 802150c:	e7fe      	b.n	802150c <TEST_PROTECTIONS_RunMenu+0x160>
  printf("\r\n====== Test Protection: IWDG ===========================\r\n\n");
 802150e:	4835      	ldr	r0, [pc, #212]	@ (80215e4 <TEST_PROTECTIONS_RunMenu+0x238>)
 8021510:	f002 f892 	bl	8023638 <puts>
  printf("  -- Waiting %d (ms). Should reset if IWDG is enabled. \r\n\n", TEST_PROTECTIONS_IWDG_DELAY);
 8021514:	f641 3158 	movw	r1, #7000	@ 0x1b58
 8021518:	4833      	ldr	r0, [pc, #204]	@ (80215e8 <TEST_PROTECTIONS_RunMenu+0x23c>)
 802151a:	f002 f825 	bl	8023568 <iprintf>
  HAL_Delay(TEST_PROTECTIONS_IWDG_DELAY);
 802151e:	f641 3058 	movw	r0, #7000	@ 0x1b58
 8021522:	f000 f9a1 	bl	8021868 <HAL_Delay>
  printf("  -- !! IWDG protection is NOT ENABLED !!\r\n\n");
 8021526:	4831      	ldr	r0, [pc, #196]	@ (80215ec <TEST_PROTECTIONS_RunMenu+0x240>)
 8021528:	e7ed      	b.n	8021506 <TEST_PROTECTIONS_RunMenu+0x15a>
  m_uTamperEvent = 0U;
 802152a:	2300      	movs	r3, #0
 802152c:	4c30      	ldr	r4, [pc, #192]	@ (80215f0 <TEST_PROTECTIONS_RunMenu+0x244>)
  printf("\r\n====== Test Protection: TAMPER ========================\r\n\n");
 802152e:	4831      	ldr	r0, [pc, #196]	@ (80215f4 <TEST_PROTECTIONS_RunMenu+0x248>)
  printf("  Waiting for 10 seconds...\r\n\n")  ;
 8021530:	f04f 080a 	mov.w	r8, #10
  m_uTamperEvent = 0U;
 8021534:	6023      	str	r3, [r4, #0]
  printf("\r\n====== Test Protection: TAMPER ========================\r\n\n");
 8021536:	f002 f87f 	bl	8023638 <puts>
  printf("  -- Pull PC1 (CN11.36) to GND \r\n\n");
 802153a:	482f      	ldr	r0, [pc, #188]	@ (80215f8 <TEST_PROTECTIONS_RunMenu+0x24c>)
    WRITE_REG(IWDG1->KR, IWDG_KEY_RELOAD);
 802153c:	f64a 2aaa 	movw	sl, #43690	@ 0xaaaa
  printf("  -- Pull PC1 (CN11.36) to GND \r\n\n");
 8021540:	f002 f87a 	bl	8023638 <puts>
  printf("  -- -- Note: sometimes it may be enough to put your finger close to PC1 (CN11.36)\r\n\n");
 8021544:	482d      	ldr	r0, [pc, #180]	@ (80215fc <TEST_PROTECTIONS_RunMenu+0x250>)
 8021546:	f002 f877 	bl	8023638 <puts>
    WRITE_REG(IWDG1->KR, IWDG_KEY_RELOAD);
 802154a:	f8df 9064 	ldr.w	r9, [pc, #100]	@ 80215b0 <TEST_PROTECTIONS_RunMenu+0x204>
  printf("  -- Should reset if TAMPER is enabled. \r\n\n");
 802154e:	482c      	ldr	r0, [pc, #176]	@ (8021600 <TEST_PROTECTIONS_RunMenu+0x254>)
 8021550:	f002 f872 	bl	8023638 <puts>
  printf("  Waiting for 10 seconds...\r\n\n")  ;
 8021554:	482b      	ldr	r0, [pc, #172]	@ (8021604 <TEST_PROTECTIONS_RunMenu+0x258>)
 8021556:	f002 f86f 	bl	8023638 <puts>
  while ((i < TEST_PROTECTIONS_TAMPER_DELAY) && (m_uTamperEvent == 0U))
 802155a:	6823      	ldr	r3, [r4, #0]
 802155c:	b943      	cbnz	r3, 8021570 <TEST_PROTECTIONS_RunMenu+0x1c4>
    HAL_Delay(1000U);
 802155e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
    WRITE_REG(IWDG1->KR, IWDG_KEY_RELOAD);
 8021562:	f8c9 a000 	str.w	sl, [r9]
    HAL_Delay(1000U);
 8021566:	f000 f97f 	bl	8021868 <HAL_Delay>
  while ((i < TEST_PROTECTIONS_TAMPER_DELAY) && (m_uTamperEvent == 0U))
 802156a:	f1b8 0801 	subs.w	r8, r8, #1
 802156e:	d1f4      	bne.n	802155a <TEST_PROTECTIONS_RunMenu+0x1ae>
  if (m_uTamperEvent == 0U)
 8021570:	6823      	ldr	r3, [r4, #0]
 8021572:	b11b      	cbz	r3, 802157c <TEST_PROTECTIONS_RunMenu+0x1d0>
    printf("\r\n\n  -- TAMPER Event detected!!\r\n\n  -- System reset requested!!!\r\n\n");
 8021574:	4824      	ldr	r0, [pc, #144]	@ (8021608 <TEST_PROTECTIONS_RunMenu+0x25c>)
 8021576:	f002 f85f 	bl	8023638 <puts>
 802157a:	e797      	b.n	80214ac <TEST_PROTECTIONS_RunMenu+0x100>
    printf("\r\n\n  -- Waited 10 seconds, if you have connected TAMPER pin to GND it means TAMPER protection ");
 802157c:	4823      	ldr	r0, [pc, #140]	@ (802160c <TEST_PROTECTIONS_RunMenu+0x260>)
 802157e:	f001 fff3 	bl	8023568 <iprintf>
    printf("is NOT ENABLED !! \r\n\n");
 8021582:	4823      	ldr	r0, [pc, #140]	@ (8021610 <TEST_PROTECTIONS_RunMenu+0x264>)
 8021584:	e7bf      	b.n	8021506 <TEST_PROTECTIONS_RunMenu+0x15a>
  printf("\r\n====== Test Protection: Secure Header =================\r\n\n");
 8021586:	4823      	ldr	r0, [pc, #140]	@ (8021614 <TEST_PROTECTIONS_RunMenu+0x268>)
 8021588:	f002 f856 	bl	8023638 <puts>
  printf("If the Secure Header is enabled you should not be able to read the address.\r\n\n");
 802158c:	4822      	ldr	r0, [pc, #136]	@ (8021618 <TEST_PROTECTIONS_RunMenu+0x26c>)
 802158e:	f002 f853 	bl	8023638 <puts>
  printf("  -- Reading Key\r\n\n");
 8021592:	480f      	ldr	r0, [pc, #60]	@ (80215d0 <TEST_PROTECTIONS_RunMenu+0x224>)
 8021594:	f002 f850 	bl	8023638 <puts>
  u_read_header = *((uint32_t *)SLOT_ACTIVE_1_HEADER);
 8021598:	4b20      	ldr	r3, [pc, #128]	@ (802161c <TEST_PROTECTIONS_RunMenu+0x270>)
  printf("  -- Dump : %x \r\n\n", u_read_header);
 802159a:	4821      	ldr	r0, [pc, #132]	@ (8021620 <TEST_PROTECTIONS_RunMenu+0x274>)
 802159c:	6819      	ldr	r1, [r3, #0]
 802159e:	f001 ffe3 	bl	8023568 <iprintf>
  printf("  -- !! Secure Header protection is NOT ENABLED !!\r\n\n");
 80215a2:	4820      	ldr	r0, [pc, #128]	@ (8021624 <TEST_PROTECTIONS_RunMenu+0x278>)
 80215a4:	e7af      	b.n	8021506 <TEST_PROTECTIONS_RunMenu+0x15a>
          printf("Invalid Number !\r");
 80215a6:	4820      	ldr	r0, [pc, #128]	@ (8021628 <TEST_PROTECTIONS_RunMenu+0x27c>)
 80215a8:	f001 ffde 	bl	8023568 <iprintf>
          break;
 80215ac:	e760      	b.n	8021470 <TEST_PROTECTIONS_RunMenu+0xc4>
 80215ae:	bf00      	nop
 80215b0:	58004800 	.word	0x58004800
 80215b4:	080244b4 	.word	0x080244b4
 80215b8:	080249d8 	.word	0x080249d8
 80215bc:	08024dd6 	.word	0x08024dd6
 80215c0:	08024e01 	.word	0x08024e01
 80215c4:	08024e60 	.word	0x08024e60
 80215c8:	08024e9b 	.word	0x08024e9b
 80215cc:	08024edc 	.word	0x08024edc
 80215d0:	08024f39 	.word	0x08024f39
 80215d4:	08024a7d 	.word	0x08024a7d
 80215d8:	08000601 	.word	0x08000601
 80215dc:	08024f4c 	.word	0x08024f4c
 80215e0:	08024b33 	.word	0x08024b33
 80215e4:	08024f5d 	.word	0x08024f5d
 80215e8:	08024f9a 	.word	0x08024f9a
 80215ec:	08024fd5 	.word	0x08024fd5
 80215f0:	20001164 	.word	0x20001164
 80215f4:	08025001 	.word	0x08025001
 80215f8:	0802503d 	.word	0x0802503d
 80215fc:	0802505f 	.word	0x0802505f
 8021600:	080250b4 	.word	0x080250b4
 8021604:	080250df 	.word	0x080250df
 8021608:	08025171 	.word	0x08025171
 802160c:	080250fd 	.word	0x080250fd
 8021610:	0802515c 	.word	0x0802515c
 8021614:	080251b4 	.word	0x080251b4
 8021618:	080251f0 	.word	0x080251f0
 802161c:	08020000 	.word	0x08020000
 8021620:	0802523e 	.word	0x0802523e
 8021624:	08025251 	.word	0x08025251
 8021628:	08024769 	.word	0x08024769

0802162c <HAL_RTCEx_Tamper3EventCallback>:
  * @retval None
  */
void CALLBACK_Antitamper(void)
{
  /*Set tamper event variable*/
  m_uTamperEvent = 1U;
 802162c:	4b01      	ldr	r3, [pc, #4]	@ (8021634 <HAL_RTCEx_Tamper3EventCallback+0x8>)
 802162e:	2201      	movs	r2, #1
 8021630:	601a      	str	r2, [r3, #0]
}
 8021632:	4770      	bx	lr
 8021634:	20001164 	.word	0x20001164

08021638 <BSP_LED_Init>:
void BSP_LED_Init(Led_TypeDef Led)
{
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 8021638:	4b15      	ldr	r3, [pc, #84]	@ (8021690 <BSP_LED_Init+0x58>)
 802163a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 802163e:	f042 0202 	orr.w	r2, r2, #2
{
 8021642:	b5f0      	push	{r4, r5, r6, r7, lr}
 8021644:	b089      	sub	sp, #36	@ 0x24
  LEDx_GPIO_CLK_ENABLE(Led);
 8021646:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 802164a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 802164e:	4604      	mov	r4, r0
 8021650:	f003 0302 	and.w	r3, r3, #2
 8021654:	b9c8      	cbnz	r0, 802168a <BSP_LED_Init+0x52>
 8021656:	9301      	str	r3, [sp, #4]
 8021658:	9b01      	ldr	r3, [sp, #4]

  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 802165a:	4b0e      	ldr	r3, [pc, #56]	@ (8021694 <BSP_LED_Init+0x5c>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 802165c:	2700      	movs	r7, #0
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;

  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 802165e:	4d0e      	ldr	r5, [pc, #56]	@ (8021698 <BSP_LED_Init+0x60>)
 8021660:	a903      	add	r1, sp, #12
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 8021662:	f833 6014 	ldrh.w	r6, [r3, r4, lsl #1]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8021666:	2301      	movs	r3, #1
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 8021668:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 802166c:	9603      	str	r6, [sp, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 802166e:	e9cd 3704 	strd	r3, r7, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8021672:	2303      	movs	r3, #3
 8021674:	9306      	str	r3, [sp, #24]
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 8021676:	f000 fb71 	bl	8021d5c <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET);
 802167a:	463a      	mov	r2, r7
 802167c:	4631      	mov	r1, r6
 802167e:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
 8021682:	f000 fc53 	bl	8021f2c <HAL_GPIO_WritePin>
}
 8021686:	b009      	add	sp, #36	@ 0x24
 8021688:	bdf0      	pop	{r4, r5, r6, r7, pc}
  LEDx_GPIO_CLK_ENABLE(Led);
 802168a:	9302      	str	r3, [sp, #8]
 802168c:	9b02      	ldr	r3, [sp, #8]
 802168e:	e7e4      	b.n	802165a <BSP_LED_Init+0x22>
 8021690:	58024400 	.word	0x58024400
 8021694:	08024514 	.word	0x08024514
 8021698:	20001000 	.word	0x20001000

0802169c <BSP_LED_Toggle>:
  *     @arg  LED3
  * @retval None
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
  HAL_GPIO_TogglePin(GPIO_PORT[Led], GPIO_PIN[Led]);
 802169c:	4b03      	ldr	r3, [pc, #12]	@ (80216ac <BSP_LED_Toggle+0x10>)
 802169e:	f833 1010 	ldrh.w	r1, [r3, r0, lsl #1]
 80216a2:	4b03      	ldr	r3, [pc, #12]	@ (80216b0 <BSP_LED_Toggle+0x14>)
 80216a4:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 80216a8:	f000 bc45 	b.w	8021f36 <HAL_GPIO_TogglePin>
 80216ac:	08024514 	.word	0x08024514
 80216b0:	20001000 	.word	0x20001000

080216b4 <BSP_PB_Init>:
void BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
  GPIO_InitTypeDef GPIO_InitStruct;

  /* Enable the BUTTON Clock */
  BUTTONx_GPIO_CLK_ENABLE(Button);
 80216b4:	4b1d      	ldr	r3, [pc, #116]	@ (802172c <BSP_PB_Init+0x78>)
 80216b6:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80216ba:	f042 0204 	orr.w	r2, r2, #4
{
 80216be:	b510      	push	{r4, lr}
 80216c0:	b086      	sub	sp, #24
  BUTTONx_GPIO_CLK_ENABLE(Button);
 80216c2:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80216c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80216ca:	f003 0304 	and.w	r3, r3, #4
 80216ce:	9300      	str	r3, [sp, #0]
 80216d0:	9b00      	ldr	r3, [sp, #0]

  if(ButtonMode == BUTTON_MODE_GPIO)
 80216d2:	b981      	cbnz	r1, 80216f6 <BSP_PB_Init+0x42>
  {
    /* Configure Button pin as input */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 80216d4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80216d8:	2202      	movs	r2, #2
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80216da:	e9cd 3101 	strd	r3, r1, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80216de:	2303      	movs	r3, #3
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 80216e0:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80216e2:	e9cd 2303 	strd	r2, r3, [sp, #12]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 80216e6:	4b12      	ldr	r3, [pc, #72]	@ (8021730 <BSP_PB_Init+0x7c>)
 80216e8:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 80216ec:	68d8      	ldr	r0, [r3, #12]
 80216ee:	f000 fb35 	bl	8021d5c <HAL_GPIO_Init>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0x00);
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
  }
}
 80216f2:	b006      	add	sp, #24
 80216f4:	bd10      	pop	{r4, pc}
  if(ButtonMode == BUTTON_MODE_EXTI)
 80216f6:	2901      	cmp	r1, #1
 80216f8:	d1fb      	bne.n	80216f2 <BSP_PB_Init+0x3e>
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 80216fa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
    GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80216fe:	2400      	movs	r4, #0
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 8021700:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 8021702:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8021704:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8021708:	e9cd 3402 	strd	r3, r4, [sp, #8]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 802170c:	4b08      	ldr	r3, [pc, #32]	@ (8021730 <BSP_PB_Init+0x7c>)
 802170e:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8021712:	68d8      	ldr	r0, [r3, #12]
 8021714:	f000 fb22 	bl	8021d5c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0x00);
 8021718:	4622      	mov	r2, r4
 802171a:	210f      	movs	r1, #15
 802171c:	2028      	movs	r0, #40	@ 0x28
 802171e:	f000 f8cd 	bl	80218bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
 8021722:	2028      	movs	r0, #40	@ 0x28
 8021724:	f000 f8fc 	bl	8021920 <HAL_NVIC_EnableIRQ>
}
 8021728:	e7e3      	b.n	80216f2 <BSP_PB_Init+0x3e>
 802172a:	bf00      	nop
 802172c:	58024400 	.word	0x58024400
 8021730:	20001000 	.word	0x20001000

08021734 <SystemInit>:
  */
void SystemInit (void)
{    
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8021734:	4914      	ldr	r1, [pc, #80]	@ (8021788 <SystemInit+0x54>)
  
  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;

  /* Reset HSEON, CSSON , CSION,RC48ON, CSIKERON PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= (uint32_t)0xEAF6ED7F;
 8021736:	4815      	ldr	r0, [pc, #84]	@ (802178c <SystemInit+0x58>)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8021738:	f8d1 3088 	ldr.w	r3, [r1, #136]	@ 0x88
 802173c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
{    
 8021740:	b510      	push	{r4, lr}
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8021742:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  RCC->CR |= RCC_CR_HSION;
 8021746:	4b12      	ldr	r3, [pc, #72]	@ (8021790 <SystemInit+0x5c>)
 8021748:	681a      	ldr	r2, [r3, #0]
 802174a:	f042 0201 	orr.w	r2, r2, #1
 802174e:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8021750:	2200      	movs	r2, #0
 8021752:	611a      	str	r2, [r3, #16]
  RCC->CR &= (uint32_t)0xEAF6ED7F;
 8021754:	681c      	ldr	r4, [r3, #0]
 8021756:	4020      	ands	r0, r4
 8021758:	6018      	str	r0, [r3, #0]

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 802175a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 802175c:	61da      	str	r2, [r3, #28]
  
  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 802175e:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x00000000;
 8021760:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00000000;
 8021762:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x00000000;
 8021764:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8021766:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x00000000;
 8021768:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */
  
  RCC->PLL2FRACR = 0x00000000;
 802176a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x00000000;
 802176c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 802176e:	645a      	str	r2, [r3, #68]	@ 0x44
  
  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8021770:	6818      	ldr	r0, [r3, #0]
 8021772:	f420 2080 	bic.w	r0, r0, #262144	@ 0x40000
 8021776:	6018      	str	r0, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8021778:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
  *((__IO uint32_t*)0x51008108) = 0x000000001;
 802177a:	2201      	movs	r2, #1
 802177c:	4b05      	ldr	r3, [pc, #20]	@ (8021794 <SystemInit+0x60>)
 802177e:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */

  /* Configure the Vector Table location  ------------------*/
  /* Reuse information from map file */ 
  SCB->VTOR = INTVECT_START;
 8021782:	4b05      	ldr	r3, [pc, #20]	@ (8021798 <SystemInit+0x64>)
 8021784:	608b      	str	r3, [r1, #8]
  
}
 8021786:	bd10      	pop	{r4, pc}
 8021788:	e000ed00 	.word	0xe000ed00
 802178c:	eaf6ed7f 	.word	0xeaf6ed7f
 8021790:	58024400 	.word	0x58024400
 8021794:	51008000 	.word	0x51008000
 8021798:	08020400 	.word	0x08020400

0802179c <HAL_MspInit>:
__weak void HAL_MspInit(void)
{
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 802179c:	4770      	bx	lr
	...

080217a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80217a0:	b570      	push	{r4, r5, r6, lr}
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80217a2:	4e0f      	ldr	r6, [pc, #60]	@ (80217e0 <HAL_InitTick+0x40>)
{
 80217a4:	4605      	mov	r5, r0
  if((uint32_t)uwTickFreq == 0UL)
 80217a6:	7832      	ldrb	r2, [r6, #0]
 80217a8:	b90a      	cbnz	r2, 80217ae <HAL_InitTick+0xe>
  {
    return HAL_ERROR;
 80217aa:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80217ac:	bd70      	pop	{r4, r5, r6, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80217ae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80217b2:	fbb3 f3f2 	udiv	r3, r3, r2
 80217b6:	4a0b      	ldr	r2, [pc, #44]	@ (80217e4 <HAL_InitTick+0x44>)
 80217b8:	6810      	ldr	r0, [r2, #0]
 80217ba:	fbb0 f0f3 	udiv	r0, r0, r3
 80217be:	f000 f8bd 	bl	802193c <HAL_SYSTICK_Config>
 80217c2:	4604      	mov	r4, r0
 80217c4:	2800      	cmp	r0, #0
 80217c6:	d1f0      	bne.n	80217aa <HAL_InitTick+0xa>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80217c8:	2d0f      	cmp	r5, #15
 80217ca:	d8ee      	bhi.n	80217aa <HAL_InitTick+0xa>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80217cc:	4602      	mov	r2, r0
 80217ce:	4629      	mov	r1, r5
 80217d0:	f04f 30ff 	mov.w	r0, #4294967295
 80217d4:	f000 f872 	bl	80218bc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80217d8:	4620      	mov	r0, r4
 80217da:	6075      	str	r5, [r6, #4]
  return HAL_OK;
 80217dc:	e7e6      	b.n	80217ac <HAL_InitTick+0xc>
 80217de:	bf00      	nop
 80217e0:	20001018 	.word	0x20001018
 80217e4:	20001010 	.word	0x20001010

080217e8 <HAL_Init>:
{
 80217e8:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80217ea:	2003      	movs	r0, #3
 80217ec:	f000 f854 	bl	8021898 <HAL_NVIC_SetPriorityGrouping>
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80217f0:	f000 fe8e 	bl	8022510 <HAL_RCC_GetSysClockFreq>
 80217f4:	490f      	ldr	r1, [pc, #60]	@ (8021834 <HAL_Init+0x4c>)
 80217f6:	4a10      	ldr	r2, [pc, #64]	@ (8021838 <HAL_Init+0x50>)
 80217f8:	698b      	ldr	r3, [r1, #24]
 80217fa:	f3c3 2303 	ubfx	r3, r3, #8, #4
 80217fe:	5cd3      	ldrb	r3, [r2, r3]
 8021800:	f003 031f 	and.w	r3, r3, #31
 8021804:	40d8      	lsrs	r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8021806:	698b      	ldr	r3, [r1, #24]
 8021808:	f003 030f 	and.w	r3, r3, #15
 802180c:	5cd3      	ldrb	r3, [r2, r3]
 802180e:	4a0b      	ldr	r2, [pc, #44]	@ (802183c <HAL_Init+0x54>)
 8021810:	f003 031f 	and.w	r3, r3, #31
 8021814:	fa20 f303 	lsr.w	r3, r0, r3
 8021818:	6013      	str	r3, [r2, #0]
  SystemCoreClock = common_system_clock;
 802181a:	4b09      	ldr	r3, [pc, #36]	@ (8021840 <HAL_Init+0x58>)
 802181c:	6018      	str	r0, [r3, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 802181e:	2000      	movs	r0, #0
 8021820:	f7ff ffbe 	bl	80217a0 <HAL_InitTick>
 8021824:	4604      	mov	r4, r0
 8021826:	b918      	cbnz	r0, 8021830 <HAL_Init+0x48>
  HAL_MspInit();
 8021828:	f7ff ffb8 	bl	802179c <HAL_MspInit>
}
 802182c:	4620      	mov	r0, r4
 802182e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8021830:	2401      	movs	r4, #1
 8021832:	e7fb      	b.n	802182c <HAL_Init+0x44>
 8021834:	58024400 	.word	0x58024400
 8021838:	0802451e 	.word	0x0802451e
 802183c:	20001014 	.word	0x20001014
 8021840:	20001010 	.word	0x20001010

08021844 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8021844:	4a03      	ldr	r2, [pc, #12]	@ (8021854 <HAL_IncTick+0x10>)
 8021846:	4b04      	ldr	r3, [pc, #16]	@ (8021858 <HAL_IncTick+0x14>)
 8021848:	6811      	ldr	r1, [r2, #0]
 802184a:	781b      	ldrb	r3, [r3, #0]
 802184c:	440b      	add	r3, r1
 802184e:	6013      	str	r3, [r2, #0]
}
 8021850:	4770      	bx	lr
 8021852:	bf00      	nop
 8021854:	20001168 	.word	0x20001168
 8021858:	20001018 	.word	0x20001018

0802185c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 802185c:	4b01      	ldr	r3, [pc, #4]	@ (8021864 <HAL_GetTick+0x8>)
 802185e:	6818      	ldr	r0, [r3, #0]
}
 8021860:	4770      	bx	lr
 8021862:	bf00      	nop
 8021864:	20001168 	.word	0x20001168

08021868 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8021868:	b538      	push	{r3, r4, r5, lr}
 802186a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 802186c:	f7ff fff6 	bl	802185c <HAL_GetTick>
 8021870:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8021872:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8021874:	bf1e      	ittt	ne
 8021876:	4b04      	ldrne	r3, [pc, #16]	@ (8021888 <HAL_Delay+0x20>)
 8021878:	781b      	ldrbne	r3, [r3, #0]
 802187a:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 802187c:	f7ff ffee 	bl	802185c <HAL_GetTick>
 8021880:	1b43      	subs	r3, r0, r5
 8021882:	42a3      	cmp	r3, r4
 8021884:	d3fa      	bcc.n	802187c <HAL_Delay+0x14>
  {
  }
}
 8021886:	bd38      	pop	{r3, r4, r5, pc}
 8021888:	20001018 	.word	0x20001018

0802188c <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 802188c:	4b01      	ldr	r3, [pc, #4]	@ (8021894 <HAL_GetREVID+0x8>)
 802188e:	6818      	ldr	r0, [r3, #0]
}
 8021890:	0c00      	lsrs	r0, r0, #16
 8021892:	4770      	bx	lr
 8021894:	5c001000 	.word	0x5c001000

08021898 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8021898:	4907      	ldr	r1, [pc, #28]	@ (80218b8 <HAL_NVIC_SetPriorityGrouping+0x20>)
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 802189a:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 802189c:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 802189e:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80218a2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80218a6:	0412      	lsls	r2, r2, #16
 80218a8:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80218aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80218ac:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80218b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 80218b4:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80218b6:	4770      	bx	lr
 80218b8:	e000ed00 	.word	0xe000ed00

080218bc <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80218bc:	4b16      	ldr	r3, [pc, #88]	@ (8021918 <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80218be:	b530      	push	{r4, r5, lr}
 80218c0:	68dc      	ldr	r4, [r3, #12]
 80218c2:	f3c4 2402 	ubfx	r4, r4, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80218c6:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80218ca:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80218cc:	2b04      	cmp	r3, #4
 80218ce:	bf28      	it	cs
 80218d0:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80218d2:	2d06      	cmp	r5, #6
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80218d4:	f04f 35ff 	mov.w	r5, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80218d8:	bf8c      	ite	hi
 80218da:	3c03      	subhi	r4, #3
 80218dc:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80218de:	fa05 f303 	lsl.w	r3, r5, r3
  if ((int32_t)(IRQn) >= 0)
 80218e2:	2800      	cmp	r0, #0
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80218e4:	fa05 f504 	lsl.w	r5, r5, r4
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80218e8:	ea21 0303 	bic.w	r3, r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80218ec:	ea22 0205 	bic.w	r2, r2, r5
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80218f0:	fa03 f304 	lsl.w	r3, r3, r4
 80218f4:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80218f8:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80218fc:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 80218fe:	db06      	blt.n	802190e <HAL_NVIC_SetPriority+0x52>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8021900:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8021904:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8021908:	f880 3300 	strb.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 802190c:	bd30      	pop	{r4, r5, pc}
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 802190e:	f000 000f 	and.w	r0, r0, #15
 8021912:	4a02      	ldr	r2, [pc, #8]	@ (802191c <HAL_NVIC_SetPriority+0x60>)
 8021914:	5413      	strb	r3, [r2, r0]
 8021916:	e7f9      	b.n	802190c <HAL_NVIC_SetPriority+0x50>
 8021918:	e000ed00 	.word	0xe000ed00
 802191c:	e000ed14 	.word	0xe000ed14

08021920 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8021920:	2800      	cmp	r0, #0
 8021922:	db07      	blt.n	8021934 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8021924:	0941      	lsrs	r1, r0, #5
 8021926:	2301      	movs	r3, #1
 8021928:	f000 001f 	and.w	r0, r0, #31
 802192c:	4a02      	ldr	r2, [pc, #8]	@ (8021938 <HAL_NVIC_EnableIRQ+0x18>)
 802192e:	4083      	lsls	r3, r0
 8021930:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8021934:	4770      	bx	lr
 8021936:	bf00      	nop
 8021938:	e000e100 	.word	0xe000e100

0802193c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 802193c:	3801      	subs	r0, #1
 802193e:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8021942:	d20b      	bcs.n	802195c <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8021944:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8021948:	4a05      	ldr	r2, [pc, #20]	@ (8021960 <HAL_SYSTICK_Config+0x24>)
 802194a:	21f0      	movs	r1, #240	@ 0xf0
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 802194c:	6158      	str	r0, [r3, #20]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 802194e:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8021950:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8021954:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8021956:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8021958:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 802195a:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 802195c:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 802195e:	4770      	bx	lr
 8021960:	e000ed00 	.word	0xe000ed00

08021964 <HAL_GetCurrentCPUID>:
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8021964:	4b04      	ldr	r3, [pc, #16]	@ (8021978 <HAL_GetCurrentCPUID+0x14>)
 8021966:	681b      	ldr	r3, [r3, #0]
 8021968:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  {
    return  CM7_CPUID;
 802196c:	2b70      	cmp	r3, #112	@ 0x70
  }
  else
  {
    return CM4_CPUID;
  }
}
 802196e:	bf14      	ite	ne
 8021970:	2001      	movne	r0, #1
 8021972:	2003      	moveq	r0, #3
 8021974:	4770      	bx	lr
 8021976:	bf00      	nop
 8021978:	e000ed00 	.word	0xe000ed00

0802197c <HAL_FLASH_EndOfOperationCallback>:
  UNUSED(ReturnValue);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_EndOfOperationCallback could be implemented in the user file
   */
}
 802197c:	4770      	bx	lr

0802197e <HAL_FLASH_OperationErrorCallback>:
  *                 Mass Erase: Bank number which has been requested to erase
  *                 Sectors Erase: Sector number which returned an error
  *                 Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue)
 802197e:	4770      	bx	lr

08021980 <HAL_FLASH_IRQHandler>:
{
 8021980:	b570      	push	{r4, r5, r6, lr}
  if(__HAL_FLASH_GET_FLAG_BANK1(FLASH_SR_EOP) != RESET)
 8021982:	4d6a      	ldr	r5, [pc, #424]	@ (8021b2c <HAL_FLASH_IRQHandler+0x1ac>)
 8021984:	4c6a      	ldr	r4, [pc, #424]	@ (8021b30 <HAL_FLASH_IRQHandler+0x1b0>)
 8021986:	692b      	ldr	r3, [r5, #16]
 8021988:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 802198c:	d017      	beq.n	80219be <HAL_FLASH_IRQHandler+0x3e>
    if(pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE_BANK1)
 802198e:	7823      	ldrb	r3, [r4, #0]
 8021990:	2b01      	cmp	r3, #1
 8021992:	b2de      	uxtb	r6, r3
 8021994:	d17b      	bne.n	8021a8e <HAL_FLASH_IRQHandler+0x10e>
      pFlash.NbSectorsToErase--;
 8021996:	6863      	ldr	r3, [r4, #4]
 8021998:	3b01      	subs	r3, #1
 802199a:	6063      	str	r3, [r4, #4]
      if(pFlash.NbSectorsToErase != 0U)
 802199c:	6863      	ldr	r3, [r4, #4]
 802199e:	2b00      	cmp	r3, #0
 80219a0:	d06a      	beq.n	8021a78 <HAL_FLASH_IRQHandler+0xf8>
        HAL_FLASH_EndOfOperationCallback(pFlash.Sector);
 80219a2:	68e0      	ldr	r0, [r4, #12]
 80219a4:	f7ff ffea 	bl	802197c <HAL_FLASH_EndOfOperationCallback>
        __HAL_FLASH_CLEAR_FLAG_BANK1(FLASH_FLAG_EOP_BANK1);
 80219a8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
        FLASH_Erase_Sector(temp, FLASH_BANK_1, pFlash.VoltageForErase);
 80219ac:	4631      	mov	r1, r6
        __HAL_FLASH_CLEAR_FLAG_BANK1(FLASH_FLAG_EOP_BANK1);
 80219ae:	616b      	str	r3, [r5, #20]
        pFlash.Sector++;
 80219b0:	68e3      	ldr	r3, [r4, #12]
 80219b2:	3301      	adds	r3, #1
 80219b4:	60e3      	str	r3, [r4, #12]
        temp = pFlash.Sector;
 80219b6:	68e0      	ldr	r0, [r4, #12]
        FLASH_Erase_Sector(temp, FLASH_BANK_1, pFlash.VoltageForErase);
 80219b8:	68a2      	ldr	r2, [r4, #8]
 80219ba:	f000 f9ab 	bl	8021d14 <FLASH_Erase_Sector>
  if(__HAL_FLASH_GET_FLAG_BANK2(FLASH_SR_EOP) != RESET)
 80219be:	4d5b      	ldr	r5, [pc, #364]	@ (8021b2c <HAL_FLASH_IRQHandler+0x1ac>)
 80219c0:	f8d5 3110 	ldr.w	r3, [r5, #272]	@ 0x110
 80219c4:	03db      	lsls	r3, r3, #15
 80219c6:	d518      	bpl.n	80219fa <HAL_FLASH_IRQHandler+0x7a>
    if(pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE_BANK2)
 80219c8:	7823      	ldrb	r3, [r4, #0]
 80219ca:	2b04      	cmp	r3, #4
 80219cc:	f040 8083 	bne.w	8021ad6 <HAL_FLASH_IRQHandler+0x156>
      pFlash.NbSectorsToErase--;
 80219d0:	6863      	ldr	r3, [r4, #4]
 80219d2:	3b01      	subs	r3, #1
 80219d4:	6063      	str	r3, [r4, #4]
      if(pFlash.NbSectorsToErase != 0U)
 80219d6:	6863      	ldr	r3, [r4, #4]
 80219d8:	2b00      	cmp	r3, #0
 80219da:	d070      	beq.n	8021abe <HAL_FLASH_IRQHandler+0x13e>
        HAL_FLASH_EndOfOperationCallback(pFlash.Sector);
 80219dc:	68e0      	ldr	r0, [r4, #12]
 80219de:	f7ff ffcd 	bl	802197c <HAL_FLASH_EndOfOperationCallback>
        __HAL_FLASH_CLEAR_FLAG_BANK2(FLASH_FLAG_EOP_BANK2);
 80219e2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
        FLASH_Erase_Sector(temp, FLASH_BANK_2, pFlash.VoltageForErase);
 80219e6:	2102      	movs	r1, #2
        __HAL_FLASH_CLEAR_FLAG_BANK2(FLASH_FLAG_EOP_BANK2);
 80219e8:	f8c5 3114 	str.w	r3, [r5, #276]	@ 0x114
        pFlash.Sector++;
 80219ec:	68e3      	ldr	r3, [r4, #12]
 80219ee:	3301      	adds	r3, #1
 80219f0:	60e3      	str	r3, [r4, #12]
        temp = pFlash.Sector;
 80219f2:	68e0      	ldr	r0, [r4, #12]
        FLASH_Erase_Sector(temp, FLASH_BANK_2, pFlash.VoltageForErase);
 80219f4:	68a2      	ldr	r2, [r4, #8]
 80219f6:	f000 f98d 	bl	8021d14 <FLASH_Erase_Sector>
  errorflag = FLASH->SR1 & (FLASH_FLAG_WRPERR_BANK1 | FLASH_FLAG_PGSERR_BANK1 | FLASH_FLAG_STRBERR_BANK1 | \
 80219fa:	494c      	ldr	r1, [pc, #304]	@ (8021b2c <HAL_FLASH_IRQHandler+0x1ac>)
 80219fc:	690b      	ldr	r3, [r1, #16]
  if(errorflag != 0U)
 80219fe:	f413 03dc 	ands.w	r3, r3, #7208960	@ 0x6e0000
 8021a02:	d00f      	beq.n	8021a24 <HAL_FLASH_IRQHandler+0xa4>
    pFlash.ErrorCode |= errorflag;
 8021a04:	69a2      	ldr	r2, [r4, #24]
 8021a06:	431a      	orrs	r2, r3
 8021a08:	61a2      	str	r2, [r4, #24]
    __HAL_FLASH_CLEAR_FLAG_BANK1(errorflag);
 8021a0a:	614b      	str	r3, [r1, #20]
    procedure = pFlash.ProcedureOnGoing;
 8021a0c:	7822      	ldrb	r2, [r4, #0]
    if(procedure == FLASH_PROC_SECTERASE_BANK1)
 8021a0e:	2a01      	cmp	r2, #1
    procedure = pFlash.ProcedureOnGoing;
 8021a10:	b2d3      	uxtb	r3, r2
    if(procedure == FLASH_PROC_SECTERASE_BANK1)
 8021a12:	d17a      	bne.n	8021b0a <HAL_FLASH_IRQHandler+0x18a>
      pFlash.Sector = 0xFFFFFFFFU;
 8021a14:	f04f 33ff 	mov.w	r3, #4294967295
      temp = pFlash.Sector;
 8021a18:	68e0      	ldr	r0, [r4, #12]
      pFlash.Sector = 0xFFFFFFFFU;
 8021a1a:	60e3      	str	r3, [r4, #12]
    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8021a1c:	2300      	movs	r3, #0
 8021a1e:	7023      	strb	r3, [r4, #0]
    HAL_FLASH_OperationErrorCallback(temp);
 8021a20:	f7ff ffad 	bl	802197e <HAL_FLASH_OperationErrorCallback>
  errorflag = FLASH->SR2 & ((FLASH_FLAG_WRPERR_BANK2 | FLASH_FLAG_PGSERR_BANK2 | FLASH_FLAG_STRBERR_BANK2 | \
 8021a24:	4941      	ldr	r1, [pc, #260]	@ (8021b2c <HAL_FLASH_IRQHandler+0x1ac>)
 8021a26:	f8d1 3110 	ldr.w	r3, [r1, #272]	@ 0x110
  if(errorflag != 0U)
 8021a2a:	f413 03dc 	ands.w	r3, r3, #7208960	@ 0x6e0000
 8021a2e:	d012      	beq.n	8021a56 <HAL_FLASH_IRQHandler+0xd6>
    pFlash.ErrorCode |= (errorflag | 0x80000000U);
 8021a30:	69a2      	ldr	r2, [r4, #24]
 8021a32:	431a      	orrs	r2, r3
 8021a34:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8021a38:	61a2      	str	r2, [r4, #24]
    __HAL_FLASH_CLEAR_FLAG_BANK2(errorflag);
 8021a3a:	f8c1 3114 	str.w	r3, [r1, #276]	@ 0x114
    procedure = pFlash.ProcedureOnGoing;
 8021a3e:	7822      	ldrb	r2, [r4, #0]
    if(procedure== FLASH_PROC_SECTERASE_BANK2)
 8021a40:	2a04      	cmp	r2, #4
    procedure = pFlash.ProcedureOnGoing;
 8021a42:	b2d3      	uxtb	r3, r2
    if(procedure== FLASH_PROC_SECTERASE_BANK2)
 8021a44:	d169      	bne.n	8021b1a <HAL_FLASH_IRQHandler+0x19a>
      pFlash.Sector = 0xFFFFFFFFU;
 8021a46:	f04f 33ff 	mov.w	r3, #4294967295
      temp = pFlash.Sector;
 8021a4a:	68e0      	ldr	r0, [r4, #12]
      pFlash.Sector = 0xFFFFFFFFU;
 8021a4c:	60e3      	str	r3, [r4, #12]
    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8021a4e:	2300      	movs	r3, #0
 8021a50:	7023      	strb	r3, [r4, #0]
    HAL_FLASH_OperationErrorCallback(temp);
 8021a52:	f7ff ff94 	bl	802197e <HAL_FLASH_OperationErrorCallback>
  if(pFlash.ProcedureOnGoing == FLASH_PROC_NONE)
 8021a56:	7823      	ldrb	r3, [r4, #0]
 8021a58:	f003 01ff 	and.w	r1, r3, #255	@ 0xff
 8021a5c:	b95b      	cbnz	r3, 8021a76 <HAL_FLASH_IRQHandler+0xf6>
    __HAL_FLASH_DISABLE_IT_BANK1(FLASH_IT_EOP_BANK1    | FLASH_IT_WRPERR_BANK1 | FLASH_IT_PGSERR_BANK1 | \
 8021a5e:	4b33      	ldr	r3, [pc, #204]	@ (8021b2c <HAL_FLASH_IRQHandler+0x1ac>)
 8021a60:	68da      	ldr	r2, [r3, #12]
 8021a62:	f422 02de 	bic.w	r2, r2, #7274496	@ 0x6f0000
 8021a66:	60da      	str	r2, [r3, #12]
    __HAL_FLASH_DISABLE_IT_BANK2(FLASH_IT_EOP_BANK2    | FLASH_IT_WRPERR_BANK2 | FLASH_IT_PGSERR_BANK2 | \
 8021a68:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
 8021a6c:	f422 02de 	bic.w	r2, r2, #7274496	@ 0x6f0000
 8021a70:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c
    __HAL_UNLOCK(&pFlash);
 8021a74:	7521      	strb	r1, [r4, #20]
}
 8021a76:	bd70      	pop	{r4, r5, r6, pc}
        pFlash.Sector = 0xFFFFFFFFU;
 8021a78:	f04f 32ff 	mov.w	r2, #4294967295
 8021a7c:	60e2      	str	r2, [r4, #12]
        pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8021a7e:	7023      	strb	r3, [r4, #0]
        HAL_FLASH_EndOfOperationCallback(pFlash.Sector);
 8021a80:	68e0      	ldr	r0, [r4, #12]
 8021a82:	f7ff ff7b 	bl	802197c <HAL_FLASH_EndOfOperationCallback>
        __HAL_FLASH_CLEAR_FLAG_BANK1(FLASH_FLAG_EOP_BANK1);
 8021a86:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8021a8a:	616b      	str	r3, [r5, #20]
 8021a8c:	e797      	b.n	80219be <HAL_FLASH_IRQHandler+0x3e>
      procedure = pFlash.ProcedureOnGoing;
 8021a8e:	7822      	ldrb	r2, [r4, #0]
      if((procedure == FLASH_PROC_MASSERASE_BANK1) || (procedure == FLASH_PROC_ALLBANK_MASSERASE))
 8021a90:	2a02      	cmp	r2, #2
      procedure = pFlash.ProcedureOnGoing;
 8021a92:	b2d3      	uxtb	r3, r2
      if((procedure == FLASH_PROC_MASSERASE_BANK1) || (procedure == FLASH_PROC_ALLBANK_MASSERASE))
 8021a94:	d001      	beq.n	8021a9a <HAL_FLASH_IRQHandler+0x11a>
 8021a96:	2b07      	cmp	r3, #7
 8021a98:	d109      	bne.n	8021aae <HAL_FLASH_IRQHandler+0x12e>
        HAL_FLASH_EndOfOperationCallback(FLASH_BANK_1);
 8021a9a:	2001      	movs	r0, #1
        HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 8021a9c:	f7ff ff6e 	bl	802197c <HAL_FLASH_EndOfOperationCallback>
        pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8021aa0:	2300      	movs	r3, #0
        __HAL_FLASH_CLEAR_FLAG_BANK1(FLASH_FLAG_EOP_BANK1);
 8021aa2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
        pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8021aa6:	7023      	strb	r3, [r4, #0]
        __HAL_FLASH_CLEAR_FLAG_BANK1(FLASH_FLAG_EOP_BANK1);
 8021aa8:	4b20      	ldr	r3, [pc, #128]	@ (8021b2c <HAL_FLASH_IRQHandler+0x1ac>)
 8021aaa:	615a      	str	r2, [r3, #20]
 8021aac:	e787      	b.n	80219be <HAL_FLASH_IRQHandler+0x3e>
      else if(procedure == FLASH_PROC_PROGRAM_BANK1)
 8021aae:	2b03      	cmp	r3, #3
 8021ab0:	d101      	bne.n	8021ab6 <HAL_FLASH_IRQHandler+0x136>
        HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 8021ab2:	6920      	ldr	r0, [r4, #16]
 8021ab4:	e7f2      	b.n	8021a9c <HAL_FLASH_IRQHandler+0x11c>
      if((procedure != FLASH_PROC_SECTERASE_BANK2) && \
 8021ab6:	3b04      	subs	r3, #4
 8021ab8:	2b02      	cmp	r3, #2
 8021aba:	d980      	bls.n	80219be <HAL_FLASH_IRQHandler+0x3e>
 8021abc:	e7f0      	b.n	8021aa0 <HAL_FLASH_IRQHandler+0x120>
        pFlash.Sector = 0xFFFFFFFFU;
 8021abe:	f04f 32ff 	mov.w	r2, #4294967295
 8021ac2:	60e2      	str	r2, [r4, #12]
        pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8021ac4:	7023      	strb	r3, [r4, #0]
        HAL_FLASH_EndOfOperationCallback(pFlash.Sector);
 8021ac6:	68e0      	ldr	r0, [r4, #12]
 8021ac8:	f7ff ff58 	bl	802197c <HAL_FLASH_EndOfOperationCallback>
        __HAL_FLASH_CLEAR_FLAG_BANK2(FLASH_FLAG_EOP_BANK2);
 8021acc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8021ad0:	f8c5 3114 	str.w	r3, [r5, #276]	@ 0x114
 8021ad4:	e791      	b.n	80219fa <HAL_FLASH_IRQHandler+0x7a>
      procedure = pFlash.ProcedureOnGoing;
 8021ad6:	7822      	ldrb	r2, [r4, #0]
 8021ad8:	b2d3      	uxtb	r3, r2
      if((procedure == FLASH_PROC_MASSERASE_BANK2) || (procedure == FLASH_PROC_ALLBANK_MASSERASE))
 8021ada:	f002 02fd 	and.w	r2, r2, #253	@ 0xfd
 8021ade:	2a05      	cmp	r2, #5
 8021ae0:	d10a      	bne.n	8021af8 <HAL_FLASH_IRQHandler+0x178>
        HAL_FLASH_EndOfOperationCallback(FLASH_BANK_2);
 8021ae2:	2002      	movs	r0, #2
        HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 8021ae4:	f7ff ff4a 	bl	802197c <HAL_FLASH_EndOfOperationCallback>
        pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8021ae8:	2300      	movs	r3, #0
        __HAL_FLASH_CLEAR_FLAG_BANK2(FLASH_FLAG_EOP_BANK2);
 8021aea:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
        pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8021aee:	7023      	strb	r3, [r4, #0]
        __HAL_FLASH_CLEAR_FLAG_BANK2(FLASH_FLAG_EOP_BANK2);
 8021af0:	4b0e      	ldr	r3, [pc, #56]	@ (8021b2c <HAL_FLASH_IRQHandler+0x1ac>)
 8021af2:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
 8021af6:	e780      	b.n	80219fa <HAL_FLASH_IRQHandler+0x7a>
      else if(procedure == FLASH_PROC_PROGRAM_BANK2)
 8021af8:	2b06      	cmp	r3, #6
 8021afa:	d101      	bne.n	8021b00 <HAL_FLASH_IRQHandler+0x180>
        HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 8021afc:	6920      	ldr	r0, [r4, #16]
 8021afe:	e7f1      	b.n	8021ae4 <HAL_FLASH_IRQHandler+0x164>
      if((procedure != FLASH_PROC_SECTERASE_BANK1) && \
 8021b00:	3b01      	subs	r3, #1
 8021b02:	2b02      	cmp	r3, #2
 8021b04:	f67f af79 	bls.w	80219fa <HAL_FLASH_IRQHandler+0x7a>
 8021b08:	e7ee      	b.n	8021ae8 <HAL_FLASH_IRQHandler+0x168>
    else if((procedure == FLASH_PROC_MASSERASE_BANK1) || (procedure == FLASH_PROC_ALLBANK_MASSERASE))
 8021b0a:	2b02      	cmp	r3, #2
 8021b0c:	d003      	beq.n	8021b16 <HAL_FLASH_IRQHandler+0x196>
 8021b0e:	2b07      	cmp	r3, #7
 8021b10:	d001      	beq.n	8021b16 <HAL_FLASH_IRQHandler+0x196>
      temp = pFlash.Address;
 8021b12:	6920      	ldr	r0, [r4, #16]
 8021b14:	e782      	b.n	8021a1c <HAL_FLASH_IRQHandler+0x9c>
      temp = FLASH_BANK_1;
 8021b16:	2001      	movs	r0, #1
 8021b18:	e780      	b.n	8021a1c <HAL_FLASH_IRQHandler+0x9c>
    else if((procedure == FLASH_PROC_MASSERASE_BANK2) || (procedure == FLASH_PROC_ALLBANK_MASSERASE))
 8021b1a:	f003 03fd 	and.w	r3, r3, #253	@ 0xfd
 8021b1e:	2b05      	cmp	r3, #5
 8021b20:	d001      	beq.n	8021b26 <HAL_FLASH_IRQHandler+0x1a6>
      temp = pFlash.Address;
 8021b22:	6920      	ldr	r0, [r4, #16]
 8021b24:	e793      	b.n	8021a4e <HAL_FLASH_IRQHandler+0xce>
      temp = FLASH_BANK_2;
 8021b26:	2002      	movs	r0, #2
 8021b28:	e791      	b.n	8021a4e <HAL_FLASH_IRQHandler+0xce>
 8021b2a:	bf00      	nop
 8021b2c:	52002000 	.word	0x52002000
 8021b30:	2000116c 	.word	0x2000116c

08021b34 <HAL_FLASH_Unlock>:
  * @brief  Unlock the FLASH control registers access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
  if(READ_BIT(FLASH->CR1, FLASH_CR_LOCK) != 0U)
 8021b34:	4b10      	ldr	r3, [pc, #64]	@ (8021b78 <HAL_FLASH_Unlock+0x44>)
 8021b36:	68da      	ldr	r2, [r3, #12]
 8021b38:	07d2      	lsls	r2, r2, #31
 8021b3a:	d406      	bmi.n	8021b4a <HAL_FLASH_Unlock+0x16>
      return HAL_ERROR;
    }
  }

#if defined (DUAL_BANK)
  if(READ_BIT(FLASH->CR2, FLASH_CR_LOCK) != 0U)
 8021b3c:	4b0e      	ldr	r3, [pc, #56]	@ (8021b78 <HAL_FLASH_Unlock+0x44>)
 8021b3e:	f8d3 010c 	ldr.w	r0, [r3, #268]	@ 0x10c
 8021b42:	f010 0001 	ands.w	r0, r0, #1
 8021b46:	d10a      	bne.n	8021b5e <HAL_FLASH_Unlock+0x2a>
 8021b48:	4770      	bx	lr
    WRITE_REG(FLASH->KEYR1, FLASH_KEY1);
 8021b4a:	4a0c      	ldr	r2, [pc, #48]	@ (8021b7c <HAL_FLASH_Unlock+0x48>)
 8021b4c:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR1, FLASH_KEY2);
 8021b4e:	f102 3288 	add.w	r2, r2, #2290649224	@ 0x88888888
 8021b52:	605a      	str	r2, [r3, #4]
    if (READ_BIT(FLASH->CR1, FLASH_CR_LOCK) != 0U)
 8021b54:	68db      	ldr	r3, [r3, #12]
 8021b56:	07db      	lsls	r3, r3, #31
 8021b58:	d5f0      	bpl.n	8021b3c <HAL_FLASH_Unlock+0x8>
      return HAL_ERROR;
 8021b5a:	2001      	movs	r0, #1
    }
  }
#endif /* DUAL_BANK */

  return HAL_OK;
}
 8021b5c:	4770      	bx	lr
    WRITE_REG(FLASH->KEYR2, FLASH_KEY1);
 8021b5e:	4a07      	ldr	r2, [pc, #28]	@ (8021b7c <HAL_FLASH_Unlock+0x48>)
 8021b60:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104
    WRITE_REG(FLASH->KEYR2, FLASH_KEY2);
 8021b64:	f102 3288 	add.w	r2, r2, #2290649224	@ 0x88888888
 8021b68:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104
    if (READ_BIT(FLASH->CR2, FLASH_CR_LOCK) != 0U)
 8021b6c:	f8d3 010c 	ldr.w	r0, [r3, #268]	@ 0x10c
 8021b70:	f000 0001 	and.w	r0, r0, #1
 8021b74:	4770      	bx	lr
 8021b76:	bf00      	nop
 8021b78:	52002000 	.word	0x52002000
 8021b7c:	45670123 	.word	0x45670123

08021b80 <HAL_FLASH_Lock>:
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
  /* Set the LOCK Bit to lock the FLASH Bank1 Control Register access */
  SET_BIT(FLASH->CR1, FLASH_CR_LOCK);
 8021b80:	4b0a      	ldr	r3, [pc, #40]	@ (8021bac <HAL_FLASH_Lock+0x2c>)
 8021b82:	68da      	ldr	r2, [r3, #12]
 8021b84:	f042 0201 	orr.w	r2, r2, #1
 8021b88:	60da      	str	r2, [r3, #12]

  /* Verify Flash Bank1 is locked */
  if (READ_BIT(FLASH->CR1, FLASH_CR_LOCK) == 0U)
 8021b8a:	68da      	ldr	r2, [r3, #12]
 8021b8c:	07d2      	lsls	r2, r2, #31
 8021b8e:	d50b      	bpl.n	8021ba8 <HAL_FLASH_Lock+0x28>
    return HAL_ERROR;
  }

#if defined (DUAL_BANK)
  /* Set the LOCK Bit to lock the FLASH Bank2 Control Register access */
  SET_BIT(FLASH->CR2, FLASH_CR_LOCK);
 8021b90:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
 8021b94:	f042 0201 	orr.w	r2, r2, #1
 8021b98:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c

  /* Verify Flash Bank2 is locked */
  if (READ_BIT(FLASH->CR2, FLASH_CR_LOCK) == 0U)
 8021b9c:	f8d3 010c 	ldr.w	r0, [r3, #268]	@ 0x10c
 8021ba0:	43c0      	mvns	r0, r0
 8021ba2:	f000 0001 	and.w	r0, r0, #1
 8021ba6:	4770      	bx	lr
    return HAL_ERROR;
 8021ba8:	2001      	movs	r0, #1
    return HAL_ERROR;
  }
#endif /* DUAL_BANK */

  return HAL_OK;
}
 8021baa:	4770      	bx	lr
 8021bac:	52002000 	.word	0x52002000

08021bb0 <FLASH_WaitForLastOperation>:
  * @param  Timeout maximum flash operation timeout
  * @param  Bank flash FLASH_BANK_1 or FLASH_BANK_2
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout, uint32_t Bank)
{
 8021bb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8021bb4:	460c      	mov	r4, r1
 8021bb6:	4605      	mov	r5, r0
     Even if the FLASH operation fails, the QW flag will be reset and an error
     flag will be set */

  uint32_t bsyflag = FLASH_FLAG_QW_BANK1;
  uint32_t errorflag = 0;
  uint32_t tickstart = HAL_GetTick();
 8021bb8:	f7ff fe50 	bl	802185c <HAL_GetTick>
 8021bbc:	4f27      	ldr	r7, [pc, #156]	@ (8021c5c <FLASH_WaitForLastOperation+0xac>)
  uint32_t bsyflag = FLASH_FLAG_QW_BANK1;
 8021bbe:	2c02      	cmp	r4, #2
  uint32_t tickstart = HAL_GetTick();
 8021bc0:	4606      	mov	r6, r0
    /* Select bsyflag depending on Bank */
    bsyflag = FLASH_FLAG_QW_BANK2;
  }
#endif /* DUAL_BANK */

  while(__HAL_FLASH_GET_FLAG(bsyflag))
 8021bc2:	bf0c      	ite	eq
 8021bc4:	f04f 4800 	moveq.w	r8, #2147483648	@ 0x80000000
 8021bc8:	f04f 0800 	movne.w	r8, #0
 8021bcc:	f1b8 0f00 	cmp.w	r8, #0
 8021bd0:	d122      	bne.n	8021c18 <FLASH_WaitForLastOperation+0x68>
 8021bd2:	693b      	ldr	r3, [r7, #16]
 8021bd4:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8021bd8:	b99b      	cbnz	r3, 8021c02 <FLASH_WaitForLastOperation+0x52>
      }
    }
  }

  /* Get Error Flags */
  if (Bank == FLASH_BANK_1)
 8021bda:	2c01      	cmp	r4, #1
 8021bdc:	4b1f      	ldr	r3, [pc, #124]	@ (8021c5c <FLASH_WaitForLastOperation+0xac>)
 8021bde:	4a20      	ldr	r2, [pc, #128]	@ (8021c60 <FLASH_WaitForLastOperation+0xb0>)
 8021be0:	d11d      	bne.n	8021c1e <FLASH_WaitForLastOperation+0x6e>
  {
    errorflag = FLASH->SR1 & FLASH_FLAG_ALL_ERRORS_BANK1;
 8021be2:	691b      	ldr	r3, [r3, #16]
 8021be4:	4013      	ands	r3, r2
    errorflag = (FLASH->SR2 & FLASH_FLAG_ALL_ERRORS_BANK2) | 0x80000000U;
  }
#endif /* DUAL_BANK */

  /* In case of error reported in Flash SR1 or SR2 register */
  if((errorflag & 0x7FFFFFFFU) != 0U)
 8021be6:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 8021bea:	d021      	beq.n	8021c30 <FLASH_WaitForLastOperation+0x80>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= errorflag;
 8021bec:	491d      	ldr	r1, [pc, #116]	@ (8021c64 <FLASH_WaitForLastOperation+0xb4>)

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(errorflag);
 8021bee:	2b00      	cmp	r3, #0
    pFlash.ErrorCode |= errorflag;
 8021bf0:	698a      	ldr	r2, [r1, #24]
 8021bf2:	ea42 0203 	orr.w	r2, r2, r3
 8021bf6:	618a      	str	r2, [r1, #24]
    __HAL_FLASH_CLEAR_FLAG(errorflag);
 8021bf8:	4a18      	ldr	r2, [pc, #96]	@ (8021c5c <FLASH_WaitForLastOperation+0xac>)
 8021bfa:	db16      	blt.n	8021c2a <FLASH_WaitForLastOperation+0x7a>
 8021bfc:	6153      	str	r3, [r2, #20]

    return HAL_ERROR;
 8021bfe:	2001      	movs	r0, #1
 8021c00:	e020      	b.n	8021c44 <FLASH_WaitForLastOperation+0x94>
    if(Timeout != HAL_MAX_DELAY)
 8021c02:	1c68      	adds	r0, r5, #1
 8021c04:	d0e2      	beq.n	8021bcc <FLASH_WaitForLastOperation+0x1c>
      if(((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8021c06:	f7ff fe29 	bl	802185c <HAL_GetTick>
 8021c0a:	1b80      	subs	r0, r0, r6
 8021c0c:	42a8      	cmp	r0, r5
 8021c0e:	d801      	bhi.n	8021c14 <FLASH_WaitForLastOperation+0x64>
 8021c10:	2d00      	cmp	r5, #0
 8021c12:	d1db      	bne.n	8021bcc <FLASH_WaitForLastOperation+0x1c>
        return HAL_TIMEOUT;
 8021c14:	2003      	movs	r0, #3
 8021c16:	e015      	b.n	8021c44 <FLASH_WaitForLastOperation+0x94>
  while(__HAL_FLASH_GET_FLAG(bsyflag))
 8021c18:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8021c1c:	e7da      	b.n	8021bd4 <FLASH_WaitForLastOperation+0x24>
    errorflag = (FLASH->SR2 & FLASH_FLAG_ALL_ERRORS_BANK2) | 0x80000000U;
 8021c1e:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8021c22:	4013      	ands	r3, r2
 8021c24:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8021c28:	e7dd      	b.n	8021be6 <FLASH_WaitForLastOperation+0x36>
    __HAL_FLASH_CLEAR_FLAG(errorflag);
 8021c2a:	f8c2 0114 	str.w	r0, [r2, #276]	@ 0x114
 8021c2e:	e7e6      	b.n	8021bfe <FLASH_WaitForLastOperation+0x4e>
  }

  /* Check FLASH End of Operation flag  */
  if(Bank == FLASH_BANK_1)
 8021c30:	2c01      	cmp	r4, #1
 8021c32:	4b0a      	ldr	r3, [pc, #40]	@ (8021c5c <FLASH_WaitForLastOperation+0xac>)
 8021c34:	d108      	bne.n	8021c48 <FLASH_WaitForLastOperation+0x98>
  {
    if (__HAL_FLASH_GET_FLAG_BANK1(FLASH_FLAG_EOP_BANK1))
 8021c36:	691a      	ldr	r2, [r3, #16]
 8021c38:	03d1      	lsls	r1, r2, #15
 8021c3a:	d502      	bpl.n	8021c42 <FLASH_WaitForLastOperation+0x92>
    {
      /* Clear FLASH End of Operation pending bit */
      __HAL_FLASH_CLEAR_FLAG_BANK1(FLASH_FLAG_EOP_BANK1);
 8021c3c:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8021c40:	615a      	str	r2, [r3, #20]
      __HAL_FLASH_CLEAR_FLAG_BANK2(FLASH_FLAG_EOP_BANK2);
    }
  }
#endif /* DUAL_BANK */

  return HAL_OK;
 8021c42:	2000      	movs	r0, #0
}
 8021c44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (__HAL_FLASH_GET_FLAG_BANK2(FLASH_FLAG_EOP_BANK2))
 8021c48:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8021c4c:	03d2      	lsls	r2, r2, #15
 8021c4e:	d5f8      	bpl.n	8021c42 <FLASH_WaitForLastOperation+0x92>
      __HAL_FLASH_CLEAR_FLAG_BANK2(FLASH_FLAG_EOP_BANK2);
 8021c50:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8021c54:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
 8021c58:	e7f3      	b.n	8021c42 <FLASH_WaitForLastOperation+0x92>
 8021c5a:	bf00      	nop
 8021c5c:	52002000 	.word	0x52002000
 8021c60:	17ee0000 	.word	0x17ee0000
 8021c64:	2000116c 	.word	0x2000116c

08021c68 <HAL_FLASH_Program>:
{
 8021c68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(&pFlash);
 8021c6a:	4e28      	ldr	r6, [pc, #160]	@ (8021d0c <HAL_FLASH_Program+0xa4>)
{
 8021c6c:	460d      	mov	r5, r1
 8021c6e:	4617      	mov	r7, r2
  __HAL_LOCK(&pFlash);
 8021c70:	7d33      	ldrb	r3, [r6, #20]
 8021c72:	2b01      	cmp	r3, #1
 8021c74:	d048      	beq.n	8021d08 <HAL_FLASH_Program+0xa0>
  if(IS_FLASH_PROGRAM_ADDRESS_BANK1(FlashAddress))
 8021c76:	f101 4378 	add.w	r3, r1, #4160749568	@ 0xf8000000
  __HAL_LOCK(&pFlash);
 8021c7a:	2001      	movs	r0, #1
  if(IS_FLASH_PROGRAM_ADDRESS_BANK1(FlashAddress))
 8021c7c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
  __HAL_LOCK(&pFlash);
 8021c80:	7530      	strb	r0, [r6, #20]
  if(IS_FLASH_PROGRAM_ADDRESS_BANK1(FlashAddress))
 8021c82:	d331      	bcc.n	8021ce8 <HAL_FLASH_Program+0x80>
  else if(IS_FLASH_PROGRAM_ADDRESS_BANK2(FlashAddress))
 8021c84:	f1a1 6301 	sub.w	r3, r1, #135266304	@ 0x8100000
 8021c88:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8021c8c:	d22b      	bcs.n	8021ce6 <HAL_FLASH_Program+0x7e>
    bank = FLASH_BANK_2;
 8021c8e:	2402      	movs	r4, #2
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8021c90:	2300      	movs	r3, #0
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, bank);
 8021c92:	4621      	mov	r1, r4
 8021c94:	f24c 3050 	movw	r0, #50000	@ 0xc350
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8021c98:	61b3      	str	r3, [r6, #24]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, bank);
 8021c9a:	f7ff ff89 	bl	8021bb0 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8021c9e:	bb00      	cbnz	r0, 8021ce2 <HAL_FLASH_Program+0x7a>
    if(bank == FLASH_BANK_1)
 8021ca0:	2c01      	cmp	r4, #1
 8021ca2:	4b1b      	ldr	r3, [pc, #108]	@ (8021d10 <HAL_FLASH_Program+0xa8>)
 8021ca4:	d122      	bne.n	8021cec <HAL_FLASH_Program+0x84>
        SET_BIT(FLASH->CR1, FLASH_CR_PG);
 8021ca6:	68da      	ldr	r2, [r3, #12]
 8021ca8:	f042 0202 	orr.w	r2, r2, #2
 8021cac:	60da      	str	r2, [r3, #12]
  __ASM volatile ("isb 0xF":::"memory");
 8021cae:	f3bf 8f6f 	isb	sy
  __ASM volatile ("dsb 0xF":::"memory");
 8021cb2:	f3bf 8f4f 	dsb	sy
}
 8021cb6:	2300      	movs	r3, #0
        *dest_addr = *src_addr;
 8021cb8:	58fa      	ldr	r2, [r7, r3]
 8021cba:	50ea      	str	r2, [r5, r3]
     } while (row_index != 0U);
 8021cbc:	3304      	adds	r3, #4
 8021cbe:	2b20      	cmp	r3, #32
 8021cc0:	d1fa      	bne.n	8021cb8 <HAL_FLASH_Program+0x50>
  __ASM volatile ("isb 0xF":::"memory");
 8021cc2:	f3bf 8f6f 	isb	sy
  __ASM volatile ("dsb 0xF":::"memory");
 8021cc6:	f3bf 8f4f 	dsb	sy
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, bank);
 8021cca:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8021cce:	4621      	mov	r1, r4
 8021cd0:	f7ff ff6e 	bl	8021bb0 <FLASH_WaitForLastOperation>
      if(bank == FLASH_BANK_1)
 8021cd4:	2c01      	cmp	r4, #1
 8021cd6:	4b0e      	ldr	r3, [pc, #56]	@ (8021d10 <HAL_FLASH_Program+0xa8>)
 8021cd8:	d10f      	bne.n	8021cfa <HAL_FLASH_Program+0x92>
        CLEAR_BIT(FLASH->CR1, FLASH_CR_PG);
 8021cda:	68da      	ldr	r2, [r3, #12]
 8021cdc:	f022 0202 	bic.w	r2, r2, #2
 8021ce0:	60da      	str	r2, [r3, #12]
  __HAL_UNLOCK(&pFlash);
 8021ce2:	2300      	movs	r3, #0
 8021ce4:	7533      	strb	r3, [r6, #20]
}
 8021ce6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    bank = FLASH_BANK_1;
 8021ce8:	4604      	mov	r4, r0
 8021cea:	e7d1      	b.n	8021c90 <HAL_FLASH_Program+0x28>
      SET_BIT(FLASH->CR2, FLASH_CR_PG);
 8021cec:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
 8021cf0:	f042 0202 	orr.w	r2, r2, #2
 8021cf4:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c
 8021cf8:	e7d9      	b.n	8021cae <HAL_FLASH_Program+0x46>
        CLEAR_BIT(FLASH->CR2, FLASH_CR_PG);
 8021cfa:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
 8021cfe:	f022 0202 	bic.w	r2, r2, #2
 8021d02:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c
 8021d06:	e7ec      	b.n	8021ce2 <HAL_FLASH_Program+0x7a>
  __HAL_LOCK(&pFlash);
 8021d08:	2002      	movs	r0, #2
 8021d0a:	e7ec      	b.n	8021ce6 <HAL_FLASH_Program+0x7e>
 8021d0c:	2000116c 	.word	0x2000116c
 8021d10:	52002000 	.word	0x52002000

08021d14 <FLASH_Erase_Sector>:
  *            @arg FLASH_VOLTAGE_RANGE_4 : Flash program/erase by 64 bits
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint32_t Banks, uint32_t VoltageRange)
{
 8021d14:	b510      	push	{r4, lr}
  assert_param(IS_VOLTAGERANGE(VoltageRange));
#else
  UNUSED(VoltageRange);
#endif /* FLASH_CR_PSIZE */

  if((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 8021d16:	07cc      	lsls	r4, r1, #31
 8021d18:	d50b      	bpl.n	8021d32 <FLASH_Erase_Sector+0x1e>
  {
#if defined (FLASH_CR_PSIZE)
    /* Reset Program/erase VoltageRange and Sector Number for Bank1 */
    FLASH->CR1 &= ~(FLASH_CR_PSIZE | FLASH_CR_SNB);
 8021d1a:	4c0f      	ldr	r4, [pc, #60]	@ (8021d58 <FLASH_Erase_Sector+0x44>)
 8021d1c:	68e3      	ldr	r3, [r4, #12]
 8021d1e:	f423 63e6 	bic.w	r3, r3, #1840	@ 0x730
 8021d22:	60e3      	str	r3, [r4, #12]

    FLASH->CR1 |= (FLASH_CR_SER | VoltageRange | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
 8021d24:	68e3      	ldr	r3, [r4, #12]
 8021d26:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8021d2a:	4313      	orrs	r3, r2
 8021d2c:	f043 0384 	orr.w	r3, r3, #132	@ 0x84
 8021d30:	60e3      	str	r3, [r4, #12]
    FLASH->CR1 |= (FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
#endif /* FLASH_CR_PSIZE */
  }

#if defined (DUAL_BANK)
  if((Banks & FLASH_BANK_2) == FLASH_BANK_2)
 8021d32:	078b      	lsls	r3, r1, #30
 8021d34:	d50f      	bpl.n	8021d56 <FLASH_Erase_Sector+0x42>
  {
#if defined (FLASH_CR_PSIZE)
    /* Reset Program/erase VoltageRange and Sector Number for Bank2 */
    FLASH->CR2 &= ~(FLASH_CR_PSIZE | FLASH_CR_SNB);
 8021d36:	4908      	ldr	r1, [pc, #32]	@ (8021d58 <FLASH_Erase_Sector+0x44>)
 8021d38:	f8d1 310c 	ldr.w	r3, [r1, #268]	@ 0x10c
 8021d3c:	f423 63e6 	bic.w	r3, r3, #1840	@ 0x730
 8021d40:	f8c1 310c 	str.w	r3, [r1, #268]	@ 0x10c

    FLASH->CR2 |= (FLASH_CR_SER | VoltageRange  | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
 8021d44:	f8d1 310c 	ldr.w	r3, [r1, #268]	@ 0x10c
 8021d48:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
 8021d4c:	4302      	orrs	r2, r0
 8021d4e:	f042 0284 	orr.w	r2, r2, #132	@ 0x84
 8021d52:	f8c1 210c 	str.w	r2, [r1, #268]	@ 0x10c

    FLASH->CR2 |= (FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
#endif /* FLASH_CR_PSIZE */
  }
#endif /* DUAL_BANK */
}
 8021d56:	bd10      	pop	{r4, pc}
 8021d58:	52002000 	.word	0x52002000

08021d5c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8021d5c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00U;
 8021d60:	2300      	movs	r3, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8021d62:	f8df 91c4 	ldr.w	r9, [pc, #452]	@ 8021f28 <HAL_GPIO_Init+0x1cc>
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8021d66:	f04f 44b0 	mov.w	r4, #1476395008	@ 0x58000000
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8021d6a:	680a      	ldr	r2, [r1, #0]
 8021d6c:	fa32 f503 	lsrs.w	r5, r2, r3
 8021d70:	d102      	bne.n	8021d78 <HAL_GPIO_Init+0x1c>
      }
    }

    position++;
  }
}
 8021d72:	b003      	add	sp, #12
 8021d74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8021d78:	2501      	movs	r5, #1
 8021d7a:	fa05 f803 	lsl.w	r8, r5, r3
    if (iocurrent != 0x00U)
 8021d7e:	ea18 0202 	ands.w	r2, r8, r2
 8021d82:	f000 80bb 	beq.w	8021efc <HAL_GPIO_Init+0x1a0>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8021d86:	684e      	ldr	r6, [r1, #4]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8021d88:	2703      	movs	r7, #3
 8021d8a:	ea4f 0e43 	mov.w	lr, r3, lsl #1
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8021d8e:	f006 0503 	and.w	r5, r6, #3
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8021d92:	fa07 fc0e 	lsl.w	ip, r7, lr
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8021d96:	1e6f      	subs	r7, r5, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8021d98:	ea6f 0c0c 	mvn.w	ip, ip
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8021d9c:	2f01      	cmp	r7, #1
 8021d9e:	d834      	bhi.n	8021e0a <HAL_GPIO_Init+0xae>
        temp = GPIOx->OSPEEDR;
 8021da0:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8021da2:	ea07 0a0c 	and.w	sl, r7, ip
        temp |= (GPIO_Init->Speed << (position * 2U));
 8021da6:	68cf      	ldr	r7, [r1, #12]
 8021da8:	fa07 f70e 	lsl.w	r7, r7, lr
 8021dac:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
 8021db0:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8021db2:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8021db4:	ea27 0808 	bic.w	r8, r7, r8
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8021db8:	f3c6 1700 	ubfx	r7, r6, #4, #1
 8021dbc:	409f      	lsls	r7, r3
 8021dbe:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->OTYPER = temp;
 8021dc2:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8021dc4:	68c7      	ldr	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8021dc6:	2d02      	cmp	r5, #2
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8021dc8:	ea07 080c 	and.w	r8, r7, ip
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8021dcc:	688f      	ldr	r7, [r1, #8]
 8021dce:	fa07 f70e 	lsl.w	r7, r7, lr
 8021dd2:	ea47 0708 	orr.w	r7, r7, r8
      GPIOx->PUPDR = temp;
 8021dd6:	60c7      	str	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8021dd8:	d119      	bne.n	8021e0e <HAL_GPIO_Init+0xb2>
        temp = GPIOx->AFR[position >> 3U];
 8021dda:	ea4f 08d3 	mov.w	r8, r3, lsr #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8021dde:	f003 0a07 	and.w	sl, r3, #7
 8021de2:	f04f 0b0f 	mov.w	fp, #15
 8021de6:	eb00 0888 	add.w	r8, r0, r8, lsl #2
 8021dea:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
        temp = GPIOx->AFR[position >> 3U];
 8021dee:	f8d8 7020 	ldr.w	r7, [r8, #32]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8021df2:	fa0b fb0a 	lsl.w	fp, fp, sl
 8021df6:	ea27 0b0b 	bic.w	fp, r7, fp
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8021dfa:	690f      	ldr	r7, [r1, #16]
 8021dfc:	fa07 f70a 	lsl.w	r7, r7, sl
 8021e00:	ea47 070b 	orr.w	r7, r7, fp
        GPIOx->AFR[position >> 3U] = temp;
 8021e04:	f8c8 7020 	str.w	r7, [r8, #32]
 8021e08:	e001      	b.n	8021e0e <HAL_GPIO_Init+0xb2>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8021e0a:	2d03      	cmp	r5, #3
 8021e0c:	d1da      	bne.n	8021dc4 <HAL_GPIO_Init+0x68>
      temp = GPIOx->MODER;
 8021e0e:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8021e10:	fa05 f50e 	lsl.w	r5, r5, lr
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8021e14:	f416 3f40 	tst.w	r6, #196608	@ 0x30000
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8021e18:	ea07 070c 	and.w	r7, r7, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8021e1c:	ea45 0507 	orr.w	r5, r5, r7
      GPIOx->MODER = temp;
 8021e20:	6005      	str	r5, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8021e22:	d06b      	beq.n	8021efc <HAL_GPIO_Init+0x1a0>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8021e24:	f8d9 50f4 	ldr.w	r5, [r9, #244]	@ 0xf4
 8021e28:	f023 0703 	bic.w	r7, r3, #3
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8021e2c:	f003 0c03 	and.w	ip, r3, #3
 8021e30:	f04f 0e0f 	mov.w	lr, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8021e34:	f045 0502 	orr.w	r5, r5, #2
 8021e38:	f107 47b0 	add.w	r7, r7, #1476395008	@ 0x58000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8021e3c:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8021e40:	f8c9 50f4 	str.w	r5, [r9, #244]	@ 0xf4
 8021e44:	f507 6780 	add.w	r7, r7, #1024	@ 0x400
 8021e48:	f8d9 50f4 	ldr.w	r5, [r9, #244]	@ 0xf4
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8021e4c:	fa0e fe0c 	lsl.w	lr, lr, ip
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8021e50:	f005 0502 	and.w	r5, r5, #2
 8021e54:	9501      	str	r5, [sp, #4]
 8021e56:	9d01      	ldr	r5, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8021e58:	68bd      	ldr	r5, [r7, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8021e5a:	ea25 0e0e 	bic.w	lr, r5, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8021e5e:	4d31      	ldr	r5, [pc, #196]	@ (8021f24 <HAL_GPIO_Init+0x1c8>)
 8021e60:	42a8      	cmp	r0, r5
 8021e62:	d04d      	beq.n	8021f00 <HAL_GPIO_Init+0x1a4>
 8021e64:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8021e68:	42a8      	cmp	r0, r5
 8021e6a:	d04b      	beq.n	8021f04 <HAL_GPIO_Init+0x1a8>
 8021e6c:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8021e70:	42a8      	cmp	r0, r5
 8021e72:	d049      	beq.n	8021f08 <HAL_GPIO_Init+0x1ac>
 8021e74:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8021e78:	42a8      	cmp	r0, r5
 8021e7a:	d047      	beq.n	8021f0c <HAL_GPIO_Init+0x1b0>
 8021e7c:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8021e80:	42a8      	cmp	r0, r5
 8021e82:	d045      	beq.n	8021f10 <HAL_GPIO_Init+0x1b4>
 8021e84:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8021e88:	42a8      	cmp	r0, r5
 8021e8a:	d043      	beq.n	8021f14 <HAL_GPIO_Init+0x1b8>
 8021e8c:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8021e90:	42a8      	cmp	r0, r5
 8021e92:	d041      	beq.n	8021f18 <HAL_GPIO_Init+0x1bc>
 8021e94:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8021e98:	42a8      	cmp	r0, r5
 8021e9a:	d03f      	beq.n	8021f1c <HAL_GPIO_Init+0x1c0>
 8021e9c:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8021ea0:	42a8      	cmp	r0, r5
 8021ea2:	d03d      	beq.n	8021f20 <HAL_GPIO_Init+0x1c4>
 8021ea4:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8021ea8:	42a8      	cmp	r0, r5
 8021eaa:	bf14      	ite	ne
 8021eac:	250a      	movne	r5, #10
 8021eae:	2509      	moveq	r5, #9
 8021eb0:	fa05 f50c 	lsl.w	r5, r5, ip
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8021eb4:	f416 1f80 	tst.w	r6, #1048576	@ 0x100000
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8021eb8:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 8021ebc:	60bd      	str	r5, [r7, #8]
        temp &= ~(iocurrent);
 8021ebe:	ea6f 0702 	mvn.w	r7, r2
        temp = EXTI->RTSR1;
 8021ec2:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 8021ec4:	bf0c      	ite	eq
 8021ec6:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8021ec8:	4315      	orrne	r5, r2
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8021eca:	f416 1f00 	tst.w	r6, #2097152	@ 0x200000
        EXTI->RTSR1 = temp;
 8021ece:	6025      	str	r5, [r4, #0]
        temp = EXTI->FTSR1;
 8021ed0:	6865      	ldr	r5, [r4, #4]
        temp &= ~(iocurrent);
 8021ed2:	bf0c      	ite	eq
 8021ed4:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8021ed6:	4315      	orrne	r5, r2
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8021ed8:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
        EXTI->FTSR1 = temp;
 8021edc:	6065      	str	r5, [r4, #4]
        temp = EXTI_CurrentCPU->EMR1;
 8021ede:	f8d4 5084 	ldr.w	r5, [r4, #132]	@ 0x84
        temp &= ~(iocurrent);
 8021ee2:	bf0c      	ite	eq
 8021ee4:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8021ee6:	4315      	orrne	r5, r2
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8021ee8:	03f6      	lsls	r6, r6, #15
        EXTI_CurrentCPU->EMR1 = temp;
 8021eea:	f8c4 5084 	str.w	r5, [r4, #132]	@ 0x84
        temp = EXTI_CurrentCPU->IMR1;
 8021eee:	f8d4 5080 	ldr.w	r5, [r4, #128]	@ 0x80
        temp &= ~(iocurrent);
 8021ef2:	bf54      	ite	pl
 8021ef4:	403d      	andpl	r5, r7
          temp |= iocurrent;
 8021ef6:	4315      	orrmi	r5, r2
        EXTI_CurrentCPU->IMR1 = temp;
 8021ef8:	f8c4 5080 	str.w	r5, [r4, #128]	@ 0x80
    position++;
 8021efc:	3301      	adds	r3, #1
 8021efe:	e734      	b.n	8021d6a <HAL_GPIO_Init+0xe>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8021f00:	2500      	movs	r5, #0
 8021f02:	e7d5      	b.n	8021eb0 <HAL_GPIO_Init+0x154>
 8021f04:	2501      	movs	r5, #1
 8021f06:	e7d3      	b.n	8021eb0 <HAL_GPIO_Init+0x154>
 8021f08:	2502      	movs	r5, #2
 8021f0a:	e7d1      	b.n	8021eb0 <HAL_GPIO_Init+0x154>
 8021f0c:	2503      	movs	r5, #3
 8021f0e:	e7cf      	b.n	8021eb0 <HAL_GPIO_Init+0x154>
 8021f10:	2504      	movs	r5, #4
 8021f12:	e7cd      	b.n	8021eb0 <HAL_GPIO_Init+0x154>
 8021f14:	2505      	movs	r5, #5
 8021f16:	e7cb      	b.n	8021eb0 <HAL_GPIO_Init+0x154>
 8021f18:	2506      	movs	r5, #6
 8021f1a:	e7c9      	b.n	8021eb0 <HAL_GPIO_Init+0x154>
 8021f1c:	2507      	movs	r5, #7
 8021f1e:	e7c7      	b.n	8021eb0 <HAL_GPIO_Init+0x154>
 8021f20:	2508      	movs	r5, #8
 8021f22:	e7c5      	b.n	8021eb0 <HAL_GPIO_Init+0x154>
 8021f24:	58020000 	.word	0x58020000
 8021f28:	58024400 	.word	0x58024400

08021f2c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8021f2c:	b10a      	cbz	r2, 8021f32 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8021f2e:	6181      	str	r1, [r0, #24]
  }
}
 8021f30:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8021f32:	0409      	lsls	r1, r1, #16
 8021f34:	e7fb      	b.n	8021f2e <HAL_GPIO_WritePin+0x2>

08021f36 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8021f36:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8021f38:	ea01 0203 	and.w	r2, r1, r3
 8021f3c:	ea21 0103 	bic.w	r1, r1, r3
 8021f40:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8021f44:	6181      	str	r1, [r0, #24]
}
 8021f46:	4770      	bx	lr

08021f48 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8021f48:	b570      	push	{r4, r5, r6, lr}

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8021f4a:	4d1c      	ldr	r5, [pc, #112]	@ (8021fbc <HAL_PWREx_ConfigSupply+0x74>)
{
 8021f4c:	4604      	mov	r4, r0
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8021f4e:	68eb      	ldr	r3, [r5, #12]
 8021f50:	f003 0307 	and.w	r3, r3, #7
 8021f54:	2b06      	cmp	r3, #6
 8021f56:	d006      	beq.n	8021f66 <HAL_PWREx_ConfigSupply+0x1e>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8021f58:	68e8      	ldr	r0, [r5, #12]
 8021f5a:	f000 003f 	and.w	r0, r0, #63	@ 0x3f
 8021f5e:	1b00      	subs	r0, r0, r4
 8021f60:	bf18      	it	ne
 8021f62:	2001      	movne	r0, #1
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
}
 8021f64:	bd70      	pop	{r4, r5, r6, pc}
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8021f66:	68eb      	ldr	r3, [r5, #12]
 8021f68:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8021f6c:	4303      	orrs	r3, r0
 8021f6e:	60eb      	str	r3, [r5, #12]
  tickstart = HAL_GetTick ();
 8021f70:	f7ff fc74 	bl	802185c <HAL_GetTick>
 8021f74:	4606      	mov	r6, r0
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8021f76:	686b      	ldr	r3, [r5, #4]
 8021f78:	049a      	lsls	r2, r3, #18
 8021f7a:	d508      	bpl.n	8021f8e <HAL_PWREx_ConfigSupply+0x46>
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8021f7c:	f1a4 031d 	sub.w	r3, r4, #29
 8021f80:	2b01      	cmp	r3, #1
 8021f82:	d90c      	bls.n	8021f9e <HAL_PWREx_ConfigSupply+0x56>
 8021f84:	3c2d      	subs	r4, #45	@ 0x2d
 8021f86:	2c01      	cmp	r4, #1
 8021f88:	d909      	bls.n	8021f9e <HAL_PWREx_ConfigSupply+0x56>
      return HAL_OK;
 8021f8a:	2000      	movs	r0, #0
 8021f8c:	e7ea      	b.n	8021f64 <HAL_PWREx_ConfigSupply+0x1c>
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8021f8e:	f7ff fc65 	bl	802185c <HAL_GetTick>
 8021f92:	1b80      	subs	r0, r0, r6
 8021f94:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8021f98:	d9ed      	bls.n	8021f76 <HAL_PWREx_ConfigSupply+0x2e>
      return HAL_ERROR;
 8021f9a:	2001      	movs	r0, #1
 8021f9c:	e7e2      	b.n	8021f64 <HAL_PWREx_ConfigSupply+0x1c>
    tickstart = HAL_GetTick ();
 8021f9e:	f7ff fc5d 	bl	802185c <HAL_GetTick>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8021fa2:	4d06      	ldr	r5, [pc, #24]	@ (8021fbc <HAL_PWREx_ConfigSupply+0x74>)
    tickstart = HAL_GetTick ();
 8021fa4:	4604      	mov	r4, r0
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8021fa6:	68eb      	ldr	r3, [r5, #12]
 8021fa8:	03db      	lsls	r3, r3, #15
 8021faa:	d4ee      	bmi.n	8021f8a <HAL_PWREx_ConfigSupply+0x42>
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8021fac:	f7ff fc56 	bl	802185c <HAL_GetTick>
 8021fb0:	1b00      	subs	r0, r0, r4
 8021fb2:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8021fb6:	d9f6      	bls.n	8021fa6 <HAL_PWREx_ConfigSupply+0x5e>
 8021fb8:	e7ef      	b.n	8021f9a <HAL_PWREx_ConfigSupply+0x52>
 8021fba:	bf00      	nop
 8021fbc:	58024800 	.word	0x58024800

08021fc0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8021fc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8021fc2:	4604      	mov	r4, r0
 8021fc4:	2800      	cmp	r0, #0
 8021fc6:	d074      	beq.n	80220b2 <HAL_RCC_OscConfig+0xf2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8021fc8:	6803      	ldr	r3, [r0, #0]
 8021fca:	07d8      	lsls	r0, r3, #31
 8021fcc:	d45e      	bmi.n	802208c <HAL_RCC_OscConfig+0xcc>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8021fce:	6823      	ldr	r3, [r4, #0]
 8021fd0:	0799      	lsls	r1, r3, #30
 8021fd2:	f100 80ad 	bmi.w	8022130 <HAL_RCC_OscConfig+0x170>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8021fd6:	6823      	ldr	r3, [r4, #0]
 8021fd8:	06da      	lsls	r2, r3, #27
 8021fda:	d527      	bpl.n	802202c <HAL_RCC_OscConfig+0x6c>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8021fdc:	4a9c      	ldr	r2, [pc, #624]	@ (8022250 <HAL_RCC_OscConfig+0x290>)
 8021fde:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8021fe0:	6a91      	ldr	r1, [r2, #40]	@ 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8021fe2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8021fe6:	2b08      	cmp	r3, #8
 8021fe8:	d007      	beq.n	8021ffa <HAL_RCC_OscConfig+0x3a>
 8021fea:	2b18      	cmp	r3, #24
 8021fec:	f040 8103 	bne.w	80221f6 <HAL_RCC_OscConfig+0x236>
 8021ff0:	f001 0303 	and.w	r3, r1, #3
 8021ff4:	2b01      	cmp	r3, #1
 8021ff6:	f040 80fe 	bne.w	80221f6 <HAL_RCC_OscConfig+0x236>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8021ffa:	6813      	ldr	r3, [r2, #0]
 8021ffc:	05db      	lsls	r3, r3, #23
 8021ffe:	d502      	bpl.n	8022006 <HAL_RCC_OscConfig+0x46>
 8022000:	69e3      	ldr	r3, [r4, #28]
 8022002:	2b80      	cmp	r3, #128	@ 0x80
 8022004:	d155      	bne.n	80220b2 <HAL_RCC_OscConfig+0xf2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8022006:	f7ff fc41 	bl	802188c <HAL_GetREVID>
 802200a:	f241 0303 	movw	r3, #4099	@ 0x1003
 802200e:	6a21      	ldr	r1, [r4, #32]
 8022010:	4298      	cmp	r0, r3
 8022012:	4b8f      	ldr	r3, [pc, #572]	@ (8022250 <HAL_RCC_OscConfig+0x290>)
 8022014:	f200 80e8 	bhi.w	80221e8 <HAL_RCC_OscConfig+0x228>
 8022018:	685a      	ldr	r2, [r3, #4]
 802201a:	2920      	cmp	r1, #32
 802201c:	f022 42f8 	bic.w	r2, r2, #2080374784	@ 0x7c000000
 8022020:	bf0c      	ite	eq
 8022022:	f042 4280 	orreq.w	r2, r2, #1073741824	@ 0x40000000
 8022026:	ea42 6281 	orrne.w	r2, r2, r1, lsl #26
 802202a:	605a      	str	r2, [r3, #4]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 802202c:	6823      	ldr	r3, [r4, #0]
 802202e:	0719      	lsls	r1, r3, #28
 8022030:	f100 8123 	bmi.w	802227a <HAL_RCC_OscConfig+0x2ba>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8022034:	6823      	ldr	r3, [r4, #0]
 8022036:	069a      	lsls	r2, r3, #26
 8022038:	f100 8144 	bmi.w	80222c4 <HAL_RCC_OscConfig+0x304>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 802203c:	6823      	ldr	r3, [r4, #0]
 802203e:	075d      	lsls	r5, r3, #29
 8022040:	d51e      	bpl.n	8022080 <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8022042:	4d84      	ldr	r5, [pc, #528]	@ (8022254 <HAL_RCC_OscConfig+0x294>)
 8022044:	682b      	ldr	r3, [r5, #0]
 8022046:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 802204a:	602b      	str	r3, [r5, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 802204c:	f7ff fc06 	bl	802185c <HAL_GetTick>
 8022050:	4606      	mov	r6, r0

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8022052:	682b      	ldr	r3, [r5, #0]
 8022054:	05da      	lsls	r2, r3, #23
 8022056:	f140 815a 	bpl.w	802230e <HAL_RCC_OscConfig+0x34e>
        return HAL_TIMEOUT;
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 802205a:	68a3      	ldr	r3, [r4, #8]
 802205c:	4d7c      	ldr	r5, [pc, #496]	@ (8022250 <HAL_RCC_OscConfig+0x290>)
 802205e:	2b01      	cmp	r3, #1
 8022060:	f040 815c 	bne.w	802231c <HAL_RCC_OscConfig+0x35c>
 8022064:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8022066:	f043 0301 	orr.w	r3, r3, #1
 802206a:	672b      	str	r3, [r5, #112]	@ 0x70
      tickstart = HAL_GetTick();

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 802206c:	f241 3788 	movw	r7, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 8022070:	f7ff fbf4 	bl	802185c <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8022074:	4e76      	ldr	r6, [pc, #472]	@ (8022250 <HAL_RCC_OscConfig+0x290>)
      tickstart = HAL_GetTick();
 8022076:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8022078:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 802207a:	079b      	lsls	r3, r3, #30
 802207c:	f140 8174 	bpl.w	8022368 <HAL_RCC_OscConfig+0x3a8>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8022080:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8022082:	2900      	cmp	r1, #0
 8022084:	f040 8177 	bne.w	8022376 <HAL_RCC_OscConfig+0x3b6>
          __HAL_RCC_PLLFRACN_ENABLE();
        }
      }
    }
  }
  return HAL_OK;
 8022088:	2000      	movs	r0, #0
 802208a:	e02b      	b.n	80220e4 <HAL_RCC_OscConfig+0x124>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 802208c:	4a70      	ldr	r2, [pc, #448]	@ (8022250 <HAL_RCC_OscConfig+0x290>)
 802208e:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8022090:	6a91      	ldr	r1, [r2, #40]	@ 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8022092:	f003 0338 	and.w	r3, r3, #56	@ 0x38
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8022096:	2b10      	cmp	r3, #16
 8022098:	d005      	beq.n	80220a6 <HAL_RCC_OscConfig+0xe6>
 802209a:	2b18      	cmp	r3, #24
 802209c:	d10b      	bne.n	80220b6 <HAL_RCC_OscConfig+0xf6>
 802209e:	f001 0303 	and.w	r3, r1, #3
 80220a2:	2b02      	cmp	r3, #2
 80220a4:	d107      	bne.n	80220b6 <HAL_RCC_OscConfig+0xf6>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80220a6:	6813      	ldr	r3, [r2, #0]
 80220a8:	039a      	lsls	r2, r3, #14
 80220aa:	d590      	bpl.n	8021fce <HAL_RCC_OscConfig+0xe>
 80220ac:	6863      	ldr	r3, [r4, #4]
 80220ae:	2b00      	cmp	r3, #0
 80220b0:	d18d      	bne.n	8021fce <HAL_RCC_OscConfig+0xe>
    return HAL_ERROR;
 80220b2:	2001      	movs	r0, #1
 80220b4:	e016      	b.n	80220e4 <HAL_RCC_OscConfig+0x124>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80220b6:	6863      	ldr	r3, [r4, #4]
 80220b8:	4d65      	ldr	r5, [pc, #404]	@ (8022250 <HAL_RCC_OscConfig+0x290>)
 80220ba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80220be:	d112      	bne.n	80220e6 <HAL_RCC_OscConfig+0x126>
 80220c0:	682b      	ldr	r3, [r5, #0]
 80220c2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80220c6:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80220c8:	f7ff fbc8 	bl	802185c <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80220cc:	4e60      	ldr	r6, [pc, #384]	@ (8022250 <HAL_RCC_OscConfig+0x290>)
        tickstart = HAL_GetTick();
 80220ce:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80220d0:	6833      	ldr	r3, [r6, #0]
 80220d2:	039b      	lsls	r3, r3, #14
 80220d4:	f53f af7b 	bmi.w	8021fce <HAL_RCC_OscConfig+0xe>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80220d8:	f7ff fbc0 	bl	802185c <HAL_GetTick>
 80220dc:	1b40      	subs	r0, r0, r5
 80220de:	2864      	cmp	r0, #100	@ 0x64
 80220e0:	d9f6      	bls.n	80220d0 <HAL_RCC_OscConfig+0x110>
            return HAL_TIMEOUT;
 80220e2:	2003      	movs	r0, #3
}
 80220e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80220e6:	b9a3      	cbnz	r3, 8022112 <HAL_RCC_OscConfig+0x152>
 80220e8:	682b      	ldr	r3, [r5, #0]
 80220ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80220ee:	602b      	str	r3, [r5, #0]
 80220f0:	682b      	ldr	r3, [r5, #0]
 80220f2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80220f6:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80220f8:	f7ff fbb0 	bl	802185c <HAL_GetTick>
 80220fc:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80220fe:	682b      	ldr	r3, [r5, #0]
 8022100:	039f      	lsls	r7, r3, #14
 8022102:	f57f af64 	bpl.w	8021fce <HAL_RCC_OscConfig+0xe>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8022106:	f7ff fba9 	bl	802185c <HAL_GetTick>
 802210a:	1b80      	subs	r0, r0, r6
 802210c:	2864      	cmp	r0, #100	@ 0x64
 802210e:	d9f6      	bls.n	80220fe <HAL_RCC_OscConfig+0x13e>
 8022110:	e7e7      	b.n	80220e2 <HAL_RCC_OscConfig+0x122>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8022112:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8022116:	682b      	ldr	r3, [r5, #0]
 8022118:	d103      	bne.n	8022122 <HAL_RCC_OscConfig+0x162>
 802211a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 802211e:	602b      	str	r3, [r5, #0]
 8022120:	e7ce      	b.n	80220c0 <HAL_RCC_OscConfig+0x100>
 8022122:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8022126:	602b      	str	r3, [r5, #0]
 8022128:	682b      	ldr	r3, [r5, #0]
 802212a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 802212e:	e7ca      	b.n	80220c6 <HAL_RCC_OscConfig+0x106>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8022130:	4947      	ldr	r1, [pc, #284]	@ (8022250 <HAL_RCC_OscConfig+0x290>)
 8022132:	68e2      	ldr	r2, [r4, #12]
 8022134:	690b      	ldr	r3, [r1, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8022136:	6a88      	ldr	r0, [r1, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8022138:	f013 0338 	ands.w	r3, r3, #56	@ 0x38
 802213c:	d003      	beq.n	8022146 <HAL_RCC_OscConfig+0x186>
 802213e:	2b18      	cmp	r3, #24
 8022140:	d12a      	bne.n	8022198 <HAL_RCC_OscConfig+0x1d8>
 8022142:	0780      	lsls	r0, r0, #30
 8022144:	d128      	bne.n	8022198 <HAL_RCC_OscConfig+0x1d8>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8022146:	680b      	ldr	r3, [r1, #0]
 8022148:	075b      	lsls	r3, r3, #29
 802214a:	d501      	bpl.n	8022150 <HAL_RCC_OscConfig+0x190>
 802214c:	2a00      	cmp	r2, #0
 802214e:	d0b0      	beq.n	80220b2 <HAL_RCC_OscConfig+0xf2>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8022150:	4d3f      	ldr	r5, [pc, #252]	@ (8022250 <HAL_RCC_OscConfig+0x290>)
 8022152:	682b      	ldr	r3, [r5, #0]
 8022154:	f023 0319 	bic.w	r3, r3, #25
 8022158:	4313      	orrs	r3, r2
 802215a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 802215c:	f7ff fb7e 	bl	802185c <HAL_GetTick>
 8022160:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8022162:	682b      	ldr	r3, [r5, #0]
 8022164:	075f      	lsls	r7, r3, #29
 8022166:	d511      	bpl.n	802218c <HAL_RCC_OscConfig+0x1cc>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8022168:	f7ff fb90 	bl	802188c <HAL_GetREVID>
 802216c:	f241 0303 	movw	r3, #4099	@ 0x1003
 8022170:	6922      	ldr	r2, [r4, #16]
 8022172:	4298      	cmp	r0, r3
 8022174:	686b      	ldr	r3, [r5, #4]
 8022176:	d822      	bhi.n	80221be <HAL_RCC_OscConfig+0x1fe>
 8022178:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 802217c:	2a40      	cmp	r2, #64	@ 0x40
 802217e:	bf0c      	ite	eq
 8022180:	f443 3300 	orreq.w	r3, r3, #131072	@ 0x20000
 8022184:	ea43 3302 	orrne.w	r3, r3, r2, lsl #12
 8022188:	606b      	str	r3, [r5, #4]
 802218a:	e724      	b.n	8021fd6 <HAL_RCC_OscConfig+0x16>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 802218c:	f7ff fb66 	bl	802185c <HAL_GetTick>
 8022190:	1b80      	subs	r0, r0, r6
 8022192:	2802      	cmp	r0, #2
 8022194:	d9e5      	bls.n	8022162 <HAL_RCC_OscConfig+0x1a2>
 8022196:	e7a4      	b.n	80220e2 <HAL_RCC_OscConfig+0x122>
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8022198:	4d2d      	ldr	r5, [pc, #180]	@ (8022250 <HAL_RCC_OscConfig+0x290>)
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 802219a:	682b      	ldr	r3, [r5, #0]
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 802219c:	b1a2      	cbz	r2, 80221c8 <HAL_RCC_OscConfig+0x208>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 802219e:	f023 0319 	bic.w	r3, r3, #25
 80221a2:	4313      	orrs	r3, r2
 80221a4:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80221a6:	f7ff fb59 	bl	802185c <HAL_GetTick>
 80221aa:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80221ac:	682b      	ldr	r3, [r5, #0]
 80221ae:	0758      	lsls	r0, r3, #29
 80221b0:	d4da      	bmi.n	8022168 <HAL_RCC_OscConfig+0x1a8>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80221b2:	f7ff fb53 	bl	802185c <HAL_GetTick>
 80221b6:	1b80      	subs	r0, r0, r6
 80221b8:	2802      	cmp	r0, #2
 80221ba:	d9f7      	bls.n	80221ac <HAL_RCC_OscConfig+0x1ec>
 80221bc:	e791      	b.n	80220e2 <HAL_RCC_OscConfig+0x122>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80221be:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80221c2:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80221c6:	e7df      	b.n	8022188 <HAL_RCC_OscConfig+0x1c8>
        __HAL_RCC_HSI_DISABLE();
 80221c8:	f023 0301 	bic.w	r3, r3, #1
 80221cc:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80221ce:	f7ff fb45 	bl	802185c <HAL_GetTick>
 80221d2:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80221d4:	682b      	ldr	r3, [r5, #0]
 80221d6:	0759      	lsls	r1, r3, #29
 80221d8:	f57f aefd 	bpl.w	8021fd6 <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80221dc:	f7ff fb3e 	bl	802185c <HAL_GetTick>
 80221e0:	1b80      	subs	r0, r0, r6
 80221e2:	2802      	cmp	r0, #2
 80221e4:	d9f6      	bls.n	80221d4 <HAL_RCC_OscConfig+0x214>
 80221e6:	e77c      	b.n	80220e2 <HAL_RCC_OscConfig+0x122>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80221e8:	68da      	ldr	r2, [r3, #12]
 80221ea:	f022 527c 	bic.w	r2, r2, #1056964608	@ 0x3f000000
 80221ee:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 80221f2:	60da      	str	r2, [r3, #12]
 80221f4:	e71a      	b.n	802202c <HAL_RCC_OscConfig+0x6c>
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80221f6:	69e3      	ldr	r3, [r4, #28]
 80221f8:	4d15      	ldr	r5, [pc, #84]	@ (8022250 <HAL_RCC_OscConfig+0x290>)
 80221fa:	b36b      	cbz	r3, 8022258 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_CSI_ENABLE();
 80221fc:	682b      	ldr	r3, [r5, #0]
 80221fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8022202:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8022204:	f7ff fb2a 	bl	802185c <HAL_GetTick>
 8022208:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 802220a:	682b      	ldr	r3, [r5, #0]
 802220c:	05df      	lsls	r7, r3, #23
 802220e:	d511      	bpl.n	8022234 <HAL_RCC_OscConfig+0x274>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8022210:	f7ff fb3c 	bl	802188c <HAL_GetREVID>
 8022214:	f241 0303 	movw	r3, #4099	@ 0x1003
 8022218:	6a22      	ldr	r2, [r4, #32]
 802221a:	4298      	cmp	r0, r3
 802221c:	d810      	bhi.n	8022240 <HAL_RCC_OscConfig+0x280>
 802221e:	686b      	ldr	r3, [r5, #4]
 8022220:	2a20      	cmp	r2, #32
 8022222:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8022226:	bf0c      	ite	eq
 8022228:	f043 4380 	orreq.w	r3, r3, #1073741824	@ 0x40000000
 802222c:	ea43 6382 	orrne.w	r3, r3, r2, lsl #26
 8022230:	606b      	str	r3, [r5, #4]
 8022232:	e6fb      	b.n	802202c <HAL_RCC_OscConfig+0x6c>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8022234:	f7ff fb12 	bl	802185c <HAL_GetTick>
 8022238:	1b80      	subs	r0, r0, r6
 802223a:	2802      	cmp	r0, #2
 802223c:	d9e5      	bls.n	802220a <HAL_RCC_OscConfig+0x24a>
 802223e:	e750      	b.n	80220e2 <HAL_RCC_OscConfig+0x122>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8022240:	68eb      	ldr	r3, [r5, #12]
 8022242:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 8022246:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 802224a:	60eb      	str	r3, [r5, #12]
 802224c:	e6ee      	b.n	802202c <HAL_RCC_OscConfig+0x6c>
 802224e:	bf00      	nop
 8022250:	58024400 	.word	0x58024400
 8022254:	58024800 	.word	0x58024800
        __HAL_RCC_CSI_DISABLE();
 8022258:	682b      	ldr	r3, [r5, #0]
 802225a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 802225e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8022260:	f7ff fafc 	bl	802185c <HAL_GetTick>
 8022264:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8022266:	682b      	ldr	r3, [r5, #0]
 8022268:	05d8      	lsls	r0, r3, #23
 802226a:	f57f aedf 	bpl.w	802202c <HAL_RCC_OscConfig+0x6c>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 802226e:	f7ff faf5 	bl	802185c <HAL_GetTick>
 8022272:	1b80      	subs	r0, r0, r6
 8022274:	2802      	cmp	r0, #2
 8022276:	d9f6      	bls.n	8022266 <HAL_RCC_OscConfig+0x2a6>
 8022278:	e733      	b.n	80220e2 <HAL_RCC_OscConfig+0x122>
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 802227a:	6963      	ldr	r3, [r4, #20]
 802227c:	4da3      	ldr	r5, [pc, #652]	@ (802250c <HAL_RCC_OscConfig+0x54c>)
 802227e:	b183      	cbz	r3, 80222a2 <HAL_RCC_OscConfig+0x2e2>
      __HAL_RCC_LSI_ENABLE();
 8022280:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 8022282:	f043 0301 	orr.w	r3, r3, #1
 8022286:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 8022288:	f7ff fae8 	bl	802185c <HAL_GetTick>
 802228c:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 802228e:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 8022290:	079b      	lsls	r3, r3, #30
 8022292:	f53f aecf 	bmi.w	8022034 <HAL_RCC_OscConfig+0x74>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8022296:	f7ff fae1 	bl	802185c <HAL_GetTick>
 802229a:	1b80      	subs	r0, r0, r6
 802229c:	2802      	cmp	r0, #2
 802229e:	d9f6      	bls.n	802228e <HAL_RCC_OscConfig+0x2ce>
 80222a0:	e71f      	b.n	80220e2 <HAL_RCC_OscConfig+0x122>
      __HAL_RCC_LSI_DISABLE();
 80222a2:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 80222a4:	f023 0301 	bic.w	r3, r3, #1
 80222a8:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 80222aa:	f7ff fad7 	bl	802185c <HAL_GetTick>
 80222ae:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80222b0:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 80222b2:	079f      	lsls	r7, r3, #30
 80222b4:	f57f aebe 	bpl.w	8022034 <HAL_RCC_OscConfig+0x74>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80222b8:	f7ff fad0 	bl	802185c <HAL_GetTick>
 80222bc:	1b80      	subs	r0, r0, r6
 80222be:	2802      	cmp	r0, #2
 80222c0:	d9f6      	bls.n	80222b0 <HAL_RCC_OscConfig+0x2f0>
 80222c2:	e70e      	b.n	80220e2 <HAL_RCC_OscConfig+0x122>
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80222c4:	69a3      	ldr	r3, [r4, #24]
 80222c6:	4d91      	ldr	r5, [pc, #580]	@ (802250c <HAL_RCC_OscConfig+0x54c>)
 80222c8:	b183      	cbz	r3, 80222ec <HAL_RCC_OscConfig+0x32c>
      __HAL_RCC_HSI48_ENABLE();
 80222ca:	682b      	ldr	r3, [r5, #0]
 80222cc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80222d0:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80222d2:	f7ff fac3 	bl	802185c <HAL_GetTick>
 80222d6:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80222d8:	682b      	ldr	r3, [r5, #0]
 80222da:	0498      	lsls	r0, r3, #18
 80222dc:	f53f aeae 	bmi.w	802203c <HAL_RCC_OscConfig+0x7c>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80222e0:	f7ff fabc 	bl	802185c <HAL_GetTick>
 80222e4:	1b80      	subs	r0, r0, r6
 80222e6:	2802      	cmp	r0, #2
 80222e8:	d9f6      	bls.n	80222d8 <HAL_RCC_OscConfig+0x318>
 80222ea:	e6fa      	b.n	80220e2 <HAL_RCC_OscConfig+0x122>
      __HAL_RCC_HSI48_DISABLE();
 80222ec:	682b      	ldr	r3, [r5, #0]
 80222ee:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80222f2:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80222f4:	f7ff fab2 	bl	802185c <HAL_GetTick>
 80222f8:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80222fa:	682b      	ldr	r3, [r5, #0]
 80222fc:	0499      	lsls	r1, r3, #18
 80222fe:	f57f ae9d 	bpl.w	802203c <HAL_RCC_OscConfig+0x7c>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8022302:	f7ff faab 	bl	802185c <HAL_GetTick>
 8022306:	1b80      	subs	r0, r0, r6
 8022308:	2802      	cmp	r0, #2
 802230a:	d9f6      	bls.n	80222fa <HAL_RCC_OscConfig+0x33a>
 802230c:	e6e9      	b.n	80220e2 <HAL_RCC_OscConfig+0x122>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 802230e:	f7ff faa5 	bl	802185c <HAL_GetTick>
 8022312:	1b80      	subs	r0, r0, r6
 8022314:	2864      	cmp	r0, #100	@ 0x64
 8022316:	f67f ae9c 	bls.w	8022052 <HAL_RCC_OscConfig+0x92>
 802231a:	e6e2      	b.n	80220e2 <HAL_RCC_OscConfig+0x122>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 802231c:	b9b3      	cbnz	r3, 802234c <HAL_RCC_OscConfig+0x38c>
 802231e:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8022320:	f241 3788 	movw	r7, #5000	@ 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8022324:	f023 0301 	bic.w	r3, r3, #1
 8022328:	672b      	str	r3, [r5, #112]	@ 0x70
 802232a:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 802232c:	f023 0304 	bic.w	r3, r3, #4
 8022330:	672b      	str	r3, [r5, #112]	@ 0x70
      tickstart = HAL_GetTick();
 8022332:	f7ff fa93 	bl	802185c <HAL_GetTick>
 8022336:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8022338:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 802233a:	0798      	lsls	r0, r3, #30
 802233c:	f57f aea0 	bpl.w	8022080 <HAL_RCC_OscConfig+0xc0>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8022340:	f7ff fa8c 	bl	802185c <HAL_GetTick>
 8022344:	1b80      	subs	r0, r0, r6
 8022346:	42b8      	cmp	r0, r7
 8022348:	d9f6      	bls.n	8022338 <HAL_RCC_OscConfig+0x378>
 802234a:	e6ca      	b.n	80220e2 <HAL_RCC_OscConfig+0x122>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 802234c:	2b05      	cmp	r3, #5
 802234e:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8022350:	d103      	bne.n	802235a <HAL_RCC_OscConfig+0x39a>
 8022352:	f043 0304 	orr.w	r3, r3, #4
 8022356:	672b      	str	r3, [r5, #112]	@ 0x70
 8022358:	e684      	b.n	8022064 <HAL_RCC_OscConfig+0xa4>
 802235a:	f023 0301 	bic.w	r3, r3, #1
 802235e:	672b      	str	r3, [r5, #112]	@ 0x70
 8022360:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8022362:	f023 0304 	bic.w	r3, r3, #4
 8022366:	e680      	b.n	802206a <HAL_RCC_OscConfig+0xaa>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8022368:	f7ff fa78 	bl	802185c <HAL_GetTick>
 802236c:	1b40      	subs	r0, r0, r5
 802236e:	42b8      	cmp	r0, r7
 8022370:	f67f ae82 	bls.w	8022078 <HAL_RCC_OscConfig+0xb8>
 8022374:	e6b5      	b.n	80220e2 <HAL_RCC_OscConfig+0x122>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8022376:	4d65      	ldr	r5, [pc, #404]	@ (802250c <HAL_RCC_OscConfig+0x54c>)
 8022378:	692b      	ldr	r3, [r5, #16]
 802237a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 802237e:	2b18      	cmp	r3, #24
 8022380:	d078      	beq.n	8022474 <HAL_RCC_OscConfig+0x4b4>
        __HAL_RCC_PLL_DISABLE();
 8022382:	682b      	ldr	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8022384:	2902      	cmp	r1, #2
        __HAL_RCC_PLL_DISABLE();
 8022386:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 802238a:	602b      	str	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 802238c:	d165      	bne.n	802245a <HAL_RCC_OscConfig+0x49a>
        tickstart = HAL_GetTick();
 802238e:	f7ff fa65 	bl	802185c <HAL_GetTick>
 8022392:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8022394:	682b      	ldr	r3, [r5, #0]
 8022396:	0199      	lsls	r1, r3, #6
 8022398:	d459      	bmi.n	802244e <HAL_RCC_OscConfig+0x48e>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 802239a:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 802239c:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 802239e:	f423 737c 	bic.w	r3, r3, #1008	@ 0x3f0
 80223a2:	f023 0303 	bic.w	r3, r3, #3
 80223a6:	4313      	orrs	r3, r2
 80223a8:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80223aa:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 80223ae:	62ab      	str	r3, [r5, #40]	@ 0x28
 80223b0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80223b2:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80223b4:	3b01      	subs	r3, #1
 80223b6:	3a01      	subs	r2, #1
 80223b8:	025b      	lsls	r3, r3, #9
 80223ba:	0412      	lsls	r2, r2, #16
 80223bc:	b29b      	uxth	r3, r3
 80223be:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 80223c2:	4313      	orrs	r3, r2
 80223c4:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80223c6:	3a01      	subs	r2, #1
 80223c8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80223cc:	4313      	orrs	r3, r2
 80223ce:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 80223d0:	3a01      	subs	r2, #1
 80223d2:	0612      	lsls	r2, r2, #24
 80223d4:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 80223d8:	4313      	orrs	r3, r2
 80223da:	632b      	str	r3, [r5, #48]	@ 0x30
        __HAL_RCC_PLLFRACN_DISABLE();
 80223dc:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80223de:	f023 0301 	bic.w	r3, r3, #1
 80223e2:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80223e4:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 80223e6:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 80223e8:	f36f 03cf 	bfc	r3, #3, #13
 80223ec:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80223f0:	636b      	str	r3, [r5, #52]	@ 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80223f2:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80223f4:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 80223f6:	f023 030c 	bic.w	r3, r3, #12
 80223fa:	4313      	orrs	r3, r2
 80223fc:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80223fe:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8022400:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8022402:	f023 0302 	bic.w	r3, r3, #2
 8022406:	4313      	orrs	r3, r2
 8022408:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 802240a:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 802240c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8022410:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8022412:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8022414:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8022418:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 802241a:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 802241c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8022420:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_ENABLE();
 8022422:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8022424:	f043 0301 	orr.w	r3, r3, #1
 8022428:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLL_ENABLE();
 802242a:	682b      	ldr	r3, [r5, #0]
 802242c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8022430:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8022432:	f7ff fa13 	bl	802185c <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8022436:	4d35      	ldr	r5, [pc, #212]	@ (802250c <HAL_RCC_OscConfig+0x54c>)
        tickstart = HAL_GetTick();
 8022438:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 802243a:	682b      	ldr	r3, [r5, #0]
 802243c:	019a      	lsls	r2, r3, #6
 802243e:	f53f ae23 	bmi.w	8022088 <HAL_RCC_OscConfig+0xc8>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8022442:	f7ff fa0b 	bl	802185c <HAL_GetTick>
 8022446:	1b00      	subs	r0, r0, r4
 8022448:	2802      	cmp	r0, #2
 802244a:	d9f6      	bls.n	802243a <HAL_RCC_OscConfig+0x47a>
 802244c:	e649      	b.n	80220e2 <HAL_RCC_OscConfig+0x122>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 802244e:	f7ff fa05 	bl	802185c <HAL_GetTick>
 8022452:	1b80      	subs	r0, r0, r6
 8022454:	2802      	cmp	r0, #2
 8022456:	d99d      	bls.n	8022394 <HAL_RCC_OscConfig+0x3d4>
 8022458:	e643      	b.n	80220e2 <HAL_RCC_OscConfig+0x122>
        tickstart = HAL_GetTick();
 802245a:	f7ff f9ff 	bl	802185c <HAL_GetTick>
 802245e:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8022460:	682b      	ldr	r3, [r5, #0]
 8022462:	019b      	lsls	r3, r3, #6
 8022464:	f57f ae10 	bpl.w	8022088 <HAL_RCC_OscConfig+0xc8>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8022468:	f7ff f9f8 	bl	802185c <HAL_GetTick>
 802246c:	1b00      	subs	r0, r0, r4
 802246e:	2802      	cmp	r0, #2
 8022470:	d9f6      	bls.n	8022460 <HAL_RCC_OscConfig+0x4a0>
 8022472:	e636      	b.n	80220e2 <HAL_RCC_OscConfig+0x122>
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8022474:	2901      	cmp	r1, #1
      temp1_pllckcfg = RCC->PLLCKSELR;
 8022476:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 8022478:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 802247a:	f43f ae1a 	beq.w	80220b2 <HAL_RCC_OscConfig+0xf2>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 802247e:	f002 0103 	and.w	r1, r2, #3
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8022482:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8022484:	4281      	cmp	r1, r0
 8022486:	f47f ae14 	bne.w	80220b2 <HAL_RCC_OscConfig+0xf2>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 802248a:	f3c2 1205 	ubfx	r2, r2, #4, #6
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 802248e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8022490:	428a      	cmp	r2, r1
 8022492:	f47f ae0e 	bne.w	80220b2 <HAL_RCC_OscConfig+0xf2>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8022496:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8022498:	f3c3 0108 	ubfx	r1, r3, #0, #9
 802249c:	3a01      	subs	r2, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 802249e:	4291      	cmp	r1, r2
 80224a0:	f47f ae07 	bne.w	80220b2 <HAL_RCC_OscConfig+0xf2>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80224a4:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 80224a6:	f3c3 2146 	ubfx	r1, r3, #9, #7
 80224aa:	3a01      	subs	r2, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80224ac:	4291      	cmp	r1, r2
 80224ae:	f47f ae00 	bne.w	80220b2 <HAL_RCC_OscConfig+0xf2>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80224b2:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80224b4:	f3c3 4106 	ubfx	r1, r3, #16, #7
 80224b8:	3a01      	subs	r2, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80224ba:	4291      	cmp	r1, r2
 80224bc:	f47f adf9 	bne.w	80220b2 <HAL_RCC_OscConfig+0xf2>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80224c0:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 80224c2:	f3c3 6306 	ubfx	r3, r3, #24, #7
 80224c6:	3a01      	subs	r2, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80224c8:	4293      	cmp	r3, r2
 80224ca:	f47f adf2 	bne.w	80220b2 <HAL_RCC_OscConfig+0xf2>
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80224ce:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80224d0:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80224d2:	f3c3 03cc 	ubfx	r3, r3, #3, #13
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80224d6:	429a      	cmp	r2, r3
 80224d8:	f43f add6 	beq.w	8022088 <HAL_RCC_OscConfig+0xc8>
          __HAL_RCC_PLLFRACN_DISABLE();
 80224dc:	4d0b      	ldr	r5, [pc, #44]	@ (802250c <HAL_RCC_OscConfig+0x54c>)
 80224de:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80224e0:	f023 0301 	bic.w	r3, r3, #1
 80224e4:	62eb      	str	r3, [r5, #44]	@ 0x2c
          tickstart = HAL_GetTick();
 80224e6:	f7ff f9b9 	bl	802185c <HAL_GetTick>
 80224ea:	4606      	mov	r6, r0
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80224ec:	f7ff f9b6 	bl	802185c <HAL_GetTick>
 80224f0:	42b0      	cmp	r0, r6
 80224f2:	d0fb      	beq.n	80224ec <HAL_RCC_OscConfig+0x52c>
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80224f4:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 80224f6:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 80224f8:	f36f 03cf 	bfc	r3, #3, #13
 80224fc:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8022500:	636b      	str	r3, [r5, #52]	@ 0x34
          __HAL_RCC_PLLFRACN_ENABLE();
 8022502:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8022504:	f043 0301 	orr.w	r3, r3, #1
 8022508:	62eb      	str	r3, [r5, #44]	@ 0x2c
 802250a:	e5bd      	b.n	8022088 <HAL_RCC_OscConfig+0xc8>
 802250c:	58024400 	.word	0x58024400

08022510 <HAL_RCC_GetSysClockFreq>:
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8022510:	4b49      	ldr	r3, [pc, #292]	@ (8022638 <HAL_RCC_GetSysClockFreq+0x128>)
 8022512:	691a      	ldr	r2, [r3, #16]
 8022514:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 8022518:	2a10      	cmp	r2, #16
{
 802251a:	b530      	push	{r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 802251c:	f000 8088 	beq.w	8022630 <HAL_RCC_GetSysClockFreq+0x120>
 8022520:	2a18      	cmp	r2, #24
 8022522:	d00c      	beq.n	802253e <HAL_RCC_GetSysClockFreq+0x2e>
 8022524:	2a00      	cmp	r2, #0
 8022526:	f040 8085 	bne.w	8022634 <HAL_RCC_GetSysClockFreq+0x124>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 802252a:	681a      	ldr	r2, [r3, #0]
 802252c:	4843      	ldr	r0, [pc, #268]	@ (802263c <HAL_RCC_GetSysClockFreq+0x12c>)
 802252e:	f012 0f20 	tst.w	r2, #32
 8022532:	d003      	beq.n	802253c <HAL_RCC_GetSysClockFreq+0x2c>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8022534:	681b      	ldr	r3, [r3, #0]
 8022536:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 802253a:	40d8      	lsrs	r0, r3
      sysclockfreq = CSI_VALUE;
      break;
  }

  return sysclockfreq;
}
 802253c:	bd30      	pop	{r4, r5, pc}
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 802253e:	6a99      	ldr	r1, [r3, #40]	@ 0x28
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8022540:	6a9d      	ldr	r5, [r3, #40]	@ 0x28
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8022542:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
      if (pllm != 0U)
 8022544:	f415 7f7c 	tst.w	r5, #1008	@ 0x3f0
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8022548:	f3c5 1005 	ubfx	r0, r5, #4, #6
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 802254c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
      if (pllm != 0U)
 802254e:	d0f5      	beq.n	802253c <HAL_RCC_GetSysClockFreq+0x2c>
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8022550:	f3c2 02cc 	ubfx	r2, r2, #3, #13
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8022554:	f004 0401 	and.w	r4, r4, #1
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8022558:	f001 0103 	and.w	r1, r1, #3
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 802255c:	ee07 0a90 	vmov	s15, r0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8022560:	4362      	muls	r2, r4
 8022562:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
        switch (pllsource)
 8022566:	2901      	cmp	r1, #1
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8022568:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 802256c:	ee06 2a90 	vmov	s13, r2
 8022570:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
        switch (pllsource)
 8022574:	d04e      	beq.n	8022614 <HAL_RCC_GetSysClockFreq+0x104>
 8022576:	2902      	cmp	r1, #2
 8022578:	d03e      	beq.n	80225f8 <HAL_RCC_GetSysClockFreq+0xe8>
 802257a:	2900      	cmp	r1, #0
 802257c:	d14a      	bne.n	8022614 <HAL_RCC_GetSysClockFreq+0x104>
            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 802257e:	681a      	ldr	r2, [r3, #0]
 8022580:	0692      	lsls	r2, r2, #26
 8022582:	d527      	bpl.n	80225d4 <HAL_RCC_GetSysClockFreq+0xc4>
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8022584:	6819      	ldr	r1, [r3, #0]
 8022586:	4a2d      	ldr	r2, [pc, #180]	@ (802263c <HAL_RCC_GetSysClockFreq+0x12c>)
 8022588:	f3c1 01c1 	ubfx	r1, r1, #3, #2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 802258c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 802258e:	40ca      	lsrs	r2, r1
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8022590:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8022594:	ee07 2a90 	vmov	s15, r2
 8022598:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 802259c:	eec5 7a87 	vdiv.f32	s15, s11, s14
 80225a0:	ee07 3a10 	vmov	s14, r3
 80225a4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80225a8:	ee37 7a26 	vadd.f32	s14, s14, s13
 80225ac:	ee37 7a06 	vadd.f32	s14, s14, s12
 80225b0:	ee67 7a87 	vmul.f32	s15, s15, s14
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80225b4:	4b20      	ldr	r3, [pc, #128]	@ (8022638 <HAL_RCC_GetSysClockFreq+0x128>)
 80225b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80225b8:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80225bc:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80225be:	ee07 3a10 	vmov	s14, r3
 80225c2:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 80225c6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80225ca:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 80225ce:	ee17 0a90 	vmov	r0, s15
 80225d2:	e7b3      	b.n	802253c <HAL_RCC_GetSysClockFreq+0x2c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80225d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80225d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80225da:	ee07 3a90 	vmov	s15, r3
 80225de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80225e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80225e6:	ee77 7a86 	vadd.f32	s15, s15, s12
 80225ea:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8022640 <HAL_RCC_GetSysClockFreq+0x130>
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80225ee:	eec6 6a07 	vdiv.f32	s13, s12, s14
 80225f2:	ee67 7aa6 	vmul.f32	s15, s15, s13
            break;
 80225f6:	e7dd      	b.n	80225b4 <HAL_RCC_GetSysClockFreq+0xa4>
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80225f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80225fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80225fe:	ee07 3a90 	vmov	s15, r3
 8022602:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8022606:	ee77 7aa6 	vadd.f32	s15, s15, s13
 802260a:	ee77 7a86 	vadd.f32	s15, s15, s12
 802260e:	ed9f 6a0d 	vldr	s12, [pc, #52]	@ 8022644 <HAL_RCC_GetSysClockFreq+0x134>
 8022612:	e7ec      	b.n	80225ee <HAL_RCC_GetSysClockFreq+0xde>
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8022614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8022616:	f3c3 0308 	ubfx	r3, r3, #0, #9
 802261a:	ee07 3a90 	vmov	s15, r3
 802261e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8022622:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8022626:	ee77 7a86 	vadd.f32	s15, s15, s12
 802262a:	ed9f 6a07 	vldr	s12, [pc, #28]	@ 8022648 <HAL_RCC_GetSysClockFreq+0x138>
 802262e:	e7de      	b.n	80225ee <HAL_RCC_GetSysClockFreq+0xde>
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8022630:	4806      	ldr	r0, [pc, #24]	@ (802264c <HAL_RCC_GetSysClockFreq+0x13c>)
 8022632:	e783      	b.n	802253c <HAL_RCC_GetSysClockFreq+0x2c>
      sysclockfreq = CSI_VALUE;
 8022634:	4806      	ldr	r0, [pc, #24]	@ (8022650 <HAL_RCC_GetSysClockFreq+0x140>)
 8022636:	e781      	b.n	802253c <HAL_RCC_GetSysClockFreq+0x2c>
 8022638:	58024400 	.word	0x58024400
 802263c:	03d09000 	.word	0x03d09000
 8022640:	4c742400 	.word	0x4c742400
 8022644:	4af42400 	.word	0x4af42400
 8022648:	4a742400 	.word	0x4a742400
 802264c:	007a1200 	.word	0x007a1200
 8022650:	003d0900 	.word	0x003d0900

08022654 <HAL_RCC_ClockConfig>:
{
 8022654:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8022658:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 802265a:	4604      	mov	r4, r0
 802265c:	b910      	cbnz	r0, 8022664 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 802265e:	2001      	movs	r0, #1
}
 8022660:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8022664:	4a88      	ldr	r2, [pc, #544]	@ (8022888 <HAL_RCC_ClockConfig+0x234>)
 8022666:	6813      	ldr	r3, [r2, #0]
 8022668:	f003 030f 	and.w	r3, r3, #15
 802266c:	428b      	cmp	r3, r1
 802266e:	f0c0 8093 	bcc.w	8022798 <HAL_RCC_ClockConfig+0x144>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8022672:	6823      	ldr	r3, [r4, #0]
 8022674:	075f      	lsls	r7, r3, #29
 8022676:	f100 809b 	bmi.w	80227b0 <HAL_RCC_ClockConfig+0x15c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 802267a:	071e      	lsls	r6, r3, #28
 802267c:	d50b      	bpl.n	8022696 <HAL_RCC_ClockConfig+0x42>
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 802267e:	4983      	ldr	r1, [pc, #524]	@ (802288c <HAL_RCC_ClockConfig+0x238>)
 8022680:	6960      	ldr	r0, [r4, #20]
 8022682:	69ca      	ldr	r2, [r1, #28]
 8022684:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8022688:	4290      	cmp	r0, r2
 802268a:	d904      	bls.n	8022696 <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 802268c:	69ca      	ldr	r2, [r1, #28]
 802268e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8022692:	4302      	orrs	r2, r0
 8022694:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8022696:	06d8      	lsls	r0, r3, #27
 8022698:	d50b      	bpl.n	80226b2 <HAL_RCC_ClockConfig+0x5e>
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 802269a:	497c      	ldr	r1, [pc, #496]	@ (802288c <HAL_RCC_ClockConfig+0x238>)
 802269c:	69a0      	ldr	r0, [r4, #24]
 802269e:	69ca      	ldr	r2, [r1, #28]
 80226a0:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 80226a4:	4290      	cmp	r0, r2
 80226a6:	d904      	bls.n	80226b2 <HAL_RCC_ClockConfig+0x5e>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80226a8:	69ca      	ldr	r2, [r1, #28]
 80226aa:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80226ae:	4302      	orrs	r2, r0
 80226b0:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80226b2:	0699      	lsls	r1, r3, #26
 80226b4:	d50b      	bpl.n	80226ce <HAL_RCC_ClockConfig+0x7a>
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80226b6:	4975      	ldr	r1, [pc, #468]	@ (802288c <HAL_RCC_ClockConfig+0x238>)
 80226b8:	69e0      	ldr	r0, [r4, #28]
 80226ba:	6a0a      	ldr	r2, [r1, #32]
 80226bc:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 80226c0:	4290      	cmp	r0, r2
 80226c2:	d904      	bls.n	80226ce <HAL_RCC_ClockConfig+0x7a>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80226c4:	6a0a      	ldr	r2, [r1, #32]
 80226c6:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80226ca:	4302      	orrs	r2, r0
 80226cc:	620a      	str	r2, [r1, #32]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80226ce:	079a      	lsls	r2, r3, #30
 80226d0:	d50b      	bpl.n	80226ea <HAL_RCC_ClockConfig+0x96>
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80226d2:	496e      	ldr	r1, [pc, #440]	@ (802288c <HAL_RCC_ClockConfig+0x238>)
 80226d4:	68e0      	ldr	r0, [r4, #12]
 80226d6:	698a      	ldr	r2, [r1, #24]
 80226d8:	f002 020f 	and.w	r2, r2, #15
 80226dc:	4290      	cmp	r0, r2
 80226de:	d904      	bls.n	80226ea <HAL_RCC_ClockConfig+0x96>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80226e0:	698a      	ldr	r2, [r1, #24]
 80226e2:	f022 020f 	bic.w	r2, r2, #15
 80226e6:	4302      	orrs	r2, r0
 80226e8:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80226ea:	07df      	lsls	r7, r3, #31
 80226ec:	d46e      	bmi.n	80227cc <HAL_RCC_ClockConfig+0x178>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80226ee:	6823      	ldr	r3, [r4, #0]
 80226f0:	079e      	lsls	r6, r3, #30
 80226f2:	f100 80a1 	bmi.w	8022838 <HAL_RCC_ClockConfig+0x1e4>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80226f6:	4964      	ldr	r1, [pc, #400]	@ (8022888 <HAL_RCC_ClockConfig+0x234>)
 80226f8:	680a      	ldr	r2, [r1, #0]
 80226fa:	f002 020f 	and.w	r2, r2, #15
 80226fe:	42aa      	cmp	r2, r5
 8022700:	f200 80a8 	bhi.w	8022854 <HAL_RCC_ClockConfig+0x200>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8022704:	0758      	lsls	r0, r3, #29
 8022706:	f100 80b1 	bmi.w	802286c <HAL_RCC_ClockConfig+0x218>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 802270a:	0719      	lsls	r1, r3, #28
 802270c:	d50b      	bpl.n	8022726 <HAL_RCC_ClockConfig+0xd2>
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 802270e:	495f      	ldr	r1, [pc, #380]	@ (802288c <HAL_RCC_ClockConfig+0x238>)
 8022710:	6960      	ldr	r0, [r4, #20]
 8022712:	69ca      	ldr	r2, [r1, #28]
 8022714:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8022718:	4290      	cmp	r0, r2
 802271a:	d204      	bcs.n	8022726 <HAL_RCC_ClockConfig+0xd2>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 802271c:	69ca      	ldr	r2, [r1, #28]
 802271e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8022722:	4302      	orrs	r2, r0
 8022724:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8022726:	06da      	lsls	r2, r3, #27
 8022728:	d50b      	bpl.n	8022742 <HAL_RCC_ClockConfig+0xee>
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 802272a:	4958      	ldr	r1, [pc, #352]	@ (802288c <HAL_RCC_ClockConfig+0x238>)
 802272c:	69a0      	ldr	r0, [r4, #24]
 802272e:	69ca      	ldr	r2, [r1, #28]
 8022730:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 8022734:	4290      	cmp	r0, r2
 8022736:	d204      	bcs.n	8022742 <HAL_RCC_ClockConfig+0xee>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8022738:	69ca      	ldr	r2, [r1, #28]
 802273a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 802273e:	4302      	orrs	r2, r0
 8022740:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8022742:	069b      	lsls	r3, r3, #26
 8022744:	d50b      	bpl.n	802275e <HAL_RCC_ClockConfig+0x10a>
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8022746:	4a51      	ldr	r2, [pc, #324]	@ (802288c <HAL_RCC_ClockConfig+0x238>)
 8022748:	69e1      	ldr	r1, [r4, #28]
 802274a:	6a13      	ldr	r3, [r2, #32]
 802274c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8022750:	4299      	cmp	r1, r3
 8022752:	d204      	bcs.n	802275e <HAL_RCC_ClockConfig+0x10a>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8022754:	6a13      	ldr	r3, [r2, #32]
 8022756:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 802275a:	430b      	orrs	r3, r1
 802275c:	6213      	str	r3, [r2, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 802275e:	f7ff fed7 	bl	8022510 <HAL_RCC_GetSysClockFreq>
 8022762:	494a      	ldr	r1, [pc, #296]	@ (802288c <HAL_RCC_ClockConfig+0x238>)
 8022764:	4a4a      	ldr	r2, [pc, #296]	@ (8022890 <HAL_RCC_ClockConfig+0x23c>)
 8022766:	698b      	ldr	r3, [r1, #24]
 8022768:	f3c3 2303 	ubfx	r3, r3, #8, #4
 802276c:	5cd3      	ldrb	r3, [r2, r3]
 802276e:	f003 031f 	and.w	r3, r3, #31
 8022772:	40d8      	lsrs	r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8022774:	698b      	ldr	r3, [r1, #24]
 8022776:	f003 030f 	and.w	r3, r3, #15
 802277a:	5cd3      	ldrb	r3, [r2, r3]
 802277c:	4a45      	ldr	r2, [pc, #276]	@ (8022894 <HAL_RCC_ClockConfig+0x240>)
 802277e:	f003 031f 	and.w	r3, r3, #31
 8022782:	fa20 f303 	lsr.w	r3, r0, r3
 8022786:	6013      	str	r3, [r2, #0]
  SystemCoreClock = common_system_clock;
 8022788:	4b43      	ldr	r3, [pc, #268]	@ (8022898 <HAL_RCC_ClockConfig+0x244>)
 802278a:	6018      	str	r0, [r3, #0]
  halstatus = HAL_InitTick(uwTickPrio);
 802278c:	4b43      	ldr	r3, [pc, #268]	@ (802289c <HAL_RCC_ClockConfig+0x248>)
}
 802278e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  halstatus = HAL_InitTick(uwTickPrio);
 8022792:	6818      	ldr	r0, [r3, #0]
 8022794:	f7ff b804 	b.w	80217a0 <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8022798:	6813      	ldr	r3, [r2, #0]
 802279a:	f023 030f 	bic.w	r3, r3, #15
 802279e:	430b      	orrs	r3, r1
 80227a0:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80227a2:	6813      	ldr	r3, [r2, #0]
 80227a4:	f003 030f 	and.w	r3, r3, #15
 80227a8:	428b      	cmp	r3, r1
 80227aa:	f47f af58 	bne.w	802265e <HAL_RCC_ClockConfig+0xa>
 80227ae:	e760      	b.n	8022672 <HAL_RCC_ClockConfig+0x1e>
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80227b0:	4936      	ldr	r1, [pc, #216]	@ (802288c <HAL_RCC_ClockConfig+0x238>)
 80227b2:	6920      	ldr	r0, [r4, #16]
 80227b4:	698a      	ldr	r2, [r1, #24]
 80227b6:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 80227ba:	4290      	cmp	r0, r2
 80227bc:	f67f af5d 	bls.w	802267a <HAL_RCC_ClockConfig+0x26>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80227c0:	698a      	ldr	r2, [r1, #24]
 80227c2:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80227c6:	4302      	orrs	r2, r0
 80227c8:	618a      	str	r2, [r1, #24]
 80227ca:	e756      	b.n	802267a <HAL_RCC_ClockConfig+0x26>
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80227cc:	4b2f      	ldr	r3, [pc, #188]	@ (802288c <HAL_RCC_ClockConfig+0x238>)
 80227ce:	68a1      	ldr	r1, [r4, #8]
 80227d0:	699a      	ldr	r2, [r3, #24]
 80227d2:	f422 6270 	bic.w	r2, r2, #3840	@ 0xf00
 80227d6:	430a      	orrs	r2, r1
 80227d8:	619a      	str	r2, [r3, #24]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80227da:	6861      	ldr	r1, [r4, #4]
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80227dc:	681a      	ldr	r2, [r3, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80227de:	2902      	cmp	r1, #2
 80227e0:	d11d      	bne.n	802281e <HAL_RCC_ClockConfig+0x1ca>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80227e2:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80227e6:	f43f af3a 	beq.w	802265e <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80227ea:	691a      	ldr	r2, [r3, #16]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80227ec:	f241 3888 	movw	r8, #5000	@ 0x1388
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80227f0:	4f26      	ldr	r7, [pc, #152]	@ (802288c <HAL_RCC_ClockConfig+0x238>)
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80227f2:	f022 0207 	bic.w	r2, r2, #7
 80227f6:	430a      	orrs	r2, r1
 80227f8:	611a      	str	r2, [r3, #16]
    tickstart = HAL_GetTick();
 80227fa:	f7ff f82f 	bl	802185c <HAL_GetTick>
 80227fe:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8022800:	693b      	ldr	r3, [r7, #16]
 8022802:	6862      	ldr	r2, [r4, #4]
 8022804:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8022808:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 802280c:	f43f af6f 	beq.w	80226ee <HAL_RCC_ClockConfig+0x9a>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8022810:	f7ff f824 	bl	802185c <HAL_GetTick>
 8022814:	1b80      	subs	r0, r0, r6
 8022816:	4540      	cmp	r0, r8
 8022818:	d9f2      	bls.n	8022800 <HAL_RCC_ClockConfig+0x1ac>
        return HAL_TIMEOUT;
 802281a:	2003      	movs	r0, #3
 802281c:	e720      	b.n	8022660 <HAL_RCC_ClockConfig+0xc>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 802281e:	2903      	cmp	r1, #3
 8022820:	d102      	bne.n	8022828 <HAL_RCC_ClockConfig+0x1d4>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8022822:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 8022826:	e7de      	b.n	80227e6 <HAL_RCC_ClockConfig+0x192>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8022828:	2901      	cmp	r1, #1
 802282a:	d102      	bne.n	8022832 <HAL_RCC_ClockConfig+0x1de>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 802282c:	f412 7f80 	tst.w	r2, #256	@ 0x100
 8022830:	e7d9      	b.n	80227e6 <HAL_RCC_ClockConfig+0x192>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8022832:	f012 0f04 	tst.w	r2, #4
 8022836:	e7d6      	b.n	80227e6 <HAL_RCC_ClockConfig+0x192>
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8022838:	4914      	ldr	r1, [pc, #80]	@ (802288c <HAL_RCC_ClockConfig+0x238>)
 802283a:	68e0      	ldr	r0, [r4, #12]
 802283c:	698a      	ldr	r2, [r1, #24]
 802283e:	f002 020f 	and.w	r2, r2, #15
 8022842:	4290      	cmp	r0, r2
 8022844:	f4bf af57 	bcs.w	80226f6 <HAL_RCC_ClockConfig+0xa2>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8022848:	698a      	ldr	r2, [r1, #24]
 802284a:	f022 020f 	bic.w	r2, r2, #15
 802284e:	4302      	orrs	r2, r0
 8022850:	618a      	str	r2, [r1, #24]
 8022852:	e750      	b.n	80226f6 <HAL_RCC_ClockConfig+0xa2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8022854:	680a      	ldr	r2, [r1, #0]
 8022856:	f022 020f 	bic.w	r2, r2, #15
 802285a:	432a      	orrs	r2, r5
 802285c:	600a      	str	r2, [r1, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 802285e:	680a      	ldr	r2, [r1, #0]
 8022860:	f002 020f 	and.w	r2, r2, #15
 8022864:	42aa      	cmp	r2, r5
 8022866:	f47f aefa 	bne.w	802265e <HAL_RCC_ClockConfig+0xa>
 802286a:	e74b      	b.n	8022704 <HAL_RCC_ClockConfig+0xb0>
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 802286c:	4907      	ldr	r1, [pc, #28]	@ (802288c <HAL_RCC_ClockConfig+0x238>)
 802286e:	6920      	ldr	r0, [r4, #16]
 8022870:	698a      	ldr	r2, [r1, #24]
 8022872:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8022876:	4290      	cmp	r0, r2
 8022878:	f4bf af47 	bcs.w	802270a <HAL_RCC_ClockConfig+0xb6>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 802287c:	698a      	ldr	r2, [r1, #24]
 802287e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8022882:	4302      	orrs	r2, r0
 8022884:	618a      	str	r2, [r1, #24]
 8022886:	e740      	b.n	802270a <HAL_RCC_ClockConfig+0xb6>
 8022888:	52002000 	.word	0x52002000
 802288c:	58024400 	.word	0x58024400
 8022890:	0802451e 	.word	0x0802451e
 8022894:	20001014 	.word	0x20001014
 8022898:	20001010 	.word	0x20001010
 802289c:	2000101c 	.word	0x2000101c

080228a0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80228a0:	b508      	push	{r3, lr}
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80228a2:	f7ff fe35 	bl	8022510 <HAL_RCC_GetSysClockFreq>
 80228a6:	4a0b      	ldr	r2, [pc, #44]	@ (80228d4 <HAL_RCC_GetHCLKFreq+0x34>)
 80228a8:	490b      	ldr	r1, [pc, #44]	@ (80228d8 <HAL_RCC_GetHCLKFreq+0x38>)
 80228aa:	6993      	ldr	r3, [r2, #24]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80228ac:	6992      	ldr	r2, [r2, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80228ae:	f3c3 2303 	ubfx	r3, r3, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80228b2:	f002 020f 	and.w	r2, r2, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80228b6:	5ccb      	ldrb	r3, [r1, r3]
 80228b8:	f003 031f 	and.w	r3, r3, #31
 80228bc:	fa20 f303 	lsr.w	r3, r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80228c0:	5c88      	ldrb	r0, [r1, r2]
 80228c2:	4a06      	ldr	r2, [pc, #24]	@ (80228dc <HAL_RCC_GetHCLKFreq+0x3c>)
 80228c4:	f000 001f 	and.w	r0, r0, #31
 80228c8:	fa23 f000 	lsr.w	r0, r3, r0
 80228cc:	6010      	str	r0, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80228ce:	4a04      	ldr	r2, [pc, #16]	@ (80228e0 <HAL_RCC_GetHCLKFreq+0x40>)
 80228d0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 80228d2:	bd08      	pop	{r3, pc}
 80228d4:	58024400 	.word	0x58024400
 80228d8:	0802451e 	.word	0x0802451e
 80228dc:	20001014 	.word	0x20001014
 80228e0:	20001010 	.word	0x20001010

080228e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80228e4:	b508      	push	{r3, lr}
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80228e6:	f7ff ffdb 	bl	80228a0 <HAL_RCC_GetHCLKFreq>
 80228ea:	4b05      	ldr	r3, [pc, #20]	@ (8022900 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80228ec:	4a05      	ldr	r2, [pc, #20]	@ (8022904 <HAL_RCC_GetPCLK1Freq+0x20>)
 80228ee:	69db      	ldr	r3, [r3, #28]
 80228f0:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80228f4:	5cd3      	ldrb	r3, [r2, r3]
 80228f6:	f003 031f 	and.w	r3, r3, #31
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80228fa:	40d8      	lsrs	r0, r3
 80228fc:	bd08      	pop	{r3, pc}
 80228fe:	bf00      	nop
 8022900:	58024400 	.word	0x58024400
 8022904:	0802451e 	.word	0x0802451e

08022908 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8022908:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 802290a:	f7ff ffc9 	bl	80228a0 <HAL_RCC_GetHCLKFreq>
 802290e:	4b05      	ldr	r3, [pc, #20]	@ (8022924 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8022910:	4a05      	ldr	r2, [pc, #20]	@ (8022928 <HAL_RCC_GetPCLK2Freq+0x20>)
 8022912:	69db      	ldr	r3, [r3, #28]
 8022914:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8022918:	5cd3      	ldrb	r3, [r2, r3]
 802291a:	f003 031f 	and.w	r3, r3, #31
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 802291e:	40d8      	lsrs	r0, r3
 8022920:	bd08      	pop	{r3, pc}
 8022922:	bf00      	nop
 8022924:	58024400 	.word	0x58024400
 8022928:	0802451e 	.word	0x0802451e

0802292c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 802292c:	b508      	push	{r3, lr}
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 802292e:	f7ff ffb7 	bl	80228a0 <HAL_RCC_GetHCLKFreq>
 8022932:	4b05      	ldr	r3, [pc, #20]	@ (8022948 <HAL_RCCEx_GetD3PCLK1Freq+0x1c>)
 8022934:	4a05      	ldr	r2, [pc, #20]	@ (802294c <HAL_RCCEx_GetD3PCLK1Freq+0x20>)
 8022936:	6a1b      	ldr	r3, [r3, #32]
 8022938:	f3c3 1302 	ubfx	r3, r3, #4, #3
 802293c:	5cd3      	ldrb	r3, [r2, r3]
 802293e:	f003 031f 	and.w	r3, r3, #31
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8022942:	40d8      	lsrs	r0, r3
 8022944:	bd08      	pop	{r3, pc}
 8022946:	bf00      	nop
 8022948:	58024400 	.word	0x58024400
 802294c:	0802451e 	.word	0x0802451e

08022950 <HAL_RCCEx_GetPLL2ClockFreq>:
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8022950:	494f      	ldr	r1, [pc, #316]	@ (8022a90 <HAL_RCCEx_GetPLL2ClockFreq+0x140>)
{
 8022952:	b570      	push	{r4, r5, r6, lr}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8022954:	6a8c      	ldr	r4, [r1, #40]	@ 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8022956:	6a8e      	ldr	r6, [r1, #40]	@ 0x28
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8022958:	6acd      	ldr	r5, [r1, #44]	@ 0x2c
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));

  if (pll2m != 0U)
 802295a:	f416 3f7c 	tst.w	r6, #258048	@ 0x3f000
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 802295e:	f3c6 3305 	ubfx	r3, r6, #12, #6
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8022962:	6bca      	ldr	r2, [r1, #60]	@ 0x3c
  if (pll2m != 0U)
 8022964:	f000 8090 	beq.w	8022a88 <HAL_RCCEx_GetPLL2ClockFreq+0x138>
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8022968:	ee07 3a90 	vmov	s15, r3
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 802296c:	f3c2 03cc 	ubfx	r3, r2, #3, #13
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8022970:	f3c5 1200 	ubfx	r2, r5, #4, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8022974:	f004 0403 	and.w	r4, r4, #3
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8022978:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 802297c:	4353      	muls	r3, r2
    switch (pllsource)
 802297e:	2c01      	cmp	r4, #1
 8022980:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8022984:	ee06 3a90 	vmov	s13, r3
 8022988:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
    switch (pllsource)
 802298c:	d06e      	beq.n	8022a6c <HAL_RCCEx_GetPLL2ClockFreq+0x11c>
 802298e:	2c02      	cmp	r4, #2
 8022990:	d05e      	beq.n	8022a50 <HAL_RCCEx_GetPLL2ClockFreq+0x100>
 8022992:	2c00      	cmp	r4, #0
 8022994:	d16a      	bne.n	8022a6c <HAL_RCCEx_GetPLL2ClockFreq+0x11c>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8022996:	680b      	ldr	r3, [r1, #0]
 8022998:	069b      	lsls	r3, r3, #26
 802299a:	d547      	bpl.n	8022a2c <HAL_RCCEx_GetPLL2ClockFreq+0xdc>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 802299c:	680a      	ldr	r2, [r1, #0]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 802299e:	6b8b      	ldr	r3, [r1, #56]	@ 0x38
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80229a0:	f3c2 01c1 	ubfx	r1, r2, #3, #2
 80229a4:	4a3b      	ldr	r2, [pc, #236]	@ (8022a94 <HAL_RCCEx_GetPLL2ClockFreq+0x144>)
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80229a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80229aa:	40ca      	lsrs	r2, r1
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80229ac:	ee07 2a90 	vmov	s15, r2
 80229b0:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 80229b4:	eec5 7a87 	vdiv.f32	s15, s11, s14
 80229b8:	ee07 3a10 	vmov	s14, r3
 80229bc:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80229c0:	ee37 7a26 	vadd.f32	s14, s14, s13
 80229c4:	ee37 7a06 	vadd.f32	s14, s14, s12
 80229c8:	ee67 7a87 	vmul.f32	s15, s15, s14

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        break;
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80229cc:	4a30      	ldr	r2, [pc, #192]	@ (8022a90 <HAL_RCCEx_GetPLL2ClockFreq+0x140>)
 80229ce:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 80229d0:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80229d4:	ee07 3a10 	vmov	s14, r3
 80229d8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80229dc:	ee37 7a06 	vadd.f32	s14, s14, s12
 80229e0:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80229e4:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 80229e8:	edc0 6a00 	vstr	s13, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80229ec:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 80229ee:	f3c3 4306 	ubfx	r3, r3, #16, #7
 80229f2:	ee07 3a10 	vmov	s14, r3
 80229f6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80229fa:	ee37 7a06 	vadd.f32	s14, s14, s12
 80229fe:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8022a02:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8022a06:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8022a0a:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8022a0c:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8022a10:	ee06 3a90 	vmov	s13, r3
 8022a14:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8022a18:	ee76 6a86 	vadd.f32	s13, s13, s12
 8022a1c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8022a20:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8022a24:	ee17 3a90 	vmov	r3, s15
 8022a28:	6083      	str	r3, [r0, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8022a2a:	bd70      	pop	{r4, r5, r6, pc}
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8022a2c:	6b8b      	ldr	r3, [r1, #56]	@ 0x38
 8022a2e:	eddf 5a1a 	vldr	s11, [pc, #104]	@ 8022a98 <HAL_RCCEx_GetPLL2ClockFreq+0x148>
 8022a32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8022a36:	ee07 3a90 	vmov	s15, r3
 8022a3a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8022a3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8022a42:	ee77 7a86 	vadd.f32	s15, s15, s12
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8022a46:	eec5 6a87 	vdiv.f32	s13, s11, s14
 8022a4a:	ee67 7aa6 	vmul.f32	s15, s15, s13
        break;
 8022a4e:	e7bd      	b.n	80229cc <HAL_RCCEx_GetPLL2ClockFreq+0x7c>
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8022a50:	6b8b      	ldr	r3, [r1, #56]	@ 0x38
 8022a52:	eddf 5a12 	vldr	s11, [pc, #72]	@ 8022a9c <HAL_RCCEx_GetPLL2ClockFreq+0x14c>
 8022a56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8022a5a:	ee07 3a90 	vmov	s15, r3
 8022a5e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8022a62:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8022a66:	ee77 7a86 	vadd.f32	s15, s15, s12
 8022a6a:	e7ec      	b.n	8022a46 <HAL_RCCEx_GetPLL2ClockFreq+0xf6>
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8022a6c:	6b8b      	ldr	r3, [r1, #56]	@ 0x38
 8022a6e:	eddf 5a0c 	vldr	s11, [pc, #48]	@ 8022aa0 <HAL_RCCEx_GetPLL2ClockFreq+0x150>
 8022a72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8022a76:	ee07 3a90 	vmov	s15, r3
 8022a7a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8022a7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8022a82:	ee77 7a86 	vadd.f32	s15, s15, s12
 8022a86:	e7de      	b.n	8022a46 <HAL_RCCEx_GetPLL2ClockFreq+0xf6>
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8022a88:	e9c0 3300 	strd	r3, r3, [r0]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8022a8c:	e7cc      	b.n	8022a28 <HAL_RCCEx_GetPLL2ClockFreq+0xd8>
 8022a8e:	bf00      	nop
 8022a90:	58024400 	.word	0x58024400
 8022a94:	03d09000 	.word	0x03d09000
 8022a98:	4c742400 	.word	0x4c742400
 8022a9c:	4af42400 	.word	0x4af42400
 8022aa0:	4a742400 	.word	0x4a742400

08022aa4 <HAL_RCCEx_GetPLL3ClockFreq>:
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8022aa4:	494f      	ldr	r1, [pc, #316]	@ (8022be4 <HAL_RCCEx_GetPLL3ClockFreq+0x140>)
{
 8022aa6:	b570      	push	{r4, r5, r6, lr}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8022aa8:	6a8c      	ldr	r4, [r1, #40]	@ 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8022aaa:	6a8e      	ldr	r6, [r1, #40]	@ 0x28
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8022aac:	6acd      	ldr	r5, [r1, #44]	@ 0x2c
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));

  if (pll3m != 0U)
 8022aae:	f016 7f7c 	tst.w	r6, #66060288	@ 0x3f00000
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8022ab2:	f3c6 5305 	ubfx	r3, r6, #20, #6
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8022ab6:	6c4a      	ldr	r2, [r1, #68]	@ 0x44
  if (pll3m != 0U)
 8022ab8:	f000 8090 	beq.w	8022bdc <HAL_RCCEx_GetPLL3ClockFreq+0x138>
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8022abc:	ee07 3a90 	vmov	s15, r3
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8022ac0:	f3c2 03cc 	ubfx	r3, r2, #3, #13
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8022ac4:	f3c5 2200 	ubfx	r2, r5, #8, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8022ac8:	f004 0403 	and.w	r4, r4, #3
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8022acc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8022ad0:	4353      	muls	r3, r2
    switch (pllsource)
 8022ad2:	2c01      	cmp	r4, #1
 8022ad4:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8022ad8:	ee06 3a90 	vmov	s13, r3
 8022adc:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
    switch (pllsource)
 8022ae0:	d06e      	beq.n	8022bc0 <HAL_RCCEx_GetPLL3ClockFreq+0x11c>
 8022ae2:	2c02      	cmp	r4, #2
 8022ae4:	d05e      	beq.n	8022ba4 <HAL_RCCEx_GetPLL3ClockFreq+0x100>
 8022ae6:	2c00      	cmp	r4, #0
 8022ae8:	d16a      	bne.n	8022bc0 <HAL_RCCEx_GetPLL3ClockFreq+0x11c>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8022aea:	680b      	ldr	r3, [r1, #0]
 8022aec:	069b      	lsls	r3, r3, #26
 8022aee:	d547      	bpl.n	8022b80 <HAL_RCCEx_GetPLL3ClockFreq+0xdc>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8022af0:	680a      	ldr	r2, [r1, #0]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8022af2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8022af4:	f3c2 01c1 	ubfx	r1, r2, #3, #2
 8022af8:	4a3b      	ldr	r2, [pc, #236]	@ (8022be8 <HAL_RCCEx_GetPLL3ClockFreq+0x144>)
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8022afa:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8022afe:	40ca      	lsrs	r2, r1
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8022b00:	ee07 2a90 	vmov	s15, r2
 8022b04:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 8022b08:	eec5 7a87 	vdiv.f32	s15, s11, s14
 8022b0c:	ee07 3a10 	vmov	s14, r3
 8022b10:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8022b14:	ee37 7a26 	vadd.f32	s14, s14, s13
 8022b18:	ee37 7a06 	vadd.f32	s14, s14, s12
 8022b1c:	ee67 7a87 	vmul.f32	s15, s15, s14

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        break;
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8022b20:	4a30      	ldr	r2, [pc, #192]	@ (8022be4 <HAL_RCCEx_GetPLL3ClockFreq+0x140>)
 8022b22:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8022b24:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8022b28:	ee07 3a10 	vmov	s14, r3
 8022b2c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8022b30:	ee37 7a06 	vadd.f32	s14, s14, s12
 8022b34:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8022b38:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8022b3c:	edc0 6a00 	vstr	s13, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8022b40:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8022b42:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8022b46:	ee07 3a10 	vmov	s14, r3
 8022b4a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8022b4e:	ee37 7a06 	vadd.f32	s14, s14, s12
 8022b52:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8022b56:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8022b5a:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8022b5e:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8022b60:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8022b64:	ee06 3a90 	vmov	s13, r3
 8022b68:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8022b6c:	ee76 6a86 	vadd.f32	s13, s13, s12
 8022b70:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8022b74:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8022b78:	ee17 3a90 	vmov	r3, s15
 8022b7c:	6083      	str	r3, [r0, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8022b7e:	bd70      	pop	{r4, r5, r6, pc}
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8022b80:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8022b82:	eddf 5a1a 	vldr	s11, [pc, #104]	@ 8022bec <HAL_RCCEx_GetPLL3ClockFreq+0x148>
 8022b86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8022b8a:	ee07 3a90 	vmov	s15, r3
 8022b8e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8022b92:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8022b96:	ee77 7a86 	vadd.f32	s15, s15, s12
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8022b9a:	eec5 6a87 	vdiv.f32	s13, s11, s14
 8022b9e:	ee67 7aa6 	vmul.f32	s15, s15, s13
        break;
 8022ba2:	e7bd      	b.n	8022b20 <HAL_RCCEx_GetPLL3ClockFreq+0x7c>
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8022ba4:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8022ba6:	eddf 5a12 	vldr	s11, [pc, #72]	@ 8022bf0 <HAL_RCCEx_GetPLL3ClockFreq+0x14c>
 8022baa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8022bae:	ee07 3a90 	vmov	s15, r3
 8022bb2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8022bb6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8022bba:	ee77 7a86 	vadd.f32	s15, s15, s12
 8022bbe:	e7ec      	b.n	8022b9a <HAL_RCCEx_GetPLL3ClockFreq+0xf6>
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8022bc0:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8022bc2:	eddf 5a0c 	vldr	s11, [pc, #48]	@ 8022bf4 <HAL_RCCEx_GetPLL3ClockFreq+0x150>
 8022bc6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8022bca:	ee07 3a90 	vmov	s15, r3
 8022bce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8022bd2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8022bd6:	ee77 7a86 	vadd.f32	s15, s15, s12
 8022bda:	e7de      	b.n	8022b9a <HAL_RCCEx_GetPLL3ClockFreq+0xf6>
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8022bdc:	e9c0 3300 	strd	r3, r3, [r0]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8022be0:	e7cc      	b.n	8022b7c <HAL_RCCEx_GetPLL3ClockFreq+0xd8>
 8022be2:	bf00      	nop
 8022be4:	58024400 	.word	0x58024400
 8022be8:	03d09000 	.word	0x03d09000
 8022bec:	4c742400 	.word	0x4c742400
 8022bf0:	4af42400 	.word	0x4af42400
 8022bf4:	4a742400 	.word	0x4a742400

08022bf8 <HAL_RTCEx_TimeStampEventCallback>:
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_TimeStampEventCallback could be implemented in the user file
  */
}
 8022bf8:	4770      	bx	lr

08022bfa <HAL_RTCEx_Tamper1EventCallback>:
/**
  * @brief  Tamper 1 callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_Tamper1EventCallback(RTC_HandleTypeDef * hrtc)
 8022bfa:	4770      	bx	lr

08022bfc <HAL_RTCEx_Tamper2EventCallback>:
/**
  * @brief  Tamper 2 callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_Tamper2EventCallback(RTC_HandleTypeDef * hrtc)
 8022bfc:	4770      	bx	lr
	...

08022c00 <HAL_RTCEx_TamperTimeStampIRQHandler>:
{
 8022c00:	b510      	push	{r4, lr}
 8022c02:	4604      	mov	r4, r0
  if (HAL_GetCurrentCPUID() == CM7_CPUID)
 8022c04:	f7fe feae 	bl	8021964 <HAL_GetCurrentCPUID>
 8022c08:	2803      	cmp	r0, #3
 8022c0a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8022c0e:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8022c12:	d14b      	bne.n	8022cac <HAL_RTCEx_TamperTimeStampIRQHandler+0xac>
    __HAL_RTC_TAMPER_TIMESTAMP_EXTI_CLEAR_FLAG();
 8022c14:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  if (__HAL_RTC_TIMESTAMP_GET_IT_SOURCE(hrtc, RTC_IT_TS) != 0U)
 8022c18:	6823      	ldr	r3, [r4, #0]
 8022c1a:	689a      	ldr	r2, [r3, #8]
 8022c1c:	0412      	lsls	r2, r2, #16
 8022c1e:	d50b      	bpl.n	8022c38 <HAL_RTCEx_TamperTimeStampIRQHandler+0x38>
    if (__HAL_RTC_TIMESTAMP_GET_FLAG(hrtc, RTC_FLAG_TSF) != 0U)
 8022c20:	68db      	ldr	r3, [r3, #12]
 8022c22:	051b      	lsls	r3, r3, #20
 8022c24:	d508      	bpl.n	8022c38 <HAL_RTCEx_TamperTimeStampIRQHandler+0x38>
      HAL_RTCEx_TimeStampEventCallback(hrtc);
 8022c26:	4620      	mov	r0, r4
 8022c28:	f7ff ffe6 	bl	8022bf8 <HAL_RTCEx_TimeStampEventCallback>
      __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSF);
 8022c2c:	6822      	ldr	r2, [r4, #0]
 8022c2e:	68d3      	ldr	r3, [r2, #12]
 8022c30:	b2db      	uxtb	r3, r3
 8022c32:	f463 6308 	orn	r3, r3, #2176	@ 0x880
 8022c36:	60d3      	str	r3, [r2, #12]
  if (__HAL_RTC_TAMPER_GET_IT_SOURCE(hrtc, RTC_IT_TAMP | RTC_IT_TAMP1) != 0U)
 8022c38:	6822      	ldr	r2, [r4, #0]
 8022c3a:	4b1e      	ldr	r3, [pc, #120]	@ (8022cb4 <HAL_RTCEx_TamperTimeStampIRQHandler+0xb4>)
 8022c3c:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 8022c3e:	400b      	ands	r3, r1
 8022c40:	b153      	cbz	r3, 8022c58 <HAL_RTCEx_TamperTimeStampIRQHandler+0x58>
    if (__HAL_RTC_TAMPER_GET_FLAG(hrtc, RTC_FLAG_TAMP1F) != 0U)
 8022c42:	68d3      	ldr	r3, [r2, #12]
 8022c44:	0498      	lsls	r0, r3, #18
 8022c46:	d507      	bpl.n	8022c58 <HAL_RTCEx_TamperTimeStampIRQHandler+0x58>
      __HAL_RTC_TAMPER_CLEAR_FLAG(hrtc, RTC_FLAG_TAMP1F);
 8022c48:	68d3      	ldr	r3, [r2, #12]
      HAL_RTCEx_Tamper1EventCallback(hrtc);
 8022c4a:	4620      	mov	r0, r4
      __HAL_RTC_TAMPER_CLEAR_FLAG(hrtc, RTC_FLAG_TAMP1F);
 8022c4c:	b2db      	uxtb	r3, r3
 8022c4e:	f463 5302 	orn	r3, r3, #8320	@ 0x2080
 8022c52:	60d3      	str	r3, [r2, #12]
      HAL_RTCEx_Tamper1EventCallback(hrtc);
 8022c54:	f7ff ffd1 	bl	8022bfa <HAL_RTCEx_Tamper1EventCallback>
  if (__HAL_RTC_TAMPER_GET_IT_SOURCE(hrtc, RTC_IT_TAMP | RTC_IT_TAMP2) != 0U)
 8022c58:	6822      	ldr	r2, [r4, #0]
 8022c5a:	4b17      	ldr	r3, [pc, #92]	@ (8022cb8 <HAL_RTCEx_TamperTimeStampIRQHandler+0xb8>)
 8022c5c:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 8022c5e:	400b      	ands	r3, r1
 8022c60:	b153      	cbz	r3, 8022c78 <HAL_RTCEx_TamperTimeStampIRQHandler+0x78>
    if (__HAL_RTC_TAMPER_GET_FLAG(hrtc, RTC_FLAG_TAMP2F) != 0U)
 8022c62:	68d3      	ldr	r3, [r2, #12]
 8022c64:	0459      	lsls	r1, r3, #17
 8022c66:	d507      	bpl.n	8022c78 <HAL_RTCEx_TamperTimeStampIRQHandler+0x78>
      __HAL_RTC_TAMPER_CLEAR_FLAG(hrtc, RTC_FLAG_TAMP2F);
 8022c68:	68d3      	ldr	r3, [r2, #12]
      HAL_RTCEx_Tamper2EventCallback(hrtc);
 8022c6a:	4620      	mov	r0, r4
      __HAL_RTC_TAMPER_CLEAR_FLAG(hrtc, RTC_FLAG_TAMP2F);
 8022c6c:	b2db      	uxtb	r3, r3
 8022c6e:	f463 4381 	orn	r3, r3, #16512	@ 0x4080
 8022c72:	60d3      	str	r3, [r2, #12]
      HAL_RTCEx_Tamper2EventCallback(hrtc);
 8022c74:	f7ff ffc2 	bl	8022bfc <HAL_RTCEx_Tamper2EventCallback>
  if (__HAL_RTC_TAMPER_GET_IT_SOURCE(hrtc, RTC_IT_TAMP | RTC_IT_TAMP3) != 0U)
 8022c78:	6822      	ldr	r2, [r4, #0]
 8022c7a:	4b10      	ldr	r3, [pc, #64]	@ (8022cbc <HAL_RTCEx_TamperTimeStampIRQHandler+0xbc>)
 8022c7c:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 8022c7e:	400b      	ands	r3, r1
 8022c80:	b183      	cbz	r3, 8022ca4 <HAL_RTCEx_TamperTimeStampIRQHandler+0xa4>
    if (__HAL_RTC_TAMPER_GET_FLAG(hrtc, RTC_FLAG_TAMP3F) != 0U)
 8022c82:	68d3      	ldr	r3, [r2, #12]
 8022c84:	041b      	lsls	r3, r3, #16
 8022c86:	d50d      	bpl.n	8022ca4 <HAL_RTCEx_TamperTimeStampIRQHandler+0xa4>
      __HAL_RTC_TAMPER_CLEAR_FLAG(hrtc, RTC_FLAG_TAMP3F);
 8022c88:	68d3      	ldr	r3, [r2, #12]
      HAL_RTCEx_Tamper3EventCallback(hrtc);
 8022c8a:	4620      	mov	r0, r4
      __HAL_RTC_TAMPER_CLEAR_FLAG(hrtc, RTC_FLAG_TAMP3F);
 8022c8c:	b2db      	uxtb	r3, r3
 8022c8e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8022c92:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8022c96:	f443 43fe 	orr.w	r3, r3, #32512	@ 0x7f00
 8022c9a:	f043 037f 	orr.w	r3, r3, #127	@ 0x7f
 8022c9e:	60d3      	str	r3, [r2, #12]
      HAL_RTCEx_Tamper3EventCallback(hrtc);
 8022ca0:	f7fe fcc4 	bl	802162c <HAL_RTCEx_Tamper3EventCallback>
  hrtc->State = HAL_RTC_STATE_READY;
 8022ca4:	2301      	movs	r3, #1
 8022ca6:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
}
 8022caa:	bd10      	pop	{r4, pc}
    __HAL_RTC_TAMPER_TIMESTAMP_EXTID2_CLEAR_FLAG();
 8022cac:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
 8022cb0:	e7b2      	b.n	8022c18 <HAL_RTCEx_TamperTimeStampIRQHandler+0x18>
 8022cb2:	bf00      	nop
 8022cb4:	00010004 	.word	0x00010004
 8022cb8:	00080004 	.word	0x00080004
 8022cbc:	00400004 	.word	0x00400004

08022cc0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8022cc0:	b510      	push	{r4, lr}
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8022cc2:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8022cc4:	e852 3f00 	ldrex	r3, [r2]
 8022cc8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8022ccc:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8022cd0:	6802      	ldr	r2, [r0, #0]
 8022cd2:	2900      	cmp	r1, #0
 8022cd4:	d1f5      	bne.n	8022cc2 <UART_EndRxTransfer+0x2>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8022cd6:	4c0f      	ldr	r4, [pc, #60]	@ (8022d14 <UART_EndRxTransfer+0x54>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8022cd8:	f102 0308 	add.w	r3, r2, #8
 8022cdc:	e853 3f00 	ldrex	r3, [r3]
 8022ce0:	4023      	ands	r3, r4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8022ce2:	f102 0c08 	add.w	ip, r2, #8
 8022ce6:	e84c 3100 	strex	r1, r3, [ip]
 8022cea:	2900      	cmp	r1, #0
 8022cec:	d1f4      	bne.n	8022cd8 <UART_EndRxTransfer+0x18>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8022cee:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8022cf0:	2b01      	cmp	r3, #1
 8022cf2:	d107      	bne.n	8022d04 <UART_EndRxTransfer+0x44>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8022cf4:	e852 3f00 	ldrex	r3, [r2]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8022cf8:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8022cfc:	e842 3100 	strex	r1, r3, [r2]
 8022d00:	2900      	cmp	r1, #0
 8022d02:	d1f7      	bne.n	8022cf4 <UART_EndRxTransfer+0x34>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8022d04:	2320      	movs	r3, #32
 8022d06:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8022d0a:	2300      	movs	r3, #0
 8022d0c:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8022d0e:	6743      	str	r3, [r0, #116]	@ 0x74
}
 8022d10:	bd10      	pop	{r4, pc}
 8022d12:	bf00      	nop
 8022d14:	effffffe 	.word	0xeffffffe

08022d18 <UART_SetConfig>:
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8022d18:	6802      	ldr	r2, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8022d1a:	69c3      	ldr	r3, [r0, #28]
 8022d1c:	6881      	ldr	r1, [r0, #8]
{
 8022d1e:	b530      	push	{r4, r5, lr}
 8022d20:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8022d22:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8022d24:	6815      	ldr	r5, [r2, #0]
{
 8022d26:	b087      	sub	sp, #28
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8022d28:	4301      	orrs	r1, r0
 8022d2a:	6960      	ldr	r0, [r4, #20]
 8022d2c:	4301      	orrs	r1, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8022d2e:	48a5      	ldr	r0, [pc, #660]	@ (8022fc4 <UART_SetConfig+0x2ac>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8022d30:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8022d32:	4028      	ands	r0, r5
 8022d34:	4301      	orrs	r1, r0
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8022d36:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8022d38:	6011      	str	r1, [r2, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8022d3a:	6851      	ldr	r1, [r2, #4]
 8022d3c:	f421 5140 	bic.w	r1, r1, #12288	@ 0x3000
 8022d40:	4301      	orrs	r1, r0
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8022d42:	69a0      	ldr	r0, [r4, #24]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8022d44:	6051      	str	r1, [r2, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8022d46:	49a0      	ldr	r1, [pc, #640]	@ (8022fc8 <UART_SetConfig+0x2b0>)
 8022d48:	428a      	cmp	r2, r1
    tmpreg |= huart->Init.OneBitSampling;
 8022d4a:	bf1c      	itt	ne
 8022d4c:	6a21      	ldrne	r1, [r4, #32]
 8022d4e:	4308      	orrne	r0, r1
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8022d50:	6891      	ldr	r1, [r2, #8]
 8022d52:	f021 416e 	bic.w	r1, r1, #3992977408	@ 0xee000000
 8022d56:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 8022d5a:	4301      	orrs	r1, r0
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8022d5c:	6a60      	ldr	r0, [r4, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8022d5e:	6091      	str	r1, [r2, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8022d60:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8022d62:	f021 010f 	bic.w	r1, r1, #15
 8022d66:	4301      	orrs	r1, r0
 8022d68:	62d1      	str	r1, [r2, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8022d6a:	4998      	ldr	r1, [pc, #608]	@ (8022fcc <UART_SetConfig+0x2b4>)
 8022d6c:	428a      	cmp	r2, r1
 8022d6e:	d112      	bne.n	8022d96 <UART_SetConfig+0x7e>
 8022d70:	4a97      	ldr	r2, [pc, #604]	@ (8022fd0 <UART_SetConfig+0x2b8>)
 8022d72:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8022d74:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 8022d78:	2a18      	cmp	r2, #24
 8022d7a:	f000 8101 	beq.w	8022f80 <UART_SetConfig+0x268>
 8022d7e:	d83b      	bhi.n	8022df8 <UART_SetConfig+0xe0>
 8022d80:	2a08      	cmp	r2, #8
 8022d82:	f000 80f5 	beq.w	8022f70 <UART_SetConfig+0x258>
 8022d86:	2a10      	cmp	r2, #16
 8022d88:	f000 813a 	beq.w	8023000 <UART_SetConfig+0x2e8>
 8022d8c:	2a00      	cmp	r2, #0
 8022d8e:	f000 80e9 	beq.w	8022f64 <UART_SetConfig+0x24c>
        ret = HAL_ERROR;
 8022d92:	2001      	movs	r0, #1
 8022d94:	e06a      	b.n	8022e6c <UART_SetConfig+0x154>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8022d96:	498f      	ldr	r1, [pc, #572]	@ (8022fd4 <UART_SetConfig+0x2bc>)
 8022d98:	428a      	cmp	r2, r1
 8022d9a:	d10d      	bne.n	8022db8 <UART_SetConfig+0xa0>
 8022d9c:	4a8c      	ldr	r2, [pc, #560]	@ (8022fd0 <UART_SetConfig+0x2b8>)
 8022d9e:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8022da0:	f002 0207 	and.w	r2, r2, #7
 8022da4:	2a05      	cmp	r2, #5
 8022da6:	d8f4      	bhi.n	8022d92 <UART_SetConfig+0x7a>
 8022da8:	e8df f012 	tbh	[pc, r2, lsl #1]
 8022dac:	00e2007e 	.word	0x00e2007e
 8022db0:	00ea012a 	.word	0x00ea012a
 8022db4:	002b0107 	.word	0x002b0107
 8022db8:	4987      	ldr	r1, [pc, #540]	@ (8022fd8 <UART_SetConfig+0x2c0>)
 8022dba:	428a      	cmp	r2, r1
 8022dbc:	d0ee      	beq.n	8022d9c <UART_SetConfig+0x84>
 8022dbe:	4987      	ldr	r1, [pc, #540]	@ (8022fdc <UART_SetConfig+0x2c4>)
 8022dc0:	428a      	cmp	r2, r1
 8022dc2:	d0eb      	beq.n	8022d9c <UART_SetConfig+0x84>
 8022dc4:	4986      	ldr	r1, [pc, #536]	@ (8022fe0 <UART_SetConfig+0x2c8>)
 8022dc6:	428a      	cmp	r2, r1
 8022dc8:	d0e8      	beq.n	8022d9c <UART_SetConfig+0x84>
 8022dca:	4986      	ldr	r1, [pc, #536]	@ (8022fe4 <UART_SetConfig+0x2cc>)
 8022dcc:	428a      	cmp	r2, r1
 8022dce:	d0cf      	beq.n	8022d70 <UART_SetConfig+0x58>
 8022dd0:	4985      	ldr	r1, [pc, #532]	@ (8022fe8 <UART_SetConfig+0x2d0>)
 8022dd2:	428a      	cmp	r2, r1
 8022dd4:	d0e2      	beq.n	8022d9c <UART_SetConfig+0x84>
 8022dd6:	4985      	ldr	r1, [pc, #532]	@ (8022fec <UART_SetConfig+0x2d4>)
 8022dd8:	428a      	cmp	r2, r1
 8022dda:	d0df      	beq.n	8022d9c <UART_SetConfig+0x84>
 8022ddc:	4b7a      	ldr	r3, [pc, #488]	@ (8022fc8 <UART_SetConfig+0x2b0>)
 8022dde:	429a      	cmp	r2, r3
 8022de0:	d1d7      	bne.n	8022d92 <UART_SetConfig+0x7a>
 8022de2:	4a7b      	ldr	r2, [pc, #492]	@ (8022fd0 <UART_SetConfig+0x2b8>)
 8022de4:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8022de6:	f003 0307 	and.w	r3, r3, #7
 8022dea:	2b05      	cmp	r3, #5
 8022dec:	d8d1      	bhi.n	8022d92 <UART_SetConfig+0x7a>
 8022dee:	e8df f003 	tbb	[pc, r3]
 8022df2:	4538      	.short	0x4538
 8022df4:	0f594f4a 	.word	0x0f594f4a
 8022df8:	2a20      	cmp	r2, #32
 8022dfa:	f000 80de 	beq.w	8022fba <UART_SetConfig+0x2a2>
 8022dfe:	2a28      	cmp	r2, #40	@ 0x28
 8022e00:	d1c7      	bne.n	8022d92 <UART_SetConfig+0x7a>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8022e02:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8022e06:	f000 808a 	beq.w	8022f1e <UART_SetConfig+0x206>
 8022e0a:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8022e0e:	e0c4      	b.n	8022f9a <UART_SetConfig+0x282>
        pclk = (uint32_t) LSE_VALUE;
 8022e10:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8022e14:	4b76      	ldr	r3, [pc, #472]	@ (8022ff0 <UART_SetConfig+0x2d8>)
 8022e16:	6a62      	ldr	r2, [r4, #36]	@ 0x24
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8022e18:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8022e1a:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8022e1e:	eb05 0145 	add.w	r1, r5, r5, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8022e22:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8022e26:	4299      	cmp	r1, r3
 8022e28:	d8b3      	bhi.n	8022d92 <UART_SetConfig+0x7a>
 8022e2a:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 8022e2e:	d8b0      	bhi.n	8022d92 <UART_SetConfig+0x7a>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8022e30:	2300      	movs	r3, #0
 8022e32:	4619      	mov	r1, r3
 8022e34:	f7fd fd54 	bl	80208e0 <__aeabi_uldivmod>
 8022e38:	462a      	mov	r2, r5
 8022e3a:	0209      	lsls	r1, r1, #8
 8022e3c:	086b      	lsrs	r3, r5, #1
 8022e3e:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 8022e42:	0200      	lsls	r0, r0, #8
 8022e44:	18c0      	adds	r0, r0, r3
 8022e46:	f04f 0300 	mov.w	r3, #0
 8022e4a:	f141 0100 	adc.w	r1, r1, #0
 8022e4e:	f7fd fd47 	bl	80208e0 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8022e52:	4b68      	ldr	r3, [pc, #416]	@ (8022ff4 <UART_SetConfig+0x2dc>)
 8022e54:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8022e58:	429a      	cmp	r2, r3
 8022e5a:	d89a      	bhi.n	8022d92 <UART_SetConfig+0x7a>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8022e5c:	6823      	ldr	r3, [r4, #0]
 8022e5e:	60d8      	str	r0, [r3, #12]
 8022e60:	e003      	b.n	8022e6a <UART_SetConfig+0x152>
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8022e62:	f7ff fd63 	bl	802292c <HAL_RCCEx_GetD3PCLK1Freq>
    if (pclk != 0U)
 8022e66:	2800      	cmp	r0, #0
 8022e68:	d1d4      	bne.n	8022e14 <UART_SetConfig+0xfc>
          pclk = (uint32_t) HSI_VALUE;
 8022e6a:	2000      	movs	r0, #0
  huart->NbRxDataToProcess = 1;
 8022e6c:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8022e70:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 8022e72:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 8022e74:	e9c4 331d 	strd	r3, r3, [r4, #116]	@ 0x74
}
 8022e78:	b007      	add	sp, #28
 8022e7a:	bd30      	pop	{r4, r5, pc}
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8022e7c:	4668      	mov	r0, sp
 8022e7e:	f7ff fd67 	bl	8022950 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8022e82:	9801      	ldr	r0, [sp, #4]
        break;
 8022e84:	e7ef      	b.n	8022e66 <UART_SetConfig+0x14e>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8022e86:	a803      	add	r0, sp, #12
 8022e88:	f7ff fe0c 	bl	8022aa4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8022e8c:	9804      	ldr	r0, [sp, #16]
        break;
 8022e8e:	e7ea      	b.n	8022e66 <UART_SetConfig+0x14e>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8022e90:	6813      	ldr	r3, [r2, #0]
 8022e92:	4859      	ldr	r0, [pc, #356]	@ (8022ff8 <UART_SetConfig+0x2e0>)
 8022e94:	f013 0f20 	tst.w	r3, #32
 8022e98:	d0bc      	beq.n	8022e14 <UART_SetConfig+0xfc>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8022e9a:	6813      	ldr	r3, [r2, #0]
 8022e9c:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8022ea0:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 8022ea2:	e7b7      	b.n	8022e14 <UART_SetConfig+0xfc>
        pclk = (uint32_t) CSI_VALUE;
 8022ea4:	4855      	ldr	r0, [pc, #340]	@ (8022ffc <UART_SetConfig+0x2e4>)
 8022ea6:	e7b5      	b.n	8022e14 <UART_SetConfig+0xfc>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8022ea8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8022eac:	d155      	bne.n	8022f5a <UART_SetConfig+0x242>
 8022eae:	2300      	movs	r3, #0
    switch (clocksource)
 8022eb0:	2b08      	cmp	r3, #8
 8022eb2:	f63f af6e 	bhi.w	8022d92 <UART_SetConfig+0x7a>
 8022eb6:	a201      	add	r2, pc, #4	@ (adr r2, 8022ebc <UART_SetConfig+0x1a4>)
 8022eb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8022ebc:	08022ee9 	.word	0x08022ee9
 8022ec0:	08022ef5 	.word	0x08022ef5
 8022ec4:	08022d93 	.word	0x08022d93
 8022ec8:	08022d93 	.word	0x08022d93
 8022ecc:	08022efb 	.word	0x08022efb
 8022ed0:	08022d93 	.word	0x08022d93
 8022ed4:	08022d93 	.word	0x08022d93
 8022ed8:	08022d93 	.word	0x08022d93
 8022edc:	08022f05 	.word	0x08022f05
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8022ee0:	2304      	movs	r3, #4
 8022ee2:	e7e5      	b.n	8022eb0 <UART_SetConfig+0x198>
 8022ee4:	2308      	movs	r3, #8
 8022ee6:	e7e3      	b.n	8022eb0 <UART_SetConfig+0x198>
        pclk = HAL_RCC_GetPCLK1Freq();
 8022ee8:	f7ff fcfc 	bl	80228e4 <HAL_RCC_GetPCLK1Freq>
        pclk = HAL_RCC_GetPCLK2Freq();
 8022eec:	4603      	mov	r3, r0
    if (pclk != 0U)
 8022eee:	2b00      	cmp	r3, #0
 8022ef0:	d0bb      	beq.n	8022e6a <UART_SetConfig+0x152>
 8022ef2:	e014      	b.n	8022f1e <UART_SetConfig+0x206>
        pclk = HAL_RCC_GetPCLK2Freq();
 8022ef4:	f7ff fd08 	bl	8022908 <HAL_RCC_GetPCLK2Freq>
 8022ef8:	e7f8      	b.n	8022eec <UART_SetConfig+0x1d4>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8022efa:	4668      	mov	r0, sp
 8022efc:	f7ff fd28 	bl	8022950 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8022f00:	9b01      	ldr	r3, [sp, #4]
        break;
 8022f02:	e7f4      	b.n	8022eee <UART_SetConfig+0x1d6>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8022f04:	a803      	add	r0, sp, #12
 8022f06:	f7ff fdcd 	bl	8022aa4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8022f0a:	9b04      	ldr	r3, [sp, #16]
        break;
 8022f0c:	e7ef      	b.n	8022eee <UART_SetConfig+0x1d6>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8022f0e:	f013 0f20 	tst.w	r3, #32
 8022f12:	4b39      	ldr	r3, [pc, #228]	@ (8022ff8 <UART_SetConfig+0x2e0>)
 8022f14:	d003      	beq.n	8022f1e <UART_SetConfig+0x206>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8022f16:	6812      	ldr	r2, [r2, #0]
 8022f18:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8022f1c:	40d3      	lsrs	r3, r2
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8022f1e:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8022f20:	4a33      	ldr	r2, [pc, #204]	@ (8022ff0 <UART_SetConfig+0x2d8>)
 8022f22:	6861      	ldr	r1, [r4, #4]
 8022f24:	f832 2010 	ldrh.w	r2, [r2, r0, lsl #1]
 8022f28:	fbb3 f3f2 	udiv	r3, r3, r2
 8022f2c:	084a      	lsrs	r2, r1, #1
 8022f2e:	eb02 0343 	add.w	r3, r2, r3, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8022f32:	f64f 72ef 	movw	r2, #65519	@ 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8022f36:	fbb3 f3f1 	udiv	r3, r3, r1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8022f3a:	f1a3 0110 	sub.w	r1, r3, #16
 8022f3e:	4291      	cmp	r1, r2
 8022f40:	f63f af27 	bhi.w	8022d92 <UART_SetConfig+0x7a>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8022f44:	f023 020f 	bic.w	r2, r3, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8022f48:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 8022f4c:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8022f4e:	b292      	uxth	r2, r2
        huart->Instance->BRR = brrtemp;
 8022f50:	4313      	orrs	r3, r2
 8022f52:	60cb      	str	r3, [r1, #12]
 8022f54:	e789      	b.n	8022e6a <UART_SetConfig+0x152>
        pclk = (uint32_t) CSI_VALUE;
 8022f56:	4b29      	ldr	r3, [pc, #164]	@ (8022ffc <UART_SetConfig+0x2e4>)
 8022f58:	e7e1      	b.n	8022f1e <UART_SetConfig+0x206>
        pclk = HAL_RCC_GetPCLK1Freq();
 8022f5a:	f7ff fcc3 	bl	80228e4 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8022f5e:	2800      	cmp	r0, #0
 8022f60:	d083      	beq.n	8022e6a <UART_SetConfig+0x152>
 8022f62:	e01a      	b.n	8022f9a <UART_SetConfig+0x282>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8022f64:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8022f68:	d0c4      	beq.n	8022ef4 <UART_SetConfig+0x1dc>
        pclk = HAL_RCC_GetPCLK2Freq();
 8022f6a:	f7ff fccd 	bl	8022908 <HAL_RCC_GetPCLK2Freq>
        break;
 8022f6e:	e7f6      	b.n	8022f5e <UART_SetConfig+0x246>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8022f70:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8022f74:	d0b4      	beq.n	8022ee0 <UART_SetConfig+0x1c8>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8022f76:	4668      	mov	r0, sp
 8022f78:	f7ff fcea 	bl	8022950 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8022f7c:	9801      	ldr	r0, [sp, #4]
        break;
 8022f7e:	e7ee      	b.n	8022f5e <UART_SetConfig+0x246>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8022f80:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8022f84:	4a12      	ldr	r2, [pc, #72]	@ (8022fd0 <UART_SetConfig+0x2b8>)
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8022f86:	6813      	ldr	r3, [r2, #0]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8022f88:	d0c1      	beq.n	8022f0e <UART_SetConfig+0x1f6>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8022f8a:	f013 0f20 	tst.w	r3, #32
 8022f8e:	481a      	ldr	r0, [pc, #104]	@ (8022ff8 <UART_SetConfig+0x2e0>)
 8022f90:	d003      	beq.n	8022f9a <UART_SetConfig+0x282>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8022f92:	6813      	ldr	r3, [r2, #0]
 8022f94:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8022f98:	40d8      	lsrs	r0, r3
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8022f9a:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8022f9c:	4a14      	ldr	r2, [pc, #80]	@ (8022ff0 <UART_SetConfig+0x2d8>)
 8022f9e:	6863      	ldr	r3, [r4, #4]
 8022fa0:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 8022fa4:	fbb0 f0f2 	udiv	r0, r0, r2
 8022fa8:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8022fac:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8022fb0:	f64f 73ef 	movw	r3, #65519	@ 0xffef
 8022fb4:	f1a0 0210 	sub.w	r2, r0, #16
 8022fb8:	e74e      	b.n	8022e58 <UART_SetConfig+0x140>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8022fba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8022fbe:	d0ca      	beq.n	8022f56 <UART_SetConfig+0x23e>
        pclk = (uint32_t) CSI_VALUE;
 8022fc0:	480e      	ldr	r0, [pc, #56]	@ (8022ffc <UART_SetConfig+0x2e4>)
 8022fc2:	e7ea      	b.n	8022f9a <UART_SetConfig+0x282>
 8022fc4:	cfff69f3 	.word	0xcfff69f3
 8022fc8:	58000c00 	.word	0x58000c00
 8022fcc:	40011000 	.word	0x40011000
 8022fd0:	58024400 	.word	0x58024400
 8022fd4:	40004400 	.word	0x40004400
 8022fd8:	40004800 	.word	0x40004800
 8022fdc:	40004c00 	.word	0x40004c00
 8022fe0:	40005000 	.word	0x40005000
 8022fe4:	40011400 	.word	0x40011400
 8022fe8:	40007800 	.word	0x40007800
 8022fec:	40007c00 	.word	0x40007c00
 8022ff0:	0802452e 	.word	0x0802452e
 8022ff4:	000ffcff 	.word	0x000ffcff
 8022ff8:	03d09000 	.word	0x03d09000
 8022ffc:	003d0900 	.word	0x003d0900
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8023000:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8023004:	f43f af6e 	beq.w	8022ee4 <UART_SetConfig+0x1cc>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8023008:	a803      	add	r0, sp, #12
 802300a:	f7ff fd4b 	bl	8022aa4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 802300e:	9804      	ldr	r0, [sp, #16]
        break;
 8023010:	e7a5      	b.n	8022f5e <UART_SetConfig+0x246>
 8023012:	bf00      	nop

08023014 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8023014:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8023016:	071a      	lsls	r2, r3, #28
{
 8023018:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 802301a:	d506      	bpl.n	802302a <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 802301c:	6801      	ldr	r1, [r0, #0]
 802301e:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8023020:	684a      	ldr	r2, [r1, #4]
 8023022:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8023026:	4322      	orrs	r2, r4
 8023028:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 802302a:	07dc      	lsls	r4, r3, #31
 802302c:	d506      	bpl.n	802303c <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 802302e:	6801      	ldr	r1, [r0, #0]
 8023030:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 8023032:	684a      	ldr	r2, [r1, #4]
 8023034:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8023038:	4322      	orrs	r2, r4
 802303a:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 802303c:	0799      	lsls	r1, r3, #30
 802303e:	d506      	bpl.n	802304e <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8023040:	6801      	ldr	r1, [r0, #0]
 8023042:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 8023044:	684a      	ldr	r2, [r1, #4]
 8023046:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 802304a:	4322      	orrs	r2, r4
 802304c:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 802304e:	075a      	lsls	r2, r3, #29
 8023050:	d506      	bpl.n	8023060 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8023052:	6801      	ldr	r1, [r0, #0]
 8023054:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 8023056:	684a      	ldr	r2, [r1, #4]
 8023058:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 802305c:	4322      	orrs	r2, r4
 802305e:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8023060:	06dc      	lsls	r4, r3, #27
 8023062:	d506      	bpl.n	8023072 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8023064:	6801      	ldr	r1, [r0, #0]
 8023066:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 8023068:	688a      	ldr	r2, [r1, #8]
 802306a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 802306e:	4322      	orrs	r2, r4
 8023070:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8023072:	0699      	lsls	r1, r3, #26
 8023074:	d506      	bpl.n	8023084 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8023076:	6801      	ldr	r1, [r0, #0]
 8023078:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 802307a:	688a      	ldr	r2, [r1, #8]
 802307c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8023080:	4322      	orrs	r2, r4
 8023082:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8023084:	065a      	lsls	r2, r3, #25
 8023086:	d510      	bpl.n	80230aa <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8023088:	6801      	ldr	r1, [r0, #0]
 802308a:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 802308c:	684a      	ldr	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 802308e:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8023092:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 8023096:	ea42 0204 	orr.w	r2, r2, r4
 802309a:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 802309c:	d105      	bne.n	80230aa <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 802309e:	684a      	ldr	r2, [r1, #4]
 80230a0:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 80230a2:	f422 02c0 	bic.w	r2, r2, #6291456	@ 0x600000
 80230a6:	4322      	orrs	r2, r4
 80230a8:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80230aa:	061b      	lsls	r3, r3, #24
 80230ac:	d506      	bpl.n	80230bc <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80230ae:	6802      	ldr	r2, [r0, #0]
 80230b0:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 80230b2:	6853      	ldr	r3, [r2, #4]
 80230b4:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 80230b8:	430b      	orrs	r3, r1
 80230ba:	6053      	str	r3, [r2, #4]
}
 80230bc:	bd10      	pop	{r4, pc}

080230be <UART_WaitOnFlagUntilTimeout>:
{
 80230be:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80230c2:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80230c6:	4604      	mov	r4, r0
 80230c8:	460d      	mov	r5, r1
 80230ca:	4617      	mov	r7, r2
 80230cc:	4698      	mov	r8, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80230ce:	6822      	ldr	r2, [r4, #0]
 80230d0:	69d3      	ldr	r3, [r2, #28]
 80230d2:	ea35 0303 	bics.w	r3, r5, r3
 80230d6:	bf0c      	ite	eq
 80230d8:	2301      	moveq	r3, #1
 80230da:	2300      	movne	r3, #0
 80230dc:	42bb      	cmp	r3, r7
 80230de:	d001      	beq.n	80230e4 <UART_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 80230e0:	2000      	movs	r0, #0
 80230e2:	e022      	b.n	802312a <UART_WaitOnFlagUntilTimeout+0x6c>
    if (Timeout != HAL_MAX_DELAY)
 80230e4:	f1b9 3fff 	cmp.w	r9, #4294967295
 80230e8:	d0f2      	beq.n	80230d0 <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80230ea:	f7fe fbb7 	bl	802185c <HAL_GetTick>
 80230ee:	eba0 0008 	sub.w	r0, r0, r8
 80230f2:	4548      	cmp	r0, r9
 80230f4:	d829      	bhi.n	802314a <UART_WaitOnFlagUntilTimeout+0x8c>
 80230f6:	f1b9 0f00 	cmp.w	r9, #0
 80230fa:	d026      	beq.n	802314a <UART_WaitOnFlagUntilTimeout+0x8c>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80230fc:	6821      	ldr	r1, [r4, #0]
 80230fe:	680b      	ldr	r3, [r1, #0]
 8023100:	075a      	lsls	r2, r3, #29
 8023102:	d5e4      	bpl.n	80230ce <UART_WaitOnFlagUntilTimeout+0x10>
 8023104:	2d80      	cmp	r5, #128	@ 0x80
 8023106:	d0e2      	beq.n	80230ce <UART_WaitOnFlagUntilTimeout+0x10>
 8023108:	2d40      	cmp	r5, #64	@ 0x40
 802310a:	d0e0      	beq.n	80230ce <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 802310c:	69ce      	ldr	r6, [r1, #28]
 802310e:	f016 0608 	ands.w	r6, r6, #8
 8023112:	d00c      	beq.n	802312e <UART_WaitOnFlagUntilTimeout+0x70>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8023114:	2508      	movs	r5, #8
          UART_EndRxTransfer(huart);
 8023116:	4620      	mov	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8023118:	620d      	str	r5, [r1, #32]
          UART_EndRxTransfer(huart);
 802311a:	f7ff fdd1 	bl	8022cc0 <UART_EndRxTransfer>
          __HAL_UNLOCK(huart);
 802311e:	2300      	movs	r3, #0
          return HAL_ERROR;
 8023120:	2001      	movs	r0, #1
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8023122:	f8c4 5090 	str.w	r5, [r4, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 8023126:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
}
 802312a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 802312e:	69cb      	ldr	r3, [r1, #28]
 8023130:	051b      	lsls	r3, r3, #20
 8023132:	d5cc      	bpl.n	80230ce <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8023134:	f44f 6300 	mov.w	r3, #2048	@ 0x800
          UART_EndRxTransfer(huart);
 8023138:	4620      	mov	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 802313a:	620b      	str	r3, [r1, #32]
          UART_EndRxTransfer(huart);
 802313c:	f7ff fdc0 	bl	8022cc0 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8023140:	2320      	movs	r3, #32
          __HAL_UNLOCK(huart);
 8023142:	f884 6084 	strb.w	r6, [r4, #132]	@ 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8023146:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        return HAL_TIMEOUT;
 802314a:	2003      	movs	r0, #3
 802314c:	e7ed      	b.n	802312a <UART_WaitOnFlagUntilTimeout+0x6c>

0802314e <HAL_UART_Transmit>:
{
 802314e:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8023152:	4698      	mov	r8, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8023154:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
{
 8023158:	4604      	mov	r4, r0
 802315a:	460e      	mov	r6, r1
  if (huart->gState == HAL_UART_STATE_READY)
 802315c:	2b20      	cmp	r3, #32
{
 802315e:	4617      	mov	r7, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8023160:	d146      	bne.n	80231f0 <HAL_UART_Transmit+0xa2>
    if ((pData == NULL) || (Size == 0U))
 8023162:	2900      	cmp	r1, #0
 8023164:	d046      	beq.n	80231f4 <HAL_UART_Transmit+0xa6>
 8023166:	2a00      	cmp	r2, #0
 8023168:	d044      	beq.n	80231f4 <HAL_UART_Transmit+0xa6>
    huart->gState = HAL_UART_STATE_BUSY_TX;
 802316a:	2321      	movs	r3, #33	@ 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 802316c:	2500      	movs	r5, #0
 802316e:	f8c0 5090 	str.w	r5, [r0, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8023172:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
    tickstart = HAL_GetTick();
 8023176:	f7fe fb71 	bl	802185c <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 802317a:	68a3      	ldr	r3, [r4, #8]
    tickstart = HAL_GetTick();
 802317c:	4681      	mov	r9, r0
    huart->TxXferSize  = Size;
 802317e:	f8a4 7054 	strh.w	r7, [r4, #84]	@ 0x54
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8023182:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
    huart->TxXferCount = Size;
 8023186:	f8a4 7056 	strh.w	r7, [r4, #86]	@ 0x56
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 802318a:	d103      	bne.n	8023194 <HAL_UART_Transmit+0x46>
 802318c:	6923      	ldr	r3, [r4, #16]
 802318e:	b90b      	cbnz	r3, 8023194 <HAL_UART_Transmit+0x46>
      pdata16bits = (const uint16_t *) pData;
 8023190:	4635      	mov	r5, r6
      pdata8bits  = NULL;
 8023192:	461e      	mov	r6, r3
    while (huart->TxXferCount > 0U)
 8023194:	f8b4 2056 	ldrh.w	r2, [r4, #86]	@ 0x56
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8023198:	464b      	mov	r3, r9
 802319a:	f8cd 8000 	str.w	r8, [sp]
    while (huart->TxXferCount > 0U)
 802319e:	b292      	uxth	r2, r2
 80231a0:	b942      	cbnz	r2, 80231b4 <HAL_UART_Transmit+0x66>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80231a2:	2140      	movs	r1, #64	@ 0x40
 80231a4:	4620      	mov	r0, r4
 80231a6:	f7ff ff8a 	bl	80230be <UART_WaitOnFlagUntilTimeout>
 80231aa:	2320      	movs	r3, #32
 80231ac:	b948      	cbnz	r0, 80231c2 <HAL_UART_Transmit+0x74>
    huart->gState = HAL_UART_STATE_READY;
 80231ae:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
    return HAL_OK;
 80231b2:	e009      	b.n	80231c8 <HAL_UART_Transmit+0x7a>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80231b4:	2200      	movs	r2, #0
 80231b6:	2180      	movs	r1, #128	@ 0x80
 80231b8:	4620      	mov	r0, r4
 80231ba:	f7ff ff80 	bl	80230be <UART_WaitOnFlagUntilTimeout>
 80231be:	b130      	cbz	r0, 80231ce <HAL_UART_Transmit+0x80>
        huart->gState = HAL_UART_STATE_READY;
 80231c0:	2320      	movs	r3, #32
        return HAL_TIMEOUT;
 80231c2:	2003      	movs	r0, #3
        huart->gState = HAL_UART_STATE_READY;
 80231c4:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
}
 80231c8:	b003      	add	sp, #12
 80231ca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80231ce:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
 80231d0:	b95e      	cbnz	r6, 80231ea <HAL_UART_Transmit+0x9c>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80231d2:	f835 3b02 	ldrh.w	r3, [r5], #2
 80231d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80231da:	6293      	str	r3, [r2, #40]	@ 0x28
      huart->TxXferCount--;
 80231dc:	f8b4 2056 	ldrh.w	r2, [r4, #86]	@ 0x56
 80231e0:	3a01      	subs	r2, #1
 80231e2:	b292      	uxth	r2, r2
 80231e4:	f8a4 2056 	strh.w	r2, [r4, #86]	@ 0x56
 80231e8:	e7d4      	b.n	8023194 <HAL_UART_Transmit+0x46>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80231ea:	f816 3b01 	ldrb.w	r3, [r6], #1
 80231ee:	e7f4      	b.n	80231da <HAL_UART_Transmit+0x8c>
    return HAL_BUSY;
 80231f0:	2002      	movs	r0, #2
 80231f2:	e7e9      	b.n	80231c8 <HAL_UART_Transmit+0x7a>
      return  HAL_ERROR;
 80231f4:	2001      	movs	r0, #1
 80231f6:	e7e7      	b.n	80231c8 <HAL_UART_Transmit+0x7a>

080231f8 <HAL_UART_Receive>:
{
 80231f8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80231fc:	4698      	mov	r8, r3
  if (huart->RxState == HAL_UART_STATE_READY)
 80231fe:	f8d0 308c 	ldr.w	r3, [r0, #140]	@ 0x8c
{
 8023202:	4604      	mov	r4, r0
 8023204:	460f      	mov	r7, r1
  if (huart->RxState == HAL_UART_STATE_READY)
 8023206:	2b20      	cmp	r3, #32
{
 8023208:	4616      	mov	r6, r2
  if (huart->RxState == HAL_UART_STATE_READY)
 802320a:	d15c      	bne.n	80232c6 <HAL_UART_Receive+0xce>
    if ((pData == NULL) || (Size == 0U))
 802320c:	2900      	cmp	r1, #0
 802320e:	d05c      	beq.n	80232ca <HAL_UART_Receive+0xd2>
 8023210:	2a00      	cmp	r2, #0
 8023212:	d05a      	beq.n	80232ca <HAL_UART_Receive+0xd2>
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8023214:	2322      	movs	r3, #34	@ 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8023216:	2500      	movs	r5, #0
 8023218:	f8c0 5090 	str.w	r5, [r0, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 802321c:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8023220:	66c5      	str	r5, [r0, #108]	@ 0x6c
    tickstart = HAL_GetTick();
 8023222:	f7fe fb1b 	bl	802185c <HAL_GetTick>
    UART_MASK_COMPUTATION(huart);
 8023226:	68a3      	ldr	r3, [r4, #8]
    tickstart = HAL_GetTick();
 8023228:	4681      	mov	r9, r0
    huart->RxXferSize  = Size;
 802322a:	f8a4 605c 	strh.w	r6, [r4, #92]	@ 0x5c
    UART_MASK_COMPUTATION(huart);
 802322e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
    huart->RxXferCount = Size;
 8023232:	f8a4 605e 	strh.w	r6, [r4, #94]	@ 0x5e
    UART_MASK_COMPUTATION(huart);
 8023236:	d10d      	bne.n	8023254 <HAL_UART_Receive+0x5c>
 8023238:	6923      	ldr	r3, [r4, #16]
 802323a:	b1db      	cbz	r3, 8023274 <HAL_UART_Receive+0x7c>
 802323c:	22ff      	movs	r2, #255	@ 0xff
    uhMask = huart->Mask;
 802323e:	4616      	mov	r6, r2
    UART_MASK_COMPUTATION(huart);
 8023240:	f8a4 2060 	strh.w	r2, [r4, #96]	@ 0x60
    while (huart->RxXferCount > 0U)
 8023244:	f8b4 005e 	ldrh.w	r0, [r4, #94]	@ 0x5e
 8023248:	b280      	uxth	r0, r0
 802324a:	b9e0      	cbnz	r0, 8023286 <HAL_UART_Receive+0x8e>
    huart->RxState = HAL_UART_STATE_READY;
 802324c:	2320      	movs	r3, #32
 802324e:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
    return HAL_OK;
 8023252:	e025      	b.n	80232a0 <HAL_UART_Receive+0xa8>
    UART_MASK_COMPUTATION(huart);
 8023254:	b933      	cbnz	r3, 8023264 <HAL_UART_Receive+0x6c>
 8023256:	6925      	ldr	r5, [r4, #16]
 8023258:	2d00      	cmp	r5, #0
 802325a:	d0ef      	beq.n	802323c <HAL_UART_Receive+0x44>
 802325c:	227f      	movs	r2, #127	@ 0x7f
      pdata16bits = NULL;
 802325e:	461d      	mov	r5, r3
    uhMask = huart->Mask;
 8023260:	4616      	mov	r6, r2
 8023262:	e7ed      	b.n	8023240 <HAL_UART_Receive+0x48>
    UART_MASK_COMPUTATION(huart);
 8023264:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8023268:	d10a      	bne.n	8023280 <HAL_UART_Receive+0x88>
 802326a:	6923      	ldr	r3, [r4, #16]
 802326c:	2b00      	cmp	r3, #0
 802326e:	d0f5      	beq.n	802325c <HAL_UART_Receive+0x64>
 8023270:	223f      	movs	r2, #63	@ 0x3f
 8023272:	e7e4      	b.n	802323e <HAL_UART_Receive+0x46>
 8023274:	f240 12ff 	movw	r2, #511	@ 0x1ff
      pdata16bits = (uint16_t *) pData;
 8023278:	463d      	mov	r5, r7
      pdata8bits  = NULL;
 802327a:	461f      	mov	r7, r3
    uhMask = huart->Mask;
 802327c:	4616      	mov	r6, r2
 802327e:	e7df      	b.n	8023240 <HAL_UART_Receive+0x48>
 8023280:	462a      	mov	r2, r5
 8023282:	462e      	mov	r6, r5
 8023284:	e7dc      	b.n	8023240 <HAL_UART_Receive+0x48>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8023286:	464b      	mov	r3, r9
 8023288:	2200      	movs	r2, #0
 802328a:	2120      	movs	r1, #32
 802328c:	4620      	mov	r0, r4
 802328e:	f8cd 8000 	str.w	r8, [sp]
 8023292:	f7ff ff14 	bl	80230be <UART_WaitOnFlagUntilTimeout>
 8023296:	b130      	cbz	r0, 80232a6 <HAL_UART_Receive+0xae>
        huart->RxState = HAL_UART_STATE_READY;
 8023298:	2320      	movs	r3, #32
        return HAL_TIMEOUT;
 802329a:	2003      	movs	r0, #3
        huart->RxState = HAL_UART_STATE_READY;
 802329c:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
}
 80232a0:	b003      	add	sp, #12
 80232a2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80232a6:	6823      	ldr	r3, [r4, #0]
 80232a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80232aa:	4033      	ands	r3, r6
      if (pdata8bits == NULL)
 80232ac:	b947      	cbnz	r7, 80232c0 <HAL_UART_Receive+0xc8>
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80232ae:	f825 3b02 	strh.w	r3, [r5], #2
      huart->RxXferCount--;
 80232b2:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 80232b6:	3b01      	subs	r3, #1
 80232b8:	b29b      	uxth	r3, r3
 80232ba:	f8a4 305e 	strh.w	r3, [r4, #94]	@ 0x5e
 80232be:	e7c1      	b.n	8023244 <HAL_UART_Receive+0x4c>
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80232c0:	f807 3b01 	strb.w	r3, [r7], #1
        pdata8bits++;
 80232c4:	e7f5      	b.n	80232b2 <HAL_UART_Receive+0xba>
    return HAL_BUSY;
 80232c6:	2002      	movs	r0, #2
 80232c8:	e7ea      	b.n	80232a0 <HAL_UART_Receive+0xa8>
      return  HAL_ERROR;
 80232ca:	2001      	movs	r0, #1
 80232cc:	e7e8      	b.n	80232a0 <HAL_UART_Receive+0xa8>

080232ce <UART_CheckIdleState>:
{
 80232ce:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80232d0:	2600      	movs	r6, #0
{
 80232d2:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80232d4:	f8c0 6090 	str.w	r6, [r0, #144]	@ 0x90
  tickstart = HAL_GetTick();
 80232d8:	f7fe fac0 	bl	802185c <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80232dc:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 80232de:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80232e0:	681b      	ldr	r3, [r3, #0]
 80232e2:	071a      	lsls	r2, r3, #28
 80232e4:	d51c      	bpl.n	8023320 <UART_CheckIdleState+0x52>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80232e6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80232ea:	4632      	mov	r2, r6
 80232ec:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80232f0:	9300      	str	r3, [sp, #0]
 80232f2:	4603      	mov	r3, r0
 80232f4:	4620      	mov	r0, r4
 80232f6:	f7ff fee2 	bl	80230be <UART_WaitOnFlagUntilTimeout>
 80232fa:	b188      	cbz	r0, 8023320 <UART_CheckIdleState+0x52>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80232fc:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80232fe:	e852 3f00 	ldrex	r3, [r2]
 8023302:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8023306:	e842 3100 	strex	r1, r3, [r2]
 802330a:	2900      	cmp	r1, #0
 802330c:	d1f6      	bne.n	80232fc <UART_CheckIdleState+0x2e>
      huart->gState = HAL_UART_STATE_READY;
 802330e:	2320      	movs	r3, #32
 8023310:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      return HAL_TIMEOUT;
 8023314:	2003      	movs	r0, #3
      __HAL_UNLOCK(huart);
 8023316:	2300      	movs	r3, #0
 8023318:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
}
 802331c:	b002      	add	sp, #8
 802331e:	bd70      	pop	{r4, r5, r6, pc}
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8023320:	6823      	ldr	r3, [r4, #0]
 8023322:	681b      	ldr	r3, [r3, #0]
 8023324:	075b      	lsls	r3, r3, #29
 8023326:	d524      	bpl.n	8023372 <UART_CheckIdleState+0xa4>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8023328:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 802332c:	2200      	movs	r2, #0
 802332e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8023332:	4620      	mov	r0, r4
 8023334:	9300      	str	r3, [sp, #0]
 8023336:	462b      	mov	r3, r5
 8023338:	f7ff fec1 	bl	80230be <UART_WaitOnFlagUntilTimeout>
 802333c:	b1c8      	cbz	r0, 8023372 <UART_CheckIdleState+0xa4>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 802333e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8023340:	e852 3f00 	ldrex	r3, [r2]
 8023344:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8023348:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 802334c:	6822      	ldr	r2, [r4, #0]
 802334e:	2900      	cmp	r1, #0
 8023350:	d1f5      	bne.n	802333e <UART_CheckIdleState+0x70>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8023352:	f102 0308 	add.w	r3, r2, #8
 8023356:	e853 3f00 	ldrex	r3, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 802335a:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802335e:	f102 0008 	add.w	r0, r2, #8
 8023362:	e840 3100 	strex	r1, r3, [r0]
 8023366:	2900      	cmp	r1, #0
 8023368:	d1f3      	bne.n	8023352 <UART_CheckIdleState+0x84>
      huart->RxState = HAL_UART_STATE_READY;
 802336a:	2320      	movs	r3, #32
 802336c:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      return HAL_TIMEOUT;
 8023370:	e7d0      	b.n	8023314 <UART_CheckIdleState+0x46>
  huart->gState = HAL_UART_STATE_READY;
 8023372:	2320      	movs	r3, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8023374:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8023376:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 802337a:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 802337e:	66e0      	str	r0, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8023380:	6720      	str	r0, [r4, #112]	@ 0x70
  return HAL_OK;
 8023382:	e7c8      	b.n	8023316 <UART_CheckIdleState+0x48>

08023384 <HAL_UART_Init>:
{
 8023384:	b510      	push	{r4, lr}
  if (huart == NULL)
 8023386:	4604      	mov	r4, r0
 8023388:	b350      	cbz	r0, 80233e0 <HAL_UART_Init+0x5c>
  if (huart->gState == HAL_UART_STATE_RESET)
 802338a:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 802338e:	b91b      	cbnz	r3, 8023398 <HAL_UART_Init+0x14>
    huart->Lock = HAL_UNLOCKED;
 8023390:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 8023394:	f7fd fc8a 	bl	8020cac <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8023398:	2324      	movs	r3, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 802339a:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 802339c:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 80233a0:	6813      	ldr	r3, [r2, #0]
 80233a2:	f023 0301 	bic.w	r3, r3, #1
 80233a6:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80233a8:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80233aa:	b113      	cbz	r3, 80233b2 <HAL_UART_Init+0x2e>
    UART_AdvFeatureConfig(huart);
 80233ac:	4620      	mov	r0, r4
 80233ae:	f7ff fe31 	bl	8023014 <UART_AdvFeatureConfig>
  if (UART_SetConfig(huart) == HAL_ERROR)
 80233b2:	4620      	mov	r0, r4
 80233b4:	f7ff fcb0 	bl	8022d18 <UART_SetConfig>
 80233b8:	2801      	cmp	r0, #1
 80233ba:	d011      	beq.n	80233e0 <HAL_UART_Init+0x5c>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80233bc:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 80233be:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80233c0:	685a      	ldr	r2, [r3, #4]
 80233c2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80233c6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80233c8:	689a      	ldr	r2, [r3, #8]
 80233ca:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80233ce:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80233d0:	681a      	ldr	r2, [r3, #0]
 80233d2:	f042 0201 	orr.w	r2, r2, #1
}
 80233d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  __HAL_UART_ENABLE(huart);
 80233da:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 80233dc:	f7ff bf77 	b.w	80232ce <UART_CheckIdleState>
}
 80233e0:	2001      	movs	r0, #1
 80233e2:	bd10      	pop	{r4, pc}

080233e4 <std>:
 80233e4:	2300      	movs	r3, #0
 80233e6:	b510      	push	{r4, lr}
 80233e8:	4604      	mov	r4, r0
 80233ea:	e9c0 3300 	strd	r3, r3, [r0]
 80233ee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80233f2:	6083      	str	r3, [r0, #8]
 80233f4:	8181      	strh	r1, [r0, #12]
 80233f6:	6643      	str	r3, [r0, #100]	@ 0x64
 80233f8:	81c2      	strh	r2, [r0, #14]
 80233fa:	6183      	str	r3, [r0, #24]
 80233fc:	4619      	mov	r1, r3
 80233fe:	2208      	movs	r2, #8
 8023400:	305c      	adds	r0, #92	@ 0x5c
 8023402:	f000 fabd 	bl	8023980 <memset>
 8023406:	4b0d      	ldr	r3, [pc, #52]	@ (802343c <std+0x58>)
 8023408:	6263      	str	r3, [r4, #36]	@ 0x24
 802340a:	4b0d      	ldr	r3, [pc, #52]	@ (8023440 <std+0x5c>)
 802340c:	62a3      	str	r3, [r4, #40]	@ 0x28
 802340e:	4b0d      	ldr	r3, [pc, #52]	@ (8023444 <std+0x60>)
 8023410:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8023412:	4b0d      	ldr	r3, [pc, #52]	@ (8023448 <std+0x64>)
 8023414:	6323      	str	r3, [r4, #48]	@ 0x30
 8023416:	4b0d      	ldr	r3, [pc, #52]	@ (802344c <std+0x68>)
 8023418:	6224      	str	r4, [r4, #32]
 802341a:	429c      	cmp	r4, r3
 802341c:	d006      	beq.n	802342c <std+0x48>
 802341e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8023422:	4294      	cmp	r4, r2
 8023424:	d002      	beq.n	802342c <std+0x48>
 8023426:	33d0      	adds	r3, #208	@ 0xd0
 8023428:	429c      	cmp	r4, r3
 802342a:	d105      	bne.n	8023438 <std+0x54>
 802342c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8023430:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8023434:	f000 bb1c 	b.w	8023a70 <__retarget_lock_init_recursive>
 8023438:	bd10      	pop	{r4, pc}
 802343a:	bf00      	nop
 802343c:	080237b1 	.word	0x080237b1
 8023440:	080237d3 	.word	0x080237d3
 8023444:	0802380b 	.word	0x0802380b
 8023448:	0802382f 	.word	0x0802382f
 802344c:	20001188 	.word	0x20001188

08023450 <stdio_exit_handler>:
 8023450:	4a02      	ldr	r2, [pc, #8]	@ (802345c <stdio_exit_handler+0xc>)
 8023452:	4903      	ldr	r1, [pc, #12]	@ (8023460 <stdio_exit_handler+0x10>)
 8023454:	4803      	ldr	r0, [pc, #12]	@ (8023464 <stdio_exit_handler+0x14>)
 8023456:	f000 b869 	b.w	802352c <_fwalk_sglue>
 802345a:	bf00      	nop
 802345c:	20001020 	.word	0x20001020
 8023460:	0802431d 	.word	0x0802431d
 8023464:	20001030 	.word	0x20001030

08023468 <cleanup_stdio>:
 8023468:	6841      	ldr	r1, [r0, #4]
 802346a:	4b0c      	ldr	r3, [pc, #48]	@ (802349c <cleanup_stdio+0x34>)
 802346c:	4299      	cmp	r1, r3
 802346e:	b510      	push	{r4, lr}
 8023470:	4604      	mov	r4, r0
 8023472:	d001      	beq.n	8023478 <cleanup_stdio+0x10>
 8023474:	f000 ff52 	bl	802431c <_fflush_r>
 8023478:	68a1      	ldr	r1, [r4, #8]
 802347a:	4b09      	ldr	r3, [pc, #36]	@ (80234a0 <cleanup_stdio+0x38>)
 802347c:	4299      	cmp	r1, r3
 802347e:	d002      	beq.n	8023486 <cleanup_stdio+0x1e>
 8023480:	4620      	mov	r0, r4
 8023482:	f000 ff4b 	bl	802431c <_fflush_r>
 8023486:	68e1      	ldr	r1, [r4, #12]
 8023488:	4b06      	ldr	r3, [pc, #24]	@ (80234a4 <cleanup_stdio+0x3c>)
 802348a:	4299      	cmp	r1, r3
 802348c:	d004      	beq.n	8023498 <cleanup_stdio+0x30>
 802348e:	4620      	mov	r0, r4
 8023490:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8023494:	f000 bf42 	b.w	802431c <_fflush_r>
 8023498:	bd10      	pop	{r4, pc}
 802349a:	bf00      	nop
 802349c:	20001188 	.word	0x20001188
 80234a0:	200011f0 	.word	0x200011f0
 80234a4:	20001258 	.word	0x20001258

080234a8 <global_stdio_init.part.0>:
 80234a8:	b510      	push	{r4, lr}
 80234aa:	4b0b      	ldr	r3, [pc, #44]	@ (80234d8 <global_stdio_init.part.0+0x30>)
 80234ac:	4c0b      	ldr	r4, [pc, #44]	@ (80234dc <global_stdio_init.part.0+0x34>)
 80234ae:	4a0c      	ldr	r2, [pc, #48]	@ (80234e0 <global_stdio_init.part.0+0x38>)
 80234b0:	601a      	str	r2, [r3, #0]
 80234b2:	4620      	mov	r0, r4
 80234b4:	2200      	movs	r2, #0
 80234b6:	2104      	movs	r1, #4
 80234b8:	f7ff ff94 	bl	80233e4 <std>
 80234bc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80234c0:	2201      	movs	r2, #1
 80234c2:	2109      	movs	r1, #9
 80234c4:	f7ff ff8e 	bl	80233e4 <std>
 80234c8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80234cc:	2202      	movs	r2, #2
 80234ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80234d2:	2112      	movs	r1, #18
 80234d4:	f7ff bf86 	b.w	80233e4 <std>
 80234d8:	200012c0 	.word	0x200012c0
 80234dc:	20001188 	.word	0x20001188
 80234e0:	08023451 	.word	0x08023451

080234e4 <__sfp_lock_acquire>:
 80234e4:	4801      	ldr	r0, [pc, #4]	@ (80234ec <__sfp_lock_acquire+0x8>)
 80234e6:	f000 bac4 	b.w	8023a72 <__retarget_lock_acquire_recursive>
 80234ea:	bf00      	nop
 80234ec:	200012c9 	.word	0x200012c9

080234f0 <__sfp_lock_release>:
 80234f0:	4801      	ldr	r0, [pc, #4]	@ (80234f8 <__sfp_lock_release+0x8>)
 80234f2:	f000 babf 	b.w	8023a74 <__retarget_lock_release_recursive>
 80234f6:	bf00      	nop
 80234f8:	200012c9 	.word	0x200012c9

080234fc <__sinit>:
 80234fc:	b510      	push	{r4, lr}
 80234fe:	4604      	mov	r4, r0
 8023500:	f7ff fff0 	bl	80234e4 <__sfp_lock_acquire>
 8023504:	6a23      	ldr	r3, [r4, #32]
 8023506:	b11b      	cbz	r3, 8023510 <__sinit+0x14>
 8023508:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 802350c:	f7ff bff0 	b.w	80234f0 <__sfp_lock_release>
 8023510:	4b04      	ldr	r3, [pc, #16]	@ (8023524 <__sinit+0x28>)
 8023512:	6223      	str	r3, [r4, #32]
 8023514:	4b04      	ldr	r3, [pc, #16]	@ (8023528 <__sinit+0x2c>)
 8023516:	681b      	ldr	r3, [r3, #0]
 8023518:	2b00      	cmp	r3, #0
 802351a:	d1f5      	bne.n	8023508 <__sinit+0xc>
 802351c:	f7ff ffc4 	bl	80234a8 <global_stdio_init.part.0>
 8023520:	e7f2      	b.n	8023508 <__sinit+0xc>
 8023522:	bf00      	nop
 8023524:	08023469 	.word	0x08023469
 8023528:	200012c0 	.word	0x200012c0

0802352c <_fwalk_sglue>:
 802352c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8023530:	4607      	mov	r7, r0
 8023532:	4688      	mov	r8, r1
 8023534:	4614      	mov	r4, r2
 8023536:	2600      	movs	r6, #0
 8023538:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 802353c:	f1b9 0901 	subs.w	r9, r9, #1
 8023540:	d505      	bpl.n	802354e <_fwalk_sglue+0x22>
 8023542:	6824      	ldr	r4, [r4, #0]
 8023544:	2c00      	cmp	r4, #0
 8023546:	d1f7      	bne.n	8023538 <_fwalk_sglue+0xc>
 8023548:	4630      	mov	r0, r6
 802354a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 802354e:	89ab      	ldrh	r3, [r5, #12]
 8023550:	2b01      	cmp	r3, #1
 8023552:	d907      	bls.n	8023564 <_fwalk_sglue+0x38>
 8023554:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8023558:	3301      	adds	r3, #1
 802355a:	d003      	beq.n	8023564 <_fwalk_sglue+0x38>
 802355c:	4629      	mov	r1, r5
 802355e:	4638      	mov	r0, r7
 8023560:	47c0      	blx	r8
 8023562:	4306      	orrs	r6, r0
 8023564:	3568      	adds	r5, #104	@ 0x68
 8023566:	e7e9      	b.n	802353c <_fwalk_sglue+0x10>

08023568 <iprintf>:
 8023568:	b40f      	push	{r0, r1, r2, r3}
 802356a:	b507      	push	{r0, r1, r2, lr}
 802356c:	4906      	ldr	r1, [pc, #24]	@ (8023588 <iprintf+0x20>)
 802356e:	ab04      	add	r3, sp, #16
 8023570:	6808      	ldr	r0, [r1, #0]
 8023572:	f853 2b04 	ldr.w	r2, [r3], #4
 8023576:	6881      	ldr	r1, [r0, #8]
 8023578:	9301      	str	r3, [sp, #4]
 802357a:	f000 fba7 	bl	8023ccc <_vfiprintf_r>
 802357e:	b003      	add	sp, #12
 8023580:	f85d eb04 	ldr.w	lr, [sp], #4
 8023584:	b004      	add	sp, #16
 8023586:	4770      	bx	lr
 8023588:	2000102c 	.word	0x2000102c

0802358c <_puts_r>:
 802358c:	6a03      	ldr	r3, [r0, #32]
 802358e:	b570      	push	{r4, r5, r6, lr}
 8023590:	6884      	ldr	r4, [r0, #8]
 8023592:	4605      	mov	r5, r0
 8023594:	460e      	mov	r6, r1
 8023596:	b90b      	cbnz	r3, 802359c <_puts_r+0x10>
 8023598:	f7ff ffb0 	bl	80234fc <__sinit>
 802359c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 802359e:	07db      	lsls	r3, r3, #31
 80235a0:	d405      	bmi.n	80235ae <_puts_r+0x22>
 80235a2:	89a3      	ldrh	r3, [r4, #12]
 80235a4:	0598      	lsls	r0, r3, #22
 80235a6:	d402      	bmi.n	80235ae <_puts_r+0x22>
 80235a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80235aa:	f000 fa62 	bl	8023a72 <__retarget_lock_acquire_recursive>
 80235ae:	89a3      	ldrh	r3, [r4, #12]
 80235b0:	0719      	lsls	r1, r3, #28
 80235b2:	d502      	bpl.n	80235ba <_puts_r+0x2e>
 80235b4:	6923      	ldr	r3, [r4, #16]
 80235b6:	2b00      	cmp	r3, #0
 80235b8:	d135      	bne.n	8023626 <_puts_r+0x9a>
 80235ba:	4621      	mov	r1, r4
 80235bc:	4628      	mov	r0, r5
 80235be:	f000 f979 	bl	80238b4 <__swsetup_r>
 80235c2:	b380      	cbz	r0, 8023626 <_puts_r+0x9a>
 80235c4:	f04f 35ff 	mov.w	r5, #4294967295
 80235c8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80235ca:	07da      	lsls	r2, r3, #31
 80235cc:	d405      	bmi.n	80235da <_puts_r+0x4e>
 80235ce:	89a3      	ldrh	r3, [r4, #12]
 80235d0:	059b      	lsls	r3, r3, #22
 80235d2:	d402      	bmi.n	80235da <_puts_r+0x4e>
 80235d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80235d6:	f000 fa4d 	bl	8023a74 <__retarget_lock_release_recursive>
 80235da:	4628      	mov	r0, r5
 80235dc:	bd70      	pop	{r4, r5, r6, pc}
 80235de:	2b00      	cmp	r3, #0
 80235e0:	da04      	bge.n	80235ec <_puts_r+0x60>
 80235e2:	69a2      	ldr	r2, [r4, #24]
 80235e4:	429a      	cmp	r2, r3
 80235e6:	dc17      	bgt.n	8023618 <_puts_r+0x8c>
 80235e8:	290a      	cmp	r1, #10
 80235ea:	d015      	beq.n	8023618 <_puts_r+0x8c>
 80235ec:	6823      	ldr	r3, [r4, #0]
 80235ee:	1c5a      	adds	r2, r3, #1
 80235f0:	6022      	str	r2, [r4, #0]
 80235f2:	7019      	strb	r1, [r3, #0]
 80235f4:	68a3      	ldr	r3, [r4, #8]
 80235f6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80235fa:	3b01      	subs	r3, #1
 80235fc:	60a3      	str	r3, [r4, #8]
 80235fe:	2900      	cmp	r1, #0
 8023600:	d1ed      	bne.n	80235de <_puts_r+0x52>
 8023602:	2b00      	cmp	r3, #0
 8023604:	da11      	bge.n	802362a <_puts_r+0x9e>
 8023606:	4622      	mov	r2, r4
 8023608:	210a      	movs	r1, #10
 802360a:	4628      	mov	r0, r5
 802360c:	f000 f913 	bl	8023836 <__swbuf_r>
 8023610:	3001      	adds	r0, #1
 8023612:	d0d7      	beq.n	80235c4 <_puts_r+0x38>
 8023614:	250a      	movs	r5, #10
 8023616:	e7d7      	b.n	80235c8 <_puts_r+0x3c>
 8023618:	4622      	mov	r2, r4
 802361a:	4628      	mov	r0, r5
 802361c:	f000 f90b 	bl	8023836 <__swbuf_r>
 8023620:	3001      	adds	r0, #1
 8023622:	d1e7      	bne.n	80235f4 <_puts_r+0x68>
 8023624:	e7ce      	b.n	80235c4 <_puts_r+0x38>
 8023626:	3e01      	subs	r6, #1
 8023628:	e7e4      	b.n	80235f4 <_puts_r+0x68>
 802362a:	6823      	ldr	r3, [r4, #0]
 802362c:	1c5a      	adds	r2, r3, #1
 802362e:	6022      	str	r2, [r4, #0]
 8023630:	220a      	movs	r2, #10
 8023632:	701a      	strb	r2, [r3, #0]
 8023634:	e7ee      	b.n	8023614 <_puts_r+0x88>
	...

08023638 <puts>:
 8023638:	4b02      	ldr	r3, [pc, #8]	@ (8023644 <puts+0xc>)
 802363a:	4601      	mov	r1, r0
 802363c:	6818      	ldr	r0, [r3, #0]
 802363e:	f7ff bfa5 	b.w	802358c <_puts_r>
 8023642:	bf00      	nop
 8023644:	2000102c 	.word	0x2000102c

08023648 <setvbuf>:
 8023648:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 802364c:	461d      	mov	r5, r3
 802364e:	4b57      	ldr	r3, [pc, #348]	@ (80237ac <setvbuf+0x164>)
 8023650:	681f      	ldr	r7, [r3, #0]
 8023652:	4604      	mov	r4, r0
 8023654:	460e      	mov	r6, r1
 8023656:	4690      	mov	r8, r2
 8023658:	b127      	cbz	r7, 8023664 <setvbuf+0x1c>
 802365a:	6a3b      	ldr	r3, [r7, #32]
 802365c:	b913      	cbnz	r3, 8023664 <setvbuf+0x1c>
 802365e:	4638      	mov	r0, r7
 8023660:	f7ff ff4c 	bl	80234fc <__sinit>
 8023664:	f1b8 0f02 	cmp.w	r8, #2
 8023668:	d006      	beq.n	8023678 <setvbuf+0x30>
 802366a:	f1b8 0f01 	cmp.w	r8, #1
 802366e:	f200 809a 	bhi.w	80237a6 <setvbuf+0x15e>
 8023672:	2d00      	cmp	r5, #0
 8023674:	f2c0 8097 	blt.w	80237a6 <setvbuf+0x15e>
 8023678:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 802367a:	07d9      	lsls	r1, r3, #31
 802367c:	d405      	bmi.n	802368a <setvbuf+0x42>
 802367e:	89a3      	ldrh	r3, [r4, #12]
 8023680:	059a      	lsls	r2, r3, #22
 8023682:	d402      	bmi.n	802368a <setvbuf+0x42>
 8023684:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8023686:	f000 f9f4 	bl	8023a72 <__retarget_lock_acquire_recursive>
 802368a:	4621      	mov	r1, r4
 802368c:	4638      	mov	r0, r7
 802368e:	f000 fe45 	bl	802431c <_fflush_r>
 8023692:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8023694:	b141      	cbz	r1, 80236a8 <setvbuf+0x60>
 8023696:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 802369a:	4299      	cmp	r1, r3
 802369c:	d002      	beq.n	80236a4 <setvbuf+0x5c>
 802369e:	4638      	mov	r0, r7
 80236a0:	f000 f9ea 	bl	8023a78 <_free_r>
 80236a4:	2300      	movs	r3, #0
 80236a6:	6363      	str	r3, [r4, #52]	@ 0x34
 80236a8:	2300      	movs	r3, #0
 80236aa:	61a3      	str	r3, [r4, #24]
 80236ac:	6063      	str	r3, [r4, #4]
 80236ae:	89a3      	ldrh	r3, [r4, #12]
 80236b0:	061b      	lsls	r3, r3, #24
 80236b2:	d503      	bpl.n	80236bc <setvbuf+0x74>
 80236b4:	6921      	ldr	r1, [r4, #16]
 80236b6:	4638      	mov	r0, r7
 80236b8:	f000 f9de 	bl	8023a78 <_free_r>
 80236bc:	89a3      	ldrh	r3, [r4, #12]
 80236be:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 80236c2:	f023 0303 	bic.w	r3, r3, #3
 80236c6:	f1b8 0f02 	cmp.w	r8, #2
 80236ca:	81a3      	strh	r3, [r4, #12]
 80236cc:	d061      	beq.n	8023792 <setvbuf+0x14a>
 80236ce:	ab01      	add	r3, sp, #4
 80236d0:	466a      	mov	r2, sp
 80236d2:	4621      	mov	r1, r4
 80236d4:	4638      	mov	r0, r7
 80236d6:	f000 fe49 	bl	802436c <__swhatbuf_r>
 80236da:	89a3      	ldrh	r3, [r4, #12]
 80236dc:	4318      	orrs	r0, r3
 80236de:	81a0      	strh	r0, [r4, #12]
 80236e0:	bb2d      	cbnz	r5, 802372e <setvbuf+0xe6>
 80236e2:	9d00      	ldr	r5, [sp, #0]
 80236e4:	4628      	mov	r0, r5
 80236e6:	f000 fa11 	bl	8023b0c <malloc>
 80236ea:	4606      	mov	r6, r0
 80236ec:	2800      	cmp	r0, #0
 80236ee:	d152      	bne.n	8023796 <setvbuf+0x14e>
 80236f0:	f8dd 9000 	ldr.w	r9, [sp]
 80236f4:	45a9      	cmp	r9, r5
 80236f6:	d140      	bne.n	802377a <setvbuf+0x132>
 80236f8:	f04f 35ff 	mov.w	r5, #4294967295
 80236fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8023700:	f043 0202 	orr.w	r2, r3, #2
 8023704:	81a2      	strh	r2, [r4, #12]
 8023706:	2200      	movs	r2, #0
 8023708:	60a2      	str	r2, [r4, #8]
 802370a:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 802370e:	6022      	str	r2, [r4, #0]
 8023710:	6122      	str	r2, [r4, #16]
 8023712:	2201      	movs	r2, #1
 8023714:	6162      	str	r2, [r4, #20]
 8023716:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8023718:	07d6      	lsls	r6, r2, #31
 802371a:	d404      	bmi.n	8023726 <setvbuf+0xde>
 802371c:	0598      	lsls	r0, r3, #22
 802371e:	d402      	bmi.n	8023726 <setvbuf+0xde>
 8023720:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8023722:	f000 f9a7 	bl	8023a74 <__retarget_lock_release_recursive>
 8023726:	4628      	mov	r0, r5
 8023728:	b003      	add	sp, #12
 802372a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 802372e:	2e00      	cmp	r6, #0
 8023730:	d0d8      	beq.n	80236e4 <setvbuf+0x9c>
 8023732:	6a3b      	ldr	r3, [r7, #32]
 8023734:	b913      	cbnz	r3, 802373c <setvbuf+0xf4>
 8023736:	4638      	mov	r0, r7
 8023738:	f7ff fee0 	bl	80234fc <__sinit>
 802373c:	f1b8 0f01 	cmp.w	r8, #1
 8023740:	bf08      	it	eq
 8023742:	89a3      	ldrheq	r3, [r4, #12]
 8023744:	6026      	str	r6, [r4, #0]
 8023746:	bf04      	itt	eq
 8023748:	f043 0301 	orreq.w	r3, r3, #1
 802374c:	81a3      	strheq	r3, [r4, #12]
 802374e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8023752:	f013 0208 	ands.w	r2, r3, #8
 8023756:	e9c4 6504 	strd	r6, r5, [r4, #16]
 802375a:	d01e      	beq.n	802379a <setvbuf+0x152>
 802375c:	07d9      	lsls	r1, r3, #31
 802375e:	bf41      	itttt	mi
 8023760:	2200      	movmi	r2, #0
 8023762:	426d      	negmi	r5, r5
 8023764:	60a2      	strmi	r2, [r4, #8]
 8023766:	61a5      	strmi	r5, [r4, #24]
 8023768:	bf58      	it	pl
 802376a:	60a5      	strpl	r5, [r4, #8]
 802376c:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 802376e:	07d2      	lsls	r2, r2, #31
 8023770:	d401      	bmi.n	8023776 <setvbuf+0x12e>
 8023772:	059b      	lsls	r3, r3, #22
 8023774:	d513      	bpl.n	802379e <setvbuf+0x156>
 8023776:	2500      	movs	r5, #0
 8023778:	e7d5      	b.n	8023726 <setvbuf+0xde>
 802377a:	4648      	mov	r0, r9
 802377c:	f000 f9c6 	bl	8023b0c <malloc>
 8023780:	4606      	mov	r6, r0
 8023782:	2800      	cmp	r0, #0
 8023784:	d0b8      	beq.n	80236f8 <setvbuf+0xb0>
 8023786:	89a3      	ldrh	r3, [r4, #12]
 8023788:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 802378c:	81a3      	strh	r3, [r4, #12]
 802378e:	464d      	mov	r5, r9
 8023790:	e7cf      	b.n	8023732 <setvbuf+0xea>
 8023792:	2500      	movs	r5, #0
 8023794:	e7b2      	b.n	80236fc <setvbuf+0xb4>
 8023796:	46a9      	mov	r9, r5
 8023798:	e7f5      	b.n	8023786 <setvbuf+0x13e>
 802379a:	60a2      	str	r2, [r4, #8]
 802379c:	e7e6      	b.n	802376c <setvbuf+0x124>
 802379e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80237a0:	f000 f968 	bl	8023a74 <__retarget_lock_release_recursive>
 80237a4:	e7e7      	b.n	8023776 <setvbuf+0x12e>
 80237a6:	f04f 35ff 	mov.w	r5, #4294967295
 80237aa:	e7bc      	b.n	8023726 <setvbuf+0xde>
 80237ac:	2000102c 	.word	0x2000102c

080237b0 <__sread>:
 80237b0:	b510      	push	{r4, lr}
 80237b2:	460c      	mov	r4, r1
 80237b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80237b8:	f000 f90c 	bl	80239d4 <_read_r>
 80237bc:	2800      	cmp	r0, #0
 80237be:	bfab      	itete	ge
 80237c0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80237c2:	89a3      	ldrhlt	r3, [r4, #12]
 80237c4:	181b      	addge	r3, r3, r0
 80237c6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80237ca:	bfac      	ite	ge
 80237cc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80237ce:	81a3      	strhlt	r3, [r4, #12]
 80237d0:	bd10      	pop	{r4, pc}

080237d2 <__swrite>:
 80237d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80237d6:	461f      	mov	r7, r3
 80237d8:	898b      	ldrh	r3, [r1, #12]
 80237da:	05db      	lsls	r3, r3, #23
 80237dc:	4605      	mov	r5, r0
 80237de:	460c      	mov	r4, r1
 80237e0:	4616      	mov	r6, r2
 80237e2:	d505      	bpl.n	80237f0 <__swrite+0x1e>
 80237e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80237e8:	2302      	movs	r3, #2
 80237ea:	2200      	movs	r2, #0
 80237ec:	f000 f8e0 	bl	80239b0 <_lseek_r>
 80237f0:	89a3      	ldrh	r3, [r4, #12]
 80237f2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80237f6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80237fa:	81a3      	strh	r3, [r4, #12]
 80237fc:	4632      	mov	r2, r6
 80237fe:	463b      	mov	r3, r7
 8023800:	4628      	mov	r0, r5
 8023802:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8023806:	f000 b8f7 	b.w	80239f8 <_write_r>

0802380a <__sseek>:
 802380a:	b510      	push	{r4, lr}
 802380c:	460c      	mov	r4, r1
 802380e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8023812:	f000 f8cd 	bl	80239b0 <_lseek_r>
 8023816:	1c43      	adds	r3, r0, #1
 8023818:	89a3      	ldrh	r3, [r4, #12]
 802381a:	bf15      	itete	ne
 802381c:	6560      	strne	r0, [r4, #84]	@ 0x54
 802381e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8023822:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8023826:	81a3      	strheq	r3, [r4, #12]
 8023828:	bf18      	it	ne
 802382a:	81a3      	strhne	r3, [r4, #12]
 802382c:	bd10      	pop	{r4, pc}

0802382e <__sclose>:
 802382e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8023832:	f000 b8ad 	b.w	8023990 <_close_r>

08023836 <__swbuf_r>:
 8023836:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8023838:	460e      	mov	r6, r1
 802383a:	4614      	mov	r4, r2
 802383c:	4605      	mov	r5, r0
 802383e:	b118      	cbz	r0, 8023848 <__swbuf_r+0x12>
 8023840:	6a03      	ldr	r3, [r0, #32]
 8023842:	b90b      	cbnz	r3, 8023848 <__swbuf_r+0x12>
 8023844:	f7ff fe5a 	bl	80234fc <__sinit>
 8023848:	69a3      	ldr	r3, [r4, #24]
 802384a:	60a3      	str	r3, [r4, #8]
 802384c:	89a3      	ldrh	r3, [r4, #12]
 802384e:	071a      	lsls	r2, r3, #28
 8023850:	d501      	bpl.n	8023856 <__swbuf_r+0x20>
 8023852:	6923      	ldr	r3, [r4, #16]
 8023854:	b943      	cbnz	r3, 8023868 <__swbuf_r+0x32>
 8023856:	4621      	mov	r1, r4
 8023858:	4628      	mov	r0, r5
 802385a:	f000 f82b 	bl	80238b4 <__swsetup_r>
 802385e:	b118      	cbz	r0, 8023868 <__swbuf_r+0x32>
 8023860:	f04f 37ff 	mov.w	r7, #4294967295
 8023864:	4638      	mov	r0, r7
 8023866:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8023868:	6823      	ldr	r3, [r4, #0]
 802386a:	6922      	ldr	r2, [r4, #16]
 802386c:	1a98      	subs	r0, r3, r2
 802386e:	6963      	ldr	r3, [r4, #20]
 8023870:	b2f6      	uxtb	r6, r6
 8023872:	4283      	cmp	r3, r0
 8023874:	4637      	mov	r7, r6
 8023876:	dc05      	bgt.n	8023884 <__swbuf_r+0x4e>
 8023878:	4621      	mov	r1, r4
 802387a:	4628      	mov	r0, r5
 802387c:	f000 fd4e 	bl	802431c <_fflush_r>
 8023880:	2800      	cmp	r0, #0
 8023882:	d1ed      	bne.n	8023860 <__swbuf_r+0x2a>
 8023884:	68a3      	ldr	r3, [r4, #8]
 8023886:	3b01      	subs	r3, #1
 8023888:	60a3      	str	r3, [r4, #8]
 802388a:	6823      	ldr	r3, [r4, #0]
 802388c:	1c5a      	adds	r2, r3, #1
 802388e:	6022      	str	r2, [r4, #0]
 8023890:	701e      	strb	r6, [r3, #0]
 8023892:	6962      	ldr	r2, [r4, #20]
 8023894:	1c43      	adds	r3, r0, #1
 8023896:	429a      	cmp	r2, r3
 8023898:	d004      	beq.n	80238a4 <__swbuf_r+0x6e>
 802389a:	89a3      	ldrh	r3, [r4, #12]
 802389c:	07db      	lsls	r3, r3, #31
 802389e:	d5e1      	bpl.n	8023864 <__swbuf_r+0x2e>
 80238a0:	2e0a      	cmp	r6, #10
 80238a2:	d1df      	bne.n	8023864 <__swbuf_r+0x2e>
 80238a4:	4621      	mov	r1, r4
 80238a6:	4628      	mov	r0, r5
 80238a8:	f000 fd38 	bl	802431c <_fflush_r>
 80238ac:	2800      	cmp	r0, #0
 80238ae:	d0d9      	beq.n	8023864 <__swbuf_r+0x2e>
 80238b0:	e7d6      	b.n	8023860 <__swbuf_r+0x2a>
	...

080238b4 <__swsetup_r>:
 80238b4:	b538      	push	{r3, r4, r5, lr}
 80238b6:	4b29      	ldr	r3, [pc, #164]	@ (802395c <__swsetup_r+0xa8>)
 80238b8:	4605      	mov	r5, r0
 80238ba:	6818      	ldr	r0, [r3, #0]
 80238bc:	460c      	mov	r4, r1
 80238be:	b118      	cbz	r0, 80238c8 <__swsetup_r+0x14>
 80238c0:	6a03      	ldr	r3, [r0, #32]
 80238c2:	b90b      	cbnz	r3, 80238c8 <__swsetup_r+0x14>
 80238c4:	f7ff fe1a 	bl	80234fc <__sinit>
 80238c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80238cc:	0719      	lsls	r1, r3, #28
 80238ce:	d422      	bmi.n	8023916 <__swsetup_r+0x62>
 80238d0:	06da      	lsls	r2, r3, #27
 80238d2:	d407      	bmi.n	80238e4 <__swsetup_r+0x30>
 80238d4:	2209      	movs	r2, #9
 80238d6:	602a      	str	r2, [r5, #0]
 80238d8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80238dc:	81a3      	strh	r3, [r4, #12]
 80238de:	f04f 30ff 	mov.w	r0, #4294967295
 80238e2:	e033      	b.n	802394c <__swsetup_r+0x98>
 80238e4:	0758      	lsls	r0, r3, #29
 80238e6:	d512      	bpl.n	802390e <__swsetup_r+0x5a>
 80238e8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80238ea:	b141      	cbz	r1, 80238fe <__swsetup_r+0x4a>
 80238ec:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80238f0:	4299      	cmp	r1, r3
 80238f2:	d002      	beq.n	80238fa <__swsetup_r+0x46>
 80238f4:	4628      	mov	r0, r5
 80238f6:	f000 f8bf 	bl	8023a78 <_free_r>
 80238fa:	2300      	movs	r3, #0
 80238fc:	6363      	str	r3, [r4, #52]	@ 0x34
 80238fe:	89a3      	ldrh	r3, [r4, #12]
 8023900:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8023904:	81a3      	strh	r3, [r4, #12]
 8023906:	2300      	movs	r3, #0
 8023908:	6063      	str	r3, [r4, #4]
 802390a:	6923      	ldr	r3, [r4, #16]
 802390c:	6023      	str	r3, [r4, #0]
 802390e:	89a3      	ldrh	r3, [r4, #12]
 8023910:	f043 0308 	orr.w	r3, r3, #8
 8023914:	81a3      	strh	r3, [r4, #12]
 8023916:	6923      	ldr	r3, [r4, #16]
 8023918:	b94b      	cbnz	r3, 802392e <__swsetup_r+0x7a>
 802391a:	89a3      	ldrh	r3, [r4, #12]
 802391c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8023920:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8023924:	d003      	beq.n	802392e <__swsetup_r+0x7a>
 8023926:	4621      	mov	r1, r4
 8023928:	4628      	mov	r0, r5
 802392a:	f000 fd45 	bl	80243b8 <__smakebuf_r>
 802392e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8023932:	f013 0201 	ands.w	r2, r3, #1
 8023936:	d00a      	beq.n	802394e <__swsetup_r+0x9a>
 8023938:	2200      	movs	r2, #0
 802393a:	60a2      	str	r2, [r4, #8]
 802393c:	6962      	ldr	r2, [r4, #20]
 802393e:	4252      	negs	r2, r2
 8023940:	61a2      	str	r2, [r4, #24]
 8023942:	6922      	ldr	r2, [r4, #16]
 8023944:	b942      	cbnz	r2, 8023958 <__swsetup_r+0xa4>
 8023946:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 802394a:	d1c5      	bne.n	80238d8 <__swsetup_r+0x24>
 802394c:	bd38      	pop	{r3, r4, r5, pc}
 802394e:	0799      	lsls	r1, r3, #30
 8023950:	bf58      	it	pl
 8023952:	6962      	ldrpl	r2, [r4, #20]
 8023954:	60a2      	str	r2, [r4, #8]
 8023956:	e7f4      	b.n	8023942 <__swsetup_r+0x8e>
 8023958:	2000      	movs	r0, #0
 802395a:	e7f7      	b.n	802394c <__swsetup_r+0x98>
 802395c:	2000102c 	.word	0x2000102c

08023960 <memcmp>:
 8023960:	b510      	push	{r4, lr}
 8023962:	3901      	subs	r1, #1
 8023964:	4402      	add	r2, r0
 8023966:	4290      	cmp	r0, r2
 8023968:	d101      	bne.n	802396e <memcmp+0xe>
 802396a:	2000      	movs	r0, #0
 802396c:	e005      	b.n	802397a <memcmp+0x1a>
 802396e:	7803      	ldrb	r3, [r0, #0]
 8023970:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8023974:	42a3      	cmp	r3, r4
 8023976:	d001      	beq.n	802397c <memcmp+0x1c>
 8023978:	1b18      	subs	r0, r3, r4
 802397a:	bd10      	pop	{r4, pc}
 802397c:	3001      	adds	r0, #1
 802397e:	e7f2      	b.n	8023966 <memcmp+0x6>

08023980 <memset>:
 8023980:	4402      	add	r2, r0
 8023982:	4603      	mov	r3, r0
 8023984:	4293      	cmp	r3, r2
 8023986:	d100      	bne.n	802398a <memset+0xa>
 8023988:	4770      	bx	lr
 802398a:	f803 1b01 	strb.w	r1, [r3], #1
 802398e:	e7f9      	b.n	8023984 <memset+0x4>

08023990 <_close_r>:
 8023990:	b538      	push	{r3, r4, r5, lr}
 8023992:	4d06      	ldr	r5, [pc, #24]	@ (80239ac <_close_r+0x1c>)
 8023994:	2300      	movs	r3, #0
 8023996:	4604      	mov	r4, r0
 8023998:	4608      	mov	r0, r1
 802399a:	602b      	str	r3, [r5, #0]
 802399c:	f7fd fc9a 	bl	80212d4 <_close>
 80239a0:	1c43      	adds	r3, r0, #1
 80239a2:	d102      	bne.n	80239aa <_close_r+0x1a>
 80239a4:	682b      	ldr	r3, [r5, #0]
 80239a6:	b103      	cbz	r3, 80239aa <_close_r+0x1a>
 80239a8:	6023      	str	r3, [r4, #0]
 80239aa:	bd38      	pop	{r3, r4, r5, pc}
 80239ac:	200012c4 	.word	0x200012c4

080239b0 <_lseek_r>:
 80239b0:	b538      	push	{r3, r4, r5, lr}
 80239b2:	4d07      	ldr	r5, [pc, #28]	@ (80239d0 <_lseek_r+0x20>)
 80239b4:	4604      	mov	r4, r0
 80239b6:	4608      	mov	r0, r1
 80239b8:	4611      	mov	r1, r2
 80239ba:	2200      	movs	r2, #0
 80239bc:	602a      	str	r2, [r5, #0]
 80239be:	461a      	mov	r2, r3
 80239c0:	f7fd fc92 	bl	80212e8 <_lseek>
 80239c4:	1c43      	adds	r3, r0, #1
 80239c6:	d102      	bne.n	80239ce <_lseek_r+0x1e>
 80239c8:	682b      	ldr	r3, [r5, #0]
 80239ca:	b103      	cbz	r3, 80239ce <_lseek_r+0x1e>
 80239cc:	6023      	str	r3, [r4, #0]
 80239ce:	bd38      	pop	{r3, r4, r5, pc}
 80239d0:	200012c4 	.word	0x200012c4

080239d4 <_read_r>:
 80239d4:	b538      	push	{r3, r4, r5, lr}
 80239d6:	4d07      	ldr	r5, [pc, #28]	@ (80239f4 <_read_r+0x20>)
 80239d8:	4604      	mov	r4, r0
 80239da:	4608      	mov	r0, r1
 80239dc:	4611      	mov	r1, r2
 80239de:	2200      	movs	r2, #0
 80239e0:	602a      	str	r2, [r5, #0]
 80239e2:	461a      	mov	r2, r3
 80239e4:	f7fd fc40 	bl	8021268 <_read>
 80239e8:	1c43      	adds	r3, r0, #1
 80239ea:	d102      	bne.n	80239f2 <_read_r+0x1e>
 80239ec:	682b      	ldr	r3, [r5, #0]
 80239ee:	b103      	cbz	r3, 80239f2 <_read_r+0x1e>
 80239f0:	6023      	str	r3, [r4, #0]
 80239f2:	bd38      	pop	{r3, r4, r5, pc}
 80239f4:	200012c4 	.word	0x200012c4

080239f8 <_write_r>:
 80239f8:	b538      	push	{r3, r4, r5, lr}
 80239fa:	4d07      	ldr	r5, [pc, #28]	@ (8023a18 <_write_r+0x20>)
 80239fc:	4604      	mov	r4, r0
 80239fe:	4608      	mov	r0, r1
 8023a00:	4611      	mov	r1, r2
 8023a02:	2200      	movs	r2, #0
 8023a04:	602a      	str	r2, [r5, #0]
 8023a06:	461a      	mov	r2, r3
 8023a08:	f7fd fc3c 	bl	8021284 <_write>
 8023a0c:	1c43      	adds	r3, r0, #1
 8023a0e:	d102      	bne.n	8023a16 <_write_r+0x1e>
 8023a10:	682b      	ldr	r3, [r5, #0]
 8023a12:	b103      	cbz	r3, 8023a16 <_write_r+0x1e>
 8023a14:	6023      	str	r3, [r4, #0]
 8023a16:	bd38      	pop	{r3, r4, r5, pc}
 8023a18:	200012c4 	.word	0x200012c4

08023a1c <__errno>:
 8023a1c:	4b01      	ldr	r3, [pc, #4]	@ (8023a24 <__errno+0x8>)
 8023a1e:	6818      	ldr	r0, [r3, #0]
 8023a20:	4770      	bx	lr
 8023a22:	bf00      	nop
 8023a24:	2000102c 	.word	0x2000102c

08023a28 <__libc_init_array>:
 8023a28:	b570      	push	{r4, r5, r6, lr}
 8023a2a:	4d0d      	ldr	r5, [pc, #52]	@ (8023a60 <__libc_init_array+0x38>)
 8023a2c:	4c0d      	ldr	r4, [pc, #52]	@ (8023a64 <__libc_init_array+0x3c>)
 8023a2e:	1b64      	subs	r4, r4, r5
 8023a30:	10a4      	asrs	r4, r4, #2
 8023a32:	2600      	movs	r6, #0
 8023a34:	42a6      	cmp	r6, r4
 8023a36:	d109      	bne.n	8023a4c <__libc_init_array+0x24>
 8023a38:	4d0b      	ldr	r5, [pc, #44]	@ (8023a68 <__libc_init_array+0x40>)
 8023a3a:	4c0c      	ldr	r4, [pc, #48]	@ (8023a6c <__libc_init_array+0x44>)
 8023a3c:	f000 fd2a 	bl	8024494 <_init>
 8023a40:	1b64      	subs	r4, r4, r5
 8023a42:	10a4      	asrs	r4, r4, #2
 8023a44:	2600      	movs	r6, #0
 8023a46:	42a6      	cmp	r6, r4
 8023a48:	d105      	bne.n	8023a56 <__libc_init_array+0x2e>
 8023a4a:	bd70      	pop	{r4, r5, r6, pc}
 8023a4c:	f855 3b04 	ldr.w	r3, [r5], #4
 8023a50:	4798      	blx	r3
 8023a52:	3601      	adds	r6, #1
 8023a54:	e7ee      	b.n	8023a34 <__libc_init_array+0xc>
 8023a56:	f855 3b04 	ldr.w	r3, [r5], #4
 8023a5a:	4798      	blx	r3
 8023a5c:	3601      	adds	r6, #1
 8023a5e:	e7f2      	b.n	8023a46 <__libc_init_array+0x1e>
 8023a60:	080252c8 	.word	0x080252c8
 8023a64:	080252c8 	.word	0x080252c8
 8023a68:	080252c8 	.word	0x080252c8
 8023a6c:	080252cc 	.word	0x080252cc

08023a70 <__retarget_lock_init_recursive>:
 8023a70:	4770      	bx	lr

08023a72 <__retarget_lock_acquire_recursive>:
 8023a72:	4770      	bx	lr

08023a74 <__retarget_lock_release_recursive>:
 8023a74:	4770      	bx	lr
	...

08023a78 <_free_r>:
 8023a78:	b538      	push	{r3, r4, r5, lr}
 8023a7a:	4605      	mov	r5, r0
 8023a7c:	2900      	cmp	r1, #0
 8023a7e:	d041      	beq.n	8023b04 <_free_r+0x8c>
 8023a80:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8023a84:	1f0c      	subs	r4, r1, #4
 8023a86:	2b00      	cmp	r3, #0
 8023a88:	bfb8      	it	lt
 8023a8a:	18e4      	addlt	r4, r4, r3
 8023a8c:	f000 f8e8 	bl	8023c60 <__malloc_lock>
 8023a90:	4a1d      	ldr	r2, [pc, #116]	@ (8023b08 <_free_r+0x90>)
 8023a92:	6813      	ldr	r3, [r2, #0]
 8023a94:	b933      	cbnz	r3, 8023aa4 <_free_r+0x2c>
 8023a96:	6063      	str	r3, [r4, #4]
 8023a98:	6014      	str	r4, [r2, #0]
 8023a9a:	4628      	mov	r0, r5
 8023a9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8023aa0:	f000 b8e4 	b.w	8023c6c <__malloc_unlock>
 8023aa4:	42a3      	cmp	r3, r4
 8023aa6:	d908      	bls.n	8023aba <_free_r+0x42>
 8023aa8:	6820      	ldr	r0, [r4, #0]
 8023aaa:	1821      	adds	r1, r4, r0
 8023aac:	428b      	cmp	r3, r1
 8023aae:	bf01      	itttt	eq
 8023ab0:	6819      	ldreq	r1, [r3, #0]
 8023ab2:	685b      	ldreq	r3, [r3, #4]
 8023ab4:	1809      	addeq	r1, r1, r0
 8023ab6:	6021      	streq	r1, [r4, #0]
 8023ab8:	e7ed      	b.n	8023a96 <_free_r+0x1e>
 8023aba:	461a      	mov	r2, r3
 8023abc:	685b      	ldr	r3, [r3, #4]
 8023abe:	b10b      	cbz	r3, 8023ac4 <_free_r+0x4c>
 8023ac0:	42a3      	cmp	r3, r4
 8023ac2:	d9fa      	bls.n	8023aba <_free_r+0x42>
 8023ac4:	6811      	ldr	r1, [r2, #0]
 8023ac6:	1850      	adds	r0, r2, r1
 8023ac8:	42a0      	cmp	r0, r4
 8023aca:	d10b      	bne.n	8023ae4 <_free_r+0x6c>
 8023acc:	6820      	ldr	r0, [r4, #0]
 8023ace:	4401      	add	r1, r0
 8023ad0:	1850      	adds	r0, r2, r1
 8023ad2:	4283      	cmp	r3, r0
 8023ad4:	6011      	str	r1, [r2, #0]
 8023ad6:	d1e0      	bne.n	8023a9a <_free_r+0x22>
 8023ad8:	6818      	ldr	r0, [r3, #0]
 8023ada:	685b      	ldr	r3, [r3, #4]
 8023adc:	6053      	str	r3, [r2, #4]
 8023ade:	4408      	add	r0, r1
 8023ae0:	6010      	str	r0, [r2, #0]
 8023ae2:	e7da      	b.n	8023a9a <_free_r+0x22>
 8023ae4:	d902      	bls.n	8023aec <_free_r+0x74>
 8023ae6:	230c      	movs	r3, #12
 8023ae8:	602b      	str	r3, [r5, #0]
 8023aea:	e7d6      	b.n	8023a9a <_free_r+0x22>
 8023aec:	6820      	ldr	r0, [r4, #0]
 8023aee:	1821      	adds	r1, r4, r0
 8023af0:	428b      	cmp	r3, r1
 8023af2:	bf04      	itt	eq
 8023af4:	6819      	ldreq	r1, [r3, #0]
 8023af6:	685b      	ldreq	r3, [r3, #4]
 8023af8:	6063      	str	r3, [r4, #4]
 8023afa:	bf04      	itt	eq
 8023afc:	1809      	addeq	r1, r1, r0
 8023afe:	6021      	streq	r1, [r4, #0]
 8023b00:	6054      	str	r4, [r2, #4]
 8023b02:	e7ca      	b.n	8023a9a <_free_r+0x22>
 8023b04:	bd38      	pop	{r3, r4, r5, pc}
 8023b06:	bf00      	nop
 8023b08:	200012d0 	.word	0x200012d0

08023b0c <malloc>:
 8023b0c:	4b02      	ldr	r3, [pc, #8]	@ (8023b18 <malloc+0xc>)
 8023b0e:	4601      	mov	r1, r0
 8023b10:	6818      	ldr	r0, [r3, #0]
 8023b12:	f000 b825 	b.w	8023b60 <_malloc_r>
 8023b16:	bf00      	nop
 8023b18:	2000102c 	.word	0x2000102c

08023b1c <sbrk_aligned>:
 8023b1c:	b570      	push	{r4, r5, r6, lr}
 8023b1e:	4e0f      	ldr	r6, [pc, #60]	@ (8023b5c <sbrk_aligned+0x40>)
 8023b20:	460c      	mov	r4, r1
 8023b22:	6831      	ldr	r1, [r6, #0]
 8023b24:	4605      	mov	r5, r0
 8023b26:	b911      	cbnz	r1, 8023b2e <sbrk_aligned+0x12>
 8023b28:	f000 fca4 	bl	8024474 <_sbrk_r>
 8023b2c:	6030      	str	r0, [r6, #0]
 8023b2e:	4621      	mov	r1, r4
 8023b30:	4628      	mov	r0, r5
 8023b32:	f000 fc9f 	bl	8024474 <_sbrk_r>
 8023b36:	1c43      	adds	r3, r0, #1
 8023b38:	d103      	bne.n	8023b42 <sbrk_aligned+0x26>
 8023b3a:	f04f 34ff 	mov.w	r4, #4294967295
 8023b3e:	4620      	mov	r0, r4
 8023b40:	bd70      	pop	{r4, r5, r6, pc}
 8023b42:	1cc4      	adds	r4, r0, #3
 8023b44:	f024 0403 	bic.w	r4, r4, #3
 8023b48:	42a0      	cmp	r0, r4
 8023b4a:	d0f8      	beq.n	8023b3e <sbrk_aligned+0x22>
 8023b4c:	1a21      	subs	r1, r4, r0
 8023b4e:	4628      	mov	r0, r5
 8023b50:	f000 fc90 	bl	8024474 <_sbrk_r>
 8023b54:	3001      	adds	r0, #1
 8023b56:	d1f2      	bne.n	8023b3e <sbrk_aligned+0x22>
 8023b58:	e7ef      	b.n	8023b3a <sbrk_aligned+0x1e>
 8023b5a:	bf00      	nop
 8023b5c:	200012cc 	.word	0x200012cc

08023b60 <_malloc_r>:
 8023b60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8023b64:	1ccd      	adds	r5, r1, #3
 8023b66:	f025 0503 	bic.w	r5, r5, #3
 8023b6a:	3508      	adds	r5, #8
 8023b6c:	2d0c      	cmp	r5, #12
 8023b6e:	bf38      	it	cc
 8023b70:	250c      	movcc	r5, #12
 8023b72:	2d00      	cmp	r5, #0
 8023b74:	4606      	mov	r6, r0
 8023b76:	db01      	blt.n	8023b7c <_malloc_r+0x1c>
 8023b78:	42a9      	cmp	r1, r5
 8023b7a:	d904      	bls.n	8023b86 <_malloc_r+0x26>
 8023b7c:	230c      	movs	r3, #12
 8023b7e:	6033      	str	r3, [r6, #0]
 8023b80:	2000      	movs	r0, #0
 8023b82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8023b86:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8023c5c <_malloc_r+0xfc>
 8023b8a:	f000 f869 	bl	8023c60 <__malloc_lock>
 8023b8e:	f8d8 3000 	ldr.w	r3, [r8]
 8023b92:	461c      	mov	r4, r3
 8023b94:	bb44      	cbnz	r4, 8023be8 <_malloc_r+0x88>
 8023b96:	4629      	mov	r1, r5
 8023b98:	4630      	mov	r0, r6
 8023b9a:	f7ff ffbf 	bl	8023b1c <sbrk_aligned>
 8023b9e:	1c43      	adds	r3, r0, #1
 8023ba0:	4604      	mov	r4, r0
 8023ba2:	d158      	bne.n	8023c56 <_malloc_r+0xf6>
 8023ba4:	f8d8 4000 	ldr.w	r4, [r8]
 8023ba8:	4627      	mov	r7, r4
 8023baa:	2f00      	cmp	r7, #0
 8023bac:	d143      	bne.n	8023c36 <_malloc_r+0xd6>
 8023bae:	2c00      	cmp	r4, #0
 8023bb0:	d04b      	beq.n	8023c4a <_malloc_r+0xea>
 8023bb2:	6823      	ldr	r3, [r4, #0]
 8023bb4:	4639      	mov	r1, r7
 8023bb6:	4630      	mov	r0, r6
 8023bb8:	eb04 0903 	add.w	r9, r4, r3
 8023bbc:	f000 fc5a 	bl	8024474 <_sbrk_r>
 8023bc0:	4581      	cmp	r9, r0
 8023bc2:	d142      	bne.n	8023c4a <_malloc_r+0xea>
 8023bc4:	6821      	ldr	r1, [r4, #0]
 8023bc6:	1a6d      	subs	r5, r5, r1
 8023bc8:	4629      	mov	r1, r5
 8023bca:	4630      	mov	r0, r6
 8023bcc:	f7ff ffa6 	bl	8023b1c <sbrk_aligned>
 8023bd0:	3001      	adds	r0, #1
 8023bd2:	d03a      	beq.n	8023c4a <_malloc_r+0xea>
 8023bd4:	6823      	ldr	r3, [r4, #0]
 8023bd6:	442b      	add	r3, r5
 8023bd8:	6023      	str	r3, [r4, #0]
 8023bda:	f8d8 3000 	ldr.w	r3, [r8]
 8023bde:	685a      	ldr	r2, [r3, #4]
 8023be0:	bb62      	cbnz	r2, 8023c3c <_malloc_r+0xdc>
 8023be2:	f8c8 7000 	str.w	r7, [r8]
 8023be6:	e00f      	b.n	8023c08 <_malloc_r+0xa8>
 8023be8:	6822      	ldr	r2, [r4, #0]
 8023bea:	1b52      	subs	r2, r2, r5
 8023bec:	d420      	bmi.n	8023c30 <_malloc_r+0xd0>
 8023bee:	2a0b      	cmp	r2, #11
 8023bf0:	d917      	bls.n	8023c22 <_malloc_r+0xc2>
 8023bf2:	1961      	adds	r1, r4, r5
 8023bf4:	42a3      	cmp	r3, r4
 8023bf6:	6025      	str	r5, [r4, #0]
 8023bf8:	bf18      	it	ne
 8023bfa:	6059      	strne	r1, [r3, #4]
 8023bfc:	6863      	ldr	r3, [r4, #4]
 8023bfe:	bf08      	it	eq
 8023c00:	f8c8 1000 	streq.w	r1, [r8]
 8023c04:	5162      	str	r2, [r4, r5]
 8023c06:	604b      	str	r3, [r1, #4]
 8023c08:	4630      	mov	r0, r6
 8023c0a:	f000 f82f 	bl	8023c6c <__malloc_unlock>
 8023c0e:	f104 000b 	add.w	r0, r4, #11
 8023c12:	1d23      	adds	r3, r4, #4
 8023c14:	f020 0007 	bic.w	r0, r0, #7
 8023c18:	1ac2      	subs	r2, r0, r3
 8023c1a:	bf1c      	itt	ne
 8023c1c:	1a1b      	subne	r3, r3, r0
 8023c1e:	50a3      	strne	r3, [r4, r2]
 8023c20:	e7af      	b.n	8023b82 <_malloc_r+0x22>
 8023c22:	6862      	ldr	r2, [r4, #4]
 8023c24:	42a3      	cmp	r3, r4
 8023c26:	bf0c      	ite	eq
 8023c28:	f8c8 2000 	streq.w	r2, [r8]
 8023c2c:	605a      	strne	r2, [r3, #4]
 8023c2e:	e7eb      	b.n	8023c08 <_malloc_r+0xa8>
 8023c30:	4623      	mov	r3, r4
 8023c32:	6864      	ldr	r4, [r4, #4]
 8023c34:	e7ae      	b.n	8023b94 <_malloc_r+0x34>
 8023c36:	463c      	mov	r4, r7
 8023c38:	687f      	ldr	r7, [r7, #4]
 8023c3a:	e7b6      	b.n	8023baa <_malloc_r+0x4a>
 8023c3c:	461a      	mov	r2, r3
 8023c3e:	685b      	ldr	r3, [r3, #4]
 8023c40:	42a3      	cmp	r3, r4
 8023c42:	d1fb      	bne.n	8023c3c <_malloc_r+0xdc>
 8023c44:	2300      	movs	r3, #0
 8023c46:	6053      	str	r3, [r2, #4]
 8023c48:	e7de      	b.n	8023c08 <_malloc_r+0xa8>
 8023c4a:	230c      	movs	r3, #12
 8023c4c:	6033      	str	r3, [r6, #0]
 8023c4e:	4630      	mov	r0, r6
 8023c50:	f000 f80c 	bl	8023c6c <__malloc_unlock>
 8023c54:	e794      	b.n	8023b80 <_malloc_r+0x20>
 8023c56:	6005      	str	r5, [r0, #0]
 8023c58:	e7d6      	b.n	8023c08 <_malloc_r+0xa8>
 8023c5a:	bf00      	nop
 8023c5c:	200012d0 	.word	0x200012d0

08023c60 <__malloc_lock>:
 8023c60:	4801      	ldr	r0, [pc, #4]	@ (8023c68 <__malloc_lock+0x8>)
 8023c62:	f7ff bf06 	b.w	8023a72 <__retarget_lock_acquire_recursive>
 8023c66:	bf00      	nop
 8023c68:	200012c8 	.word	0x200012c8

08023c6c <__malloc_unlock>:
 8023c6c:	4801      	ldr	r0, [pc, #4]	@ (8023c74 <__malloc_unlock+0x8>)
 8023c6e:	f7ff bf01 	b.w	8023a74 <__retarget_lock_release_recursive>
 8023c72:	bf00      	nop
 8023c74:	200012c8 	.word	0x200012c8

08023c78 <__sfputc_r>:
 8023c78:	6893      	ldr	r3, [r2, #8]
 8023c7a:	3b01      	subs	r3, #1
 8023c7c:	2b00      	cmp	r3, #0
 8023c7e:	b410      	push	{r4}
 8023c80:	6093      	str	r3, [r2, #8]
 8023c82:	da08      	bge.n	8023c96 <__sfputc_r+0x1e>
 8023c84:	6994      	ldr	r4, [r2, #24]
 8023c86:	42a3      	cmp	r3, r4
 8023c88:	db01      	blt.n	8023c8e <__sfputc_r+0x16>
 8023c8a:	290a      	cmp	r1, #10
 8023c8c:	d103      	bne.n	8023c96 <__sfputc_r+0x1e>
 8023c8e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8023c92:	f7ff bdd0 	b.w	8023836 <__swbuf_r>
 8023c96:	6813      	ldr	r3, [r2, #0]
 8023c98:	1c58      	adds	r0, r3, #1
 8023c9a:	6010      	str	r0, [r2, #0]
 8023c9c:	7019      	strb	r1, [r3, #0]
 8023c9e:	4608      	mov	r0, r1
 8023ca0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8023ca4:	4770      	bx	lr

08023ca6 <__sfputs_r>:
 8023ca6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8023ca8:	4606      	mov	r6, r0
 8023caa:	460f      	mov	r7, r1
 8023cac:	4614      	mov	r4, r2
 8023cae:	18d5      	adds	r5, r2, r3
 8023cb0:	42ac      	cmp	r4, r5
 8023cb2:	d101      	bne.n	8023cb8 <__sfputs_r+0x12>
 8023cb4:	2000      	movs	r0, #0
 8023cb6:	e007      	b.n	8023cc8 <__sfputs_r+0x22>
 8023cb8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8023cbc:	463a      	mov	r2, r7
 8023cbe:	4630      	mov	r0, r6
 8023cc0:	f7ff ffda 	bl	8023c78 <__sfputc_r>
 8023cc4:	1c43      	adds	r3, r0, #1
 8023cc6:	d1f3      	bne.n	8023cb0 <__sfputs_r+0xa>
 8023cc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08023ccc <_vfiprintf_r>:
 8023ccc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8023cd0:	460d      	mov	r5, r1
 8023cd2:	b09d      	sub	sp, #116	@ 0x74
 8023cd4:	4614      	mov	r4, r2
 8023cd6:	4698      	mov	r8, r3
 8023cd8:	4606      	mov	r6, r0
 8023cda:	b118      	cbz	r0, 8023ce4 <_vfiprintf_r+0x18>
 8023cdc:	6a03      	ldr	r3, [r0, #32]
 8023cde:	b90b      	cbnz	r3, 8023ce4 <_vfiprintf_r+0x18>
 8023ce0:	f7ff fc0c 	bl	80234fc <__sinit>
 8023ce4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8023ce6:	07d9      	lsls	r1, r3, #31
 8023ce8:	d405      	bmi.n	8023cf6 <_vfiprintf_r+0x2a>
 8023cea:	89ab      	ldrh	r3, [r5, #12]
 8023cec:	059a      	lsls	r2, r3, #22
 8023cee:	d402      	bmi.n	8023cf6 <_vfiprintf_r+0x2a>
 8023cf0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8023cf2:	f7ff febe 	bl	8023a72 <__retarget_lock_acquire_recursive>
 8023cf6:	89ab      	ldrh	r3, [r5, #12]
 8023cf8:	071b      	lsls	r3, r3, #28
 8023cfa:	d501      	bpl.n	8023d00 <_vfiprintf_r+0x34>
 8023cfc:	692b      	ldr	r3, [r5, #16]
 8023cfe:	b99b      	cbnz	r3, 8023d28 <_vfiprintf_r+0x5c>
 8023d00:	4629      	mov	r1, r5
 8023d02:	4630      	mov	r0, r6
 8023d04:	f7ff fdd6 	bl	80238b4 <__swsetup_r>
 8023d08:	b170      	cbz	r0, 8023d28 <_vfiprintf_r+0x5c>
 8023d0a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8023d0c:	07dc      	lsls	r4, r3, #31
 8023d0e:	d504      	bpl.n	8023d1a <_vfiprintf_r+0x4e>
 8023d10:	f04f 30ff 	mov.w	r0, #4294967295
 8023d14:	b01d      	add	sp, #116	@ 0x74
 8023d16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8023d1a:	89ab      	ldrh	r3, [r5, #12]
 8023d1c:	0598      	lsls	r0, r3, #22
 8023d1e:	d4f7      	bmi.n	8023d10 <_vfiprintf_r+0x44>
 8023d20:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8023d22:	f7ff fea7 	bl	8023a74 <__retarget_lock_release_recursive>
 8023d26:	e7f3      	b.n	8023d10 <_vfiprintf_r+0x44>
 8023d28:	2300      	movs	r3, #0
 8023d2a:	9309      	str	r3, [sp, #36]	@ 0x24
 8023d2c:	2320      	movs	r3, #32
 8023d2e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8023d32:	f8cd 800c 	str.w	r8, [sp, #12]
 8023d36:	2330      	movs	r3, #48	@ 0x30
 8023d38:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8023ee8 <_vfiprintf_r+0x21c>
 8023d3c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8023d40:	f04f 0901 	mov.w	r9, #1
 8023d44:	4623      	mov	r3, r4
 8023d46:	469a      	mov	sl, r3
 8023d48:	f813 2b01 	ldrb.w	r2, [r3], #1
 8023d4c:	b10a      	cbz	r2, 8023d52 <_vfiprintf_r+0x86>
 8023d4e:	2a25      	cmp	r2, #37	@ 0x25
 8023d50:	d1f9      	bne.n	8023d46 <_vfiprintf_r+0x7a>
 8023d52:	ebba 0b04 	subs.w	fp, sl, r4
 8023d56:	d00b      	beq.n	8023d70 <_vfiprintf_r+0xa4>
 8023d58:	465b      	mov	r3, fp
 8023d5a:	4622      	mov	r2, r4
 8023d5c:	4629      	mov	r1, r5
 8023d5e:	4630      	mov	r0, r6
 8023d60:	f7ff ffa1 	bl	8023ca6 <__sfputs_r>
 8023d64:	3001      	adds	r0, #1
 8023d66:	f000 80a7 	beq.w	8023eb8 <_vfiprintf_r+0x1ec>
 8023d6a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8023d6c:	445a      	add	r2, fp
 8023d6e:	9209      	str	r2, [sp, #36]	@ 0x24
 8023d70:	f89a 3000 	ldrb.w	r3, [sl]
 8023d74:	2b00      	cmp	r3, #0
 8023d76:	f000 809f 	beq.w	8023eb8 <_vfiprintf_r+0x1ec>
 8023d7a:	2300      	movs	r3, #0
 8023d7c:	f04f 32ff 	mov.w	r2, #4294967295
 8023d80:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8023d84:	f10a 0a01 	add.w	sl, sl, #1
 8023d88:	9304      	str	r3, [sp, #16]
 8023d8a:	9307      	str	r3, [sp, #28]
 8023d8c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8023d90:	931a      	str	r3, [sp, #104]	@ 0x68
 8023d92:	4654      	mov	r4, sl
 8023d94:	2205      	movs	r2, #5
 8023d96:	f814 1b01 	ldrb.w	r1, [r4], #1
 8023d9a:	4853      	ldr	r0, [pc, #332]	@ (8023ee8 <_vfiprintf_r+0x21c>)
 8023d9c:	f7fc fd50 	bl	8020840 <memchr>
 8023da0:	9a04      	ldr	r2, [sp, #16]
 8023da2:	b9d8      	cbnz	r0, 8023ddc <_vfiprintf_r+0x110>
 8023da4:	06d1      	lsls	r1, r2, #27
 8023da6:	bf44      	itt	mi
 8023da8:	2320      	movmi	r3, #32
 8023daa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8023dae:	0713      	lsls	r3, r2, #28
 8023db0:	bf44      	itt	mi
 8023db2:	232b      	movmi	r3, #43	@ 0x2b
 8023db4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8023db8:	f89a 3000 	ldrb.w	r3, [sl]
 8023dbc:	2b2a      	cmp	r3, #42	@ 0x2a
 8023dbe:	d015      	beq.n	8023dec <_vfiprintf_r+0x120>
 8023dc0:	9a07      	ldr	r2, [sp, #28]
 8023dc2:	4654      	mov	r4, sl
 8023dc4:	2000      	movs	r0, #0
 8023dc6:	f04f 0c0a 	mov.w	ip, #10
 8023dca:	4621      	mov	r1, r4
 8023dcc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8023dd0:	3b30      	subs	r3, #48	@ 0x30
 8023dd2:	2b09      	cmp	r3, #9
 8023dd4:	d94b      	bls.n	8023e6e <_vfiprintf_r+0x1a2>
 8023dd6:	b1b0      	cbz	r0, 8023e06 <_vfiprintf_r+0x13a>
 8023dd8:	9207      	str	r2, [sp, #28]
 8023dda:	e014      	b.n	8023e06 <_vfiprintf_r+0x13a>
 8023ddc:	eba0 0308 	sub.w	r3, r0, r8
 8023de0:	fa09 f303 	lsl.w	r3, r9, r3
 8023de4:	4313      	orrs	r3, r2
 8023de6:	9304      	str	r3, [sp, #16]
 8023de8:	46a2      	mov	sl, r4
 8023dea:	e7d2      	b.n	8023d92 <_vfiprintf_r+0xc6>
 8023dec:	9b03      	ldr	r3, [sp, #12]
 8023dee:	1d19      	adds	r1, r3, #4
 8023df0:	681b      	ldr	r3, [r3, #0]
 8023df2:	9103      	str	r1, [sp, #12]
 8023df4:	2b00      	cmp	r3, #0
 8023df6:	bfbb      	ittet	lt
 8023df8:	425b      	neglt	r3, r3
 8023dfa:	f042 0202 	orrlt.w	r2, r2, #2
 8023dfe:	9307      	strge	r3, [sp, #28]
 8023e00:	9307      	strlt	r3, [sp, #28]
 8023e02:	bfb8      	it	lt
 8023e04:	9204      	strlt	r2, [sp, #16]
 8023e06:	7823      	ldrb	r3, [r4, #0]
 8023e08:	2b2e      	cmp	r3, #46	@ 0x2e
 8023e0a:	d10a      	bne.n	8023e22 <_vfiprintf_r+0x156>
 8023e0c:	7863      	ldrb	r3, [r4, #1]
 8023e0e:	2b2a      	cmp	r3, #42	@ 0x2a
 8023e10:	d132      	bne.n	8023e78 <_vfiprintf_r+0x1ac>
 8023e12:	9b03      	ldr	r3, [sp, #12]
 8023e14:	1d1a      	adds	r2, r3, #4
 8023e16:	681b      	ldr	r3, [r3, #0]
 8023e18:	9203      	str	r2, [sp, #12]
 8023e1a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8023e1e:	3402      	adds	r4, #2
 8023e20:	9305      	str	r3, [sp, #20]
 8023e22:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8023ef8 <_vfiprintf_r+0x22c>
 8023e26:	7821      	ldrb	r1, [r4, #0]
 8023e28:	2203      	movs	r2, #3
 8023e2a:	4650      	mov	r0, sl
 8023e2c:	f7fc fd08 	bl	8020840 <memchr>
 8023e30:	b138      	cbz	r0, 8023e42 <_vfiprintf_r+0x176>
 8023e32:	9b04      	ldr	r3, [sp, #16]
 8023e34:	eba0 000a 	sub.w	r0, r0, sl
 8023e38:	2240      	movs	r2, #64	@ 0x40
 8023e3a:	4082      	lsls	r2, r0
 8023e3c:	4313      	orrs	r3, r2
 8023e3e:	3401      	adds	r4, #1
 8023e40:	9304      	str	r3, [sp, #16]
 8023e42:	f814 1b01 	ldrb.w	r1, [r4], #1
 8023e46:	4829      	ldr	r0, [pc, #164]	@ (8023eec <_vfiprintf_r+0x220>)
 8023e48:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8023e4c:	2206      	movs	r2, #6
 8023e4e:	f7fc fcf7 	bl	8020840 <memchr>
 8023e52:	2800      	cmp	r0, #0
 8023e54:	d03f      	beq.n	8023ed6 <_vfiprintf_r+0x20a>
 8023e56:	4b26      	ldr	r3, [pc, #152]	@ (8023ef0 <_vfiprintf_r+0x224>)
 8023e58:	bb1b      	cbnz	r3, 8023ea2 <_vfiprintf_r+0x1d6>
 8023e5a:	9b03      	ldr	r3, [sp, #12]
 8023e5c:	3307      	adds	r3, #7
 8023e5e:	f023 0307 	bic.w	r3, r3, #7
 8023e62:	3308      	adds	r3, #8
 8023e64:	9303      	str	r3, [sp, #12]
 8023e66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8023e68:	443b      	add	r3, r7
 8023e6a:	9309      	str	r3, [sp, #36]	@ 0x24
 8023e6c:	e76a      	b.n	8023d44 <_vfiprintf_r+0x78>
 8023e6e:	fb0c 3202 	mla	r2, ip, r2, r3
 8023e72:	460c      	mov	r4, r1
 8023e74:	2001      	movs	r0, #1
 8023e76:	e7a8      	b.n	8023dca <_vfiprintf_r+0xfe>
 8023e78:	2300      	movs	r3, #0
 8023e7a:	3401      	adds	r4, #1
 8023e7c:	9305      	str	r3, [sp, #20]
 8023e7e:	4619      	mov	r1, r3
 8023e80:	f04f 0c0a 	mov.w	ip, #10
 8023e84:	4620      	mov	r0, r4
 8023e86:	f810 2b01 	ldrb.w	r2, [r0], #1
 8023e8a:	3a30      	subs	r2, #48	@ 0x30
 8023e8c:	2a09      	cmp	r2, #9
 8023e8e:	d903      	bls.n	8023e98 <_vfiprintf_r+0x1cc>
 8023e90:	2b00      	cmp	r3, #0
 8023e92:	d0c6      	beq.n	8023e22 <_vfiprintf_r+0x156>
 8023e94:	9105      	str	r1, [sp, #20]
 8023e96:	e7c4      	b.n	8023e22 <_vfiprintf_r+0x156>
 8023e98:	fb0c 2101 	mla	r1, ip, r1, r2
 8023e9c:	4604      	mov	r4, r0
 8023e9e:	2301      	movs	r3, #1
 8023ea0:	e7f0      	b.n	8023e84 <_vfiprintf_r+0x1b8>
 8023ea2:	ab03      	add	r3, sp, #12
 8023ea4:	9300      	str	r3, [sp, #0]
 8023ea6:	462a      	mov	r2, r5
 8023ea8:	4b12      	ldr	r3, [pc, #72]	@ (8023ef4 <_vfiprintf_r+0x228>)
 8023eaa:	a904      	add	r1, sp, #16
 8023eac:	4630      	mov	r0, r6
 8023eae:	f3af 8000 	nop.w
 8023eb2:	4607      	mov	r7, r0
 8023eb4:	1c78      	adds	r0, r7, #1
 8023eb6:	d1d6      	bne.n	8023e66 <_vfiprintf_r+0x19a>
 8023eb8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8023eba:	07d9      	lsls	r1, r3, #31
 8023ebc:	d405      	bmi.n	8023eca <_vfiprintf_r+0x1fe>
 8023ebe:	89ab      	ldrh	r3, [r5, #12]
 8023ec0:	059a      	lsls	r2, r3, #22
 8023ec2:	d402      	bmi.n	8023eca <_vfiprintf_r+0x1fe>
 8023ec4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8023ec6:	f7ff fdd5 	bl	8023a74 <__retarget_lock_release_recursive>
 8023eca:	89ab      	ldrh	r3, [r5, #12]
 8023ecc:	065b      	lsls	r3, r3, #25
 8023ece:	f53f af1f 	bmi.w	8023d10 <_vfiprintf_r+0x44>
 8023ed2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8023ed4:	e71e      	b.n	8023d14 <_vfiprintf_r+0x48>
 8023ed6:	ab03      	add	r3, sp, #12
 8023ed8:	9300      	str	r3, [sp, #0]
 8023eda:	462a      	mov	r2, r5
 8023edc:	4b05      	ldr	r3, [pc, #20]	@ (8023ef4 <_vfiprintf_r+0x228>)
 8023ede:	a904      	add	r1, sp, #16
 8023ee0:	4630      	mov	r0, r6
 8023ee2:	f000 f879 	bl	8023fd8 <_printf_i>
 8023ee6:	e7e4      	b.n	8023eb2 <_vfiprintf_r+0x1e6>
 8023ee8:	08025286 	.word	0x08025286
 8023eec:	08025290 	.word	0x08025290
 8023ef0:	00000000 	.word	0x00000000
 8023ef4:	08023ca7 	.word	0x08023ca7
 8023ef8:	0802528c 	.word	0x0802528c

08023efc <_printf_common>:
 8023efc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8023f00:	4616      	mov	r6, r2
 8023f02:	4698      	mov	r8, r3
 8023f04:	688a      	ldr	r2, [r1, #8]
 8023f06:	690b      	ldr	r3, [r1, #16]
 8023f08:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8023f0c:	4293      	cmp	r3, r2
 8023f0e:	bfb8      	it	lt
 8023f10:	4613      	movlt	r3, r2
 8023f12:	6033      	str	r3, [r6, #0]
 8023f14:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8023f18:	4607      	mov	r7, r0
 8023f1a:	460c      	mov	r4, r1
 8023f1c:	b10a      	cbz	r2, 8023f22 <_printf_common+0x26>
 8023f1e:	3301      	adds	r3, #1
 8023f20:	6033      	str	r3, [r6, #0]
 8023f22:	6823      	ldr	r3, [r4, #0]
 8023f24:	0699      	lsls	r1, r3, #26
 8023f26:	bf42      	ittt	mi
 8023f28:	6833      	ldrmi	r3, [r6, #0]
 8023f2a:	3302      	addmi	r3, #2
 8023f2c:	6033      	strmi	r3, [r6, #0]
 8023f2e:	6825      	ldr	r5, [r4, #0]
 8023f30:	f015 0506 	ands.w	r5, r5, #6
 8023f34:	d106      	bne.n	8023f44 <_printf_common+0x48>
 8023f36:	f104 0a19 	add.w	sl, r4, #25
 8023f3a:	68e3      	ldr	r3, [r4, #12]
 8023f3c:	6832      	ldr	r2, [r6, #0]
 8023f3e:	1a9b      	subs	r3, r3, r2
 8023f40:	42ab      	cmp	r3, r5
 8023f42:	dc26      	bgt.n	8023f92 <_printf_common+0x96>
 8023f44:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8023f48:	6822      	ldr	r2, [r4, #0]
 8023f4a:	3b00      	subs	r3, #0
 8023f4c:	bf18      	it	ne
 8023f4e:	2301      	movne	r3, #1
 8023f50:	0692      	lsls	r2, r2, #26
 8023f52:	d42b      	bmi.n	8023fac <_printf_common+0xb0>
 8023f54:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8023f58:	4641      	mov	r1, r8
 8023f5a:	4638      	mov	r0, r7
 8023f5c:	47c8      	blx	r9
 8023f5e:	3001      	adds	r0, #1
 8023f60:	d01e      	beq.n	8023fa0 <_printf_common+0xa4>
 8023f62:	6823      	ldr	r3, [r4, #0]
 8023f64:	6922      	ldr	r2, [r4, #16]
 8023f66:	f003 0306 	and.w	r3, r3, #6
 8023f6a:	2b04      	cmp	r3, #4
 8023f6c:	bf02      	ittt	eq
 8023f6e:	68e5      	ldreq	r5, [r4, #12]
 8023f70:	6833      	ldreq	r3, [r6, #0]
 8023f72:	1aed      	subeq	r5, r5, r3
 8023f74:	68a3      	ldr	r3, [r4, #8]
 8023f76:	bf0c      	ite	eq
 8023f78:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8023f7c:	2500      	movne	r5, #0
 8023f7e:	4293      	cmp	r3, r2
 8023f80:	bfc4      	itt	gt
 8023f82:	1a9b      	subgt	r3, r3, r2
 8023f84:	18ed      	addgt	r5, r5, r3
 8023f86:	2600      	movs	r6, #0
 8023f88:	341a      	adds	r4, #26
 8023f8a:	42b5      	cmp	r5, r6
 8023f8c:	d11a      	bne.n	8023fc4 <_printf_common+0xc8>
 8023f8e:	2000      	movs	r0, #0
 8023f90:	e008      	b.n	8023fa4 <_printf_common+0xa8>
 8023f92:	2301      	movs	r3, #1
 8023f94:	4652      	mov	r2, sl
 8023f96:	4641      	mov	r1, r8
 8023f98:	4638      	mov	r0, r7
 8023f9a:	47c8      	blx	r9
 8023f9c:	3001      	adds	r0, #1
 8023f9e:	d103      	bne.n	8023fa8 <_printf_common+0xac>
 8023fa0:	f04f 30ff 	mov.w	r0, #4294967295
 8023fa4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8023fa8:	3501      	adds	r5, #1
 8023faa:	e7c6      	b.n	8023f3a <_printf_common+0x3e>
 8023fac:	18e1      	adds	r1, r4, r3
 8023fae:	1c5a      	adds	r2, r3, #1
 8023fb0:	2030      	movs	r0, #48	@ 0x30
 8023fb2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8023fb6:	4422      	add	r2, r4
 8023fb8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8023fbc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8023fc0:	3302      	adds	r3, #2
 8023fc2:	e7c7      	b.n	8023f54 <_printf_common+0x58>
 8023fc4:	2301      	movs	r3, #1
 8023fc6:	4622      	mov	r2, r4
 8023fc8:	4641      	mov	r1, r8
 8023fca:	4638      	mov	r0, r7
 8023fcc:	47c8      	blx	r9
 8023fce:	3001      	adds	r0, #1
 8023fd0:	d0e6      	beq.n	8023fa0 <_printf_common+0xa4>
 8023fd2:	3601      	adds	r6, #1
 8023fd4:	e7d9      	b.n	8023f8a <_printf_common+0x8e>
	...

08023fd8 <_printf_i>:
 8023fd8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8023fdc:	7e0f      	ldrb	r7, [r1, #24]
 8023fde:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8023fe0:	2f78      	cmp	r7, #120	@ 0x78
 8023fe2:	4691      	mov	r9, r2
 8023fe4:	4680      	mov	r8, r0
 8023fe6:	460c      	mov	r4, r1
 8023fe8:	469a      	mov	sl, r3
 8023fea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8023fee:	d807      	bhi.n	8024000 <_printf_i+0x28>
 8023ff0:	2f62      	cmp	r7, #98	@ 0x62
 8023ff2:	d80a      	bhi.n	802400a <_printf_i+0x32>
 8023ff4:	2f00      	cmp	r7, #0
 8023ff6:	f000 80d1 	beq.w	802419c <_printf_i+0x1c4>
 8023ffa:	2f58      	cmp	r7, #88	@ 0x58
 8023ffc:	f000 80b8 	beq.w	8024170 <_printf_i+0x198>
 8024000:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8024004:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8024008:	e03a      	b.n	8024080 <_printf_i+0xa8>
 802400a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 802400e:	2b15      	cmp	r3, #21
 8024010:	d8f6      	bhi.n	8024000 <_printf_i+0x28>
 8024012:	a101      	add	r1, pc, #4	@ (adr r1, 8024018 <_printf_i+0x40>)
 8024014:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8024018:	08024071 	.word	0x08024071
 802401c:	08024085 	.word	0x08024085
 8024020:	08024001 	.word	0x08024001
 8024024:	08024001 	.word	0x08024001
 8024028:	08024001 	.word	0x08024001
 802402c:	08024001 	.word	0x08024001
 8024030:	08024085 	.word	0x08024085
 8024034:	08024001 	.word	0x08024001
 8024038:	08024001 	.word	0x08024001
 802403c:	08024001 	.word	0x08024001
 8024040:	08024001 	.word	0x08024001
 8024044:	08024183 	.word	0x08024183
 8024048:	080240af 	.word	0x080240af
 802404c:	0802413d 	.word	0x0802413d
 8024050:	08024001 	.word	0x08024001
 8024054:	08024001 	.word	0x08024001
 8024058:	080241a5 	.word	0x080241a5
 802405c:	08024001 	.word	0x08024001
 8024060:	080240af 	.word	0x080240af
 8024064:	08024001 	.word	0x08024001
 8024068:	08024001 	.word	0x08024001
 802406c:	08024145 	.word	0x08024145
 8024070:	6833      	ldr	r3, [r6, #0]
 8024072:	1d1a      	adds	r2, r3, #4
 8024074:	681b      	ldr	r3, [r3, #0]
 8024076:	6032      	str	r2, [r6, #0]
 8024078:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 802407c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8024080:	2301      	movs	r3, #1
 8024082:	e09c      	b.n	80241be <_printf_i+0x1e6>
 8024084:	6833      	ldr	r3, [r6, #0]
 8024086:	6820      	ldr	r0, [r4, #0]
 8024088:	1d19      	adds	r1, r3, #4
 802408a:	6031      	str	r1, [r6, #0]
 802408c:	0606      	lsls	r6, r0, #24
 802408e:	d501      	bpl.n	8024094 <_printf_i+0xbc>
 8024090:	681d      	ldr	r5, [r3, #0]
 8024092:	e003      	b.n	802409c <_printf_i+0xc4>
 8024094:	0645      	lsls	r5, r0, #25
 8024096:	d5fb      	bpl.n	8024090 <_printf_i+0xb8>
 8024098:	f9b3 5000 	ldrsh.w	r5, [r3]
 802409c:	2d00      	cmp	r5, #0
 802409e:	da03      	bge.n	80240a8 <_printf_i+0xd0>
 80240a0:	232d      	movs	r3, #45	@ 0x2d
 80240a2:	426d      	negs	r5, r5
 80240a4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80240a8:	4858      	ldr	r0, [pc, #352]	@ (802420c <_printf_i+0x234>)
 80240aa:	230a      	movs	r3, #10
 80240ac:	e011      	b.n	80240d2 <_printf_i+0xfa>
 80240ae:	6821      	ldr	r1, [r4, #0]
 80240b0:	6833      	ldr	r3, [r6, #0]
 80240b2:	0608      	lsls	r0, r1, #24
 80240b4:	f853 5b04 	ldr.w	r5, [r3], #4
 80240b8:	d402      	bmi.n	80240c0 <_printf_i+0xe8>
 80240ba:	0649      	lsls	r1, r1, #25
 80240bc:	bf48      	it	mi
 80240be:	b2ad      	uxthmi	r5, r5
 80240c0:	2f6f      	cmp	r7, #111	@ 0x6f
 80240c2:	4852      	ldr	r0, [pc, #328]	@ (802420c <_printf_i+0x234>)
 80240c4:	6033      	str	r3, [r6, #0]
 80240c6:	bf14      	ite	ne
 80240c8:	230a      	movne	r3, #10
 80240ca:	2308      	moveq	r3, #8
 80240cc:	2100      	movs	r1, #0
 80240ce:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80240d2:	6866      	ldr	r6, [r4, #4]
 80240d4:	60a6      	str	r6, [r4, #8]
 80240d6:	2e00      	cmp	r6, #0
 80240d8:	db05      	blt.n	80240e6 <_printf_i+0x10e>
 80240da:	6821      	ldr	r1, [r4, #0]
 80240dc:	432e      	orrs	r6, r5
 80240de:	f021 0104 	bic.w	r1, r1, #4
 80240e2:	6021      	str	r1, [r4, #0]
 80240e4:	d04b      	beq.n	802417e <_printf_i+0x1a6>
 80240e6:	4616      	mov	r6, r2
 80240e8:	fbb5 f1f3 	udiv	r1, r5, r3
 80240ec:	fb03 5711 	mls	r7, r3, r1, r5
 80240f0:	5dc7      	ldrb	r7, [r0, r7]
 80240f2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80240f6:	462f      	mov	r7, r5
 80240f8:	42bb      	cmp	r3, r7
 80240fa:	460d      	mov	r5, r1
 80240fc:	d9f4      	bls.n	80240e8 <_printf_i+0x110>
 80240fe:	2b08      	cmp	r3, #8
 8024100:	d10b      	bne.n	802411a <_printf_i+0x142>
 8024102:	6823      	ldr	r3, [r4, #0]
 8024104:	07df      	lsls	r7, r3, #31
 8024106:	d508      	bpl.n	802411a <_printf_i+0x142>
 8024108:	6923      	ldr	r3, [r4, #16]
 802410a:	6861      	ldr	r1, [r4, #4]
 802410c:	4299      	cmp	r1, r3
 802410e:	bfde      	ittt	le
 8024110:	2330      	movle	r3, #48	@ 0x30
 8024112:	f806 3c01 	strble.w	r3, [r6, #-1]
 8024116:	f106 36ff 	addle.w	r6, r6, #4294967295
 802411a:	1b92      	subs	r2, r2, r6
 802411c:	6122      	str	r2, [r4, #16]
 802411e:	f8cd a000 	str.w	sl, [sp]
 8024122:	464b      	mov	r3, r9
 8024124:	aa03      	add	r2, sp, #12
 8024126:	4621      	mov	r1, r4
 8024128:	4640      	mov	r0, r8
 802412a:	f7ff fee7 	bl	8023efc <_printf_common>
 802412e:	3001      	adds	r0, #1
 8024130:	d14a      	bne.n	80241c8 <_printf_i+0x1f0>
 8024132:	f04f 30ff 	mov.w	r0, #4294967295
 8024136:	b004      	add	sp, #16
 8024138:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802413c:	6823      	ldr	r3, [r4, #0]
 802413e:	f043 0320 	orr.w	r3, r3, #32
 8024142:	6023      	str	r3, [r4, #0]
 8024144:	4832      	ldr	r0, [pc, #200]	@ (8024210 <_printf_i+0x238>)
 8024146:	2778      	movs	r7, #120	@ 0x78
 8024148:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 802414c:	6823      	ldr	r3, [r4, #0]
 802414e:	6831      	ldr	r1, [r6, #0]
 8024150:	061f      	lsls	r7, r3, #24
 8024152:	f851 5b04 	ldr.w	r5, [r1], #4
 8024156:	d402      	bmi.n	802415e <_printf_i+0x186>
 8024158:	065f      	lsls	r7, r3, #25
 802415a:	bf48      	it	mi
 802415c:	b2ad      	uxthmi	r5, r5
 802415e:	6031      	str	r1, [r6, #0]
 8024160:	07d9      	lsls	r1, r3, #31
 8024162:	bf44      	itt	mi
 8024164:	f043 0320 	orrmi.w	r3, r3, #32
 8024168:	6023      	strmi	r3, [r4, #0]
 802416a:	b11d      	cbz	r5, 8024174 <_printf_i+0x19c>
 802416c:	2310      	movs	r3, #16
 802416e:	e7ad      	b.n	80240cc <_printf_i+0xf4>
 8024170:	4826      	ldr	r0, [pc, #152]	@ (802420c <_printf_i+0x234>)
 8024172:	e7e9      	b.n	8024148 <_printf_i+0x170>
 8024174:	6823      	ldr	r3, [r4, #0]
 8024176:	f023 0320 	bic.w	r3, r3, #32
 802417a:	6023      	str	r3, [r4, #0]
 802417c:	e7f6      	b.n	802416c <_printf_i+0x194>
 802417e:	4616      	mov	r6, r2
 8024180:	e7bd      	b.n	80240fe <_printf_i+0x126>
 8024182:	6833      	ldr	r3, [r6, #0]
 8024184:	6825      	ldr	r5, [r4, #0]
 8024186:	6961      	ldr	r1, [r4, #20]
 8024188:	1d18      	adds	r0, r3, #4
 802418a:	6030      	str	r0, [r6, #0]
 802418c:	062e      	lsls	r6, r5, #24
 802418e:	681b      	ldr	r3, [r3, #0]
 8024190:	d501      	bpl.n	8024196 <_printf_i+0x1be>
 8024192:	6019      	str	r1, [r3, #0]
 8024194:	e002      	b.n	802419c <_printf_i+0x1c4>
 8024196:	0668      	lsls	r0, r5, #25
 8024198:	d5fb      	bpl.n	8024192 <_printf_i+0x1ba>
 802419a:	8019      	strh	r1, [r3, #0]
 802419c:	2300      	movs	r3, #0
 802419e:	6123      	str	r3, [r4, #16]
 80241a0:	4616      	mov	r6, r2
 80241a2:	e7bc      	b.n	802411e <_printf_i+0x146>
 80241a4:	6833      	ldr	r3, [r6, #0]
 80241a6:	1d1a      	adds	r2, r3, #4
 80241a8:	6032      	str	r2, [r6, #0]
 80241aa:	681e      	ldr	r6, [r3, #0]
 80241ac:	6862      	ldr	r2, [r4, #4]
 80241ae:	2100      	movs	r1, #0
 80241b0:	4630      	mov	r0, r6
 80241b2:	f7fc fb45 	bl	8020840 <memchr>
 80241b6:	b108      	cbz	r0, 80241bc <_printf_i+0x1e4>
 80241b8:	1b80      	subs	r0, r0, r6
 80241ba:	6060      	str	r0, [r4, #4]
 80241bc:	6863      	ldr	r3, [r4, #4]
 80241be:	6123      	str	r3, [r4, #16]
 80241c0:	2300      	movs	r3, #0
 80241c2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80241c6:	e7aa      	b.n	802411e <_printf_i+0x146>
 80241c8:	6923      	ldr	r3, [r4, #16]
 80241ca:	4632      	mov	r2, r6
 80241cc:	4649      	mov	r1, r9
 80241ce:	4640      	mov	r0, r8
 80241d0:	47d0      	blx	sl
 80241d2:	3001      	adds	r0, #1
 80241d4:	d0ad      	beq.n	8024132 <_printf_i+0x15a>
 80241d6:	6823      	ldr	r3, [r4, #0]
 80241d8:	079b      	lsls	r3, r3, #30
 80241da:	d413      	bmi.n	8024204 <_printf_i+0x22c>
 80241dc:	68e0      	ldr	r0, [r4, #12]
 80241de:	9b03      	ldr	r3, [sp, #12]
 80241e0:	4298      	cmp	r0, r3
 80241e2:	bfb8      	it	lt
 80241e4:	4618      	movlt	r0, r3
 80241e6:	e7a6      	b.n	8024136 <_printf_i+0x15e>
 80241e8:	2301      	movs	r3, #1
 80241ea:	4632      	mov	r2, r6
 80241ec:	4649      	mov	r1, r9
 80241ee:	4640      	mov	r0, r8
 80241f0:	47d0      	blx	sl
 80241f2:	3001      	adds	r0, #1
 80241f4:	d09d      	beq.n	8024132 <_printf_i+0x15a>
 80241f6:	3501      	adds	r5, #1
 80241f8:	68e3      	ldr	r3, [r4, #12]
 80241fa:	9903      	ldr	r1, [sp, #12]
 80241fc:	1a5b      	subs	r3, r3, r1
 80241fe:	42ab      	cmp	r3, r5
 8024200:	dcf2      	bgt.n	80241e8 <_printf_i+0x210>
 8024202:	e7eb      	b.n	80241dc <_printf_i+0x204>
 8024204:	2500      	movs	r5, #0
 8024206:	f104 0619 	add.w	r6, r4, #25
 802420a:	e7f5      	b.n	80241f8 <_printf_i+0x220>
 802420c:	08025297 	.word	0x08025297
 8024210:	080252a8 	.word	0x080252a8

08024214 <__sflush_r>:
 8024214:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8024218:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802421c:	0716      	lsls	r6, r2, #28
 802421e:	4605      	mov	r5, r0
 8024220:	460c      	mov	r4, r1
 8024222:	d454      	bmi.n	80242ce <__sflush_r+0xba>
 8024224:	684b      	ldr	r3, [r1, #4]
 8024226:	2b00      	cmp	r3, #0
 8024228:	dc02      	bgt.n	8024230 <__sflush_r+0x1c>
 802422a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 802422c:	2b00      	cmp	r3, #0
 802422e:	dd48      	ble.n	80242c2 <__sflush_r+0xae>
 8024230:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8024232:	2e00      	cmp	r6, #0
 8024234:	d045      	beq.n	80242c2 <__sflush_r+0xae>
 8024236:	2300      	movs	r3, #0
 8024238:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 802423c:	682f      	ldr	r7, [r5, #0]
 802423e:	6a21      	ldr	r1, [r4, #32]
 8024240:	602b      	str	r3, [r5, #0]
 8024242:	d030      	beq.n	80242a6 <__sflush_r+0x92>
 8024244:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8024246:	89a3      	ldrh	r3, [r4, #12]
 8024248:	0759      	lsls	r1, r3, #29
 802424a:	d505      	bpl.n	8024258 <__sflush_r+0x44>
 802424c:	6863      	ldr	r3, [r4, #4]
 802424e:	1ad2      	subs	r2, r2, r3
 8024250:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8024252:	b10b      	cbz	r3, 8024258 <__sflush_r+0x44>
 8024254:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8024256:	1ad2      	subs	r2, r2, r3
 8024258:	2300      	movs	r3, #0
 802425a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 802425c:	6a21      	ldr	r1, [r4, #32]
 802425e:	4628      	mov	r0, r5
 8024260:	47b0      	blx	r6
 8024262:	1c43      	adds	r3, r0, #1
 8024264:	89a3      	ldrh	r3, [r4, #12]
 8024266:	d106      	bne.n	8024276 <__sflush_r+0x62>
 8024268:	6829      	ldr	r1, [r5, #0]
 802426a:	291d      	cmp	r1, #29
 802426c:	d82b      	bhi.n	80242c6 <__sflush_r+0xb2>
 802426e:	4a2a      	ldr	r2, [pc, #168]	@ (8024318 <__sflush_r+0x104>)
 8024270:	40ca      	lsrs	r2, r1
 8024272:	07d6      	lsls	r6, r2, #31
 8024274:	d527      	bpl.n	80242c6 <__sflush_r+0xb2>
 8024276:	2200      	movs	r2, #0
 8024278:	6062      	str	r2, [r4, #4]
 802427a:	04d9      	lsls	r1, r3, #19
 802427c:	6922      	ldr	r2, [r4, #16]
 802427e:	6022      	str	r2, [r4, #0]
 8024280:	d504      	bpl.n	802428c <__sflush_r+0x78>
 8024282:	1c42      	adds	r2, r0, #1
 8024284:	d101      	bne.n	802428a <__sflush_r+0x76>
 8024286:	682b      	ldr	r3, [r5, #0]
 8024288:	b903      	cbnz	r3, 802428c <__sflush_r+0x78>
 802428a:	6560      	str	r0, [r4, #84]	@ 0x54
 802428c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 802428e:	602f      	str	r7, [r5, #0]
 8024290:	b1b9      	cbz	r1, 80242c2 <__sflush_r+0xae>
 8024292:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8024296:	4299      	cmp	r1, r3
 8024298:	d002      	beq.n	80242a0 <__sflush_r+0x8c>
 802429a:	4628      	mov	r0, r5
 802429c:	f7ff fbec 	bl	8023a78 <_free_r>
 80242a0:	2300      	movs	r3, #0
 80242a2:	6363      	str	r3, [r4, #52]	@ 0x34
 80242a4:	e00d      	b.n	80242c2 <__sflush_r+0xae>
 80242a6:	2301      	movs	r3, #1
 80242a8:	4628      	mov	r0, r5
 80242aa:	47b0      	blx	r6
 80242ac:	4602      	mov	r2, r0
 80242ae:	1c50      	adds	r0, r2, #1
 80242b0:	d1c9      	bne.n	8024246 <__sflush_r+0x32>
 80242b2:	682b      	ldr	r3, [r5, #0]
 80242b4:	2b00      	cmp	r3, #0
 80242b6:	d0c6      	beq.n	8024246 <__sflush_r+0x32>
 80242b8:	2b1d      	cmp	r3, #29
 80242ba:	d001      	beq.n	80242c0 <__sflush_r+0xac>
 80242bc:	2b16      	cmp	r3, #22
 80242be:	d11e      	bne.n	80242fe <__sflush_r+0xea>
 80242c0:	602f      	str	r7, [r5, #0]
 80242c2:	2000      	movs	r0, #0
 80242c4:	e022      	b.n	802430c <__sflush_r+0xf8>
 80242c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80242ca:	b21b      	sxth	r3, r3
 80242cc:	e01b      	b.n	8024306 <__sflush_r+0xf2>
 80242ce:	690f      	ldr	r7, [r1, #16]
 80242d0:	2f00      	cmp	r7, #0
 80242d2:	d0f6      	beq.n	80242c2 <__sflush_r+0xae>
 80242d4:	0793      	lsls	r3, r2, #30
 80242d6:	680e      	ldr	r6, [r1, #0]
 80242d8:	bf08      	it	eq
 80242da:	694b      	ldreq	r3, [r1, #20]
 80242dc:	600f      	str	r7, [r1, #0]
 80242de:	bf18      	it	ne
 80242e0:	2300      	movne	r3, #0
 80242e2:	eba6 0807 	sub.w	r8, r6, r7
 80242e6:	608b      	str	r3, [r1, #8]
 80242e8:	f1b8 0f00 	cmp.w	r8, #0
 80242ec:	dde9      	ble.n	80242c2 <__sflush_r+0xae>
 80242ee:	6a21      	ldr	r1, [r4, #32]
 80242f0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80242f2:	4643      	mov	r3, r8
 80242f4:	463a      	mov	r2, r7
 80242f6:	4628      	mov	r0, r5
 80242f8:	47b0      	blx	r6
 80242fa:	2800      	cmp	r0, #0
 80242fc:	dc08      	bgt.n	8024310 <__sflush_r+0xfc>
 80242fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8024302:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8024306:	81a3      	strh	r3, [r4, #12]
 8024308:	f04f 30ff 	mov.w	r0, #4294967295
 802430c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8024310:	4407      	add	r7, r0
 8024312:	eba8 0800 	sub.w	r8, r8, r0
 8024316:	e7e7      	b.n	80242e8 <__sflush_r+0xd4>
 8024318:	20400001 	.word	0x20400001

0802431c <_fflush_r>:
 802431c:	b538      	push	{r3, r4, r5, lr}
 802431e:	690b      	ldr	r3, [r1, #16]
 8024320:	4605      	mov	r5, r0
 8024322:	460c      	mov	r4, r1
 8024324:	b913      	cbnz	r3, 802432c <_fflush_r+0x10>
 8024326:	2500      	movs	r5, #0
 8024328:	4628      	mov	r0, r5
 802432a:	bd38      	pop	{r3, r4, r5, pc}
 802432c:	b118      	cbz	r0, 8024336 <_fflush_r+0x1a>
 802432e:	6a03      	ldr	r3, [r0, #32]
 8024330:	b90b      	cbnz	r3, 8024336 <_fflush_r+0x1a>
 8024332:	f7ff f8e3 	bl	80234fc <__sinit>
 8024336:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802433a:	2b00      	cmp	r3, #0
 802433c:	d0f3      	beq.n	8024326 <_fflush_r+0xa>
 802433e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8024340:	07d0      	lsls	r0, r2, #31
 8024342:	d404      	bmi.n	802434e <_fflush_r+0x32>
 8024344:	0599      	lsls	r1, r3, #22
 8024346:	d402      	bmi.n	802434e <_fflush_r+0x32>
 8024348:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 802434a:	f7ff fb92 	bl	8023a72 <__retarget_lock_acquire_recursive>
 802434e:	4628      	mov	r0, r5
 8024350:	4621      	mov	r1, r4
 8024352:	f7ff ff5f 	bl	8024214 <__sflush_r>
 8024356:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8024358:	07da      	lsls	r2, r3, #31
 802435a:	4605      	mov	r5, r0
 802435c:	d4e4      	bmi.n	8024328 <_fflush_r+0xc>
 802435e:	89a3      	ldrh	r3, [r4, #12]
 8024360:	059b      	lsls	r3, r3, #22
 8024362:	d4e1      	bmi.n	8024328 <_fflush_r+0xc>
 8024364:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8024366:	f7ff fb85 	bl	8023a74 <__retarget_lock_release_recursive>
 802436a:	e7dd      	b.n	8024328 <_fflush_r+0xc>

0802436c <__swhatbuf_r>:
 802436c:	b570      	push	{r4, r5, r6, lr}
 802436e:	460c      	mov	r4, r1
 8024370:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8024374:	2900      	cmp	r1, #0
 8024376:	b096      	sub	sp, #88	@ 0x58
 8024378:	4615      	mov	r5, r2
 802437a:	461e      	mov	r6, r3
 802437c:	da0d      	bge.n	802439a <__swhatbuf_r+0x2e>
 802437e:	89a3      	ldrh	r3, [r4, #12]
 8024380:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8024384:	f04f 0100 	mov.w	r1, #0
 8024388:	bf14      	ite	ne
 802438a:	2340      	movne	r3, #64	@ 0x40
 802438c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8024390:	2000      	movs	r0, #0
 8024392:	6031      	str	r1, [r6, #0]
 8024394:	602b      	str	r3, [r5, #0]
 8024396:	b016      	add	sp, #88	@ 0x58
 8024398:	bd70      	pop	{r4, r5, r6, pc}
 802439a:	466a      	mov	r2, sp
 802439c:	f000 f848 	bl	8024430 <_fstat_r>
 80243a0:	2800      	cmp	r0, #0
 80243a2:	dbec      	blt.n	802437e <__swhatbuf_r+0x12>
 80243a4:	9901      	ldr	r1, [sp, #4]
 80243a6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80243aa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80243ae:	4259      	negs	r1, r3
 80243b0:	4159      	adcs	r1, r3
 80243b2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80243b6:	e7eb      	b.n	8024390 <__swhatbuf_r+0x24>

080243b8 <__smakebuf_r>:
 80243b8:	898b      	ldrh	r3, [r1, #12]
 80243ba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80243bc:	079d      	lsls	r5, r3, #30
 80243be:	4606      	mov	r6, r0
 80243c0:	460c      	mov	r4, r1
 80243c2:	d507      	bpl.n	80243d4 <__smakebuf_r+0x1c>
 80243c4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80243c8:	6023      	str	r3, [r4, #0]
 80243ca:	6123      	str	r3, [r4, #16]
 80243cc:	2301      	movs	r3, #1
 80243ce:	6163      	str	r3, [r4, #20]
 80243d0:	b003      	add	sp, #12
 80243d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80243d4:	ab01      	add	r3, sp, #4
 80243d6:	466a      	mov	r2, sp
 80243d8:	f7ff ffc8 	bl	802436c <__swhatbuf_r>
 80243dc:	9f00      	ldr	r7, [sp, #0]
 80243de:	4605      	mov	r5, r0
 80243e0:	4639      	mov	r1, r7
 80243e2:	4630      	mov	r0, r6
 80243e4:	f7ff fbbc 	bl	8023b60 <_malloc_r>
 80243e8:	b948      	cbnz	r0, 80243fe <__smakebuf_r+0x46>
 80243ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80243ee:	059a      	lsls	r2, r3, #22
 80243f0:	d4ee      	bmi.n	80243d0 <__smakebuf_r+0x18>
 80243f2:	f023 0303 	bic.w	r3, r3, #3
 80243f6:	f043 0302 	orr.w	r3, r3, #2
 80243fa:	81a3      	strh	r3, [r4, #12]
 80243fc:	e7e2      	b.n	80243c4 <__smakebuf_r+0xc>
 80243fe:	89a3      	ldrh	r3, [r4, #12]
 8024400:	6020      	str	r0, [r4, #0]
 8024402:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8024406:	81a3      	strh	r3, [r4, #12]
 8024408:	9b01      	ldr	r3, [sp, #4]
 802440a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 802440e:	b15b      	cbz	r3, 8024428 <__smakebuf_r+0x70>
 8024410:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8024414:	4630      	mov	r0, r6
 8024416:	f000 f81d 	bl	8024454 <_isatty_r>
 802441a:	b128      	cbz	r0, 8024428 <__smakebuf_r+0x70>
 802441c:	89a3      	ldrh	r3, [r4, #12]
 802441e:	f023 0303 	bic.w	r3, r3, #3
 8024422:	f043 0301 	orr.w	r3, r3, #1
 8024426:	81a3      	strh	r3, [r4, #12]
 8024428:	89a3      	ldrh	r3, [r4, #12]
 802442a:	431d      	orrs	r5, r3
 802442c:	81a5      	strh	r5, [r4, #12]
 802442e:	e7cf      	b.n	80243d0 <__smakebuf_r+0x18>

08024430 <_fstat_r>:
 8024430:	b538      	push	{r3, r4, r5, lr}
 8024432:	4d07      	ldr	r5, [pc, #28]	@ (8024450 <_fstat_r+0x20>)
 8024434:	2300      	movs	r3, #0
 8024436:	4604      	mov	r4, r0
 8024438:	4608      	mov	r0, r1
 802443a:	4611      	mov	r1, r2
 802443c:	602b      	str	r3, [r5, #0]
 802443e:	f7fc ff4c 	bl	80212da <_fstat>
 8024442:	1c43      	adds	r3, r0, #1
 8024444:	d102      	bne.n	802444c <_fstat_r+0x1c>
 8024446:	682b      	ldr	r3, [r5, #0]
 8024448:	b103      	cbz	r3, 802444c <_fstat_r+0x1c>
 802444a:	6023      	str	r3, [r4, #0]
 802444c:	bd38      	pop	{r3, r4, r5, pc}
 802444e:	bf00      	nop
 8024450:	200012c4 	.word	0x200012c4

08024454 <_isatty_r>:
 8024454:	b538      	push	{r3, r4, r5, lr}
 8024456:	4d06      	ldr	r5, [pc, #24]	@ (8024470 <_isatty_r+0x1c>)
 8024458:	2300      	movs	r3, #0
 802445a:	4604      	mov	r4, r0
 802445c:	4608      	mov	r0, r1
 802445e:	602b      	str	r3, [r5, #0]
 8024460:	f7fc ff40 	bl	80212e4 <_isatty>
 8024464:	1c43      	adds	r3, r0, #1
 8024466:	d102      	bne.n	802446e <_isatty_r+0x1a>
 8024468:	682b      	ldr	r3, [r5, #0]
 802446a:	b103      	cbz	r3, 802446e <_isatty_r+0x1a>
 802446c:	6023      	str	r3, [r4, #0]
 802446e:	bd38      	pop	{r3, r4, r5, pc}
 8024470:	200012c4 	.word	0x200012c4

08024474 <_sbrk_r>:
 8024474:	b538      	push	{r3, r4, r5, lr}
 8024476:	4d06      	ldr	r5, [pc, #24]	@ (8024490 <_sbrk_r+0x1c>)
 8024478:	2300      	movs	r3, #0
 802447a:	4604      	mov	r4, r0
 802447c:	4608      	mov	r0, r1
 802447e:	602b      	str	r3, [r5, #0]
 8024480:	f7fc ff0e 	bl	80212a0 <_sbrk>
 8024484:	1c43      	adds	r3, r0, #1
 8024486:	d102      	bne.n	802448e <_sbrk_r+0x1a>
 8024488:	682b      	ldr	r3, [r5, #0]
 802448a:	b103      	cbz	r3, 802448e <_sbrk_r+0x1a>
 802448c:	6023      	str	r3, [r4, #0]
 802448e:	bd38      	pop	{r3, r4, r5, pc}
 8024490:	200012c4 	.word	0x200012c4

08024494 <_init>:
 8024494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8024496:	bf00      	nop
 8024498:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802449a:	bc08      	pop	{r3}
 802449c:	469e      	mov	lr, r3
 802449e:	4770      	bx	lr

080244a0 <_fini>:
 80244a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80244a2:	bf00      	nop
 80244a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80244a6:	bc08      	pop	{r3}
 80244a8:	469e      	mov	lr, r3
 80244aa:	4770      	bx	lr
 80244ac:	0000      	movs	r0, r0
	...
