/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_1z;
  reg [9:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_3z;
  wire [11:0] celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire [8:0] celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [6:0] celloutsig_1_16z;
  wire [5:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [11:0] celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  reg [2:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = ~((celloutsig_1_6z[0] | celloutsig_1_10z) & celloutsig_1_3z);
  assign celloutsig_1_18z = ~((celloutsig_1_10z | celloutsig_1_0z) & celloutsig_1_17z[1]);
  assign celloutsig_0_0z = in_data[17] | in_data[67];
  assign celloutsig_1_0z = in_data[121] | in_data[161];
  assign celloutsig_1_2z = in_data[140] | celloutsig_1_1z[5];
  assign celloutsig_1_10z = in_data[159] | celloutsig_1_4z;
  assign celloutsig_0_7z = celloutsig_0_4z[11:3] % { 1'h1, celloutsig_0_4z[9:8], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_1_9z = celloutsig_1_5z[11:9] % { 1'h1, celloutsig_1_8z[1:0] };
  assign celloutsig_1_16z = { celloutsig_1_5z[9:4], celloutsig_1_14z } % { 1'h1, celloutsig_1_1z[6], celloutsig_1_14z, celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_1_3z = { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z } != in_data[118:116];
  assign celloutsig_1_4z = { in_data[103:98], celloutsig_1_0z, celloutsig_1_2z } != in_data[129:122];
  assign celloutsig_1_12z = { celloutsig_1_7z[1:0], celloutsig_1_2z } != celloutsig_1_7z;
  assign celloutsig_0_4z = - { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_6z = - in_data[138:133];
  assign celloutsig_1_17z = - { celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_1_19z = - { celloutsig_1_16z[5:4], celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_6z };
  assign celloutsig_0_3z = celloutsig_0_2z[8:5] | celloutsig_0_1z;
  assign celloutsig_1_1z = { in_data[153:147], celloutsig_1_0z } | in_data[142:135];
  assign celloutsig_0_1z = { in_data[63], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } | { in_data[90:88], celloutsig_0_0z };
  assign celloutsig_1_5z = { in_data[102:100], celloutsig_1_3z, celloutsig_1_1z } | { in_data[100:98], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_8z = celloutsig_1_1z[4:2] | celloutsig_1_1z[5:3];
  assign celloutsig_0_6z = ~((celloutsig_0_1z[1] & celloutsig_0_4z[8]) | celloutsig_0_2z[8]);
  assign celloutsig_1_14z = ~((celloutsig_1_9z[0] & celloutsig_1_1z[4]) | celloutsig_1_4z);
  always_latch
    if (!clkin_data[64]) celloutsig_1_7z = 3'h0;
    else if (clkin_data[32]) celloutsig_1_7z = { celloutsig_1_6z[1], celloutsig_1_4z, celloutsig_1_0z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_2z = 10'h000;
    else if (clkin_data[0]) celloutsig_0_2z = { in_data[21:14], celloutsig_0_0z, celloutsig_0_0z };
  assign { out_data[128], out_data[105:96], out_data[32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_6z, celloutsig_0_7z };
endmodule
