
Q3_5.c.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000258  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080003e0  080003e8  000013e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080003e0  080003e0  000013e8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080003e0  080003e0  000013e8  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080003e0  080003e8  000013e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080003e0  080003e0  000013e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080003e4  080003e4  000013e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  000013e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000013e8  2**0
                  CONTENTS
 10 .bss          00000024  20000000  20000000  00002000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000024  20000024  00002000  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  000013e8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00001421  00000000  00000000  00001412  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000055a  00000000  00000000  00002833  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 00000154  00000000  00000000  00002d8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000000e0  00000000  00000000  00002ee8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000000b9  00000000  00000000  00002fc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00019157  00000000  00000000  00003081  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00001a82  00000000  00000000  0001c1d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0008bdb9  00000000  00000000  0001dc5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  000a9a13  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00000130  00000000  00000000  000a9a58  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000033  00000000  00000000  000a9b88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080003c8 	.word	0x080003c8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	080003c8 	.word	0x080003c8

080001c8 <extint_init>:
volatile int led = 0;
void extint_init(void)
{
    // 1. Enable AHB1 clock for GPIOA
    //    Without enabling the clock, GPIOA registers cannot be accessed
    RCC->AHB1ENR |= BV(0);
 80001c8:	4810      	ldr	r0, [pc, #64]	@ (800020c <extint_init+0x44>)

    // 2. Configure PA0 as input mode
    //    MODER0[1:0] = 00 → Input mode
    GPIOA->MODER &= ~(BV(0) | BV(1));
 80001ca:	4b11      	ldr	r3, [pc, #68]	@ (8000210 <extint_init+0x48>)
    RCC->AHB1ENR |= BV(0);
 80001cc:	6b02      	ldr	r2, [r0, #48]	@ 0x30
    GPIOA->PUPDR &= ~(BV(0) | BV(1));

    // 4. Map PA0 to EXTI line 0 using SYSCFG
    //    EXTICR[0] controls EXTI0–EXTI3
    //    Clearing bits selects Port A for EXTI0
    SYSCFG->EXTICR[0] &= ~(BV(0) | BV(1) | BV(2) | BV(3));
 80001ce:	4911      	ldr	r1, [pc, #68]	@ (8000214 <extint_init+0x4c>)
    RCC->AHB1ENR |= BV(0);
 80001d0:	f042 0201 	orr.w	r2, r2, #1
 80001d4:	6302      	str	r2, [r0, #48]	@ 0x30
    GPIOA->MODER &= ~(BV(0) | BV(1));
 80001d6:	681a      	ldr	r2, [r3, #0]
 80001d8:	f022 0203 	bic.w	r2, r2, #3
 80001dc:	601a      	str	r2, [r3, #0]
    GPIOA->PUPDR &= ~(BV(0) | BV(1));
 80001de:	68da      	ldr	r2, [r3, #12]
 80001e0:	f022 0203 	bic.w	r2, r2, #3
 80001e4:	60da      	str	r2, [r3, #12]
    SYSCFG->EXTICR[0] &= ~(BV(0) | BV(1) | BV(2) | BV(3));
 80001e6:	688a      	ldr	r2, [r1, #8]

    // 5. Configure EXTI line 0
    //    Unmask EXTI0 interrupt
    EXTI->IMR |= BV(0);
 80001e8:	f5a3 4344 	sub.w	r3, r3, #50176	@ 0xc400
    SYSCFG->EXTICR[0] &= ~(BV(0) | BV(1) | BV(2) | BV(3));
 80001ec:	f022 020f 	bic.w	r2, r2, #15
 80001f0:	608a      	str	r2, [r1, #8]
    EXTI->IMR |= BV(0);
 80001f2:	681a      	ldr	r2, [r3, #0]
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80001f4:	4908      	ldr	r1, [pc, #32]	@ (8000218 <extint_init+0x50>)
 80001f6:	f042 0201 	orr.w	r2, r2, #1
 80001fa:	601a      	str	r2, [r3, #0]

    //    Enable rising-edge trigger on EXTI0
    //    PA0 goes LOW → HIGH when USER button is pressed
    EXTI->RTSR |= BV(0);
 80001fc:	689a      	ldr	r2, [r3, #8]
 80001fe:	2040      	movs	r0, #64	@ 0x40
 8000200:	f042 0201 	orr.w	r2, r2, #1
 8000204:	609a      	str	r2, [r3, #8]
 8000206:	6008      	str	r0, [r1, #0]

    // 6. Enable EXTI0 interrupt in NVIC
    //    Allows the Cortex-M3 core to accept EXTI0 interrupts
    NVIC_EnableIRQ(EXTI0_IRQn);
}
 8000208:	4770      	bx	lr
 800020a:	bf00      	nop
 800020c:	40023800 	.word	0x40023800
 8000210:	40020000 	.word	0x40020000
 8000214:	40013800 	.word	0x40013800
 8000218:	e000e100 	.word	0xe000e100

0800021c <EXTI0_IRQHandler>:
void EXTI0_IRQHandler(void)
{
    // 1. Clear the pending interrupt flag for EXTI line 0
    //    This acknowledges the interrupt to the EXTI controller.
    //    If not cleared, the ISR will be called repeatedly.
    EXTI->PR |= BV(0);
 800021c:	4a03      	ldr	r2, [pc, #12]	@ (800022c <EXTI0_IRQHandler+0x10>)

    // 2. Perform the required action for the interrupt
    //    Toggle LED connected to pin 14 (e.g., PD14 on STM32F407)
    //    Keep ISR short and non-blocking.
         //led_toggle(14);
    f = 1;
 800021e:	4904      	ldr	r1, [pc, #16]	@ (8000230 <EXTI0_IRQHandler+0x14>)
    EXTI->PR |= BV(0);
 8000220:	6953      	ldr	r3, [r2, #20]
    f = 1;
 8000222:	2001      	movs	r0, #1
    EXTI->PR |= BV(0);
 8000224:	4303      	orrs	r3, r0
 8000226:	6153      	str	r3, [r2, #20]
    f = 1;
 8000228:	6008      	str	r0, [r1, #0]

}
 800022a:	4770      	bx	lr
 800022c:	40013c00 	.word	0x40013c00
 8000230:	20000020 	.word	0x20000020

08000234 <main>:

extern volatile int f;
extern volatile int led;

int main(void)
{
 8000234:	b508      	push	{r3, lr}
	led_init();
 8000236:	f000 f81b 	bl	8000270 <led_init>
	extint_init();
 800023a:	f7ff ffc5 	bl	80001c8 <extint_init>
 800023e:	4c0a      	ldr	r4, [pc, #40]	@ (8000268 <main+0x34>)
 8000240:	4d0a      	ldr	r5, [pc, #40]	@ (800026c <main+0x38>)
		if(led)
			led_on(14);
		else
			led_off(14);

		f = 0;
 8000242:	2600      	movs	r6, #0
	if(f == 1)
 8000244:	6823      	ldr	r3, [r4, #0]
 8000246:	2b01      	cmp	r3, #1
 8000248:	d1fc      	bne.n	8000244 <main+0x10>
		led ^= 1;
 800024a:	682b      	ldr	r3, [r5, #0]
 800024c:	f083 0301 	eor.w	r3, r3, #1
 8000250:	602b      	str	r3, [r5, #0]
		if(led)
 8000252:	682b      	ldr	r3, [r5, #0]
			led_on(14);
 8000254:	200e      	movs	r0, #14
		if(led)
 8000256:	b11b      	cbz	r3, 8000260 <main+0x2c>
			led_on(14);
 8000258:	f000 f832 	bl	80002c0 <led_on>
		f = 0;
 800025c:	6026      	str	r6, [r4, #0]
 800025e:	e7f1      	b.n	8000244 <main+0x10>
			led_off(14);
 8000260:	200e      	movs	r0, #14
 8000262:	f000 f837 	bl	80002d4 <led_off>
 8000266:	e7f9      	b.n	800025c <main+0x28>
 8000268:	20000020 	.word	0x20000020
 800026c:	2000001c 	.word	0x2000001c

08000270 <led_init>:
#include "my_led.h"

void led_init(void)
{
	//0. enable clock for GPIOD in AHB1
	RCC->AHB1ENR |= BV(3);
 8000270:	4911      	ldr	r1, [pc, #68]	@ (80002b8 <led_init+0x48>)
	//1. select mode as output
	LED_PORT->MODER &= ~(BV(25) | BV(27) | BV(29) | BV(31));
 8000272:	4b12      	ldr	r3, [pc, #72]	@ (80002bc <led_init+0x4c>)
	RCC->AHB1ENR |= BV(3);
 8000274:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 8000276:	f042 0208 	orr.w	r2, r2, #8
 800027a:	630a      	str	r2, [r1, #48]	@ 0x30
	LED_PORT->MODER &= ~(BV(25) | BV(27) | BV(29) | BV(31));
 800027c:	681a      	ldr	r2, [r3, #0]
 800027e:	f022 422a 	bic.w	r2, r2, #2852126720	@ 0xaa000000
 8000282:	601a      	str	r2, [r3, #0]
	LED_PORT->MODER |= BV(24) | BV(26) | BV(28) | BV(30);
 8000284:	681a      	ldr	r2, [r3, #0]
 8000286:	f042 42aa 	orr.w	r2, r2, #1426063360	@ 0x55000000
 800028a:	601a      	str	r2, [r3, #0]
	//2. select type as push pull
	LED_PORT->OTYPER &= ~(BV(12) | BV(13) | BV(14) | BV(15));
 800028c:	685a      	ldr	r2, [r3, #4]
 800028e:	f422 4270 	bic.w	r2, r2, #61440	@ 0xf000
 8000292:	605a      	str	r2, [r3, #4]
	//3. select speed as low
	LED_PORT->OSPEEDR &= ~(BV(25) | BV(27) | BV(29) | BV(31));
 8000294:	689a      	ldr	r2, [r3, #8]
 8000296:	f022 422a 	bic.w	r2, r2, #2852126720	@ 0xaa000000
 800029a:	609a      	str	r2, [r3, #8]
	GPIOD->OSPEEDR &= ~(BV(24) | BV(26) | BV(28) | BV(30));
 800029c:	689a      	ldr	r2, [r3, #8]
 800029e:	f022 42aa 	bic.w	r2, r2, #1426063360	@ 0x55000000
 80002a2:	609a      	str	r2, [r3, #8]
	//4. select pull up/down as no
	LED_PORT->PUPDR &= ~(BV(25) | BV(27) | BV(29) | BV(31));
 80002a4:	68da      	ldr	r2, [r3, #12]
 80002a6:	f022 422a 	bic.w	r2, r2, #2852126720	@ 0xaa000000
 80002aa:	60da      	str	r2, [r3, #12]
	LED_PORT->PUPDR &= ~(BV(24) | BV(26) | BV(28) | BV(30));
 80002ac:	68da      	ldr	r2, [r3, #12]
 80002ae:	f022 42aa 	bic.w	r2, r2, #1426063360	@ 0x55000000
 80002b2:	60da      	str	r2, [r3, #12]
}
 80002b4:	4770      	bx	lr
 80002b6:	bf00      	nop
 80002b8:	40023800 	.word	0x40023800
 80002bc:	40020c00 	.word	0x40020c00

080002c0 <led_on>:
void led_on(uint8_t pin)
{
	LED_PORT->ODR |= BV(pin);
 80002c0:	4a03      	ldr	r2, [pc, #12]	@ (80002d0 <led_on+0x10>)
 80002c2:	2301      	movs	r3, #1
 80002c4:	6951      	ldr	r1, [r2, #20]
 80002c6:	4083      	lsls	r3, r0
 80002c8:	430b      	orrs	r3, r1
 80002ca:	6153      	str	r3, [r2, #20]
}
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop
 80002d0:	40020c00 	.word	0x40020c00

080002d4 <led_off>:
void led_off(uint8_t pin)
{
	LED_PORT->ODR &= ~BV(pin);
 80002d4:	4903      	ldr	r1, [pc, #12]	@ (80002e4 <led_off+0x10>)
 80002d6:	2201      	movs	r2, #1
 80002d8:	694b      	ldr	r3, [r1, #20]
 80002da:	4082      	lsls	r2, r0
 80002dc:	ea23 0302 	bic.w	r3, r3, r2
 80002e0:	614b      	str	r3, [r1, #20]
}
 80002e2:	4770      	bx	lr
 80002e4:	40020c00 	.word	0x40020c00

080002e8 <SystemInit>:


uint32_t DWT_Init(void)
{
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 80002e8:	4a0e      	ldr	r2, [pc, #56]	@ (8000324 <SystemInit+0x3c>)
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 80002ea:	4b0f      	ldr	r3, [pc, #60]	@ (8000328 <SystemInit+0x40>)
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 80002ec:	f8d2 10fc 	ldr.w	r1, [r2, #252]	@ 0xfc
 80002f0:	f021 7180 	bic.w	r1, r1, #16777216	@ 0x1000000
 80002f4:	f8c2 10fc 	str.w	r1, [r2, #252]	@ 0xfc
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 80002f8:	f8d2 10fc 	ldr.w	r1, [r2, #252]	@ 0xfc
 80002fc:	f041 7180 	orr.w	r1, r1, #16777216	@ 0x1000000
 8000300:	f8c2 10fc 	str.w	r1, [r2, #252]	@ 0xfc
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8000304:	681a      	ldr	r2, [r3, #0]
 8000306:	f022 0201 	bic.w	r2, r2, #1
 800030a:	601a      	str	r2, [r3, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 800030c:	681a      	ldr	r2, [r3, #0]
    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 800030e:	2000      	movs	r0, #0
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8000310:	f042 0201 	orr.w	r2, r2, #1
 8000314:	601a      	str	r2, [r3, #0]
    DWT->CYCCNT = 0;
 8000316:	6058      	str	r0, [r3, #4]
    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 8000318:	bf00      	nop
    __ASM volatile ("NOP");
 800031a:	bf00      	nop
    __ASM volatile ("NOP");
 800031c:	bf00      	nop
    /* Check if clock cycle counter has started: 0 on success */
    return !(DWT->CYCCNT);
 800031e:	685b      	ldr	r3, [r3, #4]
}
 8000320:	4770      	bx	lr
 8000322:	bf00      	nop
 8000324:	e000ed00 	.word	0xe000ed00
 8000328:	e0001000 	.word	0xe0001000

0800032c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800032c:	480d      	ldr	r0, [pc, #52]	@ (8000364 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800032e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000330:	f7ff ffda 	bl	80002e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000334:	480c      	ldr	r0, [pc, #48]	@ (8000368 <LoopForever+0x6>)
  ldr r1, =_edata
 8000336:	490d      	ldr	r1, [pc, #52]	@ (800036c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000338:	4a0d      	ldr	r2, [pc, #52]	@ (8000370 <LoopForever+0xe>)
  movs r3, #0
 800033a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800033c:	e002      	b.n	8000344 <LoopCopyDataInit>

0800033e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800033e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000340:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000342:	3304      	adds	r3, #4

08000344 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000344:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000346:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000348:	d3f9      	bcc.n	800033e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800034a:	4a0a      	ldr	r2, [pc, #40]	@ (8000374 <LoopForever+0x12>)
  ldr r4, =_ebss
 800034c:	4c0a      	ldr	r4, [pc, #40]	@ (8000378 <LoopForever+0x16>)
  movs r3, #0
 800034e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000350:	e001      	b.n	8000356 <LoopFillZerobss>

08000352 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000352:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000354:	3204      	adds	r2, #4

08000356 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000356:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000358:	d3fb      	bcc.n	8000352 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 800035a:	f000 f811 	bl	8000380 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 800035e:	f7ff ff69 	bl	8000234 <main>

08000362 <LoopForever>:

LoopForever:
  b LoopForever
 8000362:	e7fe      	b.n	8000362 <LoopForever>
  ldr   r0, =_estack
 8000364:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000368:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800036c:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000370:	080003e8 	.word	0x080003e8
  ldr r2, =_sbss
 8000374:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000378:	20000024 	.word	0x20000024

0800037c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800037c:	e7fe      	b.n	800037c <ADC_IRQHandler>
	...

08000380 <__libc_init_array>:
 8000380:	b570      	push	{r4, r5, r6, lr}
 8000382:	4d0d      	ldr	r5, [pc, #52]	@ (80003b8 <__libc_init_array+0x38>)
 8000384:	4c0d      	ldr	r4, [pc, #52]	@ (80003bc <__libc_init_array+0x3c>)
 8000386:	1b64      	subs	r4, r4, r5
 8000388:	10a4      	asrs	r4, r4, #2
 800038a:	2600      	movs	r6, #0
 800038c:	42a6      	cmp	r6, r4
 800038e:	d109      	bne.n	80003a4 <__libc_init_array+0x24>
 8000390:	4d0b      	ldr	r5, [pc, #44]	@ (80003c0 <__libc_init_array+0x40>)
 8000392:	4c0c      	ldr	r4, [pc, #48]	@ (80003c4 <__libc_init_array+0x44>)
 8000394:	f000 f818 	bl	80003c8 <_init>
 8000398:	1b64      	subs	r4, r4, r5
 800039a:	10a4      	asrs	r4, r4, #2
 800039c:	2600      	movs	r6, #0
 800039e:	42a6      	cmp	r6, r4
 80003a0:	d105      	bne.n	80003ae <__libc_init_array+0x2e>
 80003a2:	bd70      	pop	{r4, r5, r6, pc}
 80003a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80003a8:	4798      	blx	r3
 80003aa:	3601      	adds	r6, #1
 80003ac:	e7ee      	b.n	800038c <__libc_init_array+0xc>
 80003ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80003b2:	4798      	blx	r3
 80003b4:	3601      	adds	r6, #1
 80003b6:	e7f2      	b.n	800039e <__libc_init_array+0x1e>
 80003b8:	080003e0 	.word	0x080003e0
 80003bc:	080003e0 	.word	0x080003e0
 80003c0:	080003e0 	.word	0x080003e0
 80003c4:	080003e4 	.word	0x080003e4

080003c8 <_init>:
 80003c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003ca:	bf00      	nop
 80003cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003ce:	bc08      	pop	{r3}
 80003d0:	469e      	mov	lr, r3
 80003d2:	4770      	bx	lr

080003d4 <_fini>:
 80003d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003d6:	bf00      	nop
 80003d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003da:	bc08      	pop	{r3}
 80003dc:	469e      	mov	lr, r3
 80003de:	4770      	bx	lr
