
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7732 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 978.984 ; gain = 233.809
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/8200464.SIPC/Desktop/APS/APS.srcs/sources_1/new/top.sv:3]
WARNING: [Synth 8-6104] Input port 'LED' has an internal driver [C:/Users/8200464.SIPC/Desktop/APS/APS.srcs/sources_1/new/top.sv:8]
WARNING: [Synth 8-6104] Input port 'LED' has an internal driver [C:/Users/8200464.SIPC/Desktop/APS/APS.srcs/sources_1/new/top.sv:9]
WARNING: [Synth 8-6104] Input port 'LED' has an internal driver [C:/Users/8200464.SIPC/Desktop/APS/APS.srcs/sources_1/new/top.sv:10]
WARNING: [Synth 8-6104] Input port 'LED' has an internal driver [C:/Users/8200464.SIPC/Desktop/APS/APS.srcs/sources_1/new/top.sv:11]
WARNING: [Synth 8-6104] Input port 'LED' has an internal driver [C:/Users/8200464.SIPC/Desktop/APS/APS.srcs/sources_1/new/top.sv:12]
WARNING: [Synth 8-6104] Input port 'LED' has an internal driver [C:/Users/8200464.SIPC/Desktop/APS/APS.srcs/sources_1/new/top.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'top' (1#1) [C:/Users/8200464.SIPC/Desktop/APS/APS.srcs/sources_1/new/top.sv:3]
WARNING: [Synth 8-3331] design top has unconnected port SW[15]
WARNING: [Synth 8-3331] design top has unconnected port LED[5]
WARNING: [Synth 8-3331] design top has unconnected port LED[3]
WARNING: [Synth 8-3331] design top has unconnected port LED[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1052.426 ; gain = 307.250
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED[15] with 1st driver pin 'LED[15]' [C:/Users/8200464.SIPC/Desktop/APS/APS.srcs/sources_1/new/top.sv:3]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED[15] with 2nd driver pin 'SW[14]' [C:/Users/8200464.SIPC/Desktop/APS/APS.srcs/sources_1/new/top.sv:3]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED[15] with 3rd driver pin 'LED[14]' [C:/Users/8200464.SIPC/Desktop/APS/APS.srcs/sources_1/new/top.sv:3]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin SW[13] with 1st driver pin 'SW[13]' [C:/Users/8200464.SIPC/Desktop/APS/APS.srcs/sources_1/new/top.sv:3]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin SW[13] with 2nd driver pin 'LED[11]' [C:/Users/8200464.SIPC/Desktop/APS/APS.srcs/sources_1/new/top.sv:3]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin SW[12] with 1st driver pin 'SW[12]' [C:/Users/8200464.SIPC/Desktop/APS/APS.srcs/sources_1/new/top.sv:3]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin SW[12] with 2nd driver pin 'LED[12]' [C:/Users/8200464.SIPC/Desktop/APS/APS.srcs/sources_1/new/top.sv:3]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin SW[11] with 1st driver pin 'SW[11]' [C:/Users/8200464.SIPC/Desktop/APS/APS.srcs/sources_1/new/top.sv:3]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin SW[11] with 2nd driver pin 'LED[13]' [C:/Users/8200464.SIPC/Desktop/APS/APS.srcs/sources_1/new/top.sv:3]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        4|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1052.426 ; gain = 307.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1052.426 ; gain = 307.250
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1052.426 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/8200464.SIPC/Desktop/APS/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Users/8200464.SIPC/Desktop/APS/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/8200464.SIPC/Desktop/APS/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1074.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1074.973 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1074.973 ; gain = 329.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1074.973 ; gain = 329.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1074.973 ; gain = 329.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1074.973 ; gain = 329.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design top has unconnected port SW[15]
WARNING: [Synth 8-3331] design top has unconnected port LED[5]
WARNING: [Synth 8-3331] design top has unconnected port LED[3]
WARNING: [Synth 8-3331] design top has unconnected port LED[1]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED[10] with 1st driver pin 'i_0/p_0_out[4]' [C:/Users/8200464.SIPC/Desktop/APS/APS.srcs/sources_1/new/top.sv:11]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED[10] with 2nd driver pin 'LED[10]' [C:/Users/8200464.SIPC/Desktop/APS/APS.srcs/sources_1/new/top.sv:3]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED[9] with 1st driver pin 'i_0/p_0_out[3]' [C:/Users/8200464.SIPC/Desktop/APS/APS.srcs/sources_1/new/top.sv:11]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED[9] with 2nd driver pin 'LED[9]' [C:/Users/8200464.SIPC/Desktop/APS/APS.srcs/sources_1/new/top.sv:3]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED[8] with 1st driver pin 'i_0/p_0_out[2]' [C:/Users/8200464.SIPC/Desktop/APS/APS.srcs/sources_1/new/top.sv:11]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED[8] with 2nd driver pin 'LED[8]' [C:/Users/8200464.SIPC/Desktop/APS/APS.srcs/sources_1/new/top.sv:3]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED[7] with 1st driver pin 'i_0/p_0_out[1]' [C:/Users/8200464.SIPC/Desktop/APS/APS.srcs/sources_1/new/top.sv:11]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED[7] with 2nd driver pin 'LED[7]' [C:/Users/8200464.SIPC/Desktop/APS/APS.srcs/sources_1/new/top.sv:3]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED[6] with 1st driver pin 'i_0/p_0_out[0]' [C:/Users/8200464.SIPC/Desktop/APS/APS.srcs/sources_1/new/top.sv:11]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED[6] with 2nd driver pin 'LED[6]' [C:/Users/8200464.SIPC/Desktop/APS/APS.srcs/sources_1/new/top.sv:3]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED[4] with 1st driver pin 'i_1/p_0_out' [C:/Users/8200464.SIPC/Desktop/APS/APS.srcs/sources_1/new/top.sv:10]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED[4] with 2nd driver pin 'LED[4]' [C:/Users/8200464.SIPC/Desktop/APS/APS.srcs/sources_1/new/top.sv:3]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED[2] with 1st driver pin 'i_2/p_0_out' [C:/Users/8200464.SIPC/Desktop/APS/APS.srcs/sources_1/new/top.sv:9]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED[2] with 2nd driver pin 'LED[2]' [C:/Users/8200464.SIPC/Desktop/APS/APS.srcs/sources_1/new/top.sv:3]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED[0] with 1st driver pin 'i_3/p_0_out' [C:/Users/8200464.SIPC/Desktop/APS/APS.srcs/sources_1/new/top.sv:8]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED[0] with 2nd driver pin 'LED[0]' [C:/Users/8200464.SIPC/Desktop/APS/APS.srcs/sources_1/new/top.sv:3]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1074.973 ; gain = 329.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1110.555 ; gain = 365.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1110.555 ; gain = 365.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1120.082 ; gain = 374.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5753] loadless multi-driven net LED[15] with 1st driver pin 'LED[15]' [C:/Users/8200464.SIPC/Desktop/APS/APS.srcs/sources_1/new/top.sv:3]
WARNING: [Synth 8-5753] loadless multi-driven net SW[14] with 2nd driver pin 'SW[14]' [C:/Users/8200464.SIPC/Desktop/APS/APS.srcs/sources_1/new/top.sv:3]
WARNING: [Synth 8-5753] loadless multi-driven net LED[14] with 3rd driver pin 'LED[14]' [C:/Users/8200464.SIPC/Desktop/APS/APS.srcs/sources_1/new/top.sv:3]
WARNING: [Synth 8-5753] loadless multi-driven net SW[13] with 1st driver pin 'SW[13]' [C:/Users/8200464.SIPC/Desktop/APS/APS.srcs/sources_1/new/top.sv:3]
WARNING: [Synth 8-5753] loadless multi-driven net LED[11] with 2nd driver pin 'LED[11]' [C:/Users/8200464.SIPC/Desktop/APS/APS.srcs/sources_1/new/top.sv:3]
WARNING: [Synth 8-5753] loadless multi-driven net SW[12] with 1st driver pin 'SW[12]' [C:/Users/8200464.SIPC/Desktop/APS/APS.srcs/sources_1/new/top.sv:3]
WARNING: [Synth 8-5753] loadless multi-driven net LED[12] with 2nd driver pin 'LED[12]' [C:/Users/8200464.SIPC/Desktop/APS/APS.srcs/sources_1/new/top.sv:3]
WARNING: [Synth 8-5753] loadless multi-driven net SW[11] with 1st driver pin 'SW[11]' [C:/Users/8200464.SIPC/Desktop/APS/APS.srcs/sources_1/new/top.sv:3]
WARNING: [Synth 8-5753] loadless multi-driven net LED[13] with 2nd driver pin 'LED[13]' [C:/Users/8200464.SIPC/Desktop/APS/APS.srcs/sources_1/new/top.sv:3]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1134.949 ; gain = 389.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1134.949 ; gain = 389.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1134.949 ; gain = 389.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1134.949 ; gain = 389.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1134.949 ; gain = 389.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1134.949 ; gain = 389.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1134.949 ; gain = 389.773
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 16 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1134.949 ; gain = 367.227
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1134.949 ; gain = 389.773
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1134.949 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1157.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 23 Warnings, 25 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1157.441 ; gain = 719.625
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1157.441 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/8200464.SIPC/Desktop/APS/APS.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep 12 15:24:26 2022...
