Block Name			X	Y		#Block ID
---------------------------
hw_input_global_wrapper_stencil$d_reg__U2		10	2		#r23
hw_input_global_wrapper_stencil$d_reg__U3		11	2		#r24
hw_input_global_wrapper_stencil$d_reg__U4		13	3		#r25
hw_input_global_wrapper_stencil$d_reg__U5		14	4		#r26
hw_input_global_wrapper_stencil$d_reg__U6		11	4		#r27
hw_input_global_wrapper_stencil$d_reg__U7		7	5		#r28
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet		11	3		#m9
hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0		3	0		#I8
hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en		1	0		#i2
hw_output_stencil_op_hcompute_hw_output_stencil_write_0		4	0		#I22
hw_output_stencil_op_hcompute_hw_output_stencil_write_valid		0	0		#i4
op_hcompute_blur_stencil$inner_compute$i139625120651792_i139625132558352		4	3		#p21
op_hcompute_blur_stencil$inner_compute$i139625144832976_i139625129552080		4	2		#p5
op_hcompute_blur_unnormalized_stencil$inner_compute$i139625118937616_i139625129552080		13	5		#p17
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139625109816400_i139625124663568		14	5		#p6
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139625109818640_i139625124663568		14	3		#p12
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139625109853648_i139625124663568		12	2		#p13
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139625109853968_i139625124663568		12	3		#p11
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139625109854992_i139625114990992		13	3		#p16
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139625109855568_i139625124663568		13	2		#p14
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139625109856208_i139625114990992		13	4		#p18
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139625109942544_i139625124152080		6	4		#p20
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139625110068368_i139625124663568		14	2		#p15
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139625110179984_i139625124663568		10	4		#p7
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139625110181712_i139625124663568		12	4		#p10
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139625128360848_i139625124663568		6	5		#p19
op_hcompute_hw_input_global_wrapper_stencil_port_controller_garnet		3	2		#m1
op_hcompute_hw_output_stencil_port_controller_garnet		3	1		#m3
reset		2	0		#i0
