<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Ambiq NeuralSPOT: CLKGEN_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="am_intelligence.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Ambiq NeuralSPOT<span id="projectnumber">&#160;Beta</span>
   </div>
   <div id="projectbrief">NeuralSPOT is Ambiq&#39;s collection of AI libraries and tools</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('struct_c_l_k_g_e_n___type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">CLKGEN_Type Struct Reference<div class="ingroups"><a class="el" href="group___ambiq.html">Micro</a> &raquo; <a class="el" href="group__apollo4p.html">Apollo4p</a> &raquo; <a class="el" href="group___device___peripheral__peripherals.html">Device_Peripheral_peripherals</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Clock Generator (CLKGEN)  
 <a href="struct_c_l_k_g_e_n___type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="apollo4p_8h_source.html">apollo4p.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:af6d9e4242a53a9f2e895343e4f6f2b3b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k_g_e_n___type.html#af6d9e4242a53a9f2e895343e4f6f2b3b">RESERVED</a> [3]</td></tr>
<tr class="separator:af6d9e4242a53a9f2e895343e4f6f2b3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22d15b08f1b770ab9bc46cc74a4cd3eb"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ad7a4b3b291ddf6186743af00804fceb0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#ad7a4b3b291ddf6186743af00804fceb0">OCTRL</a></td></tr>
<tr class="separator:ad7a4b3b291ddf6186743af00804fceb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec42e9f839abb8f0004c5f467d1351c3"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 7</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e880021ab318dd8e35e2b93bb527cbe"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a5e880021ab318dd8e35e2b93bb527cbe">OSEL</a>: 1</td></tr>
<tr class="separator:a5e880021ab318dd8e35e2b93bb527cbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 24</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec42e9f839abb8f0004c5f467d1351c3"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#aec42e9f839abb8f0004c5f467d1351c3">OCTRL_b</a></td></tr>
<tr class="separator:aec42e9f839abb8f0004c5f467d1351c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22d15b08f1b770ab9bc46cc74a4cd3eb"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a22d15b08f1b770ab9bc46cc74a4cd3eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8c37f6ca115c6ecccbb9894da5814be"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:af4c4556967faed859903b29b84887ab8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#af4c4556967faed859903b29b84887ab8">CLKOUT</a></td></tr>
<tr class="separator:af4c4556967faed859903b29b84887ab8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04479216f6d8c4ec1516f610db34fbd6"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a9519b7f2d58adf9fdfa4836542926500"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a9519b7f2d58adf9fdfa4836542926500">CKSEL</a>: 6</td></tr>
<tr class="separator:a9519b7f2d58adf9fdfa4836542926500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 1</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6991c80f22e6fbf80310940459df397c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a6991c80f22e6fbf80310940459df397c">CKEN</a>: 1</td></tr>
<tr class="separator:a6991c80f22e6fbf80310940459df397c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 24</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04479216f6d8c4ec1516f610db34fbd6"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a04479216f6d8c4ec1516f610db34fbd6">CLKOUT_b</a></td></tr>
<tr class="separator:a04479216f6d8c4ec1516f610db34fbd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8c37f6ca115c6ecccbb9894da5814be"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ac8c37f6ca115c6ecccbb9894da5814be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14ccc14416eb95508223a9bd13962d2e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k_g_e_n___type.html#a14ccc14416eb95508223a9bd13962d2e">RESERVED1</a> [3]</td></tr>
<tr class="separator:a14ccc14416eb95508223a9bd13962d2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87592a4db916276cbee2b96cd8ea7cb1"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a7183de9d4f2bc912ccf6fa1f31b6a9f7"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a7183de9d4f2bc912ccf6fa1f31b6a9f7">HFADJ</a></td></tr>
<tr class="separator:a7183de9d4f2bc912ccf6fa1f31b6a9f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9ec46fc7bada5ddc1127bba6557d2bd"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a49d8eb8b9d4ec25d0160c8ad4a93f04a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a49d8eb8b9d4ec25d0160c8ad4a93f04a">HFADJEN</a>: 1</td></tr>
<tr class="separator:a49d8eb8b9d4ec25d0160c8ad4a93f04a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27e403e4f776b31b9b56dbc751f30a78"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a27e403e4f776b31b9b56dbc751f30a78">HFADJCK</a>: 3</td></tr>
<tr class="separator:a27e403e4f776b31b9b56dbc751f30a78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 4</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a627c0d24ec8ef71da94b919fde5bf1e4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a627c0d24ec8ef71da94b919fde5bf1e4">HFXTADJ</a>: 12</td></tr>
<tr class="separator:a627c0d24ec8ef71da94b919fde5bf1e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f92449f3fcd207be41b3fcc84ff8252"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a4f92449f3fcd207be41b3fcc84ff8252">HFWARMUP</a>: 1</td></tr>
<tr class="separator:a4f92449f3fcd207be41b3fcc84ff8252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3941936533c9e2f1713487ba8f6d795b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a3941936533c9e2f1713487ba8f6d795b">HFADJGAIN</a>: 3</td></tr>
<tr class="separator:a3941936533c9e2f1713487ba8f6d795b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cd1ebeeeee5d83b778671725dfba9be"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a4cd1ebeeeee5d83b778671725dfba9be">HFADJMAXDELTA</a>: 5</td></tr>
<tr class="separator:a4cd1ebeeeee5d83b778671725dfba9be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 3</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9ec46fc7bada5ddc1127bba6557d2bd"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#ad9ec46fc7bada5ddc1127bba6557d2bd">HFADJ_b</a></td></tr>
<tr class="separator:ad9ec46fc7bada5ddc1127bba6557d2bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87592a4db916276cbee2b96cd8ea7cb1"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a87592a4db916276cbee2b96cd8ea7cb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65112b2c826796588ec9d61166c2e7a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k_g_e_n___type.html#a65112b2c826796588ec9d61166c2e7a1">RESERVED2</a> [3]</td></tr>
<tr class="separator:a65112b2c826796588ec9d61166c2e7a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa10cc1f7e056ada9abb7924a2a9f2008"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ab465d056c88a274d9f7f7bf87ae1aa1b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#ab465d056c88a274d9f7f7bf87ae1aa1b">CLOCKENSTAT</a></td></tr>
<tr class="separator:ab465d056c88a274d9f7f7bf87ae1aa1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe818185aa523b04a616d7f7019b6192"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ab465d056c88a274d9f7f7bf87ae1aa1b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#ab465d056c88a274d9f7f7bf87ae1aa1b">CLOCKENSTAT</a>: 32</td></tr>
<tr class="separator:ab465d056c88a274d9f7f7bf87ae1aa1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe818185aa523b04a616d7f7019b6192"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#afe818185aa523b04a616d7f7019b6192">CLOCKENSTAT_b</a></td></tr>
<tr class="separator:afe818185aa523b04a616d7f7019b6192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa10cc1f7e056ada9abb7924a2a9f2008"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aa10cc1f7e056ada9abb7924a2a9f2008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4468297eb4d5282a48a19f4743787cf0"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a93a81c132a5c317a26788580052b41ee"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a93a81c132a5c317a26788580052b41ee">CLOCKEN2STAT</a></td></tr>
<tr class="separator:a93a81c132a5c317a26788580052b41ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7b4a440200767900751dccf8e843e66"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a93a81c132a5c317a26788580052b41ee"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a93a81c132a5c317a26788580052b41ee">CLOCKEN2STAT</a>: 32</td></tr>
<tr class="separator:a93a81c132a5c317a26788580052b41ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7b4a440200767900751dccf8e843e66"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#af7b4a440200767900751dccf8e843e66">CLOCKEN2STAT_b</a></td></tr>
<tr class="separator:af7b4a440200767900751dccf8e843e66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4468297eb4d5282a48a19f4743787cf0"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a4468297eb4d5282a48a19f4743787cf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90e783944c8f6dafad7d63ba3dc15e9d"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:af76a6207ca59e801a2abcbdb84cf3f47"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#af76a6207ca59e801a2abcbdb84cf3f47">CLOCKEN3STAT</a></td></tr>
<tr class="separator:af76a6207ca59e801a2abcbdb84cf3f47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00f6fc9e200358fdd8bad44ca5ed5652"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:af76a6207ca59e801a2abcbdb84cf3f47"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#af76a6207ca59e801a2abcbdb84cf3f47">CLOCKEN3STAT</a>: 32</td></tr>
<tr class="separator:af76a6207ca59e801a2abcbdb84cf3f47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00f6fc9e200358fdd8bad44ca5ed5652"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a00f6fc9e200358fdd8bad44ca5ed5652">CLOCKEN3STAT_b</a></td></tr>
<tr class="separator:a00f6fc9e200358fdd8bad44ca5ed5652"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90e783944c8f6dafad7d63ba3dc15e9d"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a90e783944c8f6dafad7d63ba3dc15e9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90489c40ec88b687ea561d57a49519f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k_g_e_n___type.html#a90489c40ec88b687ea561d57a49519f7">RESERVED3</a> [2]</td></tr>
<tr class="separator:a90489c40ec88b687ea561d57a49519f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74f382396c9d50d6479bf5c79b787642"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a01cde7a2ad684a69183e57f9992516a8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a01cde7a2ad684a69183e57f9992516a8">MISC</a></td></tr>
<tr class="separator:a01cde7a2ad684a69183e57f9992516a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a526259016e18df19ec2c187f4ff8d415"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ae3de17580cc1ec7b257078536a576ea5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#ae3de17580cc1ec7b257078536a576ea5">FRCHFRC</a>: 1</td></tr>
<tr class="separator:ae3de17580cc1ec7b257078536a576ea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa089126febe5a5fc53c8dc5d08467240"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#aa089126febe5a5fc53c8dc5d08467240">FRCBURSTOFF</a>: 1</td></tr>
<tr class="separator:aa089126febe5a5fc53c8dc5d08467240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72c327ccceade1c314c0cdbedfabdbed"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a72c327ccceade1c314c0cdbedfabdbed">USEHFRC2FQ48MHZ</a>: 1</td></tr>
<tr class="separator:a72c327ccceade1c314c0cdbedfabdbed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4b22fe2c1d12581fcf0a7a5e134d99b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#ac4b22fe2c1d12581fcf0a7a5e134d99b">USEHFRC2FQ96MHZ</a>: 1</td></tr>
<tr class="separator:ac4b22fe2c1d12581fcf0a7a5e134d99b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14245f5bbed680bc268ecec9f1996532"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a14245f5bbed680bc268ecec9f1996532">USEHFRC2FQ192MHZ</a>: 1</td></tr>
<tr class="separator:a14245f5bbed680bc268ecec9f1996532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70d357e5ff0b935eae8bb1a1130b210d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a70d357e5ff0b935eae8bb1a1130b210d">FRCHFRC2</a>: 1</td></tr>
<tr class="separator:a70d357e5ff0b935eae8bb1a1130b210d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb7901e76de3c43d90b3268be395ce82"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#acb7901e76de3c43d90b3268be395ce82">PWRONCLKENDISP</a>: 1</td></tr>
<tr class="separator:acb7901e76de3c43d90b3268be395ce82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21824e88e28eb6ddfe58aeab838c8d26"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a21824e88e28eb6ddfe58aeab838c8d26">PWRONCLKENDISPPHY</a>: 1</td></tr>
<tr class="separator:a21824e88e28eb6ddfe58aeab838c8d26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54460bd92371e65748324dc73fa7b8ba"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a54460bd92371e65748324dc73fa7b8ba">PWRONCLKENGFX</a>: 1</td></tr>
<tr class="separator:a54460bd92371e65748324dc73fa7b8ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4125ab0da21ed9318fd53a1d4f820ff8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a4125ab0da21ed9318fd53a1d4f820ff8">PWRONCLKENUSB</a>: 1</td></tr>
<tr class="separator:a4125ab0da21ed9318fd53a1d4f820ff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0045879fd150ecc00acbf4e088911a26"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a0045879fd150ecc00acbf4e088911a26">PWRONCLKENSDIO</a>: 1</td></tr>
<tr class="separator:a0045879fd150ecc00acbf4e088911a26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40322391f6e1d4f7d0cbf0fc0f084f04"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a40322391f6e1d4f7d0cbf0fc0f084f04">PWRONCLKENCRYPTO</a>: 1</td></tr>
<tr class="separator:a40322391f6e1d4f7d0cbf0fc0f084f04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8d21b0aaf12b97bc9583a915b4cb031"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#af8d21b0aaf12b97bc9583a915b4cb031">PWRONCLKENI2S0</a>: 1</td></tr>
<tr class="separator:af8d21b0aaf12b97bc9583a915b4cb031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae227447d9f4a56095842f47f2b997e6e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#ae227447d9f4a56095842f47f2b997e6e">PWRONCLKENI2S1</a>: 1</td></tr>
<tr class="separator:ae227447d9f4a56095842f47f2b997e6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2198a84b846d78c6184a27c2f8d813e3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a2198a84b846d78c6184a27c2f8d813e3">AXIXACLKENOVRRIDE</a>: 1</td></tr>
<tr class="separator:a2198a84b846d78c6184a27c2f8d813e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58de372a06322959909a706489cd6167"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a58de372a06322959909a706489cd6167">PWRONCLKENI2S0REFCLK</a>: 1</td></tr>
<tr class="separator:a58de372a06322959909a706489cd6167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae25578450e6e5d723a0f9d7be9bcdf66"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#ae25578450e6e5d723a0f9d7be9bcdf66">PWRONCLKENI2S1REFCLK</a>: 1</td></tr>
<tr class="separator:ae25578450e6e5d723a0f9d7be9bcdf66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5410f1da706fa266a7801f5c13c1852"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#ac5410f1da706fa266a7801f5c13c1852">PWRONCLKENUSBREFCLK</a>: 1</td></tr>
<tr class="separator:ac5410f1da706fa266a7801f5c13c1852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6938dc121c5a2b8cf9ff6ccc4ccc2b9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#aa6938dc121c5a2b8cf9ff6ccc4ccc2b9">CM4DAXICLKGATEEN</a>: 1</td></tr>
<tr class="separator:aa6938dc121c5a2b8cf9ff6ccc4ccc2b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9a68ad500488a55689c706eb0e09aa3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#ac9a68ad500488a55689c706eb0e09aa3">GFXCLKCLKGATEEN</a>: 1</td></tr>
<tr class="separator:ac9a68ad500488a55689c706eb0e09aa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72031eabdeb0e07cb70f68259fbb6314"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a72031eabdeb0e07cb70f68259fbb6314">GFXAXICLKCLKGATEEN</a>: 1</td></tr>
<tr class="separator:a72031eabdeb0e07cb70f68259fbb6314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66060e53b4c290f86b31073b4cac09f1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a66060e53b4c290f86b31073b4cac09f1">APBDMACPUCLKCLKGATEEN</a>: 1</td></tr>
<tr class="separator:a66060e53b4c290f86b31073b4cac09f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf1e1f0294b1ccca6d175630c9b43e98"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#acf1e1f0294b1ccca6d175630c9b43e98">ETMTRACECLKCLKGATEEN</a>: 1</td></tr>
<tr class="separator:acf1e1f0294b1ccca6d175630c9b43e98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d5aa81aa1c52e9182c4cb225b4b5d0f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a4d5aa81aa1c52e9182c4cb225b4b5d0f">HFRCFUNCCLKGATEEN</a>: 1</td></tr>
<tr class="separator:a4d5aa81aa1c52e9182c4cb225b4b5d0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2d4590cddfca2465164dfb01e7ba4bb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#ae2d4590cddfca2465164dfb01e7ba4bb">HFRC96TRUNKGATE</a>: 1</td></tr>
<tr class="separator:ae2d4590cddfca2465164dfb01e7ba4bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04eaf4f88a9290f7abbe0391c5596c0b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a04eaf4f88a9290f7abbe0391c5596c0b">CLKGENMISCSPARE</a>: 1</td></tr>
<tr class="separator:a04eaf4f88a9290f7abbe0391c5596c0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 6</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a526259016e18df19ec2c187f4ff8d415"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a526259016e18df19ec2c187f4ff8d415">MISC_b</a></td></tr>
<tr class="separator:a526259016e18df19ec2c187f4ff8d415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74f382396c9d50d6479bf5c79b787642"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a74f382396c9d50d6479bf5c79b787642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8aafa6e84e60f8a853ce0b451db1e464"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:af02aa94747e2f0139a5b3b432adcc93a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#af02aa94747e2f0139a5b3b432adcc93a">HF2ADJ0</a></td></tr>
<tr class="separator:af02aa94747e2f0139a5b3b432adcc93a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d107b9403e02b03a97ee8ea559385f2"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a42817abcd3f42be740bed49ccbd50efd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a42817abcd3f42be740bed49ccbd50efd">HF2ADJEN</a>: 1</td></tr>
<tr class="separator:a42817abcd3f42be740bed49ccbd50efd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8388e0a9c4af096bf4ddf765322f0c89"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a8388e0a9c4af096bf4ddf765322f0c89">HF2ADJFASTSTREN</a>: 1</td></tr>
<tr class="separator:a8388e0a9c4af096bf4ddf765322f0c89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab166e3a3b0a87867757a4e6b05b62801"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#ab166e3a3b0a87867757a4e6b05b62801">HF2ADJFASTSTRDLY</a>: 13</td></tr>
<tr class="separator:ab166e3a3b0a87867757a4e6b05b62801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1846a507190aa52488c66f45760acd42"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a1846a507190aa52488c66f45760acd42">HF2ADJCNTINOFFSET</a>: 14</td></tr>
<tr class="separator:a1846a507190aa52488c66f45760acd42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41fb2747a30c00e498e310dc9ccc1acb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a41fb2747a30c00e498e310dc9ccc1acb">HF2ADJXTHSMUXSEL</a>: 1</td></tr>
<tr class="separator:a41fb2747a30c00e498e310dc9ccc1acb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 2</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d107b9403e02b03a97ee8ea559385f2"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a2d107b9403e02b03a97ee8ea559385f2">HF2ADJ0_b</a></td></tr>
<tr class="separator:a2d107b9403e02b03a97ee8ea559385f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8aafa6e84e60f8a853ce0b451db1e464"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a8aafa6e84e60f8a853ce0b451db1e464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84d0cec28db6338a1395fc2ed344a7e7"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a947aa1b73926ec56fd81194ed663a214"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a947aa1b73926ec56fd81194ed663a214">HF2ADJ1</a></td></tr>
<tr class="separator:a947aa1b73926ec56fd81194ed663a214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6509a8d266c11c01c08d08a21de836af"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a6e5144763517953f119eb17d5745b80f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a6e5144763517953f119eb17d5745b80f">HF2ADJTRIMEN</a>: 3</td></tr>
<tr class="separator:a6e5144763517953f119eb17d5745b80f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60c1e770dc4dac5553a0f5b546267d2c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a60c1e770dc4dac5553a0f5b546267d2c">HF2ADJTRIMOFFSET</a>: 11</td></tr>
<tr class="separator:a60c1e770dc4dac5553a0f5b546267d2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 18</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6509a8d266c11c01c08d08a21de836af"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a6509a8d266c11c01c08d08a21de836af">HF2ADJ1_b</a></td></tr>
<tr class="separator:a6509a8d266c11c01c08d08a21de836af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84d0cec28db6338a1395fc2ed344a7e7"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a84d0cec28db6338a1395fc2ed344a7e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2845da75bf29d04e7e6fc7cda92ac18"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a95e62dc45849554e9131429140c5014f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a95e62dc45849554e9131429140c5014f">HF2ADJ2</a></td></tr>
<tr class="separator:a95e62dc45849554e9131429140c5014f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2b33278108be5a523924e63e955c052"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a93b9f78de061ff1cd4e48f5e2373e314"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a93b9f78de061ff1cd4e48f5e2373e314">HF2ADJXTALDIVRATIO</a>: 2</td></tr>
<tr class="separator:a93b9f78de061ff1cd4e48f5e2373e314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07ebeeb972f01f3170f2909ed9dd17f6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a07ebeeb972f01f3170f2909ed9dd17f6">HF2ADJRATIO</a>: 29</td></tr>
<tr class="separator:a07ebeeb972f01f3170f2909ed9dd17f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 1</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2b33278108be5a523924e63e955c052"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#ac2b33278108be5a523924e63e955c052">HF2ADJ2_b</a></td></tr>
<tr class="separator:ac2b33278108be5a523924e63e955c052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2845da75bf29d04e7e6fc7cda92ac18"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ab2845da75bf29d04e7e6fc7cda92ac18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed6b522e72aa2f2bfacd280aaa76e6b3"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a036d29b698233bc27f99fb0045db944f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a036d29b698233bc27f99fb0045db944f">HF2VAL</a></td></tr>
<tr class="separator:a036d29b698233bc27f99fb0045db944f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae67123979672b19c3c632fe55f02ff4b"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a195aeb38dd48956529507f0de248bcd6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a195aeb38dd48956529507f0de248bcd6">HF2ADJTRIMOUT</a>: 11</td></tr>
<tr class="separator:a195aeb38dd48956529507f0de248bcd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 21</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae67123979672b19c3c632fe55f02ff4b"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#ae67123979672b19c3c632fe55f02ff4b">HF2VAL_b</a></td></tr>
<tr class="separator:ae67123979672b19c3c632fe55f02ff4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed6b522e72aa2f2bfacd280aaa76e6b3"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aed6b522e72aa2f2bfacd280aaa76e6b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6b72ec1106742a8158eb147f2f145c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k_g_e_n___type.html#ad6b72ec1106742a8158eb147f2f145c2">RESERVED4</a> [8]</td></tr>
<tr class="separator:ad6b72ec1106742a8158eb147f2f145c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4de9084295d500d8455841253b4acb0e"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ada9a4810bbf2c34691f3260787b94d95"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#ada9a4810bbf2c34691f3260787b94d95">LFRCCTRL</a></td></tr>
<tr class="separator:ada9a4810bbf2c34691f3260787b94d95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a644f629cc47cb808ed525100a32dfb60"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aaa8d48026772531edb09cbcc995b927c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#aaa8d48026772531edb09cbcc995b927c">LFRCOUT</a>: 1</td></tr>
<tr class="separator:aaa8d48026772531edb09cbcc995b927c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66bcbbe262b1e96ca4da6b4e0802a5db"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a66bcbbe262b1e96ca4da6b4e0802a5db">LFRCPWD</a>: 1</td></tr>
<tr class="separator:a66bcbbe262b1e96ca4da6b4e0802a5db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 30</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a644f629cc47cb808ed525100a32dfb60"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a644f629cc47cb808ed525100a32dfb60">LFRCCTRL_b</a></td></tr>
<tr class="separator:a644f629cc47cb808ed525100a32dfb60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4de9084295d500d8455841253b4acb0e"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a4de9084295d500d8455841253b4acb0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fd06508c04d31c73a257141bc7ca25c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k_g_e_n___type.html#a3fd06508c04d31c73a257141bc7ca25c">RESERVED5</a> [2]</td></tr>
<tr class="separator:a3fd06508c04d31c73a257141bc7ca25c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61dee85bc92da1e5627a7180a1486a7c"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a0fecaede8829c9d0949283a42b31e3c6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a0fecaede8829c9d0949283a42b31e3c6">DISPCLKCTRL</a></td></tr>
<tr class="separator:a0fecaede8829c9d0949283a42b31e3c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1475e99efe459053aaa50945eae5d16c"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a52b39f570c962600c3dfaddfcda69ca7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a52b39f570c962600c3dfaddfcda69ca7">PLLCLKSEL</a>: 2</td></tr>
<tr class="separator:a52b39f570c962600c3dfaddfcda69ca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 1</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4b27cf516885bb1b78d9a00b416235a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#ad4b27cf516885bb1b78d9a00b416235a">PLLCLKEN</a>: 1</td></tr>
<tr class="separator:ad4b27cf516885bb1b78d9a00b416235a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefc4c7a5b5b52e22579ab7e30902b08d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#aefc4c7a5b5b52e22579ab7e30902b08d">DISPCLKSEL</a>: 2</td></tr>
<tr class="separator:aefc4c7a5b5b52e22579ab7e30902b08d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 1</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61a8ae405e36f1bdf6292c088eca1625"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a61a8ae405e36f1bdf6292c088eca1625">DCCLKEN</a>: 1</td></tr>
<tr class="separator:a61a8ae405e36f1bdf6292c088eca1625"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce12a63de64ef64ae2d59d128251cae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a9ce12a63de64ef64ae2d59d128251cae">__pad2__</a>: 24</td></tr>
<tr class="separator:a9ce12a63de64ef64ae2d59d128251cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1475e99efe459053aaa50945eae5d16c"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a1475e99efe459053aaa50945eae5d16c">DISPCLKCTRL_b</a></td></tr>
<tr class="separator:a1475e99efe459053aaa50945eae5d16c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61dee85bc92da1e5627a7180a1486a7c"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a61dee85bc92da1e5627a7180a1486a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a800484fa4594e6af81c14870896fed04"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:adf593351052f321704e42a0b19dabd9a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#adf593351052f321704e42a0b19dabd9a">CLKGENSPARES</a></td></tr>
<tr class="separator:adf593351052f321704e42a0b19dabd9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac948c714175cd109934f30de01575cd2"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:adf593351052f321704e42a0b19dabd9a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#adf593351052f321704e42a0b19dabd9a">CLKGENSPARES</a>: 32</td></tr>
<tr class="separator:adf593351052f321704e42a0b19dabd9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac948c714175cd109934f30de01575cd2"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#ac948c714175cd109934f30de01575cd2">CLKGENSPARES_b</a></td></tr>
<tr class="separator:ac948c714175cd109934f30de01575cd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a800484fa4594e6af81c14870896fed04"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a800484fa4594e6af81c14870896fed04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a086901b1de1ece4c9f89bdd71926b7a7"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a292dd8d38c0a06a9eeba8db2541fde7d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a292dd8d38c0a06a9eeba8db2541fde7d">HFRCIDLECOUNTERS</a></td></tr>
<tr class="separator:a292dd8d38c0a06a9eeba8db2541fde7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b2c26077ada3d5e58511a1986f3ab06"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a5c57e506c6c65352e0adaf3754feea4e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a5c57e506c6c65352e0adaf3754feea4e">HFRCPWRDOWNDELAY</a>: 6</td></tr>
<tr class="separator:a5c57e506c6c65352e0adaf3754feea4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 2</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e49eba3068303574b67159db07890ff"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a9e49eba3068303574b67159db07890ff">HFRCCLKREQDELAY</a>: 6</td></tr>
<tr class="separator:a9e49eba3068303574b67159db07890ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 2</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1010db85359d28358e4e4498fc55b2e3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a1010db85359d28358e4e4498fc55b2e3">HFRC2PWRDOWNDELAY</a>: 6</td></tr>
<tr class="separator:a1010db85359d28358e4e4498fc55b2e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce12a63de64ef64ae2d59d128251cae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a9ce12a63de64ef64ae2d59d128251cae">__pad2__</a>: 2</td></tr>
<tr class="separator:a9ce12a63de64ef64ae2d59d128251cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82d268e857dfd7ef84da685252f95270"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a82d268e857dfd7ef84da685252f95270">HFRC2CLKREQDELAY</a>: 6</td></tr>
<tr class="separator:a82d268e857dfd7ef84da685252f95270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4854608c0e776f0704a4d9a4b98ea57d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a4854608c0e776f0704a4d9a4b98ea57d">__pad3__</a>: 1</td></tr>
<tr class="separator:a4854608c0e776f0704a4d9a4b98ea57d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a521a6125feb5f8d9ecee10a01d46bace"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a521a6125feb5f8d9ecee10a01d46bace">UPDATEENABLE</a>: 1</td></tr>
<tr class="separator:a521a6125feb5f8d9ecee10a01d46bace"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b2c26077ada3d5e58511a1986f3ab06"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a4b2c26077ada3d5e58511a1986f3ab06">HFRCIDLECOUNTERS_b</a></td></tr>
<tr class="separator:a4b2c26077ada3d5e58511a1986f3ab06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a086901b1de1ece4c9f89bdd71926b7a7"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a086901b1de1ece4c9f89bdd71926b7a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacb276c4e0cfdf2cd205011b10f21f50"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k_g_e_n___type.html#aacb276c4e0cfdf2cd205011b10f21f50">RESERVED6</a> [28]</td></tr>
<tr class="separator:aacb276c4e0cfdf2cd205011b10f21f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a5c6967ad3f32c5b0842608206879d5"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:af6cd40afad7a4b7fc2c0e06b6a59b522"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#af6cd40afad7a4b7fc2c0e06b6a59b522">INTRPTEN</a></td></tr>
<tr class="separator:af6cd40afad7a4b7fc2c0e06b6a59b522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab53f5fe0e4f89024b4fa395ed9f6dff1"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a6a2ca23522d11daa4b06befdb9597d15"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a6a2ca23522d11daa4b06befdb9597d15">OF</a>: 1</td></tr>
<tr class="separator:a6a2ca23522d11daa4b06befdb9597d15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 31</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab53f5fe0e4f89024b4fa395ed9f6dff1"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#ab53f5fe0e4f89024b4fa395ed9f6dff1">INTRPTEN_b</a></td></tr>
<tr class="separator:ab53f5fe0e4f89024b4fa395ed9f6dff1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a5c6967ad3f32c5b0842608206879d5"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a8a5c6967ad3f32c5b0842608206879d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c778892b23e075980a56b8f31d58615"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a491f4893e53d5b05cbb732e5b29bb66d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a491f4893e53d5b05cbb732e5b29bb66d">INTRPTSTAT</a></td></tr>
<tr class="separator:a491f4893e53d5b05cbb732e5b29bb66d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abeb277b06c06e3fd74790a62948d85c6"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a6a2ca23522d11daa4b06befdb9597d15"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a6a2ca23522d11daa4b06befdb9597d15">OF</a>: 1</td></tr>
<tr class="separator:a6a2ca23522d11daa4b06befdb9597d15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 31</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abeb277b06c06e3fd74790a62948d85c6"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#abeb277b06c06e3fd74790a62948d85c6">INTRPTSTAT_b</a></td></tr>
<tr class="separator:abeb277b06c06e3fd74790a62948d85c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c778892b23e075980a56b8f31d58615"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a4c778892b23e075980a56b8f31d58615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88007afa261610766a1d71d4959a7eb3"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a67daa18dd628bb1a29847b322b7dec4a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a67daa18dd628bb1a29847b322b7dec4a">INTRPTCLR</a></td></tr>
<tr class="separator:a67daa18dd628bb1a29847b322b7dec4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54bdd4cc482afd9da6b2bafb5d831f51"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a6a2ca23522d11daa4b06befdb9597d15"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a6a2ca23522d11daa4b06befdb9597d15">OF</a>: 1</td></tr>
<tr class="separator:a6a2ca23522d11daa4b06befdb9597d15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 31</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54bdd4cc482afd9da6b2bafb5d831f51"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a54bdd4cc482afd9da6b2bafb5d831f51">INTRPTCLR_b</a></td></tr>
<tr class="separator:a54bdd4cc482afd9da6b2bafb5d831f51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88007afa261610766a1d71d4959a7eb3"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a88007afa261610766a1d71d4959a7eb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab49543d072abd7c988269e5f3c119ab1"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a88d704ca9d79cc06813993200c0a70a7"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a88d704ca9d79cc06813993200c0a70a7">INTRPTSET</a></td></tr>
<tr class="separator:a88d704ca9d79cc06813993200c0a70a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6c9750cbbf363b28667e30a8d3e92ec"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a6a2ca23522d11daa4b06befdb9597d15"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a6a2ca23522d11daa4b06befdb9597d15">OF</a>: 1</td></tr>
<tr class="separator:a6a2ca23522d11daa4b06befdb9597d15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 31</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6c9750cbbf363b28667e30a8d3e92ec"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_c_l_k_g_e_n___type.html#ad6c9750cbbf363b28667e30a8d3e92ec">INTRPTSET_b</a></td></tr>
<tr class="separator:ad6c9750cbbf363b28667e30a8d3e92ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab49543d072abd7c988269e5f3c119ab1"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ab49543d072abd7c988269e5f3c119ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >Clock Generator (CLKGEN) </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a22d15b08f1b770ab9bc46cc74a4cd3eb" name="a22d15b08f1b770ab9bc46cc74a4cd3eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22d15b08f1b770ab9bc46cc74a4cd3eb">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @232</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac8c37f6ca115c6ecccbb9894da5814be" name="ac8c37f6ca115c6ecccbb9894da5814be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8c37f6ca115c6ecccbb9894da5814be">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @234</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87592a4db916276cbee2b96cd8ea7cb1" name="a87592a4db916276cbee2b96cd8ea7cb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87592a4db916276cbee2b96cd8ea7cb1">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @236</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa10cc1f7e056ada9abb7924a2a9f2008" name="aa10cc1f7e056ada9abb7924a2a9f2008"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa10cc1f7e056ada9abb7924a2a9f2008">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @238</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4468297eb4d5282a48a19f4743787cf0" name="a4468297eb4d5282a48a19f4743787cf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4468297eb4d5282a48a19f4743787cf0">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @240</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90e783944c8f6dafad7d63ba3dc15e9d" name="a90e783944c8f6dafad7d63ba3dc15e9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90e783944c8f6dafad7d63ba3dc15e9d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @242</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a74f382396c9d50d6479bf5c79b787642" name="a74f382396c9d50d6479bf5c79b787642"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74f382396c9d50d6479bf5c79b787642">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @244</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8aafa6e84e60f8a853ce0b451db1e464" name="a8aafa6e84e60f8a853ce0b451db1e464"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8aafa6e84e60f8a853ce0b451db1e464">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @246</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84d0cec28db6338a1395fc2ed344a7e7" name="a84d0cec28db6338a1395fc2ed344a7e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84d0cec28db6338a1395fc2ed344a7e7">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @248</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab2845da75bf29d04e7e6fc7cda92ac18" name="ab2845da75bf29d04e7e6fc7cda92ac18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2845da75bf29d04e7e6fc7cda92ac18">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @250</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed6b522e72aa2f2bfacd280aaa76e6b3" name="aed6b522e72aa2f2bfacd280aaa76e6b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed6b522e72aa2f2bfacd280aaa76e6b3">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @252</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4de9084295d500d8455841253b4acb0e" name="a4de9084295d500d8455841253b4acb0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4de9084295d500d8455841253b4acb0e">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @254</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a61dee85bc92da1e5627a7180a1486a7c" name="a61dee85bc92da1e5627a7180a1486a7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61dee85bc92da1e5627a7180a1486a7c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @256</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a800484fa4594e6af81c14870896fed04" name="a800484fa4594e6af81c14870896fed04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a800484fa4594e6af81c14870896fed04">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @258</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a086901b1de1ece4c9f89bdd71926b7a7" name="a086901b1de1ece4c9f89bdd71926b7a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a086901b1de1ece4c9f89bdd71926b7a7">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @260</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a5c6967ad3f32c5b0842608206879d5" name="a8a5c6967ad3f32c5b0842608206879d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a5c6967ad3f32c5b0842608206879d5">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @262</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c778892b23e075980a56b8f31d58615" name="a4c778892b23e075980a56b8f31d58615"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c778892b23e075980a56b8f31d58615">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @264</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a88007afa261610766a1d71d4959a7eb3" name="a88007afa261610766a1d71d4959a7eb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88007afa261610766a1d71d4959a7eb3">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @266</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab49543d072abd7c988269e5f3c119ab1" name="ab49543d072abd7c988269e5f3c119ab1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab49543d072abd7c988269e5f3c119ab1">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @268</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e57c2ef1c3ffb36722f000cc1156824" name="a3e57c2ef1c3ffb36722f000cc1156824"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e57c2ef1c3ffb36722f000cc1156824">&#9670;&nbsp;</a></span>__pad0__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t __pad0__</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6712ba6dd1d5b43d2d56ff8ac4e275a7" name="a6712ba6dd1d5b43d2d56ff8ac4e275a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6712ba6dd1d5b43d2d56ff8ac4e275a7">&#9670;&nbsp;</a></span>__pad1__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t __pad1__</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ce12a63de64ef64ae2d59d128251cae" name="a9ce12a63de64ef64ae2d59d128251cae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ce12a63de64ef64ae2d59d128251cae">&#9670;&nbsp;</a></span>__pad2__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t __pad2__</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4854608c0e776f0704a4d9a4b98ea57d" name="a4854608c0e776f0704a4d9a4b98ea57d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4854608c0e776f0704a4d9a4b98ea57d">&#9670;&nbsp;</a></span>__pad3__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t __pad3__</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a66060e53b4c290f86b31073b4cac09f1" name="a66060e53b4c290f86b31073b4cac09f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66060e53b4c290f86b31073b4cac09f1">&#9670;&nbsp;</a></span>APBDMACPUCLKCLKGATEEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t APBDMACPUCLKCLKGATEEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..21] Chicken bit to enable clock gating on APB DMA CPU CLK <br  />
 </p>

</div>
</div>
<a id="a2198a84b846d78c6184a27c2f8d813e3" name="a2198a84b846d78c6184a27c2f8d813e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2198a84b846d78c6184a27c2f8d813e3">&#9670;&nbsp;</a></span>AXIXACLKENOVRRIDE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t AXIXACLKENOVRRIDE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[14..14] Chicken bit to disable Rev B added clock gating <br  />
 </p>

</div>
</div>
<a id="a6991c80f22e6fbf80310940459df397c" name="a6991c80f22e6fbf80310940459df397c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6991c80f22e6fbf80310940459df397c">&#9670;&nbsp;</a></span>CKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CKEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] Enable the CLKOUT signal <br  />
 </p>

</div>
</div>
<a id="a9519b7f2d58adf9fdfa4836542926500" name="a9519b7f2d58adf9fdfa4836542926500"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9519b7f2d58adf9fdfa4836542926500">&#9670;&nbsp;</a></span>CKSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CKSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..0] CLKOUT signal select <br  />
 </p>

</div>
</div>
<a id="a04eaf4f88a9290f7abbe0391c5596c0b" name="a04eaf4f88a9290f7abbe0391c5596c0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04eaf4f88a9290f7abbe0391c5596c0b">&#9670;&nbsp;</a></span>CLKGENMISCSPARE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CLKGENMISCSPARE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..25] Spare/Unused Chicken Bit <br  />
 </p>

</div>
</div>
<a id="adf593351052f321704e42a0b19dabd9a" name="adf593351052f321704e42a0b19dabd9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf593351052f321704e42a0b19dabd9a">&#9670;&nbsp;</a></span>CLKGENSPARES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CLKGENSPARES</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000088) CLKGEN Spare Regs <br  />
</p>
<p >[31..0] Placeholer spare registes that can be used as needed for future use <br  />
 </p>

</div>
</div>
<a id="ac948c714175cd109934f30de01575cd2" name="ac948c714175cd109934f30de01575cd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac948c714175cd109934f30de01575cd2">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CLKGENSPARES_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4c4556967faed859903b29b84887ab8" name="af4c4556967faed859903b29b84887ab8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4c4556967faed859903b29b84887ab8">&#9670;&nbsp;</a></span>CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CLKOUT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000010) This register enables the CLKOUT to the GPIOs, and selects the clock source to that. <br  />
 </p>

</div>
</div>
<a id="a04479216f6d8c4ec1516f610db34fbd6" name="a04479216f6d8c4ec1516f610db34fbd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04479216f6d8c4ec1516f610db34fbd6">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CLKOUT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a93a81c132a5c317a26788580052b41ee" name="a93a81c132a5c317a26788580052b41ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93a81c132a5c317a26788580052b41ee">&#9670;&nbsp;</a></span>CLOCKEN2STAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CLOCKEN2STAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000034) This is a continuation of the clock enable status. <br  />
</p>
<p >[31..0] Clock enable status 2 <br  />
 </p>

</div>
</div>
<a id="af7b4a440200767900751dccf8e843e66" name="af7b4a440200767900751dccf8e843e66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7b4a440200767900751dccf8e843e66">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CLOCKEN2STAT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af76a6207ca59e801a2abcbdb84cf3f47" name="af76a6207ca59e801a2abcbdb84cf3f47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af76a6207ca59e801a2abcbdb84cf3f47">&#9670;&nbsp;</a></span>CLOCKEN3STAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CLOCKEN3STAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000038) This is a continuation of the clock enable status. <br  />
</p>
<p >[31..0] Clock enable status 3 <br  />
 </p>

</div>
</div>
<a id="a00f6fc9e200358fdd8bad44ca5ed5652" name="a00f6fc9e200358fdd8bad44ca5ed5652"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00f6fc9e200358fdd8bad44ca5ed5652">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CLOCKEN3STAT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab465d056c88a274d9f7f7bf87ae1aa1b" name="ab465d056c88a274d9f7f7bf87ae1aa1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab465d056c88a274d9f7f7bf87ae1aa1b">&#9670;&nbsp;</a></span>CLOCKENSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CLOCKENSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000030) This register provides the enable status to all the peripheral clocks. <br  />
</p>
<p >[31..0] Clock enable status <br  />
 </p>

</div>
</div>
<a id="afe818185aa523b04a616d7f7019b6192" name="afe818185aa523b04a616d7f7019b6192"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe818185aa523b04a616d7f7019b6192">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CLOCKENSTAT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa6938dc121c5a2b8cf9ff6ccc4ccc2b9" name="aa6938dc121c5a2b8cf9ff6ccc4ccc2b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6938dc121c5a2b8cf9ff6ccc4ccc2b9">&#9670;&nbsp;</a></span>CM4DAXICLKGATEEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CM4DAXICLKGATEEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[18..18] Chicken bit to enable clock gating on CM4 DAXI CLK <br  />
 </p>

</div>
</div>
<a id="a61a8ae405e36f1bdf6292c088eca1625" name="a61a8ae405e36f1bdf6292c088eca1625"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61a8ae405e36f1bdf6292c088eca1625">&#9670;&nbsp;</a></span>DCCLKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DCCLKEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] Enable for the PLL clock through clkgen <br  />
 </p>

</div>
</div>
<a id="a0fecaede8829c9d0949283a42b31e3c6" name="a0fecaede8829c9d0949283a42b31e3c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fecaede8829c9d0949283a42b31e3c6">&#9670;&nbsp;</a></span>DISPCLKCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DISPCLKCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000084) Provides ability to select the PLL reference clock, and derivative of the display clock <br  />
 </p>

</div>
</div>
<a id="a1475e99efe459053aaa50945eae5d16c" name="a1475e99efe459053aaa50945eae5d16c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1475e99efe459053aaa50945eae5d16c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DISPCLKCTRL_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aefc4c7a5b5b52e22579ab7e30902b08d" name="aefc4c7a5b5b52e22579ab7e30902b08d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefc4c7a5b5b52e22579ab7e30902b08d">&#9670;&nbsp;</a></span>DISPCLKSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DISPCLKSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..4] Selection for PLL reference clock. <br  />
 </p>

</div>
</div>
<a id="acf1e1f0294b1ccca6d175630c9b43e98" name="acf1e1f0294b1ccca6d175630c9b43e98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf1e1f0294b1ccca6d175630c9b43e98">&#9670;&nbsp;</a></span>ETMTRACECLKCLKGATEEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ETMTRACECLKCLKGATEEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Chicken bit to enable clock gating on ETM TRACE CLK <br  />
 </p>

</div>
</div>
<a id="aa089126febe5a5fc53c8dc5d08467240" name="aa089126febe5a5fc53c8dc5d08467240"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa089126febe5a5fc53c8dc5d08467240">&#9670;&nbsp;</a></span>FRCBURSTOFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FRCBURSTOFF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Force fclk, hclk, fclk_wic and fclk_pmu to be turned off during burst transition. <br  />
 </p>

</div>
</div>
<a id="ae3de17580cc1ec7b257078536a576ea5" name="ae3de17580cc1ec7b257078536a576ea5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3de17580cc1ec7b257078536a576ea5">&#9670;&nbsp;</a></span>FRCHFRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FRCHFRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Force HFRC On . <br  />
 </p>

</div>
</div>
<a id="a70d357e5ff0b935eae8bb1a1130b210d" name="a70d357e5ff0b935eae8bb1a1130b210d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70d357e5ff0b935eae8bb1a1130b210d">&#9670;&nbsp;</a></span>FRCHFRC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FRCHFRC2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Force HFRC2 On.Setting this bit forces HFRC2 to remain on, including in deep sleep. When changing a module's clock source to HFRC2, this bit must be set and remain set when any module is using HFRC2 as its clock. <br  />
 </p>

</div>
</div>
<a id="a72031eabdeb0e07cb70f68259fbb6314" name="a72031eabdeb0e07cb70f68259fbb6314"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72031eabdeb0e07cb70f68259fbb6314">&#9670;&nbsp;</a></span>GFXAXICLKCLKGATEEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GFXAXICLKCLKGATEEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[20..20] Chicken bit to enable clock gating on GFX AXI CLK <br  />
 </p>

</div>
</div>
<a id="ac9a68ad500488a55689c706eb0e09aa3" name="ac9a68ad500488a55689c706eb0e09aa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9a68ad500488a55689c706eb0e09aa3">&#9670;&nbsp;</a></span>GFXCLKCLKGATEEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GFXCLKCLKGATEEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..19] Chicken bit to enable clock gating on GFX CLK <br  />
 </p>

</div>
</div>
<a id="af02aa94747e2f0139a5b3b432adcc93a" name="af02aa94747e2f0139a5b3b432adcc93a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af02aa94747e2f0139a5b3b432adcc93a">&#9670;&nbsp;</a></span>HF2ADJ0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HF2ADJ0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000048) This register controls hf2adj enable, fast_start enable, fast_start_delay setting and counter input offset. <br  />
 </p>

</div>
</div>
<a id="a2d107b9403e02b03a97ee8ea559385f2" name="a2d107b9403e02b03a97ee8ea559385f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d107b9403e02b03a97ee8ea559385f2">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  HF2ADJ0_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a947aa1b73926ec56fd81194ed663a214" name="a947aa1b73926ec56fd81194ed663a214"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a947aa1b73926ec56fd81194ed663a214">&#9670;&nbsp;</a></span>HF2ADJ1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HF2ADJ1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000004C) This register controls hf2adj trimming enable and trimming offset. <br  />
 </p>

</div>
</div>
<a id="a6509a8d266c11c01c08d08a21de836af" name="a6509a8d266c11c01c08d08a21de836af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6509a8d266c11c01c08d08a21de836af">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  HF2ADJ1_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a95e62dc45849554e9131429140c5014f" name="a95e62dc45849554e9131429140c5014f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95e62dc45849554e9131429140c5014f">&#9670;&nbsp;</a></span>HF2ADJ2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HF2ADJ2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000050) This register controls xtal32m divider ratio and HF2ADJ ration setting. <br  />
 </p>

</div>
</div>
<a id="ac2b33278108be5a523924e63e955c052" name="ac2b33278108be5a523924e63e955c052"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2b33278108be5a523924e63e955c052">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  HF2ADJ2_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1846a507190aa52488c66f45760acd42" name="a1846a507190aa52488c66f45760acd42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1846a507190aa52488c66f45760acd42">&#9670;&nbsp;</a></span>HF2ADJCNTINOFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HF2ADJCNTINOFFSET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[28..15] Counter input offset <br  />
 </p>

</div>
</div>
<a id="a42817abcd3f42be740bed49ccbd50efd" name="a42817abcd3f42be740bed49ccbd50efd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42817abcd3f42be740bed49ccbd50efd">&#9670;&nbsp;</a></span>HF2ADJEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HF2ADJEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] HF2ADJ control <br  />
 </p>

</div>
</div>
<a id="ab166e3a3b0a87867757a4e6b05b62801" name="ab166e3a3b0a87867757a4e6b05b62801"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab166e3a3b0a87867757a4e6b05b62801">&#9670;&nbsp;</a></span>HF2ADJFASTSTRDLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HF2ADJFASTSTRDLY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[14..2] Fast_start_delay value setting <br  />
 </p>

</div>
</div>
<a id="a8388e0a9c4af096bf4ddf765322f0c89" name="a8388e0a9c4af096bf4ddf765322f0c89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8388e0a9c4af096bf4ddf765322f0c89">&#9670;&nbsp;</a></span>HF2ADJFASTSTREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HF2ADJFASTSTREN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Fast_start_delay control <br  />
 </p>

</div>
</div>
<a id="a07ebeeb972f01f3170f2909ed9dd17f6" name="a07ebeeb972f01f3170f2909ed9dd17f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07ebeeb972f01f3170f2909ed9dd17f6">&#9670;&nbsp;</a></span>HF2ADJRATIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HF2ADJRATIO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[30..2] HF2ADJ ratio setting. <br  />
 </p>

</div>
</div>
<a id="a6e5144763517953f119eb17d5745b80f" name="a6e5144763517953f119eb17d5745b80f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e5144763517953f119eb17d5745b80f">&#9670;&nbsp;</a></span>HF2ADJTRIMEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HF2ADJTRIMEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..0] HF2ADJ output selection <br  />
 </p>

</div>
</div>
<a id="a60c1e770dc4dac5553a0f5b546267d2c" name="a60c1e770dc4dac5553a0f5b546267d2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60c1e770dc4dac5553a0f5b546267d2c">&#9670;&nbsp;</a></span>HF2ADJTRIMOFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HF2ADJTRIMOFFSET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..3] HF2ADJ trimming offset. (signed number) <br  />
 </p>

</div>
</div>
<a id="a195aeb38dd48956529507f0de248bcd6" name="a195aeb38dd48956529507f0de248bcd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a195aeb38dd48956529507f0de248bcd6">&#9670;&nbsp;</a></span>HF2ADJTRIMOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HF2ADJTRIMOUT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..0] HF2ADJ trimming output <br  />
 </p>

</div>
</div>
<a id="a93b9f78de061ff1cd4e48f5e2373e314" name="a93b9f78de061ff1cd4e48f5e2373e314"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93b9f78de061ff1cd4e48f5e2373e314">&#9670;&nbsp;</a></span>HF2ADJXTALDIVRATIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HF2ADJXTALDIVRATIO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..0] XTAL32MHz divider ratio for HF2ADJ. <br  />
 </p>

</div>
</div>
<a id="a41fb2747a30c00e498e310dc9ccc1acb" name="a41fb2747a30c00e498e310dc9ccc1acb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41fb2747a30c00e498e310dc9ccc1acb">&#9670;&nbsp;</a></span>HF2ADJXTHSMUXSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HF2ADJXTHSMUXSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[29..29] 0=XTHS 1=EXTREF select <br  />
 </p>

</div>
</div>
<a id="a036d29b698233bc27f99fb0045db944f" name="a036d29b698233bc27f99fb0045db944f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a036d29b698233bc27f99fb0045db944f">&#9670;&nbsp;</a></span>HF2VAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HF2VAL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000054) This register provides the read back of the HF2TUNE <br  />
 </p>

</div>
</div>
<a id="ae67123979672b19c3c632fe55f02ff4b" name="ae67123979672b19c3c632fe55f02ff4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae67123979672b19c3c632fe55f02ff4b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  HF2VAL_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7183de9d4f2bc912ccf6fa1f31b6a9f7" name="a7183de9d4f2bc912ccf6fa1f31b6a9f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7183de9d4f2bc912ccf6fa1f31b6a9f7">&#9670;&nbsp;</a></span>HFADJ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HFADJ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000020) This register controls the HFRC adjustment. The HFRC clock can change with temperature and process corners, and this register controls the HFRC adjustment logic which reduces the fluctuations to the clock. <br  />
 </p>

</div>
</div>
<a id="ad9ec46fc7bada5ddc1127bba6557d2bd" name="ad9ec46fc7bada5ddc1127bba6557d2bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9ec46fc7bada5ddc1127bba6557d2bd">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  HFADJ_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27e403e4f776b31b9b56dbc751f30a78" name="a27e403e4f776b31b9b56dbc751f30a78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27e403e4f776b31b9b56dbc751f30a78">&#9670;&nbsp;</a></span>HFADJCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HFADJCK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..1] Repeat period for HFRC adjustment <br  />
 </p>

</div>
</div>
<a id="a49d8eb8b9d4ec25d0160c8ad4a93f04a" name="a49d8eb8b9d4ec25d0160c8ad4a93f04a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49d8eb8b9d4ec25d0160c8ad4a93f04a">&#9670;&nbsp;</a></span>HFADJEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HFADJEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] HFRC adjustment control <br  />
 </p>

</div>
</div>
<a id="a3941936533c9e2f1713487ba8f6d795b" name="a3941936533c9e2f1713487ba8f6d795b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3941936533c9e2f1713487ba8f6d795b">&#9670;&nbsp;</a></span>HFADJGAIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HFADJGAIN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..21] Gain control for HFRC adjustment <br  />
 </p>

</div>
</div>
<a id="a4cd1ebeeeee5d83b778671725dfba9be" name="a4cd1ebeeeee5d83b778671725dfba9be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cd1ebeeeee5d83b778671725dfba9be">&#9670;&nbsp;</a></span>HFADJMAXDELTA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HFADJMAXDELTA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[28..24] Maximum delta for HF Adjustments. 0=Disabled, 1-31=maximum delta step <br  />
 </p>

</div>
</div>
<a id="a82d268e857dfd7ef84da685252f95270" name="a82d268e857dfd7ef84da685252f95270"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82d268e857dfd7ef84da685252f95270">&#9670;&nbsp;</a></span>HFRC2CLKREQDELAY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HFRC2CLKREQDELAY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[29..24] Enable for the PLL clock through clkgen <br  />
 </p>

</div>
</div>
<a id="a1010db85359d28358e4e4498fc55b2e3" name="a1010db85359d28358e4e4498fc55b2e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1010db85359d28358e4e4498fc55b2e3">&#9670;&nbsp;</a></span>HFRC2PWRDOWNDELAY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HFRC2PWRDOWNDELAY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] Idle counter for HFRC2 POWER DOWN DELAY <br  />
 </p>

</div>
</div>
<a id="ae2d4590cddfca2465164dfb01e7ba4bb" name="ae2d4590cddfca2465164dfb01e7ba4bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2d4590cddfca2465164dfb01e7ba4bb">&#9670;&nbsp;</a></span>HFRC96TRUNKGATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HFRC96TRUNKGATE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[24..24] DO NOT USE. HFRC96_TRUNK_GATE. Setting this bit when BIT23=0, will kill HFRC root clock. <br  />
 </p>

</div>
</div>
<a id="a9e49eba3068303574b67159db07890ff" name="a9e49eba3068303574b67159db07890ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e49eba3068303574b67159db07890ff">&#9670;&nbsp;</a></span>HFRCCLKREQDELAY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HFRCCLKREQDELAY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..8] Idle counter for HFRC CLK REQ DELAY <br  />
 </p>

</div>
</div>
<a id="a4d5aa81aa1c52e9182c4cb225b4b5d0f" name="a4d5aa81aa1c52e9182c4cb225b4b5d0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d5aa81aa1c52e9182c4cb225b4b5d0f">&#9670;&nbsp;</a></span>HFRCFUNCCLKGATEEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HFRCFUNCCLKGATEEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..23] Chicken bit to enable clock gating on HFRC_FUNC_CLK <br  />
 </p>

</div>
</div>
<a id="a292dd8d38c0a06a9eeba8db2541fde7d" name="a292dd8d38c0a06a9eeba8db2541fde7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a292dd8d38c0a06a9eeba8db2541fde7d">&#9670;&nbsp;</a></span>HFRCIDLECOUNTERS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HFRCIDLECOUNTERS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000008C) Provides SW controlled # idle cycles before powering down HFRC, HFRC2., core clock enable(s) <br  />
 </p>

</div>
</div>
<a id="a4b2c26077ada3d5e58511a1986f3ab06" name="a4b2c26077ada3d5e58511a1986f3ab06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b2c26077ada3d5e58511a1986f3ab06">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  HFRCIDLECOUNTERS_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c57e506c6c65352e0adaf3754feea4e" name="a5c57e506c6c65352e0adaf3754feea4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c57e506c6c65352e0adaf3754feea4e">&#9670;&nbsp;</a></span>HFRCPWRDOWNDELAY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HFRCPWRDOWNDELAY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..0] Idle counter for HFRC POWER DOWN DELAY <br  />
 </p>

</div>
</div>
<a id="a4f92449f3fcd207be41b3fcc84ff8252" name="a4f92449f3fcd207be41b3fcc84ff8252"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f92449f3fcd207be41b3fcc84ff8252">&#9670;&nbsp;</a></span>HFWARMUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HFWARMUP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[20..20] XT warmup period for HFRC adjustment <br  />
 </p>

</div>
</div>
<a id="a627c0d24ec8ef71da94b919fde5bf1e4" name="a627c0d24ec8ef71da94b919fde5bf1e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a627c0d24ec8ef71da94b919fde5bf1e4">&#9670;&nbsp;</a></span>HFXTADJ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HFXTADJ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..8] Target HFRC adjustment value. <br  />
 </p>

</div>
</div>
<a id="a67daa18dd628bb1a29847b322b7dec4a" name="a67daa18dd628bb1a29847b322b7dec4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67daa18dd628bb1a29847b322b7dec4a">&#9670;&nbsp;</a></span>INTRPTCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INTRPTCLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000108) Write a 1 to a bit in this register to clear the interrupt status associated with that bit. <br  />
 </p>

</div>
</div>
<a id="a54bdd4cc482afd9da6b2bafb5d831f51" name="a54bdd4cc482afd9da6b2bafb5d831f51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54bdd4cc482afd9da6b2bafb5d831f51">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  INTRPTCLR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af6cd40afad7a4b7fc2c0e06b6a59b522" name="af6cd40afad7a4b7fc2c0e06b6a59b522"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6cd40afad7a4b7fc2c0e06b6a59b522">&#9670;&nbsp;</a></span>INTRPTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INTRPTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000100) Set bits in this register to allow this module to generate the corresponding interrupt. <br  />
 </p>

</div>
</div>
<a id="ab53f5fe0e4f89024b4fa395ed9f6dff1" name="ab53f5fe0e4f89024b4fa395ed9f6dff1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab53f5fe0e4f89024b4fa395ed9f6dff1">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  INTRPTEN_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a88d704ca9d79cc06813993200c0a70a7" name="a88d704ca9d79cc06813993200c0a70a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88d704ca9d79cc06813993200c0a70a7">&#9670;&nbsp;</a></span>INTRPTSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INTRPTSET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000010C) Write a 1 to a bit in this register to instantly generate an interrupt from this module. (Generally used for testing purposes). <br  />
 </p>

</div>
</div>
<a id="ad6c9750cbbf363b28667e30a8d3e92ec" name="ad6c9750cbbf363b28667e30a8d3e92ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6c9750cbbf363b28667e30a8d3e92ec">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  INTRPTSET_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a491f4893e53d5b05cbb732e5b29bb66d" name="a491f4893e53d5b05cbb732e5b29bb66d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a491f4893e53d5b05cbb732e5b29bb66d">&#9670;&nbsp;</a></span>INTRPTSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INTRPTSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000104) Read bits from this register to discover the cause of a recent interrupt. <br  />
 </p>

</div>
</div>
<a id="abeb277b06c06e3fd74790a62948d85c6" name="abeb277b06c06e3fd74790a62948d85c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abeb277b06c06e3fd74790a62948d85c6">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  INTRPTSTAT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ada9a4810bbf2c34691f3260787b94d95" name="ada9a4810bbf2c34691f3260787b94d95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada9a4810bbf2c34691f3260787b94d95">&#9670;&nbsp;</a></span>LFRCCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LFRCCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000078) LFRC control <br  />
 </p>

</div>
</div>
<a id="a644f629cc47cb808ed525100a32dfb60" name="a644f629cc47cb808ed525100a32dfb60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a644f629cc47cb808ed525100a32dfb60">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  LFRCCTRL_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa8d48026772531edb09cbcc995b927c" name="aaa8d48026772531edb09cbcc995b927c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa8d48026772531edb09cbcc995b927c">&#9670;&nbsp;</a></span>LFRCOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LFRCOUT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Disable LFRC output <br  />
 </p>

</div>
</div>
<a id="a66bcbbe262b1e96ca4da6b4e0802a5db" name="a66bcbbe262b1e96ca4da6b4e0802a5db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66bcbbe262b1e96ca4da6b4e0802a5db">&#9670;&nbsp;</a></span>LFRCPWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LFRCPWD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Power down LFRC <br  />
 </p>

</div>
</div>
<a id="a01cde7a2ad684a69183e57f9992516a8" name="a01cde7a2ad684a69183e57f9992516a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01cde7a2ad684a69183e57f9992516a8">&#9670;&nbsp;</a></span>MISC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MISC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000044) This register controls a 'safe' mode for burst, which disables the clock when burst transition is happening. It also includes a register to force the HFRC during deep sleep. It is mainly used for debug and testing. <br  />
 </p>

</div>
</div>
<a id="a526259016e18df19ec2c187f4ff8d415" name="a526259016e18df19ec2c187f4ff8d415"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a526259016e18df19ec2c187f4ff8d415">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  MISC_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad7a4b3b291ddf6186743af00804fceb0" name="ad7a4b3b291ddf6186743af00804fceb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7a4b3b291ddf6186743af00804fceb0">&#9670;&nbsp;</a></span>OCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000000C) This register includes controls for autocalibration in addition to the RTC oscillator controls. <br  />
 </p>

</div>
</div>
<a id="aec42e9f839abb8f0004c5f467d1351c3" name="aec42e9f839abb8f0004c5f467d1351c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec42e9f839abb8f0004c5f467d1351c3">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  OCTRL_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a2ca23522d11daa4b06befdb9597d15" name="a6a2ca23522d11daa4b06befdb9597d15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a2ca23522d11daa4b06befdb9597d15">&#9670;&nbsp;</a></span>OF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] XT Oscillator Fail interrupt <br  />
 </p>

</div>
</div>
<a id="a5e880021ab318dd8e35e2b93bb527cbe" name="a5e880021ab318dd8e35e2b93bb527cbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e880021ab318dd8e35e2b93bb527cbe">&#9670;&nbsp;</a></span>OSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] Selects the RTC oscillator (1=LFRC, 0=XT)This selection bit and clocking the RTC with the external crystal (XT) are inoperable in silicon revisions A and B0. <br  />
 </p>

</div>
</div>
<a id="ad4b27cf516885bb1b78d9a00b416235a" name="ad4b27cf516885bb1b78d9a00b416235a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4b27cf516885bb1b78d9a00b416235a">&#9670;&nbsp;</a></span>PLLCLKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PLLCLKEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] Enable for the PLL clock through clkgen <br  />
 </p>

</div>
</div>
<a id="a52b39f570c962600c3dfaddfcda69ca7" name="a52b39f570c962600c3dfaddfcda69ca7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52b39f570c962600c3dfaddfcda69ca7">&#9670;&nbsp;</a></span>PLLCLKSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PLLCLKSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..0] Selection for PLL reference clock. <br  />
 </p>

</div>
</div>
<a id="a40322391f6e1d4f7d0cbf0fc0f084f04" name="a40322391f6e1d4f7d0cbf0fc0f084f04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40322391f6e1d4f7d0cbf0fc0f084f04">&#9670;&nbsp;</a></span>PWRONCLKENCRYPTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRONCLKENCRYPTO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..11] Chicken bit to disable Rev B clock enable during reset <br  />
 </p>

</div>
</div>
<a id="acb7901e76de3c43d90b3268be395ce82" name="acb7901e76de3c43d90b3268be395ce82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb7901e76de3c43d90b3268be395ce82">&#9670;&nbsp;</a></span>PWRONCLKENDISP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRONCLKENDISP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] Chicken bit to disable Rev B clock enable during reset <br  />
 </p>

</div>
</div>
<a id="a21824e88e28eb6ddfe58aeab838c8d26" name="a21824e88e28eb6ddfe58aeab838c8d26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21824e88e28eb6ddfe58aeab838c8d26">&#9670;&nbsp;</a></span>PWRONCLKENDISPPHY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRONCLKENDISPPHY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] Chicken bit to disable Rev B clock enable during reset <br  />
 </p>

</div>
</div>
<a id="a54460bd92371e65748324dc73fa7b8ba" name="a54460bd92371e65748324dc73fa7b8ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54460bd92371e65748324dc73fa7b8ba">&#9670;&nbsp;</a></span>PWRONCLKENGFX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRONCLKENGFX</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] Chicken bit to disable Rev B clock enable during reset <br  />
 </p>

</div>
</div>
<a id="af8d21b0aaf12b97bc9583a915b4cb031" name="af8d21b0aaf12b97bc9583a915b4cb031"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8d21b0aaf12b97bc9583a915b4cb031">&#9670;&nbsp;</a></span>PWRONCLKENI2S0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRONCLKENI2S0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Chicken bit to disable Rev B clock enable during reset <br  />
 </p>

</div>
</div>
<a id="a58de372a06322959909a706489cd6167" name="a58de372a06322959909a706489cd6167"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58de372a06322959909a706489cd6167">&#9670;&nbsp;</a></span>PWRONCLKENI2S0REFCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRONCLKENI2S0REFCLK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..15] Chicken bit to disable Rev B clock enable during reset <br  />
 </p>

</div>
</div>
<a id="ae227447d9f4a56095842f47f2b997e6e" name="ae227447d9f4a56095842f47f2b997e6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae227447d9f4a56095842f47f2b997e6e">&#9670;&nbsp;</a></span>PWRONCLKENI2S1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRONCLKENI2S1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..13] Chicken bit to disable Rev B clock enable during reset <br  />
 </p>

</div>
</div>
<a id="ae25578450e6e5d723a0f9d7be9bcdf66" name="ae25578450e6e5d723a0f9d7be9bcdf66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae25578450e6e5d723a0f9d7be9bcdf66">&#9670;&nbsp;</a></span>PWRONCLKENI2S1REFCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRONCLKENI2S1REFCLK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[16..16] Chicken bit to disable Rev B clock enable during reset <br  />
 </p>

</div>
</div>
<a id="a0045879fd150ecc00acbf4e088911a26" name="a0045879fd150ecc00acbf4e088911a26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0045879fd150ecc00acbf4e088911a26">&#9670;&nbsp;</a></span>PWRONCLKENSDIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRONCLKENSDIO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] Chicken bit to disable Rev B clock enable during reset <br  />
 </p>

</div>
</div>
<a id="a4125ab0da21ed9318fd53a1d4f820ff8" name="a4125ab0da21ed9318fd53a1d4f820ff8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4125ab0da21ed9318fd53a1d4f820ff8">&#9670;&nbsp;</a></span>PWRONCLKENUSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRONCLKENUSB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] Chicken bit to disable Rev B clock enable during reset <br  />
 </p>

</div>
</div>
<a id="ac5410f1da706fa266a7801f5c13c1852" name="ac5410f1da706fa266a7801f5c13c1852"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5410f1da706fa266a7801f5c13c1852">&#9670;&nbsp;</a></span>PWRONCLKENUSBREFCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRONCLKENUSBREFCLK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..17] Chicken bit to disable Rev B clock enable during reset <br  />
 </p>

</div>
</div>
<a id="af6d9e4242a53a9f2e895343e4f6f2b3b" name="af6d9e4242a53a9f2e895343e4f6f2b3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6d9e4242a53a9f2e895343e4f6f2b3b">&#9670;&nbsp;</a></span>RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED[3]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >&lt; (@ 0x40004000) CLKGEN Structure <br  />
 </p>

</div>
</div>
<a id="a14ccc14416eb95508223a9bd13962d2e" name="a14ccc14416eb95508223a9bd13962d2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14ccc14416eb95508223a9bd13962d2e">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED1[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a65112b2c826796588ec9d61166c2e7a1" name="a65112b2c826796588ec9d61166c2e7a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65112b2c826796588ec9d61166c2e7a1">&#9670;&nbsp;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED2[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90489c40ec88b687ea561d57a49519f7" name="a90489c40ec88b687ea561d57a49519f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90489c40ec88b687ea561d57a49519f7">&#9670;&nbsp;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED3[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad6b72ec1106742a8158eb147f2f145c2" name="ad6b72ec1106742a8158eb147f2f145c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6b72ec1106742a8158eb147f2f145c2">&#9670;&nbsp;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED4[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3fd06508c04d31c73a257141bc7ca25c" name="a3fd06508c04d31c73a257141bc7ca25c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fd06508c04d31c73a257141bc7ca25c">&#9670;&nbsp;</a></span>RESERVED5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED5[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aacb276c4e0cfdf2cd205011b10f21f50" name="aacb276c4e0cfdf2cd205011b10f21f50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacb276c4e0cfdf2cd205011b10f21f50">&#9670;&nbsp;</a></span>RESERVED6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED6[28]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a521a6125feb5f8d9ecee10a01d46bace" name="a521a6125feb5f8d9ecee10a01d46bace"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a521a6125feb5f8d9ecee10a01d46bace">&#9670;&nbsp;</a></span>UPDATEENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t UPDATEENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..31] usage : Clear UPDATEENABLE or 1'b0; Update other bits fields of this register. Set this register to 1'b1 for HW to update. <br  />
 </p>

</div>
</div>
<a id="a14245f5bbed680bc268ecec9f1996532" name="a14245f5bbed680bc268ecec9f1996532"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14245f5bbed680bc268ecec9f1996532">&#9670;&nbsp;</a></span>USEHFRC2FQ192MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t USEHFRC2FQ192MHZ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Use HFRC-192MHz or HFRC2-192MHz for MCU <br  />
 </p>

</div>
</div>
<a id="a72c327ccceade1c314c0cdbedfabdbed" name="a72c327ccceade1c314c0cdbedfabdbed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72c327ccceade1c314c0cdbedfabdbed">&#9670;&nbsp;</a></span>USEHFRC2FQ48MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t USEHFRC2FQ48MHZ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] Use HFRC-48MHz or HFRC2-48MHz for DSP <br  />
 </p>

</div>
</div>
<a id="ac4b22fe2c1d12581fcf0a7a5e134d99b" name="ac4b22fe2c1d12581fcf0a7a5e134d99b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4b22fe2c1d12581fcf0a7a5e134d99b">&#9670;&nbsp;</a></span>USEHFRC2FQ96MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t USEHFRC2FQ96MHZ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] Use HFRC-96MHz or HFRC2-96MHz for DSP <br  />
 </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_c_l_k_g_e_n___type.html">CLKGEN_Type</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2 </li>
  </ul>
</div>
</body>
</html>
