// Seed: 92162122
`define pp_2 0
`timescale 1ps / 1ps
`define pp_3 0
`timescale 1 ps / 1ps `default_nettype id_1
module module_0 (
    id_1,
    id_2
);
  input id_2;
  inout id_1;
  logic id_2 = 1;
endmodule
