// Seed: 1946130863
module module_0 ();
  bit id_1;
  id_2(
      id_1 || id_1, 1, id_1
  );
  always id_1 <= -1;
  assign module_2.type_18 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri   id_1,
    output uwire id_2,
    input  wand  id_3,
    output wire  id_4,
    id_6
);
  assign id_4 = id_1 <-> id_6;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input uwire id_0,
    output wor id_1,
    input tri1 id_2,
    output tri0 id_3,
    input tri id_4,
    id_15,
    output tri id_5,
    output tri0 id_6,
    id_16,
    input uwire id_7,
    input supply0 id_8,
    output uwire id_9,
    output supply0 id_10,
    output tri1 id_11,
    input supply0 id_12,
    input tri id_13
);
  wire id_17;
  xnor primCall (id_1, id_12, id_13, id_15, id_16, id_17, id_2, id_4, id_7, id_8);
  module_0 modCall_1 ();
endmodule
