
*** Running vivado
    with args -log design_1_test_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_test_0_0.tcl


****** Vivado v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_test_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/out_dataflow.prj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1644.008 ; gain = 35.695 ; free physical = 102660 ; free virtual = 119218
Command: synth_design -top design_1_test_0_0 -part xczu3eg-sbva484-1-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7295 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 2506.371 ; gain = 26.988 ; free physical = 97990 ; free virtual = 114571
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_test_0_0' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ip/design_1_test_0_0/synth/design_1_test_0_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'test' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test.v:12]
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_CONTROL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'test_control_s_axi' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_control_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 5'b00000 
	Parameter ADDR_GIE bound to: 5'b00100 
	Parameter ADDR_IER bound to: 5'b01000 
	Parameter ADDR_ISR bound to: 5'b01100 
	Parameter ADDR_INPUT_IMAGE_DATA_0 bound to: 5'b10000 
	Parameter ADDR_INPUT_IMAGE_CTRL bound to: 5'b10100 
	Parameter ADDR_RESULT_DATA_0 bound to: 5'b11000 
	Parameter ADDR_RESULT_CTRL bound to: 5'b11100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_control_s_axi.v:198]
INFO: [Synth 8-6155] done synthesizing module 'test_control_s_axi' (1#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_control_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'test_gmem_m_axi' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_gmem_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'test_gmem_m_axi_throttl' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_gmem_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'test_gmem_m_axi_throttl' (2#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_gmem_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'test_gmem_m_axi_write' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_gmem_m_axi.v:1701]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'test_gmem_m_axi_fifo' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'test_gmem_m_axi_fifo' (3#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'test_gmem_m_axi_reg_slice' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_gmem_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'test_gmem_m_axi_reg_slice' (4#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_gmem_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'test_gmem_m_axi_fifo__parameterized0' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'test_gmem_m_axi_fifo__parameterized0' (4#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'test_gmem_m_axi_buffer' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_gmem_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'test_gmem_m_axi_buffer' (5#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_gmem_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'test_gmem_m_axi_fifo__parameterized1' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'test_gmem_m_axi_fifo__parameterized1' (5#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'test_gmem_m_axi_fifo__parameterized2' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'test_gmem_m_axi_fifo__parameterized2' (5#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_gmem_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_gmem_m_axi.v:2069]
INFO: [Synth 8-6155] done synthesizing module 'test_gmem_m_axi_write' (6#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_gmem_m_axi.v:1701]
INFO: [Synth 8-6157] synthesizing module 'test_gmem_m_axi_read' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_gmem_m_axi.v:904]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'test_gmem_m_axi_buffer__parameterized0' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_gmem_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'test_gmem_m_axi_buffer__parameterized0' (6#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_gmem_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'test_gmem_m_axi_reg_slice__parameterized0' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_gmem_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'test_gmem_m_axi_reg_slice__parameterized0' (6#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_gmem_m_axi.v:314]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_gmem_m_axi.v:1252]
INFO: [Synth 8-6155] done synthesizing module 'test_gmem_m_axi_read' (7#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_gmem_m_axi.v:904]
INFO: [Synth 8-6155] done synthesizing module 'test_gmem_m_axi' (8#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_gmem_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'conv113' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113.v:10]
	Parameter ap_ST_fsm_state1 bound to: 14'b00000000000001 
	Parameter ap_ST_fsm_state2 bound to: 14'b00000000000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 14'b00000000000100 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 14'b00000000001000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 14'b00000000010000 
	Parameter ap_ST_fsm_state43 bound to: 14'b00000000100000 
	Parameter ap_ST_fsm_state44 bound to: 14'b00000001000000 
	Parameter ap_ST_fsm_state45 bound to: 14'b00000010000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 14'b00000100000000 
	Parameter ap_ST_fsm_state48 bound to: 14'b00001000000000 
	Parameter ap_ST_fsm_state49 bound to: 14'b00010000000000 
	Parameter ap_ST_fsm_state50 bound to: 14'b00100000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 14'b01000000000000 
	Parameter ap_ST_fsm_state56 bound to: 14'b10000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113.v:167]
INFO: [Synth 8-6157] synthesizing module 'conv113_weight_cobkb' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cobkb.v:39]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv113_weight_cobkb_rom' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cobkb.v:6]
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cobkb.v:18]
INFO: [Synth 8-3876] $readmem data file './conv113_weight_cobkb_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cobkb.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv113_weight_cobkb_rom' (9#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cobkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv113_weight_cobkb' (10#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cobkb.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv113_weight_cocud' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cocud.v:39]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv113_weight_cocud_rom' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cocud.v:6]
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cocud.v:18]
INFO: [Synth 8-3876] $readmem data file './conv113_weight_cocud_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cocud.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv113_weight_cocud_rom' (11#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cocud.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv113_weight_cocud' (12#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cocud.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv113_weight_codEe' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_codEe.v:39]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv113_weight_codEe_rom' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_codEe.v:6]
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_codEe.v:18]
INFO: [Synth 8-3876] $readmem data file './conv113_weight_codEe_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_codEe.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv113_weight_codEe_rom' (13#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_codEe.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv113_weight_codEe' (14#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_codEe.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv113_weight_coeOg' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_coeOg.v:39]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv113_weight_coeOg_rom' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_coeOg.v:6]
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_coeOg.v:18]
INFO: [Synth 8-3876] $readmem data file './conv113_weight_coeOg_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_coeOg.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv113_weight_coeOg_rom' (15#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_coeOg.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv113_weight_coeOg' (16#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_coeOg.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv113_weight_cofYi' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cofYi.v:39]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv113_weight_cofYi_rom' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cofYi.v:6]
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cofYi.v:18]
INFO: [Synth 8-3876] $readmem data file './conv113_weight_cofYi_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cofYi.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv113_weight_cofYi_rom' (17#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cofYi.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv113_weight_cofYi' (18#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cofYi.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv113_weight_cog8j' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cog8j.v:39]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv113_weight_cog8j_rom' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cog8j.v:6]
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cog8j.v:18]
INFO: [Synth 8-3876] $readmem data file './conv113_weight_cog8j_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cog8j.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv113_weight_cog8j_rom' (19#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cog8j.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv113_weight_cog8j' (20#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cog8j.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv113_weight_cohbi' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cohbi.v:39]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv113_weight_cohbi_rom' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cohbi.v:6]
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cohbi.v:18]
INFO: [Synth 8-3876] $readmem data file './conv113_weight_cohbi_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cohbi.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv113_weight_cohbi_rom' (21#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cohbi.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv113_weight_cohbi' (22#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cohbi.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv113_weight_coibs' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_coibs.v:39]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv113_weight_coibs_rom' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_coibs.v:6]
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_coibs.v:18]
INFO: [Synth 8-3876] $readmem data file './conv113_weight_coibs_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_coibs.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv113_weight_coibs_rom' (23#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_coibs.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv113_weight_coibs' (24#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_coibs.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv113_weight_cojbC' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cojbC.v:39]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv113_weight_cojbC_rom' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cojbC.v:6]
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cojbC.v:18]
INFO: [Synth 8-3876] $readmem data file './conv113_weight_cojbC_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cojbC.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv113_weight_cojbC_rom' (25#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cojbC.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv113_weight_cojbC' (26#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cojbC.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv113_weight_cokbM' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cokbM.v:39]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv113_weight_cokbM_rom' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cokbM.v:6]
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cokbM.v:18]
INFO: [Synth 8-3876] $readmem data file './conv113_weight_cokbM_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cokbM.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv113_weight_cokbM_rom' (27#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cokbM.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv113_weight_cokbM' (28#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cokbM.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv113_weight_colbW' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_colbW.v:39]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv113_weight_colbW_rom' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_colbW.v:6]
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_colbW.v:18]
INFO: [Synth 8-3876] $readmem data file './conv113_weight_colbW_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_colbW.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv113_weight_colbW_rom' (29#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_colbW.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv113_weight_colbW' (30#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_colbW.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv113_weight_comb6' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_comb6.v:39]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv113_weight_comb6_rom' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_comb6.v:6]
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_comb6.v:18]
INFO: [Synth 8-3876] $readmem data file './conv113_weight_comb6_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_comb6.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv113_weight_comb6_rom' (31#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_comb6.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv113_weight_comb6' (32#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_comb6.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv113_weight_concg' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_concg.v:39]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv113_weight_concg_rom' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_concg.v:6]
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_concg.v:18]
INFO: [Synth 8-3876] $readmem data file './conv113_weight_concg_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_concg.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv113_weight_concg_rom' (33#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_concg.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv113_weight_concg' (34#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_concg.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv113_weight_coocq' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_coocq.v:39]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv113_weight_coocq_rom' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_coocq.v:6]
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_coocq.v:18]
INFO: [Synth 8-3876] $readmem data file './conv113_weight_coocq_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_coocq.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv113_weight_coocq_rom' (35#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_coocq.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv113_weight_coocq' (36#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_coocq.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv113_weight_copcA' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_copcA.v:39]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv113_weight_copcA_rom' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_copcA.v:6]
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_copcA.v:18]
INFO: [Synth 8-3876] $readmem data file './conv113_weight_copcA_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_copcA.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv113_weight_copcA_rom' (37#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_copcA.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv113_weight_copcA' (38#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_copcA.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv113_weight_coqcK' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_coqcK.v:39]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv113_weight_coqcK_rom' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_coqcK.v:6]
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_coqcK.v:18]
INFO: [Synth 8-3876] $readmem data file './conv113_weight_coqcK_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_coqcK.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv113_weight_coqcK_rom' (39#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_coqcK.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv113_weight_coqcK' (40#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_coqcK.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv113_weight_corcU' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_corcU.v:39]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv113_weight_corcU_rom' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_corcU.v:6]
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_corcU.v:18]
INFO: [Synth 8-3876] $readmem data file './conv113_weight_corcU_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_corcU.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv113_weight_corcU_rom' (41#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_corcU.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv113_weight_corcU' (42#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_corcU.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv113_weight_cosc4' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cosc4.v:39]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv113_weight_cosc4_rom' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cosc4.v:6]
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cosc4.v:18]
INFO: [Synth 8-3876] $readmem data file './conv113_weight_cosc4_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cosc4.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv113_weight_cosc4_rom' (43#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cosc4.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv113_weight_cosc4' (44#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cosc4.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv113_weight_cotde' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cotde.v:39]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv113_weight_cotde_rom' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cotde.v:6]
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cotde.v:18]
INFO: [Synth 8-3876] $readmem data file './conv113_weight_cotde_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cotde.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv113_weight_cotde_rom' (45#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cotde.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv113_weight_cotde' (46#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cotde.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv113_weight_coudo' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_coudo.v:39]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv113_weight_coudo_rom' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_coudo.v:6]
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_coudo.v:18]
INFO: [Synth 8-3876] $readmem data file './conv113_weight_coudo_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_coudo.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv113_weight_coudo_rom' (47#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_coudo.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv113_weight_coudo' (48#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_coudo.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv113_weight_covdy' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_covdy.v:39]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv113_weight_covdy_rom' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_covdy.v:6]
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_covdy.v:18]
INFO: [Synth 8-3876] $readmem data file './conv113_weight_covdy_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_covdy.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv113_weight_covdy_rom' (49#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_covdy.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv113_weight_covdy' (50#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_covdy.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv113_weight_cowdI' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cowdI.v:39]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv113_weight_cowdI_rom' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cowdI.v:6]
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cowdI.v:18]
INFO: [Synth 8-3876] $readmem data file './conv113_weight_cowdI_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cowdI.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv113_weight_cowdI_rom' (51#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cowdI.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv113_weight_cowdI' (52#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cowdI.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv113_weight_coxdS' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_coxdS.v:39]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv113_weight_coxdS_rom' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_coxdS.v:6]
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_coxdS.v:18]
INFO: [Synth 8-3876] $readmem data file './conv113_weight_coxdS_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_coxdS.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv113_weight_coxdS_rom' (53#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_coxdS.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv113_weight_coxdS' (54#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_coxdS.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv113_weight_coyd2' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_coyd2.v:39]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv113_weight_coyd2_rom' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_coyd2.v:6]
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_coyd2.v:18]
INFO: [Synth 8-3876] $readmem data file './conv113_weight_coyd2_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_coyd2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv113_weight_coyd2_rom' (55#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_coyd2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv113_weight_coyd2' (56#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_coyd2.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv113_weight_cozec' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cozec.v:39]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv113_weight_cozec_rom' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cozec.v:6]
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cozec.v:18]
INFO: [Synth 8-3876] $readmem data file './conv113_weight_cozec_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cozec.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv113_weight_cozec_rom' (57#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cozec.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv113_weight_cozec' (58#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_cozec.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv113_weight_coAem' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_coAem.v:39]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv113_weight_coAem_rom' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_coAem.v:6]
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_coAem.v:18]
INFO: [Synth 8-3876] $readmem data file './conv113_weight_coAem_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_coAem.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv113_weight_coAem_rom' (59#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_coAem.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv113_weight_coAem' (60#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_coAem.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv113_weight_coBew' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_coBew.v:39]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv113_weight_coBew_rom' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_coBew.v:6]
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_coBew.v:18]
INFO: [Synth 8-3876] $readmem data file './conv113_weight_coBew_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_coBew.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv113_weight_coBew_rom' (61#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_coBew.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv113_weight_coBew' (62#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_weight_coBew.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv113_conv1_linCeG' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_conv1_linCeG.v:37]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 322 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv113_conv1_linCeG_ram' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_conv1_linCeG.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 322 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_conv1_linCeG.v:19]
INFO: [Synth 8-6155] done synthesizing module 'conv113_conv1_linCeG_ram' (63#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_conv1_linCeG.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv113_conv1_linCeG' (64#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_conv1_linCeG.v:37]
INFO: [Synth 8-6157] synthesizing module 'conv113_conv1_linKfY' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_conv1_linKfY.v:46]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 322 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv113_conv1_linKfY_ram' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_conv1_linKfY.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 322 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_conv1_linKfY.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv113_conv1_linKfY_ram' (65#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_conv1_linKfY.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv113_conv1_linKfY' (66#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_conv1_linKfY.v:46]
INFO: [Synth 8-6157] synthesizing module 'conv113_conv1_winLf8' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_conv1_winLf8.v:48]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv113_conv1_winLf8_ram' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_conv1_winLf8.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_conv1_winLf8.v:22]
INFO: [Synth 8-6155] done synthesizing module 'conv113_conv1_winLf8_ram' (67#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_conv1_winLf8.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv113_conv1_winLf8' (68#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_conv1_winLf8.v:48]
INFO: [Synth 8-6157] synthesizing module 'conv113_conv1_winMgi' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_conv1_winMgi.v:48]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv113_conv1_winMgi_ram' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_conv1_winMgi.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_conv1_winMgi.v:22]
INFO: [Synth 8-6155] done synthesizing module 'conv113_conv1_winMgi_ram' (69#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_conv1_winMgi.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv113_conv1_winMgi' (70#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113_conv1_winMgi.v:48]
INFO: [Synth 8-6157] synthesizing module 'test_fpext_32ns_6UhA' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_fpext_32ns_6UhA.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'test_ap_fpext_0_no_dsp_32' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/ip/test_ap_fpext_0_no_dsp_32.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_PART bound to: xczu3eg-sbva484-1-i - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at '/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/46d7/hdl/floating_point_v7_1_rfs.vhd:94422' bound to instance 'U0' of component 'floating_point_v7_1_9' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/ip/test_ap_fpext_0_no_dsp_32.vhd:200]
INFO: [Synth 8-256] done synthesizing module 'test_ap_fpext_0_no_dsp_32' (81#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/ip/test_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'test_fpext_32ns_6UhA' (82#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_fpext_32ns_6UhA.v:8]
INFO: [Synth 8-6157] synthesizing module 'test_srem_10ns_10VhK' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_srem_10ns_10VhK.v:152]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 14 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'test_srem_10ns_10VhK_div' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_srem_10ns_10VhK.v:73]
	Parameter in0_WIDTH bound to: 10 - type: integer 
	Parameter in1_WIDTH bound to: 10 - type: integer 
	Parameter out_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'test_srem_10ns_10VhK_div_u' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_srem_10ns_10VhK.v:7]
	Parameter in0_WIDTH bound to: 10 - type: integer 
	Parameter in1_WIDTH bound to: 10 - type: integer 
	Parameter out_WIDTH bound to: 10 - type: integer 
	Parameter cal_WIDTH bound to: 10 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[9].divisor_tmp_reg[10] was removed.  [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_srem_10ns_10VhK.v:56]
INFO: [Synth 8-6155] done synthesizing module 'test_srem_10ns_10VhK_div_u' (83#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_srem_10ns_10VhK.v:7]
INFO: [Synth 8-6155] done synthesizing module 'test_srem_10ns_10VhK_div' (84#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_srem_10ns_10VhK.v:73]
INFO: [Synth 8-6155] done synthesizing module 'test_srem_10ns_10VhK' (85#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_srem_10ns_10VhK.v:152]
INFO: [Synth 8-6157] synthesizing module 'test_srem_9ns_9nsWhU' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_srem_9ns_9nsWhU.v:152]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 13 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'test_srem_9ns_9nsWhU_div' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_srem_9ns_9nsWhU.v:73]
	Parameter in0_WIDTH bound to: 9 - type: integer 
	Parameter in1_WIDTH bound to: 9 - type: integer 
	Parameter out_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'test_srem_9ns_9nsWhU_div_u' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_srem_9ns_9nsWhU.v:7]
	Parameter in0_WIDTH bound to: 9 - type: integer 
	Parameter in1_WIDTH bound to: 9 - type: integer 
	Parameter out_WIDTH bound to: 9 - type: integer 
	Parameter cal_WIDTH bound to: 9 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[8].divisor_tmp_reg[9] was removed.  [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_srem_9ns_9nsWhU.v:56]
INFO: [Synth 8-6155] done synthesizing module 'test_srem_9ns_9nsWhU_div_u' (86#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_srem_9ns_9nsWhU.v:7]
INFO: [Synth 8-6155] done synthesizing module 'test_srem_9ns_9nsWhU_div' (87#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_srem_9ns_9nsWhU.v:73]
INFO: [Synth 8-6155] done synthesizing module 'test_srem_9ns_9nsWhU' (88#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_srem_9ns_9nsWhU.v:152]
INFO: [Synth 8-6157] synthesizing module 'test_mux_32_8_1_1' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_mux_32_8_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'test_mux_32_8_1_1' (89#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_mux_32_8_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'test_mul_mul_20nsXh4' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_mul_mul_20nsXh4.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 38 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'test_mul_mul_20nsXh4_DSP48_0' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_mul_mul_20nsXh4.v:4]
INFO: [Synth 8-6155] done synthesizing module 'test_mul_mul_20nsXh4_DSP48_0' (90#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_mul_mul_20nsXh4.v:4]
INFO: [Synth 8-6155] done synthesizing module 'test_mul_mul_20nsXh4' (91#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_mul_mul_20nsXh4.v:13]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113.v:4515]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113.v:4517]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113.v:4519]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113.v:4521]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113.v:4523]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113.v:4525]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113.v:4527]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113.v:4529]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113.v:4531]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113.v:4533]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113.v:4535]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113.v:4537]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113.v:4539]
INFO: [Synth 8-6155] done synthesizing module 'conv113' (92#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv113.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_bn1' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/relu_bn1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/relu_bn1.v:59]
INFO: [Synth 8-6157] synthesizing module 'relu_bn1_a_batchnYie' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/relu_bn1_a_batchnYie.v:39]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'relu_bn1_a_batchnYie_rom' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/relu_bn1_a_batchnYie.v:6]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/relu_bn1_a_batchnYie.v:18]
INFO: [Synth 8-3876] $readmem data file './relu_bn1_a_batchnYie_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/relu_bn1_a_batchnYie.v:21]
INFO: [Synth 8-6155] done synthesizing module 'relu_bn1_a_batchnYie_rom' (93#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/relu_bn1_a_batchnYie.v:6]
INFO: [Synth 8-6155] done synthesizing module 'relu_bn1_a_batchnYie' (94#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/relu_bn1_a_batchnYie.v:39]
INFO: [Synth 8-6157] synthesizing module 'relu_bn1_b_batchnZio' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/relu_bn1_b_batchnZio.v:39]
	Parameter DataWidth bound to: 21 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'relu_bn1_b_batchnZio_rom' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/relu_bn1_b_batchnZio.v:6]
	Parameter DWIDTH bound to: 21 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/relu_bn1_b_batchnZio.v:18]
INFO: [Synth 8-3876] $readmem data file './relu_bn1_b_batchnZio_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/relu_bn1_b_batchnZio.v:21]
INFO: [Synth 8-6155] done synthesizing module 'relu_bn1_b_batchnZio_rom' (95#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/relu_bn1_b_batchnZio.v:6]
INFO: [Synth 8-6155] done synthesizing module 'relu_bn1_b_batchnZio' (96#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/relu_bn1_b_batchnZio.v:39]
INFO: [Synth 8-6157] synthesizing module 'test_mac_muladd_10iy' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_mac_muladd_10iy.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'test_mac_muladd_10iy_DSP48_1' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_mac_muladd_10iy.v:7]
INFO: [Synth 8-6155] done synthesizing module 'test_mac_muladd_10iy_DSP48_1' (97#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_mac_muladd_10iy.v:7]
INFO: [Synth 8-6155] done synthesizing module 'test_mac_muladd_10iy' (98#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_mac_muladd_10iy.v:30]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/relu_bn1.v:433]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/relu_bn1.v:435]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/relu_bn1.v:437]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/relu_bn1.v:439]
INFO: [Synth 8-6155] done synthesizing module 'relu_bn1' (99#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/relu_bn1.v:10]
INFO: [Synth 8-6157] synthesizing module 'maxpool1' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/maxpool1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 24'b000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 24'b000000000000000000000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 24'b000000000000000000000100 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 24'b000000000000000000001000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 24'b000000000000000000010000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 24'b000000000000000000100000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 24'b000000000000000001000000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 24'b000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 24'b000000000000000100000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 24'b000000000000001000000000 
	Parameter ap_ST_fsm_pp0_stage8 bound to: 24'b000000000000010000000000 
	Parameter ap_ST_fsm_pp0_stage9 bound to: 24'b000000000000100000000000 
	Parameter ap_ST_fsm_pp0_stage10 bound to: 24'b000000000001000000000000 
	Parameter ap_ST_fsm_pp0_stage11 bound to: 24'b000000000010000000000000 
	Parameter ap_ST_fsm_pp0_stage12 bound to: 24'b000000000100000000000000 
	Parameter ap_ST_fsm_pp0_stage13 bound to: 24'b000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage14 bound to: 24'b000000010000000000000000 
	Parameter ap_ST_fsm_pp0_stage15 bound to: 24'b000000100000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 24'b000001000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 24'b000010000000000000000000 
	Parameter ap_ST_fsm_pp1_stage1 bound to: 24'b000100000000000000000000 
	Parameter ap_ST_fsm_pp1_stage2 bound to: 24'b001000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage3 bound to: 24'b010000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 24'b100000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/maxpool1.v:80]
INFO: [Synth 8-6157] synthesizing module 'maxpool1_pool1_li1iI' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/maxpool1_pool1_li1iI.v:48]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 10240 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'maxpool1_pool1_li1iI_ram' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/maxpool1_pool1_li1iI.v:6]
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 10240 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/maxpool1_pool1_li1iI.v:22]
INFO: [Synth 8-6155] done synthesizing module 'maxpool1_pool1_li1iI_ram' (100#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/maxpool1_pool1_li1iI.v:6]
INFO: [Synth 8-6155] done synthesizing module 'maxpool1_pool1_li1iI' (101#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/maxpool1_pool1_li1iI.v:48]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/maxpool1.v:1386]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/maxpool1.v:1388]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/maxpool1.v:1390]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/maxpool1.v:1392]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/maxpool1.v:1394]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/maxpool1.v:1396]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/maxpool1.v:1398]
INFO: [Synth 8-6155] done synthesizing module 'maxpool1' (102#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/maxpool1.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv2' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 33'b000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 33'b000000000000000000000000000000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 33'b000000000000000000000000000000100 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 33'b000000000000000000000000000001000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 33'b000000000000000000000000000010000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 33'b000000000000000000000000000100000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 33'b000000000000000000000000001000000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 33'b000000000000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 33'b000000000000000000000000100000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 33'b000000000000000000000001000000000 
	Parameter ap_ST_fsm_pp0_stage8 bound to: 33'b000000000000000000000010000000000 
	Parameter ap_ST_fsm_pp0_stage9 bound to: 33'b000000000000000000000100000000000 
	Parameter ap_ST_fsm_pp0_stage10 bound to: 33'b000000000000000000001000000000000 
	Parameter ap_ST_fsm_pp0_stage11 bound to: 33'b000000000000000000010000000000000 
	Parameter ap_ST_fsm_pp0_stage12 bound to: 33'b000000000000000000100000000000000 
	Parameter ap_ST_fsm_pp0_stage13 bound to: 33'b000000000000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage14 bound to: 33'b000000000000000010000000000000000 
	Parameter ap_ST_fsm_pp0_stage15 bound to: 33'b000000000000000100000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 33'b000000000000001000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 33'b000000000000010000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 33'b000000000000100000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 33'b000000000001000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 33'b000000000010000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 33'b000000000100000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 33'b000000001000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 33'b000000010000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 33'b000000100000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 33'b000001000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 33'b000010000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 33'b000100000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 33'b001000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 33'b010000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 33'b100000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2.v:89]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2.v:1189]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2.v:1559]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2.v:1579]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2.v:1630]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2.v:1931]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'conv2_weight_conv2iS' [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_conv2iS.v:39]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_conv2iS.v:18]
INFO: [Synth 8-3876] $readmem data file './conv2_weight_conv2iS_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_conv2iS.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv2_weight_conv2iS_rom' (103#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_conv2iS.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv2_weight_conv2iS' (104#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_conv2iS.v:39]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_conv3i2.v:18]
INFO: [Synth 8-3876] $readmem data file './conv2_weight_conv3i2_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_conv3i2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv2_weight_conv3i2_rom' (105#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_conv3i2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv2_weight_conv3i2' (106#1) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_conv3i2.v:39]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_conv4jc.v:18]
INFO: [Synth 8-3876] $readmem data file './conv2_weight_conv4jc_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_conv4jc.v:21]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_conv5jm.v:18]
INFO: [Synth 8-3876] $readmem data file './conv2_weight_conv5jm_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_conv5jm.v:21]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_conv6jw.v:18]
INFO: [Synth 8-3876] $readmem data file './conv2_weight_conv6jw_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_conv6jw.v:21]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_conv7jG.v:18]
INFO: [Synth 8-3876] $readmem data file './conv2_weight_conv7jG_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_conv7jG.v:21]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_conv8jQ.v:18]
INFO: [Synth 8-3876] $readmem data file './conv2_weight_conv8jQ_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_conv8jQ.v:21]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_conv9j0.v:18]
INFO: [Synth 8-3876] $readmem data file './conv2_weight_conv9j0_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_conv9j0.v:21]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbak.v:18]
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convbak_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbak.v:21]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbbk.v:18]
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convbbk_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbbk.v:21]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbck.v:18]
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convbck_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbck.v:21]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbdk.v:18]
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convbdk_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbdk.v:21]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbek.v:18]
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convbek_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbek.v:21]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbfk.v:18]
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convbfk_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbfk.v:21]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbgk.v:18]
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convbgk_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbgk.v:21]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbhl.v:18]
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convbhl_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbhl.v:21]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbil.v:18]
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convbil_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbil.v:21]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbjl.v:18]
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convbjl_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbjl.v:21]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbkl.v:18]
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convbkl_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbkl.v:21]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbll.v:18]
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convbll_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbll.v:21]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbml.v:18]
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convbml_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbml.v:21]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbnm.v:18]
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convbnm_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbnm.v:21]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbom.v:18]
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convbom_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbom.v:21]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbpm.v:18]
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convbpm_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbpm.v:21]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbqm.v:18]
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convbqm_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbqm.v:21]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbrm.v:18]
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convbrm_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbrm.v:21]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbsm.v:18]
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convbsm_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbsm.v:21]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbtn.v:18]
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convbtn_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbtn.v:21]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbun.v:18]
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convbun_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbun.v:21]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbvn.v:18]
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convbvn_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbvn.v:21]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbwn.v:18]
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convbwn_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbwn.v:21]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbxn.v:18]
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convbxn_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbxn.v:21]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbyn.v:18]
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convbyn_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbyn.v:21]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbzo.v:18]
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convbzo_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbzo.v:21]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbAo.v:18]
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convbAo_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbAo.v:21]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbBo.v:18]
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convbBo_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbBo.v:21]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbCo.v:18]
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convbCo_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbCo.v:21]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbDo.v:18]
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convbDo_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbDo.v:21]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbEo.v:18]
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convbEo_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbEo.v:21]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbFp.v:18]
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convbFp_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbFp.v:21]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbGp.v:18]
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convbGp_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbGp.v:21]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbHp.v:18]
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convbHp_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbHp.v:21]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbIp.v:18]
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convbIp_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbIp.v:21]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbJp.v:18]
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convbJp_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbJp.v:21]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbKp.v:18]
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convbKp_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbKp.v:21]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbLp.v:18]
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convbLp_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbLp.v:21]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbMq.v:18]
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convbMq_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbMq.v:21]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbNq.v:18]
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convbNq_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbNq.v:21]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbOq.v:18]
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convbOq_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbOq.v:21]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbPq.v:18]
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convbPq_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbPq.v:21]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbQq.v:18]
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convbQq_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbQq.v:21]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbRq.v:18]
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convbRq_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbRq.v:21]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbSr.v:18]
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convbSr_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbSr.v:21]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbTr.v:18]
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convbTr_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbTr.v:21]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbUr.v:18]
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convbUr_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbUr.v:21]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbVr.v:18]
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convbVr_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbVr.v:21]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbWr.v:18]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convbWr_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbWr.v:21]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convbXr_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbXr.v:21]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convbYs_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbYs.v:21]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convbZs_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convbZs.v:21]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convb0s_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convb0s.v:21]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convb1s_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convb1s.v:21]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convb2s_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convb2s.v:21]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convb3s_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convb3s.v:21]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convb4t_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convb4t.v:21]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convb5t_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convb5t.v:21]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convb6t_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convb6t.v:21]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convb7t_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convb7t.v:21]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convb8t_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convb8t.v:21]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convb9t_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convb9t.v:21]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file './conv2_weight_convcau_rom.dat' is read successfully [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv2_weight_convcau.v:21]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 162 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 162 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 162 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 162 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter din2_WIDTH bound to: 5 - type: integer 
	Parameter din3_WIDTH bound to: 5 - type: integer 
	Parameter din4_WIDTH bound to: 5 - type: integer 
	Parameter din5_WIDTH bound to: 5 - type: integer 
	Parameter din6_WIDTH bound to: 5 - type: integer 
	Parameter din7_WIDTH bound to: 5 - type: integer 
	Parameter din8_WIDTH bound to: 5 - type: integer 
	Parameter din9_WIDTH bound to: 5 - type: integer 
	Parameter din10_WIDTH bound to: 5 - type: integer 
	Parameter din11_WIDTH bound to: 5 - type: integer 
	Parameter din12_WIDTH bound to: 5 - type: integer 
	Parameter din13_WIDTH bound to: 5 - type: integer 
	Parameter din14_WIDTH bound to: 5 - type: integer 
	Parameter din15_WIDTH bound to: 5 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 5 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter din2_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter din2_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter din2_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter din2_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 3 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 9 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 3 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter din2_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter din2_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 20 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 20 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/relu_bn2.v:439]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/relu_bn2.v:441]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/relu_bn2.v:443]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/relu_bn2.v:445]
	Parameter ap_ST_fsm_state1 bound to: 40'b0000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 40'b0000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 40'b0000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 40'b0000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 40'b0000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 40'b0000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 40'b0000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 40'b0000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 40'b0000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 40'b0000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_pp0_stage8 bound to: 40'b0000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_pp0_stage9 bound to: 40'b0000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_pp0_stage10 bound to: 40'b0000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_pp0_stage11 bound to: 40'b0000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_pp0_stage12 bound to: 40'b0000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_pp0_stage13 bound to: 40'b0000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage14 bound to: 40'b0000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_pp0_stage15 bound to: 40'b0000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_pp0_stage16 bound to: 40'b0000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_pp0_stage17 bound to: 40'b0000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_pp0_stage18 bound to: 40'b0000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_pp0_stage19 bound to: 40'b0000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage20 bound to: 40'b0000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage21 bound to: 40'b0000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage22 bound to: 40'b0000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage23 bound to: 40'b0000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage24 bound to: 40'b0000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage25 bound to: 40'b0000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage26 bound to: 40'b0000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage27 bound to: 40'b0000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage28 bound to: 40'b0000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage29 bound to: 40'b0000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage30 bound to: 40'b0000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage31 bound to: 40'b0000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 40'b0000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 40'b0000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage1 bound to: 40'b0001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage2 bound to: 40'b0010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage3 bound to: 40'b0100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 40'b1000000000000000000000000000000000000000 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/maxpool2.v:1946]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/maxpool2.v:1948]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/maxpool2.v:1950]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/maxpool2.v:1952]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/maxpool2.v:1954]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/maxpool2.v:1956]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/maxpool2.v:1958]
	Parameter ap_ST_fsm_state1 bound to: 56'b00000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 56'b00000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 56'b00000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 56'b00000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 56'b00000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 56'b00000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 56'b00000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 56'b00000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 56'b00000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 56'b00000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_pp0_stage8 bound to: 56'b00000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_pp0_stage9 bound to: 56'b00000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_pp0_stage10 bound to: 56'b00000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_pp0_stage11 bound to: 56'b00000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_pp0_stage12 bound to: 56'b00000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_pp0_stage13 bound to: 56'b00000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage14 bound to: 56'b00000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_pp0_stage15 bound to: 56'b00000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_pp0_stage16 bound to: 56'b00000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_pp0_stage17 bound to: 56'b00000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_pp0_stage18 bound to: 56'b00000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_pp0_stage19 bound to: 56'b00000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage20 bound to: 56'b00000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage21 bound to: 56'b00000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage22 bound to: 56'b00000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage23 bound to: 56'b00000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage24 bound to: 56'b00000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage25 bound to: 56'b00000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage26 bound to: 56'b00000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage27 bound to: 56'b00000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage28 bound to: 56'b00000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage29 bound to: 56'b00000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage30 bound to: 56'b00000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage31 bound to: 56'b00000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 56'b00000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 56'b00000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 56'b00000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 56'b00000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 56'b00000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 56'b00000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 56'b00000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 56'b00000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 56'b00000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage4 bound to: 56'b00000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage5 bound to: 56'b00000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage6 bound to: 56'b00000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage7 bound to: 56'b00000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage8 bound to: 56'b00000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage9 bound to: 56'b00000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage10 bound to: 56'b00000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage11 bound to: 56'b00000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage12 bound to: 56'b00001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage13 bound to: 56'b00010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage14 bound to: 56'b00100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage15 bound to: 56'b01000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 56'b10000000000000000000000000000000000000000000000000000000 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 82 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 82 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 82 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 82 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter din2_WIDTH bound to: 5 - type: integer 
	Parameter din3_WIDTH bound to: 5 - type: integer 
	Parameter din4_WIDTH bound to: 5 - type: integer 
	Parameter din5_WIDTH bound to: 5 - type: integer 
	Parameter din6_WIDTH bound to: 5 - type: integer 
	Parameter din7_WIDTH bound to: 5 - type: integer 
	Parameter din8_WIDTH bound to: 5 - type: integer 
	Parameter din9_WIDTH bound to: 5 - type: integer 
	Parameter din10_WIDTH bound to: 5 - type: integer 
	Parameter din11_WIDTH bound to: 5 - type: integer 
	Parameter din12_WIDTH bound to: 5 - type: integer 
	Parameter din13_WIDTH bound to: 5 - type: integer 
	Parameter din14_WIDTH bound to: 5 - type: integer 
	Parameter din15_WIDTH bound to: 5 - type: integer 
	Parameter din16_WIDTH bound to: 5 - type: integer 
	Parameter din17_WIDTH bound to: 5 - type: integer 
	Parameter din18_WIDTH bound to: 5 - type: integer 
	Parameter din19_WIDTH bound to: 5 - type: integer 
	Parameter din20_WIDTH bound to: 5 - type: integer 
	Parameter din21_WIDTH bound to: 5 - type: integer 
	Parameter din22_WIDTH bound to: 5 - type: integer 
	Parameter din23_WIDTH bound to: 5 - type: integer 
	Parameter din24_WIDTH bound to: 5 - type: integer 
	Parameter din25_WIDTH bound to: 5 - type: integer 
	Parameter din26_WIDTH bound to: 5 - type: integer 
	Parameter din27_WIDTH bound to: 5 - type: integer 
	Parameter din28_WIDTH bound to: 5 - type: integer 
	Parameter din29_WIDTH bound to: 5 - type: integer 
	Parameter din30_WIDTH bound to: 5 - type: integer 
	Parameter din31_WIDTH bound to: 5 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 5 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter din2_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 3 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 21 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 21 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/relu_bn3.v:439]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/relu_bn3.v:441]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/relu_bn3.v:443]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/relu_bn3.v:445]
	Parameter ap_ST_fsm_state1 bound to: 13'b0000000000001 
	Parameter ap_ST_fsm_state2 bound to: 13'b0000000000010 
	Parameter ap_ST_fsm_state3 bound to: 13'b0000000000100 
	Parameter ap_ST_fsm_state4 bound to: 13'b0000000001000 
	Parameter ap_ST_fsm_state5 bound to: 13'b0000000010000 
	Parameter ap_ST_fsm_state6 bound to: 13'b0000000100000 
	Parameter ap_ST_fsm_state7 bound to: 13'b0000001000000 
	Parameter ap_ST_fsm_state8 bound to: 13'b0000010000000 
	Parameter ap_ST_fsm_state9 bound to: 13'b0000100000000 
	Parameter ap_ST_fsm_state10 bound to: 13'b0001000000000 
	Parameter ap_ST_fsm_state11 bound to: 13'b0010000000000 
	Parameter ap_ST_fsm_state12 bound to: 13'b0100000000000 
	Parameter ap_ST_fsm_state13 bound to: 13'b1000000000000 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 10240 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 10240 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 4 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/maxpool3.v:751]
	Parameter ap_ST_fsm_state1 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_pp0_stage8 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_pp0_stage9 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_pp0_stage10 bound to: 74'b00000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_pp0_stage11 bound to: 74'b00000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_pp0_stage12 bound to: 74'b00000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_pp0_stage13 bound to: 74'b00000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage14 bound to: 74'b00000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_pp0_stage15 bound to: 74'b00000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_pp0_stage16 bound to: 74'b00000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_pp0_stage17 bound to: 74'b00000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_pp0_stage18 bound to: 74'b00000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_pp0_stage19 bound to: 74'b00000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage20 bound to: 74'b00000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage21 bound to: 74'b00000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage22 bound to: 74'b00000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage23 bound to: 74'b00000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage24 bound to: 74'b00000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage25 bound to: 74'b00000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage26 bound to: 74'b00000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage27 bound to: 74'b00000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage28 bound to: 74'b00000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage29 bound to: 74'b00000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage30 bound to: 74'b00000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage31 bound to: 74'b00000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage32 bound to: 74'b00000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage33 bound to: 74'b00000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage34 bound to: 74'b00000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage35 bound to: 74'b00000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage36 bound to: 74'b00000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage37 bound to: 74'b00000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage38 bound to: 74'b00000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage39 bound to: 74'b00000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage40 bound to: 74'b00000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage41 bound to: 74'b00000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage42 bound to: 74'b00000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage43 bound to: 74'b00000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage44 bound to: 74'b00000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage45 bound to: 74'b00000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage46 bound to: 74'b00000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage47 bound to: 74'b00000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage48 bound to: 74'b00000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage49 bound to: 74'b00000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage50 bound to: 74'b00000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage51 bound to: 74'b00000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage52 bound to: 74'b00000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage53 bound to: 74'b00000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage54 bound to: 74'b00000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage55 bound to: 74'b00000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage56 bound to: 74'b00000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage57 bound to: 74'b00000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage58 bound to: 74'b00000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage59 bound to: 74'b00000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage60 bound to: 74'b00000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage61 bound to: 74'b00000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage62 bound to: 74'b00000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage63 bound to: 74'b00000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 74'b00000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 74'b00000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 74'b00000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 74'b00001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 74'b00010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 74'b00100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 74'b01000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 74'b10000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 42 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 42 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 42 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 42 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter din2_WIDTH bound to: 5 - type: integer 
	Parameter din3_WIDTH bound to: 5 - type: integer 
	Parameter din4_WIDTH bound to: 5 - type: integer 
	Parameter din5_WIDTH bound to: 5 - type: integer 
	Parameter din6_WIDTH bound to: 5 - type: integer 
	Parameter din7_WIDTH bound to: 5 - type: integer 
	Parameter din8_WIDTH bound to: 5 - type: integer 
	Parameter din9_WIDTH bound to: 5 - type: integer 
	Parameter din10_WIDTH bound to: 5 - type: integer 
	Parameter din11_WIDTH bound to: 5 - type: integer 
	Parameter din12_WIDTH bound to: 5 - type: integer 
	Parameter din13_WIDTH bound to: 5 - type: integer 
	Parameter din14_WIDTH bound to: 5 - type: integer 
	Parameter din15_WIDTH bound to: 5 - type: integer 
	Parameter din16_WIDTH bound to: 5 - type: integer 
	Parameter din17_WIDTH bound to: 5 - type: integer 
	Parameter din18_WIDTH bound to: 5 - type: integer 
	Parameter din19_WIDTH bound to: 5 - type: integer 
	Parameter din20_WIDTH bound to: 5 - type: integer 
	Parameter din21_WIDTH bound to: 5 - type: integer 
	Parameter din22_WIDTH bound to: 5 - type: integer 
	Parameter din23_WIDTH bound to: 5 - type: integer 
	Parameter din24_WIDTH bound to: 5 - type: integer 
	Parameter din25_WIDTH bound to: 5 - type: integer 
	Parameter din26_WIDTH bound to: 5 - type: integer 
	Parameter din27_WIDTH bound to: 5 - type: integer 
	Parameter din28_WIDTH bound to: 5 - type: integer 
	Parameter din29_WIDTH bound to: 5 - type: integer 
	Parameter din30_WIDTH bound to: 5 - type: integer 
	Parameter din31_WIDTH bound to: 5 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter din33_WIDTH bound to: 5 - type: integer 
	Parameter din34_WIDTH bound to: 5 - type: integer 
	Parameter din35_WIDTH bound to: 5 - type: integer 
	Parameter din36_WIDTH bound to: 5 - type: integer 
	Parameter din37_WIDTH bound to: 5 - type: integer 
	Parameter din38_WIDTH bound to: 5 - type: integer 
	Parameter din39_WIDTH bound to: 5 - type: integer 
	Parameter din40_WIDTH bound to: 5 - type: integer 
	Parameter din41_WIDTH bound to: 5 - type: integer 
	Parameter din42_WIDTH bound to: 5 - type: integer 
	Parameter din43_WIDTH bound to: 5 - type: integer 
	Parameter din44_WIDTH bound to: 5 - type: integer 
	Parameter din45_WIDTH bound to: 5 - type: integer 
	Parameter din46_WIDTH bound to: 5 - type: integer 
	Parameter din47_WIDTH bound to: 5 - type: integer 
	Parameter din48_WIDTH bound to: 5 - type: integer 
	Parameter din49_WIDTH bound to: 5 - type: integer 
	Parameter din50_WIDTH bound to: 5 - type: integer 
	Parameter din51_WIDTH bound to: 5 - type: integer 
	Parameter din52_WIDTH bound to: 5 - type: integer 
	Parameter din53_WIDTH bound to: 5 - type: integer 
	Parameter din54_WIDTH bound to: 5 - type: integer 
	Parameter din55_WIDTH bound to: 5 - type: integer 
	Parameter din56_WIDTH bound to: 5 - type: integer 
	Parameter din57_WIDTH bound to: 5 - type: integer 
	Parameter din58_WIDTH bound to: 5 - type: integer 
	Parameter din59_WIDTH bound to: 5 - type: integer 
	Parameter din60_WIDTH bound to: 5 - type: integer 
	Parameter din61_WIDTH bound to: 5 - type: integer 
	Parameter din62_WIDTH bound to: 5 - type: integer 
	Parameter din63_WIDTH bound to: 5 - type: integer 
	Parameter din64_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 5 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter din2_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 20 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 20 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/relu_bn4.v:439]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/relu_bn4.v:441]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/relu_bn4.v:443]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/relu_bn4.v:445]
	Parameter ap_ST_fsm_state1 bound to: 13'b0000000000001 
	Parameter ap_ST_fsm_state2 bound to: 13'b0000000000010 
	Parameter ap_ST_fsm_state3 bound to: 13'b0000000000100 
	Parameter ap_ST_fsm_state4 bound to: 13'b0000000001000 
	Parameter ap_ST_fsm_state5 bound to: 13'b0000000010000 
	Parameter ap_ST_fsm_state6 bound to: 13'b0000000100000 
	Parameter ap_ST_fsm_state7 bound to: 13'b0000001000000 
	Parameter ap_ST_fsm_state8 bound to: 13'b0000010000000 
	Parameter ap_ST_fsm_state9 bound to: 13'b0000100000000 
	Parameter ap_ST_fsm_state10 bound to: 13'b0001000000000 
	Parameter ap_ST_fsm_state11 bound to: 13'b0010000000000 
	Parameter ap_ST_fsm_state12 bound to: 13'b0100000000000 
	Parameter ap_ST_fsm_state13 bound to: 13'b1000000000000 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 5120 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 5120 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/maxpool4.v:751]
	Parameter ap_ST_fsm_state1 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_pp0_stage8 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_pp0_stage9 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_pp0_stage10 bound to: 74'b00000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_pp0_stage11 bound to: 74'b00000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_pp0_stage12 bound to: 74'b00000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_pp0_stage13 bound to: 74'b00000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage14 bound to: 74'b00000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_pp0_stage15 bound to: 74'b00000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_pp0_stage16 bound to: 74'b00000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_pp0_stage17 bound to: 74'b00000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_pp0_stage18 bound to: 74'b00000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_pp0_stage19 bound to: 74'b00000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage20 bound to: 74'b00000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage21 bound to: 74'b00000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage22 bound to: 74'b00000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage23 bound to: 74'b00000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage24 bound to: 74'b00000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage25 bound to: 74'b00000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage26 bound to: 74'b00000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage27 bound to: 74'b00000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage28 bound to: 74'b00000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage29 bound to: 74'b00000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage30 bound to: 74'b00000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage31 bound to: 74'b00000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage32 bound to: 74'b00000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage33 bound to: 74'b00000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage34 bound to: 74'b00000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage35 bound to: 74'b00000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage36 bound to: 74'b00000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage37 bound to: 74'b00000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage38 bound to: 74'b00000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage39 bound to: 74'b00000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage40 bound to: 74'b00000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage41 bound to: 74'b00000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage42 bound to: 74'b00000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage43 bound to: 74'b00000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage44 bound to: 74'b00000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage45 bound to: 74'b00000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage46 bound to: 74'b00000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage47 bound to: 74'b00000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage48 bound to: 74'b00000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage49 bound to: 74'b00000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage50 bound to: 74'b00000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage51 bound to: 74'b00000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage52 bound to: 74'b00000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage53 bound to: 74'b00000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage54 bound to: 74'b00000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage55 bound to: 74'b00000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage56 bound to: 74'b00000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage57 bound to: 74'b00000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage58 bound to: 74'b00000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage59 bound to: 74'b00000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage60 bound to: 74'b00000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage61 bound to: 74'b00000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage62 bound to: 74'b00000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage63 bound to: 74'b00000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 74'b00000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 74'b00000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 74'b00000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 74'b00001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 74'b00010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 74'b00100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 74'b01000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 74'b10000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 22 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 22 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 22 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 22 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter din2_WIDTH bound to: 5 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv5.v:14351]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv5.v:14353]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv5.v:14355]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 21 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 21 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/relu_bn5.v:439]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/relu_bn5.v:441]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/relu_bn5.v:443]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/relu_bn5.v:445]
	Parameter ap_ST_fsm_state1 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_pp0_stage8 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_pp0_stage9 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_pp0_stage10 bound to: 74'b00000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_pp0_stage11 bound to: 74'b00000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_pp0_stage12 bound to: 74'b00000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_pp0_stage13 bound to: 74'b00000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage14 bound to: 74'b00000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_pp0_stage15 bound to: 74'b00000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_pp0_stage16 bound to: 74'b00000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_pp0_stage17 bound to: 74'b00000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_pp0_stage18 bound to: 74'b00000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_pp0_stage19 bound to: 74'b00000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage20 bound to: 74'b00000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage21 bound to: 74'b00000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage22 bound to: 74'b00000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage23 bound to: 74'b00000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage24 bound to: 74'b00000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage25 bound to: 74'b00000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage26 bound to: 74'b00000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage27 bound to: 74'b00000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage28 bound to: 74'b00000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage29 bound to: 74'b00000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage30 bound to: 74'b00000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage31 bound to: 74'b00000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage32 bound to: 74'b00000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage33 bound to: 74'b00000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage34 bound to: 74'b00000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage35 bound to: 74'b00000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage36 bound to: 74'b00000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage37 bound to: 74'b00000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage38 bound to: 74'b00000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage39 bound to: 74'b00000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage40 bound to: 74'b00000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage41 bound to: 74'b00000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage42 bound to: 74'b00000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage43 bound to: 74'b00000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage44 bound to: 74'b00000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage45 bound to: 74'b00000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage46 bound to: 74'b00000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage47 bound to: 74'b00000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage48 bound to: 74'b00000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage49 bound to: 74'b00000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage50 bound to: 74'b00000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage51 bound to: 74'b00000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage52 bound to: 74'b00000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage53 bound to: 74'b00000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage54 bound to: 74'b00000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage55 bound to: 74'b00000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage56 bound to: 74'b00000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage57 bound to: 74'b00000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage58 bound to: 74'b00000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage59 bound to: 74'b00000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage60 bound to: 74'b00000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage61 bound to: 74'b00000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage62 bound to: 74'b00000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage63 bound to: 74'b00000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 74'b00000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 74'b00000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 74'b00000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 74'b00001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 74'b00010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 74'b00100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 74'b01000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 74'b10000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv6.v:14351]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv6.v:14353]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv6.v:14355]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 20 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 20 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/relu_bn6.v:433]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/relu_bn6.v:435]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/relu_bn6.v:437]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/relu_bn6.v:439]
	Parameter ap_ST_fsm_state1 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_pp0_stage8 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_pp0_stage9 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_pp0_stage10 bound to: 74'b00000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_pp0_stage11 bound to: 74'b00000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_pp0_stage12 bound to: 74'b00000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_pp0_stage13 bound to: 74'b00000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage14 bound to: 74'b00000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_pp0_stage15 bound to: 74'b00000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_pp0_stage16 bound to: 74'b00000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_pp0_stage17 bound to: 74'b00000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_pp0_stage18 bound to: 74'b00000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_pp0_stage19 bound to: 74'b00000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage20 bound to: 74'b00000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage21 bound to: 74'b00000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage22 bound to: 74'b00000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage23 bound to: 74'b00000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage24 bound to: 74'b00000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage25 bound to: 74'b00000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage26 bound to: 74'b00000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage27 bound to: 74'b00000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage28 bound to: 74'b00000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage29 bound to: 74'b00000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage30 bound to: 74'b00000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage31 bound to: 74'b00000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage32 bound to: 74'b00000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage33 bound to: 74'b00000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage34 bound to: 74'b00000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage35 bound to: 74'b00000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage36 bound to: 74'b00000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage37 bound to: 74'b00000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage38 bound to: 74'b00000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage39 bound to: 74'b00000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage40 bound to: 74'b00000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage41 bound to: 74'b00000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage42 bound to: 74'b00000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage43 bound to: 74'b00000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage44 bound to: 74'b00000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage45 bound to: 74'b00000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage46 bound to: 74'b00000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage47 bound to: 74'b00000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage48 bound to: 74'b00000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage49 bound to: 74'b00000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage50 bound to: 74'b00000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage51 bound to: 74'b00000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage52 bound to: 74'b00000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage53 bound to: 74'b00000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage54 bound to: 74'b00000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage55 bound to: 74'b00000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage56 bound to: 74'b00000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage57 bound to: 74'b00000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage58 bound to: 74'b00000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage59 bound to: 74'b00000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage60 bound to: 74'b00000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage61 bound to: 74'b00000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage62 bound to: 74'b00000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage63 bound to: 74'b00000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 74'b00000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 74'b00000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 74'b00000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 74'b00001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 74'b00010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 74'b00100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 74'b01000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 74'b10000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv7.v:14351]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv7.v:14353]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv7.v:14355]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 21 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 21 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/relu_bn7.v:439]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/relu_bn7.v:441]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/relu_bn7.v:443]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/relu_bn7.v:445]
	Parameter ap_ST_fsm_state1 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_pp0_stage8 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_pp0_stage9 bound to: 74'b00000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_pp0_stage10 bound to: 74'b00000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_pp0_stage11 bound to: 74'b00000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_pp0_stage12 bound to: 74'b00000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_pp0_stage13 bound to: 74'b00000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage14 bound to: 74'b00000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_pp0_stage15 bound to: 74'b00000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_pp0_stage16 bound to: 74'b00000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_pp0_stage17 bound to: 74'b00000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_pp0_stage18 bound to: 74'b00000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_pp0_stage19 bound to: 74'b00000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage20 bound to: 74'b00000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage21 bound to: 74'b00000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage22 bound to: 74'b00000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage23 bound to: 74'b00000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage24 bound to: 74'b00000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage25 bound to: 74'b00000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage26 bound to: 74'b00000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage27 bound to: 74'b00000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage28 bound to: 74'b00000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage29 bound to: 74'b00000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage30 bound to: 74'b00000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage31 bound to: 74'b00000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage32 bound to: 74'b00000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage33 bound to: 74'b00000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage34 bound to: 74'b00000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage35 bound to: 74'b00000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage36 bound to: 74'b00000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage37 bound to: 74'b00000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage38 bound to: 74'b00000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage39 bound to: 74'b00000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage40 bound to: 74'b00000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage41 bound to: 74'b00000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage42 bound to: 74'b00000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage43 bound to: 74'b00000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage44 bound to: 74'b00000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage45 bound to: 74'b00000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage46 bound to: 74'b00000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage47 bound to: 74'b00000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage48 bound to: 74'b00000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage49 bound to: 74'b00000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage50 bound to: 74'b00000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage51 bound to: 74'b00000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage52 bound to: 74'b00000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage53 bound to: 74'b00000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage54 bound to: 74'b00000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage55 bound to: 74'b00000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage56 bound to: 74'b00000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage57 bound to: 74'b00000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage58 bound to: 74'b00000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage59 bound to: 74'b00000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage60 bound to: 74'b00000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage61 bound to: 74'b00000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage62 bound to: 74'b00000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage63 bound to: 74'b00000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 74'b00000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 74'b00000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 74'b00000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 74'b00001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 74'b00010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 74'b00100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 74'b01000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 74'b10000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv8.v:14311]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv8.v:14313]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv8.v:14315]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state11 bound to: 3'b100 
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 22 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 22 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/relu_bn8.v:1017]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/relu_bn8.v:1019]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/relu_bn8.v:1021]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/relu_bn8.v:1023]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/relu_bn8.v:1025]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/relu_bn8.v:1027]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/relu_bn8.v:1029]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/relu_bn8.v:1031]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/relu_bn8.v:1033]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/relu_bn8.v:1035]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 128 - type: integer 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 6'b010100 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 6'b010100 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 8'b10000000 
	Parameter DATA_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 8'b10000000 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 6'b010100 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 6'b010100 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
WARNING: [Synth 8-3331] design relu_bn8_b_batchnCde has unconnected port reset
WARNING: [Synth 8-3331] design relu_bn8_a_batchnCce has unconnected port reset
WARNING: [Synth 8-3331] design relu_bn8 has unconnected port m_axi_result_ARREADY
WARNING: [Synth 8-3331] design relu_bn8 has unconnected port m_axi_result_RVALID
WARNING: [Synth 8-3331] design relu_bn8 has unconnected port m_axi_result_RDATA[31]
WARNING: [Synth 8-3331] design relu_bn8 has unconnected port m_axi_result_RDATA[30]
WARNING: [Synth 8-3331] design relu_bn8 has unconnected port m_axi_result_RDATA[29]
WARNING: [Synth 8-3331] design relu_bn8 has unconnected port m_axi_result_RDATA[28]
WARNING: [Synth 8-3331] design relu_bn8 has unconnected port m_axi_result_RDATA[27]
WARNING: [Synth 8-3331] design relu_bn8 has unconnected port m_axi_result_RDATA[26]
WARNING: [Synth 8-3331] design relu_bn8 has unconnected port m_axi_result_RDATA[25]
WARNING: [Synth 8-3331] design relu_bn8 has unconnected port m_axi_result_RDATA[24]
WARNING: [Synth 8-3331] design relu_bn8 has unconnected port m_axi_result_RDATA[23]
WARNING: [Synth 8-3331] design relu_bn8 has unconnected port m_axi_result_RDATA[22]
WARNING: [Synth 8-3331] design relu_bn8 has unconnected port m_axi_result_RDATA[21]
WARNING: [Synth 8-3331] design relu_bn8 has unconnected port m_axi_result_RDATA[20]
WARNING: [Synth 8-3331] design relu_bn8 has unconnected port m_axi_result_RDATA[19]
WARNING: [Synth 8-3331] design relu_bn8 has unconnected port m_axi_result_RDATA[18]
WARNING: [Synth 8-3331] design relu_bn8 has unconnected port m_axi_result_RDATA[17]
WARNING: [Synth 8-3331] design relu_bn8 has unconnected port m_axi_result_RDATA[16]
WARNING: [Synth 8-3331] design relu_bn8 has unconnected port m_axi_result_RDATA[15]
WARNING: [Synth 8-3331] design relu_bn8 has unconnected port m_axi_result_RDATA[14]
WARNING: [Synth 8-3331] design relu_bn8 has unconnected port m_axi_result_RDATA[13]
WARNING: [Synth 8-3331] design relu_bn8 has unconnected port m_axi_result_RDATA[12]
WARNING: [Synth 8-3331] design relu_bn8 has unconnected port m_axi_result_RDATA[11]
WARNING: [Synth 8-3331] design relu_bn8 has unconnected port m_axi_result_RDATA[10]
WARNING: [Synth 8-3331] design relu_bn8 has unconnected port m_axi_result_RDATA[9]
WARNING: [Synth 8-3331] design relu_bn8 has unconnected port m_axi_result_RDATA[8]
WARNING: [Synth 8-3331] design relu_bn8 has unconnected port m_axi_result_RDATA[7]
WARNING: [Synth 8-3331] design relu_bn8 has unconnected port m_axi_result_RDATA[6]
WARNING: [Synth 8-3331] design relu_bn8 has unconnected port m_axi_result_RDATA[5]
WARNING: [Synth 8-3331] design relu_bn8 has unconnected port m_axi_result_RDATA[4]
WARNING: [Synth 8-3331] design relu_bn8 has unconnected port m_axi_result_RDATA[3]
WARNING: [Synth 8-3331] design relu_bn8 has unconnected port m_axi_result_RDATA[2]
WARNING: [Synth 8-3331] design relu_bn8 has unconnected port m_axi_result_RDATA[1]
WARNING: [Synth 8-3331] design relu_bn8 has unconnected port m_axi_result_RDATA[0]
WARNING: [Synth 8-3331] design relu_bn8 has unconnected port m_axi_result_RLAST
WARNING: [Synth 8-3331] design relu_bn8 has unconnected port m_axi_result_RID[0]
WARNING: [Synth 8-3331] design relu_bn8 has unconnected port m_axi_result_RUSER[0]
WARNING: [Synth 8-3331] design relu_bn8 has unconnected port m_axi_result_RRESP[1]
WARNING: [Synth 8-3331] design relu_bn8 has unconnected port m_axi_result_RRESP[0]
WARNING: [Synth 8-3331] design relu_bn8 has unconnected port m_axi_result_BRESP[1]
WARNING: [Synth 8-3331] design relu_bn8 has unconnected port m_axi_result_BRESP[0]
WARNING: [Synth 8-3331] design relu_bn8 has unconnected port m_axi_result_BID[0]
WARNING: [Synth 8-3331] design relu_bn8 has unconnected port m_axi_result_BUSER[0]
WARNING: [Synth 8-3331] design relu_bn8 has unconnected port result_offset_dout[1]
WARNING: [Synth 8-3331] design relu_bn8 has unconnected port result_offset_dout[0]
WARNING: [Synth 8-3331] design conv4_conv4_windoogc has unconnected port reset
WARNING: [Synth 8-3331] design conv4_conv4_windoohc has unconnected port reset
WARNING: [Synth 8-3331] design conv5_conv5_line_rKc_x has unconnected port reset
WARNING: [Synth 8-3331] design conv5_conv5_line_oFc has unconnected port reset
WARNING: [Synth 8-3331] design conv8_weight_convyWd has unconnected port reset
WARNING: [Synth 8-3331] design conv8_weight_convyVd has unconnected port reset
WARNING: [Synth 8-3331] design conv8_weight_convyUd has unconnected port reset
WARNING: [Synth 8-3331] design conv8_weight_convyTd has unconnected port reset
WARNING: [Synth 8-3331] design conv8_weight_convySd has unconnected port reset
WARNING: [Synth 8-3331] design conv8_weight_convyRd has unconnected port reset
WARNING: [Synth 8-3331] design conv8_weight_convyQd has unconnected port reset
WARNING: [Synth 8-3331] design conv8_weight_convyPd has unconnected port reset
WARNING: [Synth 8-3331] design conv8_weight_convyOd has unconnected port reset
WARNING: [Synth 8-3331] design relu_bn7_b_batchnyNd has unconnected port reset
WARNING: [Synth 8-3331] design relu_bn7_a_batchnyMd has unconnected port reset
WARNING: [Synth 8-3331] design conv7_weight_convvwd has unconnected port reset
WARNING: [Synth 8-3331] design conv7_weight_convvvd has unconnected port reset
WARNING: [Synth 8-3331] design conv7_weight_convvud has unconnected port reset
WARNING: [Synth 8-3331] design conv7_weight_convvtd has unconnected port reset
WARNING: [Synth 8-3331] design conv7_weight_convvsd has unconnected port reset
WARNING: [Synth 8-3331] design conv7_weight_convvrd has unconnected port reset
WARNING: [Synth 8-3331] design conv7_weight_convvqd has unconnected port reset
WARNING: [Synth 8-3331] design conv7_weight_convvpd has unconnected port reset
WARNING: [Synth 8-3331] design conv7_weight_convvod has unconnected port reset
WARNING: [Synth 8-3331] design relu_bn6_b_batchnvmd has unconnected port reset
WARNING: [Synth 8-3331] design relu_bn6_a_batchnvld has unconnected port reset
WARNING: [Synth 8-3331] design conv6_weight_convr5c has unconnected port reset
WARNING: [Synth 8-3331] design conv6_weight_convr4c has unconnected port reset
WARNING: [Synth 8-3331] design conv6_weight_convr3c has unconnected port reset
WARNING: [Synth 8-3331] design conv6_weight_convr2c has unconnected port reset
WARNING: [Synth 8-3331] design conv6_weight_convr1c has unconnected port reset
WARNING: [Synth 8-3331] design conv6_weight_convr0c has unconnected port reset
WARNING: [Synth 8-3331] design conv6_weight_convrZc has unconnected port reset
WARNING: [Synth 8-3331] design conv6_weight_convrYc has unconnected port reset
WARNING: [Synth 8-3331] design conv6_weight_convrXc has unconnected port reset
WARNING: [Synth 8-3331] design relu_bn5_b_batchnrVc has unconnected port reset
WARNING: [Synth 8-3331] design relu_bn5_a_batchnrUc has unconnected port reset
WARNING: [Synth 8-3331] design conv5_weight_convoEc has unconnected port reset
WARNING: [Synth 8-3331] design conv5_weight_convoDc has unconnected port reset
WARNING: [Synth 8-3331] design conv5_weight_convoCc has unconnected port reset
WARNING: [Synth 8-3331] design conv5_weight_convoBc has unconnected port reset
WARNING: [Synth 8-3331] design conv5_weight_convoAc has unconnected port reset
WARNING: [Synth 8-3331] design conv5_weight_convozc has unconnected port reset
WARNING: [Synth 8-3331] design conv5_weight_convoyc has unconnected port reset
WARNING: [Synth 8-3331] design conv5_weight_convoxc has unconnected port reset
WARNING: [Synth 8-3331] design conv5_weight_convowc has unconnected port reset
WARNING: [Synth 8-3331] design maxpool3_pool3_wik0b has unconnected port reset
WARNING: [Synth 8-3331] design maxpool4_pool4_liouc has unconnected port reset
WARNING: [Synth 8-3331] design relu_bn4_b_batchnosc has unconnected port reset
WARNING: [Synth 8-3331] design relu_bn4_a_batchnorc has unconnected port reset
WARNING: [Synth 8-3331] design conv4_conv4_line_ofc has unconnected port reset
WARNING: [Synth 8-3331] design conv4_conv4_line_lab has unconnected port reset
WARNING: [Synth 8-3331] design conv4_weight_convk9b has unconnected port reset
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:30 ; elapsed = 00:01:04 . Memory (MB): peak = 3005.258 ; gain = 525.875 ; free physical = 97425 ; free virtual = 114045
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:01:11 . Memory (MB): peak = 3005.258 ; gain = 525.875 ; free physical = 97431 ; free virtual = 114051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:35 ; elapsed = 00:01:11 . Memory (MB): peak = 3005.258 ; gain = 525.875 ; free physical = 97431 ; free virtual = 114051
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.69 . Memory (MB): peak = 3013.246 ; gain = 0.000 ; free physical = 97416 ; free virtual = 114036
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ip/design_1_test_0_0/constraints/test_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3149.059 ; gain = 2.969 ; free physical = 96834 ; free virtual = 113456
Finished Parsing XDC File [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ip/design_1_test_0_0/constraints/test_ooc.xdc] for cell 'inst'
Parsing XDC File [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.runs/design_1_test_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.runs/design_1_test_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3149.059 ; gain = 0.000 ; free physical = 96828 ; free virtual = 113449
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 3149.062 ; gain = 0.004 ; free physical = 96852 ; free virtual = 113472
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:04 ; elapsed = 00:01:53 . Memory (MB): peak = 3149.062 ; gain = 669.680 ; free physical = 96768 ; free virtual = 113393
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_12_reg_1186_reg' and it is trimmed from '10' to '9' bits. [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/maxpool2.v:696]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln383_reg_21827_reg' and it is trimmed from '6' to '5' bits. [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv3.v:11780]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/maxpool3.v:196]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln356_10_reg_725_reg' and it is trimmed from '4' to '2' bits. [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/maxpool3.v:347]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln356_9_reg_707_reg' and it is trimmed from '5' to '4' bits. [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/maxpool3.v:353]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_29_cast_reg_665_reg' and it is trimmed from '9' to '8' bits. [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/maxpool3.v:414]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln516_reg_9366_reg' and it is trimmed from '7' to '6' bits. [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv4.v:5939]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln501_reg_9299_reg' and it is trimmed from '7' to '6' bits. [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv4.v:5877]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/maxpool4.v:196]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln356_4_reg_729_reg' and it is trimmed from '4' to '2' bits. [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/maxpool4.v:354]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln356_3_reg_711_reg' and it is trimmed from '5' to '4' bits. [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/maxpool4.v:347]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_19_cast_reg_669_reg' and it is trimmed from '8' to '7' bits. [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/maxpool4.v:414]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln618_reg_9276_reg' and it is trimmed from '7' to '6' bits. [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv5.v:5918]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln696_reg_9276_reg' and it is trimmed from '7' to '6' bits. [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv6.v:5918]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln774_reg_9276_reg' and it is trimmed from '7' to '6' bits. [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv7.v:5918]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln852_reg_9276_reg' and it is trimmed from '7' to '6' bits. [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/conv8.v:5896]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/fifo_w16_d128_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/fifo_w32_d20_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/fifo_w5_d128_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/start_for_relu_bnCge.v:90]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'test_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'test_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'test_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'test_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"conv113_conv1_linCeG_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "conv113_conv1_linCeG_ram:/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"conv113_conv1_linKfY_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "conv113_conv1_linKfY_ram:/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"maxpool1_pool1_li1iI_ram:/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 4 for RAM "maxpool1_pool1_li1iI_ram:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "maxpool1_pool1_li1iI_ram:/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"maxpool3_pool3_likZb_ram:/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 4 for RAM "maxpool3_pool3_likZb_ram:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "maxpool3_pool3_likZb_ram:/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"maxpool4_pool4_liouc_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "maxpool4_pool4_liouc_ram:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "maxpool4_pool4_liouc_ram:/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"fifo_w16_d128_A:/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "fifo_w16_d128_A:/mem_reg"
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:37 ; elapsed = 00:02:35 . Memory (MB): peak = 3149.062 ; gain = 669.680 ; free physical = 93473 ; free virtual = 110106
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/conv113_U0/test_fpext_32ns_6UhA_U1/test_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/conv113_U0/test_fpext_32ns_6UhA_U1/test_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/conv113_U0/test_fpext_32ns_6UhA_U1/test_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/conv113_U0/test_fpext_32ns_6UhA_U1/test_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/conv113_U0/test_fpext_32ns_6UhA_U1/test_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/conv113_U0/test_fpext_32ns_6UhA_U1/test_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |test__GB0     |           1|     27328|
|2     |test__GB1     |           1|     25060|
|3     |test__GB2     |           1|     26964|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "data191" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data351" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data361" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data671" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-3936] Found unconnected internal register 'test_srem_10ns_10VhK_div_U/test_srem_10ns_10VhK_div_u_0/loop[9].sign_tmp_reg[10]' and it is trimmed from '2' to '1' bits. [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_srem_10ns_10VhK.v:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'test_srem_10ns_10VhK_div_U/test_srem_10ns_10VhK_div_u_0/loop[8].sign_tmp_reg[9]' and it is trimmed from '2' to '1' bits. [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_srem_10ns_10VhK.v:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'test_srem_10ns_10VhK_div_U/test_srem_10ns_10VhK_div_u_0/loop[7].sign_tmp_reg[8]' and it is trimmed from '2' to '1' bits. [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_srem_10ns_10VhK.v:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'test_srem_10ns_10VhK_div_U/test_srem_10ns_10VhK_div_u_0/loop[6].sign_tmp_reg[7]' and it is trimmed from '2' to '1' bits. [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_srem_10ns_10VhK.v:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'test_srem_10ns_10VhK_div_U/test_srem_10ns_10VhK_div_u_0/loop[5].sign_tmp_reg[6]' and it is trimmed from '2' to '1' bits. [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_srem_10ns_10VhK.v:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'test_srem_10ns_10VhK_div_U/test_srem_10ns_10VhK_div_u_0/loop[4].sign_tmp_reg[5]' and it is trimmed from '2' to '1' bits. [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_srem_10ns_10VhK.v:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'test_srem_10ns_10VhK_div_U/test_srem_10ns_10VhK_div_u_0/loop[3].sign_tmp_reg[4]' and it is trimmed from '2' to '1' bits. [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_srem_10ns_10VhK.v:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'test_srem_10ns_10VhK_div_U/test_srem_10ns_10VhK_div_u_0/loop[2].sign_tmp_reg[3]' and it is trimmed from '2' to '1' bits. [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_srem_10ns_10VhK.v:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'test_srem_10ns_10VhK_div_U/test_srem_10ns_10VhK_div_u_0/loop[1].sign_tmp_reg[2]' and it is trimmed from '2' to '1' bits. [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_srem_10ns_10VhK.v:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'test_srem_10ns_10VhK_div_U/test_srem_10ns_10VhK_div_u_0/loop[0].sign_tmp_reg[1]' and it is trimmed from '2' to '1' bits. [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_srem_10ns_10VhK.v:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'test_srem_10ns_10VhK_div_U/test_srem_10ns_10VhK_div_u_0/sign_tmp_reg[0]' and it is trimmed from '2' to '1' bits. [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_srem_10ns_10VhK.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'test_srem_9ns_9nsWhU_div_U/test_srem_9ns_9nsWhU_div_u_0/loop[8].sign_tmp_reg[9]' and it is trimmed from '2' to '1' bits. [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_srem_9ns_9nsWhU.v:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'test_srem_9ns_9nsWhU_div_U/test_srem_9ns_9nsWhU_div_u_0/loop[7].sign_tmp_reg[8]' and it is trimmed from '2' to '1' bits. [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_srem_9ns_9nsWhU.v:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'test_srem_9ns_9nsWhU_div_U/test_srem_9ns_9nsWhU_div_u_0/loop[6].sign_tmp_reg[7]' and it is trimmed from '2' to '1' bits. [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_srem_9ns_9nsWhU.v:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'test_srem_9ns_9nsWhU_div_U/test_srem_9ns_9nsWhU_div_u_0/loop[5].sign_tmp_reg[6]' and it is trimmed from '2' to '1' bits. [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_srem_9ns_9nsWhU.v:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'test_srem_9ns_9nsWhU_div_U/test_srem_9ns_9nsWhU_div_u_0/loop[4].sign_tmp_reg[5]' and it is trimmed from '2' to '1' bits. [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_srem_9ns_9nsWhU.v:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'test_srem_9ns_9nsWhU_div_U/test_srem_9ns_9nsWhU_div_u_0/loop[3].sign_tmp_reg[4]' and it is trimmed from '2' to '1' bits. [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_srem_9ns_9nsWhU.v:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'test_srem_9ns_9nsWhU_div_U/test_srem_9ns_9nsWhU_div_u_0/loop[2].sign_tmp_reg[3]' and it is trimmed from '2' to '1' bits. [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_srem_9ns_9nsWhU.v:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'test_srem_9ns_9nsWhU_div_U/test_srem_9ns_9nsWhU_div_u_0/loop[1].sign_tmp_reg[2]' and it is trimmed from '2' to '1' bits. [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_srem_9ns_9nsWhU.v:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'test_srem_9ns_9nsWhU_div_U/test_srem_9ns_9nsWhU_div_u_0/loop[0].sign_tmp_reg[1]' and it is trimmed from '2' to '1' bits. [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_srem_9ns_9nsWhU.v:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'test_srem_9ns_9nsWhU_div_U/test_srem_9ns_9nsWhU_div_u_0/sign_tmp_reg[0]' and it is trimmed from '2' to '1' bits. [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/test_srem_9ns_9nsWhU.v:37]
INFO: [Synth 8-5544] ROM "data61" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "data671" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data671" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data671" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln356_reg_656_reg' and it is trimmed from '5' to '4' bits. [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/maxpool4.v:360]
INFO: [Synth 8-5544] ROM "data671" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln356_reg_652_reg' and it is trimmed from '5' to '4' bits. [/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.srcs/sources_1/bd/design_1/ipshared/8a17/hdl/verilog/maxpool3.v:360]
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/conv3_pipe_5_V_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/conv3_pipe_5_V_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/conv2_pipe_3_V_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/conv2_pipe_3_V_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"inst/i_0/maxpool2_U0/pool2_line_buffer_V_U/maxpool1_pool1_li1iI_ram_U/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 4 for RAM "inst/i_0/maxpool2_U0/pool2_line_buffer_V_U/maxpool1_pool1_li1iI_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/i_0/maxpool2_U0/pool2_line_buffer_V_U/maxpool1_pool1_li1iI_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"inst/i_1/maxpool1_U0/pool1_line_buffer_V_U/maxpool1_pool1_li1iI_ram_U/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 4 for RAM "inst/i_1/maxpool1_U0/pool1_line_buffer_V_U/maxpool1_pool1_li1iI_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/i_1/maxpool1_U0/pool1_line_buffer_V_U/maxpool1_pool1_li1iI_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/i_1/conv1_pipe_1_V_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/i_1/conv1_pipe_1_V_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/i_1/conv113_U0/conv1_line_buffer_0_217_U/conv113_conv1_linCeG_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/i_1/conv113_U0/conv1_line_buffer_0_217_U/conv113_conv1_linCeG_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/i_1/conv113_U0/conv1_line_buffer_0_1_U/conv113_conv1_linCeG_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/i_1/conv113_U0/conv1_line_buffer_0_1_U/conv113_conv1_linCeG_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/i_1/conv113_U0/conv1_line_buffer_0_2_U/conv113_conv1_linCeG_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/i_1/conv113_U0/conv1_line_buffer_0_2_U/conv113_conv1_linCeG_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/i_1/conv113_U0/conv1_line_buffer_1_U/conv113_conv1_linCeG_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/i_1/conv113_U0/conv1_line_buffer_1_U/conv113_conv1_linCeG_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/i_1/conv113_U0/conv1_line_buffer_1_1_U/conv113_conv1_linCeG_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/i_1/conv113_U0/conv1_line_buffer_1_1_U/conv113_conv1_linCeG_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/i_1/conv113_U0/conv1_line_buffer_1_2_U/conv113_conv1_linCeG_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/i_1/conv113_U0/conv1_line_buffer_1_2_U/conv113_conv1_linCeG_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/i_1/conv113_U0/conv1_line_buffer_2_U/conv113_conv1_linCeG_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/i_1/conv113_U0/conv1_line_buffer_2_U/conv113_conv1_linCeG_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/i_1/conv113_U0/conv1_line_buffer_2_1_U/conv113_conv1_linCeG_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/i_1/conv113_U0/conv1_line_buffer_2_1_U/conv113_conv1_linCeG_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/i_1/conv113_U0/conv1_line_buffer_2_2_U/conv113_conv1_linKfY_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/i_1/conv113_U0/conv1_line_buffer_2_2_U/conv113_conv1_linKfY_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/i_1/conv8_pipe_15_V_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/i_1/conv8_pipe_15_V_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/i_2/conv4_pipe_7_V_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/i_2/conv4_pipe_7_V_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/i_2/conv5_pipe_9_V_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/i_2/conv5_pipe_9_V_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/i_2/conv6_pipe_11_V_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/i_2/conv6_pipe_11_V_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/i_2/conv7_pipe_13_V_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/i_2/conv7_pipe_13_V_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/i_2/maxpool4_U0/pool4_line_buffer_V_U/maxpool4_pool4_liouc_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/i_2/maxpool4_U0/pool4_line_buffer_V_U/maxpool4_pool4_liouc_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/i_2/maxpool4_U0/pool4_line_buffer_V_U/maxpool4_pool4_liouc_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"inst/i_2/maxpool3_U0/pool3_line_buffer_V_U/maxpool3_pool3_likZb_ram_U/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 4 for RAM "inst/i_2/maxpool3_U0/pool3_line_buffer_V_U/maxpool3_pool3_likZb_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/i_2/maxpool3_U0/pool3_line_buffer_V_U/maxpool3_pool3_likZb_ram_U/ram_reg"
INFO: [Synth 8-3886] merging instance 'inst/i_0/conv2_U0/conv2_line_buffer_1_39_reg_10162_reg[3]' (FDE) to 'inst/i_0/conv2_U0/zext_ln248_reg_10142_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/conv2_U0/conv2_line_buffer_1_39_reg_10162_reg[2]' (FDE) to 'inst/i_0/conv2_U0/zext_ln248_reg_10142_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/conv2_U0/conv2_line_buffer_1_39_reg_10162_reg[1]' (FDE) to 'inst/i_0/conv2_U0/zext_ln248_reg_10142_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/conv2_U0/conv2_line_buffer_1_39_reg_10162_reg[0]' (FDE) to 'inst/i_0/conv2_U0/zext_ln248_reg_10142_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/conv2_U0/conv2_line_buffer_1_39_reg_10162_reg[4]' (FDE) to 'inst/i_0/conv2_U0/zext_ln248_reg_10142_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/conv2_U0/conv2_line_buffer_1_39_reg_10162_reg[5]' (FDE) to 'inst/i_0/conv2_U0/zext_ln248_reg_10142_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/conv2_U0/conv2_line_buffer_1_39_reg_10162_reg[6]' (FDE) to 'inst/i_0/conv2_U0/zext_ln248_reg_10142_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/conv2_U0/conv2_line_buffer_1_39_reg_10162_reg[7]' (FDE) to 'inst/i_0/conv2_U0/zext_ln248_reg_10142_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/conv2_U0/zext_ln263_reg_10828_reg[3]' (FDE) to 'inst/i_0/conv2_U0/conv2_window_buffer_297_reg_10835_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/conv2_U0/zext_ln263_reg_10828_reg[2]' (FDE) to 'inst/i_0/conv2_U0/conv2_window_buffer_297_reg_10835_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/conv2_U0/zext_ln263_reg_10828_reg[1]' (FDE) to 'inst/i_0/conv2_U0/conv2_window_buffer_297_reg_10835_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/conv2_U0/zext_ln263_reg_10828_reg[0]' (FDE) to 'inst/i_0/conv2_U0/conv2_window_buffer_297_reg_10835_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/maxpool2_U0/select_ln337_reg_1235_reg[4]' (FDE) to 'inst/i_0/maxpool2_U0/add_ln356_17_reg_1255_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/maxpool2_U0/select_ln337_reg_1235_reg[3]' (FDE) to 'inst/i_0/maxpool2_U0/add_ln356_19_reg_1271_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/maxpool2_U0/select_ln337_reg_1235_reg[2]' (FDE) to 'inst/i_0/maxpool2_U0/add_ln356_19_reg_1271_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/maxpool2_U0/select_ln337_reg_1235_reg[1]' (FDE) to 'inst/i_0/maxpool2_U0/add_ln356_19_reg_1271_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/maxpool2_U0/select_ln337_reg_1235_reg[0]' (FDE) to 'inst/i_0/maxpool2_U0/add_ln356_19_reg_1271_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/maxpool2_U0/add_ln356_19_reg_1271_reg[0]' (FDE) to 'inst/i_0/maxpool2_U0/add_ln356_18_reg_1265_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/maxpool2_U0/add_ln356_19_reg_1271_reg[1]' (FDE) to 'inst/i_0/maxpool2_U0/add_ln356_18_reg_1265_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/maxpool2_U0/add_ln356_19_reg_1271_reg[2]' (FDE) to 'inst/i_0/maxpool2_U0/add_ln356_18_reg_1265_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/maxpool2_U0/add_ln356_19_reg_1271_reg[3]' (FDE) to 'inst/i_0/maxpool2_U0/add_ln356_18_reg_1265_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/maxpool2_U0/tmp_12_reg_1186_reg[0]' (FD) to 'inst/i_0/maxpool2_U0/tmp_12_reg_1186_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/maxpool2_U0/add_ln356_17_reg_1255_reg[0]' (FDE) to 'inst/i_0/maxpool2_U0/add_ln356_18_reg_1265_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/maxpool2_U0/add_ln356_16_reg_1245_reg[0]' (FDE) to 'inst/i_0/maxpool2_U0/add_ln356_18_reg_1265_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/maxpool2_U0/tmp_12_reg_1186_reg[1]' (FD) to 'inst/i_0/maxpool2_U0/tmp_12_reg_1186_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/maxpool2_U0/add_ln356_17_reg_1255_reg[1]' (FDE) to 'inst/i_0/maxpool2_U0/add_ln356_18_reg_1265_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/maxpool2_U0/add_ln356_16_reg_1245_reg[1]' (FDE) to 'inst/i_0/maxpool2_U0/add_ln356_18_reg_1265_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/maxpool2_U0/tmp_12_reg_1186_reg[2]' (FD) to 'inst/i_0/maxpool2_U0/tmp_12_reg_1186_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/maxpool2_U0/add_ln356_17_reg_1255_reg[2]' (FDE) to 'inst/i_0/maxpool2_U0/add_ln356_18_reg_1265_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/maxpool2_U0/add_ln356_16_reg_1245_reg[2]' (FDE) to 'inst/i_0/maxpool2_U0/add_ln356_18_reg_1265_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/maxpool2_U0/tmp_12_reg_1186_reg[3]' (FD) to 'inst/i_0/maxpool2_U0/tmp_12_reg_1186_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/maxpool2_U0/add_ln356_17_reg_1255_reg[3]' (FDE) to 'inst/i_0/maxpool2_U0/add_ln356_18_reg_1265_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/maxpool2_U0/add_ln356_16_reg_1245_reg[3]' (FDE) to 'inst/i_0/maxpool2_U0/add_ln356_18_reg_1265_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/maxpool2_U0/\tmp_12_reg_1186_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/maxpool2_U0/add_ln356_17_reg_1255_reg[4]' (FDE) to 'inst/i_0/maxpool2_U0/add_ln356_16_reg_1245_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/conv3_U0/conv3_line_buffer_1_100_reg_20626_reg[3]' (FDE) to 'inst/i_0/conv3_U0/zext_ln368_reg_20485_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/conv3_U0/conv3_line_buffer_1_100_reg_20626_reg[2]' (FDE) to 'inst/i_0/conv3_U0/zext_ln368_reg_20485_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/conv3_U0/conv3_line_buffer_1_100_reg_20626_reg[1]' (FDE) to 'inst/i_0/conv3_U0/zext_ln368_reg_20485_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/conv3_U0/conv3_line_buffer_1_100_reg_20626_reg[0]' (FDE) to 'inst/i_0/conv3_U0/zext_ln368_reg_20485_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/conv3_U0/mul_ln703_51_reg_24760_reg__4)
INFO: [Synth 8-3886] merging instance 'inst/i_0/conv3_U0/conv3_line_buffer_1_100_reg_20626_reg[4]' (FDE) to 'inst/i_0/conv3_U0/zext_ln368_reg_20485_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/conv3_U0/conv3_line_buffer_1_100_reg_20626_reg[5]' (FDE) to 'inst/i_0/conv3_U0/zext_ln368_reg_20485_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/conv3_U0/conv3_line_buffer_1_100_reg_20626_reg[6]' (FDE) to 'inst/i_0/conv3_U0/zext_ln368_reg_20485_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/conv3_U0/\mul_ln703_51_reg_24760_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/conv3_U0/zext_ln383_reg_21827_reg[4]' (FDE) to 'inst/i_0/conv3_U0/conv3_window_buffer_297_reg_21834_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/conv3_U0/zext_ln383_reg_21827_reg[3]' (FDE) to 'inst/i_0/conv3_U0/conv3_window_buffer_297_reg_21834_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/conv3_U0/zext_ln383_reg_21827_reg[2]' (FDE) to 'inst/i_0/conv3_U0/conv3_window_buffer_297_reg_21834_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/conv3_U0/zext_ln383_reg_21827_reg[1]' (FDE) to 'inst/i_0/conv3_U0/conv3_window_buffer_297_reg_21834_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/conv3_U0/zext_ln383_reg_21827_reg[0]' (FDE) to 'inst/i_0/conv3_U0/conv3_window_buffer_297_reg_21834_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\relu_bn3_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/conv3_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/maxpool2_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\relu_bn2_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/conv2_U0/ap_done_reg_reg)
INFO: [Synth 8-3886] merging instance 'inst/i_1/conv113_U0/test_srem_10ns_10VhK_U2/test_srem_10ns_10VhK_div_U/divisor0_reg[8]' (FDE) to 'inst/i_1/conv113_U0/test_srem_10ns_10VhK_U2/test_srem_10ns_10VhK_div_U/divisor0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_1/conv113_U0/test_srem_10ns_10VhK_U2/test_srem_10ns_10VhK_div_U/divisor0_reg[7]' (FDE) to 'inst/i_1/conv113_U0/test_srem_10ns_10VhK_U2/test_srem_10ns_10VhK_div_U/divisor0_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_1/conv113_U0/test_srem_10ns_10VhK_U2/\test_srem_10ns_10VhK_div_U/divisor0_reg[6] )
INFO: [Synth 8-3886] merging instance 'inst/i_1/conv113_U0/test_srem_10ns_10VhK_U2/test_srem_10ns_10VhK_div_U/divisor0_reg[5]' (FDE) to 'inst/i_1/conv113_U0/test_srem_10ns_10VhK_U2/test_srem_10ns_10VhK_div_U/divisor0_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_1/conv113_U0/test_srem_10ns_10VhK_U2/test_srem_10ns_10VhK_div_U/divisor0_reg[4]' (FDE) to 'inst/i_1/conv113_U0/test_srem_10ns_10VhK_U2/test_srem_10ns_10VhK_div_U/divisor0_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_1/conv113_U0/test_srem_10ns_10VhK_U2/test_srem_10ns_10VhK_div_U/divisor0_reg[3]' (FDE) to 'inst/i_1/conv113_U0/test_srem_10ns_10VhK_U2/test_srem_10ns_10VhK_div_U/divisor0_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_1/conv113_U0/test_srem_10ns_10VhK_U2/test_srem_10ns_10VhK_div_U/divisor0_reg[2]' (FDE) to 'inst/i_1/conv113_U0/test_srem_10ns_10VhK_U2/test_srem_10ns_10VhK_div_U/divisor0_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_1/conv113_U0/test_srem_10ns_10VhK_U2/test_srem_10ns_10VhK_div_U/divisor0_reg[1]' (FDE) to 'inst/i_1/conv113_U0/test_srem_10ns_10VhK_U2/test_srem_10ns_10VhK_div_U/divisor0_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_1/conv113_U0/test_srem_10ns_10VhK_U2/test_srem_10ns_10VhK_div_U/divisor0_reg[0]' (FDE) to 'inst/i_1/conv113_U0/test_srem_10ns_10VhK_U2/test_srem_10ns_10VhK_div_U/divisor0_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/conv113_U0/test_srem_10ns_10VhK_U2/\test_srem_10ns_10VhK_div_U/divisor0_reg[9] )
INFO: [Synth 8-3886] merging instance 'inst/i_1/conv113_U0/test_srem_10ns_10VhK_U2/test_srem_10ns_10VhK_div_U/test_srem_10ns_10VhK_div_u_0/remd_tmp_reg[0][9]' (FDRE) to 'inst/i_1/conv113_U0/test_srem_10ns_10VhK_U2/test_srem_10ns_10VhK_div_U/test_srem_10ns_10VhK_div_u_0/remd_tmp_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'inst/i_1/conv113_U0/test_srem_10ns_10VhK_U2/test_srem_10ns_10VhK_div_U/test_srem_10ns_10VhK_div_u_0/remd_tmp_reg[0][0]' (FDRE) to 'inst/i_1/conv113_U0/test_srem_10ns_10VhK_U2/test_srem_10ns_10VhK_div_U/test_srem_10ns_10VhK_div_u_0/remd_tmp_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'inst/i_1/conv113_U0/test_srem_10ns_10VhK_U2/test_srem_10ns_10VhK_div_U/test_srem_10ns_10VhK_div_u_0/remd_tmp_reg[0][1]' (FDRE) to 'inst/i_1/conv113_U0/test_srem_10ns_10VhK_U2/test_srem_10ns_10VhK_div_U/test_srem_10ns_10VhK_div_u_0/remd_tmp_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'inst/i_1/conv113_U0/test_srem_10ns_10VhK_U2/test_srem_10ns_10VhK_div_U/test_srem_10ns_10VhK_div_u_0/remd_tmp_reg[0][2]' (FDRE) to 'inst/i_1/conv113_U0/test_srem_10ns_10VhK_U2/test_srem_10ns_10VhK_div_U/test_srem_10ns_10VhK_div_u_0/remd_tmp_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'inst/i_1/conv113_U0/test_srem_10ns_10VhK_U2/test_srem_10ns_10VhK_div_U/test_srem_10ns_10VhK_div_u_0/remd_tmp_reg[0][3]' (FDRE) to 'inst/i_1/conv113_U0/test_srem_10ns_10VhK_U2/test_srem_10ns_10VhK_div_U/test_srem_10ns_10VhK_div_u_0/remd_tmp_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'inst/i_1/conv113_U0/test_srem_10ns_10VhK_U2/test_srem_10ns_10VhK_div_U/test_srem_10ns_10VhK_div_u_0/remd_tmp_reg[0][4]' (FDRE) to 'inst/i_1/conv113_U0/test_srem_10ns_10VhK_U2/test_srem_10ns_10VhK_div_U/test_srem_10ns_10VhK_div_u_0/remd_tmp_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'inst/i_1/conv113_U0/test_srem_10ns_10VhK_U2/test_srem_10ns_10VhK_div_U/test_srem_10ns_10VhK_div_u_0/remd_tmp_reg[0][5]' (FDRE) to 'inst/i_1/conv113_U0/test_srem_10ns_10VhK_U2/test_srem_10ns_10VhK_div_U/test_srem_10ns_10VhK_div_u_0/remd_tmp_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'inst/i_1/conv113_U0/test_srem_10ns_10VhK_U2/test_srem_10ns_10VhK_div_U/test_srem_10ns_10VhK_div_u_0/remd_tmp_reg[0][6]' (FDRE) to 'inst/i_1/conv113_U0/test_srem_10ns_10VhK_U2/test_srem_10ns_10VhK_div_U/test_srem_10ns_10VhK_div_u_0/remd_tmp_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'inst/i_1/conv113_U0/test_srem_10ns_10VhK_U2/test_srem_10ns_10VhK_div_U/test_srem_10ns_10VhK_div_u_0/remd_tmp_reg[0][7]' (FDRE) to 'inst/i_1/conv113_U0/test_srem_10ns_10VhK_U2/test_srem_10ns_10VhK_div_U/test_srem_10ns_10VhK_div_u_0/remd_tmp_reg[0][8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/conv113_U0/test_srem_10ns_10VhK_U2/\test_srem_10ns_10VhK_div_U/test_srem_10ns_10VhK_div_u_0/remd_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/conv113_U0/\ap_phi_reg_pp0_iter2_p_0127_0_0_0_i_i_reg_1373_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/conv113_U0/\ap_phi_reg_pp0_iter2_p_0127_0_0_0_i_i_reg_1373_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/conv113_U0/\ap_phi_reg_pp0_iter2_p_0127_0_0_0_i_i_reg_1373_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/conv113_U0/\ap_phi_reg_pp0_iter2_p_0127_0_0_0_i_i_reg_1373_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/conv113_U0/\ap_phi_reg_pp0_iter2_p_0127_0_0_0_i_i_reg_1373_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/conv113_U0/\ap_phi_reg_pp0_iter2_p_0127_0_0_0_i_i_reg_1373_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/conv113_U0/\ap_phi_reg_pp0_iter2_p_0127_0_0_0_i_i_reg_1373_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/conv113_U0/\ap_phi_reg_pp0_iter2_p_0127_0_0_0_i_i_reg_1373_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/i_1/conv113_U0/test_srem_9ns_9nsWhU_U3/test_srem_9ns_9nsWhU_div_U/divisor0_reg[7]' (FDE) to 'inst/i_1/conv113_U0/test_srem_9ns_9nsWhU_U3/test_srem_9ns_9nsWhU_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_1/conv113_U0/test_srem_9ns_9nsWhU_U3/test_srem_9ns_9nsWhU_div_U/divisor0_reg[6]' (FDE) to 'inst/i_1/conv113_U0/test_srem_9ns_9nsWhU_U3/test_srem_9ns_9nsWhU_div_U/divisor0_reg[8]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_1/conv113_U0/test_srem_9ns_9nsWhU_U3/\test_srem_9ns_9nsWhU_div_U/divisor0_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst/i_1/conv113_U0/test_srem_9ns_9nsWhU_U3/test_srem_9ns_9nsWhU_div_U/divisor0_reg[4]' (FDE) to 'inst/i_1/conv113_U0/test_srem_9ns_9nsWhU_U3/test_srem_9ns_9nsWhU_div_U/divisor0_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_1/conv113_U0/test_srem_9ns_9nsWhU_U3/test_srem_9ns_9nsWhU_div_U/divisor0_reg[3]' (FDE) to 'inst/i_1/conv113_U0/test_srem_9ns_9nsWhU_U3/test_srem_9ns_9nsWhU_div_U/divisor0_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_1/conv113_U0/test_srem_9ns_9nsWhU_U3/test_srem_9ns_9nsWhU_div_U/divisor0_reg[2]' (FDE) to 'inst/i_1/conv113_U0/test_srem_9ns_9nsWhU_U3/test_srem_9ns_9nsWhU_div_U/divisor0_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_1/conv113_U0/test_srem_9ns_9nsWhU_U3/test_srem_9ns_9nsWhU_div_U/divisor0_reg[1]' (FDE) to 'inst/i_1/conv113_U0/test_srem_9ns_9nsWhU_U3/test_srem_9ns_9nsWhU_div_U/divisor0_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_1/conv113_U0/test_srem_9ns_9nsWhU_U3/test_srem_9ns_9nsWhU_div_U/divisor0_reg[0]' (FDE) to 'inst/i_1/conv113_U0/test_srem_9ns_9nsWhU_U3/test_srem_9ns_9nsWhU_div_U/divisor0_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/conv113_U0/test_srem_9ns_9nsWhU_U3/\test_srem_9ns_9nsWhU_div_U/divisor0_reg[8] )
INFO: [Synth 8-3886] merging instance 'inst/i_1/conv113_U0/ap_phi_reg_pp0_iter3_p_0127_0_0_0_i_i_reg_1373_reg[0]' (FDE) to 'inst/i_1/conv113_U0/ap_phi_reg_pp0_iter3_p_0127_0_0_0_i_i_reg_1373_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_1/conv113_U0/ap_phi_reg_pp0_iter3_p_0127_0_0_0_i_i_reg_1373_reg[1]' (FDE) to 'inst/i_1/conv113_U0/ap_phi_reg_pp0_iter3_p_0127_0_0_0_i_i_reg_1373_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_1/conv113_U0/ap_phi_reg_pp0_iter3_p_0127_0_0_0_i_i_reg_1373_reg[2]' (FDE) to 'inst/i_1/conv113_U0/ap_phi_reg_pp0_iter3_p_0127_0_0_0_i_i_reg_1373_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_1/conv113_U0/ap_phi_reg_pp0_iter3_p_0127_0_0_0_i_i_reg_1373_reg[3]' (FDE) to 'inst/i_1/conv113_U0/ap_phi_reg_pp0_iter3_p_0127_0_0_0_i_i_reg_1373_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_1/conv113_U0/ap_phi_reg_pp0_iter3_p_0127_0_0_0_i_i_reg_1373_reg[4]' (FDE) to 'inst/i_1/conv113_U0/ap_phi_reg_pp0_iter3_p_0127_0_0_0_i_i_reg_1373_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_1/conv113_U0/ap_phi_reg_pp0_iter3_p_0127_0_0_0_i_i_reg_1373_reg[5]' (FDE) to 'inst/i_1/conv113_U0/ap_phi_reg_pp0_iter3_p_0127_0_0_0_i_i_reg_1373_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_1/conv113_U0/ap_phi_reg_pp0_iter3_p_0127_0_0_0_i_i_reg_1373_reg[6]' (FDE) to 'inst/i_1/conv113_U0/ap_phi_reg_pp0_iter3_p_0127_0_0_0_i_i_reg_1373_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_1/conv113_U0/test_srem_9ns_9nsWhU_U3/test_srem_9ns_9nsWhU_div_U/test_srem_9ns_9nsWhU_div_u_0/remd_tmp_reg[0][8]' (FDRE) to 'inst/i_1/conv113_U0/test_srem_9ns_9nsWhU_U3/test_srem_9ns_9nsWhU_div_U/test_srem_9ns_9nsWhU_div_u_0/remd_tmp_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'inst/i_1/conv113_U0/test_srem_9ns_9nsWhU_U3/test_srem_9ns_9nsWhU_div_U/test_srem_9ns_9nsWhU_div_u_0/remd_tmp_reg[0][0]' (FDRE) to 'inst/i_1/conv113_U0/test_srem_9ns_9nsWhU_U3/test_srem_9ns_9nsWhU_div_U/test_srem_9ns_9nsWhU_div_u_0/remd_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'inst/i_1/conv113_U0/test_srem_9ns_9nsWhU_U3/test_srem_9ns_9nsWhU_div_U/test_srem_9ns_9nsWhU_div_u_0/remd_tmp_reg[0][1]' (FDRE) to 'inst/i_1/conv113_U0/test_srem_9ns_9nsWhU_U3/test_srem_9ns_9nsWhU_div_U/test_srem_9ns_9nsWhU_div_u_0/remd_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'inst/i_1/conv113_U0/test_srem_9ns_9nsWhU_U3/test_srem_9ns_9nsWhU_div_U/test_srem_9ns_9nsWhU_div_u_0/remd_tmp_reg[0][2]' (FDRE) to 'inst/i_1/conv113_U0/test_srem_9ns_9nsWhU_U3/test_srem_9ns_9nsWhU_div_U/test_srem_9ns_9nsWhU_div_u_0/remd_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'inst/i_1/conv113_U0/test_srem_9ns_9nsWhU_U3/test_srem_9ns_9nsWhU_div_U/test_srem_9ns_9nsWhU_div_u_0/remd_tmp_reg[0][3]' (FDRE) to 'inst/i_1/conv113_U0/test_srem_9ns_9nsWhU_U3/test_srem_9ns_9nsWhU_div_U/test_srem_9ns_9nsWhU_div_u_0/remd_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'inst/i_1/conv113_U0/test_srem_9ns_9nsWhU_U3/test_srem_9ns_9nsWhU_div_U/test_srem_9ns_9nsWhU_div_u_0/remd_tmp_reg[0][4]' (FDRE) to 'inst/i_1/conv113_U0/test_srem_9ns_9nsWhU_U3/test_srem_9ns_9nsWhU_div_U/test_srem_9ns_9nsWhU_div_u_0/remd_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'inst/i_1/conv113_U0/test_srem_9ns_9nsWhU_U3/test_srem_9ns_9nsWhU_div_U/test_srem_9ns_9nsWhU_div_u_0/remd_tmp_reg[0][5]' (FDRE) to 'inst/i_1/conv113_U0/test_srem_9ns_9nsWhU_U3/test_srem_9ns_9nsWhU_div_U/test_srem_9ns_9nsWhU_div_u_0/remd_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'inst/i_1/conv113_U0/test_srem_9ns_9nsWhU_U3/test_srem_9ns_9nsWhU_div_U/test_srem_9ns_9nsWhU_div_u_0/remd_tmp_reg[0][6]' (FDRE) to 'inst/i_1/conv113_U0/test_srem_9ns_9nsWhU_U3/test_srem_9ns_9nsWhU_div_U/test_srem_9ns_9nsWhU_div_u_0/remd_tmp_reg[0][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/conv113_U0/test_srem_9ns_9nsWhU_U3/\test_srem_9ns_9nsWhU_div_U/test_srem_9ns_9nsWhU_div_u_0/remd_tmp_reg[0][7] )
INFO: [Synth 8-3886] merging instance 'inst/i_1/conv113_U0/ap_phi_reg_pp0_iter4_p_0127_0_0_0_i_i_reg_1373_reg[0]' (FDE) to 'inst/i_1/conv113_U0/ap_phi_reg_pp0_iter4_p_0127_0_0_0_i_i_reg_1373_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_1/conv113_U0/ap_phi_reg_pp0_iter4_p_0127_0_0_0_i_i_reg_1373_reg[1]' (FDE) to 'inst/i_1/conv113_U0/ap_phi_reg_pp0_iter4_p_0127_0_0_0_i_i_reg_1373_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_1/conv113_U0/ap_phi_reg_pp0_iter4_p_0127_0_0_0_i_i_reg_1373_reg[2]' (FDE) to 'inst/i_1/conv113_U0/ap_phi_reg_pp0_iter4_p_0127_0_0_0_i_i_reg_1373_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_1/conv113_U0/ap_phi_reg_pp0_iter4_p_0127_0_0_0_i_i_reg_1373_reg[3]' (FDE) to 'inst/i_1/conv113_U0/ap_phi_reg_pp0_iter4_p_0127_0_0_0_i_i_reg_1373_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_1/conv113_U0/ap_phi_reg_pp0_iter4_p_0127_0_0_0_i_i_reg_1373_reg[4]' (FDE) to 'inst/i_1/conv113_U0/ap_phi_reg_pp0_iter4_p_0127_0_0_0_i_i_reg_1373_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_1/conv113_U0/ap_phi_reg_pp0_iter4_p_0127_0_0_0_i_i_reg_1373_reg[5]' (FDE) to 'inst/i_1/conv113_U0/ap_phi_reg_pp0_iter4_p_0127_0_0_0_i_i_reg_1373_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_1/conv113_U0/ap_phi_reg_pp0_iter4_p_0127_0_0_0_i_i_reg_1373_reg[6]' (FDE) to 'inst/i_1/conv113_U0/ap_phi_reg_pp0_iter4_p_0127_0_0_0_i_i_reg_1373_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_1/conv113_U0/ap_phi_reg_pp0_iter5_p_0127_0_0_0_i_i_reg_1373_reg[0]' (FDE) to 'inst/i_1/conv113_U0/ap_phi_reg_pp0_iter5_p_0127_0_0_0_i_i_reg_1373_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_1/conv113_U0/ap_phi_reg_pp0_iter5_p_0127_0_0_0_i_i_reg_1373_reg[1]' (FDE) to 'inst/i_1/conv113_U0/ap_phi_reg_pp0_iter5_p_0127_0_0_0_i_i_reg_1373_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_1/conv113_U0/ap_phi_reg_pp0_iter5_p_0127_0_0_0_i_i_reg_1373_reg[2]' (FDE) to 'inst/i_1/conv113_U0/ap_phi_reg_pp0_iter5_p_0127_0_0_0_i_i_reg_1373_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_1/conv113_U0/ap_phi_reg_pp0_iter5_p_0127_0_0_0_i_i_reg_1373_reg[3]' (FDE) to 'inst/i_1/conv113_U0/ap_phi_reg_pp0_iter5_p_0127_0_0_0_i_i_reg_1373_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_1/conv113_U0/ap_phi_reg_pp0_iter5_p_0127_0_0_0_i_i_reg_1373_reg[4]' (FDE) to 'inst/i_1/conv113_U0/ap_phi_reg_pp0_iter5_p_0127_0_0_0_i_i_reg_1373_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_1/conv113_U0/ap_phi_reg_pp0_iter5_p_0127_0_0_0_i_i_reg_1373_reg[5]' (FDE) to 'inst/i_1/conv113_U0/ap_phi_reg_pp0_iter5_p_0127_0_0_0_i_i_reg_1373_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_1/conv113_U0/ap_phi_reg_pp0_iter5_p_0127_0_0_0_i_i_reg_1373_reg[6]' (FDE) to 'inst/i_1/conv113_U0/ap_phi_reg_pp0_iter5_p_0127_0_0_0_i_i_reg_1373_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_1/conv8_U0/conv8_line_buffer_1_159_reg_6690_reg[3]' (FDE) to 'inst/i_1/conv8_U0/zext_ln837_reg_6622_reg[3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/conv113_U0/\zext_ln128_1_reg_4359_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/conv113_U0/\zext_ln128_reg_4345_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/conv113_U0/\zext_ln128_reg_4345_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/conv113_U0/\zext_ln128_reg_4345_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/conv113_U0/\zext_ln128_reg_4345_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/conv113_U0/\zext_ln128_reg_4345_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/conv113_U0/\zext_ln128_reg_4345_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/conv113_U0/\zext_ln128_reg_4345_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/conv8_U0/\zext_ln863_reg_9329_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/conv8_U0/\zext_ln863_reg_9329_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/conv8_U0/\zext_ln863_reg_9329_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/conv8_U0/\zext_ln863_reg_9329_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/conv8_U0/\zext_ln863_reg_9329_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_1/test_gmem_m_axi_U/\bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/test_gmem_m_axi_U/\bus_read/rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_1/test_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/test_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/test_gmem_m_axi_U/\bus_read/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/relu_bn8_U0/\select_ln935_reg_942_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/test_gmem_m_axi_U/\bus_write/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/maxpool1_U0/\tmp_13_reg_888_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/conv113_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/relu_bn1_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/conv8_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/maxpool1_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/test_gmem_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/test_gmem_m_axi_U/\bus_read/could_multi_bursts.araddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/test_gmem_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/test_gmem_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/test_gmem_m_axi_U/\bus_write/could_multi_bursts.awaddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/relu_bn8_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_1/conv113_U0/test_srem_10ns_10VhK_U2/\test_srem_10ns_10VhK_div_U/test_srem_10ns_10VhK_div_u_0/divisor_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/conv113_U0/test_srem_10ns_10VhK_U2/\test_srem_10ns_10VhK_div_U/test_srem_10ns_10VhK_div_u_0/divisor_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/conv113_U0/\ap_phi_reg_pp0_iter3_p_0127_0_0_0_i_i_reg_1373_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_1/conv113_U0/test_srem_9ns_9nsWhU_U3/\test_srem_9ns_9nsWhU_div_U/test_srem_9ns_9nsWhU_div_u_0/divisor_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/conv113_U0/test_srem_9ns_9nsWhU_U3/\test_srem_9ns_9nsWhU_div_U/test_srem_9ns_9nsWhU_div_u_0/divisor_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_1/test_gmem_m_axi_U/\bus_read/rs_rreq/data_p1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/test_gmem_m_axi_U/\bus_read/rs_rreq/data_p1_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_1/test_gmem_m_axi_U/\bus_write/rs_wreq/data_p1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/test_gmem_m_axi_U/\bus_write/rs_wreq/data_p1_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_1/conv113_U0/test_srem_10ns_10VhK_U2/\test_srem_10ns_10VhK_div_U/test_srem_10ns_10VhK_div_u_0/divisor_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/conv113_U0/test_srem_10ns_10VhK_U2/\test_srem_10ns_10VhK_div_U/test_srem_10ns_10VhK_div_u_0/divisor_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/conv113_U0/\ap_phi_reg_pp0_iter4_p_0127_0_0_0_i_i_reg_1373_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_1/conv113_U0/test_srem_9ns_9nsWhU_U3/\test_srem_9ns_9nsWhU_div_U/test_srem_9ns_9nsWhU_div_u_0/divisor_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/conv113_U0/test_srem_9ns_9nsWhU_U3/\test_srem_9ns_9nsWhU_div_U/test_srem_9ns_9nsWhU_div_u_0/divisor_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_1/conv113_U0/test_srem_10ns_10VhK_U2/\test_srem_10ns_10VhK_div_U/test_srem_10ns_10VhK_div_u_0/divisor_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/conv113_U0/test_srem_10ns_10VhK_U2/\test_srem_10ns_10VhK_div_U/test_srem_10ns_10VhK_div_u_0/divisor_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/conv113_U0/\ap_phi_reg_pp0_iter5_p_0127_0_0_0_i_i_reg_1373_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_1/conv113_U0/test_srem_9ns_9nsWhU_U3/\test_srem_9ns_9nsWhU_div_U/test_srem_9ns_9nsWhU_div_u_0/divisor_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/conv113_U0/test_srem_9ns_9nsWhU_U3/\test_srem_9ns_9nsWhU_div_U/test_srem_9ns_9nsWhU_div_u_0/divisor_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_1/conv113_U0/test_srem_10ns_10VhK_U2/\test_srem_10ns_10VhK_div_U/test_srem_10ns_10VhK_div_u_0/divisor_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/conv113_U0/test_srem_10ns_10VhK_U2/\test_srem_10ns_10VhK_div_U/test_srem_10ns_10VhK_div_u_0/divisor_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/conv113_U0/\ap_phi_reg_pp0_iter6_p_0127_0_0_0_i_i_reg_1373_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_1/conv113_U0/test_srem_9ns_9nsWhU_U3/\test_srem_9ns_9nsWhU_div_U/test_srem_9ns_9nsWhU_div_u_0/divisor_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/conv113_U0/test_srem_9ns_9nsWhU_U3/\test_srem_9ns_9nsWhU_div_U/test_srem_9ns_9nsWhU_div_u_0/divisor_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_1/conv113_U0/test_srem_10ns_10VhK_U2/\test_srem_10ns_10VhK_div_U/test_srem_10ns_10VhK_div_u_0/divisor_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/conv113_U0/test_srem_10ns_10VhK_U2/\test_srem_10ns_10VhK_div_U/test_srem_10ns_10VhK_div_u_0/divisor_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/conv113_U0/\ap_phi_reg_pp0_iter7_p_0127_0_0_0_i_i_reg_1373_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_1/conv113_U0/test_srem_9ns_9nsWhU_U3/\test_srem_9ns_9nsWhU_div_U/test_srem_9ns_9nsWhU_div_u_0/divisor_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/conv113_U0/test_srem_9ns_9nsWhU_U3/\test_srem_9ns_9nsWhU_div_U/test_srem_9ns_9nsWhU_div_u_0/divisor_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_1/conv113_U0/test_srem_10ns_10VhK_U2/\test_srem_10ns_10VhK_div_U/test_srem_10ns_10VhK_div_u_0/divisor_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/conv113_U0/test_srem_10ns_10VhK_U2/\test_srem_10ns_10VhK_div_U/test_srem_10ns_10VhK_div_u_0/divisor_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/conv113_U0/\ap_phi_reg_pp0_iter8_p_0127_0_0_0_i_i_reg_1373_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_1/conv113_U0/test_srem_9ns_9nsWhU_U3/\test_srem_9ns_9nsWhU_div_U/test_srem_9ns_9nsWhU_div_u_0/divisor_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/conv113_U0/test_srem_9ns_9nsWhU_U3/\test_srem_9ns_9nsWhU_div_U/test_srem_9ns_9nsWhU_div_u_0/divisor_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_1/conv113_U0/test_srem_10ns_10VhK_U2/\test_srem_10ns_10VhK_div_U/test_srem_10ns_10VhK_div_u_0/divisor_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/conv113_U0/test_srem_10ns_10VhK_U2/\test_srem_10ns_10VhK_div_U/test_srem_10ns_10VhK_div_u_0/divisor_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/conv113_U0/\ap_phi_reg_pp0_iter9_p_0127_0_0_0_i_i_reg_1373_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_1/conv113_U0/test_srem_9ns_9nsWhU_U3/\test_srem_9ns_9nsWhU_div_U/test_srem_9ns_9nsWhU_div_u_0/divisor_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/conv113_U0/test_srem_9ns_9nsWhU_U3/\test_srem_9ns_9nsWhU_div_U/test_srem_9ns_9nsWhU_div_u_0/divisor_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_1/conv113_U0/test_srem_10ns_10VhK_U2/\test_srem_10ns_10VhK_div_U/test_srem_10ns_10VhK_div_u_0/divisor_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/conv113_U0/test_srem_10ns_10VhK_U2/\test_srem_10ns_10VhK_div_U/test_srem_10ns_10VhK_div_u_0/divisor_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/conv113_U0/\ap_phi_reg_pp0_iter10_p_0127_0_0_0_i_i_reg_1373_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_1/conv113_U0/test_srem_9ns_9nsWhU_U3/\test_srem_9ns_9nsWhU_div_U/test_srem_9ns_9nsWhU_div_u_0/divisor_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/conv113_U0/test_srem_9ns_9nsWhU_U3/\test_srem_9ns_9nsWhU_div_U/test_srem_9ns_9nsWhU_div_u_0/divisor_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_1/conv113_U0/test_srem_10ns_10VhK_U2/\test_srem_10ns_10VhK_div_U/test_srem_10ns_10VhK_div_u_0/divisor_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/conv113_U0/test_srem_10ns_10VhK_U2/\test_srem_10ns_10VhK_div_U/test_srem_10ns_10VhK_div_u_0/divisor_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/conv113_U0/\ap_phi_reg_pp0_iter11_p_0127_0_0_0_i_i_reg_1373_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module test_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module test_control_s_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:36 ; elapsed = 00:05:27 . Memory (MB): peak = 3233.250 ; gain = 753.867 ; free physical = 97674 ; free virtual = 114411
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 489, Available = 360. Use report_utilization command for details.

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |test__GB0     |           1|     44092|
|2     |test__GB1     |           1|     19593|
|3     |test__GB2     |           1|     41473|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:18 ; elapsed = 00:07:38 . Memory (MB): peak = 3706.773 ; gain = 1227.391 ; free physical = 97074 ; free virtual = 113812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM "inst/i_2/maxpool4_U0/pool4_line_buffer_V_U/maxpool4_pool4_liouc_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/i_2/maxpool4_U0/pool4_line_buffer_V_U/maxpool4_pool4_liouc_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/i_2/maxpool4_U0/pool4_line_buffer_V_U/maxpool4_pool4_liouc_ram_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/i_2/maxpool3_U0/pool3_line_buffer_V_U/maxpool3_pool3_likZb_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 4 for RAM "inst/i_2/maxpool3_U0/pool3_line_buffer_V_U/maxpool3_pool3_likZb_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/i_2/maxpool3_U0/pool3_line_buffer_V_U/maxpool3_pool3_likZb_ram_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/i_1/maxpool1_U0/pool1_line_buffer_V_U/maxpool1_pool1_li1iI_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 4 for RAM "inst/i_1/maxpool1_U0/pool1_line_buffer_V_U/maxpool1_pool1_li1iI_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/i_1/maxpool1_U0/pool1_line_buffer_V_U/maxpool1_pool1_li1iI_ram_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/i_0/maxpool2_U0/pool2_line_buffer_V_U/maxpool1_pool1_li1iI_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 4 for RAM "inst/i_0/maxpool2_U0/pool2_line_buffer_V_U/maxpool1_pool1_li1iI_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/i_0/maxpool2_U0/pool2_line_buffer_V_U/maxpool1_pool1_li1iI_ram_U/ram_reg"
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:44 ; elapsed = 00:09:09 . Memory (MB): peak = 3989.805 ; gain = 1510.422 ; free physical = 96870 ; free virtual = 113608
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |test__GB0     |           1|     46276|
|2     |test__GB1     |           1|     19824|
|3     |test__GB2     |           1|     41578|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance inst/conv3_pipe_5_V_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv2_pipe_3_V_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/maxpool2_U0/pool2_line_buffer_V_U/maxpool1_pool1_li1iI_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/maxpool2_U0/pool2_line_buffer_V_U/maxpool1_pool1_li1iI_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/maxpool2_U0/pool2_line_buffer_V_U/maxpool1_pool1_li1iI_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/maxpool2_U0/pool2_line_buffer_V_U/maxpool1_pool1_li1iI_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/relu_bn3_U0/b_batchnorm3_V_U/relu_bn3_b_batchnkXb_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/relu_bn3_U0/b_batchnorm3_V_U/relu_bn3_b_batchnkXb_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/maxpool1_U0/pool1_line_buffer_V_U/maxpool1_pool1_li1iI_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/maxpool1_U0/pool1_line_buffer_V_U/maxpool1_pool1_li1iI_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/maxpool1_U0/pool1_line_buffer_V_U/maxpool1_pool1_li1iI_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/maxpool1_U0/pool1_line_buffer_V_U/maxpool1_pool1_li1iI_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv8_U0/weight_conv8_V_0_0_U/conv8_weight_convyOd_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv8_U0/weight_conv8_V_1_0_U/conv8_weight_convyPd_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv8_U0/weight_conv8_V_2_0_U/conv8_weight_convyQd_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv8_U0/weight_conv8_V_0_2_U/conv8_weight_convyUd_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv8_U0/weight_conv8_V_1_2_U/conv8_weight_convyVd_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv8_U0/weight_conv8_V_2_2_U/conv8_weight_convyWd_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv8_U0/weight_conv8_V_1_1_U/conv8_weight_convySd_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv8_U0/weight_conv8_V_0_1_U/conv8_weight_convyRd_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv8_U0/weight_conv8_V_2_1_U/conv8_weight_convyTd_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/relu_bn8_U0/b_batchnorm8_V_U/relu_bn8_b_batchnCde_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/relu_bn8_U0/b_batchnorm8_V_U/relu_bn8_b_batchnCde_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv1_pipe_1_V_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv113_U0/conv1_line_buffer_1_U/conv113_conv1_linCeG_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv113_U0/conv1_line_buffer_1_1_U/conv113_conv1_linCeG_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv113_U0/conv1_line_buffer_1_2_U/conv113_conv1_linCeG_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv113_U0/conv1_line_buffer_2_U/conv113_conv1_linCeG_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv113_U0/conv1_line_buffer_2_1_U/conv113_conv1_linCeG_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv113_U0/conv1_line_buffer_2_2_U/conv113_conv1_linKfY_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/test_gmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/test_gmem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv8_pipe_15_V_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv4_pipe_7_V_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv5_pipe_9_V_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv6_pipe_11_V_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv7_pipe_13_V_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/relu_bn7_U0/b_batchnorm7_V_U/relu_bn7_b_batchnyNd_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/relu_bn7_U0/b_batchnorm7_V_U/relu_bn7_b_batchnyNd_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv7_U0/weight_conv7_V_0_0_U/conv7_weight_convvod_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv7_U0/weight_conv7_V_1_0_U/conv7_weight_convvpd_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv7_U0/weight_conv7_V_2_0_U/conv7_weight_convvqd_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv7_U0/weight_conv7_V_0_2_U/conv7_weight_convvud_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv7_U0/weight_conv7_V_1_2_U/conv7_weight_convvvd_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv7_U0/weight_conv7_V_2_2_U/conv7_weight_convvwd_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv7_U0/weight_conv7_V_1_1_U/conv7_weight_convvsd_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv7_U0/weight_conv7_V_0_1_U/conv7_weight_convvrd_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv7_U0/weight_conv7_V_2_1_U/conv7_weight_convvtd_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/relu_bn6_U0/b_batchnorm6_V_U/relu_bn6_b_batchnvmd_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/relu_bn6_U0/b_batchnorm6_V_U/relu_bn6_b_batchnvmd_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv6_U0/weight_conv6_V_0_0_U/conv6_weight_convrXc_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv6_U0/weight_conv6_V_1_0_U/conv6_weight_convrYc_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv6_U0/weight_conv6_V_2_0_U/conv6_weight_convrZc_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv6_U0/weight_conv6_V_0_2_U/conv6_weight_convr3c_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv6_U0/weight_conv6_V_1_2_U/conv6_weight_convr4c_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv6_U0/weight_conv6_V_2_2_U/conv6_weight_convr5c_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv6_U0/weight_conv6_V_1_1_U/conv6_weight_convr1c_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv6_U0/weight_conv6_V_0_1_U/conv6_weight_convr0c_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv6_U0/weight_conv6_V_2_1_U/conv6_weight_convr2c_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/relu_bn5_U0/b_batchnorm5_V_U/relu_bn5_b_batchnrVc_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/relu_bn5_U0/b_batchnorm5_V_U/relu_bn5_b_batchnrVc_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv5_U0/weight_conv5_V_0_0_U/conv5_weight_convowc_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv5_U0/weight_conv5_V_1_0_U/conv5_weight_convoxc_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv5_U0/weight_conv5_V_2_0_U/conv5_weight_convoyc_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv5_U0/weight_conv5_V_0_2_U/conv5_weight_convoCc_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv5_U0/weight_conv5_V_1_2_U/conv5_weight_convoDc_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv5_U0/weight_conv5_V_2_2_U/conv5_weight_convoEc_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv5_U0/weight_conv5_V_1_1_U/conv5_weight_convoAc_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv5_U0/weight_conv5_V_0_1_U/conv5_weight_convozc_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv5_U0/weight_conv5_V_2_1_U/conv5_weight_convoBc_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/maxpool4_U0/pool4_line_buffer_V_U/maxpool4_pool4_liouc_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/maxpool4_U0/pool4_line_buffer_V_U/maxpool4_pool4_liouc_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/relu_bn4_U0/b_batchnorm4_V_U/relu_bn4_b_batchnosc_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/relu_bn4_U0/b_batchnorm4_V_U/relu_bn4_b_batchnosc_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv4_U0/weight_conv4_V_0_1_U/conv4_weight_convk2b_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv4_U0/weight_conv4_V_1_0_U/conv4_weight_convk4b_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv4_U0/weight_conv4_V_1_2_U/conv4_weight_convk6b_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv4_U0/weight_conv4_V_2_1_U/conv4_weight_convk8b_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv4_U0/weight_conv4_V_2_2_U/conv4_weight_convk9b_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/conv4_U0/weight_conv4_V_2_0_U/conv4_weight_convk7b_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/maxpool3_U0/pool3_line_buffer_V_U/maxpool3_pool3_likZb_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/maxpool3_U0/pool3_line_buffer_V_U/maxpool3_pool3_likZb_ram_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:47 ; elapsed = 00:10:13 . Memory (MB): peak = 4118.297 ; gain = 1638.914 ; free physical = 96971 ; free virtual = 113708
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:02 ; elapsed = 00:10:28 . Memory (MB): peak = 4118.301 ; gain = 1638.918 ; free physical = 96967 ; free virtual = 113705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:02 ; elapsed = 00:10:28 . Memory (MB): peak = 4118.301 ; gain = 1638.918 ; free physical = 96968 ; free virtual = 113706
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:14 ; elapsed = 00:10:41 . Memory (MB): peak = 4118.301 ; gain = 1638.918 ; free physical = 96899 ; free virtual = 113639
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:07:15 ; elapsed = 00:10:42 . Memory (MB): peak = 4118.301 ; gain = 1638.918 ; free physical = 96901 ; free virtual = 113638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:07:17 ; elapsed = 00:10:44 . Memory (MB): peak = 4118.301 ; gain = 1638.918 ; free physical = 96896 ; free virtual = 113634
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:07:18 ; elapsed = 00:10:44 . Memory (MB): peak = 4118.301 ; gain = 1638.918 ; free physical = 96898 ; free virtual = 113635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   819|
|2     |DSP_ALU         |   360|
|3     |DSP_A_B_DATA    |    94|
|4     |DSP_A_B_DATA_1  |    29|
|5     |DSP_A_B_DATA_2  |   204|
|6     |DSP_A_B_DATA_3  |    22|
|7     |DSP_A_B_DATA_4  |     8|
|8     |DSP_A_B_DATA_5  |     1|
|9     |DSP_A_B_DATA_6  |     1|
|10    |DSP_A_B_DATA_7  |     1|
|11    |DSP_C_DATA      |   247|
|12    |DSP_C_DATA_1    |   113|
|13    |DSP_MULTIPLIER  |   360|
|14    |DSP_M_DATA      |   360|
|15    |DSP_OUTPUT      |   335|
|16    |DSP_OUTPUT_1    |    25|
|17    |DSP_PREADD      |   360|
|18    |DSP_PREADD_DATA |   360|
|19    |LUT1            |   505|
|20    |LUT2            |  4864|
|21    |LUT3            |  5472|
|22    |LUT4            |  2809|
|23    |LUT5            |  2475|
|24    |LUT6            | 10608|
|25    |MUXCY           |     4|
|26    |MUXF7           |   808|
|27    |MUXF8           |   357|
|28    |RAM128X1D       |     5|
|29    |RAM128X1S       |   235|
|30    |RAM16X1D        |   177|
|31    |RAM16X1S        |  9790|
|32    |RAM32X1D        |    55|
|33    |RAM32X1S        |  1190|
|34    |RAM64M8         |    15|
|35    |RAM64X1D        |     5|
|36    |RAM64X1S        |   625|
|37    |RAMB18E2        |     9|
|38    |RAMB18E2_10     |     1|
|39    |RAMB18E2_12     |     1|
|40    |RAMB18E2_13     |     1|
|41    |RAMB18E2_14     |     2|
|42    |RAMB18E2_15     |     3|
|43    |RAMB18E2_2      |     1|
|44    |RAMB18E2_3      |     1|
|45    |RAMB18E2_4      |     5|
|46    |RAMB18E2_5      |     2|
|47    |RAMB18E2_6      |     1|
|48    |RAMB18E2_7      |     1|
|49    |RAMB18E2_8      |     1|
|50    |RAMB36E2_10     |     1|
|51    |RAMB36E2_11     |     1|
|52    |RAMB36E2_12     |     1|
|53    |RAMB36E2_13     |     1|
|54    |RAMB36E2_14     |     1|
|55    |RAMB36E2_15     |     1|
|56    |RAMB36E2_16     |     1|
|57    |RAMB36E2_17     |     1|
|58    |RAMB36E2_18     |     1|
|59    |RAMB36E2_19     |     1|
|60    |RAMB36E2_2      |     1|
|61    |RAMB36E2_20     |     1|
|62    |RAMB36E2_21     |     1|
|63    |RAMB36E2_22     |     1|
|64    |RAMB36E2_23     |     1|
|65    |RAMB36E2_24     |     1|
|66    |RAMB36E2_25     |     1|
|67    |RAMB36E2_26     |     1|
|68    |RAMB36E2_27     |     1|
|69    |RAMB36E2_28     |     1|
|70    |RAMB36E2_29     |     1|
|71    |RAMB36E2_3      |     1|
|72    |RAMB36E2_30     |     1|
|73    |RAMB36E2_31     |     1|
|74    |RAMB36E2_32     |     1|
|75    |RAMB36E2_33     |     1|
|76    |RAMB36E2_34     |     1|
|77    |RAMB36E2_35     |     1|
|78    |RAMB36E2_36     |     1|
|79    |RAMB36E2_37     |     1|
|80    |RAMB36E2_4      |     1|
|81    |RAMB36E2_40     |     1|
|82    |RAMB36E2_42     |     1|
|83    |RAMB36E2_44     |     1|
|84    |RAMB36E2_45     |     1|
|85    |RAMB36E2_46     |     1|
|86    |RAMB36E2_47     |     1|
|87    |RAMB36E2_5      |     1|
|88    |RAMB36E2_50     |     1|
|89    |RAMB36E2_51     |     1|
|90    |RAMB36E2_52     |     1|
|91    |RAMB36E2_53     |     2|
|92    |RAMB36E2_54     |     2|
|93    |RAMB36E2_55     |     1|
|94    |RAMB36E2_56     |     1|
|95    |RAMB36E2_57     |     1|
|96    |RAMB36E2_6      |     1|
|97    |RAMB36E2_7      |     1|
|98    |RAMB36E2_8      |     1|
|99    |RAMB36E2_9      |     1|
|100   |SRL16E          |   121|
|101   |SRLC32E         |   250|
|102   |FDRE            | 20488|
|103   |FDSE            |   174|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:18 ; elapsed = 00:10:44 . Memory (MB): peak = 4118.301 ; gain = 1638.918 ; free physical = 96898 ; free virtual = 113635
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 61 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:06:59 ; elapsed = 00:10:18 . Memory (MB): peak = 4122.207 ; gain = 1499.020 ; free physical = 101561 ; free virtual = 118299
Synthesis Optimization Complete : Time (s): cpu = 00:07:21 ; elapsed = 00:10:49 . Memory (MB): peak = 4122.207 ; gain = 1642.824 ; free physical = 101561 ; free virtual = 118299
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.72 . Memory (MB): peak = 4122.207 ; gain = 0.000 ; free physical = 101516 ; free virtual = 118253
INFO: [Netlist 29-17] Analyzing 14445 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 7 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/relu_bn3_U0/b_batchnorm3_V_U/relu_bn3_b_batchnkXb_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/relu_bn4_U0/b_batchnorm4_V_U/relu_bn4_b_batchnosc_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/relu_bn5_U0/b_batchnorm5_V_U/relu_bn5_b_batchnrVc_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/relu_bn6_U0/b_batchnorm6_V_U/relu_bn6_b_batchnvmd_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/relu_bn7_U0/b_batchnorm7_V_U/relu_bn7_b_batchnyNd_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/relu_bn8_U0/b_batchnorm8_V_U/relu_bn8_b_batchnCde_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4158.320 ; gain = 0.000 ; free physical = 101332 ; free virtual = 118069
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12458 instances were transformed.
  (CARRY4) => CARRY8: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 360 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 5 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 235 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 177 instances
  RAM16X1S => RAM32X1S (RAMS32): 9790 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 55 instances
  RAM32X1S => RAM32X1S (RAMS32): 1190 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 15 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 5 instances
  RAM64X1S => RAM64X1S (RAMS64E): 625 instances

INFO: [Common 17-83] Releasing license: Synthesis
1077 Infos, 255 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:08:00 ; elapsed = 00:12:14 . Memory (MB): peak = 4158.320 ; gain = 2505.352 ; free physical = 101760 ; free virtual = 118495
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4158.320 ; gain = 0.000 ; free physical = 101760 ; free virtual = 118495
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.runs/design_1_test_0_0_synth_1/design_1_test_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 4182.340 ; gain = 24.020 ; free physical = 101749 ; free virtual = 118498
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_test_0_0, cache-ID = abf091d8487b4903
INFO: [Coretcl 2-1174] Renamed 3094 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4182.340 ; gain = 0.000 ; free physical = 101675 ; free virtual = 118505
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/work/shared/users/meng/sjz38/tmp/my_ultranet/hls_projects/main-deploy/build_vivado/project_dataflow/project_dataflow.runs/design_1_test_0_0_synth_1/design_1_test_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 4182.340 ; gain = 0.000 ; free physical = 101678 ; free virtual = 118508
INFO: [runtcl-4] Executing : report_utilization -file design_1_test_0_0_utilization_synth.rpt -pb design_1_test_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec  9 16:12:46 2022...
