Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov 30 15:19:01 2018
| Host         : Theory running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Game_Top_Level_timing_summary_routed.rpt -pb Game_Top_Level_timing_summary_routed.pb -rpx Game_Top_Level_timing_summary_routed.rpx -warn_on_violation
| Design       : Game_Top_Level
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 19 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There is 1 register/latch pin with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.516        0.000                      0                 1403        0.036        0.000                      0                 1403        4.020        0.000                       0                   599  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  MAINFSM/FSM_STATE[0]  {0.000 5.000}      10.000          100.000         
  MAINFSM/FSM_STATE[1]  {0.000 5.000}      10.000          100.000         
  MAINFSM/FSM_STATE[2]  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                   0.974        0.000                      0                  957        0.089        0.000                      0                  957        4.020        0.000                       0                   559  
  MAINFSM/FSM_STATE[0]                                                                                                                                                    4.500        0.000                       0                    40  
  MAINFSM/FSM_STATE[1]                                                                                                                                                    4.500        0.000                       0                    40  
  MAINFSM/FSM_STATE[2]                                                                                                                                                    4.500        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
MAINFSM/FSM_STATE[0]  sys_clk_pin                 0.809        0.000                      0                  331        0.435        0.000                      0                  331  
MAINFSM/FSM_STATE[1]  sys_clk_pin                 0.727        0.000                      0                  331        0.230        0.000                      0                  331  
MAINFSM/FSM_STATE[2]  sys_clk_pin                 0.612        0.000                      0                  331        0.121        0.000                      0                  331  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     sys_clk_pin           MAINFSM/FSM_STATE[0]        1.084        0.000                      0                    1        1.918        0.000                      0                    1  
**async_default**     sys_clk_pin           MAINFSM/FSM_STATE[1]        1.135        0.000                      0                    1        1.845        0.000                      0                    1  
**async_default**     sys_clk_pin           MAINFSM/FSM_STATE[2]        0.516        0.000                      0                    1        2.553        0.000                      0                    1  
**async_default**     MAINFSM/FSM_STATE[0]  sys_clk_pin                 1.418        0.000                      0                   39        0.326        0.000                      0                   39  
**async_default**     MAINFSM/FSM_STATE[1]  sys_clk_pin                 2.422        0.000                      0                   39        0.896        0.000                      0                   39  
**async_default**     MAINFSM/FSM_STATE[2]  sys_clk_pin                 1.676        0.000                      0                   39        0.504        0.000                      0                   39  
**async_default**     sys_clk_pin           sys_clk_pin                 0.690        0.000                      0                  417        0.036        0.000                      0                  417  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.974ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.974ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/current_hor_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/PlayerNo3/char_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.029ns  (logic 2.131ns (23.601%)  route 6.898ns (76.399%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.558     5.079    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X15Y31         FDCE                                         r  VGA/VGA_SYNC/current_hor_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  VGA/VGA_SYNC/current_hor_pos_reg[4]/Q
                         net (fo=47, routed)          0.883     6.418    VGA/VGA_SYNC/current_hor_pos_reg[4]
    SLICE_X13Y30         LUT2 (Prop_lut2_I0_O)        0.152     6.570 r  VGA/VGA_SYNC/red_OBUF[3]_inst_i_15/O
                         net (fo=2, routed)           0.565     7.135    VGA/VGA_SYNC/red_OBUF[3]_inst_i_15_n_0
    SLICE_X15Y28         LUT6 (Prop_lut6_I3_O)        0.332     7.467 f  VGA/VGA_SYNC/red_OBUF[3]_inst_i_8/O
                         net (fo=44, routed)          0.925     8.392    VGA/VGA_SYNC/red_OBUF[3]_inst_i_8_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I3_O)        0.124     8.516 r  VGA/VGA_SYNC/geqOp_carry_i_13/O
                         net (fo=101, routed)         1.224     9.739    VGA/VGA_SYNC/red_reg[3]_2
    SLICE_X6Y28          LUT2 (Prop_lut2_I0_O)        0.117     9.856 r  VGA/VGA_SYNC/red[3]_i_4__0/O
                         net (fo=12, routed)          1.224    11.081    VGA/VGA_SYNC/red[3]_i_4__0_n_0
    SLICE_X10Y33         LUT3 (Prop_lut3_I2_O)        0.374    11.455 r  VGA/VGA_SYNC/char_red[3]_i_49__2/O
                         net (fo=1, routed)           0.452    11.907    VGA/VGA_SYNC/char_red[3]_i_49__2_n_0
    SLICE_X10Y33         LUT6 (Prop_lut6_I2_O)        0.328    12.235 r  VGA/VGA_SYNC/char_red[3]_i_16__0/O
                         net (fo=1, routed)           0.962    13.197    VGA/VGA_SYNC/char_red[3]_i_16__0_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I4_O)        0.124    13.321 r  VGA/VGA_SYNC/char_red[3]_i_3__1/O
                         net (fo=1, routed)           0.663    13.984    VGA/VGA_SYNC/char_red[3]_i_3__1_n_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I1_O)        0.124    14.108 r  VGA/VGA_SYNC/char_red[3]_i_1__1/O
                         net (fo=1, routed)           0.000    14.108    VGA/PlayerNo3/char_red_reg[3]_2
    SLICE_X8Y30          FDRE                                         r  VGA/PlayerNo3/char_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.439    14.780    VGA/PlayerNo3/clk_IBUF_BUFG
    SLICE_X8Y30          FDRE                                         r  VGA/PlayerNo3/char_red_reg[3]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X8Y30          FDRE (Setup_fdre_C_D)        0.077    15.082    VGA/PlayerNo3/char_red_reg[3]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -14.108    
  -------------------------------------------------------------------
                         slack                                  0.974    

Slack (MET) :             1.107ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/current_ver_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/PlayerNo1/char_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.920ns  (logic 1.676ns (18.789%)  route 7.244ns (81.211%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.556     5.077    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X13Y29         FDCE                                         r  VGA/VGA_SYNC/current_ver_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDCE (Prop_fdce_C_Q)         0.456     5.533 f  VGA/VGA_SYNC/current_ver_pos_reg[0]/Q
                         net (fo=38, routed)          1.091     6.624    VGA/VGA_SYNC/current_ver_pos_reg[0]
    SLICE_X12Y28         LUT5 (Prop_lut5_I1_O)        0.124     6.748 r  VGA/VGA_SYNC/current_ver_pos[8]_i_2/O
                         net (fo=6, routed)           0.468     7.217    VGA/VGA_SYNC/current_ver_pos[8]_i_2_n_0
    SLICE_X15Y28         LUT5 (Prop_lut5_I3_O)        0.124     7.341 f  VGA/VGA_SYNC/current_ver_pos[10]_i_4/O
                         net (fo=31, routed)          1.041     8.381    VGA/VGA_SYNC/current_ver_pos[10]_i_4_n_0
    SLICE_X14Y25         LUT6 (Prop_lut6_I1_O)        0.124     8.505 r  VGA/VGA_SYNC/red[3]_i_10/O
                         net (fo=138, routed)         1.440     9.945    VGA/VGA_SYNC/red_reg[3]_3
    SLICE_X4Y34          LUT3 (Prop_lut3_I1_O)        0.150    10.095 r  VGA/VGA_SYNC/char_red[3]_i_99/O
                         net (fo=2, routed)           0.591    10.686    VGA/VGA_SYNC/char_red[3]_i_99_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.326    11.012 r  VGA/VGA_SYNC/char_red[3]_i_48/O
                         net (fo=1, routed)           1.009    12.021    VGA/VGA_SYNC/char_red[3]_i_48_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I0_O)        0.124    12.145 r  VGA/VGA_SYNC/char_red[3]_i_13/O
                         net (fo=1, routed)           0.807    12.952    VGA/VGA_SYNC/char_red[3]_i_13_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I0_O)        0.124    13.076 r  VGA/VGA_SYNC/char_red[3]_i_3/O
                         net (fo=1, routed)           0.797    13.873    VGA/VGA_SYNC/char_red[3]_i_3_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.124    13.997 r  VGA/VGA_SYNC/char_red[3]_i_1/O
                         net (fo=1, routed)           0.000    13.997    VGA/PlayerNo1/char_red_reg[3]_2
    SLICE_X3Y31          FDRE                                         r  VGA/PlayerNo1/char_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.509    14.850    VGA/PlayerNo1/clk_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  VGA/PlayerNo1/char_red_reg[3]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X3Y31          FDRE (Setup_fdre_C_D)        0.029    15.104    VGA/PlayerNo1/char_red_reg[3]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -13.997    
  -------------------------------------------------------------------
                         slack                                  1.107    

Slack (MET) :             1.134ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/current_hor_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/PlayerNo2/char_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.822ns  (logic 1.901ns (21.548%)  route 6.921ns (78.452%))
  Logic Levels:           8  (LUT2=2 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.558     5.079    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X15Y31         FDCE                                         r  VGA/VGA_SYNC/current_hor_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  VGA/VGA_SYNC/current_hor_pos_reg[4]/Q
                         net (fo=47, routed)          0.883     6.418    VGA/VGA_SYNC/current_hor_pos_reg[4]
    SLICE_X13Y30         LUT2 (Prop_lut2_I0_O)        0.152     6.570 r  VGA/VGA_SYNC/red_OBUF[3]_inst_i_15/O
                         net (fo=2, routed)           0.565     7.135    VGA/VGA_SYNC/red_OBUF[3]_inst_i_15_n_0
    SLICE_X15Y28         LUT6 (Prop_lut6_I3_O)        0.332     7.467 f  VGA/VGA_SYNC/red_OBUF[3]_inst_i_8/O
                         net (fo=44, routed)          0.925     8.392    VGA/VGA_SYNC/red_OBUF[3]_inst_i_8_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I3_O)        0.124     8.516 r  VGA/VGA_SYNC/geqOp_carry_i_13/O
                         net (fo=101, routed)         1.224     9.739    VGA/VGA_SYNC/red_reg[3]_2
    SLICE_X6Y28          LUT2 (Prop_lut2_I0_O)        0.117     9.856 r  VGA/VGA_SYNC/red[3]_i_4__0/O
                         net (fo=12, routed)          1.146    11.003    VGA/VGA_SYNC/red[3]_i_4__0_n_0
    SLICE_X13Y34         LUT6 (Prop_lut6_I2_O)        0.348    11.351 r  VGA/VGA_SYNC/char_red[3]_i_35/O
                         net (fo=1, routed)           0.630    11.980    VGA/VGA_SYNC/char_red[3]_i_35_n_0
    SLICE_X13Y33         LUT6 (Prop_lut6_I1_O)        0.124    12.104 r  VGA/VGA_SYNC/char_red[3]_i_8__0/O
                         net (fo=1, routed)           0.667    12.771    VGA/VGA_SYNC/char_red[3]_i_8__0_n_0
    SLICE_X13Y33         LUT6 (Prop_lut6_I1_O)        0.124    12.895 r  VGA/VGA_SYNC/char_red[3]_i_2__0/O
                         net (fo=1, routed)           0.882    13.777    VGA/VGA_SYNC/char_red[3]_i_2__0_n_0
    SLICE_X11Y30         LUT6 (Prop_lut6_I0_O)        0.124    13.901 r  VGA/VGA_SYNC/char_red[3]_i_1__0/O
                         net (fo=1, routed)           0.000    13.901    VGA/PlayerNo2/char_red_reg[3]_2
    SLICE_X11Y30         FDRE                                         r  VGA/PlayerNo2/char_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.440    14.781    VGA/PlayerNo2/clk_IBUF_BUFG
    SLICE_X11Y30         FDRE                                         r  VGA/PlayerNo2/char_red_reg[3]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X11Y30         FDRE (Setup_fdre_C_D)        0.029    15.035    VGA/PlayerNo2/char_red_reg[3]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -13.901    
  -------------------------------------------------------------------
                         slack                                  1.134    

Slack (MET) :             1.269ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/current_hor_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/PlayerNo4/char_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.755ns  (logic 2.142ns (24.466%)  route 6.613ns (75.534%))
  Logic Levels:           8  (LUT2=3 LUT6=5)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.558     5.079    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X15Y31         FDCE                                         r  VGA/VGA_SYNC/current_hor_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  VGA/VGA_SYNC/current_hor_pos_reg[4]/Q
                         net (fo=47, routed)          0.883     6.418    VGA/VGA_SYNC/current_hor_pos_reg[4]
    SLICE_X13Y30         LUT2 (Prop_lut2_I0_O)        0.152     6.570 r  VGA/VGA_SYNC/red_OBUF[3]_inst_i_15/O
                         net (fo=2, routed)           0.565     7.135    VGA/VGA_SYNC/red_OBUF[3]_inst_i_15_n_0
    SLICE_X15Y28         LUT6 (Prop_lut6_I3_O)        0.332     7.467 f  VGA/VGA_SYNC/red_OBUF[3]_inst_i_8/O
                         net (fo=44, routed)          0.925     8.392    VGA/VGA_SYNC/red_OBUF[3]_inst_i_8_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I3_O)        0.124     8.516 r  VGA/VGA_SYNC/geqOp_carry_i_13/O
                         net (fo=101, routed)         1.105     9.621    VGA/VGA_SYNC/red_reg[3]_2
    SLICE_X8Y32          LUT2 (Prop_lut2_I0_O)        0.150     9.771 r  VGA/VGA_SYNC/char_red[3]_i_32__3/O
                         net (fo=8, routed)           1.065    10.836    VGA/VGA_SYNC/char_red[3]_i_32__3_n_0
    SLICE_X12Y31         LUT2 (Prop_lut2_I0_O)        0.352    11.188 r  VGA/VGA_SYNC/char_red[3]_i_68__0/O
                         net (fo=2, routed)           0.180    11.367    VGA/VGA_SYNC/char_red[3]_i_68__0_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.328    11.695 r  VGA/VGA_SYNC/char_red[3]_i_18__2/O
                         net (fo=1, routed)           1.083    12.778    VGA/VGA_SYNC/char_red[3]_i_18__2_n_0
    SLICE_X7Y31          LUT6 (Prop_lut6_I5_O)        0.124    12.902 r  VGA/VGA_SYNC/char_red[3]_i_3__2/O
                         net (fo=1, routed)           0.808    13.710    VGA/VGA_SYNC/char_red[3]_i_3__2_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I1_O)        0.124    13.834 r  VGA/VGA_SYNC/char_red[3]_i_1__2/O
                         net (fo=1, routed)           0.000    13.834    VGA/PlayerNo4/char_red_reg[3]_2
    SLICE_X7Y30          FDRE                                         r  VGA/PlayerNo4/char_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.506    14.847    VGA/PlayerNo4/clk_IBUF_BUFG
    SLICE_X7Y30          FDRE                                         r  VGA/PlayerNo4/char_red_reg[3]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X7Y30          FDRE (Setup_fdre_C_D)        0.031    15.103    VGA/PlayerNo4/char_red_reg[3]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -13.834    
  -------------------------------------------------------------------
                         slack                                  1.269    

Slack (MET) :             1.336ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/current_hor_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/PlayerNo2/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.687ns  (logic 2.971ns (34.199%)  route 5.716ns (65.801%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT4=1 LUT6=5)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.558     5.079    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X15Y31         FDCE                                         r  VGA/VGA_SYNC/current_hor_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  VGA/VGA_SYNC/current_hor_pos_reg[4]/Q
                         net (fo=47, routed)          0.883     6.418    VGA/VGA_SYNC/current_hor_pos_reg[4]
    SLICE_X13Y30         LUT2 (Prop_lut2_I0_O)        0.152     6.570 r  VGA/VGA_SYNC/red_OBUF[3]_inst_i_15/O
                         net (fo=2, routed)           0.565     7.135    VGA/VGA_SYNC/red_OBUF[3]_inst_i_15_n_0
    SLICE_X15Y28         LUT6 (Prop_lut6_I3_O)        0.332     7.467 f  VGA/VGA_SYNC/red_OBUF[3]_inst_i_8/O
                         net (fo=44, routed)          0.925     8.392    VGA/VGA_SYNC/red_OBUF[3]_inst_i_8_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I3_O)        0.124     8.516 r  VGA/VGA_SYNC/geqOp_carry_i_13/O
                         net (fo=101, routed)         1.139     9.655    VGA/CHANGE_Rectangle_Height_2/current_ver_pos_reg[9]_2
    SLICE_X4Y26          LUT4 (Prop_lut4_I3_O)        0.124     9.779 r  VGA/CHANGE_Rectangle_Height_2/green[3]_i_19/O
                         net (fo=1, routed)           0.000     9.779    VGA/VGA_SYNC/current_val_reg[5]_0[0]
    SLICE_X4Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.329 r  VGA/VGA_SYNC/green_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.329    VGA/CHANGE_Rectangle_Height_2/current_val_reg[6]_0[0]
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.600 f  VGA/CHANGE_Rectangle_Height_2/green_reg[3]_i_9/CO[0]
                         net (fo=1, routed)           0.798    11.398    VGA/VGA_SYNC/current_val_reg[9]_1[0]
    SLICE_X8Y27          LUT2 (Prop_lut2_I1_O)        0.366    11.764 r  VGA/VGA_SYNC/green[3]_i_6/O
                         net (fo=2, routed)           0.466    12.230    VGA/VGA_SYNC/green[3]_i_6_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I5_O)        0.348    12.578 r  VGA/VGA_SYNC/green[3]_i_2__0/O
                         net (fo=2, routed)           0.534    13.112    VGA/VGA_SYNC/green[3]_i_2__0_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I5_O)        0.124    13.236 r  VGA/VGA_SYNC/red[3]_i_2__0/O
                         net (fo=1, routed)           0.407    13.643    VGA/VGA_SYNC/red[3]_i_2__0_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.124    13.767 r  VGA/VGA_SYNC/red[3]_i_1__0/O
                         net (fo=1, routed)           0.000    13.767    VGA/PlayerNo2/char_red_reg[3]_1
    SLICE_X5Y29          FDRE                                         r  VGA/PlayerNo2/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.506    14.847    VGA/PlayerNo2/clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  VGA/PlayerNo2/red_reg[3]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X5Y29          FDRE (Setup_fdre_C_D)        0.031    15.103    VGA/PlayerNo2/red_reg[3]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -13.767    
  -------------------------------------------------------------------
                         slack                                  1.336    

Slack (MET) :             1.457ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/PlayerNo3/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.388ns  (logic 2.782ns (43.549%)  route 3.606ns (56.451%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=2)
  Input Delay:            2.000ns
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 r  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 r  reset_IBUF_inst/O
                         net (fo=441, routed)         2.875    11.339    VGA/VGA_SYNC/reset_IBUF
    SLICE_X1Y26          LUT5 (Prop_lut5_I3_O)        0.124    11.463 r  VGA/VGA_SYNC/geqOp_carry_i_7__1/O
                         net (fo=1, routed)           0.000    11.463    VGA/PlayerNo3/Rectangle/S[1]
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.013 r  VGA/PlayerNo3/Rectangle/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000    12.013    VGA/PlayerNo3/Rectangle/geqOp_carry_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.284 f  VGA/PlayerNo3/Rectangle/geqOp_carry__0/CO[0]
                         net (fo=1, routed)           0.731    13.015    VGA/VGA_SYNC/current_val_reg[9]_2[0]
    SLICE_X1Y29          LUT5 (Prop_lut5_I3_O)        0.373    13.388 r  VGA/VGA_SYNC/red[3]_i_1__1/O
                         net (fo=1, routed)           0.000    13.388    VGA/PlayerNo3/char_red_reg[3]_1
    SLICE_X1Y29          FDRE                                         r  VGA/PlayerNo3/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.508    14.849    VGA/PlayerNo3/clk_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  VGA/PlayerNo3/red_reg[3]/C
                         clock pessimism              0.000    14.849    
                         clock uncertainty           -0.035    14.814    
    SLICE_X1Y29          FDRE (Setup_fdre_C_D)        0.031    14.845    VGA/PlayerNo3/red_reg[3]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                         -13.388    
  -------------------------------------------------------------------
                         slack                                  1.457    

Slack (MET) :             1.548ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/PlayerNo4/green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.340ns  (logic 2.906ns (45.834%)  route 3.434ns (54.166%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT5=1 LUT6=2)
  Input Delay:            2.000ns
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 r  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 r  reset_IBUF_inst/O
                         net (fo=441, routed)         2.166    10.630    VGA/VGA_SYNC/reset_IBUF
    SLICE_X5Y24          LUT5 (Prop_lut5_I2_O)        0.124    10.754 r  VGA/VGA_SYNC/geqOp_carry_i_7__2/O
                         net (fo=1, routed)           0.000    10.754    VGA/PlayerNo4/Rectangle/S[1]
    SLICE_X5Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.304 r  VGA/PlayerNo4/Rectangle/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.009    11.313    VGA/PlayerNo4/Rectangle/geqOp_carry_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.584 f  VGA/PlayerNo4/Rectangle/geqOp_carry__0/CO[0]
                         net (fo=1, routed)           0.762    12.346    VGA/VGA_SYNC/current_val_reg[9]_5[0]
    SLICE_X6Y28          LUT6 (Prop_lut6_I0_O)        0.373    12.719 r  VGA/VGA_SYNC/green[1]_i_2/O
                         net (fo=1, routed)           0.496    13.216    VGA/VGA_SYNC/green[1]_i_2_n_0
    SLICE_X6Y28          LUT6 (Prop_lut6_I0_O)        0.124    13.340 r  VGA/VGA_SYNC/green[1]_i_1/O
                         net (fo=1, routed)           0.000    13.340    VGA/PlayerNo4/char_red_reg[3]_0
    SLICE_X6Y28          FDRE                                         r  VGA/PlayerNo4/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.505    14.846    VGA/PlayerNo4/clk_IBUF_BUFG
    SLICE_X6Y28          FDRE                                         r  VGA/PlayerNo4/green_reg[1]/C
                         clock pessimism              0.000    14.846    
                         clock uncertainty           -0.035    14.811    
    SLICE_X6Y28          FDRE (Setup_fdre_C_D)        0.077    14.888    VGA/PlayerNo4/green_reg[1]
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                         -13.340    
  -------------------------------------------------------------------
                         slack                                  1.548    

Slack (MET) :             1.594ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/PlayerWinner/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.246ns  (logic 2.729ns (43.686%)  route 3.518ns (56.314%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT6=3)
  Input Delay:            2.000ns
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 r  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 r  reset_IBUF_inst/O
                         net (fo=441, routed)         2.340    10.804    VGA/CHANGE_Rectangle_Height_1/reset_IBUF
    SLICE_X3Y23          LUT6 (Prop_lut6_I0_O)        0.124    10.928 r  VGA/CHANGE_Rectangle_Height_1/geqOp_carry_i_1__3/O
                         net (fo=1, routed)           0.401    11.329    VGA/PlayerWinner/Rectangle/DI[3]
    SLICE_X2Y23          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    11.725 r  VGA/PlayerWinner/Rectangle/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000    11.725    VGA/PlayerWinner/Rectangle/geqOp_carry_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.979 f  VGA/PlayerWinner/Rectangle/geqOp_carry__0/CO[0]
                         net (fo=1, routed)           0.622    12.601    VGA/VGA_SYNC/current_val_reg[9]_6[0]
    SLICE_X5Y28          LUT6 (Prop_lut6_I4_O)        0.367    12.968 r  VGA/VGA_SYNC/green[3]_i_2__1/O
                         net (fo=1, routed)           0.154    13.122    VGA/VGA_SYNC/green[3]_i_2__1_n_0
    SLICE_X5Y28          LUT6 (Prop_lut6_I0_O)        0.124    13.246 r  VGA/VGA_SYNC/green[3]_i_1__1/O
                         net (fo=1, routed)           0.000    13.246    VGA/PlayerWinner/char_red_reg[3]_1
    SLICE_X5Y28          FDRE                                         r  VGA/PlayerWinner/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.505    14.846    VGA/PlayerWinner/clk_IBUF_BUFG
    SLICE_X5Y28          FDRE                                         r  VGA/PlayerWinner/green_reg[3]/C
                         clock pessimism              0.000    14.846    
                         clock uncertainty           -0.035    14.811    
    SLICE_X5Y28          FDRE (Setup_fdre_C_D)        0.029    14.840    VGA/PlayerWinner/green_reg[3]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                         -13.246    
  -------------------------------------------------------------------
                         slack                                  1.594    

Slack (MET) :             1.650ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/current_hor_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/PlayerWinner/char_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.351ns  (logic 1.934ns (23.159%)  route 6.417ns (76.841%))
  Logic Levels:           8  (LUT2=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.558     5.079    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X15Y31         FDCE                                         r  VGA/VGA_SYNC/current_hor_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  VGA/VGA_SYNC/current_hor_pos_reg[4]/Q
                         net (fo=47, routed)          0.883     6.418    VGA/VGA_SYNC/current_hor_pos_reg[4]
    SLICE_X13Y30         LUT2 (Prop_lut2_I0_O)        0.152     6.570 r  VGA/VGA_SYNC/red_OBUF[3]_inst_i_15/O
                         net (fo=2, routed)           0.565     7.135    VGA/VGA_SYNC/red_OBUF[3]_inst_i_15_n_0
    SLICE_X15Y28         LUT6 (Prop_lut6_I3_O)        0.332     7.467 f  VGA/VGA_SYNC/red_OBUF[3]_inst_i_8/O
                         net (fo=44, routed)          0.796     8.263    VGA/VGA_SYNC/red_OBUF[3]_inst_i_8_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I3_O)        0.124     8.387 r  VGA/VGA_SYNC/red[3]_i_11/O
                         net (fo=72, routed)          1.130     9.516    VGA/VGA_SYNC/scan_line_x[1]
    SLICE_X8Y30          LUT2 (Prop_lut2_I1_O)        0.150     9.666 f  VGA/VGA_SYNC/char_red[3]_i_40__3/O
                         net (fo=19, routed)          1.155    10.821    VGA/VGA_SYNC/char_red[3]_i_40__3_n_0
    SLICE_X12Y33         LUT5 (Prop_lut5_I0_O)        0.348    11.169 r  VGA/VGA_SYNC/char_red[3]_i_44__3/O
                         net (fo=1, routed)           0.653    11.822    VGA/VGA_SYNC/char_red[3]_i_44__3_n_0
    SLICE_X11Y26         LUT5 (Prop_lut5_I3_O)        0.124    11.946 r  VGA/VGA_SYNC/char_red[3]_i_14__3/O
                         net (fo=1, routed)           0.526    12.472    VGA/VGA_SYNC/char_red[3]_i_14__3_n_0
    SLICE_X10Y26         LUT6 (Prop_lut6_I4_O)        0.124    12.596 r  VGA/VGA_SYNC/char_red[3]_i_3__3/O
                         net (fo=1, routed)           0.710    13.306    VGA/VGA_SYNC/char_red[3]_i_3__3_n_0
    SLICE_X10Y27         LUT6 (Prop_lut6_I1_O)        0.124    13.430 r  VGA/VGA_SYNC/char_red[3]_i_1__3/O
                         net (fo=1, routed)           0.000    13.430    VGA/PlayerWinner/char_red_reg[3]_2
    SLICE_X10Y27         FDRE                                         r  VGA/PlayerWinner/char_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.437    14.778    VGA/PlayerWinner/clk_IBUF_BUFG
    SLICE_X10Y27         FDRE                                         r  VGA/PlayerWinner/char_red_reg[3]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X10Y27         FDRE (Setup_fdre_C_D)        0.077    15.080    VGA/PlayerWinner/char_red_reg[3]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -13.430    
  -------------------------------------------------------------------
                         slack                                  1.650    

Slack (MET) :             1.715ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button2counter/current_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.500ns  (logic 1.712ns (31.126%)  route 3.788ns (68.874%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 r  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 r  reset_IBUF_inst/O
                         net (fo=441, routed)         2.276    10.740    MAINFSM/Clock/reset_IBUF
    SLICE_X1Y23          LUT5 (Prop_lut5_I0_O)        0.124    10.864 r  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.935    11.799    MAINFSM/button2counter/zero_i_reg
    SLICE_X8Y25          LUT6 (Prop_lut6_I0_O)        0.124    11.923 r  MAINFSM/button2counter/current_count[3]_i_1__0/O
                         net (fo=4, routed)           0.577    12.500    MAINFSM/button2counter/current_count[3]_i_1__0_n_0
    SLICE_X8Y25          FDRE                                         r  MAINFSM/button2counter/current_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.433    14.774    MAINFSM/button2counter/clk_IBUF_BUFG
    SLICE_X8Y25          FDRE                                         r  MAINFSM/button2counter/current_count_reg[0]/C
                         clock pessimism              0.000    14.774    
                         clock uncertainty           -0.035    14.739    
    SLICE_X8Y25          FDRE (Setup_fdre_C_R)       -0.524    14.215    MAINFSM/button2counter/current_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.215    
                         arrival time                         -12.500    
  -------------------------------------------------------------------
                         slack                                  1.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 MAINFSM/Delayer/PRNGNumber_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[13]_srl2_MAINFSM_Delayer_PRNGNumber_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.593     1.476    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  MAINFSM/Delayer/PRNGNumber_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  MAINFSM/Delayer/PRNGNumber_reg[15]/Q
                         net (fo=3, routed)           0.078     1.695    MAINFSM/Delayer/PRNGNumber_reg_n_0_[15]
    SLICE_X2Y11          SRL16E                                       r  MAINFSM/Delayer/PRNGNumber_reg[13]_srl2_MAINFSM_Delayer_PRNGNumber_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.864     1.991    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X2Y11          SRL16E                                       r  MAINFSM/Delayer/PRNGNumber_reg[13]_srl2_MAINFSM_Delayer_PRNGNumber_reg_c_0/CLK
                         clock pessimism             -0.502     1.489    
    SLICE_X2Y11          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.606    MAINFSM/Delayer/PRNGNumber_reg[13]_srl2_MAINFSM_Delayer_PRNGNumber_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 MAINFSM/Delayer/PRNGNumber_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.593     1.476    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X0Y11          FDCE                                         r  MAINFSM/Delayer/PRNGNumber_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  MAINFSM/Delayer/PRNGNumber_reg[11]/Q
                         net (fo=1, routed)           0.065     1.682    MAINFSM/Delayer/p_2_in[10]
    SLICE_X0Y11          FDPE                                         r  MAINFSM/Delayer/PRNGNumber_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.864     1.991    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X0Y11          FDPE                                         r  MAINFSM/Delayer/PRNGNumber_reg[10]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X0Y11          FDPE (Hold_fdpe_C_D)         0.075     1.551    MAINFSM/Delayer/PRNGNumber_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 MAINFSM/Delayer/PRNGNumber_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/intermediate_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.463%)  route 0.071ns (27.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.593     1.476    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X1Y10          FDPE                                         r  MAINFSM/Delayer/PRNGNumber_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDPE (Prop_fdpe_C_Q)         0.141     1.617 r  MAINFSM/Delayer/PRNGNumber_reg[2]/Q
                         net (fo=2, routed)           0.071     1.688    MAINFSM/Delayer/p_1_in_1
    SLICE_X0Y10          LUT4 (Prop_lut4_I0_O)        0.045     1.733 r  MAINFSM/Delayer/intermediate0/O
                         net (fo=1, routed)           0.000     1.733    MAINFSM/Delayer/intermediate0_n_0
    SLICE_X0Y10          FDCE                                         r  MAINFSM/Delayer/intermediate_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.864     1.991    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X0Y10          FDCE                                         r  MAINFSM/Delayer/intermediate_reg/C
                         clock pessimism             -0.502     1.489    
    SLICE_X0Y10          FDCE (Hold_fdce_C_D)         0.091     1.580    MAINFSM/Delayer/intermediate_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Clock/current_count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.331ns  (logic 1.493ns (44.830%)  route 1.838ns (55.170%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.151ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 r  reset_IBUF_inst/O
                         net (fo=441, routed)         1.381     4.774    MAINFSM/Clock/reset_IBUF
    SLICE_X0Y14          LUT3 (Prop_lut3_I2_O)        0.100     4.874 r  MAINFSM/Clock/current_count[0]_i_1__11/O
                         net (fo=28, routed)          0.457     5.331    MAINFSM/Clock/current_count[0]_i_1__11_n_0
    SLICE_X1Y16          FDRE                                         r  MAINFSM/Clock/current_count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.630     5.151    MAINFSM/Clock/clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  MAINFSM/Clock/current_count_reg[16]/C
                         clock pessimism              0.000     5.151    
                         clock uncertainty            0.035     5.187    
    SLICE_X1Y16          FDRE (Hold_fdre_C_R)        -0.020     5.167    MAINFSM/Clock/current_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -5.167    
                         arrival time                           5.331    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Clock/current_count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.331ns  (logic 1.493ns (44.830%)  route 1.838ns (55.170%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.151ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 r  reset_IBUF_inst/O
                         net (fo=441, routed)         1.381     4.774    MAINFSM/Clock/reset_IBUF
    SLICE_X0Y14          LUT3 (Prop_lut3_I2_O)        0.100     4.874 r  MAINFSM/Clock/current_count[0]_i_1__11/O
                         net (fo=28, routed)          0.457     5.331    MAINFSM/Clock/current_count[0]_i_1__11_n_0
    SLICE_X1Y16          FDRE                                         r  MAINFSM/Clock/current_count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.630     5.151    MAINFSM/Clock/clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  MAINFSM/Clock/current_count_reg[17]/C
                         clock pessimism              0.000     5.151    
                         clock uncertainty            0.035     5.187    
    SLICE_X1Y16          FDRE (Hold_fdre_C_R)        -0.020     5.167    MAINFSM/Clock/current_count_reg[17]
  -------------------------------------------------------------------
                         required time                         -5.167    
                         arrival time                           5.331    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Clock/current_count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.331ns  (logic 1.493ns (44.830%)  route 1.838ns (55.170%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.151ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 r  reset_IBUF_inst/O
                         net (fo=441, routed)         1.381     4.774    MAINFSM/Clock/reset_IBUF
    SLICE_X0Y14          LUT3 (Prop_lut3_I2_O)        0.100     4.874 r  MAINFSM/Clock/current_count[0]_i_1__11/O
                         net (fo=28, routed)          0.457     5.331    MAINFSM/Clock/current_count[0]_i_1__11_n_0
    SLICE_X1Y16          FDRE                                         r  MAINFSM/Clock/current_count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.630     5.151    MAINFSM/Clock/clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  MAINFSM/Clock/current_count_reg[18]/C
                         clock pessimism              0.000     5.151    
                         clock uncertainty            0.035     5.187    
    SLICE_X1Y16          FDRE (Hold_fdre_C_R)        -0.020     5.167    MAINFSM/Clock/current_count_reg[18]
  -------------------------------------------------------------------
                         required time                         -5.167    
                         arrival time                           5.331    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Clock/current_count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.331ns  (logic 1.493ns (44.830%)  route 1.838ns (55.170%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.151ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 r  reset_IBUF_inst/O
                         net (fo=441, routed)         1.381     4.774    MAINFSM/Clock/reset_IBUF
    SLICE_X0Y14          LUT3 (Prop_lut3_I2_O)        0.100     4.874 r  MAINFSM/Clock/current_count[0]_i_1__11/O
                         net (fo=28, routed)          0.457     5.331    MAINFSM/Clock/current_count[0]_i_1__11_n_0
    SLICE_X1Y16          FDRE                                         r  MAINFSM/Clock/current_count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.630     5.151    MAINFSM/Clock/clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  MAINFSM/Clock/current_count_reg[19]/C
                         clock pessimism              0.000     5.151    
                         clock uncertainty            0.035     5.187    
    SLICE_X1Y16          FDRE (Hold_fdre_C_R)        -0.020     5.167    MAINFSM/Clock/current_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -5.167    
                         arrival time                           5.331    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 AVERAGE/sumvalue2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/averagevalue2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.067%)  route 0.115ns (44.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.586     1.469    AVERAGE/clk_IBUF_BUFG
    SLICE_X7Y18          FDCE                                         r  AVERAGE/sumvalue2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  AVERAGE/sumvalue2_reg[6]/Q
                         net (fo=2, routed)           0.115     1.725    AVERAGE/averagevalue2_reg[10]_0[3]
    SLICE_X4Y18          FDCE                                         r  AVERAGE/averagevalue2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.855     1.982    AVERAGE/clk_IBUF_BUFG
    SLICE_X4Y18          FDCE                                         r  AVERAGE/averagevalue2_reg[3]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X4Y18          FDCE (Hold_fdce_C_D)         0.072     1.555    AVERAGE/averagevalue2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 MAINFSM/Delayer/PRNGNumber_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[8]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.220%)  route 0.074ns (36.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.593     1.476    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X0Y11          FDCE                                         r  MAINFSM/Delayer/PRNGNumber_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.128     1.604 r  MAINFSM/Delayer/PRNGNumber_reg[9]/Q
                         net (fo=2, routed)           0.074     1.679    MAINFSM/Delayer/p_2_in[8]
    SLICE_X1Y11          FDPE                                         r  MAINFSM/Delayer/PRNGNumber_reg[8]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.864     1.991    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X1Y11          FDPE                                         r  MAINFSM/Delayer/PRNGNumber_reg[8]_P/C
                         clock pessimism             -0.502     1.489    
    SLICE_X1Y11          FDPE (Hold_fdpe_C_D)         0.017     1.506    MAINFSM/Delayer/PRNGNumber_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 AVERAGE/averagevalue4_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/bcdaverageinput_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.388%)  route 0.094ns (33.612%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.586     1.469    AVERAGE/clk_IBUF_BUFG
    SLICE_X3Y20          FDCE                                         r  AVERAGE/averagevalue4_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  AVERAGE/averagevalue4_reg[5]/Q
                         net (fo=1, routed)           0.094     1.704    AVERAGE/averagevalue4[5]
    SLICE_X1Y20          LUT6 (Prop_lut6_I4_O)        0.045     1.749 r  AVERAGE/bcdaverageinput[5]_i_1/O
                         net (fo=1, routed)           0.000     1.749    AVERAGE/bcdaverageinput_0[5]
    SLICE_X1Y20          FDCE                                         r  AVERAGE/bcdaverageinput_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.855     1.982    AVERAGE/clk_IBUF_BUFG
    SLICE_X1Y20          FDCE                                         r  AVERAGE/bcdaverageinput_reg[5]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X1Y20          FDCE (Hold_fdce_C_D)         0.092     1.575    AVERAGE/bcdaverageinput_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y16    AVERAGE/BCDConversion/current_CI_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y16    AVERAGE/BCDConversion/current_binary_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y18    AVERAGE/sumvalue1_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y18    AVERAGE/sumvalue1_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y19    AVERAGE/sumvalue1_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y19    AVERAGE/sumvalue1_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y16    AVERAGE/sumvalue1_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y16    AVERAGE/sumvalue1_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y16    AVERAGE/sumvalue1_reg[3]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y11    MAINFSM/Delayer/PRNGNumber_reg[13]_srl2_MAINFSM_Delayer_PRNGNumber_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y11    MAINFSM/Delayer/PRNGNumber_reg[13]_srl2_MAINFSM_Delayer_PRNGNumber_reg_c_0/CLK
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X9Y38    SOUND/PWM2400Hz/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X9Y38    SOUND/PWM2400Hz/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X9Y38    SOUND/PWM2400Hz/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X9Y38    SOUND/PWM2400Hz/counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X10Y38   SOUND/PWM2400Hz/counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X9Y37    SOUND/PWM2400Hz/counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X10Y37   SOUND/PWM2400Hz/counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X10Y38   SOUND/PWM2400Hz/counter_reg[18]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y11    MAINFSM/Delayer/PRNGNumber_reg[13]_srl2_MAINFSM_Delayer_PRNGNumber_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y11    MAINFSM/Delayer/PRNGNumber_reg[13]_srl2_MAINFSM_Delayer_PRNGNumber_reg_c_0/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y16    AVERAGE/BCDConversion/current_CI_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y16    AVERAGE/BCDConversion/current_CI_reg[0]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X0Y16    AVERAGE/BCDConversion/current_binary_reg[0]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X0Y16    AVERAGE/BCDConversion/current_binary_reg[0]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X3Y16    AVERAGE/sumvalue1_reg[1]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X3Y16    AVERAGE/sumvalue1_reg[1]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X3Y16    AVERAGE/sumvalue1_reg[2]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X3Y16    AVERAGE/sumvalue1_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  MAINFSM/FSM_STATE[0]
  To Clock:  MAINFSM/FSM_STATE[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MAINFSM/FSM_STATE[0]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.500         5.000       4.500      SLICE_X0Y12  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.500         5.000       4.500      SLICE_X0Y12  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/G
High Pulse Width  Fast    FDPE/PRE  n/a            0.500         5.000       4.500      SLICE_X1Y11  MAINFSM/Delayer/PRNGNumber_reg[8]_P/PRE
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X0Y23  VGA/CHANGE_Rectangle_Height_1/current_val_reg[2]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X0Y23  VGA/CHANGE_Rectangle_Height_1/current_val_reg[3]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X0Y23  VGA/CHANGE_Rectangle_Height_1/current_val_reg[4]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X0Y23  VGA/CHANGE_Rectangle_Height_1/current_val_reg[5]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X3Y11  MAINFSM/Delayer/PRNGNumber_reg[15]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X0Y27  VGA/CHANGE_Rectangle_Height_3/current_val_reg[6]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X0Y27  VGA/CHANGE_Rectangle_Height_3/current_val_reg[7]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X0Y27  VGA/CHANGE_Rectangle_Height_3/current_val_reg[8]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X0Y27  VGA/CHANGE_Rectangle_Height_3/current_val_reg[9]/CLR



---------------------------------------------------------------------------------------------------
From Clock:  MAINFSM/FSM_STATE[1]
  To Clock:  MAINFSM/FSM_STATE[1]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MAINFSM/FSM_STATE[1]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Low Pulse Width   Fast    LDCE/G    n/a            0.500         5.000       4.500      SLICE_X0Y12  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.500         5.000       4.500      SLICE_X0Y12  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/G
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X0Y23  VGA/CHANGE_Rectangle_Height_1/current_val_reg[2]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X0Y23  VGA/CHANGE_Rectangle_Height_1/current_val_reg[3]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X0Y23  VGA/CHANGE_Rectangle_Height_1/current_val_reg[4]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X0Y23  VGA/CHANGE_Rectangle_Height_1/current_val_reg[5]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X0Y26  VGA/CHANGE_Rectangle_Height_3/current_val_reg[2]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X0Y26  VGA/CHANGE_Rectangle_Height_3/current_val_reg[3]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X0Y26  VGA/CHANGE_Rectangle_Height_3/current_val_reg[4]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X0Y26  VGA/CHANGE_Rectangle_Height_3/current_val_reg[5]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X1Y26  VGA/CHANGE_Rectangle_Height_3/enable_Q_reg/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X6Y26  VGA/CHANGE_Rectangle_Height_2/current_val_reg[2]/CLR



---------------------------------------------------------------------------------------------------
From Clock:  MAINFSM/FSM_STATE[2]
  To Clock:  MAINFSM/FSM_STATE[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MAINFSM/FSM_STATE[2]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Low Pulse Width   Fast    LDCE/G    n/a            0.500         5.000       4.500      SLICE_X0Y12  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.500         5.000       4.500      SLICE_X0Y12  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/G
High Pulse Width  Slow    FDPE/PRE  n/a            0.500         5.000       4.500      SLICE_X1Y11  MAINFSM/Delayer/PRNGNumber_reg[8]_P/PRE
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X3Y11  MAINFSM/Delayer/PRNGNumber_reg[15]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X3Y11  MAINFSM/Delayer/prngdelay_reg/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X6Y26  VGA/CHANGE_Rectangle_Height_2/current_val_reg[2]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X6Y26  VGA/CHANGE_Rectangle_Height_2/current_val_reg[3]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X6Y26  VGA/CHANGE_Rectangle_Height_2/current_val_reg[4]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X6Y26  VGA/CHANGE_Rectangle_Height_2/current_val_reg[5]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X6Y27  VGA/CHANGE_Rectangle_Height_2/current_val_reg[6]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X6Y27  VGA/CHANGE_Rectangle_Height_2/current_val_reg[7]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X6Y27  VGA/CHANGE_Rectangle_Height_2/current_val_reg[8]/CLR



---------------------------------------------------------------------------------------------------
From Clock:  MAINFSM/FSM_STATE[0]
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.809ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.435ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.809ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button4counter/current_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] fall@5.000ns)
  Data Path Delay:        3.057ns  (logic 0.496ns (16.228%)  route 2.561ns (83.772%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.598ns = ( 10.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.621    10.142    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.456    10.598 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=28, routed)          0.596    11.194    MAINFSM/Delayer/out[0]
    SLICE_X1Y23          LUT4 (Prop_lut4_I2_O)        0.124    11.318 r  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=3, routed)           0.413    11.731    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I0_O)        0.124    11.855 f  MAINFSM/Delayer/enable_Q_i_2/O
                         net (fo=1, routed)           0.488    12.343    MAINFSM/Delayer/enable_Q_i_2_n_0
    SLICE_X0Y22          LUT5 (Prop_lut5_I0_O)        0.124    12.467 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.535    13.001    MAINFSM/button4counter/E[0]
    SLICE_X6Y23          LUT6 (Prop_lut6_I5_O)        0.124    13.125 r  MAINFSM/button4counter/current_count[3]_i_1/O
                         net (fo=4, routed)           0.529    13.655    MAINFSM/button4counter/current_count[3]_i_1_n_0
    SLICE_X6Y23          FDRE                                         r  MAINFSM/button4counter/current_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.502    14.843    MAINFSM/button4counter/clk_IBUF_BUFG
    SLICE_X6Y23          FDRE                                         r  MAINFSM/button4counter/current_count_reg[0]/C
                         clock pessimism              0.180    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X6Y23          FDRE (Setup_fdre_C_R)       -0.524    14.464    MAINFSM/button4counter/current_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                         -13.655    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.809ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button4counter/current_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] fall@5.000ns)
  Data Path Delay:        3.057ns  (logic 0.496ns (16.228%)  route 2.561ns (83.772%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.598ns = ( 10.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.621    10.142    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.456    10.598 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=28, routed)          0.596    11.194    MAINFSM/Delayer/out[0]
    SLICE_X1Y23          LUT4 (Prop_lut4_I2_O)        0.124    11.318 r  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=3, routed)           0.413    11.731    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I0_O)        0.124    11.855 f  MAINFSM/Delayer/enable_Q_i_2/O
                         net (fo=1, routed)           0.488    12.343    MAINFSM/Delayer/enable_Q_i_2_n_0
    SLICE_X0Y22          LUT5 (Prop_lut5_I0_O)        0.124    12.467 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.535    13.001    MAINFSM/button4counter/E[0]
    SLICE_X6Y23          LUT6 (Prop_lut6_I5_O)        0.124    13.125 r  MAINFSM/button4counter/current_count[3]_i_1/O
                         net (fo=4, routed)           0.529    13.655    MAINFSM/button4counter/current_count[3]_i_1_n_0
    SLICE_X6Y23          FDRE                                         r  MAINFSM/button4counter/current_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.502    14.843    MAINFSM/button4counter/clk_IBUF_BUFG
    SLICE_X6Y23          FDRE                                         r  MAINFSM/button4counter/current_count_reg[1]/C
                         clock pessimism              0.180    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X6Y23          FDRE (Setup_fdre_C_R)       -0.524    14.464    MAINFSM/button4counter/current_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                         -13.655    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.809ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button4counter/current_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] fall@5.000ns)
  Data Path Delay:        3.057ns  (logic 0.496ns (16.228%)  route 2.561ns (83.772%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.598ns = ( 10.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.621    10.142    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.456    10.598 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=28, routed)          0.596    11.194    MAINFSM/Delayer/out[0]
    SLICE_X1Y23          LUT4 (Prop_lut4_I2_O)        0.124    11.318 r  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=3, routed)           0.413    11.731    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I0_O)        0.124    11.855 f  MAINFSM/Delayer/enable_Q_i_2/O
                         net (fo=1, routed)           0.488    12.343    MAINFSM/Delayer/enable_Q_i_2_n_0
    SLICE_X0Y22          LUT5 (Prop_lut5_I0_O)        0.124    12.467 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.535    13.001    MAINFSM/button4counter/E[0]
    SLICE_X6Y23          LUT6 (Prop_lut6_I5_O)        0.124    13.125 r  MAINFSM/button4counter/current_count[3]_i_1/O
                         net (fo=4, routed)           0.529    13.655    MAINFSM/button4counter/current_count[3]_i_1_n_0
    SLICE_X6Y23          FDRE                                         r  MAINFSM/button4counter/current_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.502    14.843    MAINFSM/button4counter/clk_IBUF_BUFG
    SLICE_X6Y23          FDRE                                         r  MAINFSM/button4counter/current_count_reg[2]/C
                         clock pessimism              0.180    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X6Y23          FDRE (Setup_fdre_C_R)       -0.524    14.464    MAINFSM/button4counter/current_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                         -13.655    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.809ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button4counter/current_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] fall@5.000ns)
  Data Path Delay:        3.057ns  (logic 0.496ns (16.228%)  route 2.561ns (83.772%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.598ns = ( 10.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.621    10.142    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.456    10.598 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=28, routed)          0.596    11.194    MAINFSM/Delayer/out[0]
    SLICE_X1Y23          LUT4 (Prop_lut4_I2_O)        0.124    11.318 r  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=3, routed)           0.413    11.731    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I0_O)        0.124    11.855 f  MAINFSM/Delayer/enable_Q_i_2/O
                         net (fo=1, routed)           0.488    12.343    MAINFSM/Delayer/enable_Q_i_2_n_0
    SLICE_X0Y22          LUT5 (Prop_lut5_I0_O)        0.124    12.467 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.535    13.001    MAINFSM/button4counter/E[0]
    SLICE_X6Y23          LUT6 (Prop_lut6_I5_O)        0.124    13.125 r  MAINFSM/button4counter/current_count[3]_i_1/O
                         net (fo=4, routed)           0.529    13.655    MAINFSM/button4counter/current_count[3]_i_1_n_0
    SLICE_X6Y23          FDRE                                         r  MAINFSM/button4counter/current_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.502    14.843    MAINFSM/button4counter/clk_IBUF_BUFG
    SLICE_X6Y23          FDRE                                         r  MAINFSM/button4counter/current_count_reg[3]/C
                         clock pessimism              0.180    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X6Y23          FDRE (Setup_fdre_C_R)       -0.524    14.464    MAINFSM/button4counter/current_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                         -13.655    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] fall@5.000ns)
  Data Path Delay:        3.373ns  (logic 0.496ns (14.707%)  route 2.877ns (85.293%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.598ns = ( 10.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.621    10.142    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.456    10.598 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=28, routed)          0.596    11.194    MAINFSM/Delayer/out[0]
    SLICE_X1Y23          LUT4 (Prop_lut4_I2_O)        0.124    11.318 r  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=3, routed)           0.413    11.731    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I0_O)        0.124    11.855 f  MAINFSM/Delayer/enable_Q_i_2/O
                         net (fo=1, routed)           0.488    12.343    MAINFSM/Delayer/enable_Q_i_2_n_0
    SLICE_X0Y22          LUT5 (Prop_lut5_I0_O)        0.124    12.467 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.908    13.374    MAINFSM/Delayer/current_count_reg[3][0]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.124    13.498 r  MAINFSM/Delayer/current_val[9]_i_1/O
                         net (fo=8, routed)           0.473    13.971    VGA/CHANGE_Rectangle_Height_2/enable_Q_reg_1[0]
    SLICE_X6Y27          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.503    14.844    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X6Y27          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[6]/C
                         clock pessimism              0.180    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X6Y27          FDCE (Setup_fdce_C_CE)      -0.169    14.820    VGA/CHANGE_Rectangle_Height_2/current_val_reg[6]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -13.971    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] fall@5.000ns)
  Data Path Delay:        3.373ns  (logic 0.496ns (14.707%)  route 2.877ns (85.293%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.598ns = ( 10.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.621    10.142    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.456    10.598 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=28, routed)          0.596    11.194    MAINFSM/Delayer/out[0]
    SLICE_X1Y23          LUT4 (Prop_lut4_I2_O)        0.124    11.318 r  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=3, routed)           0.413    11.731    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I0_O)        0.124    11.855 f  MAINFSM/Delayer/enable_Q_i_2/O
                         net (fo=1, routed)           0.488    12.343    MAINFSM/Delayer/enable_Q_i_2_n_0
    SLICE_X0Y22          LUT5 (Prop_lut5_I0_O)        0.124    12.467 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.908    13.374    MAINFSM/Delayer/current_count_reg[3][0]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.124    13.498 r  MAINFSM/Delayer/current_val[9]_i_1/O
                         net (fo=8, routed)           0.473    13.971    VGA/CHANGE_Rectangle_Height_2/enable_Q_reg_1[0]
    SLICE_X6Y27          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.503    14.844    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X6Y27          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[7]/C
                         clock pessimism              0.180    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X6Y27          FDCE (Setup_fdce_C_CE)      -0.169    14.820    VGA/CHANGE_Rectangle_Height_2/current_val_reg[7]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -13.971    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] fall@5.000ns)
  Data Path Delay:        3.373ns  (logic 0.496ns (14.707%)  route 2.877ns (85.293%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.598ns = ( 10.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.621    10.142    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.456    10.598 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=28, routed)          0.596    11.194    MAINFSM/Delayer/out[0]
    SLICE_X1Y23          LUT4 (Prop_lut4_I2_O)        0.124    11.318 r  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=3, routed)           0.413    11.731    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I0_O)        0.124    11.855 f  MAINFSM/Delayer/enable_Q_i_2/O
                         net (fo=1, routed)           0.488    12.343    MAINFSM/Delayer/enable_Q_i_2_n_0
    SLICE_X0Y22          LUT5 (Prop_lut5_I0_O)        0.124    12.467 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.908    13.374    MAINFSM/Delayer/current_count_reg[3][0]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.124    13.498 r  MAINFSM/Delayer/current_val[9]_i_1/O
                         net (fo=8, routed)           0.473    13.971    VGA/CHANGE_Rectangle_Height_2/enable_Q_reg_1[0]
    SLICE_X6Y27          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.503    14.844    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X6Y27          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[8]/C
                         clock pessimism              0.180    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X6Y27          FDCE (Setup_fdce_C_CE)      -0.169    14.820    VGA/CHANGE_Rectangle_Height_2/current_val_reg[8]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -13.971    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] fall@5.000ns)
  Data Path Delay:        3.373ns  (logic 0.496ns (14.707%)  route 2.877ns (85.293%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.598ns = ( 10.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.621    10.142    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.456    10.598 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=28, routed)          0.596    11.194    MAINFSM/Delayer/out[0]
    SLICE_X1Y23          LUT4 (Prop_lut4_I2_O)        0.124    11.318 r  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=3, routed)           0.413    11.731    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I0_O)        0.124    11.855 f  MAINFSM/Delayer/enable_Q_i_2/O
                         net (fo=1, routed)           0.488    12.343    MAINFSM/Delayer/enable_Q_i_2_n_0
    SLICE_X0Y22          LUT5 (Prop_lut5_I0_O)        0.124    12.467 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.908    13.374    MAINFSM/Delayer/current_count_reg[3][0]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.124    13.498 r  MAINFSM/Delayer/current_val[9]_i_1/O
                         net (fo=8, routed)           0.473    13.971    VGA/CHANGE_Rectangle_Height_2/enable_Q_reg_1[0]
    SLICE_X6Y27          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.503    14.844    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X6Y27          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[9]/C
                         clock pessimism              0.180    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X6Y27          FDCE (Setup_fdce_C_CE)      -0.169    14.820    VGA/CHANGE_Rectangle_Height_2/current_val_reg[9]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -13.971    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.850ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button2counter/current_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] fall@5.000ns)
  Data Path Delay:        2.947ns  (logic 0.568ns (19.273%)  route 2.379ns (80.727%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.598ns = ( 10.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.621    10.142    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.456    10.598 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=28, routed)          0.596    11.194    MAINFSM/Delayer/out[0]
    SLICE_X1Y23          LUT4 (Prop_lut4_I2_O)        0.124    11.318 r  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=3, routed)           0.413    11.731    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I0_O)        0.118    11.849 r  MAINFSM/Delayer/enable_Q_i_1__1/O
                         net (fo=13, routed)          0.794    12.643    MAINFSM/button2counter/E[0]
    SLICE_X8Y25          LUT6 (Prop_lut6_I5_O)        0.326    12.969 r  MAINFSM/button2counter/current_count[3]_i_1__0/O
                         net (fo=4, routed)           0.577    13.545    MAINFSM/button2counter/current_count[3]_i_1__0_n_0
    SLICE_X8Y25          FDRE                                         r  MAINFSM/button2counter/current_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.433    14.774    MAINFSM/button2counter/clk_IBUF_BUFG
    SLICE_X8Y25          FDRE                                         r  MAINFSM/button2counter/current_count_reg[0]/C
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.035    14.919    
    SLICE_X8Y25          FDRE (Setup_fdre_C_R)       -0.524    14.395    MAINFSM/button2counter/current_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.395    
                         arrival time                         -13.545    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.850ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button2counter/current_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] fall@5.000ns)
  Data Path Delay:        2.947ns  (logic 0.568ns (19.273%)  route 2.379ns (80.727%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.598ns = ( 10.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.621    10.142    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.456    10.598 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=28, routed)          0.596    11.194    MAINFSM/Delayer/out[0]
    SLICE_X1Y23          LUT4 (Prop_lut4_I2_O)        0.124    11.318 r  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=3, routed)           0.413    11.731    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I0_O)        0.118    11.849 r  MAINFSM/Delayer/enable_Q_i_1__1/O
                         net (fo=13, routed)          0.794    12.643    MAINFSM/button2counter/E[0]
    SLICE_X8Y25          LUT6 (Prop_lut6_I5_O)        0.326    12.969 r  MAINFSM/button2counter/current_count[3]_i_1__0/O
                         net (fo=4, routed)           0.577    13.545    MAINFSM/button2counter/current_count[3]_i_1__0_n_0
    SLICE_X8Y25          FDRE                                         r  MAINFSM/button2counter/current_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.433    14.774    MAINFSM/button2counter/clk_IBUF_BUFG
    SLICE_X8Y25          FDRE                                         r  MAINFSM/button2counter/current_count_reg[1]/C
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.035    14.919    
    SLICE_X8Y25          FDRE (Setup_fdre_C_R)       -0.524    14.395    MAINFSM/button2counter/current_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.395    
                         arrival time                         -13.545    
  -------------------------------------------------------------------
                         slack                                  0.850    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button1counter/current_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.090ns (15.836%)  route 0.478ns (84.164%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.585     1.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=28, routed)          0.126     1.735    MAINFSM/Clock/out[0]
    SLICE_X1Y23          LUT5 (Prop_lut5_I4_O)        0.045     1.780 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.235     2.015    MAINFSM/button1counter/zero_i_reg
    SLICE_X0Y25          LUT6 (Prop_lut6_I5_O)        0.045     2.060 f  MAINFSM/button1counter/current_count[3]_i_1__2/O
                         net (fo=4, routed)           0.117     2.177    MAINFSM/button1counter/current_count[3]_i_1__2_n_0
    SLICE_X2Y25          FDRE                                         f  MAINFSM/button1counter/current_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.850     1.977    MAINFSM/button1counter/clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  MAINFSM/button1counter/current_count_reg[2]/C
                         clock pessimism             -0.244     1.733    
    SLICE_X2Y25          FDRE (Hold_fdre_C_R)         0.009     1.742    MAINFSM/button1counter/current_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button1counter/current_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.090ns (15.836%)  route 0.478ns (84.164%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.585     1.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=28, routed)          0.126     1.735    MAINFSM/Clock/out[0]
    SLICE_X1Y23          LUT5 (Prop_lut5_I4_O)        0.045     1.780 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.235     2.015    MAINFSM/button1counter/zero_i_reg
    SLICE_X0Y25          LUT6 (Prop_lut6_I5_O)        0.045     2.060 f  MAINFSM/button1counter/current_count[3]_i_1__2/O
                         net (fo=4, routed)           0.117     2.177    MAINFSM/button1counter/current_count[3]_i_1__2_n_0
    SLICE_X2Y25          FDRE                                         f  MAINFSM/button1counter/current_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.850     1.977    MAINFSM/button1counter/clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  MAINFSM/button1counter/current_count_reg[3]/C
                         clock pessimism             -0.244     1.733    
    SLICE_X2Y25          FDRE (Hold_fdre_C_R)         0.009     1.742    MAINFSM/button1counter/current_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/enable_Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.045ns (6.824%)  route 0.614ns (93.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.585     1.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=28, routed)          0.381     1.990    MAINFSM/Delayer/out[0]
    SLICE_X1Y22          LUT6 (Prop_lut6_I1_O)        0.045     2.035 f  MAINFSM/Delayer/enable_Q_i_1__2/O
                         net (fo=13, routed)          0.234     2.269    VGA/CHANGE_Rectangle_Height_1/round_winner_ml[0]
    SLICE_X1Y24          FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/enable_Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.850     1.977    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/enable_Q_reg/C
                         clock pessimism             -0.244     1.733    
    SLICE_X1Y24          FDCE (Hold_fdce_C_D)         0.070     1.803    VGA/CHANGE_Rectangle_Height_1/enable_Q_reg
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.153ns (21.584%)  route 0.556ns (78.416%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.585     1.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=28, routed)          0.381     1.990    MAINFSM/Delayer/out[0]
    SLICE_X1Y22          LUT6 (Prop_lut6_I1_O)        0.045     2.035 f  MAINFSM/Delayer/enable_Q_i_1__2/O
                         net (fo=13, routed)          0.175     2.210    VGA/CHANGE_Rectangle_Height_1/round_winner_ml[0]
    SLICE_X0Y23          LUT3 (Prop_lut3_I0_O)        0.045     2.255 r  VGA/CHANGE_Rectangle_Height_1/plusOp_carry_i_1__2/O
                         net (fo=1, routed)           0.000     2.255    VGA/CHANGE_Rectangle_Height_1/plusOp_carry_i_1__2_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.318 r  VGA/CHANGE_Rectangle_Height_1/plusOp_carry/O[3]
                         net (fo=1, routed)           0.000     2.318    VGA/CHANGE_Rectangle_Height_1/plusOp_carry_n_4
    SLICE_X0Y23          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.851     1.978    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X0Y23          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[5]/C
                         clock pessimism             -0.244     1.734    
    SLICE_X0Y23          FDCE (Hold_fdce_C_D)         0.105     1.839    VGA/CHANGE_Rectangle_Height_1/current_val_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.156ns (21.950%)  route 0.555ns (78.050%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.585     1.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=28, routed)          0.381     1.990    MAINFSM/Delayer/out[0]
    SLICE_X1Y22          LUT6 (Prop_lut6_I1_O)        0.045     2.035 f  MAINFSM/Delayer/enable_Q_i_1__2/O
                         net (fo=13, routed)          0.174     2.209    VGA/CHANGE_Rectangle_Height_1/round_winner_ml[0]
    SLICE_X0Y23          LUT3 (Prop_lut3_I0_O)        0.045     2.254 r  VGA/CHANGE_Rectangle_Height_1/plusOp_carry_i_2__2/O
                         net (fo=1, routed)           0.000     2.254    VGA/CHANGE_Rectangle_Height_1/plusOp_carry_i_2__2_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.320 r  VGA/CHANGE_Rectangle_Height_1/plusOp_carry/O[2]
                         net (fo=1, routed)           0.000     2.320    VGA/CHANGE_Rectangle_Height_1/plusOp_carry_n_5
    SLICE_X0Y23          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.851     1.978    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X0Y23          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[4]/C
                         clock pessimism             -0.244     1.734    
    SLICE_X0Y23          FDCE (Hold_fdce_C_D)         0.105     1.839    VGA/CHANGE_Rectangle_Height_1/current_val_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/enable_Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.090ns (13.064%)  route 0.599ns (86.936%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.585     1.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=28, routed)          0.212     1.821    MAINFSM/Delayer/out[0]
    SLICE_X1Y23          LUT4 (Prop_lut4_I2_O)        0.045     1.866 f  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=3, routed)           0.125     1.991    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.045     2.036 f  MAINFSM/Delayer/enable_Q_i_1__0/O
                         net (fo=13, routed)          0.262     2.298    VGA/CHANGE_Rectangle_Height_3/round_winner_ml[0]
    SLICE_X1Y26          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/enable_Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.851     1.978    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X1Y26          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/enable_Q_reg/C
                         clock pessimism             -0.244     1.734    
    SLICE_X1Y26          FDCE (Hold_fdce_C_D)         0.070     1.804    VGA/CHANGE_Rectangle_Height_3/enable_Q_reg
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/prngdelay_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.045ns (6.151%)  route 0.687ns (93.849%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.585     1.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=28, routed)          0.687     2.296    MAINFSM/Delayer/out[0]
    SLICE_X3Y11          LUT5 (Prop_lut5_I2_O)        0.045     2.341 f  MAINFSM/Delayer/prngdelay_i_1/O
                         net (fo=1, routed)           0.000     2.341    MAINFSM/Delayer/prngdelay_i_1_n_0
    SLICE_X3Y11          FDCE                                         f  MAINFSM/Delayer/prngdelay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.864     1.991    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  MAINFSM/Delayer/prngdelay_reg/C
                         clock pessimism             -0.244     1.747    
    SLICE_X3Y11          FDCE (Hold_fdce_C_D)         0.092     1.839    MAINFSM/Delayer/prngdelay_reg
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button4counter/current_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.090ns (13.412%)  route 0.581ns (86.588%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.585     1.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=28, routed)          0.126     1.735    MAINFSM/Clock/out[0]
    SLICE_X1Y23          LUT5 (Prop_lut5_I4_O)        0.045     1.780 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.280     2.060    MAINFSM/button4counter/zero_i_reg
    SLICE_X6Y23          LUT6 (Prop_lut6_I0_O)        0.045     2.105 f  MAINFSM/button4counter/current_count[3]_i_1/O
                         net (fo=4, routed)           0.175     2.280    MAINFSM/button4counter/current_count[3]_i_1_n_0
    SLICE_X6Y23          FDRE                                         f  MAINFSM/button4counter/current_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.849     1.976    MAINFSM/button4counter/clk_IBUF_BUFG
    SLICE_X6Y23          FDRE                                         r  MAINFSM/button4counter/current_count_reg[0]/C
                         clock pessimism             -0.244     1.732    
    SLICE_X6Y23          FDRE (Hold_fdre_C_R)         0.009     1.741    MAINFSM/button4counter/current_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button4counter/current_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.090ns (13.412%)  route 0.581ns (86.588%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.585     1.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=28, routed)          0.126     1.735    MAINFSM/Clock/out[0]
    SLICE_X1Y23          LUT5 (Prop_lut5_I4_O)        0.045     1.780 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.280     2.060    MAINFSM/button4counter/zero_i_reg
    SLICE_X6Y23          LUT6 (Prop_lut6_I0_O)        0.045     2.105 f  MAINFSM/button4counter/current_count[3]_i_1/O
                         net (fo=4, routed)           0.175     2.280    MAINFSM/button4counter/current_count[3]_i_1_n_0
    SLICE_X6Y23          FDRE                                         f  MAINFSM/button4counter/current_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.849     1.976    MAINFSM/button4counter/clk_IBUF_BUFG
    SLICE_X6Y23          FDRE                                         r  MAINFSM/button4counter/current_count_reg[1]/C
                         clock pessimism             -0.244     1.732    
    SLICE_X6Y23          FDRE (Hold_fdre_C_R)         0.009     1.741    MAINFSM/button4counter/current_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button4counter/current_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.090ns (13.412%)  route 0.581ns (86.588%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.585     1.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=28, routed)          0.126     1.735    MAINFSM/Clock/out[0]
    SLICE_X1Y23          LUT5 (Prop_lut5_I4_O)        0.045     1.780 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.280     2.060    MAINFSM/button4counter/zero_i_reg
    SLICE_X6Y23          LUT6 (Prop_lut6_I0_O)        0.045     2.105 f  MAINFSM/button4counter/current_count[3]_i_1/O
                         net (fo=4, routed)           0.175     2.280    MAINFSM/button4counter/current_count[3]_i_1_n_0
    SLICE_X6Y23          FDRE                                         f  MAINFSM/button4counter/current_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.849     1.976    MAINFSM/button4counter/clk_IBUF_BUFG
    SLICE_X6Y23          FDRE                                         r  MAINFSM/button4counter/current_count_reg[2]/C
                         clock pessimism             -0.244     1.732    
    SLICE_X6Y23          FDRE (Hold_fdre_C_R)         0.009     1.741    MAINFSM/button4counter/current_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.539    





---------------------------------------------------------------------------------------------------
From Clock:  MAINFSM/FSM_STATE[1]
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.727ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button4counter/current_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        3.139ns  (logic 0.496ns (15.802%)  route 2.643ns (84.198%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.598ns = ( 10.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.621    10.142    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.456    10.598 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=28, routed)          0.678    11.276    MAINFSM/Delayer/out[1]
    SLICE_X1Y23          LUT4 (Prop_lut4_I1_O)        0.124    11.400 f  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=3, routed)           0.413    11.813    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I0_O)        0.124    11.937 r  MAINFSM/Delayer/enable_Q_i_2/O
                         net (fo=1, routed)           0.488    12.425    MAINFSM/Delayer/enable_Q_i_2_n_0
    SLICE_X0Y22          LUT5 (Prop_lut5_I0_O)        0.124    12.549 f  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.535    13.084    MAINFSM/button4counter/E[0]
    SLICE_X6Y23          LUT6 (Prop_lut6_I5_O)        0.124    13.208 f  MAINFSM/button4counter/current_count[3]_i_1/O
                         net (fo=4, routed)           0.529    13.737    MAINFSM/button4counter/current_count[3]_i_1_n_0
    SLICE_X6Y23          FDRE                                         f  MAINFSM/button4counter/current_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.502    14.843    MAINFSM/button4counter/clk_IBUF_BUFG
    SLICE_X6Y23          FDRE                                         r  MAINFSM/button4counter/current_count_reg[0]/C
                         clock pessimism              0.180    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X6Y23          FDRE (Setup_fdre_C_R)       -0.524    14.464    MAINFSM/button4counter/current_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                         -13.737    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button4counter/current_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        3.139ns  (logic 0.496ns (15.802%)  route 2.643ns (84.198%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.598ns = ( 10.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.621    10.142    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.456    10.598 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=28, routed)          0.678    11.276    MAINFSM/Delayer/out[1]
    SLICE_X1Y23          LUT4 (Prop_lut4_I1_O)        0.124    11.400 f  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=3, routed)           0.413    11.813    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I0_O)        0.124    11.937 r  MAINFSM/Delayer/enable_Q_i_2/O
                         net (fo=1, routed)           0.488    12.425    MAINFSM/Delayer/enable_Q_i_2_n_0
    SLICE_X0Y22          LUT5 (Prop_lut5_I0_O)        0.124    12.549 f  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.535    13.084    MAINFSM/button4counter/E[0]
    SLICE_X6Y23          LUT6 (Prop_lut6_I5_O)        0.124    13.208 f  MAINFSM/button4counter/current_count[3]_i_1/O
                         net (fo=4, routed)           0.529    13.737    MAINFSM/button4counter/current_count[3]_i_1_n_0
    SLICE_X6Y23          FDRE                                         f  MAINFSM/button4counter/current_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.502    14.843    MAINFSM/button4counter/clk_IBUF_BUFG
    SLICE_X6Y23          FDRE                                         r  MAINFSM/button4counter/current_count_reg[1]/C
                         clock pessimism              0.180    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X6Y23          FDRE (Setup_fdre_C_R)       -0.524    14.464    MAINFSM/button4counter/current_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                         -13.737    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button4counter/current_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        3.139ns  (logic 0.496ns (15.802%)  route 2.643ns (84.198%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.598ns = ( 10.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.621    10.142    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.456    10.598 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=28, routed)          0.678    11.276    MAINFSM/Delayer/out[1]
    SLICE_X1Y23          LUT4 (Prop_lut4_I1_O)        0.124    11.400 f  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=3, routed)           0.413    11.813    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I0_O)        0.124    11.937 r  MAINFSM/Delayer/enable_Q_i_2/O
                         net (fo=1, routed)           0.488    12.425    MAINFSM/Delayer/enable_Q_i_2_n_0
    SLICE_X0Y22          LUT5 (Prop_lut5_I0_O)        0.124    12.549 f  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.535    13.084    MAINFSM/button4counter/E[0]
    SLICE_X6Y23          LUT6 (Prop_lut6_I5_O)        0.124    13.208 f  MAINFSM/button4counter/current_count[3]_i_1/O
                         net (fo=4, routed)           0.529    13.737    MAINFSM/button4counter/current_count[3]_i_1_n_0
    SLICE_X6Y23          FDRE                                         f  MAINFSM/button4counter/current_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.502    14.843    MAINFSM/button4counter/clk_IBUF_BUFG
    SLICE_X6Y23          FDRE                                         r  MAINFSM/button4counter/current_count_reg[2]/C
                         clock pessimism              0.180    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X6Y23          FDRE (Setup_fdre_C_R)       -0.524    14.464    MAINFSM/button4counter/current_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                         -13.737    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button4counter/current_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        3.139ns  (logic 0.496ns (15.802%)  route 2.643ns (84.198%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.598ns = ( 10.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.621    10.142    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.456    10.598 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=28, routed)          0.678    11.276    MAINFSM/Delayer/out[1]
    SLICE_X1Y23          LUT4 (Prop_lut4_I1_O)        0.124    11.400 f  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=3, routed)           0.413    11.813    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I0_O)        0.124    11.937 r  MAINFSM/Delayer/enable_Q_i_2/O
                         net (fo=1, routed)           0.488    12.425    MAINFSM/Delayer/enable_Q_i_2_n_0
    SLICE_X0Y22          LUT5 (Prop_lut5_I0_O)        0.124    12.549 f  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.535    13.084    MAINFSM/button4counter/E[0]
    SLICE_X6Y23          LUT6 (Prop_lut6_I5_O)        0.124    13.208 f  MAINFSM/button4counter/current_count[3]_i_1/O
                         net (fo=4, routed)           0.529    13.737    MAINFSM/button4counter/current_count[3]_i_1_n_0
    SLICE_X6Y23          FDRE                                         f  MAINFSM/button4counter/current_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.502    14.843    MAINFSM/button4counter/clk_IBUF_BUFG
    SLICE_X6Y23          FDRE                                         r  MAINFSM/button4counter/current_count_reg[3]/C
                         clock pessimism              0.180    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X6Y23          FDRE (Setup_fdre_C_R)       -0.524    14.464    MAINFSM/button4counter/current_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                         -13.737    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        3.455ns  (logic 0.496ns (14.356%)  route 2.959ns (85.644%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.598ns = ( 10.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.621    10.142    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.456    10.598 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=28, routed)          0.678    11.276    MAINFSM/Delayer/out[1]
    SLICE_X1Y23          LUT4 (Prop_lut4_I1_O)        0.124    11.400 f  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=3, routed)           0.413    11.813    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I0_O)        0.124    11.937 r  MAINFSM/Delayer/enable_Q_i_2/O
                         net (fo=1, routed)           0.488    12.425    MAINFSM/Delayer/enable_Q_i_2_n_0
    SLICE_X0Y22          LUT5 (Prop_lut5_I0_O)        0.124    12.549 f  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.908    13.457    MAINFSM/Delayer/current_count_reg[3][0]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.124    13.581 f  MAINFSM/Delayer/current_val[9]_i_1/O
                         net (fo=8, routed)           0.473    14.053    VGA/CHANGE_Rectangle_Height_2/enable_Q_reg_1[0]
    SLICE_X6Y27          FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/current_val_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.503    14.844    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X6Y27          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[6]/C
                         clock pessimism              0.180    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X6Y27          FDCE (Setup_fdce_C_CE)      -0.169    14.820    VGA/CHANGE_Rectangle_Height_2/current_val_reg[6]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -14.053    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        3.455ns  (logic 0.496ns (14.356%)  route 2.959ns (85.644%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.598ns = ( 10.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.621    10.142    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.456    10.598 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=28, routed)          0.678    11.276    MAINFSM/Delayer/out[1]
    SLICE_X1Y23          LUT4 (Prop_lut4_I1_O)        0.124    11.400 f  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=3, routed)           0.413    11.813    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I0_O)        0.124    11.937 r  MAINFSM/Delayer/enable_Q_i_2/O
                         net (fo=1, routed)           0.488    12.425    MAINFSM/Delayer/enable_Q_i_2_n_0
    SLICE_X0Y22          LUT5 (Prop_lut5_I0_O)        0.124    12.549 f  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.908    13.457    MAINFSM/Delayer/current_count_reg[3][0]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.124    13.581 f  MAINFSM/Delayer/current_val[9]_i_1/O
                         net (fo=8, routed)           0.473    14.053    VGA/CHANGE_Rectangle_Height_2/enable_Q_reg_1[0]
    SLICE_X6Y27          FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/current_val_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.503    14.844    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X6Y27          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[7]/C
                         clock pessimism              0.180    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X6Y27          FDCE (Setup_fdce_C_CE)      -0.169    14.820    VGA/CHANGE_Rectangle_Height_2/current_val_reg[7]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -14.053    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        3.455ns  (logic 0.496ns (14.356%)  route 2.959ns (85.644%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.598ns = ( 10.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.621    10.142    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.456    10.598 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=28, routed)          0.678    11.276    MAINFSM/Delayer/out[1]
    SLICE_X1Y23          LUT4 (Prop_lut4_I1_O)        0.124    11.400 f  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=3, routed)           0.413    11.813    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I0_O)        0.124    11.937 r  MAINFSM/Delayer/enable_Q_i_2/O
                         net (fo=1, routed)           0.488    12.425    MAINFSM/Delayer/enable_Q_i_2_n_0
    SLICE_X0Y22          LUT5 (Prop_lut5_I0_O)        0.124    12.549 f  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.908    13.457    MAINFSM/Delayer/current_count_reg[3][0]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.124    13.581 f  MAINFSM/Delayer/current_val[9]_i_1/O
                         net (fo=8, routed)           0.473    14.053    VGA/CHANGE_Rectangle_Height_2/enable_Q_reg_1[0]
    SLICE_X6Y27          FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/current_val_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.503    14.844    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X6Y27          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[8]/C
                         clock pessimism              0.180    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X6Y27          FDCE (Setup_fdce_C_CE)      -0.169    14.820    VGA/CHANGE_Rectangle_Height_2/current_val_reg[8]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -14.053    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        3.455ns  (logic 0.496ns (14.356%)  route 2.959ns (85.644%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.598ns = ( 10.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.621    10.142    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.456    10.598 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=28, routed)          0.678    11.276    MAINFSM/Delayer/out[1]
    SLICE_X1Y23          LUT4 (Prop_lut4_I1_O)        0.124    11.400 f  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=3, routed)           0.413    11.813    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I0_O)        0.124    11.937 r  MAINFSM/Delayer/enable_Q_i_2/O
                         net (fo=1, routed)           0.488    12.425    MAINFSM/Delayer/enable_Q_i_2_n_0
    SLICE_X0Y22          LUT5 (Prop_lut5_I0_O)        0.124    12.549 f  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.908    13.457    MAINFSM/Delayer/current_count_reg[3][0]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.124    13.581 f  MAINFSM/Delayer/current_val[9]_i_1/O
                         net (fo=8, routed)           0.473    14.053    VGA/CHANGE_Rectangle_Height_2/enable_Q_reg_1[0]
    SLICE_X6Y27          FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/current_val_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.503    14.844    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X6Y27          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[9]/C
                         clock pessimism              0.180    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X6Y27          FDCE (Setup_fdce_C_CE)      -0.169    14.820    VGA/CHANGE_Rectangle_Height_2/current_val_reg[9]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -14.053    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button2counter/current_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        3.029ns  (logic 0.568ns (18.750%)  route 2.461ns (81.250%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.598ns = ( 10.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.621    10.142    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.456    10.598 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=28, routed)          0.678    11.276    MAINFSM/Delayer/out[1]
    SLICE_X1Y23          LUT4 (Prop_lut4_I1_O)        0.124    11.400 f  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=3, routed)           0.413    11.813    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I0_O)        0.118    11.931 f  MAINFSM/Delayer/enable_Q_i_1__1/O
                         net (fo=13, routed)          0.794    12.725    MAINFSM/button2counter/E[0]
    SLICE_X8Y25          LUT6 (Prop_lut6_I5_O)        0.326    13.051 f  MAINFSM/button2counter/current_count[3]_i_1__0/O
                         net (fo=4, routed)           0.577    13.628    MAINFSM/button2counter/current_count[3]_i_1__0_n_0
    SLICE_X8Y25          FDRE                                         f  MAINFSM/button2counter/current_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.433    14.774    MAINFSM/button2counter/clk_IBUF_BUFG
    SLICE_X8Y25          FDRE                                         r  MAINFSM/button2counter/current_count_reg[0]/C
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.035    14.919    
    SLICE_X8Y25          FDRE (Setup_fdre_C_R)       -0.524    14.395    MAINFSM/button2counter/current_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.395    
                         arrival time                         -13.628    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button2counter/current_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        3.029ns  (logic 0.568ns (18.750%)  route 2.461ns (81.250%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.598ns = ( 10.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.621    10.142    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.456    10.598 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=28, routed)          0.678    11.276    MAINFSM/Delayer/out[1]
    SLICE_X1Y23          LUT4 (Prop_lut4_I1_O)        0.124    11.400 f  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=3, routed)           0.413    11.813    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I0_O)        0.118    11.931 f  MAINFSM/Delayer/enable_Q_i_1__1/O
                         net (fo=13, routed)          0.794    12.725    MAINFSM/button2counter/E[0]
    SLICE_X8Y25          LUT6 (Prop_lut6_I5_O)        0.326    13.051 f  MAINFSM/button2counter/current_count[3]_i_1__0/O
                         net (fo=4, routed)           0.577    13.628    MAINFSM/button2counter/current_count[3]_i_1__0_n_0
    SLICE_X8Y25          FDRE                                         f  MAINFSM/button2counter/current_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.433    14.774    MAINFSM/button2counter/clk_IBUF_BUFG
    SLICE_X8Y25          FDRE                                         r  MAINFSM/button2counter/current_count_reg[1]/C
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.035    14.919    
    SLICE_X8Y25          FDRE (Setup_fdre_C_R)       -0.524    14.395    MAINFSM/button2counter/current_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.395    
                         arrival time                         -13.628    
  -------------------------------------------------------------------
                         slack                                  0.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/enable_Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.045ns (10.622%)  route 0.379ns (89.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.585     1.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=28, routed)          0.145     1.754    MAINFSM/Delayer/out[1]
    SLICE_X1Y22          LUT6 (Prop_lut6_I2_O)        0.045     1.799 r  MAINFSM/Delayer/enable_Q_i_1__2/O
                         net (fo=13, routed)          0.234     2.033    VGA/CHANGE_Rectangle_Height_1/round_winner_ml[0]
    SLICE_X1Y24          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/enable_Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.850     1.977    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/enable_Q_reg/C
                         clock pessimism             -0.244     1.733    
    SLICE_X1Y24          FDCE (Hold_fdce_C_D)         0.070     1.803    VGA/CHANGE_Rectangle_Height_1/enable_Q_reg
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.153ns (32.339%)  route 0.320ns (67.661%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.585     1.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=28, routed)          0.145     1.754    MAINFSM/Delayer/out[1]
    SLICE_X1Y22          LUT6 (Prop_lut6_I2_O)        0.045     1.799 r  MAINFSM/Delayer/enable_Q_i_1__2/O
                         net (fo=13, routed)          0.175     1.974    VGA/CHANGE_Rectangle_Height_1/round_winner_ml[0]
    SLICE_X0Y23          LUT3 (Prop_lut3_I0_O)        0.045     2.019 r  VGA/CHANGE_Rectangle_Height_1/plusOp_carry_i_1__2/O
                         net (fo=1, routed)           0.000     2.019    VGA/CHANGE_Rectangle_Height_1/plusOp_carry_i_1__2_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.082 r  VGA/CHANGE_Rectangle_Height_1/plusOp_carry/O[3]
                         net (fo=1, routed)           0.000     2.082    VGA/CHANGE_Rectangle_Height_1/plusOp_carry_n_4
    SLICE_X0Y23          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.851     1.978    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X0Y23          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[5]/C
                         clock pessimism             -0.244     1.734    
    SLICE_X0Y23          FDCE (Hold_fdce_C_D)         0.105     1.839    VGA/CHANGE_Rectangle_Height_1/current_val_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.156ns (32.845%)  route 0.319ns (67.155%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.585     1.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=28, routed)          0.145     1.754    MAINFSM/Delayer/out[1]
    SLICE_X1Y22          LUT6 (Prop_lut6_I2_O)        0.045     1.799 r  MAINFSM/Delayer/enable_Q_i_1__2/O
                         net (fo=13, routed)          0.174     1.973    VGA/CHANGE_Rectangle_Height_1/round_winner_ml[0]
    SLICE_X0Y23          LUT3 (Prop_lut3_I0_O)        0.045     2.018 r  VGA/CHANGE_Rectangle_Height_1/plusOp_carry_i_2__2/O
                         net (fo=1, routed)           0.000     2.018    VGA/CHANGE_Rectangle_Height_1/plusOp_carry_i_2__2_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.084 r  VGA/CHANGE_Rectangle_Height_1/plusOp_carry/O[2]
                         net (fo=1, routed)           0.000     2.084    VGA/CHANGE_Rectangle_Height_1/plusOp_carry_n_5
    SLICE_X0Y23          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.851     1.978    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X0Y23          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[4]/C
                         clock pessimism             -0.244     1.734    
    SLICE_X0Y23          FDCE (Hold_fdce_C_D)         0.105     1.839    VGA/CHANGE_Rectangle_Height_1/current_val_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.160ns (30.002%)  route 0.373ns (69.998%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.585     1.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=28, routed)          0.145     1.754    MAINFSM/Delayer/out[1]
    SLICE_X1Y22          LUT6 (Prop_lut6_I2_O)        0.045     1.799 r  MAINFSM/Delayer/enable_Q_i_1__2/O
                         net (fo=13, routed)          0.228     2.027    VGA/CHANGE_Rectangle_Height_1/round_winner_ml[0]
    SLICE_X0Y24          LUT3 (Prop_lut3_I0_O)        0.045     2.072 r  VGA/CHANGE_Rectangle_Height_1/plusOp_carry__0_i_5__2/O
                         net (fo=1, routed)           0.000     2.072    VGA/CHANGE_Rectangle_Height_1/plusOp_carry__0_i_5__2_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.142 r  VGA/CHANGE_Rectangle_Height_1/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.000     2.142    VGA/CHANGE_Rectangle_Height_1/plusOp_carry__0_n_7
    SLICE_X0Y24          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.850     1.977    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[6]/C
                         clock pessimism             -0.244     1.733    
    SLICE_X0Y24          FDCE (Hold_fdce_C_D)         0.105     1.838    VGA/CHANGE_Rectangle_Height_1/current_val_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/FSM_sequential_FSM_STATE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.090ns (16.751%)  route 0.447ns (83.249%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.585     1.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=28, routed)          0.264     1.873    MAINFSM/Clock/out[1]
    SLICE_X3Y21          LUT6 (Prop_lut6_I1_O)        0.045     1.918 r  MAINFSM/Clock/FSM_sequential_FSM_STATE[0]_i_2/O
                         net (fo=1, routed)           0.183     2.101    MAINFSM/Clock/FSM_sequential_FSM_STATE[0]_i_2_n_0
    SLICE_X1Y22          LUT4 (Prop_lut4_I0_O)        0.045     2.146 r  MAINFSM/Clock/FSM_sequential_FSM_STATE[0]_i_1/O
                         net (fo=1, routed)           0.000     2.146    MAINFSM/Clock_n_1
    SLICE_X1Y22          FDCE                                         r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.853     1.980    MAINFSM/clk_IBUF_BUFG
    SLICE_X1Y22          FDCE                                         r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/C
                         clock pessimism             -0.244     1.736    
    SLICE_X1Y22          FDCE (Hold_fdce_C_D)         0.092     1.828    MAINFSM/FSM_sequential_FSM_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.196ns (34.428%)  route 0.373ns (65.572%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.585     1.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=28, routed)          0.145     1.754    MAINFSM/Delayer/out[1]
    SLICE_X1Y22          LUT6 (Prop_lut6_I2_O)        0.045     1.799 r  MAINFSM/Delayer/enable_Q_i_1__2/O
                         net (fo=13, routed)          0.228     2.027    VGA/CHANGE_Rectangle_Height_1/round_winner_ml[0]
    SLICE_X0Y24          LUT3 (Prop_lut3_I0_O)        0.045     2.072 r  VGA/CHANGE_Rectangle_Height_1/plusOp_carry__0_i_5__2/O
                         net (fo=1, routed)           0.000     2.072    VGA/CHANGE_Rectangle_Height_1/plusOp_carry__0_i_5__2_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     2.178 r  VGA/CHANGE_Rectangle_Height_1/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.000     2.178    VGA/CHANGE_Rectangle_Height_1/plusOp_carry__0_n_6
    SLICE_X0Y24          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.850     1.977    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[7]/C
                         clock pessimism             -0.244     1.733    
    SLICE_X0Y24          FDCE (Hold_fdce_C_D)         0.105     1.838    VGA/CHANGE_Rectangle_Height_1/current_val_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.270ns (45.843%)  route 0.319ns (54.157%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.585     1.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=28, routed)          0.145     1.754    MAINFSM/Delayer/out[1]
    SLICE_X1Y22          LUT6 (Prop_lut6_I2_O)        0.045     1.799 r  MAINFSM/Delayer/enable_Q_i_1__2/O
                         net (fo=13, routed)          0.174     1.973    VGA/CHANGE_Rectangle_Height_1/round_winner_ml[0]
    SLICE_X0Y23          LUT3 (Prop_lut3_I0_O)        0.045     2.018 r  VGA/CHANGE_Rectangle_Height_1/plusOp_carry_i_2__2/O
                         net (fo=1, routed)           0.000     2.018    VGA/CHANGE_Rectangle_Height_1/plusOp_carry_i_2__2_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.133 r  VGA/CHANGE_Rectangle_Height_1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.133    VGA/CHANGE_Rectangle_Height_1/plusOp_carry_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.198 r  VGA/CHANGE_Rectangle_Height_1/plusOp_carry__0/O[2]
                         net (fo=1, routed)           0.000     2.198    VGA/CHANGE_Rectangle_Height_1/plusOp_carry__0_n_5
    SLICE_X0Y24          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.850     1.977    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[8]/C
                         clock pessimism             -0.244     1.733    
    SLICE_X0Y24          FDCE (Hold_fdce_C_D)         0.105     1.838    VGA/CHANGE_Rectangle_Height_1/current_val_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button1counter/current_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.045ns (9.775%)  route 0.415ns (90.225%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.585     1.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=28, routed)          0.145     1.754    MAINFSM/Delayer/out[1]
    SLICE_X1Y22          LUT6 (Prop_lut6_I2_O)        0.045     1.799 r  MAINFSM/Delayer/enable_Q_i_1__2/O
                         net (fo=13, routed)          0.270     2.069    MAINFSM/button1counter/E[0]
    SLICE_X1Y25          FDRE                                         r  MAINFSM/button1counter/current_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.850     1.977    MAINFSM/button1counter/clk_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  MAINFSM/button1counter/current_count_reg[1]/C
                         clock pessimism             -0.244     1.733    
    SLICE_X1Y25          FDRE (Hold_fdre_C_CE)       -0.039     1.694    MAINFSM/button1counter/current_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.295ns (48.049%)  route 0.319ns (51.951%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.585     1.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=28, routed)          0.145     1.754    MAINFSM/Delayer/out[1]
    SLICE_X1Y22          LUT6 (Prop_lut6_I2_O)        0.045     1.799 r  MAINFSM/Delayer/enable_Q_i_1__2/O
                         net (fo=13, routed)          0.174     1.973    VGA/CHANGE_Rectangle_Height_1/round_winner_ml[0]
    SLICE_X0Y23          LUT3 (Prop_lut3_I0_O)        0.045     2.018 r  VGA/CHANGE_Rectangle_Height_1/plusOp_carry_i_2__2/O
                         net (fo=1, routed)           0.000     2.018    VGA/CHANGE_Rectangle_Height_1/plusOp_carry_i_2__2_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.133 r  VGA/CHANGE_Rectangle_Height_1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.133    VGA/CHANGE_Rectangle_Height_1/plusOp_carry_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.223 r  VGA/CHANGE_Rectangle_Height_1/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.000     2.223    VGA/CHANGE_Rectangle_Height_1/plusOp_carry__0_n_4
    SLICE_X0Y24          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.850     1.977    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[9]/C
                         clock pessimism             -0.244     1.733    
    SLICE_X0Y24          FDCE (Hold_fdce_C_D)         0.105     1.838    VGA/CHANGE_Rectangle_Height_1/current_val_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button1counter/current_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.045ns (8.643%)  route 0.476ns (91.357%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.585     1.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=28, routed)          0.145     1.754    MAINFSM/Delayer/out[1]
    SLICE_X1Y22          LUT6 (Prop_lut6_I2_O)        0.045     1.799 r  MAINFSM/Delayer/enable_Q_i_1__2/O
                         net (fo=13, routed)          0.331     2.130    MAINFSM/button1counter/E[0]
    SLICE_X0Y25          FDRE                                         r  MAINFSM/button1counter/current_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.850     1.977    MAINFSM/button1counter/clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  MAINFSM/button1counter/current_count_reg[0]/C
                         clock pessimism             -0.244     1.733    
    SLICE_X0Y25          FDRE (Hold_fdre_C_CE)       -0.039     1.694    MAINFSM/button1counter/current_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.436    





---------------------------------------------------------------------------------------------------
From Clock:  MAINFSM/FSM_STATE[2]
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.612ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button4counter/current_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        3.244ns  (logic 0.496ns (15.289%)  route 2.748ns (84.711%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.608ns = ( 10.608 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.631    10.152    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.456    10.608 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=27, routed)          0.783    11.392    MAINFSM/Delayer/out[2]
    SLICE_X1Y23          LUT4 (Prop_lut4_I3_O)        0.124    11.516 r  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=3, routed)           0.413    11.928    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I0_O)        0.124    12.052 f  MAINFSM/Delayer/enable_Q_i_2/O
                         net (fo=1, routed)           0.488    12.540    MAINFSM/Delayer/enable_Q_i_2_n_0
    SLICE_X0Y22          LUT5 (Prop_lut5_I0_O)        0.124    12.664 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.535    13.199    MAINFSM/button4counter/E[0]
    SLICE_X6Y23          LUT6 (Prop_lut6_I5_O)        0.124    13.323 r  MAINFSM/button4counter/current_count[3]_i_1/O
                         net (fo=4, routed)           0.529    13.852    MAINFSM/button4counter/current_count[3]_i_1_n_0
    SLICE_X6Y23          FDRE                                         r  MAINFSM/button4counter/current_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.502    14.843    MAINFSM/button4counter/clk_IBUF_BUFG
    SLICE_X6Y23          FDRE                                         r  MAINFSM/button4counter/current_count_reg[0]/C
                         clock pessimism              0.180    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X6Y23          FDRE (Setup_fdre_C_R)       -0.524    14.464    MAINFSM/button4counter/current_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                         -13.852    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button4counter/current_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        3.244ns  (logic 0.496ns (15.289%)  route 2.748ns (84.711%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.608ns = ( 10.608 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.631    10.152    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.456    10.608 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=27, routed)          0.783    11.392    MAINFSM/Delayer/out[2]
    SLICE_X1Y23          LUT4 (Prop_lut4_I3_O)        0.124    11.516 r  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=3, routed)           0.413    11.928    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I0_O)        0.124    12.052 f  MAINFSM/Delayer/enable_Q_i_2/O
                         net (fo=1, routed)           0.488    12.540    MAINFSM/Delayer/enable_Q_i_2_n_0
    SLICE_X0Y22          LUT5 (Prop_lut5_I0_O)        0.124    12.664 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.535    13.199    MAINFSM/button4counter/E[0]
    SLICE_X6Y23          LUT6 (Prop_lut6_I5_O)        0.124    13.323 r  MAINFSM/button4counter/current_count[3]_i_1/O
                         net (fo=4, routed)           0.529    13.852    MAINFSM/button4counter/current_count[3]_i_1_n_0
    SLICE_X6Y23          FDRE                                         r  MAINFSM/button4counter/current_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.502    14.843    MAINFSM/button4counter/clk_IBUF_BUFG
    SLICE_X6Y23          FDRE                                         r  MAINFSM/button4counter/current_count_reg[1]/C
                         clock pessimism              0.180    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X6Y23          FDRE (Setup_fdre_C_R)       -0.524    14.464    MAINFSM/button4counter/current_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                         -13.852    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button4counter/current_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        3.244ns  (logic 0.496ns (15.289%)  route 2.748ns (84.711%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.608ns = ( 10.608 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.631    10.152    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.456    10.608 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=27, routed)          0.783    11.392    MAINFSM/Delayer/out[2]
    SLICE_X1Y23          LUT4 (Prop_lut4_I3_O)        0.124    11.516 r  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=3, routed)           0.413    11.928    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I0_O)        0.124    12.052 f  MAINFSM/Delayer/enable_Q_i_2/O
                         net (fo=1, routed)           0.488    12.540    MAINFSM/Delayer/enable_Q_i_2_n_0
    SLICE_X0Y22          LUT5 (Prop_lut5_I0_O)        0.124    12.664 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.535    13.199    MAINFSM/button4counter/E[0]
    SLICE_X6Y23          LUT6 (Prop_lut6_I5_O)        0.124    13.323 r  MAINFSM/button4counter/current_count[3]_i_1/O
                         net (fo=4, routed)           0.529    13.852    MAINFSM/button4counter/current_count[3]_i_1_n_0
    SLICE_X6Y23          FDRE                                         r  MAINFSM/button4counter/current_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.502    14.843    MAINFSM/button4counter/clk_IBUF_BUFG
    SLICE_X6Y23          FDRE                                         r  MAINFSM/button4counter/current_count_reg[2]/C
                         clock pessimism              0.180    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X6Y23          FDRE (Setup_fdre_C_R)       -0.524    14.464    MAINFSM/button4counter/current_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                         -13.852    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button4counter/current_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        3.244ns  (logic 0.496ns (15.289%)  route 2.748ns (84.711%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.608ns = ( 10.608 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.631    10.152    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.456    10.608 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=27, routed)          0.783    11.392    MAINFSM/Delayer/out[2]
    SLICE_X1Y23          LUT4 (Prop_lut4_I3_O)        0.124    11.516 r  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=3, routed)           0.413    11.928    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I0_O)        0.124    12.052 f  MAINFSM/Delayer/enable_Q_i_2/O
                         net (fo=1, routed)           0.488    12.540    MAINFSM/Delayer/enable_Q_i_2_n_0
    SLICE_X0Y22          LUT5 (Prop_lut5_I0_O)        0.124    12.664 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.535    13.199    MAINFSM/button4counter/E[0]
    SLICE_X6Y23          LUT6 (Prop_lut6_I5_O)        0.124    13.323 r  MAINFSM/button4counter/current_count[3]_i_1/O
                         net (fo=4, routed)           0.529    13.852    MAINFSM/button4counter/current_count[3]_i_1_n_0
    SLICE_X6Y23          FDRE                                         r  MAINFSM/button4counter/current_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.502    14.843    MAINFSM/button4counter/clk_IBUF_BUFG
    SLICE_X6Y23          FDRE                                         r  MAINFSM/button4counter/current_count_reg[3]/C
                         clock pessimism              0.180    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X6Y23          FDRE (Setup_fdre_C_R)       -0.524    14.464    MAINFSM/button4counter/current_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                         -13.852    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.651ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        3.560ns  (logic 0.496ns (13.932%)  route 3.064ns (86.068%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.608ns = ( 10.608 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.631    10.152    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.456    10.608 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=27, routed)          0.783    11.392    MAINFSM/Delayer/out[2]
    SLICE_X1Y23          LUT4 (Prop_lut4_I3_O)        0.124    11.516 r  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=3, routed)           0.413    11.928    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I0_O)        0.124    12.052 f  MAINFSM/Delayer/enable_Q_i_2/O
                         net (fo=1, routed)           0.488    12.540    MAINFSM/Delayer/enable_Q_i_2_n_0
    SLICE_X0Y22          LUT5 (Prop_lut5_I0_O)        0.124    12.664 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.908    13.572    MAINFSM/Delayer/current_count_reg[3][0]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.124    13.696 r  MAINFSM/Delayer/current_val[9]_i_1/O
                         net (fo=8, routed)           0.473    14.168    VGA/CHANGE_Rectangle_Height_2/enable_Q_reg_1[0]
    SLICE_X6Y27          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.503    14.844    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X6Y27          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[6]/C
                         clock pessimism              0.180    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X6Y27          FDCE (Setup_fdce_C_CE)      -0.169    14.820    VGA/CHANGE_Rectangle_Height_2/current_val_reg[6]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -14.168    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.651ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        3.560ns  (logic 0.496ns (13.932%)  route 3.064ns (86.068%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.608ns = ( 10.608 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.631    10.152    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.456    10.608 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=27, routed)          0.783    11.392    MAINFSM/Delayer/out[2]
    SLICE_X1Y23          LUT4 (Prop_lut4_I3_O)        0.124    11.516 r  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=3, routed)           0.413    11.928    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I0_O)        0.124    12.052 f  MAINFSM/Delayer/enable_Q_i_2/O
                         net (fo=1, routed)           0.488    12.540    MAINFSM/Delayer/enable_Q_i_2_n_0
    SLICE_X0Y22          LUT5 (Prop_lut5_I0_O)        0.124    12.664 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.908    13.572    MAINFSM/Delayer/current_count_reg[3][0]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.124    13.696 r  MAINFSM/Delayer/current_val[9]_i_1/O
                         net (fo=8, routed)           0.473    14.168    VGA/CHANGE_Rectangle_Height_2/enable_Q_reg_1[0]
    SLICE_X6Y27          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.503    14.844    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X6Y27          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[7]/C
                         clock pessimism              0.180    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X6Y27          FDCE (Setup_fdce_C_CE)      -0.169    14.820    VGA/CHANGE_Rectangle_Height_2/current_val_reg[7]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -14.168    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.651ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        3.560ns  (logic 0.496ns (13.932%)  route 3.064ns (86.068%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.608ns = ( 10.608 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.631    10.152    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.456    10.608 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=27, routed)          0.783    11.392    MAINFSM/Delayer/out[2]
    SLICE_X1Y23          LUT4 (Prop_lut4_I3_O)        0.124    11.516 r  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=3, routed)           0.413    11.928    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I0_O)        0.124    12.052 f  MAINFSM/Delayer/enable_Q_i_2/O
                         net (fo=1, routed)           0.488    12.540    MAINFSM/Delayer/enable_Q_i_2_n_0
    SLICE_X0Y22          LUT5 (Prop_lut5_I0_O)        0.124    12.664 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.908    13.572    MAINFSM/Delayer/current_count_reg[3][0]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.124    13.696 r  MAINFSM/Delayer/current_val[9]_i_1/O
                         net (fo=8, routed)           0.473    14.168    VGA/CHANGE_Rectangle_Height_2/enable_Q_reg_1[0]
    SLICE_X6Y27          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.503    14.844    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X6Y27          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[8]/C
                         clock pessimism              0.180    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X6Y27          FDCE (Setup_fdce_C_CE)      -0.169    14.820    VGA/CHANGE_Rectangle_Height_2/current_val_reg[8]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -14.168    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.651ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        3.560ns  (logic 0.496ns (13.932%)  route 3.064ns (86.068%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.608ns = ( 10.608 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.631    10.152    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.456    10.608 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=27, routed)          0.783    11.392    MAINFSM/Delayer/out[2]
    SLICE_X1Y23          LUT4 (Prop_lut4_I3_O)        0.124    11.516 r  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=3, routed)           0.413    11.928    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I0_O)        0.124    12.052 f  MAINFSM/Delayer/enable_Q_i_2/O
                         net (fo=1, routed)           0.488    12.540    MAINFSM/Delayer/enable_Q_i_2_n_0
    SLICE_X0Y22          LUT5 (Prop_lut5_I0_O)        0.124    12.664 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.908    13.572    MAINFSM/Delayer/current_count_reg[3][0]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.124    13.696 r  MAINFSM/Delayer/current_val[9]_i_1/O
                         net (fo=8, routed)           0.473    14.168    VGA/CHANGE_Rectangle_Height_2/enable_Q_reg_1[0]
    SLICE_X6Y27          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.503    14.844    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X6Y27          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[9]/C
                         clock pessimism              0.180    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X6Y27          FDCE (Setup_fdce_C_CE)      -0.169    14.820    VGA/CHANGE_Rectangle_Height_2/current_val_reg[9]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -14.168    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button2counter/current_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        3.135ns  (logic 0.568ns (18.120%)  route 2.567ns (81.880%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.608ns = ( 10.608 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.631    10.152    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.456    10.608 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=27, routed)          0.783    11.392    MAINFSM/Delayer/out[2]
    SLICE_X1Y23          LUT4 (Prop_lut4_I3_O)        0.124    11.516 r  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=3, routed)           0.413    11.928    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I0_O)        0.118    12.046 r  MAINFSM/Delayer/enable_Q_i_1__1/O
                         net (fo=13, routed)          0.794    12.840    MAINFSM/button2counter/E[0]
    SLICE_X8Y25          LUT6 (Prop_lut6_I5_O)        0.326    13.166 r  MAINFSM/button2counter/current_count[3]_i_1__0/O
                         net (fo=4, routed)           0.577    13.743    MAINFSM/button2counter/current_count[3]_i_1__0_n_0
    SLICE_X8Y25          FDRE                                         r  MAINFSM/button2counter/current_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.433    14.774    MAINFSM/button2counter/clk_IBUF_BUFG
    SLICE_X8Y25          FDRE                                         r  MAINFSM/button2counter/current_count_reg[0]/C
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.035    14.919    
    SLICE_X8Y25          FDRE (Setup_fdre_C_R)       -0.524    14.395    MAINFSM/button2counter/current_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.395    
                         arrival time                         -13.743    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button2counter/current_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        3.135ns  (logic 0.568ns (18.120%)  route 2.567ns (81.880%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.608ns = ( 10.608 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.631    10.152    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.456    10.608 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=27, routed)          0.783    11.392    MAINFSM/Delayer/out[2]
    SLICE_X1Y23          LUT4 (Prop_lut4_I3_O)        0.124    11.516 r  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=3, routed)           0.413    11.928    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I0_O)        0.118    12.046 r  MAINFSM/Delayer/enable_Q_i_1__1/O
                         net (fo=13, routed)          0.794    12.840    MAINFSM/button2counter/E[0]
    SLICE_X8Y25          LUT6 (Prop_lut6_I5_O)        0.326    13.166 r  MAINFSM/button2counter/current_count[3]_i_1__0/O
                         net (fo=4, routed)           0.577    13.743    MAINFSM/button2counter/current_count[3]_i_1__0_n_0
    SLICE_X8Y25          FDRE                                         r  MAINFSM/button2counter/current_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.433    14.774    MAINFSM/button2counter/clk_IBUF_BUFG
    SLICE_X8Y25          FDRE                                         r  MAINFSM/button2counter/current_count_reg[1]/C
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.035    14.919    
    SLICE_X8Y25          FDRE (Setup_fdre_C_R)       -0.524    14.395    MAINFSM/button2counter/current_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.395    
                         arrival time                         -13.743    
  -------------------------------------------------------------------
                         slack                                  0.652    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/prngdelay_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.045ns (13.041%)  route 0.300ns (86.959%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.591     1.474    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=27, routed)          0.300     1.915    MAINFSM/Delayer/out[2]
    SLICE_X3Y11          LUT5 (Prop_lut5_I1_O)        0.045     1.960 f  MAINFSM/Delayer/prngdelay_i_1/O
                         net (fo=1, routed)           0.000     1.960    MAINFSM/Delayer/prngdelay_i_1_n_0
    SLICE_X3Y11          FDCE                                         f  MAINFSM/Delayer/prngdelay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.864     1.991    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  MAINFSM/Delayer/prngdelay_reg/C
                         clock pessimism             -0.244     1.747    
    SLICE_X3Y11          FDCE (Hold_fdce_C_D)         0.092     1.839    MAINFSM/Delayer/prngdelay_reg
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Clock/zero_i_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.090ns (17.808%)  route 0.415ns (82.192%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.591     1.474    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=27, routed)          0.233     1.848    MAINFSM/button1counter/out[2]
    SLICE_X2Y15          LUT6 (Prop_lut6_I2_O)        0.045     1.893 r  MAINFSM/button1counter/current_count[0]_i_2/O
                         net (fo=30, routed)          0.183     2.076    MAINFSM/Clock/waitenable
    SLICE_X2Y14          LUT3 (Prop_lut3_I1_O)        0.045     2.121 r  MAINFSM/Clock/zero_i_i_1__4/O
                         net (fo=1, routed)           0.000     2.121    MAINFSM/Clock/zero_i_i_1__4_n_0
    SLICE_X2Y14          FDRE                                         r  MAINFSM/Clock/zero_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.861     1.988    MAINFSM/Clock/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  MAINFSM/Clock/zero_i_reg/C
                         clock pessimism             -0.244     1.744    
    SLICE_X2Y14          FDRE (Hold_fdre_C_D)         0.120     1.864    MAINFSM/Clock/zero_i_reg
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/FSM_sequential_FSM_STATE_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.045ns (9.254%)  route 0.441ns (90.745%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.591     1.474    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=27, routed)          0.441     2.056    MAINFSM/Delayer/out[2]
    SLICE_X3Y22          LUT6 (Prop_lut6_I3_O)        0.045     2.101 r  MAINFSM/Delayer/FSM_sequential_FSM_STATE[1]_i_1/O
                         net (fo=1, routed)           0.000     2.101    MAINFSM/Delayer_n_2
    SLICE_X3Y22          FDCE                                         r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.853     1.980    MAINFSM/clk_IBUF_BUFG
    SLICE_X3Y22          FDCE                                         r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/C
                         clock pessimism             -0.244     1.736    
    SLICE_X3Y22          FDCE (Hold_fdce_C_D)         0.092     1.828    MAINFSM/FSM_sequential_FSM_STATE_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.090ns (16.261%)  route 0.463ns (83.739%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.591     1.474    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=27, routed)          0.243     1.858    MAINFSM/Delayer/fourHzClock/out[2]
    SLICE_X3Y13          LUT4 (Prop_lut4_I3_O)        0.045     1.903 f  MAINFSM/Delayer/fourHzClock/current_count[0]_i_2__0/O
                         net (fo=29, routed)          0.220     2.124    MAINFSM/Delayer/prng_enable
    SLICE_X3Y11          LUT4 (Prop_lut4_I2_O)        0.045     2.169 r  MAINFSM/Delayer/PRNGNumber[15]_i_1/O
                         net (fo=1, routed)           0.000     2.169    MAINFSM/Delayer/PRNGNumber[15]_i_1_n_0
    SLICE_X3Y11          FDCE                                         r  MAINFSM/Delayer/PRNGNumber_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.864     1.991    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  MAINFSM/Delayer/PRNGNumber_reg[15]/C
                         clock pessimism             -0.244     1.747    
    SLICE_X3Y11          FDCE (Hold_fdce_C_D)         0.091     1.838    MAINFSM/Delayer/PRNGNumber_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/fourHzClock/current_count_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.045ns (10.293%)  route 0.392ns (89.707%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.591     1.474    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=27, routed)          0.243     1.858    MAINFSM/Delayer/fourHzClock/out[2]
    SLICE_X3Y13          LUT4 (Prop_lut4_I3_O)        0.045     1.903 f  MAINFSM/Delayer/fourHzClock/current_count[0]_i_2__0/O
                         net (fo=29, routed)          0.149     2.052    MAINFSM/Delayer/fourHzClock/prng_enable
    SLICE_X4Y13          FDRE                                         f  MAINFSM/Delayer/fourHzClock/current_count_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.859     1.986    MAINFSM/Delayer/fourHzClock/clk_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  MAINFSM/Delayer/fourHzClock/current_count_reg[20]/C
                         clock pessimism             -0.244     1.742    
    SLICE_X4Y13          FDRE (Hold_fdre_C_CE)       -0.039     1.703    MAINFSM/Delayer/fourHzClock/current_count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/fourHzClock/current_count_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.045ns (10.293%)  route 0.392ns (89.707%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.591     1.474    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=27, routed)          0.243     1.858    MAINFSM/Delayer/fourHzClock/out[2]
    SLICE_X3Y13          LUT4 (Prop_lut4_I3_O)        0.045     1.903 f  MAINFSM/Delayer/fourHzClock/current_count[0]_i_2__0/O
                         net (fo=29, routed)          0.149     2.052    MAINFSM/Delayer/fourHzClock/prng_enable
    SLICE_X4Y13          FDRE                                         f  MAINFSM/Delayer/fourHzClock/current_count_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.859     1.986    MAINFSM/Delayer/fourHzClock/clk_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  MAINFSM/Delayer/fourHzClock/current_count_reg[21]/C
                         clock pessimism             -0.244     1.742    
    SLICE_X4Y13          FDRE (Hold_fdre_C_CE)       -0.039     1.703    MAINFSM/Delayer/fourHzClock/current_count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/fourHzClock/current_count_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.045ns (10.293%)  route 0.392ns (89.707%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.591     1.474    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=27, routed)          0.243     1.858    MAINFSM/Delayer/fourHzClock/out[2]
    SLICE_X3Y13          LUT4 (Prop_lut4_I3_O)        0.045     1.903 f  MAINFSM/Delayer/fourHzClock/current_count[0]_i_2__0/O
                         net (fo=29, routed)          0.149     2.052    MAINFSM/Delayer/fourHzClock/prng_enable
    SLICE_X4Y13          FDRE                                         f  MAINFSM/Delayer/fourHzClock/current_count_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.859     1.986    MAINFSM/Delayer/fourHzClock/clk_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  MAINFSM/Delayer/fourHzClock/current_count_reg[22]/C
                         clock pessimism             -0.244     1.742    
    SLICE_X4Y13          FDRE (Hold_fdre_C_CE)       -0.039     1.703    MAINFSM/Delayer/fourHzClock/current_count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/fourHzClock/current_count_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.045ns (10.293%)  route 0.392ns (89.707%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.591     1.474    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=27, routed)          0.243     1.858    MAINFSM/Delayer/fourHzClock/out[2]
    SLICE_X3Y13          LUT4 (Prop_lut4_I3_O)        0.045     1.903 f  MAINFSM/Delayer/fourHzClock/current_count[0]_i_2__0/O
                         net (fo=29, routed)          0.149     2.052    MAINFSM/Delayer/fourHzClock/prng_enable
    SLICE_X4Y13          FDRE                                         f  MAINFSM/Delayer/fourHzClock/current_count_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.859     1.986    MAINFSM/Delayer/fourHzClock/clk_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  MAINFSM/Delayer/fourHzClock/current_count_reg[23]/C
                         clock pessimism             -0.244     1.742    
    SLICE_X4Y13          FDRE (Hold_fdre_C_CE)       -0.039     1.703    MAINFSM/Delayer/fourHzClock/current_count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Clock/current_count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.045ns (9.617%)  route 0.423ns (90.383%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.591     1.474    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=27, routed)          0.233     1.848    MAINFSM/button1counter/out[2]
    SLICE_X2Y15          LUT6 (Prop_lut6_I2_O)        0.045     1.893 r  MAINFSM/button1counter/current_count[0]_i_2/O
                         net (fo=30, routed)          0.190     2.083    MAINFSM/Clock/waitenable
    SLICE_X1Y16          FDRE                                         r  MAINFSM/Clock/current_count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.859     1.986    MAINFSM/Clock/clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  MAINFSM/Clock/current_count_reg[16]/C
                         clock pessimism             -0.244     1.742    
    SLICE_X1Y16          FDRE (Hold_fdre_C_CE)       -0.039     1.703    MAINFSM/Clock/current_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Clock/current_count_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.045ns (9.617%)  route 0.423ns (90.383%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.591     1.474    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=27, routed)          0.233     1.848    MAINFSM/button1counter/out[2]
    SLICE_X2Y15          LUT6 (Prop_lut6_I2_O)        0.045     1.893 r  MAINFSM/button1counter/current_count[0]_i_2/O
                         net (fo=30, routed)          0.190     2.083    MAINFSM/Clock/waitenable
    SLICE_X1Y16          FDRE                                         r  MAINFSM/Clock/current_count_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.859     1.986    MAINFSM/Clock/clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  MAINFSM/Clock/current_count_reg[17]/C
                         clock pessimism             -0.244     1.742    
    SLICE_X1Y16          FDRE (Hold_fdre_C_CE)       -0.039     1.703    MAINFSM/Clock/current_count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.380    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  MAINFSM/FSM_STATE[0]

Setup :            0  Failing Endpoints,  Worst Slack        1.084ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.918ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.084ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock MAINFSM/FSM_STATE[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (MAINFSM/FSM_STATE[0] fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.542ns  (logic 1.464ns (17.137%)  route 7.078ns (82.863%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        7.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.066ns = ( 12.066 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     3.464 f  reset_IBUF_inst/O
                         net (fo=441, routed)         7.078    10.542    MAINFSM/Delayer/reset_IBUF
    SLICE_X0Y12          LDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.505     9.846    MAINFSM/clk_IBUF_BUFG
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.367    10.213 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=28, routed)          1.338    11.552    MAINFSM/Delayer/out[0]
    SLICE_X2Y11          LUT4 (Prop_lut4_I2_O)        0.100    11.652 f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.414    12.066    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1_n_0
    SLICE_X0Y12          LDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/G
                         clock pessimism              0.000    12.066    
                         clock uncertainty           -0.035    12.031    
    SLICE_X0Y12          LDCE (Recov_ldce_G_CLR)     -0.405    11.626    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         11.626    
                         arrival time                         -10.542    
  -------------------------------------------------------------------
                         slack                                  1.084    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.918ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/CLR
                            (removal check against falling-edge clock MAINFSM/FSM_STATE[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (MAINFSM/FSM_STATE[0] fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.462ns  (logic 1.393ns (18.673%)  route 6.069ns (81.327%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        7.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.752ns = ( 12.752 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     8.393 f  reset_IBUF_inst/O
                         net (fo=441, routed)         6.069    14.462    MAINFSM/Delayer/reset_IBUF
    SLICE_X0Y12          LDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.621    10.142    MAINFSM/clk_IBUF_BUFG
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.456    10.598 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=28, routed)          1.549    12.147    MAINFSM/Delayer/out[0]
    SLICE_X2Y11          LUT4 (Prop_lut4_I2_O)        0.124    12.271 f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.480    12.752    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1_n_0
    SLICE_X0Y12          LDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/G
                         clock pessimism              0.000    12.752    
    SLICE_X0Y12          LDCE (Remov_ldce_G_CLR)     -0.208    12.544    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                        -12.544    
                         arrival time                          14.462    
  -------------------------------------------------------------------
                         slack                                  1.918    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  MAINFSM/FSM_STATE[1]

Setup :            0  Failing Endpoints,  Worst Slack        1.135ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.135ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (MAINFSM/FSM_STATE[1] rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        8.542ns  (logic 1.464ns (17.137%)  route 7.078ns (82.863%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        7.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.117ns = ( 17.117 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 f  reset_IBUF_inst/O
                         net (fo=441, routed)         7.078    15.542    MAINFSM/Delayer/reset_IBUF
    SLICE_X0Y12          LDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.505    14.846    MAINFSM/clk_IBUF_BUFG
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.367    15.213 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=28, routed)          1.389    16.603    MAINFSM/Delayer/out[1]
    SLICE_X2Y11          LUT4 (Prop_lut4_I1_O)        0.100    16.703 f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.414    17.117    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1_n_0
    SLICE_X0Y12          LDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/G
                         clock pessimism              0.000    17.117    
                         clock uncertainty           -0.035    17.082    
    SLICE_X0Y12          LDCE (Recov_ldce_G_CLR)     -0.405    16.677    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         16.677    
                         arrival time                         -15.542    
  -------------------------------------------------------------------
                         slack                                  1.135    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.845ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/CLR
                            (removal check against falling-edge clock MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (MAINFSM/FSM_STATE[1] rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.462ns  (logic 1.393ns (18.673%)  route 6.069ns (81.327%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        7.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 f  reset_IBUF_inst/O
                         net (fo=441, routed)         6.069     9.462    MAINFSM/Delayer/reset_IBUF
    SLICE_X0Y12          LDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.621     5.142    MAINFSM/clk_IBUF_BUFG
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.456     5.598 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=28, routed)          1.622     7.220    MAINFSM/Delayer/out[1]
    SLICE_X2Y11          LUT4 (Prop_lut4_I1_O)        0.124     7.344 f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.480     7.825    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1_n_0
    SLICE_X0Y12          LDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/G
                         clock pessimism              0.000     7.825    
    SLICE_X0Y12          LDCE (Remov_ldce_G_CLR)     -0.208     7.617    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -7.617    
                         arrival time                           9.462    
  -------------------------------------------------------------------
                         slack                                  1.845    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  MAINFSM/FSM_STATE[2]

Setup :            0  Failing Endpoints,  Worst Slack        0.516ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.553ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (MAINFSM/FSM_STATE[2] rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        8.542ns  (logic 1.464ns (17.137%)  route 7.078ns (82.863%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        6.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.498ns = ( 16.498 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 f  reset_IBUF_inst/O
                         net (fo=441, routed)         7.078    15.542    MAINFSM/Delayer/reset_IBUF
    SLICE_X0Y12          LDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.513    14.854    MAINFSM/clk_IBUF_BUFG
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.367    15.221 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=27, routed)          0.762    15.983    MAINFSM/Delayer/out[2]
    SLICE_X2Y11          LUT4 (Prop_lut4_I0_O)        0.100    16.083 f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.414    16.498    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1_n_0
    SLICE_X0Y12          LDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/G
                         clock pessimism              0.000    16.498    
                         clock uncertainty           -0.035    16.463    
    SLICE_X0Y12          LDCE (Recov_ldce_G_CLR)     -0.405    16.058    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         16.058    
                         arrival time                         -15.542    
  -------------------------------------------------------------------
                         slack                                  0.516    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.553ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/CLR
                            (removal check against falling-edge clock MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (MAINFSM/FSM_STATE[2] rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.462ns  (logic 1.393ns (18.673%)  route 6.069ns (81.327%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        7.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.117ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 f  reset_IBUF_inst/O
                         net (fo=441, routed)         6.069     9.462    MAINFSM/Delayer/reset_IBUF
    SLICE_X0Y12          LDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.631     5.152    MAINFSM/clk_IBUF_BUFG
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.456     5.608 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=27, routed)          0.904     6.512    MAINFSM/Delayer/out[2]
    SLICE_X2Y11          LUT4 (Prop_lut4_I0_O)        0.124     6.636 f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.480     7.117    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1_n_0
    SLICE_X0Y12          LDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/G
                         clock pessimism              0.000     7.117    
    SLICE_X0Y12          LDCE (Remov_ldce_G_CLR)     -0.208     6.909    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -6.909    
                         arrival time                           9.462    
  -------------------------------------------------------------------
                         slack                                  2.553    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  MAINFSM/FSM_STATE[0]
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.418ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.326ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.418ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] fall@5.000ns)
  Data Path Delay:        2.581ns  (logic 0.124ns (4.804%)  route 2.457ns (95.196%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.598ns = ( 10.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.621    10.142    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.456    10.598 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=28, routed)          1.856    12.454    MAINFSM/Delayer/out[0]
    SLICE_X3Y11          LUT4 (Prop_lut4_I3_O)        0.124    12.578 f  MAINFSM/Delayer/PRNGNumber[15]_i_2/O
                         net (fo=2, routed)           0.601    13.179    MAINFSM/Delayer/PRNGNumber[15]_i_2_n_0
    SLICE_X3Y11          FDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.516    14.857    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  MAINFSM/Delayer/PRNGNumber_reg[15]/C
                         clock pessimism              0.180    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X3Y11          FDCE (Recov_fdce_C_CLR)     -0.405    14.597    MAINFSM/Delayer/PRNGNumber_reg[15]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -13.179    
  -------------------------------------------------------------------
                         slack                                  1.418    

Slack (MET) :             1.418ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/prngdelay_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] fall@5.000ns)
  Data Path Delay:        2.581ns  (logic 0.124ns (4.804%)  route 2.457ns (95.196%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.598ns = ( 10.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.621    10.142    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.456    10.598 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=28, routed)          1.856    12.454    MAINFSM/Delayer/out[0]
    SLICE_X3Y11          LUT4 (Prop_lut4_I3_O)        0.124    12.578 f  MAINFSM/Delayer/PRNGNumber[15]_i_2/O
                         net (fo=2, routed)           0.601    13.179    MAINFSM/Delayer/PRNGNumber[15]_i_2_n_0
    SLICE_X3Y11          FDCE                                         f  MAINFSM/Delayer/prngdelay_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.516    14.857    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  MAINFSM/Delayer/prngdelay_reg/C
                         clock pessimism              0.180    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X3Y11          FDCE (Recov_fdce_C_CLR)     -0.405    14.597    MAINFSM/Delayer/prngdelay_reg
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -13.179    
  -------------------------------------------------------------------
                         slack                                  1.418    

Slack (MET) :             2.028ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[8]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] fall@5.000ns)
  Data Path Delay:        2.016ns  (logic 0.124ns (6.149%)  route 1.892ns (93.851%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.598ns = ( 10.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.621    10.142    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.456    10.598 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=28, routed)          1.549    12.147    MAINFSM/Delayer/out[0]
    SLICE_X2Y11          LUT4 (Prop_lut4_I2_O)        0.124    12.271 f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.343    12.615    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1_n_0
    SLICE_X1Y11          FDPE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.516    14.857    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X1Y11          FDPE                                         r  MAINFSM/Delayer/PRNGNumber_reg[8]_P/C
                         clock pessimism              0.180    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X1Y11          FDPE (Recov_fdpe_C_PRE)     -0.359    14.643    MAINFSM/Delayer/PRNGNumber_reg[8]_P
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                         -12.615    
  -------------------------------------------------------------------
                         slack                                  2.028    

Slack (MET) :             7.575ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/enable_Q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        1.410ns  (logic 0.124ns (8.795%)  route 1.286ns (91.205%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.598ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.621     5.142    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.456     5.598 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=28, routed)          0.312     5.910    MAINFSM/Clock/out[0]
    SLICE_X1Y23          LUT5 (Prop_lut5_I4_O)        0.124     6.034 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.974     7.008    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X5Y26          FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/enable_Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.502    14.843    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X5Y26          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/enable_Q_reg/C
                         clock pessimism              0.180    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X5Y26          FDCE (Recov_fdce_C_CLR)     -0.405    14.583    VGA/CHANGE_Rectangle_Height_2/enable_Q_reg
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                          -7.008    
  -------------------------------------------------------------------
                         slack                                  7.575    

Slack (MET) :             7.630ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        1.358ns  (logic 0.124ns (9.130%)  route 1.234ns (90.870%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.598ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.621     5.142    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.456     5.598 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=28, routed)          0.312     5.910    MAINFSM/Clock/out[0]
    SLICE_X1Y23          LUT5 (Prop_lut5_I4_O)        0.124     6.034 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.922     6.956    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X0Y27          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/current_val_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.505    14.846    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[6]/C
                         clock pessimism              0.180    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X0Y27          FDCE (Recov_fdce_C_CLR)     -0.405    14.586    VGA/CHANGE_Rectangle_Height_3/current_val_reg[6]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -6.956    
  -------------------------------------------------------------------
                         slack                                  7.630    

Slack (MET) :             7.630ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        1.358ns  (logic 0.124ns (9.130%)  route 1.234ns (90.870%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.598ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.621     5.142    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.456     5.598 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=28, routed)          0.312     5.910    MAINFSM/Clock/out[0]
    SLICE_X1Y23          LUT5 (Prop_lut5_I4_O)        0.124     6.034 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.922     6.956    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X0Y27          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/current_val_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.505    14.846    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[7]/C
                         clock pessimism              0.180    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X0Y27          FDCE (Recov_fdce_C_CLR)     -0.405    14.586    VGA/CHANGE_Rectangle_Height_3/current_val_reg[7]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -6.956    
  -------------------------------------------------------------------
                         slack                                  7.630    

Slack (MET) :             7.630ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        1.358ns  (logic 0.124ns (9.130%)  route 1.234ns (90.870%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.598ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.621     5.142    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.456     5.598 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=28, routed)          0.312     5.910    MAINFSM/Clock/out[0]
    SLICE_X1Y23          LUT5 (Prop_lut5_I4_O)        0.124     6.034 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.922     6.956    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X0Y27          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/current_val_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.505    14.846    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[8]/C
                         clock pessimism              0.180    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X0Y27          FDCE (Recov_fdce_C_CLR)     -0.405    14.586    VGA/CHANGE_Rectangle_Height_3/current_val_reg[8]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -6.956    
  -------------------------------------------------------------------
                         slack                                  7.630    

Slack (MET) :             7.630ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        1.358ns  (logic 0.124ns (9.130%)  route 1.234ns (90.870%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.598ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.621     5.142    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.456     5.598 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=28, routed)          0.312     5.910    MAINFSM/Clock/out[0]
    SLICE_X1Y23          LUT5 (Prop_lut5_I4_O)        0.124     6.034 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.922     6.956    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X0Y27          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/current_val_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.505    14.846    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[9]/C
                         clock pessimism              0.180    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X0Y27          FDCE (Recov_fdce_C_CLR)     -0.405    14.586    VGA/CHANGE_Rectangle_Height_3/current_val_reg[9]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -6.956    
  -------------------------------------------------------------------
                         slack                                  7.630    

Slack (MET) :             7.640ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_4/enable_Q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.124ns (9.237%)  route 1.218ns (90.763%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.598ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.621     5.142    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.456     5.598 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=28, routed)          0.312     5.910    MAINFSM/Clock/out[0]
    SLICE_X1Y23          LUT5 (Prop_lut5_I4_O)        0.124     6.034 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.907     6.941    VGA/CHANGE_Rectangle_Height_4/zero_i_reg
    SLICE_X7Y24          FDCE                                         f  VGA/CHANGE_Rectangle_Height_4/enable_Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.500    14.841    VGA/CHANGE_Rectangle_Height_4/clk_IBUF_BUFG
    SLICE_X7Y24          FDCE                                         r  VGA/CHANGE_Rectangle_Height_4/enable_Q_reg/C
                         clock pessimism              0.180    15.021    
                         clock uncertainty           -0.035    14.986    
    SLICE_X7Y24          FDCE (Recov_fdce_C_CLR)     -0.405    14.581    VGA/CHANGE_Rectangle_Height_4/enable_Q_reg
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                          -6.941    
  -------------------------------------------------------------------
                         slack                                  7.640    

Slack (MET) :             7.680ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        1.392ns  (logic 0.124ns (8.908%)  route 1.268ns (91.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.598ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.621     5.142    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.456     5.598 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=28, routed)          0.312     5.910    MAINFSM/Clock/out[0]
    SLICE_X1Y23          LUT5 (Prop_lut5_I4_O)        0.124     6.034 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.956     6.990    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X6Y27          FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/current_val_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.503    14.844    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X6Y27          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[6]/C
                         clock pessimism              0.180    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X6Y27          FDCE (Recov_fdce_C_CLR)     -0.319    14.670    VGA/CHANGE_Rectangle_Height_2/current_val_reg[6]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -6.990    
  -------------------------------------------------------------------
                         slack                                  7.680    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/enable_Q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.045ns (12.563%)  route 0.313ns (87.437%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.585     1.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=28, routed)          0.126     1.735    MAINFSM/Clock/out[0]
    SLICE_X1Y23          LUT5 (Prop_lut5_I4_O)        0.045     1.780 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.187     1.967    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X1Y24          FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/enable_Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.850     1.977    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/enable_Q_reg/C
                         clock pessimism             -0.244     1.733    
    SLICE_X1Y24          FDCE (Remov_fdce_C_CLR)     -0.092     1.641    VGA/CHANGE_Rectangle_Height_1/enable_Q_reg
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.045ns (12.412%)  route 0.318ns (87.588%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.585     1.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=28, routed)          0.126     1.735    MAINFSM/Clock/out[0]
    SLICE_X1Y23          LUT5 (Prop_lut5_I4_O)        0.045     1.780 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.192     1.972    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X0Y24          FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.850     1.977    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[6]/C
                         clock pessimism             -0.244     1.733    
    SLICE_X0Y24          FDCE (Remov_fdce_C_CLR)     -0.092     1.641    VGA/CHANGE_Rectangle_Height_1/current_val_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.045ns (12.412%)  route 0.318ns (87.588%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.585     1.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=28, routed)          0.126     1.735    MAINFSM/Clock/out[0]
    SLICE_X1Y23          LUT5 (Prop_lut5_I4_O)        0.045     1.780 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.192     1.972    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X0Y24          FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.850     1.977    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[7]/C
                         clock pessimism             -0.244     1.733    
    SLICE_X0Y24          FDCE (Remov_fdce_C_CLR)     -0.092     1.641    VGA/CHANGE_Rectangle_Height_1/current_val_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.045ns (12.412%)  route 0.318ns (87.588%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.585     1.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=28, routed)          0.126     1.735    MAINFSM/Clock/out[0]
    SLICE_X1Y23          LUT5 (Prop_lut5_I4_O)        0.045     1.780 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.192     1.972    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X0Y24          FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.850     1.977    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[8]/C
                         clock pessimism             -0.244     1.733    
    SLICE_X0Y24          FDCE (Remov_fdce_C_CLR)     -0.092     1.641    VGA/CHANGE_Rectangle_Height_1/current_val_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.045ns (12.412%)  route 0.318ns (87.588%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.585     1.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=28, routed)          0.126     1.735    MAINFSM/Clock/out[0]
    SLICE_X1Y23          LUT5 (Prop_lut5_I4_O)        0.045     1.780 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.192     1.972    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X0Y24          FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.850     1.977    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[9]/C
                         clock pessimism             -0.244     1.733    
    SLICE_X0Y24          FDCE (Remov_fdce_C_CLR)     -0.092     1.641    VGA/CHANGE_Rectangle_Height_1/current_val_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.045ns (9.656%)  route 0.421ns (90.344%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.585     1.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=28, routed)          0.126     1.735    MAINFSM/Clock/out[0]
    SLICE_X1Y23          LUT5 (Prop_lut5_I4_O)        0.045     1.780 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.295     2.075    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X6Y26          FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/current_val_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.849     1.976    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X6Y26          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[2]/C
                         clock pessimism             -0.244     1.732    
    SLICE_X6Y26          FDCE (Remov_fdce_C_CLR)     -0.067     1.665    VGA/CHANGE_Rectangle_Height_2/current_val_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.045ns (9.656%)  route 0.421ns (90.344%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.585     1.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=28, routed)          0.126     1.735    MAINFSM/Clock/out[0]
    SLICE_X1Y23          LUT5 (Prop_lut5_I4_O)        0.045     1.780 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.295     2.075    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X6Y26          FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/current_val_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.849     1.976    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X6Y26          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[3]/C
                         clock pessimism             -0.244     1.732    
    SLICE_X6Y26          FDCE (Remov_fdce_C_CLR)     -0.067     1.665    VGA/CHANGE_Rectangle_Height_2/current_val_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.045ns (9.656%)  route 0.421ns (90.344%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.585     1.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=28, routed)          0.126     1.735    MAINFSM/Clock/out[0]
    SLICE_X1Y23          LUT5 (Prop_lut5_I4_O)        0.045     1.780 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.295     2.075    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X6Y26          FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/current_val_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.849     1.976    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X6Y26          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[4]/C
                         clock pessimism             -0.244     1.732    
    SLICE_X6Y26          FDCE (Remov_fdce_C_CLR)     -0.067     1.665    VGA/CHANGE_Rectangle_Height_2/current_val_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.045ns (9.656%)  route 0.421ns (90.344%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.585     1.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=28, routed)          0.126     1.735    MAINFSM/Clock/out[0]
    SLICE_X1Y23          LUT5 (Prop_lut5_I4_O)        0.045     1.780 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.295     2.075    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X6Y26          FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/current_val_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.849     1.976    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X6Y26          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[5]/C
                         clock pessimism             -0.244     1.732    
    SLICE_X6Y26          FDCE (Remov_fdce_C_CLR)     -0.067     1.665    VGA/CHANGE_Rectangle_Height_2/current_val_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.045ns (9.573%)  route 0.425ns (90.427%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.585     1.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=28, routed)          0.126     1.735    MAINFSM/Clock/out[0]
    SLICE_X1Y23          LUT5 (Prop_lut5_I4_O)        0.045     1.780 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.299     2.079    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X0Y23          FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.851     1.978    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X0Y23          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[2]/C
                         clock pessimism             -0.244     1.734    
    SLICE_X0Y23          FDCE (Remov_fdce_C_CLR)     -0.092     1.642    VGA/CHANGE_Rectangle_Height_1/current_val_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.437    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  MAINFSM/FSM_STATE[1]
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.422ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.896ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.422ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/enable_Q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        1.562ns  (logic 0.124ns (7.936%)  route 1.438ns (92.063%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.598ns = ( 10.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.621    10.142    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.456    10.598 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=28, routed)          0.464    11.062    MAINFSM/Clock/out[1]
    SLICE_X1Y23          LUT5 (Prop_lut5_I3_O)        0.124    11.186 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.974    12.161    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X5Y26          FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/enable_Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.502    14.843    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X5Y26          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/enable_Q_reg/C
                         clock pessimism              0.180    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X5Y26          FDCE (Recov_fdce_C_CLR)     -0.405    14.583    VGA/CHANGE_Rectangle_Height_2/enable_Q_reg
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                         -12.161    
  -------------------------------------------------------------------
                         slack                                  2.422    

Slack (MET) :             2.477ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        1.511ns  (logic 0.124ns (8.209%)  route 1.387ns (91.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.598ns = ( 10.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.621    10.142    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.456    10.598 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=28, routed)          0.464    11.062    MAINFSM/Clock/out[1]
    SLICE_X1Y23          LUT5 (Prop_lut5_I3_O)        0.124    11.186 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.922    12.109    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X0Y27          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/current_val_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.505    14.846    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[6]/C
                         clock pessimism              0.180    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X0Y27          FDCE (Recov_fdce_C_CLR)     -0.405    14.586    VGA/CHANGE_Rectangle_Height_3/current_val_reg[6]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -12.109    
  -------------------------------------------------------------------
                         slack                                  2.477    

Slack (MET) :             2.477ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        1.511ns  (logic 0.124ns (8.209%)  route 1.387ns (91.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.598ns = ( 10.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.621    10.142    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.456    10.598 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=28, routed)          0.464    11.062    MAINFSM/Clock/out[1]
    SLICE_X1Y23          LUT5 (Prop_lut5_I3_O)        0.124    11.186 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.922    12.109    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X0Y27          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/current_val_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.505    14.846    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[7]/C
                         clock pessimism              0.180    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X0Y27          FDCE (Recov_fdce_C_CLR)     -0.405    14.586    VGA/CHANGE_Rectangle_Height_3/current_val_reg[7]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -12.109    
  -------------------------------------------------------------------
                         slack                                  2.477    

Slack (MET) :             2.477ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        1.511ns  (logic 0.124ns (8.209%)  route 1.387ns (91.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.598ns = ( 10.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.621    10.142    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.456    10.598 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=28, routed)          0.464    11.062    MAINFSM/Clock/out[1]
    SLICE_X1Y23          LUT5 (Prop_lut5_I3_O)        0.124    11.186 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.922    12.109    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X0Y27          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/current_val_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.505    14.846    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[8]/C
                         clock pessimism              0.180    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X0Y27          FDCE (Recov_fdce_C_CLR)     -0.405    14.586    VGA/CHANGE_Rectangle_Height_3/current_val_reg[8]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -12.109    
  -------------------------------------------------------------------
                         slack                                  2.477    

Slack (MET) :             2.477ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        1.511ns  (logic 0.124ns (8.209%)  route 1.387ns (91.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.598ns = ( 10.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.621    10.142    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.456    10.598 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=28, routed)          0.464    11.062    MAINFSM/Clock/out[1]
    SLICE_X1Y23          LUT5 (Prop_lut5_I3_O)        0.124    11.186 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.922    12.109    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X0Y27          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/current_val_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.505    14.846    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[9]/C
                         clock pessimism              0.180    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X0Y27          FDCE (Recov_fdce_C_CLR)     -0.405    14.586    VGA/CHANGE_Rectangle_Height_3/current_val_reg[9]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -12.109    
  -------------------------------------------------------------------
                         slack                                  2.477    

Slack (MET) :             2.488ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_4/enable_Q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        1.495ns  (logic 0.124ns (8.295%)  route 1.371ns (91.705%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.598ns = ( 10.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.621    10.142    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.456    10.598 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=28, routed)          0.464    11.062    MAINFSM/Clock/out[1]
    SLICE_X1Y23          LUT5 (Prop_lut5_I3_O)        0.124    11.186 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.907    12.093    VGA/CHANGE_Rectangle_Height_4/zero_i_reg
    SLICE_X7Y24          FDCE                                         f  VGA/CHANGE_Rectangle_Height_4/enable_Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.500    14.841    VGA/CHANGE_Rectangle_Height_4/clk_IBUF_BUFG
    SLICE_X7Y24          FDCE                                         r  VGA/CHANGE_Rectangle_Height_4/enable_Q_reg/C
                         clock pessimism              0.180    15.021    
                         clock uncertainty           -0.035    14.986    
    SLICE_X7Y24          FDCE (Recov_fdce_C_CLR)     -0.405    14.581    VGA/CHANGE_Rectangle_Height_4/enable_Q_reg
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                         -12.093    
  -------------------------------------------------------------------
                         slack                                  2.488    

Slack (MET) :             2.527ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        1.544ns  (logic 0.124ns (8.029%)  route 1.420ns (91.971%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.598ns = ( 10.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.621    10.142    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.456    10.598 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=28, routed)          0.464    11.062    MAINFSM/Clock/out[1]
    SLICE_X1Y23          LUT5 (Prop_lut5_I3_O)        0.124    11.186 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.956    12.143    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X6Y27          FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/current_val_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.503    14.844    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X6Y27          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[6]/C
                         clock pessimism              0.180    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X6Y27          FDCE (Recov_fdce_C_CLR)     -0.319    14.670    VGA/CHANGE_Rectangle_Height_2/current_val_reg[6]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -12.143    
  -------------------------------------------------------------------
                         slack                                  2.527    

Slack (MET) :             2.527ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        1.544ns  (logic 0.124ns (8.029%)  route 1.420ns (91.971%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.598ns = ( 10.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.621    10.142    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.456    10.598 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=28, routed)          0.464    11.062    MAINFSM/Clock/out[1]
    SLICE_X1Y23          LUT5 (Prop_lut5_I3_O)        0.124    11.186 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.956    12.143    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X6Y27          FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/current_val_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.503    14.844    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X6Y27          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[7]/C
                         clock pessimism              0.180    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X6Y27          FDCE (Recov_fdce_C_CLR)     -0.319    14.670    VGA/CHANGE_Rectangle_Height_2/current_val_reg[7]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -12.143    
  -------------------------------------------------------------------
                         slack                                  2.527    

Slack (MET) :             2.527ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        1.544ns  (logic 0.124ns (8.029%)  route 1.420ns (91.971%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.598ns = ( 10.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.621    10.142    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.456    10.598 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=28, routed)          0.464    11.062    MAINFSM/Clock/out[1]
    SLICE_X1Y23          LUT5 (Prop_lut5_I3_O)        0.124    11.186 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.956    12.143    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X6Y27          FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/current_val_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.503    14.844    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X6Y27          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[8]/C
                         clock pessimism              0.180    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X6Y27          FDCE (Recov_fdce_C_CLR)     -0.319    14.670    VGA/CHANGE_Rectangle_Height_2/current_val_reg[8]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -12.143    
  -------------------------------------------------------------------
                         slack                                  2.527    

Slack (MET) :             2.527ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        1.544ns  (logic 0.124ns (8.029%)  route 1.420ns (91.971%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.598ns = ( 10.598 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.621    10.142    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.456    10.598 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=28, routed)          0.464    11.062    MAINFSM/Clock/out[1]
    SLICE_X1Y23          LUT5 (Prop_lut5_I3_O)        0.124    11.186 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.956    12.143    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X6Y27          FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/current_val_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.503    14.844    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X6Y27          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[9]/C
                         clock pessimism              0.180    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X6Y27          FDCE (Recov_fdce_C_CLR)     -0.319    14.670    VGA/CHANGE_Rectangle_Height_2/current_val_reg[9]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -12.143    
  -------------------------------------------------------------------
                         slack                                  2.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[8]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.045ns (4.795%)  route 0.894ns (95.205%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.585     1.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=28, routed)          0.777     2.386    MAINFSM/Delayer/out[1]
    SLICE_X2Y11          LUT4 (Prop_lut4_I1_O)        0.045     2.431 f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.116     2.548    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1_n_0
    SLICE_X1Y11          FDPE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.864     1.991    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X1Y11          FDPE                                         r  MAINFSM/Delayer/PRNGNumber_reg[8]_P/C
                         clock pessimism             -0.244     1.747    
    SLICE_X1Y11          FDPE (Remov_fdpe_C_PRE)     -0.095     1.652    MAINFSM/Delayer/PRNGNumber_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.908ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.045ns (4.719%)  route 0.909ns (95.281%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.585     1.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=28, routed)          0.711     2.320    MAINFSM/Delayer/out[1]
    SLICE_X3Y11          LUT4 (Prop_lut4_I2_O)        0.045     2.365 f  MAINFSM/Delayer/PRNGNumber[15]_i_2/O
                         net (fo=2, routed)           0.197     2.563    MAINFSM/Delayer/PRNGNumber[15]_i_2_n_0
    SLICE_X3Y11          FDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.864     1.991    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  MAINFSM/Delayer/PRNGNumber_reg[15]/C
                         clock pessimism             -0.244     1.747    
    SLICE_X3Y11          FDCE (Remov_fdce_C_CLR)     -0.092     1.655    MAINFSM/Delayer/PRNGNumber_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           2.563    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             0.908ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/prngdelay_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.045ns (4.719%)  route 0.909ns (95.281%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.585     1.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=28, routed)          0.711     2.320    MAINFSM/Delayer/out[1]
    SLICE_X3Y11          LUT4 (Prop_lut4_I2_O)        0.045     2.365 f  MAINFSM/Delayer/PRNGNumber[15]_i_2/O
                         net (fo=2, routed)           0.197     2.563    MAINFSM/Delayer/PRNGNumber[15]_i_2_n_0
    SLICE_X3Y11          FDCE                                         f  MAINFSM/Delayer/prngdelay_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.864     1.991    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  MAINFSM/Delayer/prngdelay_reg/C
                         clock pessimism             -0.244     1.747    
    SLICE_X3Y11          FDCE (Remov_fdce_C_CLR)     -0.092     1.655    MAINFSM/Delayer/prngdelay_reg
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           2.563    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             5.343ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/enable_Q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        0.411ns  (logic 0.045ns (10.958%)  route 0.366ns (89.042%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.609ns = ( 6.609 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.585     6.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.141     6.609 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=28, routed)          0.178     6.787    MAINFSM/Clock/out[1]
    SLICE_X1Y23          LUT5 (Prop_lut5_I3_O)        0.045     6.832 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.187     7.020    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X1Y24          FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/enable_Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.850     1.977    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/enable_Q_reg/C
                         clock pessimism             -0.244     1.733    
                         clock uncertainty            0.035     1.768    
    SLICE_X1Y24          FDCE (Remov_fdce_C_CLR)     -0.092     1.676    VGA/CHANGE_Rectangle_Height_1/enable_Q_reg
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           7.020    
  -------------------------------------------------------------------
                         slack                                  5.343    

Slack (MET) :             5.348ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        0.415ns  (logic 0.045ns (10.844%)  route 0.370ns (89.157%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.609ns = ( 6.609 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.585     6.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.141     6.609 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=28, routed)          0.178     6.787    MAINFSM/Clock/out[1]
    SLICE_X1Y23          LUT5 (Prop_lut5_I3_O)        0.045     6.832 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.192     7.024    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X0Y24          FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.850     1.977    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[6]/C
                         clock pessimism             -0.244     1.733    
                         clock uncertainty            0.035     1.768    
    SLICE_X0Y24          FDCE (Remov_fdce_C_CLR)     -0.092     1.676    VGA/CHANGE_Rectangle_Height_1/current_val_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           7.024    
  -------------------------------------------------------------------
                         slack                                  5.348    

Slack (MET) :             5.348ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        0.415ns  (logic 0.045ns (10.844%)  route 0.370ns (89.157%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.609ns = ( 6.609 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.585     6.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.141     6.609 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=28, routed)          0.178     6.787    MAINFSM/Clock/out[1]
    SLICE_X1Y23          LUT5 (Prop_lut5_I3_O)        0.045     6.832 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.192     7.024    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X0Y24          FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.850     1.977    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[7]/C
                         clock pessimism             -0.244     1.733    
                         clock uncertainty            0.035     1.768    
    SLICE_X0Y24          FDCE (Remov_fdce_C_CLR)     -0.092     1.676    VGA/CHANGE_Rectangle_Height_1/current_val_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           7.024    
  -------------------------------------------------------------------
                         slack                                  5.348    

Slack (MET) :             5.348ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        0.415ns  (logic 0.045ns (10.844%)  route 0.370ns (89.157%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.609ns = ( 6.609 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.585     6.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.141     6.609 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=28, routed)          0.178     6.787    MAINFSM/Clock/out[1]
    SLICE_X1Y23          LUT5 (Prop_lut5_I3_O)        0.045     6.832 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.192     7.024    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X0Y24          FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.850     1.977    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[8]/C
                         clock pessimism             -0.244     1.733    
                         clock uncertainty            0.035     1.768    
    SLICE_X0Y24          FDCE (Remov_fdce_C_CLR)     -0.092     1.676    VGA/CHANGE_Rectangle_Height_1/current_val_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           7.024    
  -------------------------------------------------------------------
                         slack                                  5.348    

Slack (MET) :             5.348ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        0.415ns  (logic 0.045ns (10.844%)  route 0.370ns (89.157%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.609ns = ( 6.609 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.585     6.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.141     6.609 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=28, routed)          0.178     6.787    MAINFSM/Clock/out[1]
    SLICE_X1Y23          LUT5 (Prop_lut5_I3_O)        0.045     6.832 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.192     7.024    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X0Y24          FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.850     1.977    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[9]/C
                         clock pessimism             -0.244     1.733    
                         clock uncertainty            0.035     1.768    
    SLICE_X0Y24          FDCE (Remov_fdce_C_CLR)     -0.092     1.676    VGA/CHANGE_Rectangle_Height_1/current_val_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           7.024    
  -------------------------------------------------------------------
                         slack                                  5.348    

Slack (MET) :             5.427ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        0.518ns  (logic 0.045ns (8.679%)  route 0.473ns (91.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.609ns = ( 6.609 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.585     6.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.141     6.609 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=28, routed)          0.178     6.787    MAINFSM/Clock/out[1]
    SLICE_X1Y23          LUT5 (Prop_lut5_I3_O)        0.045     6.832 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.295     7.128    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X6Y26          FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/current_val_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.849     1.976    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X6Y26          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[2]/C
                         clock pessimism             -0.244     1.732    
                         clock uncertainty            0.035     1.767    
    SLICE_X6Y26          FDCE (Remov_fdce_C_CLR)     -0.067     1.700    VGA/CHANGE_Rectangle_Height_2/current_val_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           7.128    
  -------------------------------------------------------------------
                         slack                                  5.427    

Slack (MET) :             5.427ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        0.518ns  (logic 0.045ns (8.679%)  route 0.473ns (91.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.609ns = ( 6.609 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.585     6.468    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.141     6.609 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=28, routed)          0.178     6.787    MAINFSM/Clock/out[1]
    SLICE_X1Y23          LUT5 (Prop_lut5_I3_O)        0.045     6.832 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.295     7.128    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X6Y26          FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/current_val_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.849     1.976    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X6Y26          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[3]/C
                         clock pessimism             -0.244     1.732    
                         clock uncertainty            0.035     1.767    
    SLICE_X6Y26          FDCE (Remov_fdce_C_CLR)     -0.067     1.700    VGA/CHANGE_Rectangle_Height_2/current_val_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           7.128    
  -------------------------------------------------------------------
                         slack                                  5.427    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  MAINFSM/FSM_STATE[2]
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.676ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.504ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.676ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/enable_Q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        2.299ns  (logic 0.124ns (5.394%)  route 2.175ns (94.606%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.608ns = ( 10.608 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.631    10.152    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.456    10.608 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=27, routed)          1.200    11.809    MAINFSM/Clock/out[2]
    SLICE_X1Y23          LUT5 (Prop_lut5_I2_O)        0.124    11.933 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.974    12.907    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X5Y26          FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/enable_Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.502    14.843    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X5Y26          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/enable_Q_reg/C
                         clock pessimism              0.180    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X5Y26          FDCE (Recov_fdce_C_CLR)     -0.405    14.583    VGA/CHANGE_Rectangle_Height_2/enable_Q_reg
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                         -12.907    
  -------------------------------------------------------------------
                         slack                                  1.676    

Slack (MET) :             1.731ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        2.247ns  (logic 0.124ns (5.519%)  route 2.123ns (94.481%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.608ns = ( 10.608 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.631    10.152    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.456    10.608 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=27, routed)          1.200    11.809    MAINFSM/Clock/out[2]
    SLICE_X1Y23          LUT5 (Prop_lut5_I2_O)        0.124    11.933 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.922    12.855    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X0Y27          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/current_val_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.505    14.846    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[6]/C
                         clock pessimism              0.180    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X0Y27          FDCE (Recov_fdce_C_CLR)     -0.405    14.586    VGA/CHANGE_Rectangle_Height_3/current_val_reg[6]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -12.855    
  -------------------------------------------------------------------
                         slack                                  1.731    

Slack (MET) :             1.731ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        2.247ns  (logic 0.124ns (5.519%)  route 2.123ns (94.481%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.608ns = ( 10.608 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.631    10.152    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.456    10.608 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=27, routed)          1.200    11.809    MAINFSM/Clock/out[2]
    SLICE_X1Y23          LUT5 (Prop_lut5_I2_O)        0.124    11.933 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.922    12.855    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X0Y27          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/current_val_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.505    14.846    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[7]/C
                         clock pessimism              0.180    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X0Y27          FDCE (Recov_fdce_C_CLR)     -0.405    14.586    VGA/CHANGE_Rectangle_Height_3/current_val_reg[7]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -12.855    
  -------------------------------------------------------------------
                         slack                                  1.731    

Slack (MET) :             1.731ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        2.247ns  (logic 0.124ns (5.519%)  route 2.123ns (94.481%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.608ns = ( 10.608 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.631    10.152    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.456    10.608 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=27, routed)          1.200    11.809    MAINFSM/Clock/out[2]
    SLICE_X1Y23          LUT5 (Prop_lut5_I2_O)        0.124    11.933 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.922    12.855    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X0Y27          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/current_val_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.505    14.846    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[8]/C
                         clock pessimism              0.180    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X0Y27          FDCE (Recov_fdce_C_CLR)     -0.405    14.586    VGA/CHANGE_Rectangle_Height_3/current_val_reg[8]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -12.855    
  -------------------------------------------------------------------
                         slack                                  1.731    

Slack (MET) :             1.731ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        2.247ns  (logic 0.124ns (5.519%)  route 2.123ns (94.481%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.608ns = ( 10.608 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.631    10.152    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.456    10.608 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=27, routed)          1.200    11.809    MAINFSM/Clock/out[2]
    SLICE_X1Y23          LUT5 (Prop_lut5_I2_O)        0.124    11.933 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.922    12.855    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X0Y27          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/current_val_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.505    14.846    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[9]/C
                         clock pessimism              0.180    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X0Y27          FDCE (Recov_fdce_C_CLR)     -0.405    14.586    VGA/CHANGE_Rectangle_Height_3/current_val_reg[9]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -12.855    
  -------------------------------------------------------------------
                         slack                                  1.731    

Slack (MET) :             1.742ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_4/enable_Q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        2.231ns  (logic 0.124ns (5.558%)  route 2.107ns (94.442%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.608ns = ( 10.608 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.631    10.152    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.456    10.608 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=27, routed)          1.200    11.809    MAINFSM/Clock/out[2]
    SLICE_X1Y23          LUT5 (Prop_lut5_I2_O)        0.124    11.933 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.907    12.839    VGA/CHANGE_Rectangle_Height_4/zero_i_reg
    SLICE_X7Y24          FDCE                                         f  VGA/CHANGE_Rectangle_Height_4/enable_Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.500    14.841    VGA/CHANGE_Rectangle_Height_4/clk_IBUF_BUFG
    SLICE_X7Y24          FDCE                                         r  VGA/CHANGE_Rectangle_Height_4/enable_Q_reg/C
                         clock pessimism              0.180    15.021    
                         clock uncertainty           -0.035    14.986    
    SLICE_X7Y24          FDCE (Recov_fdce_C_CLR)     -0.405    14.581    VGA/CHANGE_Rectangle_Height_4/enable_Q_reg
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                         -12.839    
  -------------------------------------------------------------------
                         slack                                  1.742    

Slack (MET) :             1.781ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        2.281ns  (logic 0.124ns (5.437%)  route 2.157ns (94.563%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.608ns = ( 10.608 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.631    10.152    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.456    10.608 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=27, routed)          1.200    11.809    MAINFSM/Clock/out[2]
    SLICE_X1Y23          LUT5 (Prop_lut5_I2_O)        0.124    11.933 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.956    12.889    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X6Y27          FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/current_val_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.503    14.844    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X6Y27          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[6]/C
                         clock pessimism              0.180    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X6Y27          FDCE (Recov_fdce_C_CLR)     -0.319    14.670    VGA/CHANGE_Rectangle_Height_2/current_val_reg[6]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -12.889    
  -------------------------------------------------------------------
                         slack                                  1.781    

Slack (MET) :             1.781ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        2.281ns  (logic 0.124ns (5.437%)  route 2.157ns (94.563%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.608ns = ( 10.608 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.631    10.152    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.456    10.608 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=27, routed)          1.200    11.809    MAINFSM/Clock/out[2]
    SLICE_X1Y23          LUT5 (Prop_lut5_I2_O)        0.124    11.933 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.956    12.889    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X6Y27          FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/current_val_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.503    14.844    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X6Y27          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[7]/C
                         clock pessimism              0.180    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X6Y27          FDCE (Recov_fdce_C_CLR)     -0.319    14.670    VGA/CHANGE_Rectangle_Height_2/current_val_reg[7]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -12.889    
  -------------------------------------------------------------------
                         slack                                  1.781    

Slack (MET) :             1.781ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        2.281ns  (logic 0.124ns (5.437%)  route 2.157ns (94.563%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.608ns = ( 10.608 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.631    10.152    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.456    10.608 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=27, routed)          1.200    11.809    MAINFSM/Clock/out[2]
    SLICE_X1Y23          LUT5 (Prop_lut5_I2_O)        0.124    11.933 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.956    12.889    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X6Y27          FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/current_val_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.503    14.844    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X6Y27          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[8]/C
                         clock pessimism              0.180    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X6Y27          FDCE (Recov_fdce_C_CLR)     -0.319    14.670    VGA/CHANGE_Rectangle_Height_2/current_val_reg[8]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -12.889    
  -------------------------------------------------------------------
                         slack                                  1.781    

Slack (MET) :             1.781ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        2.281ns  (logic 0.124ns (5.437%)  route 2.157ns (94.563%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.608ns = ( 10.608 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.631    10.152    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.456    10.608 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=27, routed)          1.200    11.809    MAINFSM/Clock/out[2]
    SLICE_X1Y23          LUT5 (Prop_lut5_I2_O)        0.124    11.933 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.956    12.889    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X6Y27          FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/current_val_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.503    14.844    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X6Y27          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[9]/C
                         clock pessimism              0.180    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X6Y27          FDCE (Recov_fdce_C_CLR)     -0.319    14.670    VGA/CHANGE_Rectangle_Height_2/current_val_reg[9]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -12.889    
  -------------------------------------------------------------------
                         slack                                  1.781    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[8]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.045ns (8.312%)  route 0.496ns (91.688%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.591     1.474    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=27, routed)          0.380     1.995    MAINFSM/Delayer/out[2]
    SLICE_X2Y11          LUT4 (Prop_lut4_I0_O)        0.045     2.040 f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.116     2.157    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1_n_0
    SLICE_X1Y11          FDPE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.864     1.991    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X1Y11          FDPE                                         r  MAINFSM/Delayer/PRNGNumber_reg[8]_P/C
                         clock pessimism             -0.244     1.747    
    SLICE_X1Y11          FDPE (Remov_fdpe_C_PRE)     -0.095     1.652    MAINFSM/Delayer/PRNGNumber_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.045ns (6.594%)  route 0.637ns (93.406%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.591     1.474    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=27, routed)          0.440     2.055    MAINFSM/Delayer/out[2]
    SLICE_X3Y11          LUT4 (Prop_lut4_I1_O)        0.045     2.100 f  MAINFSM/Delayer/PRNGNumber[15]_i_2/O
                         net (fo=2, routed)           0.197     2.298    MAINFSM/Delayer/PRNGNumber[15]_i_2_n_0
    SLICE_X3Y11          FDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.864     1.991    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  MAINFSM/Delayer/PRNGNumber_reg[15]/C
                         clock pessimism             -0.244     1.747    
    SLICE_X3Y11          FDCE (Remov_fdce_C_CLR)     -0.092     1.655    MAINFSM/Delayer/PRNGNumber_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/prngdelay_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.045ns (6.594%)  route 0.637ns (93.406%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.591     1.474    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=27, routed)          0.440     2.055    MAINFSM/Delayer/out[2]
    SLICE_X3Y11          LUT4 (Prop_lut4_I1_O)        0.045     2.100 f  MAINFSM/Delayer/PRNGNumber[15]_i_2/O
                         net (fo=2, routed)           0.197     2.298    MAINFSM/Delayer/PRNGNumber[15]_i_2_n_0
    SLICE_X3Y11          FDCE                                         f  MAINFSM/Delayer/prngdelay_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.864     1.991    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  MAINFSM/Delayer/prngdelay_reg/C
                         clock pessimism             -0.244     1.747    
    SLICE_X3Y11          FDCE (Remov_fdce_C_CLR)     -0.092     1.655    MAINFSM/Delayer/prngdelay_reg
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             5.644ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/enable_Q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        0.705ns  (logic 0.045ns (6.384%)  route 0.660ns (93.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.615ns = ( 6.615 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.591     6.474    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.141     6.615 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=27, routed)          0.472     7.088    MAINFSM/Clock/out[2]
    SLICE_X1Y23          LUT5 (Prop_lut5_I2_O)        0.045     7.133 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.187     7.320    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X1Y24          FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/enable_Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.850     1.977    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/enable_Q_reg/C
                         clock pessimism             -0.244     1.733    
                         clock uncertainty            0.035     1.768    
    SLICE_X1Y24          FDCE (Remov_fdce_C_CLR)     -0.092     1.676    VGA/CHANGE_Rectangle_Height_1/enable_Q_reg
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           7.320    
  -------------------------------------------------------------------
                         slack                                  5.644    

Slack (MET) :             5.648ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        0.709ns  (logic 0.045ns (6.344%)  route 0.664ns (93.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.615ns = ( 6.615 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.591     6.474    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.141     6.615 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=27, routed)          0.472     7.088    MAINFSM/Clock/out[2]
    SLICE_X1Y23          LUT5 (Prop_lut5_I2_O)        0.045     7.133 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.192     7.324    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X0Y24          FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.850     1.977    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[6]/C
                         clock pessimism             -0.244     1.733    
                         clock uncertainty            0.035     1.768    
    SLICE_X0Y24          FDCE (Remov_fdce_C_CLR)     -0.092     1.676    VGA/CHANGE_Rectangle_Height_1/current_val_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           7.324    
  -------------------------------------------------------------------
                         slack                                  5.648    

Slack (MET) :             5.648ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        0.709ns  (logic 0.045ns (6.344%)  route 0.664ns (93.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.615ns = ( 6.615 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.591     6.474    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.141     6.615 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=27, routed)          0.472     7.088    MAINFSM/Clock/out[2]
    SLICE_X1Y23          LUT5 (Prop_lut5_I2_O)        0.045     7.133 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.192     7.324    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X0Y24          FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.850     1.977    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[7]/C
                         clock pessimism             -0.244     1.733    
                         clock uncertainty            0.035     1.768    
    SLICE_X0Y24          FDCE (Remov_fdce_C_CLR)     -0.092     1.676    VGA/CHANGE_Rectangle_Height_1/current_val_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           7.324    
  -------------------------------------------------------------------
                         slack                                  5.648    

Slack (MET) :             5.648ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        0.709ns  (logic 0.045ns (6.344%)  route 0.664ns (93.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.615ns = ( 6.615 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.591     6.474    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.141     6.615 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=27, routed)          0.472     7.088    MAINFSM/Clock/out[2]
    SLICE_X1Y23          LUT5 (Prop_lut5_I2_O)        0.045     7.133 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.192     7.324    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X0Y24          FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.850     1.977    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[8]/C
                         clock pessimism             -0.244     1.733    
                         clock uncertainty            0.035     1.768    
    SLICE_X0Y24          FDCE (Remov_fdce_C_CLR)     -0.092     1.676    VGA/CHANGE_Rectangle_Height_1/current_val_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           7.324    
  -------------------------------------------------------------------
                         slack                                  5.648    

Slack (MET) :             5.648ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        0.709ns  (logic 0.045ns (6.344%)  route 0.664ns (93.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.615ns = ( 6.615 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.591     6.474    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.141     6.615 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=27, routed)          0.472     7.088    MAINFSM/Clock/out[2]
    SLICE_X1Y23          LUT5 (Prop_lut5_I2_O)        0.045     7.133 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.192     7.324    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X0Y24          FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.850     1.977    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[9]/C
                         clock pessimism             -0.244     1.733    
                         clock uncertainty            0.035     1.768    
    SLICE_X0Y24          FDCE (Remov_fdce_C_CLR)     -0.092     1.676    VGA/CHANGE_Rectangle_Height_1/current_val_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           7.324    
  -------------------------------------------------------------------
                         slack                                  5.648    

Slack (MET) :             5.727ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        0.813ns  (logic 0.045ns (5.537%)  route 0.768ns (94.463%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.615ns = ( 6.615 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.591     6.474    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.141     6.615 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=27, routed)          0.472     7.088    MAINFSM/Clock/out[2]
    SLICE_X1Y23          LUT5 (Prop_lut5_I2_O)        0.045     7.133 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.295     7.428    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X6Y26          FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/current_val_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.849     1.976    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X6Y26          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[2]/C
                         clock pessimism             -0.244     1.732    
                         clock uncertainty            0.035     1.767    
    SLICE_X6Y26          FDCE (Remov_fdce_C_CLR)     -0.067     1.700    VGA/CHANGE_Rectangle_Height_2/current_val_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           7.428    
  -------------------------------------------------------------------
                         slack                                  5.727    

Slack (MET) :             5.727ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        0.813ns  (logic 0.045ns (5.537%)  route 0.768ns (94.463%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.615ns = ( 6.615 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.591     6.474    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.141     6.615 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=27, routed)          0.472     7.088    MAINFSM/Clock/out[2]
    SLICE_X1Y23          LUT5 (Prop_lut5_I2_O)        0.045     7.133 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.295     7.428    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X6Y26          FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/current_val_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.849     1.976    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X6Y26          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[3]/C
                         clock pessimism             -0.244     1.732    
                         clock uncertainty            0.035     1.767    
    SLICE_X6Y26          FDCE (Remov_fdce_C_CLR)     -0.067     1.700    VGA/CHANGE_Rectangle_Height_2/current_val_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           7.428    
  -------------------------------------------------------------------
                         slack                                  5.727    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.690ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.690ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND/PWM2400Hz/counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.724ns  (logic 1.464ns (21.769%)  route 5.260ns (78.231%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 f  reset_IBUF_inst/O
                         net (fo=441, routed)         5.260    13.724    SOUND/PWM2400Hz/reset_IBUF
    SLICE_X7Y37          FDCE                                         f  SOUND/PWM2400Hz/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.513    14.854    SOUND/PWM2400Hz/clk_IBUF_BUFG
    SLICE_X7Y37          FDCE                                         r  SOUND/PWM2400Hz/counter_reg[0]/C
                         clock pessimism              0.000    14.854    
                         clock uncertainty           -0.035    14.819    
    SLICE_X7Y37          FDCE (Recov_fdce_C_CLR)     -0.405    14.414    SOUND/PWM2400Hz/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                         -13.724    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.994ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND/PWM2400Hz/counter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.353ns  (logic 1.464ns (23.040%)  route 4.890ns (76.960%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 f  reset_IBUF_inst/O
                         net (fo=441, routed)         4.890    13.353    SOUND/PWM2400Hz/reset_IBUF
    SLICE_X9Y37          FDCE                                         f  SOUND/PWM2400Hz/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.446    14.787    SOUND/PWM2400Hz/clk_IBUF_BUFG
    SLICE_X9Y37          FDCE                                         r  SOUND/PWM2400Hz/counter_reg[16]/C
                         clock pessimism              0.000    14.787    
                         clock uncertainty           -0.035    14.752    
    SLICE_X9Y37          FDCE (Recov_fdce_C_CLR)     -0.405    14.347    SOUND/PWM2400Hz/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.347    
                         arrival time                         -13.353    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             0.994ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND/PWM2400Hz/counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.353ns  (logic 1.464ns (23.040%)  route 4.890ns (76.960%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 f  reset_IBUF_inst/O
                         net (fo=441, routed)         4.890    13.353    SOUND/PWM2400Hz/reset_IBUF
    SLICE_X9Y37          FDCE                                         f  SOUND/PWM2400Hz/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.446    14.787    SOUND/PWM2400Hz/clk_IBUF_BUFG
    SLICE_X9Y37          FDCE                                         r  SOUND/PWM2400Hz/counter_reg[3]/C
                         clock pessimism              0.000    14.787    
                         clock uncertainty           -0.035    14.752    
    SLICE_X9Y37          FDCE (Recov_fdce_C_CLR)     -0.405    14.347    SOUND/PWM2400Hz/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.347    
                         arrival time                         -13.353    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             1.253ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND/PWM2400Hz/counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.180ns  (logic 1.464ns (23.686%)  route 4.716ns (76.314%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 f  reset_IBUF_inst/O
                         net (fo=441, routed)         4.716    13.180    SOUND/PWM2400Hz/reset_IBUF
    SLICE_X10Y36         FDCE                                         f  SOUND/PWM2400Hz/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.446    14.787    SOUND/PWM2400Hz/clk_IBUF_BUFG
    SLICE_X10Y36         FDCE                                         r  SOUND/PWM2400Hz/counter_reg[1]/C
                         clock pessimism              0.000    14.787    
                         clock uncertainty           -0.035    14.752    
    SLICE_X10Y36         FDCE (Recov_fdce_C_CLR)     -0.319    14.433    SOUND/PWM2400Hz/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.433    
                         arrival time                         -13.180    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.304ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND/PWM2400Hz/counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.089ns  (logic 1.464ns (24.041%)  route 4.625ns (75.959%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 f  reset_IBUF_inst/O
                         net (fo=441, routed)         4.625    13.089    SOUND/PWM2400Hz/reset_IBUF
    SLICE_X10Y38         FDCE                                         f  SOUND/PWM2400Hz/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.448    14.789    SOUND/PWM2400Hz/clk_IBUF_BUFG
    SLICE_X10Y38         FDCE                                         r  SOUND/PWM2400Hz/counter_reg[5]/C
                         clock pessimism              0.000    14.789    
                         clock uncertainty           -0.035    14.754    
    SLICE_X10Y38         FDCE (Recov_fdce_C_CLR)     -0.361    14.393    SOUND/PWM2400Hz/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.393    
                         arrival time                         -13.089    
  -------------------------------------------------------------------
                         slack                                  1.304    

Slack (MET) :             1.304ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND/PWM2400Hz/counter_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.089ns  (logic 1.464ns (24.041%)  route 4.625ns (75.959%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 f  reset_IBUF_inst/O
                         net (fo=441, routed)         4.625    13.089    SOUND/PWM2400Hz/reset_IBUF
    SLICE_X10Y38         FDCE                                         f  SOUND/PWM2400Hz/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.448    14.789    SOUND/PWM2400Hz/clk_IBUF_BUFG
    SLICE_X10Y38         FDCE                                         r  SOUND/PWM2400Hz/counter_reg[8]/C
                         clock pessimism              0.000    14.789    
                         clock uncertainty           -0.035    14.754    
    SLICE_X10Y38         FDCE (Recov_fdce_C_CLR)     -0.361    14.393    SOUND/PWM2400Hz/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.393    
                         arrival time                         -13.089    
  -------------------------------------------------------------------
                         slack                                  1.304    

Slack (MET) :             1.346ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND/PWM2400Hz/counter_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.089ns  (logic 1.464ns (24.041%)  route 4.625ns (75.959%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 f  reset_IBUF_inst/O
                         net (fo=441, routed)         4.625    13.089    SOUND/PWM2400Hz/reset_IBUF
    SLICE_X10Y38         FDCE                                         f  SOUND/PWM2400Hz/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.448    14.789    SOUND/PWM2400Hz/clk_IBUF_BUFG
    SLICE_X10Y38         FDCE                                         r  SOUND/PWM2400Hz/counter_reg[14]/C
                         clock pessimism              0.000    14.789    
                         clock uncertainty           -0.035    14.754    
    SLICE_X10Y38         FDCE (Recov_fdce_C_CLR)     -0.319    14.435    SOUND/PWM2400Hz/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.435    
                         arrival time                         -13.089    
  -------------------------------------------------------------------
                         slack                                  1.346    

Slack (MET) :             1.346ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND/PWM2400Hz/counter_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.089ns  (logic 1.464ns (24.041%)  route 4.625ns (75.959%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 f  reset_IBUF_inst/O
                         net (fo=441, routed)         4.625    13.089    SOUND/PWM2400Hz/reset_IBUF
    SLICE_X10Y38         FDCE                                         f  SOUND/PWM2400Hz/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.448    14.789    SOUND/PWM2400Hz/clk_IBUF_BUFG
    SLICE_X10Y38         FDCE                                         r  SOUND/PWM2400Hz/counter_reg[18]/C
                         clock pessimism              0.000    14.789    
                         clock uncertainty           -0.035    14.754    
    SLICE_X10Y38         FDCE (Recov_fdce_C_CLR)     -0.319    14.435    SOUND/PWM2400Hz/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.435    
                         arrival time                         -13.089    
  -------------------------------------------------------------------
                         slack                                  1.346    

Slack (MET) :             1.442ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND/PWM2400Hz/counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.950ns  (logic 1.464ns (24.601%)  route 4.486ns (75.399%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 f  reset_IBUF_inst/O
                         net (fo=441, routed)         4.486    12.950    SOUND/PWM2400Hz/reset_IBUF
    SLICE_X10Y37         FDCE                                         f  SOUND/PWM2400Hz/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.447    14.788    SOUND/PWM2400Hz/clk_IBUF_BUFG
    SLICE_X10Y37         FDCE                                         r  SOUND/PWM2400Hz/counter_reg[4]/C
                         clock pessimism              0.000    14.788    
                         clock uncertainty           -0.035    14.753    
    SLICE_X10Y37         FDCE (Recov_fdce_C_CLR)     -0.361    14.392    SOUND/PWM2400Hz/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.392    
                         arrival time                         -12.950    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.442ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND/PWM2400Hz/counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.950ns  (logic 1.464ns (24.601%)  route 4.486ns (75.399%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 f  reset_IBUF_inst/O
                         net (fo=441, routed)         4.486    12.950    SOUND/PWM2400Hz/reset_IBUF
    SLICE_X10Y37         FDCE                                         f  SOUND/PWM2400Hz/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.447    14.788    SOUND/PWM2400Hz/clk_IBUF_BUFG
    SLICE_X10Y37         FDCE                                         r  SOUND/PWM2400Hz/counter_reg[6]/C
                         clock pessimism              0.000    14.788    
                         clock uncertainty           -0.035    14.753    
    SLICE_X10Y37         FDCE (Recov_fdce_C_CLR)     -0.361    14.392    SOUND/PWM2400Hz/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.392    
                         arrival time                         -12.950    
  -------------------------------------------------------------------
                         slack                                  1.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.019ns  (logic 1.493ns (49.461%)  route 1.526ns (50.539%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.156ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 f  reset_IBUF_inst/O
                         net (fo=441, routed)         1.030     4.423    MAINFSM/Delayer/reset_IBUF
    SLICE_X3Y11          LUT4 (Prop_lut4_I0_O)        0.100     4.523 f  MAINFSM/Delayer/PRNGNumber[15]_i_2/O
                         net (fo=2, routed)           0.496     5.019    MAINFSM/Delayer/PRNGNumber[15]_i_2_n_0
    SLICE_X3Y11          FDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.635     5.156    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  MAINFSM/Delayer/PRNGNumber_reg[15]/C
                         clock pessimism              0.000     5.156    
                         clock uncertainty            0.035     5.192    
    SLICE_X3Y11          FDCE (Remov_fdce_C_CLR)     -0.208     4.984    MAINFSM/Delayer/PRNGNumber_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.984    
                         arrival time                           5.019    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/prngdelay_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.019ns  (logic 1.493ns (49.461%)  route 1.526ns (50.539%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.156ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 f  reset_IBUF_inst/O
                         net (fo=441, routed)         1.030     4.423    MAINFSM/Delayer/reset_IBUF
    SLICE_X3Y11          LUT4 (Prop_lut4_I0_O)        0.100     4.523 f  MAINFSM/Delayer/PRNGNumber[15]_i_2/O
                         net (fo=2, routed)           0.496     5.019    MAINFSM/Delayer/PRNGNumber[15]_i_2_n_0
    SLICE_X3Y11          FDCE                                         f  MAINFSM/Delayer/prngdelay_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.635     5.156    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  MAINFSM/Delayer/prngdelay_reg/C
                         clock pessimism              0.000     5.156    
                         clock uncertainty            0.035     5.192    
    SLICE_X3Y11          FDCE (Remov_fdce_C_CLR)     -0.208     4.984    MAINFSM/Delayer/prngdelay_reg
  -------------------------------------------------------------------
                         required time                         -4.984    
                         arrival time                           5.019    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/sumvalue3_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.014ns  (logic 1.393ns (46.237%)  route 1.620ns (53.763%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.143ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 f  reset_IBUF_inst/O
                         net (fo=441, routed)         1.620     5.014    AVERAGE/reset_IBUF
    SLICE_X5Y20          FDCE                                         f  AVERAGE/sumvalue3_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.622     5.143    AVERAGE/clk_IBUF_BUFG
    SLICE_X5Y20          FDCE                                         r  AVERAGE/sumvalue3_reg[12]/C
                         clock pessimism              0.000     5.143    
                         clock uncertainty            0.035     5.179    
    SLICE_X5Y20          FDCE (Remov_fdce_C_CLR)     -0.208     4.971    AVERAGE/sumvalue3_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.971    
                         arrival time                           5.014    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/sumvalue3_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.014ns  (logic 1.393ns (46.237%)  route 1.620ns (53.763%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.143ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 f  reset_IBUF_inst/O
                         net (fo=441, routed)         1.620     5.014    AVERAGE/reset_IBUF
    SLICE_X5Y20          FDCE                                         f  AVERAGE/sumvalue3_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.622     5.143    AVERAGE/clk_IBUF_BUFG
    SLICE_X5Y20          FDCE                                         r  AVERAGE/sumvalue3_reg[13]/C
                         clock pessimism              0.000     5.143    
                         clock uncertainty            0.035     5.179    
    SLICE_X5Y20          FDCE (Remov_fdce_C_CLR)     -0.208     4.971    AVERAGE/sumvalue3_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.971    
                         arrival time                           5.014    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/averagevalue2_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.018ns  (logic 1.393ns (46.170%)  route 1.625ns (53.830%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.143ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 f  reset_IBUF_inst/O
                         net (fo=441, routed)         1.625     5.018    AVERAGE/reset_IBUF
    SLICE_X4Y20          FDCE                                         f  AVERAGE/averagevalue2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.622     5.143    AVERAGE/clk_IBUF_BUFG
    SLICE_X4Y20          FDCE                                         r  AVERAGE/averagevalue2_reg[8]/C
                         clock pessimism              0.000     5.143    
                         clock uncertainty            0.035     5.179    
    SLICE_X4Y20          FDCE (Remov_fdce_C_CLR)     -0.208     4.971    AVERAGE/averagevalue2_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.971    
                         arrival time                           5.018    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/averagevalue2_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.018ns  (logic 1.393ns (46.170%)  route 1.625ns (53.830%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.143ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 f  reset_IBUF_inst/O
                         net (fo=441, routed)         1.625     5.018    AVERAGE/reset_IBUF
    SLICE_X4Y20          FDCE                                         f  AVERAGE/averagevalue2_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.622     5.143    AVERAGE/clk_IBUF_BUFG
    SLICE_X4Y20          FDCE                                         r  AVERAGE/averagevalue2_reg[9]/C
                         clock pessimism              0.000     5.143    
                         clock uncertainty            0.035     5.179    
    SLICE_X4Y20          FDCE (Remov_fdce_C_CLR)     -0.208     4.971    AVERAGE/averagevalue2_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.971    
                         arrival time                           5.018    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/averagevalue3_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.018ns  (logic 1.393ns (46.170%)  route 1.625ns (53.830%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.143ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 f  reset_IBUF_inst/O
                         net (fo=441, routed)         1.625     5.018    AVERAGE/reset_IBUF
    SLICE_X4Y20          FDCE                                         f  AVERAGE/averagevalue3_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.622     5.143    AVERAGE/clk_IBUF_BUFG
    SLICE_X4Y20          FDCE                                         r  AVERAGE/averagevalue3_reg[6]/C
                         clock pessimism              0.000     5.143    
                         clock uncertainty            0.035     5.179    
    SLICE_X4Y20          FDCE (Remov_fdce_C_CLR)     -0.208     4.971    AVERAGE/averagevalue3_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.971    
                         arrival time                           5.018    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/averagevalue3_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.018ns  (logic 1.393ns (46.170%)  route 1.625ns (53.830%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.143ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 f  reset_IBUF_inst/O
                         net (fo=441, routed)         1.625     5.018    AVERAGE/reset_IBUF
    SLICE_X4Y20          FDCE                                         f  AVERAGE/averagevalue3_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.622     5.143    AVERAGE/clk_IBUF_BUFG
    SLICE_X4Y20          FDCE                                         r  AVERAGE/averagevalue3_reg[8]/C
                         clock pessimism              0.000     5.143    
                         clock uncertainty            0.035     5.179    
    SLICE_X4Y20          FDCE (Remov_fdce_C_CLR)     -0.208     4.971    AVERAGE/averagevalue3_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.971    
                         arrival time                           5.018    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/BCDConversion/current_binary_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.090ns  (logic 1.393ns (45.091%)  route 1.697ns (54.909%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.151ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 f  reset_IBUF_inst/O
                         net (fo=441, routed)         1.697     5.090    AVERAGE/BCDConversion/reset_IBUF
    SLICE_X0Y16          FDCE                                         f  AVERAGE/BCDConversion/current_binary_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.630     5.151    AVERAGE/BCDConversion/clk_IBUF_BUFG
    SLICE_X0Y16          FDCE                                         r  AVERAGE/BCDConversion/current_binary_reg[0]/C
                         clock pessimism              0.000     5.151    
                         clock uncertainty            0.035     5.187    
    SLICE_X0Y16          FDCE (Remov_fdce_C_CLR)     -0.208     4.979    AVERAGE/BCDConversion/current_binary_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.979    
                         arrival time                           5.090    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/BCDConversion/current_binary_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.090ns  (logic 1.393ns (45.091%)  route 1.697ns (54.909%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.151ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 f  reset_IBUF_inst/O
                         net (fo=441, routed)         1.697     5.090    AVERAGE/BCDConversion/reset_IBUF
    SLICE_X0Y16          FDCE                                         f  AVERAGE/BCDConversion/current_binary_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.630     5.151    AVERAGE/BCDConversion/clk_IBUF_BUFG
    SLICE_X0Y16          FDCE                                         r  AVERAGE/BCDConversion/current_binary_reg[1]/C
                         clock pessimism              0.000     5.151    
                         clock uncertainty            0.035     5.187    
    SLICE_X0Y16          FDCE (Remov_fdce_C_CLR)     -0.208     4.979    AVERAGE/BCDConversion/current_binary_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.979    
                         arrival time                           5.090    
  -------------------------------------------------------------------
                         slack                                  0.112    





