Simulator report for timeCounter
Wed May 31 08:32:33 2023
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 8.0 ms       ;
; Simulation Netlist Size     ; 119 nodes    ;
; Simulation Coverage         ;      83.22 % ;
; Total Number of Transitions ; 1687353      ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                           ;
+--------------------------------------------------------------------------------------------+-----------------+---------------+
; Option                                                                                     ; Setting         ; Default Value ;
+--------------------------------------------------------------------------------------------+-----------------+---------------+
; Simulation mode                                                                            ; Functional      ; Timing        ;
; Start time                                                                                 ; 0 ns            ; 0 ns          ;
; Simulation results format                                                                  ; CVWF            ;               ;
; Vector input source                                                                        ; timeCounter.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On              ; On            ;
; Check outputs                                                                              ; Off             ; Off           ;
; Report simulation coverage                                                                 ; On              ; On            ;
; Display complete 1/0 value coverage report                                                 ; On              ; On            ;
; Display missing 1-value coverage report                                                    ; On              ; On            ;
; Display missing 0-value coverage report                                                    ; On              ; On            ;
; Detect setup and hold time violations                                                      ; Off             ; Off           ;
; Detect glitches                                                                            ; Off             ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off             ; Off           ;
; Generate Signal Activity File                                                              ; Off             ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off             ; Off           ;
; Group bus channels in simulation results                                                   ; Off             ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On              ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE      ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off             ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off             ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto            ; Auto          ;
+--------------------------------------------------------------------------------------------+-----------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      83.22 % ;
; Total nodes checked                                 ; 119          ;
; Total output ports checked                          ; 143          ;
; Total output ports with complete 1/0-value coverage ; 119          ;
; Total output ports with no 1/0-value coverage       ; 24           ;
; Total output ports with no 1-value coverage         ; 24           ;
; Total output ports with no 0-value coverage         ; 24           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                          ; Output Port Name                                                                                                                   ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |timeCounter|H[2]                                                                                                                  ; |timeCounter|H[2]                                                                                                                  ; pin_out          ;
; |timeCounter|H[1]                                                                                                                  ; |timeCounter|H[1]                                                                                                                  ; pin_out          ;
; |timeCounter|H[0]                                                                                                                  ; |timeCounter|H[0]                                                                                                                  ; pin_out          ;
; |timeCounter|clk                                                                                                                   ; |timeCounter|clk                                                                                                                   ; out              ;
; |timeCounter|H1[2]                                                                                                                 ; |timeCounter|H1[2]                                                                                                                 ; pin_out          ;
; |timeCounter|H1[1]                                                                                                                 ; |timeCounter|H1[1]                                                                                                                 ; pin_out          ;
; |timeCounter|H1[0]                                                                                                                 ; |timeCounter|H1[0]                                                                                                                 ; pin_out          ;
; |timeCounter|H2[1]                                                                                                                 ; |timeCounter|H2[1]                                                                                                                 ; pin_out          ;
; |timeCounter|H2[0]                                                                                                                 ; |timeCounter|H2[0]                                                                                                                 ; pin_out          ;
; |timeCounter|L[3]                                                                                                                  ; |timeCounter|L[3]                                                                                                                  ; pin_out          ;
; |timeCounter|L[2]                                                                                                                  ; |timeCounter|L[2]                                                                                                                  ; pin_out          ;
; |timeCounter|L[1]                                                                                                                  ; |timeCounter|L[1]                                                                                                                  ; pin_out          ;
; |timeCounter|L[0]                                                                                                                  ; |timeCounter|L[0]                                                                                                                  ; pin_out          ;
; |timeCounter|L1[3]                                                                                                                 ; |timeCounter|L1[3]                                                                                                                 ; pin_out          ;
; |timeCounter|L1[2]                                                                                                                 ; |timeCounter|L1[2]                                                                                                                 ; pin_out          ;
; |timeCounter|L1[1]                                                                                                                 ; |timeCounter|L1[1]                                                                                                                 ; pin_out          ;
; |timeCounter|L1[0]                                                                                                                 ; |timeCounter|L1[0]                                                                                                                 ; pin_out          ;
; |timeCounter|L2[3]                                                                                                                 ; |timeCounter|L2[3]                                                                                                                 ; pin_out          ;
; |timeCounter|L2[2]                                                                                                                 ; |timeCounter|L2[2]                                                                                                                 ; pin_out          ;
; |timeCounter|L2[1]                                                                                                                 ; |timeCounter|L2[1]                                                                                                                 ; pin_out          ;
; |timeCounter|L2[0]                                                                                                                 ; |timeCounter|L2[0]                                                                                                                 ; pin_out          ;
; |timeCounter|block24:inst9|inst1                                                                                                   ; |timeCounter|block24:inst9|inst1                                                                                                   ; out0             ;
; |timeCounter|block24:inst9|inst11                                                                                                  ; |timeCounter|block24:inst9|inst11                                                                                                  ; out0             ;
; |timeCounter|block24:inst9|inst                                                                                                    ; |timeCounter|block24:inst9|inst                                                                                                    ; out0             ;
; |timeCounter|block24:inst9|ct10:inst7|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|_~2                                ; |timeCounter|block24:inst9|ct10:inst7|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|_~2                                ; out0             ;
; |timeCounter|block24:inst9|ct10:inst7|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[3]~5             ; |timeCounter|block24:inst9|ct10:inst7|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[3]~5             ; out0             ;
; |timeCounter|block24:inst9|ct10:inst7|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cout_actual                        ; |timeCounter|block24:inst9|ct10:inst7|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cout_actual                        ; out0             ;
; |timeCounter|block24:inst9|ct10:inst7|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita0                 ; |timeCounter|block24:inst9|ct10:inst7|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita0                 ; combout          ;
; |timeCounter|block24:inst9|ct10:inst7|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita0                 ; |timeCounter|block24:inst9|ct10:inst7|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita0~COUT            ; cout             ;
; |timeCounter|block24:inst9|ct10:inst7|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita1                 ; |timeCounter|block24:inst9|ct10:inst7|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita1                 ; combout          ;
; |timeCounter|block24:inst9|ct10:inst7|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita1                 ; |timeCounter|block24:inst9|ct10:inst7|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita1~COUT            ; cout             ;
; |timeCounter|block24:inst9|ct10:inst7|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita2                 ; |timeCounter|block24:inst9|ct10:inst7|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita2                 ; combout          ;
; |timeCounter|block24:inst9|ct10:inst7|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita2                 ; |timeCounter|block24:inst9|ct10:inst7|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita2~COUT            ; cout             ;
; |timeCounter|block24:inst9|ct10:inst7|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3                 ; |timeCounter|block24:inst9|ct10:inst7|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3                 ; combout          ;
; |timeCounter|block24:inst9|ct10:inst7|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3                 ; |timeCounter|block24:inst9|ct10:inst7|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~COUT            ; cout             ;
; |timeCounter|block24:inst9|ct10:inst7|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[3]               ; |timeCounter|block24:inst9|ct10:inst7|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3]                          ; regout           ;
; |timeCounter|block24:inst9|ct10:inst7|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[2]               ; |timeCounter|block24:inst9|ct10:inst7|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[2]                          ; regout           ;
; |timeCounter|block24:inst9|ct10:inst7|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[1]               ; |timeCounter|block24:inst9|ct10:inst7|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[1]                          ; regout           ;
; |timeCounter|block24:inst9|ct10:inst7|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[0]               ; |timeCounter|block24:inst9|ct10:inst7|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0]                          ; regout           ;
; |timeCounter|block24:inst9|ct10:inst7|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cmpr_8cc:cmpr2|aneb_result_wire[0] ; |timeCounter|block24:inst9|ct10:inst7|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cmpr_8cc:cmpr2|aneb_result_wire[0] ; out0             ;
; |timeCounter|block24:inst9|ct10:inst7|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cmpr_8cc:cmpr2|data_wire[1]        ; |timeCounter|block24:inst9|ct10:inst7|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cmpr_8cc:cmpr2|data_wire[1]        ; out0             ;
; |timeCounter|block24:inst9|ct10:inst7|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cmpr_8cc:cmpr2|data_wire[0]        ; |timeCounter|block24:inst9|ct10:inst7|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cmpr_8cc:cmpr2|data_wire[0]        ; out0             ;
; |timeCounter|block24:inst9|ct10:inst6|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|_~2                                ; |timeCounter|block24:inst9|ct10:inst6|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|_~2                                ; out0             ;
; |timeCounter|block24:inst9|ct10:inst6|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[3]~5             ; |timeCounter|block24:inst9|ct10:inst6|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[3]~5             ; out0             ;
; |timeCounter|block24:inst9|ct10:inst6|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita0                 ; |timeCounter|block24:inst9|ct10:inst6|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita0                 ; combout          ;
; |timeCounter|block24:inst9|ct10:inst6|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita0                 ; |timeCounter|block24:inst9|ct10:inst6|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita0~COUT            ; cout             ;
; |timeCounter|block24:inst9|ct10:inst6|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita1                 ; |timeCounter|block24:inst9|ct10:inst6|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita1                 ; combout          ;
; |timeCounter|block24:inst9|ct10:inst6|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita1                 ; |timeCounter|block24:inst9|ct10:inst6|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita1~COUT            ; cout             ;
; |timeCounter|block24:inst9|ct10:inst6|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita2                 ; |timeCounter|block24:inst9|ct10:inst6|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita2                 ; combout          ;
; |timeCounter|block24:inst9|ct10:inst6|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[1]               ; |timeCounter|block24:inst9|ct10:inst6|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[1]                          ; regout           ;
; |timeCounter|block24:inst9|ct10:inst6|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[0]               ; |timeCounter|block24:inst9|ct10:inst6|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0]                          ; regout           ;
; |timeCounter|block24:inst9|ct10:inst6|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cmpr_8cc:cmpr2|data_wire[0]        ; |timeCounter|block24:inst9|ct10:inst6|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cmpr_8cc:cmpr2|data_wire[0]        ; out0             ;
; |timeCounter|block60:inst8|inst6                                                                                                   ; |timeCounter|block60:inst8|inst6                                                                                                   ; out0             ;
; |timeCounter|block60:inst8|inst7                                                                                                   ; |timeCounter|block60:inst8|inst7                                                                                                   ; out0             ;
; |timeCounter|block60:inst8|inst9                                                                                                   ; |timeCounter|block60:inst8|inst9                                                                                                   ; out0             ;
; |timeCounter|block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|_~2                                 ; |timeCounter|block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|_~2                                 ; out0             ;
; |timeCounter|block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[3]~5              ; |timeCounter|block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[3]~5              ; out0             ;
; |timeCounter|block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita0                  ; |timeCounter|block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita0                  ; combout          ;
; |timeCounter|block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita0                  ; |timeCounter|block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita0~COUT             ; cout             ;
; |timeCounter|block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita1                  ; |timeCounter|block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita1                  ; combout          ;
; |timeCounter|block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita1                  ; |timeCounter|block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita1~COUT             ; cout             ;
; |timeCounter|block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita2                  ; |timeCounter|block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita2                  ; combout          ;
; |timeCounter|block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita2                  ; |timeCounter|block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita2~COUT             ; cout             ;
; |timeCounter|block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3                  ; |timeCounter|block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3                  ; combout          ;
; |timeCounter|block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[2]                ; |timeCounter|block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[2]                           ; regout           ;
; |timeCounter|block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[1]                ; |timeCounter|block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[1]                           ; regout           ;
; |timeCounter|block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[0]                ; |timeCounter|block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0]                           ; regout           ;
; |timeCounter|block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cmpr_8cc:cmpr2|data_wire[0]         ; |timeCounter|block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cmpr_8cc:cmpr2|data_wire[0]         ; out0             ;
; |timeCounter|block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|_~2                                ; |timeCounter|block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|_~2                                ; out0             ;
; |timeCounter|block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[3]~5             ; |timeCounter|block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[3]~5             ; out0             ;
; |timeCounter|block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cout_actual                        ; |timeCounter|block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cout_actual                        ; out0             ;
; |timeCounter|block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita0                 ; |timeCounter|block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita0                 ; combout          ;
; |timeCounter|block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita0                 ; |timeCounter|block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita0~COUT            ; cout             ;
; |timeCounter|block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita1                 ; |timeCounter|block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita1                 ; combout          ;
; |timeCounter|block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita1                 ; |timeCounter|block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita1~COUT            ; cout             ;
; |timeCounter|block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita2                 ; |timeCounter|block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita2                 ; combout          ;
; |timeCounter|block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita2                 ; |timeCounter|block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita2~COUT            ; cout             ;
; |timeCounter|block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3                 ; |timeCounter|block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3                 ; combout          ;
; |timeCounter|block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3                 ; |timeCounter|block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~COUT            ; cout             ;
; |timeCounter|block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[3]               ; |timeCounter|block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3]                          ; regout           ;
; |timeCounter|block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[2]               ; |timeCounter|block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[2]                          ; regout           ;
; |timeCounter|block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[1]               ; |timeCounter|block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[1]                          ; regout           ;
; |timeCounter|block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[0]               ; |timeCounter|block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0]                          ; regout           ;
; |timeCounter|block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cmpr_8cc:cmpr2|aneb_result_wire[0] ; |timeCounter|block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cmpr_8cc:cmpr2|aneb_result_wire[0] ; out0             ;
; |timeCounter|block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cmpr_8cc:cmpr2|data_wire[1]        ; |timeCounter|block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cmpr_8cc:cmpr2|data_wire[1]        ; out0             ;
; |timeCounter|block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cmpr_8cc:cmpr2|data_wire[0]        ; |timeCounter|block60:inst8|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cmpr_8cc:cmpr2|data_wire[0]        ; out0             ;
; |timeCounter|block60:inst|inst6                                                                                                    ; |timeCounter|block60:inst|inst6                                                                                                    ; out0             ;
; |timeCounter|block60:inst|inst7                                                                                                    ; |timeCounter|block60:inst|inst7                                                                                                    ; out0             ;
; |timeCounter|block60:inst|inst9                                                                                                    ; |timeCounter|block60:inst|inst9                                                                                                    ; out0             ;
; |timeCounter|block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|_~2                                  ; |timeCounter|block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|_~2                                  ; out0             ;
; |timeCounter|block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[3]~5               ; |timeCounter|block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[3]~5               ; out0             ;
; |timeCounter|block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita0                   ; |timeCounter|block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita0                   ; combout          ;
; |timeCounter|block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita0                   ; |timeCounter|block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita0~COUT              ; cout             ;
; |timeCounter|block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita1                   ; |timeCounter|block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita1                   ; combout          ;
; |timeCounter|block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita1                   ; |timeCounter|block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita1~COUT              ; cout             ;
; |timeCounter|block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita2                   ; |timeCounter|block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita2                   ; combout          ;
; |timeCounter|block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita2                   ; |timeCounter|block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita2~COUT              ; cout             ;
; |timeCounter|block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3                   ; |timeCounter|block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3                   ; combout          ;
; |timeCounter|block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[2]                 ; |timeCounter|block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[2]                            ; regout           ;
; |timeCounter|block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[1]                 ; |timeCounter|block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[1]                            ; regout           ;
; |timeCounter|block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[0]                 ; |timeCounter|block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0]                            ; regout           ;
; |timeCounter|block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cmpr_8cc:cmpr2|data_wire[0]          ; |timeCounter|block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cmpr_8cc:cmpr2|data_wire[0]          ; out0             ;
; |timeCounter|block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[3]~5              ; |timeCounter|block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[3]~5              ; out0             ;
; |timeCounter|block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cout_actual                         ; |timeCounter|block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cout_actual                         ; out0             ;
; |timeCounter|block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita0                  ; |timeCounter|block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita0                  ; combout          ;
; |timeCounter|block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita0                  ; |timeCounter|block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita0~COUT             ; cout             ;
; |timeCounter|block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita1                  ; |timeCounter|block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita1                  ; combout          ;
; |timeCounter|block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita1                  ; |timeCounter|block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita1~COUT             ; cout             ;
; |timeCounter|block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita2                  ; |timeCounter|block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita2                  ; combout          ;
; |timeCounter|block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita2                  ; |timeCounter|block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita2~COUT             ; cout             ;
; |timeCounter|block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3                  ; |timeCounter|block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3                  ; combout          ;
; |timeCounter|block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3                  ; |timeCounter|block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~COUT             ; cout             ;
; |timeCounter|block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[3]                ; |timeCounter|block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3]                           ; regout           ;
; |timeCounter|block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[2]                ; |timeCounter|block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[2]                           ; regout           ;
; |timeCounter|block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[1]                ; |timeCounter|block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[1]                           ; regout           ;
; |timeCounter|block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[0]                ; |timeCounter|block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0]                           ; regout           ;
; |timeCounter|block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cmpr_8cc:cmpr2|aneb_result_wire[0]  ; |timeCounter|block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cmpr_8cc:cmpr2|aneb_result_wire[0]  ; out0             ;
; |timeCounter|block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cmpr_8cc:cmpr2|data_wire[1]         ; |timeCounter|block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cmpr_8cc:cmpr2|data_wire[1]         ; out0             ;
; |timeCounter|block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cmpr_8cc:cmpr2|data_wire[0]         ; |timeCounter|block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cmpr_8cc:cmpr2|data_wire[0]         ; out0             ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                          ; Output Port Name                                                                                                                   ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |timeCounter|H[3]                                                                                                                  ; |timeCounter|H[3]                                                                                                                  ; pin_out          ;
; |timeCounter|en                                                                                                                    ; |timeCounter|en                                                                                                                    ; out              ;
; |timeCounter|H1[3]                                                                                                                 ; |timeCounter|H1[3]                                                                                                                 ; pin_out          ;
; |timeCounter|H2[3]                                                                                                                 ; |timeCounter|H2[3]                                                                                                                 ; pin_out          ;
; |timeCounter|H2[2]                                                                                                                 ; |timeCounter|H2[2]                                                                                                                 ; pin_out          ;
; |timeCounter|block24:inst9|ct10:inst6|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cout_actual                        ; |timeCounter|block24:inst9|ct10:inst6|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cout_actual                        ; out0             ;
; |timeCounter|block24:inst9|ct10:inst6|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita2                 ; |timeCounter|block24:inst9|ct10:inst6|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita2~COUT            ; cout             ;
; |timeCounter|block24:inst9|ct10:inst6|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3                 ; |timeCounter|block24:inst9|ct10:inst6|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3                 ; combout          ;
; |timeCounter|block24:inst9|ct10:inst6|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3                 ; |timeCounter|block24:inst9|ct10:inst6|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~COUT            ; cout             ;
; |timeCounter|block24:inst9|ct10:inst6|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[3]               ; |timeCounter|block24:inst9|ct10:inst6|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3]                          ; regout           ;
; |timeCounter|block24:inst9|ct10:inst6|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[2]               ; |timeCounter|block24:inst9|ct10:inst6|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[2]                          ; regout           ;
; |timeCounter|block24:inst9|ct10:inst6|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cmpr_8cc:cmpr2|aneb_result_wire[0] ; |timeCounter|block24:inst9|ct10:inst6|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cmpr_8cc:cmpr2|aneb_result_wire[0] ; out0             ;
; |timeCounter|block24:inst9|ct10:inst6|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cmpr_8cc:cmpr2|data_wire[1]        ; |timeCounter|block24:inst9|ct10:inst6|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cmpr_8cc:cmpr2|data_wire[1]        ; out0             ;
; |timeCounter|block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cout_actual                         ; |timeCounter|block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cout_actual                         ; out0             ;
; |timeCounter|block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3                  ; |timeCounter|block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~COUT             ; cout             ;
; |timeCounter|block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[3]                ; |timeCounter|block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3]                           ; regout           ;
; |timeCounter|block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cmpr_8cc:cmpr2|aneb_result_wire[0]  ; |timeCounter|block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cmpr_8cc:cmpr2|aneb_result_wire[0]  ; out0             ;
; |timeCounter|block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cmpr_8cc:cmpr2|data_wire[1]         ; |timeCounter|block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cmpr_8cc:cmpr2|data_wire[1]         ; out0             ;
; |timeCounter|block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cout_actual                          ; |timeCounter|block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cout_actual                          ; out0             ;
; |timeCounter|block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3                   ; |timeCounter|block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~COUT              ; cout             ;
; |timeCounter|block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[3]                 ; |timeCounter|block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3]                            ; regout           ;
; |timeCounter|block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cmpr_8cc:cmpr2|aneb_result_wire[0]   ; |timeCounter|block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cmpr_8cc:cmpr2|aneb_result_wire[0]   ; out0             ;
; |timeCounter|block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cmpr_8cc:cmpr2|data_wire[1]          ; |timeCounter|block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cmpr_8cc:cmpr2|data_wire[1]          ; out0             ;
; |timeCounter|block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|_~2                                 ; |timeCounter|block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|_~2                                 ; out0             ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                          ; Output Port Name                                                                                                                   ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |timeCounter|H[3]                                                                                                                  ; |timeCounter|H[3]                                                                                                                  ; pin_out          ;
; |timeCounter|en                                                                                                                    ; |timeCounter|en                                                                                                                    ; out              ;
; |timeCounter|H1[3]                                                                                                                 ; |timeCounter|H1[3]                                                                                                                 ; pin_out          ;
; |timeCounter|H2[3]                                                                                                                 ; |timeCounter|H2[3]                                                                                                                 ; pin_out          ;
; |timeCounter|H2[2]                                                                                                                 ; |timeCounter|H2[2]                                                                                                                 ; pin_out          ;
; |timeCounter|block24:inst9|ct10:inst6|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cout_actual                        ; |timeCounter|block24:inst9|ct10:inst6|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cout_actual                        ; out0             ;
; |timeCounter|block24:inst9|ct10:inst6|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita2                 ; |timeCounter|block24:inst9|ct10:inst6|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita2~COUT            ; cout             ;
; |timeCounter|block24:inst9|ct10:inst6|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3                 ; |timeCounter|block24:inst9|ct10:inst6|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3                 ; combout          ;
; |timeCounter|block24:inst9|ct10:inst6|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3                 ; |timeCounter|block24:inst9|ct10:inst6|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~COUT            ; cout             ;
; |timeCounter|block24:inst9|ct10:inst6|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[3]               ; |timeCounter|block24:inst9|ct10:inst6|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3]                          ; regout           ;
; |timeCounter|block24:inst9|ct10:inst6|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[2]               ; |timeCounter|block24:inst9|ct10:inst6|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[2]                          ; regout           ;
; |timeCounter|block24:inst9|ct10:inst6|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cmpr_8cc:cmpr2|aneb_result_wire[0] ; |timeCounter|block24:inst9|ct10:inst6|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cmpr_8cc:cmpr2|aneb_result_wire[0] ; out0             ;
; |timeCounter|block24:inst9|ct10:inst6|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cmpr_8cc:cmpr2|data_wire[1]        ; |timeCounter|block24:inst9|ct10:inst6|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cmpr_8cc:cmpr2|data_wire[1]        ; out0             ;
; |timeCounter|block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cout_actual                         ; |timeCounter|block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cout_actual                         ; out0             ;
; |timeCounter|block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3                  ; |timeCounter|block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~COUT             ; cout             ;
; |timeCounter|block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[3]                ; |timeCounter|block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3]                           ; regout           ;
; |timeCounter|block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cmpr_8cc:cmpr2|aneb_result_wire[0]  ; |timeCounter|block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cmpr_8cc:cmpr2|aneb_result_wire[0]  ; out0             ;
; |timeCounter|block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cmpr_8cc:cmpr2|data_wire[1]         ; |timeCounter|block60:inst8|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cmpr_8cc:cmpr2|data_wire[1]         ; out0             ;
; |timeCounter|block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cout_actual                          ; |timeCounter|block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cout_actual                          ; out0             ;
; |timeCounter|block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3                   ; |timeCounter|block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~COUT              ; cout             ;
; |timeCounter|block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_reg_bit1a[3]                 ; |timeCounter|block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3]                            ; regout           ;
; |timeCounter|block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cmpr_8cc:cmpr2|aneb_result_wire[0]   ; |timeCounter|block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cmpr_8cc:cmpr2|aneb_result_wire[0]   ; out0             ;
; |timeCounter|block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cmpr_8cc:cmpr2|data_wire[1]          ; |timeCounter|block60:inst|ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|cmpr_8cc:cmpr2|data_wire[1]          ; out0             ;
; |timeCounter|block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|_~2                                 ; |timeCounter|block60:inst|ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|_~2                                 ; out0             ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Wed May 31 08:32:29 2023
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off timeCounter -c timeCounter
Info: Using vector source file "G:/mywork/timeCounter/timeCounter.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      83.22 %
Info: Number of transitions in simulation is 1687353
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 152 megabytes
    Info: Processing ended: Wed May 31 08:32:33 2023
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


