Classic Timing Analyzer report for adr
Wed May 09 21:10:01 2018
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                               ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 11.927 ns   ; QJP  ; Y6 ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;    ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C7        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+----------------------------------------------------------+
; tpd                                                      ;
+-------+-------------------+-----------------+-------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To ;
+-------+-------------------+-----------------+-------+----+
; N/A   ; None              ; 11.927 ns       ; QJP   ; Y6 ;
; N/A   ; None              ; 11.837 ns       ; JP    ; Y6 ;
; N/A   ; None              ; 11.470 ns       ; IR6   ; Y6 ;
; N/A   ; None              ; 11.440 ns       ; QJP   ; Y2 ;
; N/A   ; None              ; 11.362 ns       ; UIR8  ; Y0 ;
; N/A   ; None              ; 11.359 ns       ; QJP   ; Y0 ;
; N/A   ; None              ; 11.273 ns       ; JP    ; Y0 ;
; N/A   ; None              ; 11.261 ns       ; QJP   ; Y3 ;
; N/A   ; None              ; 11.212 ns       ; QJP   ; Y5 ;
; N/A   ; None              ; 11.211 ns       ; QJP   ; Y4 ;
; N/A   ; None              ; 11.203 ns       ; QJP   ; Y1 ;
; N/A   ; None              ; 11.171 ns       ; JP    ; Y3 ;
; N/A   ; None              ; 11.122 ns       ; JP    ; Y5 ;
; N/A   ; None              ; 11.121 ns       ; JP    ; Y4 ;
; N/A   ; None              ; 11.111 ns       ; JP    ; Y1 ;
; N/A   ; None              ; 11.042 ns       ; UIR10 ; Y2 ;
; N/A   ; None              ; 11.015 ns       ; IR2   ; Y2 ;
; N/A   ; None              ; 10.981 ns       ; IR1   ; Y1 ;
; N/A   ; None              ; 10.951 ns       ; JP    ; Y2 ;
; N/A   ; None              ; 10.907 ns       ; QJP   ; Y7 ;
; N/A   ; None              ; 10.816 ns       ; IR3   ; Y3 ;
; N/A   ; None              ; 10.816 ns       ; JP    ; Y7 ;
; N/A   ; None              ; 10.693 ns       ; IR7   ; Y7 ;
; N/A   ; None              ; 10.654 ns       ; UIR11 ; Y3 ;
; N/A   ; None              ; 10.624 ns       ; UIR12 ; Y4 ;
; N/A   ; None              ; 10.490 ns       ; IR0   ; Y0 ;
; N/A   ; None              ; 10.312 ns       ; UIR15 ; Y7 ;
; N/A   ; None              ; 10.311 ns       ; UIR9  ; Y1 ;
; N/A   ; None              ; 6.480 ns        ; UIR14 ; Y6 ;
; N/A   ; None              ; 6.144 ns        ; IR5   ; Y5 ;
; N/A   ; None              ; 6.069 ns        ; IR4   ; Y4 ;
; N/A   ; None              ; 5.748 ns        ; UIR13 ; Y5 ;
+-------+-------------------+-----------------+-------+----+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Wed May 09 21:10:01 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off adr -c adr --timing_analysis_only
Info: Longest tpd from source pin "QJP" to destination pin "Y6" is 11.927 ns
    Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_43; Fanout = 8; PIN Node = 'QJP'
    Info: 2: + IC(5.891 ns) + CELL(0.322 ns) = 7.137 ns; Loc. = LCCOMB_X1_Y9_N18; Fanout = 1; COMB Node = 'inst5'
    Info: 3: + IC(1.714 ns) + CELL(3.076 ns) = 11.927 ns; Loc. = PIN_61; Fanout = 0; PIN Node = 'Y6'
    Info: Total cell delay = 4.322 ns ( 36.24 % )
    Info: Total interconnect delay = 7.605 ns ( 63.76 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 177 megabytes
    Info: Processing ended: Wed May 09 21:10:01 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


