#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue May  1 14:53:51 2018
# Process ID: 32170
# Current directory: /home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ofdm_baseband/ofdm_baseband.tmp/Pilot_Insertion_v0_1_project/Pilot_Insertion_v0_1_project.runs/synth_1
# Command line: vivado -log Pilot_Insertion_v0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Pilot_Insertion_v0_1.tcl
# Log file: /home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ofdm_baseband/ofdm_baseband.tmp/Pilot_Insertion_v0_1_project/Pilot_Insertion_v0_1_project.runs/synth_1/Pilot_Insertion_v0_1.vds
# Journal file: /home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ofdm_baseband/ofdm_baseband.tmp/Pilot_Insertion_v0_1_project/Pilot_Insertion_v0_1_project.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Pilot_Insertion_v0_1.tcl -notrace
Command: synth_design -top Pilot_Insertion_v0_1 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32174 
WARNING: [Synth 8-2507] parameter declaration becomes local in Pilot_Insertion_v0_1_S00_AXIS with formal parameter declaration list [/home/alex/vivado/ip_repo/Pilot_Insertion_0.1/hdl/Pilot_Insertion_v0_1_S00_AXIS.v:64]
WARNING: [Synth 8-2507] parameter declaration becomes local in Pilot_Insertion_v0_1_M00_AXIS with formal parameter declaration list [/home/alex/vivado/ip_repo/Pilot_Insertion_0.1/hdl/Pilot_Insertion_v0_1_M00_AXIS.v:78]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1112.770 ; gain = 182.305 ; free physical = 1189 ; free virtual = 8221
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Pilot_Insertion_v0_1' [/home/alex/vivado/ip_repo/Pilot_Insertion_0.1/hdl/Pilot_Insertion_v0_1.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Pilot_Insertion_v0_1_S00_AXI' [/home/alex/vivado/ip_repo/Pilot_Insertion_0.1/hdl/Pilot_Insertion_v0_1_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/alex/vivado/ip_repo/Pilot_Insertion_0.1/hdl/Pilot_Insertion_v0_1_S00_AXI.v:233]
INFO: [Synth 8-226] default block is never used [/home/alex/vivado/ip_repo/Pilot_Insertion_0.1/hdl/Pilot_Insertion_v0_1_S00_AXI.v:374]
INFO: [Synth 8-256] done synthesizing module 'Pilot_Insertion_v0_1_S00_AXI' (1#1) [/home/alex/vivado/ip_repo/Pilot_Insertion_0.1/hdl/Pilot_Insertion_v0_1_S00_AXI.v:4]
INFO: [Synth 8-638] synthesizing module 'Pilot_Insertion_v0_1_S00_AXIS' [/home/alex/vivado/ip_repo/Pilot_Insertion_0.1/hdl/Pilot_Insertion_v0_1_S00_AXIS.v:4]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter NUMBER_OF_INPUT_WORDS bound to: 8 - type: integer 
	Parameter bit_num bound to: 3 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter WRITE_FIFO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'Pilot_Insertion_v0_1_S00_AXIS' (2#1) [/home/alex/vivado/ip_repo/Pilot_Insertion_0.1/hdl/Pilot_Insertion_v0_1_S00_AXIS.v:4]
WARNING: [Synth 8-350] instance 'Pilot_Insertion_v0_1_S00_AXIS_inst' of module 'Pilot_Insertion_v0_1_S00_AXIS' requires 10 connections, but only 8 given [/home/alex/vivado/ip_repo/Pilot_Insertion_0.1/hdl/Pilot_Insertion_v0_1.v:118]
INFO: [Synth 8-638] synthesizing module 'Pilot_Insertion_v0_1_M00_AXIS' [/home/alex/vivado/ip_repo/Pilot_Insertion_0.1/hdl/Pilot_Insertion_v0_1_M00_AXIS.v:4]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
	Parameter NUMBER_OF_OUTPUT_WORDS bound to: 8 - type: integer 
	Parameter WAIT_COUNT_BITS bound to: 5 - type: integer 
	Parameter bit_num bound to: 4 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter INIT_COUNTER bound to: 2'b01 
	Parameter SEND_STREAM bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [/home/alex/vivado/ip_repo/Pilot_Insertion_0.1/hdl/Pilot_Insertion_v0_1_M00_AXIS.v:120]
INFO: [Synth 8-256] done synthesizing module 'Pilot_Insertion_v0_1_M00_AXIS' (3#1) [/home/alex/vivado/ip_repo/Pilot_Insertion_0.1/hdl/Pilot_Insertion_v0_1_M00_AXIS.v:4]
WARNING: [Synth 8-350] instance 'Pilot_Insertion_v0_1_M00_AXIS_inst' of module 'Pilot_Insertion_v0_1_M00_AXIS' requires 11 connections, but only 10 given [/home/alex/vivado/ip_repo/Pilot_Insertion_0.1/hdl/Pilot_Insertion_v0_1.v:135]
INFO: [Synth 8-638] synthesizing module 'Pilot_Top' [/home/alex/vivado/ip_repo/Pilot_Insertion_0.1/hdl/Pilot_Top.v:23]
INFO: [Synth 8-256] done synthesizing module 'Pilot_Top' (4#1) [/home/alex/vivado/ip_repo/Pilot_Insertion_0.1/hdl/Pilot_Top.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'frame_length' does not match port width (13) of module 'Pilot_Top' [/home/alex/vivado/ip_repo/Pilot_Insertion_0.1/hdl/Pilot_Insertion_v0_1.v:161]
WARNING: [Synth 8-689] width (32) of port connection 'pilot_interval' does not match port width (13) of module 'Pilot_Top' [/home/alex/vivado/ip_repo/Pilot_Insertion_0.1/hdl/Pilot_Insertion_v0_1.v:162]
WARNING: [Synth 8-350] instance 'pilot' of module 'Pilot_Top' requires 14 connections, but only 13 given [/home/alex/vivado/ip_repo/Pilot_Insertion_0.1/hdl/Pilot_Insertion_v0_1.v:150]
INFO: [Synth 8-638] synthesizing module 'frame_counter' [/home/alex/vivado/ip_repo/Pilot_Insertion_0.1/hdl/frame_counter.v:23]
INFO: [Synth 8-256] done synthesizing module 'frame_counter' (5#1) [/home/alex/vivado/ip_repo/Pilot_Insertion_0.1/hdl/frame_counter.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'frame_length' does not match port width (13) of module 'frame_counter' [/home/alex/vivado/ip_repo/Pilot_Insertion_0.1/hdl/Pilot_Insertion_v0_1.v:176]
WARNING: [Synth 8-3848] Net error in module/entity Pilot_Insertion_v0_1 does not have driver. [/home/alex/vivado/ip_repo/Pilot_Insertion_0.1/hdl/Pilot_Insertion_v0_1.v:28]
INFO: [Synth 8-256] done synthesizing module 'Pilot_Insertion_v0_1' (6#1) [/home/alex/vivado/ip_repo/Pilot_Insertion_0.1/hdl/Pilot_Insertion_v0_1.v:4]
WARNING: [Synth 8-3331] design Pilot_Insertion_v0_1_M00_AXIS has unconnected port M_AXIS_ACLK
WARNING: [Synth 8-3331] design Pilot_Insertion_v0_1_M00_AXIS has unconnected port M_AXIS_ARESETN
WARNING: [Synth 8-3331] design Pilot_Insertion_v0_1_S00_AXIS has unconnected port S_AXIS_ACLK
WARNING: [Synth 8-3331] design Pilot_Insertion_v0_1_S00_AXIS has unconnected port S_AXIS_ARESETN
WARNING: [Synth 8-3331] design Pilot_Insertion_v0_1_S00_AXIS has unconnected port S_AXIS_TSTRB[3]
WARNING: [Synth 8-3331] design Pilot_Insertion_v0_1_S00_AXIS has unconnected port S_AXIS_TSTRB[2]
WARNING: [Synth 8-3331] design Pilot_Insertion_v0_1_S00_AXIS has unconnected port S_AXIS_TSTRB[1]
WARNING: [Synth 8-3331] design Pilot_Insertion_v0_1_S00_AXIS has unconnected port S_AXIS_TSTRB[0]
WARNING: [Synth 8-3331] design Pilot_Insertion_v0_1_S00_AXIS has unconnected port S_AXIS_TLAST
WARNING: [Synth 8-3331] design Pilot_Insertion_v0_1_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design Pilot_Insertion_v0_1_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design Pilot_Insertion_v0_1_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design Pilot_Insertion_v0_1_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design Pilot_Insertion_v0_1_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design Pilot_Insertion_v0_1_S00_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design Pilot_Insertion_v0_1 has unconnected port error
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1138.020 ; gain = 207.555 ; free physical = 1162 ; free virtual = 8195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1138.020 ; gain = 207.555 ; free physical = 1162 ; free virtual = 8195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1146.023 ; gain = 215.559 ; free physical = 1162 ; free virtual = 8195
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-5546] ROM "pilot_inserted" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "end_frame" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1162.039 ; gain = 231.574 ; free physical = 1147 ; free virtual = 8180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	               13 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Pilot_Insertion_v0_1_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module Pilot_Top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module frame_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "pilot/pilot_inserted" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pilot/frame_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame/end_frame" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design Pilot_Insertion_v0_1 has unconnected port error
WARNING: [Synth 8-3331] design Pilot_Insertion_v0_1 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design Pilot_Insertion_v0_1 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design Pilot_Insertion_v0_1 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design Pilot_Insertion_v0_1 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design Pilot_Insertion_v0_1 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design Pilot_Insertion_v0_1 has unconnected port s00_axi_arprot[0]
WARNING: [Synth 8-3331] design Pilot_Insertion_v0_1 has unconnected port m00_axis_aclk
WARNING: [Synth 8-3331] design Pilot_Insertion_v0_1 has unconnected port m00_axis_aresetn
INFO: [Synth 8-3886] merging instance 'Pilot_Insertion_v0_1_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'Pilot_Insertion_v0_1_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pilot_Insertion_v0_1_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'Pilot_Insertion_v0_1_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'Pilot_Insertion_v0_1_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pilot_Insertion_v0_1_S00_AXI_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (Pilot_Insertion_v0_1_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module Pilot_Insertion_v0_1.
WARNING: [Synth 8-3332] Sequential element (Pilot_Insertion_v0_1_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module Pilot_Insertion_v0_1.
WARNING: [Synth 8-3332] Sequential element (Pilot_Insertion_v0_1_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module Pilot_Insertion_v0_1.
WARNING: [Synth 8-3332] Sequential element (Pilot_Insertion_v0_1_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module Pilot_Insertion_v0_1.
WARNING: [Synth 8-3332] Sequential element (Pilot_Insertion_v0_1_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module Pilot_Insertion_v0_1.
WARNING: [Synth 8-3332] Sequential element (Pilot_Insertion_v0_1_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module Pilot_Insertion_v0_1.
WARNING: [Synth 8-3332] Sequential element (pilot/cnt_frame_reg[12]) is unused and will be removed from module Pilot_Insertion_v0_1.
WARNING: [Synth 8-3332] Sequential element (pilot/cnt_frame_reg[11]) is unused and will be removed from module Pilot_Insertion_v0_1.
WARNING: [Synth 8-3332] Sequential element (pilot/cnt_frame_reg[10]) is unused and will be removed from module Pilot_Insertion_v0_1.
WARNING: [Synth 8-3332] Sequential element (pilot/cnt_frame_reg[9]) is unused and will be removed from module Pilot_Insertion_v0_1.
WARNING: [Synth 8-3332] Sequential element (pilot/cnt_frame_reg[8]) is unused and will be removed from module Pilot_Insertion_v0_1.
WARNING: [Synth 8-3332] Sequential element (pilot/cnt_frame_reg[7]) is unused and will be removed from module Pilot_Insertion_v0_1.
WARNING: [Synth 8-3332] Sequential element (pilot/cnt_frame_reg[6]) is unused and will be removed from module Pilot_Insertion_v0_1.
WARNING: [Synth 8-3332] Sequential element (pilot/cnt_frame_reg[5]) is unused and will be removed from module Pilot_Insertion_v0_1.
WARNING: [Synth 8-3332] Sequential element (pilot/cnt_frame_reg[4]) is unused and will be removed from module Pilot_Insertion_v0_1.
WARNING: [Synth 8-3332] Sequential element (pilot/cnt_frame_reg[3]) is unused and will be removed from module Pilot_Insertion_v0_1.
WARNING: [Synth 8-3332] Sequential element (pilot/cnt_frame_reg[2]) is unused and will be removed from module Pilot_Insertion_v0_1.
WARNING: [Synth 8-3332] Sequential element (pilot/cnt_frame_reg[1]) is unused and will be removed from module Pilot_Insertion_v0_1.
WARNING: [Synth 8-3332] Sequential element (pilot/cnt_frame_reg[0]) is unused and will be removed from module Pilot_Insertion_v0_1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1289.398 ; gain = 358.934 ; free physical = 1013 ; free virtual = 8051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1289.398 ; gain = 358.934 ; free physical = 1013 ; free virtual = 8051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1297.406 ; gain = 366.941 ; free physical = 1013 ; free virtual = 8051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1297.406 ; gain = 366.941 ; free physical = 1013 ; free virtual = 8050
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1297.406 ; gain = 366.941 ; free physical = 1013 ; free virtual = 8050
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1297.406 ; gain = 366.941 ; free physical = 1013 ; free virtual = 8050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1297.406 ; gain = 366.941 ; free physical = 1013 ; free virtual = 8050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1297.406 ; gain = 366.941 ; free physical = 1013 ; free virtual = 8050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1297.406 ; gain = 366.941 ; free physical = 1013 ; free virtual = 8050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    69|
|3     |LUT1   |    72|
|4     |LUT2   |    30|
|5     |LUT3   |   177|
|6     |LUT4   |    44|
|7     |LUT5   |    37|
|8     |LUT6   |    66|
|9     |FDRE   |   196|
|10    |FDSE   |     4|
|11    |IBUF   |    83|
|12    |OBUF   |    79|
|13    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------------+-----------------------------+------+
|      |Instance                            |Module                       |Cells |
+------+------------------------------------+-----------------------------+------+
|1     |top                                 |                             |   860|
|2     |  Pilot_Insertion_v0_1_S00_AXI_inst |Pilot_Insertion_v0_1_S00_AXI |   522|
|3     |  frame                             |frame_counter                |    54|
|4     |  pilot                             |Pilot_Top                    |   109|
+------+------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1297.406 ; gain = 366.941 ; free physical = 1013 ; free virtual = 8050
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 53 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1297.406 ; gain = 264.855 ; free physical = 1013 ; free virtual = 8050
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1297.414 ; gain = 366.949 ; free physical = 1013 ; free virtual = 8050
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 152 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 53 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1447.277 ; gain = 431.309 ; free physical = 951 ; free virtual = 7987
INFO: [Common 17-1381] The checkpoint '/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ofdm_baseband/ofdm_baseband.tmp/Pilot_Insertion_v0_1_project/Pilot_Insertion_v0_1_project.runs/synth_1/Pilot_Insertion_v0_1.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1471.289 ; gain = 0.000 ; free physical = 950 ; free virtual = 7986
INFO: [Common 17-206] Exiting Vivado at Tue May  1 14:54:08 2018...
