$date
  Thu Sep 28 22:55:28 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module boxtest $end
$var reg 4 ! a[3:0] $end
$var reg 7 " segments[6:0] $end
$scope module c0 $end
$var reg 4 # a[3:0] $end
$var reg 7 $ segments[6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0000 !
b0000001 "
b0000 #
b0000001 $
#200000000
b0001 !
b1111001 "
b0001 #
b1111001 $
#400000000
b0010 !
b0100101 "
b0010 #
b0100101 $
#600000000
b0011 !
b0110001 "
b0011 #
b0110001 $
#800000000
b0100 !
b0011001 "
b0100 #
b0011001 $
#1000000000
b0101 !
b0010010 "
b0101 #
b0010010 $
#1200000000
b0110 !
b0000010 "
b0110 #
b0000010 $
#1400000000
b0111 !
b1111000 "
b0111 #
b1111000 $
#1600000000
b1000 !
b0000000 "
b1000 #
b0000000 $
#1800000000
b1001 !
b0010000 "
b1001 #
b0010000 $
#2000000000
b1010 !
b0001000 "
b1010 #
b0001000 $
#2200000000
b1011 !
b0000110 "
b1011 #
b0000110 $
#2400000000
b1100 !
b0100111 "
b1100 #
b0100111 $
#2600000000
b1101 !
b0100001 "
b1101 #
b0100001 $
#2800000000
b1110 !
b0000111 "
b1110 #
b0000111 $
#3000000000
b1111 !
b0001111 "
b1111 #
b0001111 $
