#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7fba98804180 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fba98804300 .scope module, "fifo_tb" "fifo_tb" 3 4;
 .timescale -9 -12;
v0x7fba98817cd0_0 .net "axiod", 1 0, v0x7fba98816e80_0;  1 drivers
v0x7fba98817d80_0 .net "axiov", 0 0, v0x7fba98816f30_0;  1 drivers
v0x7fba98817e10_0 .var "byte_in", 7 0;
v0x7fba98817f00_0 .var "clk", 0 0;
v0x7fba98817fd0_0 .var "rst", 0 0;
v0x7fba988180a0_0 .var "valid_in", 0 0;
S_0x7fba98804480 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 36, 3 36 0, S_0x7fba98804300;
 .timescale -9 -12;
v0x7fba98804640_0 .var/2s "i", 31 0;
S_0x7fba988146f0 .scope module, "uut" "fifo_data_buffer" 3 10, 4 7 0, S_0x7fba98804300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 8 "byte_in";
    .port_info 4 /OUTPUT 1 "axiov";
    .port_info 5 /OUTPUT 2 "axiod";
enum0x7fba97421f40 .enum2/s (32)
   "IDLE" 0,
   "HARDCODED_OUT" 1,
   "DATA_OUT" 2
 ;
v0x7fba98816760_0 .net *"_ivl_0", 31 0, L_0x7fba98818130;  1 drivers
L_0x7fba97563170 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fba98816820_0 .net/2s *"_ivl_18", 31 0, L_0x7fba97563170;  1 drivers
L_0x7fba975631b8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fba988168c0_0 .net/2s *"_ivl_22", 31 0, L_0x7fba975631b8;  1 drivers
L_0x7fba97563200 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fba98816950_0 .net/2s *"_ivl_26", 31 0, L_0x7fba97563200;  1 drivers
L_0x7fba97563008 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fba988169e0_0 .net *"_ivl_3", 19 0, L_0x7fba97563008;  1 drivers
L_0x7fba97563248 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fba98816ab0_0 .net/2s *"_ivl_30", 31 0, L_0x7fba97563248;  1 drivers
L_0x7fba97563290 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fba98816b60_0 .net/2s *"_ivl_34", 31 0, L_0x7fba97563290;  1 drivers
L_0x7fba975632d8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fba98816c10_0 .net/2s *"_ivl_38", 31 0, L_0x7fba975632d8;  1 drivers
L_0x7fba97563050 .functor BUFT 1, C4<00000000000000000000010111011011>, C4<0>, C4<0>, C4<0>;
v0x7fba98816cc0_0 .net/2u *"_ivl_4", 31 0, L_0x7fba97563050;  1 drivers
L_0x7fba97563320 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fba98816dd0_0 .net/2s *"_ivl_42", 31 0, L_0x7fba97563320;  1 drivers
v0x7fba98816e80_0 .var "axiod", 1 0;
v0x7fba98816f30_0 .var "axiov", 0 0;
v0x7fba98816fd0_0 .net "buffer_full", 0 0, L_0x7fba988182a0;  1 drivers
v0x7fba98817070_0 .var "buffer_ready", 0 0;
v0x7fba98817110_0 .net "byte_in", 7 0, v0x7fba98817e10_0;  1 drivers
v0x7fba988171d0_0 .var "byte_out", 7 0;
v0x7fba98817260_0 .net "clk", 0 0, v0x7fba98817f00_0;  1 drivers
v0x7fba988173f0_0 .net "data_out", 7 0, L_0x7fba988184f0;  1 drivers
L_0x7fba975630e0 .functor BUFT 1, C4<111100000000110111011110101011011011111011101111>, C4<0>, C4<0>, C4<0>;
v0x7fba98817480_0 .net "dest_addr", 47 0, L_0x7fba975630e0;  1 drivers
v0x7fba98817510_0 .var "dibit_counter", 2 0;
L_0x7fba97563128 .functor BUFT 1, C4<0000100000000000>, C4<0>, C4<0>, C4<0>;
v0x7fba988175a0_0 .net "ethertype", 15 0, L_0x7fba97563128;  1 drivers
v0x7fba98817630_0 .var "hardcoded", 175 0;
v0x7fba988176c0_0 .var "initial_count", 11 0;
v0x7fba98817770_0 .var "read_counter", 11 0;
v0x7fba98817820_0 .net "rst", 0 0, v0x7fba98817fd0_0;  1 drivers
L_0x7fba97563098 .functor BUFT 1, C4<111100000000110111011110101011011011111011101111>, C4<0>, C4<0>, C4<0>;
v0x7fba988178f0_0 .net "source_addr", 47 0, L_0x7fba97563098;  1 drivers
v0x7fba988179a0_0 .var/2s "state", 31 0;
v0x7fba98817a50_0 .var "transmit_flag", 0 0;
v0x7fba98817af0_0 .net "valid_in", 0 0, v0x7fba988180a0_0;  1 drivers
v0x7fba98817b90_0 .var "write_counter", 11 0;
E_0x7fba98814980 .event edge, v0x7fba98817510_0, v0x7fba98815e40_0;
L_0x7fba98818130 .concat [ 12 20 0 0], v0x7fba98817b90_0, L_0x7fba97563008;
L_0x7fba988182a0 .cmp/eq 32, L_0x7fba98818130, L_0x7fba97563050;
L_0x7fba988185a0 .part v0x7fba98817b90_0, 0, 11;
L_0x7fba988186a0 .part v0x7fba98817770_0, 0, 11;
L_0x7fba988187a0 .part L_0x7fba97563170, 0, 8;
L_0x7fba988188d0 .part L_0x7fba975631b8, 0, 1;
L_0x7fba988189b0 .part L_0x7fba97563200, 0, 1;
L_0x7fba98818b50 .part L_0x7fba97563248, 0, 1;
L_0x7fba98818bf0 .part L_0x7fba97563290, 0, 1;
L_0x7fba98818d40 .part L_0x7fba975632d8, 0, 1;
L_0x7fba98818de0 .part L_0x7fba97563320, 0, 1;
S_0x7fba988149b0 .scope module, "bram_buffer" "xilinx_true_dual_port_read_first_1_clock_ram" 4 33, 5 10 0, S_0x7fba988146f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 11 "addra";
    .port_info 1 /INPUT 11 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "wea";
    .port_info 6 /INPUT 1 "web";
    .port_info 7 /INPUT 1 "ena";
    .port_info 8 /INPUT 1 "enb";
    .port_info 9 /INPUT 1 "rsta";
    .port_info 10 /INPUT 1 "rstb";
    .port_info 11 /INPUT 1 "regcea";
    .port_info 12 /INPUT 1 "regceb";
    .port_info 13 /OUTPUT 8 "douta";
    .port_info 14 /OUTPUT 8 "doutb";
P_0x7fba98814b80 .param/str "INIT_FILE" 0 5 14, "\000";
P_0x7fba98814bc0 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000010111011100>;
P_0x7fba98814c00 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0x7fba98814c40 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v0x7fba98815930 .array "BRAM", 0 1499, 7 0;
v0x7fba988159e0_0 .net "addra", 10 0, L_0x7fba988185a0;  1 drivers
v0x7fba98815a90_0 .net "addrb", 10 0, L_0x7fba988186a0;  1 drivers
v0x7fba98815b50_0 .net "clka", 0 0, v0x7fba98817f00_0;  alias, 1 drivers
v0x7fba98815bf0_0 .net "dina", 7 0, v0x7fba98817e10_0;  alias, 1 drivers
v0x7fba98815ce0_0 .net "dinb", 7 0, L_0x7fba988187a0;  1 drivers
v0x7fba98815d90_0 .net "douta", 7 0, L_0x7fba98818460;  1 drivers
v0x7fba98815e40_0 .net "doutb", 7 0, L_0x7fba988184f0;  alias, 1 drivers
v0x7fba98815ef0_0 .net "ena", 0 0, L_0x7fba98818b50;  1 drivers
v0x7fba98816000_0 .net "enb", 0 0, L_0x7fba98818bf0;  1 drivers
v0x7fba98816090_0 .var "ram_data_a", 7 0;
v0x7fba98816140_0 .var "ram_data_b", 7 0;
v0x7fba988161f0_0 .net "regcea", 0 0, L_0x7fba98818d40;  1 drivers
v0x7fba98816290_0 .net "regceb", 0 0, L_0x7fba98818de0;  1 drivers
v0x7fba98816330_0 .net "rsta", 0 0, v0x7fba98817fd0_0;  alias, 1 drivers
v0x7fba988163d0_0 .net "rstb", 0 0, v0x7fba98817fd0_0;  alias, 1 drivers
v0x7fba98816480_0 .net "wea", 0 0, L_0x7fba988188d0;  1 drivers
v0x7fba98816610_0 .net "web", 0 0, L_0x7fba988189b0;  1 drivers
S_0x7fba98814fe0 .scope function.vec4.u32, "clogb2" "clogb2" 5 98, 5 98 0, S_0x7fba988149b0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x7fba98814fe0
v0x7fba98815270_0 .var/i "depth", 31 0;
TD_fifo_tb.uut.bram_buffer.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0x7fba98815270_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x7fba98815270_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fba98815270_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x7fba98815320 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 5 39, 5 39 0, S_0x7fba988149b0;
 .timescale -9 -12;
v0x7fba988154f0_0 .var/i "ram_index", 31 0;
S_0x7fba988155a0 .scope generate, "output_register" "output_register" 5 66, 5 66 0, S_0x7fba988149b0;
 .timescale -9 -12;
L_0x7fba98818460 .functor BUFZ 8, v0x7fba988157c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fba988184f0 .functor BUFZ 8, v0x7fba98815880_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fba988157c0_0 .var "douta_reg", 7 0;
v0x7fba98815880_0 .var "doutb_reg", 7 0;
E_0x7fba98815780 .event posedge, v0x7fba98815b50_0;
    .scope S_0x7fba98815320;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fba988154f0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x7fba988154f0_0;
    %cmpi/s 1500, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x7fba988154f0_0;
    %store/vec4a v0x7fba98815930, 4, 0;
    %load/vec4 v0x7fba988154f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fba988154f0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_0x7fba988155a0;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fba988157c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fba98815880_0, 0, 8;
    %end;
    .thread T_2, $init;
    .scope S_0x7fba988155a0;
T_3 ;
    %wait E_0x7fba98815780;
    %load/vec4 v0x7fba98816330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fba988157c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fba988161f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x7fba98816090_0;
    %assign/vec4 v0x7fba988157c0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fba988155a0;
T_4 ;
    %wait E_0x7fba98815780;
    %load/vec4 v0x7fba988163d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fba98815880_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fba98816290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x7fba98816140_0;
    %assign/vec4 v0x7fba98815880_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fba988149b0;
T_5 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fba98816090_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fba98816140_0, 0, 8;
    %end;
    .thread T_5, $init;
    .scope S_0x7fba988149b0;
T_6 ;
    %wait E_0x7fba98815780;
    %load/vec4 v0x7fba98815ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x7fba98816480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x7fba98815bf0_0;
    %load/vec4 v0x7fba988159e0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fba98815930, 0, 4;
T_6.2 ;
    %load/vec4 v0x7fba988159e0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fba98815930, 4;
    %assign/vec4 v0x7fba98816090_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fba988149b0;
T_7 ;
    %wait E_0x7fba98815780;
    %load/vec4 v0x7fba98816000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x7fba98816610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x7fba98815ce0_0;
    %load/vec4 v0x7fba98815a90_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fba98815930, 0, 4;
T_7.2 ;
    %load/vec4 v0x7fba98815a90_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fba98815930, 4;
    %assign/vec4 v0x7fba98816140_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fba988146f0;
T_8 ;
Ewait_0 .event/or E_0x7fba98814980, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x7fba98817510_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x7fba988173f0_0;
    %store/vec4 v0x7fba988171d0_0, 0, 8;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fba988146f0;
T_9 ;
    %wait E_0x7fba98815780;
    %load/vec4 v0x7fba98817820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fba988179a0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x7fba98817b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fba98817070_0, 0;
    %pushi/vec4 2863311530, 0, 33;
    %concati/vec4 5592405, 0, 23;
    %concati/vec4 213, 0, 8;
    %load/vec4 v0x7fba98817480_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fba988178f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fba988175a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fba98817630_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7fba98817af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x7fba98817b90_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x7fba98817b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fba98817a50_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x7fba98817af0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fba98817070_0, 0;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %load/vec4 v0x7fba988179a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fba98816f30_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x7fba988176c0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x7fba98817770_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fba98817510_0, 0;
    %load/vec4 v0x7fba98817a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.8, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7fba988179a0_0, 0;
T_9.8 ;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x7fba988179a0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fba98816f30_0, 0;
    %load/vec4 v0x7fba988176c0_0;
    %pad/u 32;
    %cmpi/u 88, 0, 32;
    %jmp/0xz  T_9.12, 5;
    %load/vec4 v0x7fba988176c0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x7fba988176c0_0, 0;
    %load/vec4 v0x7fba98817630_0;
    %parti/s 174, 0, 2;
    %load/vec4 v0x7fba98817630_0;
    %parti/s 2, 174, 9;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fba98817630_0, 0;
    %load/vec4 v0x7fba98817630_0;
    %parti/s 2, 174, 9;
    %assign/vec4 v0x7fba98816e80_0, 0;
    %jmp T_9.13;
T_9.12 ;
    %load/vec4 v0x7fba988176c0_0;
    %pad/u 32;
    %cmpi/e 88, 0, 32;
    %jmp/0xz  T_9.14, 4;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x7fba988176c0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x7fba988179a0_0, 0;
T_9.14 ;
T_9.13 ;
    %jmp T_9.11;
T_9.10 ;
    %load/vec4 v0x7fba988179a0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_9.16, 4;
    %load/vec4 v0x7fba98817770_0;
    %load/vec4 v0x7fba98817b90_0;
    %cmp/u;
    %jmp/0xz  T_9.18, 5;
    %load/vec4 v0x7fba98817510_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_9.20, 5;
    %load/vec4 v0x7fba98817510_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x7fba98817510_0, 0;
    %load/vec4 v0x7fba988171d0_0;
    %parti/s 2, 6, 4;
    %assign/vec4 v0x7fba98816e80_0, 0;
    %load/vec4 v0x7fba988171d0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x7fba988171d0_0;
    %parti/s 2, 6, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fba988171d0_0, 0;
    %jmp T_9.21;
T_9.20 ;
    %load/vec4 v0x7fba98817510_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_9.22, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fba98817510_0, 0;
    %load/vec4 v0x7fba988171d0_0;
    %parti/s 2, 6, 4;
    %assign/vec4 v0x7fba98816e80_0, 0;
    %load/vec4 v0x7fba988171d0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x7fba988171d0_0;
    %parti/s 2, 6, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fba988171d0_0, 0;
    %load/vec4 v0x7fba98817770_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x7fba98817770_0, 0;
T_9.22 ;
T_9.21 ;
    %jmp T_9.19;
T_9.18 ;
    %load/vec4 v0x7fba98817770_0;
    %load/vec4 v0x7fba98817b90_0;
    %cmp/e;
    %jmp/0xz  T_9.24, 4;
    %load/vec4 v0x7fba98817510_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_9.26, 5;
    %load/vec4 v0x7fba98817510_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x7fba98817510_0, 0;
    %load/vec4 v0x7fba988171d0_0;
    %parti/s 2, 6, 4;
    %assign/vec4 v0x7fba98816e80_0, 0;
    %load/vec4 v0x7fba988171d0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x7fba988171d0_0;
    %parti/s 2, 6, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fba988171d0_0, 0;
    %jmp T_9.27;
T_9.26 ;
    %load/vec4 v0x7fba98817510_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_9.28, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fba988179a0_0, 0;
    %load/vec4 v0x7fba988171d0_0;
    %parti/s 2, 6, 4;
    %assign/vec4 v0x7fba98816e80_0, 0;
    %load/vec4 v0x7fba988171d0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x7fba988171d0_0;
    %parti/s 2, 6, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fba988171d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fba98817070_0, 0;
T_9.28 ;
T_9.27 ;
T_9.24 ;
T_9.19 ;
T_9.16 ;
T_9.11 ;
T_9.7 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fba98804300;
T_10 ;
    %delay 10000, 0;
    %load/vec4 v0x7fba98817f00_0;
    %nor/r;
    %store/vec4 v0x7fba98817f00_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fba98804300;
T_11 ;
    %vpi_call/w 3 26 "$dumpfile", "fifo.vcd" {0 0 0};
    %vpi_call/w 3 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fba98804300 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fba98817f00_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fba98817fd0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fba98817fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fba988180a0_0, 0, 1;
    %delay 20000, 0;
    %fork t_1, S_0x7fba98804480;
    %jmp t_0;
    .scope S_0x7fba98804480;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fba98804640_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x7fba98804640_0;
    %cmpi/s 84, 0, 32;
    %jmp/0xz T_11.1, 5;
    %pushi/vec4 210, 0, 8;
    %store/vec4 v0x7fba98817e10_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fba988180a0_0, 0, 1;
    %vpi_call/w 3 39 "$display", "%b           %b        %b       %d", v0x7fba98817d80_0, v0x7fba98817cd0_0, v0x7fba988180a0_0, v0x7fba98817e10_0 {0 0 0};
    %delay 20000, 0;
    %load/vec4 v0x7fba98804640_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7fba98804640_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .scope S_0x7fba98804300;
t_0 %join;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fba988180a0_0, 0, 1;
    %delay 60000, 0;
    %delay 11200000, 0;
    %vpi_call/w 3 46 "$display", "Finishing sim" {0 0 0};
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "sim/ethernet_tb/fifo_tb.sv";
    "src/ethernet_packager/fifo_data_buffer.sv";
    "src/ethernet_packager/xilinx_true_dual_port_read_first_1_clock_ram.v";
