######################################################################

# Created by Encounter(R) RTL Compiler v10.10-s209_1 on Thu Dec 10 21:02:02 -0600 2015

# This file contains the RC script for /designs/triangle

######################################################################

set_attribute -quiet information_level 9 /
set_attribute -quiet hdl_search_path ./ /
set_attribute -quiet input_pragma_keyword {cadence synopsys get2chip g2c} /
set_attribute -quiet gen_module_prefix G2C_DP_ /
set_attribute -quiet optimize_constant_0_flops false /
set_attribute -quiet optimize_constant_1_flops false /
set_attribute -quiet synthesis_off_command translate_off /
set_attribute -quiet synthesis_on_command translate_on /
set_attribute -quiet input_synchro_reset_pragma sync_set_reset /
set_attribute -quiet input_synchro_reset_blk_pragma sync_set_reset_local /
set_attribute -quiet input_asynchro_reset_pragma async_set_reset /
set_attribute -quiet input_asynchro_reset_blk_pragma async_set_reset_local /
set_attribute -quiet script_begin dc_script_begin /
set_attribute -quiet script_end dc_script_end /
set_attribute -quiet use_area_from_lef true /
set_attribute -quiet shrink_factor 1.0 /
set_attribute -quiet lib_search_path ./ /
set_attribute -quiet remove_assigns true /
set_attribute -quiet ple_mode enhanced_physical /
set_attribute -quiet wireload_selection /libraries/tcbn65gpluswc/wireload_selections/WireAreaForZero /
set_attribute -quiet tree_type balanced_tree /libraries/tcbn65gpluswc/operating_conditions/WCCOM
set_attribute -quiet tree_type balanced_tree /libraries/tcbn65gpluswc/operating_conditions/_nominal_
# BEGIN MSV SECTION
# END MSV SECTION
define_clock -name clk -domain domain_1 -period 400.0 -divide_period 1 -rise 1 -divide_rise 10 -fall 1 -divide_fall 10 -design /designs/triangle /designs/triangle/ports_in/clk
define_cost_group -design /designs/triangle -name C2C
define_cost_group -design /designs/triangle -name C2O
define_cost_group -design /designs/triangle -name I2C
define_cost_group -design /designs/triangle -name I2O
define_cost_group -design /designs/triangle -name cg_enable_group_clk
define_cost_group -design /designs/triangle -name clk
external_delay -accumulate -input {0.0 no_value 0.0 no_value} -clock /designs/triangle/timing/clock_domains/domain_1/clk -name create_clock_delay_domain_1_clk_R_0 /designs/triangle/ports_in/clk
set_attribute -quiet clock_network_latency_included true /designs/triangle/timing/external_delays/create_clock_delay_domain_1_clk_R_0
external_delay -accumulate -input {no_value 0.0 no_value 0.0} -clock /designs/triangle/timing/clock_domains/domain_1/clk -edge_fall -name create_clock_delay_domain_1_clk_F_0 /designs/triangle/ports_in/clk
set_attribute -quiet clock_network_latency_included true /designs/triangle/timing/external_delays/create_clock_delay_domain_1_clk_F_0
external_delay -accumulate -input {no_value no_value 1.0 1.0} -clock /designs/triangle/timing/clock_domains/domain_1/clk -name design_mapped.sdc_line_38 /designs/triangle/ports_in/nt
external_delay -accumulate -input {no_value no_value 1.0 1.0} -clock /designs/triangle/timing/clock_domains/domain_1/clk -name design_mapped.sdc_line_39 {{/designs/triangle/ports_in/xi[2]}}
external_delay -accumulate -input {no_value no_value 1.0 1.0} -clock /designs/triangle/timing/clock_domains/domain_1/clk -name design_mapped.sdc_line_40 {{/designs/triangle/ports_in/xi[1]}}
external_delay -accumulate -input {no_value no_value 1.0 1.0} -clock /designs/triangle/timing/clock_domains/domain_1/clk -name design_mapped.sdc_line_41 {{/designs/triangle/ports_in/xi[0]}}
external_delay -accumulate -input {no_value no_value 1.0 1.0} -clock /designs/triangle/timing/clock_domains/domain_1/clk -name design_mapped.sdc_line_42 {{/designs/triangle/ports_in/yi[2]}}
external_delay -accumulate -input {no_value no_value 1.0 1.0} -clock /designs/triangle/timing/clock_domains/domain_1/clk -name design_mapped.sdc_line_43 {{/designs/triangle/ports_in/yi[1]}}
external_delay -accumulate -input {no_value no_value 1.0 1.0} -clock /designs/triangle/timing/clock_domains/domain_1/clk -name design_mapped.sdc_line_44 {{/designs/triangle/ports_in/yi[0]}}
external_delay -accumulate -input {no_value no_value 1.0 1.0} -clock /designs/triangle/timing/clock_domains/domain_1/clk -name design_mapped.sdc_line_45 /designs/triangle/ports_in/reset
path_group -paths [specify_paths -to /designs/triangle/timing/clock_domains/domain_1/clk]  -name clk -group /designs/triangle/timing/cost_groups/clk -user_priority -1047552
path_group -paths [specify_paths -lenient -through {/designs/triangle/instances_hier/RC_CG_HIER_INST0/pins_in/enable /designs/triangle/instances_hier/RC_CG_HIER_INST1/pins_in/enable /designs/triangle/instances_hier/RC_CG_HIER_INST2/pins_in/enable /designs/triangle/instances_hier/RC_CG_HIER_INST3/pins_in/enable /designs/triangle/instances_hier/RC_CG_HIER_INST4/pins_in/enable /designs/triangle/instances_hier/RC_CG_HIER_INST5/pins_in/enable /designs/triangle/instances_hier/RC_CG_HIER_INST6/pins_in/enable /designs/triangle/instances_hier/RC_CG_HIER_INST7/pins_in/enable /designs/triangle/instances_hier/RC_CG_HIER_INST8/pins_in/enable /designs/triangle/instances_hier/RC_CG_HIER_INST9/pins_in/enable /designs/triangle/instances_hier/RC_CG_HIER_INST10/pins_in/enable /designs/triangle/instances_hier/RC_CG_HIER_INST11/pins_in/enable /designs/triangle/instances_hier/RC_CG_HIER_INST12/pins_in/enable /designs/triangle/instances_hier/RC_CG_HIER_INST13/pins_in/enable /designs/triangle/instances_hier/RC_CG_HIER_INST14/pins_in/enable /designs/triangle/instances_hier/RC_CG_HIER_INST15/pins_in/enable /designs/triangle/instances_hier/RC_CG_HIER_INST16/pins_in/enable /designs/triangle/instances_hier/RC_CG_HIER_INST17/pins_in/enable /designs/triangle/instances_hier/RC_CG_HIER_INST18/pins_in/enable /designs/triangle/instances_hier/RC_CG_HIER_INST19/pins_in/enable}]  -name design_mapped.sdc_line_16 -group /designs/triangle/timing/cost_groups/cg_enable_group_clk -user_priority -1044480
set_attribute -quiet sdc_filename_linenumber {{../design_mapped.sdc 16}} /designs/triangle/timing/exceptions/path_groups/design_mapped.sdc_line_16
path_group -paths [specify_paths -from {/designs/triangle/instances_hier/RC_CG_HIER_INST0/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST1/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST10/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST11/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST12/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST13/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST14/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST15/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST16/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST17/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST18/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST19/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST2/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST3/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST4/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST5/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST6/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST7/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST8/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST9/instances_seq/RC_CGIC_INST {/designs/triangle/instances_seq/D0_reg[0]} {/designs/triangle/instances_seq/D0_reg[1]} {/designs/triangle/instances_seq/D0_reg[4]} {/designs/triangle/instances_seq/D0_reg[6]} {/designs/triangle/instances_seq/D1_reg[0]} {/designs/triangle/instances_seq/D1_reg[1]} {/designs/triangle/instances_seq/D1_reg[4]} {/designs/triangle/instances_seq/D1_reg[6]} {/designs/triangle/instances_seq/y_max_reg[0]} {/designs/triangle/instances_seq/AD_reg[2]} {/designs/triangle/instances_seq/AD_reg[3]} {/designs/triangle/instances_seq/AD_reg[4]} {/designs/triangle/instances_seq/AD_reg[5]} {/designs/triangle/instances_seq/AD_reg[6]} {/designs/triangle/instances_seq/BC_reg[3]} {/designs/triangle/instances_seq/BC_reg[4]} {/designs/triangle/instances_seq/BC_reg[5]} {/designs/triangle/instances_seq/BC_reg[6]} {/designs/triangle/instances_seq/RLO_reg[0]} {/designs/triangle/instances_seq/RLO_reg[1]} {/designs/triangle/instances_seq/RLO_reg[2]} {/designs/triangle/instances_seq/RLO_reg[3]} {/designs/triangle/instances_seq/x_reg[0]} {/designs/triangle/instances_seq/xi_ff_reg[2][0]} {/designs/triangle/instances_seq/yi_ff_reg[0][0]} {/designs/triangle/instances_seq/yi_ff_reg[0][1]} {/designs/triangle/instances_seq/yi_ff_reg[0][2]} {/designs/triangle/instances_seq/yi_ff_reg[1][2]} {/designs/triangle/instances_seq/yi_ff_reg[2][0]} {/designs/triangle/instances_seq/yi_ff_reg[2][1]} {/designs/triangle/instances_seq/yi_ff_reg[2][2]} {/designs/triangle/instances_seq/AD_reg[0]} {/designs/triangle/instances_seq/AD_reg[1]} {/designs/triangle/instances_seq/BC_reg[2]} {/designs/triangle/instances_seq/RLO_reg[4]} {/designs/triangle/instances_seq/RLO_reg[5]} {/designs/triangle/instances_seq/RLO_reg[6]} /designs/triangle/instances_seq/check_reg {/designs/triangle/instances_seq/control_reg[1]} {/designs/triangle/instances_seq/control_reg[2]} {/designs/triangle/instances_seq/control_reg[3]} /designs/triangle/instances_seq/good_reg /designs/triangle/instances_seq/inc_x_reg {/designs/triangle/instances_seq/mul_ans_reg[0]} {/designs/triangle/instances_seq/mul_ans_reg[1]} {/designs/triangle/instances_seq/mul_ans_reg[2]} {/designs/triangle/instances_seq/mul_ans_reg[3]} {/designs/triangle/instances_seq/mul_ans_reg[4]} {/designs/triangle/instances_seq/mul_ans_reg[5]} {/designs/triangle/instances_seq/mul_ans_reg[6]} /designs/triangle/instances_seq/mul_en_reg /designs/triangle/instances_seq/po__reg /designs/triangle/instances_seq/po_reg {/designs/triangle/instances_seq/sub_op0_reg[1]} {/designs/triangle/instances_seq/sub_op1_reg[2]} /designs/triangle/instances_seq/top_line_reg {/designs/triangle/instances_seq/x_reg[1]} {/designs/triangle/instances_seq/x_reg[2]} {/designs/triangle/instances_seq/xi_ff_reg[1][1]} {/designs/triangle/instances_seq/xi_ff_reg[2][2]} {/designs/triangle/instances_seq/y_reg[0]} {/designs/triangle/instances_seq/y_reg[1]} {/designs/triangle/instances_seq/y_reg[2]} {/designs/triangle/instances_seq/yi_ff_reg[1][1]} {/designs/triangle/instances_seq/A_reg[0]} {/designs/triangle/instances_seq/A_reg[1]} {/designs/triangle/instances_seq/A_reg[2]} {/designs/triangle/instances_seq/A_reg[3]} {/designs/triangle/instances_seq/A_reg[4]} {/designs/triangle/instances_seq/A_reg[5]} {/designs/triangle/instances_seq/A_reg[6]} {/designs/triangle/instances_seq/BC_reg[0]} {/designs/triangle/instances_seq/BC_reg[1]} {/designs/triangle/instances_seq/B_reg[0]} {/designs/triangle/instances_seq/B_reg[1]} {/designs/triangle/instances_seq/B_reg[2]} {/designs/triangle/instances_seq/B_reg[3]} {/designs/triangle/instances_seq/B_reg[4]} {/designs/triangle/instances_seq/B_reg[5]} {/designs/triangle/instances_seq/B_reg[6]} {/designs/triangle/instances_seq/C0_reg[0]} {/designs/triangle/instances_seq/C0_reg[1]} {/designs/triangle/instances_seq/C0_reg[2]} {/designs/triangle/instances_seq/C0_reg[3]} {/designs/triangle/instances_seq/C0_reg[4]} {/designs/triangle/instances_seq/C0_reg[5]} {/designs/triangle/instances_seq/C0_reg[6]} {/designs/triangle/instances_seq/C1_reg[0]} {/designs/triangle/instances_seq/C1_reg[1]} {/designs/triangle/instances_seq/C1_reg[2]} {/designs/triangle/instances_seq/C1_reg[3]} {/designs/triangle/instances_seq/C1_reg[4]} {/designs/triangle/instances_seq/C1_reg[5]} {/designs/triangle/instances_seq/C1_reg[6]} {/designs/triangle/instances_seq/D0_reg[2]} {/designs/triangle/instances_seq/D0_reg[3]} {/designs/triangle/instances_seq/D0_reg[5]} {/designs/triangle/instances_seq/D1_reg[2]} {/designs/triangle/instances_seq/D1_reg[3]} {/designs/triangle/instances_seq/D1_reg[5]} /designs/triangle/instances_seq/busy_reg {/designs/triangle/instances_seq/mul_op0_reg[0]} {/designs/triangle/instances_seq/mul_op0_reg[1]} {/designs/triangle/instances_seq/mul_op0_reg[2]} {/designs/triangle/instances_seq/mul_op0_reg[3]} {/designs/triangle/instances_seq/mul_op0_reg[4]} {/designs/triangle/instances_seq/mul_op0_reg[5]} {/designs/triangle/instances_seq/mul_op0_reg[6]} {/designs/triangle/instances_seq/mul_op1_reg[0]} {/designs/triangle/instances_seq/mul_op1_reg[1]} {/designs/triangle/instances_seq/mul_op1_reg[2]} {/designs/triangle/instances_seq/mul_op1_reg[3]} {/designs/triangle/instances_seq/mul_op1_reg[4]} {/designs/triangle/instances_seq/mul_op1_reg[5]} {/designs/triangle/instances_seq/mul_op1_reg[6]} {/designs/triangle/instances_seq/sub_ans_reg[0]} {/designs/triangle/instances_seq/sub_ans_reg[1]} {/designs/triangle/instances_seq/sub_ans_reg[2]} {/designs/triangle/instances_seq/sub_ans_reg[3]} {/designs/triangle/instances_seq/sub_ans_reg[4]} {/designs/triangle/instances_seq/sub_ans_reg[5]} {/designs/triangle/instances_seq/sub_ans_reg[6]} /designs/triangle/instances_seq/sub_en_reg {/designs/triangle/instances_seq/sub_op0_reg[0]} {/designs/triangle/instances_seq/sub_op0_reg[2]} {/designs/triangle/instances_seq/sub_op0_reg[3]} {/designs/triangle/instances_seq/sub_op0_reg[4]} {/designs/triangle/instances_seq/sub_op0_reg[5]} {/designs/triangle/instances_seq/sub_op0_reg[6]} {/designs/triangle/instances_seq/sub_op1_reg[0]} {/designs/triangle/instances_seq/sub_op1_reg[1]} {/designs/triangle/instances_seq/sub_op1_reg[3]} {/designs/triangle/instances_seq/sub_op1_reg[4]} {/designs/triangle/instances_seq/sub_op1_reg[5]} {/designs/triangle/instances_seq/sub_op1_reg[6]} {/designs/triangle/instances_seq/x_max_reg[1]} {/designs/triangle/instances_seq/x_max_reg[2]} {/designs/triangle/instances_seq/x_min_reg[0]} {/designs/triangle/instances_seq/x_min_reg[1]} {/designs/triangle/instances_seq/x_min_reg[2]} {/designs/triangle/instances_seq/xi_ff_reg[0][0]} {/designs/triangle/instances_seq/xi_ff_reg[0][1]} {/designs/triangle/instances_seq/xi_ff_reg[1][0]} {/designs/triangle/instances_seq/xi_ff_reg[1][2]} {/designs/triangle/instances_seq/xi_ff_reg[2][1]} {/designs/triangle/instances_seq/xo_reg[0]} {/designs/triangle/instances_seq/xo_reg[1]} {/designs/triangle/instances_seq/xo_reg[2]} {/designs/triangle/instances_seq/y_max_reg[1]} {/designs/triangle/instances_seq/y_max_reg[2]} {/designs/triangle/instances_seq/y_min_reg[0]} {/designs/triangle/instances_seq/y_min_reg[1]} {/designs/triangle/instances_seq/y_min_reg[2]} {/designs/triangle/instances_seq/yi_ff_reg[1][0]} {/designs/triangle/instances_seq/yo_reg[0]} {/designs/triangle/instances_seq/yo_reg[1]} {/designs/triangle/instances_seq/yo_reg[2]} {/designs/triangle/instances_seq/x_max_reg[0]} /designs/triangle/instances_seq/rst_int_reg /designs/triangle/instances_seq/inc_y_reg {/designs/triangle/instances_seq/control_reg[0]} {/designs/triangle/instances_seq/xi_ff_reg[0][2]}} -to {/designs/triangle/instances_hier/RC_CG_HIER_INST0/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST1/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST10/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST11/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST12/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST13/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST14/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST15/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST16/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST17/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST18/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST19/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST2/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST3/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST4/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST5/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST6/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST7/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST8/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST9/instances_seq/RC_CGIC_INST {/designs/triangle/instances_seq/D0_reg[0]} {/designs/triangle/instances_seq/D0_reg[1]} {/designs/triangle/instances_seq/D0_reg[4]} {/designs/triangle/instances_seq/D0_reg[6]} {/designs/triangle/instances_seq/D1_reg[0]} {/designs/triangle/instances_seq/D1_reg[1]} {/designs/triangle/instances_seq/D1_reg[4]} {/designs/triangle/instances_seq/D1_reg[6]} {/designs/triangle/instances_seq/y_max_reg[0]} {/designs/triangle/instances_seq/AD_reg[2]} {/designs/triangle/instances_seq/AD_reg[3]} {/designs/triangle/instances_seq/AD_reg[4]} {/designs/triangle/instances_seq/AD_reg[5]} {/designs/triangle/instances_seq/AD_reg[6]} {/designs/triangle/instances_seq/BC_reg[3]} {/designs/triangle/instances_seq/BC_reg[4]} {/designs/triangle/instances_seq/BC_reg[5]} {/designs/triangle/instances_seq/BC_reg[6]} {/designs/triangle/instances_seq/RLO_reg[0]} {/designs/triangle/instances_seq/RLO_reg[1]} {/designs/triangle/instances_seq/RLO_reg[2]} {/designs/triangle/instances_seq/RLO_reg[3]} {/designs/triangle/instances_seq/x_reg[0]} {/designs/triangle/instances_seq/xi_ff_reg[2][0]} {/designs/triangle/instances_seq/yi_ff_reg[0][0]} {/designs/triangle/instances_seq/yi_ff_reg[0][1]} {/designs/triangle/instances_seq/yi_ff_reg[0][2]} {/designs/triangle/instances_seq/yi_ff_reg[1][2]} {/designs/triangle/instances_seq/yi_ff_reg[2][0]} {/designs/triangle/instances_seq/yi_ff_reg[2][1]} {/designs/triangle/instances_seq/yi_ff_reg[2][2]} {/designs/triangle/instances_seq/AD_reg[0]} {/designs/triangle/instances_seq/AD_reg[1]} {/designs/triangle/instances_seq/BC_reg[2]} {/designs/triangle/instances_seq/RLO_reg[4]} {/designs/triangle/instances_seq/RLO_reg[5]} {/designs/triangle/instances_seq/RLO_reg[6]} /designs/triangle/instances_seq/check_reg {/designs/triangle/instances_seq/control_reg[1]} {/designs/triangle/instances_seq/control_reg[2]} {/designs/triangle/instances_seq/control_reg[3]} /designs/triangle/instances_seq/good_reg /designs/triangle/instances_seq/inc_x_reg {/designs/triangle/instances_seq/mul_ans_reg[0]} {/designs/triangle/instances_seq/mul_ans_reg[1]} {/designs/triangle/instances_seq/mul_ans_reg[2]} {/designs/triangle/instances_seq/mul_ans_reg[3]} {/designs/triangle/instances_seq/mul_ans_reg[4]} {/designs/triangle/instances_seq/mul_ans_reg[5]} {/designs/triangle/instances_seq/mul_ans_reg[6]} /designs/triangle/instances_seq/mul_en_reg /designs/triangle/instances_seq/po__reg /designs/triangle/instances_seq/po_reg {/designs/triangle/instances_seq/sub_op0_reg[1]} {/designs/triangle/instances_seq/sub_op1_reg[2]} /designs/triangle/instances_seq/top_line_reg {/designs/triangle/instances_seq/x_reg[1]} {/designs/triangle/instances_seq/x_reg[2]} {/designs/triangle/instances_seq/xi_ff_reg[1][1]} {/designs/triangle/instances_seq/xi_ff_reg[2][2]} {/designs/triangle/instances_seq/y_reg[0]} {/designs/triangle/instances_seq/y_reg[1]} {/designs/triangle/instances_seq/y_reg[2]} {/designs/triangle/instances_seq/yi_ff_reg[1][1]} {/designs/triangle/instances_seq/A_reg[0]} {/designs/triangle/instances_seq/A_reg[1]} {/designs/triangle/instances_seq/A_reg[2]} {/designs/triangle/instances_seq/A_reg[3]} {/designs/triangle/instances_seq/A_reg[4]} {/designs/triangle/instances_seq/A_reg[5]} {/designs/triangle/instances_seq/A_reg[6]} {/designs/triangle/instances_seq/BC_reg[0]} {/designs/triangle/instances_seq/BC_reg[1]} {/designs/triangle/instances_seq/B_reg[0]} {/designs/triangle/instances_seq/B_reg[1]} {/designs/triangle/instances_seq/B_reg[2]} {/designs/triangle/instances_seq/B_reg[3]} {/designs/triangle/instances_seq/B_reg[4]} {/designs/triangle/instances_seq/B_reg[5]} {/designs/triangle/instances_seq/B_reg[6]} {/designs/triangle/instances_seq/C0_reg[0]} {/designs/triangle/instances_seq/C0_reg[1]} {/designs/triangle/instances_seq/C0_reg[2]} {/designs/triangle/instances_seq/C0_reg[3]} {/designs/triangle/instances_seq/C0_reg[4]} {/designs/triangle/instances_seq/C0_reg[5]} {/designs/triangle/instances_seq/C0_reg[6]} {/designs/triangle/instances_seq/C1_reg[0]} {/designs/triangle/instances_seq/C1_reg[1]} {/designs/triangle/instances_seq/C1_reg[2]} {/designs/triangle/instances_seq/C1_reg[3]} {/designs/triangle/instances_seq/C1_reg[4]} {/designs/triangle/instances_seq/C1_reg[5]} {/designs/triangle/instances_seq/C1_reg[6]} {/designs/triangle/instances_seq/D0_reg[2]} {/designs/triangle/instances_seq/D0_reg[3]} {/designs/triangle/instances_seq/D0_reg[5]} {/designs/triangle/instances_seq/D1_reg[2]} {/designs/triangle/instances_seq/D1_reg[3]} {/designs/triangle/instances_seq/D1_reg[5]} /designs/triangle/instances_seq/busy_reg {/designs/triangle/instances_seq/mul_op0_reg[0]} {/designs/triangle/instances_seq/mul_op0_reg[1]} {/designs/triangle/instances_seq/mul_op0_reg[2]} {/designs/triangle/instances_seq/mul_op0_reg[3]} {/designs/triangle/instances_seq/mul_op0_reg[4]} {/designs/triangle/instances_seq/mul_op0_reg[5]} {/designs/triangle/instances_seq/mul_op0_reg[6]} {/designs/triangle/instances_seq/mul_op1_reg[0]} {/designs/triangle/instances_seq/mul_op1_reg[1]} {/designs/triangle/instances_seq/mul_op1_reg[2]} {/designs/triangle/instances_seq/mul_op1_reg[3]} {/designs/triangle/instances_seq/mul_op1_reg[4]} {/designs/triangle/instances_seq/mul_op1_reg[5]} {/designs/triangle/instances_seq/mul_op1_reg[6]} {/designs/triangle/instances_seq/sub_ans_reg[0]} {/designs/triangle/instances_seq/sub_ans_reg[1]} {/designs/triangle/instances_seq/sub_ans_reg[2]} {/designs/triangle/instances_seq/sub_ans_reg[3]} {/designs/triangle/instances_seq/sub_ans_reg[4]} {/designs/triangle/instances_seq/sub_ans_reg[5]} {/designs/triangle/instances_seq/sub_ans_reg[6]} /designs/triangle/instances_seq/sub_en_reg {/designs/triangle/instances_seq/sub_op0_reg[0]} {/designs/triangle/instances_seq/sub_op0_reg[2]} {/designs/triangle/instances_seq/sub_op0_reg[3]} {/designs/triangle/instances_seq/sub_op0_reg[4]} {/designs/triangle/instances_seq/sub_op0_reg[5]} {/designs/triangle/instances_seq/sub_op0_reg[6]} {/designs/triangle/instances_seq/sub_op1_reg[0]} {/designs/triangle/instances_seq/sub_op1_reg[1]} {/designs/triangle/instances_seq/sub_op1_reg[3]} {/designs/triangle/instances_seq/sub_op1_reg[4]} {/designs/triangle/instances_seq/sub_op1_reg[5]} {/designs/triangle/instances_seq/sub_op1_reg[6]} {/designs/triangle/instances_seq/x_max_reg[1]} {/designs/triangle/instances_seq/x_max_reg[2]} {/designs/triangle/instances_seq/x_min_reg[0]} {/designs/triangle/instances_seq/x_min_reg[1]} {/designs/triangle/instances_seq/x_min_reg[2]} {/designs/triangle/instances_seq/xi_ff_reg[0][0]} {/designs/triangle/instances_seq/xi_ff_reg[0][1]} {/designs/triangle/instances_seq/xi_ff_reg[1][0]} {/designs/triangle/instances_seq/xi_ff_reg[1][2]} {/designs/triangle/instances_seq/xi_ff_reg[2][1]} {/designs/triangle/instances_seq/xo_reg[0]} {/designs/triangle/instances_seq/xo_reg[1]} {/designs/triangle/instances_seq/xo_reg[2]} {/designs/triangle/instances_seq/y_max_reg[1]} {/designs/triangle/instances_seq/y_max_reg[2]} {/designs/triangle/instances_seq/y_min_reg[0]} {/designs/triangle/instances_seq/y_min_reg[1]} {/designs/triangle/instances_seq/y_min_reg[2]} {/designs/triangle/instances_seq/yi_ff_reg[1][0]} {/designs/triangle/instances_seq/yo_reg[0]} {/designs/triangle/instances_seq/yo_reg[1]} {/designs/triangle/instances_seq/yo_reg[2]} {/designs/triangle/instances_seq/x_max_reg[0]} /designs/triangle/instances_seq/rst_int_reg /designs/triangle/instances_seq/inc_y_reg {/designs/triangle/instances_seq/control_reg[0]} {/designs/triangle/instances_seq/xi_ff_reg[0][2]}}]  -name C2C -group /designs/triangle/timing/cost_groups/C2C
path_group -paths [specify_paths -from {/designs/triangle/instances_hier/RC_CG_HIER_INST0/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST1/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST10/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST11/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST12/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST13/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST14/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST15/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST16/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST17/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST18/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST19/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST2/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST3/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST4/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST5/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST6/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST7/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST8/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST9/instances_seq/RC_CGIC_INST {/designs/triangle/instances_seq/D0_reg[0]} {/designs/triangle/instances_seq/D0_reg[1]} {/designs/triangle/instances_seq/D0_reg[4]} {/designs/triangle/instances_seq/D0_reg[6]} {/designs/triangle/instances_seq/D1_reg[0]} {/designs/triangle/instances_seq/D1_reg[1]} {/designs/triangle/instances_seq/D1_reg[4]} {/designs/triangle/instances_seq/D1_reg[6]} {/designs/triangle/instances_seq/y_max_reg[0]} {/designs/triangle/instances_seq/AD_reg[2]} {/designs/triangle/instances_seq/AD_reg[3]} {/designs/triangle/instances_seq/AD_reg[4]} {/designs/triangle/instances_seq/AD_reg[5]} {/designs/triangle/instances_seq/AD_reg[6]} {/designs/triangle/instances_seq/BC_reg[3]} {/designs/triangle/instances_seq/BC_reg[4]} {/designs/triangle/instances_seq/BC_reg[5]} {/designs/triangle/instances_seq/BC_reg[6]} {/designs/triangle/instances_seq/RLO_reg[0]} {/designs/triangle/instances_seq/RLO_reg[1]} {/designs/triangle/instances_seq/RLO_reg[2]} {/designs/triangle/instances_seq/RLO_reg[3]} {/designs/triangle/instances_seq/x_reg[0]} {/designs/triangle/instances_seq/xi_ff_reg[2][0]} {/designs/triangle/instances_seq/yi_ff_reg[0][0]} {/designs/triangle/instances_seq/yi_ff_reg[0][1]} {/designs/triangle/instances_seq/yi_ff_reg[0][2]} {/designs/triangle/instances_seq/yi_ff_reg[1][2]} {/designs/triangle/instances_seq/yi_ff_reg[2][0]} {/designs/triangle/instances_seq/yi_ff_reg[2][1]} {/designs/triangle/instances_seq/yi_ff_reg[2][2]} {/designs/triangle/instances_seq/AD_reg[0]} {/designs/triangle/instances_seq/AD_reg[1]} {/designs/triangle/instances_seq/BC_reg[2]} {/designs/triangle/instances_seq/RLO_reg[4]} {/designs/triangle/instances_seq/RLO_reg[5]} {/designs/triangle/instances_seq/RLO_reg[6]} /designs/triangle/instances_seq/check_reg {/designs/triangle/instances_seq/control_reg[1]} {/designs/triangle/instances_seq/control_reg[2]} {/designs/triangle/instances_seq/control_reg[3]} /designs/triangle/instances_seq/good_reg /designs/triangle/instances_seq/inc_x_reg {/designs/triangle/instances_seq/mul_ans_reg[0]} {/designs/triangle/instances_seq/mul_ans_reg[1]} {/designs/triangle/instances_seq/mul_ans_reg[2]} {/designs/triangle/instances_seq/mul_ans_reg[3]} {/designs/triangle/instances_seq/mul_ans_reg[4]} {/designs/triangle/instances_seq/mul_ans_reg[5]} {/designs/triangle/instances_seq/mul_ans_reg[6]} /designs/triangle/instances_seq/mul_en_reg /designs/triangle/instances_seq/po__reg /designs/triangle/instances_seq/po_reg {/designs/triangle/instances_seq/sub_op0_reg[1]} {/designs/triangle/instances_seq/sub_op1_reg[2]} /designs/triangle/instances_seq/top_line_reg {/designs/triangle/instances_seq/x_reg[1]} {/designs/triangle/instances_seq/x_reg[2]} {/designs/triangle/instances_seq/xi_ff_reg[1][1]} {/designs/triangle/instances_seq/xi_ff_reg[2][2]} {/designs/triangle/instances_seq/y_reg[0]} {/designs/triangle/instances_seq/y_reg[1]} {/designs/triangle/instances_seq/y_reg[2]} {/designs/triangle/instances_seq/yi_ff_reg[1][1]} {/designs/triangle/instances_seq/A_reg[0]} {/designs/triangle/instances_seq/A_reg[1]} {/designs/triangle/instances_seq/A_reg[2]} {/designs/triangle/instances_seq/A_reg[3]} {/designs/triangle/instances_seq/A_reg[4]} {/designs/triangle/instances_seq/A_reg[5]} {/designs/triangle/instances_seq/A_reg[6]} {/designs/triangle/instances_seq/BC_reg[0]} {/designs/triangle/instances_seq/BC_reg[1]} {/designs/triangle/instances_seq/B_reg[0]} {/designs/triangle/instances_seq/B_reg[1]} {/designs/triangle/instances_seq/B_reg[2]} {/designs/triangle/instances_seq/B_reg[3]} {/designs/triangle/instances_seq/B_reg[4]} {/designs/triangle/instances_seq/B_reg[5]} {/designs/triangle/instances_seq/B_reg[6]} {/designs/triangle/instances_seq/C0_reg[0]} {/designs/triangle/instances_seq/C0_reg[1]} {/designs/triangle/instances_seq/C0_reg[2]} {/designs/triangle/instances_seq/C0_reg[3]} {/designs/triangle/instances_seq/C0_reg[4]} {/designs/triangle/instances_seq/C0_reg[5]} {/designs/triangle/instances_seq/C0_reg[6]} {/designs/triangle/instances_seq/C1_reg[0]} {/designs/triangle/instances_seq/C1_reg[1]} {/designs/triangle/instances_seq/C1_reg[2]} {/designs/triangle/instances_seq/C1_reg[3]} {/designs/triangle/instances_seq/C1_reg[4]} {/designs/triangle/instances_seq/C1_reg[5]} {/designs/triangle/instances_seq/C1_reg[6]} {/designs/triangle/instances_seq/D0_reg[2]} {/designs/triangle/instances_seq/D0_reg[3]} {/designs/triangle/instances_seq/D0_reg[5]} {/designs/triangle/instances_seq/D1_reg[2]} {/designs/triangle/instances_seq/D1_reg[3]} {/designs/triangle/instances_seq/D1_reg[5]} /designs/triangle/instances_seq/busy_reg {/designs/triangle/instances_seq/mul_op0_reg[0]} {/designs/triangle/instances_seq/mul_op0_reg[1]} {/designs/triangle/instances_seq/mul_op0_reg[2]} {/designs/triangle/instances_seq/mul_op0_reg[3]} {/designs/triangle/instances_seq/mul_op0_reg[4]} {/designs/triangle/instances_seq/mul_op0_reg[5]} {/designs/triangle/instances_seq/mul_op0_reg[6]} {/designs/triangle/instances_seq/mul_op1_reg[0]} {/designs/triangle/instances_seq/mul_op1_reg[1]} {/designs/triangle/instances_seq/mul_op1_reg[2]} {/designs/triangle/instances_seq/mul_op1_reg[3]} {/designs/triangle/instances_seq/mul_op1_reg[4]} {/designs/triangle/instances_seq/mul_op1_reg[5]} {/designs/triangle/instances_seq/mul_op1_reg[6]} {/designs/triangle/instances_seq/sub_ans_reg[0]} {/designs/triangle/instances_seq/sub_ans_reg[1]} {/designs/triangle/instances_seq/sub_ans_reg[2]} {/designs/triangle/instances_seq/sub_ans_reg[3]} {/designs/triangle/instances_seq/sub_ans_reg[4]} {/designs/triangle/instances_seq/sub_ans_reg[5]} {/designs/triangle/instances_seq/sub_ans_reg[6]} /designs/triangle/instances_seq/sub_en_reg {/designs/triangle/instances_seq/sub_op0_reg[0]} {/designs/triangle/instances_seq/sub_op0_reg[2]} {/designs/triangle/instances_seq/sub_op0_reg[3]} {/designs/triangle/instances_seq/sub_op0_reg[4]} {/designs/triangle/instances_seq/sub_op0_reg[5]} {/designs/triangle/instances_seq/sub_op0_reg[6]} {/designs/triangle/instances_seq/sub_op1_reg[0]} {/designs/triangle/instances_seq/sub_op1_reg[1]} {/designs/triangle/instances_seq/sub_op1_reg[3]} {/designs/triangle/instances_seq/sub_op1_reg[4]} {/designs/triangle/instances_seq/sub_op1_reg[5]} {/designs/triangle/instances_seq/sub_op1_reg[6]} {/designs/triangle/instances_seq/x_max_reg[1]} {/designs/triangle/instances_seq/x_max_reg[2]} {/designs/triangle/instances_seq/x_min_reg[0]} {/designs/triangle/instances_seq/x_min_reg[1]} {/designs/triangle/instances_seq/x_min_reg[2]} {/designs/triangle/instances_seq/xi_ff_reg[0][0]} {/designs/triangle/instances_seq/xi_ff_reg[0][1]} {/designs/triangle/instances_seq/xi_ff_reg[1][0]} {/designs/triangle/instances_seq/xi_ff_reg[1][2]} {/designs/triangle/instances_seq/xi_ff_reg[2][1]} {/designs/triangle/instances_seq/xo_reg[0]} {/designs/triangle/instances_seq/xo_reg[1]} {/designs/triangle/instances_seq/xo_reg[2]} {/designs/triangle/instances_seq/y_max_reg[1]} {/designs/triangle/instances_seq/y_max_reg[2]} {/designs/triangle/instances_seq/y_min_reg[0]} {/designs/triangle/instances_seq/y_min_reg[1]} {/designs/triangle/instances_seq/y_min_reg[2]} {/designs/triangle/instances_seq/yi_ff_reg[1][0]} {/designs/triangle/instances_seq/yo_reg[0]} {/designs/triangle/instances_seq/yo_reg[1]} {/designs/triangle/instances_seq/yo_reg[2]} {/designs/triangle/instances_seq/x_max_reg[0]} /designs/triangle/instances_seq/rst_int_reg /designs/triangle/instances_seq/inc_y_reg {/designs/triangle/instances_seq/control_reg[0]} {/designs/triangle/instances_seq/xi_ff_reg[0][2]}} -to {/designs/triangle/ports_out/busy /designs/triangle/ports_out/po {/designs/triangle/ports_out/xo[2]} {/designs/triangle/ports_out/xo[1]} {/designs/triangle/ports_out/xo[0]} {/designs/triangle/ports_out/yo[2]} {/designs/triangle/ports_out/yo[1]} {/designs/triangle/ports_out/yo[0]}}]  -name C2O -group /designs/triangle/timing/cost_groups/C2O
path_group -paths [specify_paths -from {/designs/triangle/ports_in/clk /designs/triangle/ports_in/reset /designs/triangle/ports_in/nt {/designs/triangle/ports_in/xi[2]} {/designs/triangle/ports_in/xi[1]} {/designs/triangle/ports_in/xi[0]} {/designs/triangle/ports_in/yi[2]} {/designs/triangle/ports_in/yi[1]} {/designs/triangle/ports_in/yi[0]}} -to {/designs/triangle/instances_hier/RC_CG_HIER_INST0/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST1/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST10/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST11/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST12/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST13/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST14/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST15/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST16/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST17/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST18/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST19/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST2/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST3/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST4/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST5/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST6/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST7/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST8/instances_seq/RC_CGIC_INST /designs/triangle/instances_hier/RC_CG_HIER_INST9/instances_seq/RC_CGIC_INST {/designs/triangle/instances_seq/D0_reg[0]} {/designs/triangle/instances_seq/D0_reg[1]} {/designs/triangle/instances_seq/D0_reg[4]} {/designs/triangle/instances_seq/D0_reg[6]} {/designs/triangle/instances_seq/D1_reg[0]} {/designs/triangle/instances_seq/D1_reg[1]} {/designs/triangle/instances_seq/D1_reg[4]} {/designs/triangle/instances_seq/D1_reg[6]} {/designs/triangle/instances_seq/y_max_reg[0]} {/designs/triangle/instances_seq/AD_reg[2]} {/designs/triangle/instances_seq/AD_reg[3]} {/designs/triangle/instances_seq/AD_reg[4]} {/designs/triangle/instances_seq/AD_reg[5]} {/designs/triangle/instances_seq/AD_reg[6]} {/designs/triangle/instances_seq/BC_reg[3]} {/designs/triangle/instances_seq/BC_reg[4]} {/designs/triangle/instances_seq/BC_reg[5]} {/designs/triangle/instances_seq/BC_reg[6]} {/designs/triangle/instances_seq/RLO_reg[0]} {/designs/triangle/instances_seq/RLO_reg[1]} {/designs/triangle/instances_seq/RLO_reg[2]} {/designs/triangle/instances_seq/RLO_reg[3]} {/designs/triangle/instances_seq/x_reg[0]} {/designs/triangle/instances_seq/xi_ff_reg[2][0]} {/designs/triangle/instances_seq/yi_ff_reg[0][0]} {/designs/triangle/instances_seq/yi_ff_reg[0][1]} {/designs/triangle/instances_seq/yi_ff_reg[0][2]} {/designs/triangle/instances_seq/yi_ff_reg[1][2]} {/designs/triangle/instances_seq/yi_ff_reg[2][0]} {/designs/triangle/instances_seq/yi_ff_reg[2][1]} {/designs/triangle/instances_seq/yi_ff_reg[2][2]} {/designs/triangle/instances_seq/AD_reg[0]} {/designs/triangle/instances_seq/AD_reg[1]} {/designs/triangle/instances_seq/BC_reg[2]} {/designs/triangle/instances_seq/RLO_reg[4]} {/designs/triangle/instances_seq/RLO_reg[5]} {/designs/triangle/instances_seq/RLO_reg[6]} /designs/triangle/instances_seq/check_reg {/designs/triangle/instances_seq/control_reg[1]} {/designs/triangle/instances_seq/control_reg[2]} {/designs/triangle/instances_seq/control_reg[3]} /designs/triangle/instances_seq/good_reg /designs/triangle/instances_seq/inc_x_reg {/designs/triangle/instances_seq/mul_ans_reg[0]} {/designs/triangle/instances_seq/mul_ans_reg[1]} {/designs/triangle/instances_seq/mul_ans_reg[2]} {/designs/triangle/instances_seq/mul_ans_reg[3]} {/designs/triangle/instances_seq/mul_ans_reg[4]} {/designs/triangle/instances_seq/mul_ans_reg[5]} {/designs/triangle/instances_seq/mul_ans_reg[6]} /designs/triangle/instances_seq/mul_en_reg /designs/triangle/instances_seq/po__reg /designs/triangle/instances_seq/po_reg {/designs/triangle/instances_seq/sub_op0_reg[1]} {/designs/triangle/instances_seq/sub_op1_reg[2]} /designs/triangle/instances_seq/top_line_reg {/designs/triangle/instances_seq/x_reg[1]} {/designs/triangle/instances_seq/x_reg[2]} {/designs/triangle/instances_seq/xi_ff_reg[1][1]} {/designs/triangle/instances_seq/xi_ff_reg[2][2]} {/designs/triangle/instances_seq/y_reg[0]} {/designs/triangle/instances_seq/y_reg[1]} {/designs/triangle/instances_seq/y_reg[2]} {/designs/triangle/instances_seq/yi_ff_reg[1][1]} {/designs/triangle/instances_seq/A_reg[0]} {/designs/triangle/instances_seq/A_reg[1]} {/designs/triangle/instances_seq/A_reg[2]} {/designs/triangle/instances_seq/A_reg[3]} {/designs/triangle/instances_seq/A_reg[4]} {/designs/triangle/instances_seq/A_reg[5]} {/designs/triangle/instances_seq/A_reg[6]} {/designs/triangle/instances_seq/BC_reg[0]} {/designs/triangle/instances_seq/BC_reg[1]} {/designs/triangle/instances_seq/B_reg[0]} {/designs/triangle/instances_seq/B_reg[1]} {/designs/triangle/instances_seq/B_reg[2]} {/designs/triangle/instances_seq/B_reg[3]} {/designs/triangle/instances_seq/B_reg[4]} {/designs/triangle/instances_seq/B_reg[5]} {/designs/triangle/instances_seq/B_reg[6]} {/designs/triangle/instances_seq/C0_reg[0]} {/designs/triangle/instances_seq/C0_reg[1]} {/designs/triangle/instances_seq/C0_reg[2]} {/designs/triangle/instances_seq/C0_reg[3]} {/designs/triangle/instances_seq/C0_reg[4]} {/designs/triangle/instances_seq/C0_reg[5]} {/designs/triangle/instances_seq/C0_reg[6]} {/designs/triangle/instances_seq/C1_reg[0]} {/designs/triangle/instances_seq/C1_reg[1]} {/designs/triangle/instances_seq/C1_reg[2]} {/designs/triangle/instances_seq/C1_reg[3]} {/designs/triangle/instances_seq/C1_reg[4]} {/designs/triangle/instances_seq/C1_reg[5]} {/designs/triangle/instances_seq/C1_reg[6]} {/designs/triangle/instances_seq/D0_reg[2]} {/designs/triangle/instances_seq/D0_reg[3]} {/designs/triangle/instances_seq/D0_reg[5]} {/designs/triangle/instances_seq/D1_reg[2]} {/designs/triangle/instances_seq/D1_reg[3]} {/designs/triangle/instances_seq/D1_reg[5]} /designs/triangle/instances_seq/busy_reg {/designs/triangle/instances_seq/mul_op0_reg[0]} {/designs/triangle/instances_seq/mul_op0_reg[1]} {/designs/triangle/instances_seq/mul_op0_reg[2]} {/designs/triangle/instances_seq/mul_op0_reg[3]} {/designs/triangle/instances_seq/mul_op0_reg[4]} {/designs/triangle/instances_seq/mul_op0_reg[5]} {/designs/triangle/instances_seq/mul_op0_reg[6]} {/designs/triangle/instances_seq/mul_op1_reg[0]} {/designs/triangle/instances_seq/mul_op1_reg[1]} {/designs/triangle/instances_seq/mul_op1_reg[2]} {/designs/triangle/instances_seq/mul_op1_reg[3]} {/designs/triangle/instances_seq/mul_op1_reg[4]} {/designs/triangle/instances_seq/mul_op1_reg[5]} {/designs/triangle/instances_seq/mul_op1_reg[6]} {/designs/triangle/instances_seq/sub_ans_reg[0]} {/designs/triangle/instances_seq/sub_ans_reg[1]} {/designs/triangle/instances_seq/sub_ans_reg[2]} {/designs/triangle/instances_seq/sub_ans_reg[3]} {/designs/triangle/instances_seq/sub_ans_reg[4]} {/designs/triangle/instances_seq/sub_ans_reg[5]} {/designs/triangle/instances_seq/sub_ans_reg[6]} /designs/triangle/instances_seq/sub_en_reg {/designs/triangle/instances_seq/sub_op0_reg[0]} {/designs/triangle/instances_seq/sub_op0_reg[2]} {/designs/triangle/instances_seq/sub_op0_reg[3]} {/designs/triangle/instances_seq/sub_op0_reg[4]} {/designs/triangle/instances_seq/sub_op0_reg[5]} {/designs/triangle/instances_seq/sub_op0_reg[6]} {/designs/triangle/instances_seq/sub_op1_reg[0]} {/designs/triangle/instances_seq/sub_op1_reg[1]} {/designs/triangle/instances_seq/sub_op1_reg[3]} {/designs/triangle/instances_seq/sub_op1_reg[4]} {/designs/triangle/instances_seq/sub_op1_reg[5]} {/designs/triangle/instances_seq/sub_op1_reg[6]} {/designs/triangle/instances_seq/x_max_reg[1]} {/designs/triangle/instances_seq/x_max_reg[2]} {/designs/triangle/instances_seq/x_min_reg[0]} {/designs/triangle/instances_seq/x_min_reg[1]} {/designs/triangle/instances_seq/x_min_reg[2]} {/designs/triangle/instances_seq/xi_ff_reg[0][0]} {/designs/triangle/instances_seq/xi_ff_reg[0][1]} {/designs/triangle/instances_seq/xi_ff_reg[1][0]} {/designs/triangle/instances_seq/xi_ff_reg[1][2]} {/designs/triangle/instances_seq/xi_ff_reg[2][1]} {/designs/triangle/instances_seq/xo_reg[0]} {/designs/triangle/instances_seq/xo_reg[1]} {/designs/triangle/instances_seq/xo_reg[2]} {/designs/triangle/instances_seq/y_max_reg[1]} {/designs/triangle/instances_seq/y_max_reg[2]} {/designs/triangle/instances_seq/y_min_reg[0]} {/designs/triangle/instances_seq/y_min_reg[1]} {/designs/triangle/instances_seq/y_min_reg[2]} {/designs/triangle/instances_seq/yi_ff_reg[1][0]} {/designs/triangle/instances_seq/yo_reg[0]} {/designs/triangle/instances_seq/yo_reg[1]} {/designs/triangle/instances_seq/yo_reg[2]} {/designs/triangle/instances_seq/x_max_reg[0]} /designs/triangle/instances_seq/rst_int_reg /designs/triangle/instances_seq/inc_y_reg {/designs/triangle/instances_seq/control_reg[0]} {/designs/triangle/instances_seq/xi_ff_reg[0][2]}}]  -name I2C -group /designs/triangle/timing/cost_groups/I2C
path_group -paths [specify_paths -from {/designs/triangle/ports_in/clk /designs/triangle/ports_in/reset /designs/triangle/ports_in/nt {/designs/triangle/ports_in/xi[2]} {/designs/triangle/ports_in/xi[1]} {/designs/triangle/ports_in/xi[0]} {/designs/triangle/ports_in/yi[2]} {/designs/triangle/ports_in/yi[1]} {/designs/triangle/ports_in/yi[0]}} -to {/designs/triangle/ports_out/busy /designs/triangle/ports_out/po {/designs/triangle/ports_out/xo[2]} {/designs/triangle/ports_out/xo[1]} {/designs/triangle/ports_out/xo[0]} {/designs/triangle/ports_out/yo[2]} {/designs/triangle/ports_out/yo[1]} {/designs/triangle/ports_out/yo[0]}}]  -name I2O -group /designs/triangle/timing/cost_groups/I2O
# BEGIN DFT SECTION
set_attribute -quiet dft_scan_style muxed_scan /
set_attribute -quiet dft_scanbit_waveform_analysis false /
# END DFT SECTION
set_attribute -quiet hdl_user_name triangle /designs/triangle
set_attribute -quiet hdl_filelist { {default -v1995 {} {./../design_mapped.v}}} /designs/triangle
set_attribute -quiet ovf_current_verification_directory fv/triangle /designs/triangle
set_attribute -quiet max_leakage_power 10000.0 /designs/triangle
set_attribute -quiet hdl_user_name RC_CG_MOD /designs/triangle/subdesigns/RC_CG_MOD
set_attribute -quiet hdl_user_name RC_CG_MOD_1 /designs/triangle/subdesigns/RC_CG_MOD_1
set_attribute -quiet hdl_user_name RC_CG_MOD_10 /designs/triangle/subdesigns/RC_CG_MOD_10
set_attribute -quiet hdl_user_name RC_CG_MOD_11 /designs/triangle/subdesigns/RC_CG_MOD_11
set_attribute -quiet hdl_user_name RC_CG_MOD_12 /designs/triangle/subdesigns/RC_CG_MOD_12
set_attribute -quiet hdl_user_name RC_CG_MOD_13 /designs/triangle/subdesigns/RC_CG_MOD_13
set_attribute -quiet hdl_user_name RC_CG_MOD_14 /designs/triangle/subdesigns/RC_CG_MOD_14
set_attribute -quiet hdl_user_name RC_CG_MOD_15 /designs/triangle/subdesigns/RC_CG_MOD_15
set_attribute -quiet hdl_user_name RC_CG_MOD_16 /designs/triangle/subdesigns/RC_CG_MOD_16
set_attribute -quiet hdl_user_name RC_CG_MOD_17 /designs/triangle/subdesigns/RC_CG_MOD_17
set_attribute -quiet hdl_user_name RC_CG_MOD_451 /designs/triangle/subdesigns/RC_CG_MOD_451
set_attribute -quiet hdl_user_name RC_CG_MOD_451_1 /designs/triangle/subdesigns/RC_CG_MOD_451_1
set_attribute -quiet hdl_user_name RC_CG_MOD_2 /designs/triangle/subdesigns/RC_CG_MOD_2
set_attribute -quiet hdl_user_name RC_CG_MOD_3 /designs/triangle/subdesigns/RC_CG_MOD_3
set_attribute -quiet hdl_user_name RC_CG_MOD_4 /designs/triangle/subdesigns/RC_CG_MOD_4
set_attribute -quiet hdl_user_name RC_CG_MOD_5 /designs/triangle/subdesigns/RC_CG_MOD_5
set_attribute -quiet hdl_user_name RC_CG_MOD_6 /designs/triangle/subdesigns/RC_CG_MOD_6
set_attribute -quiet hdl_user_name RC_CG_MOD_7 /designs/triangle/subdesigns/RC_CG_MOD_7
set_attribute -quiet hdl_user_name RC_CG_MOD_8 /designs/triangle/subdesigns/RC_CG_MOD_8
set_attribute -quiet hdl_user_name RC_CG_MOD_9 /designs/triangle/subdesigns/RC_CG_MOD_9
set_attribute -quiet hdl_user_name mult_signed /designs/triangle/subdesigns/mult_signed
