library verilog;
use verilog.vl_types.all;
entity find_highest_bit is
    port(
        data_in         : in     vl_logic_vector(15 downto 0);
        times           : out    vl_logic_vector(3 downto 0)
    );
end find_highest_bit;
