#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Oct  8 17:58:06 2024
# Process ID: 2660
# Current directory: C:/Users/Jorge Vasquez/Desktop/ClasesMaestria/CLP/Guia_VHDL/18_Contador_BCD_con_generador_habilitacion/contBCD_gen/contBCD_gen.runs/synth_1
# Command line: vivado.exe -log Eje18_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Eje18_top.tcl
# Log file: C:/Users/Jorge Vasquez/Desktop/ClasesMaestria/CLP/Guia_VHDL/18_Contador_BCD_con_generador_habilitacion/contBCD_gen/contBCD_gen.runs/synth_1/Eje18_top.vds
# Journal file: C:/Users/Jorge Vasquez/Desktop/ClasesMaestria/CLP/Guia_VHDL/18_Contador_BCD_con_generador_habilitacion/contBCD_gen/contBCD_gen.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Eje18_top.tcl -notrace
Command: synth_design -top Eje18_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13172 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 370.559 ; gain = 97.617
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Eje18_top' [C:/Users/Jorge Vasquez/Desktop/ClasesMaestria/CLP/Guia_VHDL/18_Contador_BCD_con_generador_habilitacion/contBCD_gen/contBCD_gen.srcs/sources_1/imports/Fuentes/Eje18_top.vhd:11]
	Parameter N bound to: 125000000 - type: integer 
INFO: [Synth 8-3491] module 'contBCD_gen' declared at 'C:/Users/Jorge Vasquez/Desktop/ClasesMaestria/CLP/Guia_VHDL/18_Contador_BCD_con_generador_habilitacion/contBCD_gen/contBCD_gen.srcs/sources_1/imports/Fuentes/contBCD_gen.vhd:6' bound to instance 'DUT' of component 'contBCD_gen' [C:/Users/Jorge Vasquez/Desktop/ClasesMaestria/CLP/Guia_VHDL/18_Contador_BCD_con_generador_habilitacion/contBCD_gen/contBCD_gen.srcs/sources_1/imports/Fuentes/Eje18_top.vhd:27]
INFO: [Synth 8-638] synthesizing module 'contBCD_gen' [C:/Users/Jorge Vasquez/Desktop/ClasesMaestria/CLP/Guia_VHDL/18_Contador_BCD_con_generador_habilitacion/contBCD_gen/contBCD_gen.srcs/sources_1/imports/Fuentes/contBCD_gen.vhd:19]
	Parameter N bound to: 125000000 - type: integer 
	Parameter N bound to: 125000000 - type: integer 
INFO: [Synth 8-3491] module 'genEna' declared at 'C:/Users/Jorge Vasquez/Desktop/ClasesMaestria/CLP/Guia_VHDL/18_Contador_BCD_con_generador_habilitacion/contBCD_gen/contBCD_gen.srcs/sources_1/imports/Fuentes/genEna.vhd:4' bound to instance 'inst_gen_ena' of component 'genEna' [C:/Users/Jorge Vasquez/Desktop/ClasesMaestria/CLP/Guia_VHDL/18_Contador_BCD_con_generador_habilitacion/contBCD_gen/contBCD_gen.srcs/sources_1/imports/Fuentes/contBCD_gen.vhd:49]
INFO: [Synth 8-638] synthesizing module 'genEna' [C:/Users/Jorge Vasquez/Desktop/ClasesMaestria/CLP/Guia_VHDL/18_Contador_BCD_con_generador_habilitacion/contBCD_gen/contBCD_gen.srcs/sources_1/imports/Fuentes/genEna.vhd:16]
	Parameter N bound to: 125000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'genEna' (1#1) [C:/Users/Jorge Vasquez/Desktop/ClasesMaestria/CLP/Guia_VHDL/18_Contador_BCD_con_generador_habilitacion/contBCD_gen/contBCD_gen.srcs/sources_1/imports/Fuentes/genEna.vhd:16]
INFO: [Synth 8-3491] module 'contBCD_com' declared at 'C:/Users/Jorge Vasquez/Desktop/ClasesMaestria/CLP/Guia_VHDL/18_Contador_BCD_con_generador_habilitacion/contBCD_gen/contBCD_gen.srcs/sources_1/imports/Fuentes/contBCD_com.vhd:5' bound to instance 'inst_contBCD' of component 'contBCD_com' [C:/Users/Jorge Vasquez/Desktop/ClasesMaestria/CLP/Guia_VHDL/18_Contador_BCD_con_generador_habilitacion/contBCD_gen/contBCD_gen.srcs/sources_1/imports/Fuentes/contBCD_gen.vhd:60]
INFO: [Synth 8-638] synthesizing module 'contBCD_com' [C:/Users/Jorge Vasquez/Desktop/ClasesMaestria/CLP/Guia_VHDL/18_Contador_BCD_con_generador_habilitacion/contBCD_gen/contBCD_gen.srcs/sources_1/imports/Fuentes/contBCD_com.vhd:14]
WARNING: [Synth 8-614] signal 'salReg' is read in the process but is not in the sensitivity list [C:/Users/Jorge Vasquez/Desktop/ClasesMaestria/CLP/Guia_VHDL/18_Contador_BCD_con_generador_habilitacion/contBCD_gen/contBCD_gen.srcs/sources_1/imports/Fuentes/contBCD_com.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'contBCD_com' (2#1) [C:/Users/Jorge Vasquez/Desktop/ClasesMaestria/CLP/Guia_VHDL/18_Contador_BCD_con_generador_habilitacion/contBCD_gen/contBCD_gen.srcs/sources_1/imports/Fuentes/contBCD_com.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'contBCD_gen' (3#1) [C:/Users/Jorge Vasquez/Desktop/ClasesMaestria/CLP/Guia_VHDL/18_Contador_BCD_con_generador_habilitacion/contBCD_gen/contBCD_gen.srcs/sources_1/imports/Fuentes/contBCD_gen.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'Eje18_top' (4#1) [C:/Users/Jorge Vasquez/Desktop/ClasesMaestria/CLP/Guia_VHDL/18_Contador_BCD_con_generador_habilitacion/contBCD_gen/contBCD_gen.srcs/sources_1/imports/Fuentes/Eje18_top.vhd:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 425.801 ; gain = 152.859
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 425.801 ; gain = 152.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 425.801 ; gain = 152.859
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Jorge Vasquez/Desktop/ClasesMaestria/CLP/Guia_VHDL/18_Contador_BCD_con_generador_habilitacion/contBCD_gen/contBCD_gen.srcs/constrs_1/imports/Fuentes/Arty-Z7-10-Master.xdc]
Finished Parsing XDC File [C:/Users/Jorge Vasquez/Desktop/ClasesMaestria/CLP/Guia_VHDL/18_Contador_BCD_con_generador_habilitacion/contBCD_gen/contBCD_gen.srcs/constrs_1/imports/Fuentes/Arty-Z7-10-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Jorge Vasquez/Desktop/ClasesMaestria/CLP/Guia_VHDL/18_Contador_BCD_con_generador_habilitacion/contBCD_gen/contBCD_gen.srcs/constrs_1/imports/Fuentes/Arty-Z7-10-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Eje18_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Eje18_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 736.473 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 736.473 ; gain = 463.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 736.473 ; gain = 463.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 736.473 ; gain = 463.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 736.473 ; gain = 463.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module genEna 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module contBCD_com 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 736.473 ; gain = 463.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:56 . Memory (MB): peak = 754.422 ; gain = 481.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:56 . Memory (MB): peak = 754.570 ; gain = 481.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:00:56 . Memory (MB): peak = 764.371 ; gain = 491.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:57 . Memory (MB): peak = 764.371 ; gain = 491.430
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:00:57 . Memory (MB): peak = 764.371 ; gain = 491.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:00:57 . Memory (MB): peak = 764.371 ; gain = 491.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:00:57 . Memory (MB): peak = 764.371 ; gain = 491.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:00:57 . Memory (MB): peak = 764.371 ; gain = 491.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:00:57 . Memory (MB): peak = 764.371 ; gain = 491.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    14|
|3     |LUT1   |     2|
|4     |LUT2   |     1|
|5     |LUT3   |     1|
|6     |LUT4   |     3|
|7     |LUT5   |     1|
|8     |LUT6   |    10|
|9     |FDRE   |    32|
|10    |IBUF   |     3|
|11    |OBUF   |     4|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+------------+------+
|      |Instance         |Module      |Cells |
+------+-----------------+------------+------+
|1     |top              |            |    72|
|2     |  DUT            |contBCD_gen |    64|
|3     |    inst_contBCD |contBCD_com |     8|
|4     |    inst_gen_ena |genEna      |    56|
+------+-----------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:00:57 . Memory (MB): peak = 764.371 ; gain = 491.430
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:43 . Memory (MB): peak = 764.371 ; gain = 180.758
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:00:58 . Memory (MB): peak = 764.371 ; gain = 491.430
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:01:02 . Memory (MB): peak = 772.344 ; gain = 512.055
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jorge Vasquez/Desktop/ClasesMaestria/CLP/Guia_VHDL/18_Contador_BCD_con_generador_habilitacion/contBCD_gen/contBCD_gen.runs/synth_1/Eje18_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Eje18_top_utilization_synth.rpt -pb Eje18_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 772.344 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Oct  8 17:59:20 2024...
