Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 04:30:46 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_147_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.418ns  (required time - arrival time)
  Source:                 Delay1No22_instance/Y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.414ns  (logic 1.056ns (30.931%)  route 2.358ns (69.069%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 6.131 - 4.000 ) 
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.600ns (routing 0.564ns, distribution 1.036ns)
  Clock Net Delay (Destination): 1.390ns (routing 0.516ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BC10                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     1.007    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  clk_IBUF_BUFG_inst/O
    X5Y6 (CLOCK_ROOT)    net (fo=75767, routed)       1.600     2.635    Delay1No22_instance/clk_IBUF_BUFG
    SLICE_X147Y355       FDCE                                         r  Delay1No22_instance/Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y355       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.714 r  Delay1No22_instance/Y_reg[0]/Q
                         net (fo=5, routed)           0.722     3.436    Delay1No22_instance/Q[0]
    SLICE_X155Y366       LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     3.560 r  Delay1No22_instance/geqOp_carry_i_16__7/O
                         net (fo=1, routed)           0.009     3.569    Sum10_1_impl_instance/FPAddSubOp_instance/S[0]
    SLICE_X155Y366       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.759 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.785    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X155Y367       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.800 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.826    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X155Y368       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.878 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.208     4.086    Delay1No23_instance/CO[0]
    SLICE_X155Y370       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.066     4.152 f  Delay1No23_instance/shiftedFracY_d1[12]_i_4__7/O
                         net (fo=3, routed)           0.170     4.322    Delay1No22_instance/Y_reg[23]_0[0]
    SLICE_X155Y370       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     4.468 f  Delay1No22_instance/shiftedFracY_d1[32]_i_9__7/O
                         net (fo=3, routed)           0.093     4.561    Delay1No22_instance/shiftedFracY_d1[32]_i_9__7_n_0
    SLICE_X155Y369       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     4.684 r  Delay1No22_instance/shiftedFracY_d1[45]_i_4__7/O
                         net (fo=31, routed)          0.448     5.132    Delay1No23_instance/Y_reg[23]_0
    SLICE_X154Y362       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123     5.255 r  Delay1No23_instance/shiftedFracY_d1[7]_i_2__7/O
                         net (fo=4, routed)           0.297     5.552    Delay1No23_instance/shiftedFracY_d1_reg[38][6]
    SLICE_X155Y364       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     5.602 r  Delay1No23_instance/shiftedFracY_d1[31]_i_3__7/O
                         net (fo=2, routed)           0.293     5.895    Delay1No22_instance/Y_reg[26]_0[8]
    SLICE_X154Y362       LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.088     5.983 r  Delay1No22_instance/shiftedFracY_d1[15]_i_1__7/O
                         net (fo=1, routed)           0.066     6.049    Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY[4]
    SLICE_X154Y362       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BC10                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.408     4.408 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.408    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.408 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.309     4.717    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.741 r  clk_IBUF_BUFG_inst/O
    X5Y6 (CLOCK_ROOT)    net (fo=75767, routed)       1.390     6.131    Sum10_1_impl_instance/FPAddSubOp_instance/clk
    SLICE_X154Y362       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[15]/C
                         clock pessimism              0.346     6.477    
                         clock uncertainty           -0.035     6.442    
    SLICE_X154Y362       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     6.467    Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[15]
  -------------------------------------------------------------------
                         required time                          6.467    
                         arrival time                          -6.049    
  -------------------------------------------------------------------
                         slack                                  0.418    




