 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Thu Nov 11 00:18:33 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: row1_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_write_data_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  row1_reg[1]/CK (DFF_X1)                               0.0000     0.0000 r
  row1_reg[1]/Q (DFF_X1)                                0.6158     0.6158 f
  U669/ZN (XNOR2_X2)                                    0.2735     0.8893 f
  U668/ZN (XNOR2_X2)                                    0.3062     1.1955 f
  U667/ZN (XNOR2_X2)                                    0.2620     1.4575 f
  U670/ZN (NAND3_X2)                                    0.2306     1.6881 r
  U717/ZN (NAND2_X2)                                    0.0734     1.7615 f
  U649/ZN (NAND3_X2)                                    0.1437     1.9052 r
  U647/ZN (NAND2_X2)                                    0.0666     1.9719 f
  U646/ZN (INV_X2)                                      0.0682     2.0401 r
  U650/ZN (NAND2_X2)                                    0.0455     2.0856 f
  dut_sram_write_data_reg[0]/D (DFF_X2)                 0.0000     2.0856 f
  data arrival time                                                2.0856

  clock clk (rise edge)                                 2.4300     2.4300
  clock network delay (ideal)                           0.0000     2.4300
  clock uncertainty                                    -0.0500     2.3800
  dut_sram_write_data_reg[0]/CK (DFF_X2)                0.0000     2.3800 r
  library setup time                                   -0.2929     2.0871
  data required time                                               2.0871
  --------------------------------------------------------------------------
  data required time                                               2.0871
  data arrival time                                               -2.0856
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0015


1
