Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Wed Oct 21 20:37:38 2015

All signals are completely routed.

WARNING:ParHelpers:361 - There are 4 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   Switch<12>_IBUF
   Switch<13>_IBUF
   Switch<14>_IBUF
   Switch<15>_IBUF


