// Seed: 3288345684
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = 1'h0 == 1'b0 ? -1 : 1'b0 & id_2 == 1;
  assign module_1.id_4 = 0;
  wire id_4;
endmodule
module module_1 #(
    parameter id_0 = 32'd50
) (
    input  uwire _id_0,
    output wor   id_1,
    output wor   id_2,
    output logic id_3,
    output wand  id_4
);
  wire [id_0  -  1  |  id_0  |  -1 : 1] id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
  always @(id_6 == -1 or posedge 1) id_3 <= -1;
endmodule
