id,sha,author,date,issue,message,file,content
0,64a995bf445d86b74eb0f375624ffc85682eadfe,"ong, Yang A <yang.a.hong@intel.com>", 2021-01-13 14:39:34 +0000, , merge branch github_develop github_master,,
1,433d2f386a57c503546114af14271d3c6df7582e,ang Xiang W <xiang.w.wang@intel.com>, 2020-12-21 10:11:22 +0000, , bump version number release,,
2,76066b9ef21959d6ca88634af1960624d2badb79,ang Xiang W <xiang.w.wang@intel.com>, 2020-12-21 10:09:43 +0000, , changelog update 5.4.0 release,,
3,66dc6491975c71d57eec2f87898343cfd6cf13b7,"hang, Harry <harry.chang@intel.com>", 2020-12-27 12:04:55 +0000, , fix klocwork scan issue,,
4,d1ea4c762ae18dd3e5c74a3554b06de33fea29cc,ang Xiang W <xiang.w.wang@intel.com>, 2020-12-01 10:50:13 -0500,270, chimera fix return value handling fix github issue 270,,
5,2945c9bd203b584b64bf71dc28bbf6c5947c3d60,ang Xiang W <xiang.w.wang@intel.com>, 2020-04-24 11:51:34 -0400, , limex exception handling avx512,,
6,20e69f6ad85e4100849ec92d350f786ad99db7a8,"hang, Harry <harry.chang@intel.com>", 2020-12-02 05:13:23 +0000,284, logical combination use hs_misc_free instead free fix github issue 284,,
7,845ea5c9e3a4183848156b61c7d2fe3400f649ec,"ong, Yang A <yang.a.hong@intel.com>", 2020-12-01 08:41:59 +0000, , example add cmake enabling option build_examples,,
8,b16c6200eee96b7440aeb24d5ff9e1cf014f838c,iotr Skamruk <piotr.skamruk@gmail.com>, 2020-08-12 17:30:11 +0200, , dev reference fix minor typo doc,,
9,1a43a6321873cf50fb9eedd7ee3831adf9e491be,alt Stoneburner <wls@wwco.com>, 2020-05-18 13:15:34 -0400,242, fixed several typo fixed spelling regular interpretation grammar improve readability fix github issue 242,,
10,04d3be487d7c67e2b99a37cc0e4eb94f2c1b85dc,ang Xiang W <xiang.w.wang@intel.com>, 2020-11-19 14:25:21 +0000, , adjust sensitive term,,
11,5eab583df55af1f11debd7e73a01bb52485fffdd,ang Xiang W <xiang.w.wang@intel.com>, 2020-09-10 09:55:12 +0000, , limex add fast nfa check,,
12,ddc247516c6e502956fb4c18224875cd6162fa98,"hang, Harry <harry.chang@intel.com>", 2020-10-21 12:30:04 +0000, , discard have_avx512vbmi check sheng mcsheng compile time,,
13,5326b3e6887672bc3967a4cbe8aabe7fe8d7f0bf,"hang, Harry <harry.chang@intel.com>", 2020-10-21 05:14:53 +0000, , add cpu feature target info avx512vbmi,,
14,0102f03c9c6514b959220eb292e54db6a96d6bf6,"hu,Wenjun <wenjun.zhu@intel.com>", 2020-09-08 14:59:33 +0000, , mcsheng64 extend state based mcsheng,,
15,f06e19e6cb4c520f4daa8597fd339375c979e641,"ong, Yang A <yang.a.hong@intel.com>", 2020-10-20 20:34:50 +0000, , lookaround add 64x8 64x16 shufti model add mask64 model expand entry quantity,,
16,00b697bb3ba7bcc0d566f98d9b05a301cc2a46aa,"hang, Harry <harry.chang@intel.com>", 2020-02-25 13:35:09 +0800, , avx512vbmi fat teddy,,
17,007117146c64675852bfdb026fd2f90471064e31,"hang, Harry <harry.chang@intel.com>", 2020-09-19 05:00:13 +0000, , fix check self loop scc,,
18,1bd99d93189e00ecedd5fa36aba4f5f8006d34c3,"hang, Harry <harry.chang@intel.com>", 2020-08-26 05:39:10 +0000, , fix cmake error icx release mode,,
19,0c4c149433fdc2acd3b740a558f926b85872f583,"hang, Harry <harry.chang@intel.com>", 2020-09-01 07:04:04 +0000, , fix sheng64 dump compile issue clang,,
20,d8dc1ad685c7446b2b191f5825cf3d16ab92175a,"hang, Harry <harry.chang@intel.com>", 2020-08-31 13:27:22 +0000, , fix sheng64 compile issue clang debug_output mode skx,,
21,27ab2e086d7980a622205c69b85522517450aad4,"hang, Harry <harry.chang@intel.com>", 2020-07-10 13:26:17 +0000, , sheng64 state byte shuffle based dfa,,
22,cf06d552f81dc22cd62c29610e3311c26f6123d4,"hang, Harry <harry.chang@intel.com>", 2020-07-20 06:36:53 +0000, , sheng32 compile priority sheng mcsheng sheng32,,
23,33cef1205096f3074f8f8cea82a4aae86e45dd06,"hang, Harry <harry.chang@intel.com>", 2018-11-01 16:33:58 +0800, , sheng32 state byte shuffle based dfa,,
24,15f0ccd1b8274015d0b532a01397e8de25650d39,"ong, Yang A <yang.a.hong@intel.com>", 2020-06-18 09:48:52 +0000, , dfa use sherman economically,,
25,475ad00f53a45389594f1573d65713f5d0fcf6df,ang Xiang W <xiang.w.wang@intel.com>, 2020-04-30 07:37:55 -0400, , hsbench add csv dump support,,
26,c00683d73916e39f01b0d418f686c8b5c379159c,"ong, Yang A <yang.a.hong@intel.com>", 2020-05-25 14:30:57 +0000, , merge branch github_develop github_master,,
27,c758cdfb07b3569020bc91a7579e7e5e31f00c21,"ong, Yang A <yang.a.hong@intel.com>", 2020-05-08 14:34:28 +0000, , bump version number release,,
28,016457d5552b30a6b72541b61addc3c186742097,"ong, Yang A <yang.a.hong@intel.com>", 2020-05-19 09:49:19 +0000, , changelog update 5.3.0 release,,
29,f1db5b71d87f1478abba452c4e3908730bbf830c,"ong, Yang A <yang.a.hong@intel.com>", 2020-05-25 14:22:18 +0000, , tool fuzz add test script synthetic pattern generation,,
30,4d33736a5cdffb3f2c760d4c77e319b4fdf0f3fb,"ong, Yang A <yang.a.hong@intel.com>", 2020-05-18 20:08:20 +0000,239, gcc fix hyperscan compile issue fix github issue 239,,
31,765b8f9fb94dc831f3190222594ce04a486ded80,"ong, Yang A <yang.a.hong@intel.com>", 2020-05-13 16:37:57 +0000,237, literal api remove flag support fix github issue 237,,
32,88a18dcf980e9c8496041a6010fc25f6548188ae,"ong, Yang A <yang.a.hong@intel.com>", 2020-04-28 10:15:40 +0000, , add avx512 support vermicelli model,,
33,ec68facfaa26c926a2a3a4fef6a04600a40c4a18,"ong, Yang A <yang.a.hong@intel.com>", 2020-04-28 10:14:55 +0000, , hsbench add hyphen support option,,
34,3ff54f68e4a57c156eadb2d2d351ba64e01e6c13,"ong, Yang A <yang.a.hong@intel.com>", 2020-04-20 13:05:37 +0000, , add hyperscan version marcro public header,,
35,e665e959a0fff4e5a9112b0fb3ec0c05f27edf10,"hang, Harry <harry.chang@intel.com>", 2020-04-14 15:56:31 +0800, , revert avx2 fat teddy instead avx512 reinforced fat teddy,,
36,43204dda4885eec3da1e0e10fdf58714a201305b,"hang, Harry <harry.chang@intel.com>", 2019-11-05 21:19:38 +0800, , avx512vbmi teddy,,
37,55f336751d5a5925c82f78802291ea3cc03beb6b,ederico G. Schwindt <fgsch@lodoss.net>, 2020-03-20 11:44:18 +0000, , fix undefined behaviour use stat opendir fix 228 correct error message,,
38,a742a5fb8b6984fa911db07a52f2aa58dd238430,etr VanÄk <pv@excello.cz>, 2020-02-06 11:28:34 +0100, , fix typo cmakelists.txt signed petr vanä excello.cz,,
39,22991f2da1bd849cb19ca363e8956f3a151231f2,"ong, Yang A <yang.a.hong@intel.com>", 2020-04-16 12:16:14 +0000, , update description eliminate ambiguity,,
40,8344395bfd28a1b479f3a08ddbd0f2c2d43876e5,"ong, Yang A <yang.a.hong@intel.com>", 2020-04-14 09:36:46 +0000,205, avoid crash fix github issue 205,,
41,934473f4061d99c13ce89feb3fa59fb1d23553b9,ang Xiang W <xiang.w.wang@intel.com>, 2020-04-08 11:26:05 -0400, , hscollider fix utf8 check pattern,,
42,7c4490cfc9dbee7e95c9d80c54be57e91f63cd67,ang Xiang W <xiang.w.wang@intel.com>, 2020-04-03 12:08:10 -0400, , smallwrite add report dedupe check,,
43,411317639baacd39b92649d6b8720b4595f96897,ang Xiang W <xiang.w.wang@intel.com>, 2020-03-18 09:36:51 -0400, , limex fix acceleration path analysis,,
44,f658c4e149ae9bfe259b55397e2b294f6bf60687,ang Xiang W <xiang.w.wang@intel.com>, 2020-03-06 03:24:07 -0500,221, noodle avoid extra convert instruction fix github issue 221,,
45,cbf04d615d8b1dad5bbaa8deba28ebc5750dc063,ang Xiang W <xiang.w.wang@intel.com>, 2020-02-17 04:41:36 -0500,217, gcc fix cmake parsing cpu architecture non english locale fix github issue 217,,
46,954719597b960540af21ae650b780ac12dfc6a0c,an Xiao <xiaonan830818@gmail.com>, 2020-01-07 09:52:46 +0800, , processing vlan packet pcapcorpus.py signed nan xiao xiaonan830818 gmail.com,,
47,6f6e2744df560b7c5dda5b30eccf7c8b8a7636e0,"ong, Yang A <yang.a.hong@intel.com>", 2020-01-06 15:32:37 +0000, , cyclic redundancy change dfs termination condition successor cyclic vertex,,
48,17de350599b984f22f78728ac4d615445472b78c,mitry Yakovenko <jakovenko-dm@yandex.ru>, 2020-01-12 00:35:37 +0300, , fix platform compatibility check,,
49,7b406c647cb6e8f65659539aec145453dd1b9d91,lip111 <flip101@gmail.com>, 2019-11-29 15:59:42 +0100, , update compilation.rst fixed two spelling mistake,,
50,3ca360275552e26905b9edd3464a676506ff8501,avel Shlyak <shlyak-pavel2011@ya.ru>, 2019-08-19 00:50:03 +0300, , tiny cleanup,,
51,edb3f8c51e0b75d9927868b3f5dec39b64dbc26d,rank Wessels <fwessels@xs4all.nl>, 2019-08-01 13:47:54 -0700, , fix small typo,,
52,d79973efb1fcf5ed338122882c1f896829767fb6,"ong, Yang A <yang.a.hong@intel.com>", 2019-10-30 15:23:56 +0000, , merge branch github_develop github_master,,
53,a15927a401ab7d39434b30dd9592836b70e53c9f,"ong, Yang A <yang.a.hong@intel.com>", 2019-10-14 13:02:26 +0000, , bump version number release,,
54,c0b9b61e9789ec64bc7d11d4437433aaf0de45c5,"ong, Yang A <yang.a.hong@intel.com>", 2019-10-14 12:56:01 +0000, , changelog update 5.2.1 release,,
55,e811a8dbb8679b048313e0b67bdf5a15dae81f51,"ong, Yang A <yang.a.hong@intel.com>", 2019-08-22 21:54:54 +0800,186, tool fix compile issue release_build code fix github issue 186,,
56,52e19cb61c82ab130ffd6f4a6557d7301b2ba595,"ang, Xiang W <xiang.w.wang@intel.com>", 2019-09-05 08:16:08 -0400, , gcc disable redundant move check older compiler version,,
57,bc80eef39f493439a48be34b71693a91f6fbdada,"hang, Harry <harry.chang@intel.com>", 2019-08-23 10:50:22 +0800, , doc change pure negative logical combination support,,
58,4cebdaa435f1f52e96450e066937b3835b9b7047,"hang, Harry <harry.chang@intel.com>", 2019-08-13 14:56:02 +0800, , merge branch develop master,,
59,ae8c8ee1c85ab3df4fb515ba52f3942c4ab55926,"ong, Yang A <yang.a.hong@intel.com>", 2019-07-12 23:01:00 +0800, , bump version number release,,
60,fb42be1539b72f0ed5adac2975026d0d7e59e586,"ong, Yang A <yang.a.hong@intel.com>", 2019-07-12 22:55:44 +0800, , changelog update 5.2.0 release,,
61,e395cd3166cbe935fa17faa8cac9730b012f066a,obby Martin <bobbymartin2@gmail.com>, 2019-03-27 09:52:00 -0700, , add window dll support avx2 flag removed currently,,
62,49592833a7c507f06385a4b6b2ec343c05eaf8f8,"ang, Xiang W <xiang.w.wang@intel.com>", 2019-07-09 20:18:42 -0400,174, scratch fix scratch free issue memory allocation fails fix github issue 174,,
63,177537313a00569b86cab8d5edd3823c61c9d487,"ang, Xiang W <xiang.w.wang@intel.com>", 2019-07-02 23:37:21 -0400, , chimera disable single match flag checking hyperscan support,,
64,435cd23823b0fb6721b4f88bce49ba2a0f5037a7,"ong, Yang A <yang.a.hong@intel.com>", 2019-07-17 23:45:59 +0800, , literal api update dev reference,,
65,23e5f06594c8ecb6951e1de4b531af8a1c29a3cd,"ong, Yang A <yang.a.hong@intel.com>", 2019-07-18 00:29:27 +0800, , add new literal api pure literal expression design compile time api hs_compile_lit handle pure literal pattern set corresponding option literal added hyperscan testing suite extended parameter part flag supported api,,
66,8bfbf07f75411924626910970de89405ce2a9605,"hang, Harry <harry.chang@intel.com>", 2019-06-20 08:59:18 +0800, , free stream unless hs_close_stream return success unit hyperscan,,
67,4b1927c03847a8efafa25bc49adf1fe9fc78c401,"hang, Harry <harry.chang@intel.com>", 2019-03-31 11:16:50 +0800, , logical combination add purely negative match eod unit test ,,
68,fdc3c290b668ce7a639515c4a844c1244d602570,"hang, Harry <harry.chang@intel.com>", 2019-06-07 11:38:37 +0800, , logical combination add streaming mode unit test,,
69,64ea43ea39d4b0396942e06702377a0cb079350a,"hang, Harry <harry.chang@intel.com>", 2019-06-06 15:12:24 +0800,165, logical combination avoid corruption pending combination report streaming mode fix github issue 165,,
70,1f4c10a58d94d73b32bf5b7c9682329c7c1755cf,"hang, Harry <harry.chang@intel.com>", 2019-03-27 15:19:14 +0800, , logical combination support eod match purely negative case,,
71,7ea4e06275f0178461ac8417c5f12233f3064023,arlo Marcelo Arenas BelÃ³n <carenas@gmail.com>, 2019-06-03 15:32:38 -0700, , tool hscollider ftbs alpine linux alpine musl instead glibc therefore backtrace part libc posix mandate _exit defined unistd.h used included together execinfo.h backtrace detected therefore happened build fine linux freebsd using libexecinfo system port since macro already defined test unistd.h use instead decouple dependency code could built even backtrace provided expected also openbsd,,
72,f28feee57d3e7525450aab042d6c6f12f9bead7d,arlo Marcelo Arenas BelÃ³n <carenas@gmail.com>, 2019-05-30 11:31:29 -0700, , unit avoid making integer literal explicitally unsigned reported cppcheck unit internal uniform_ops.cpp error shifting signed bit value bit undefined behaviour unit internal uniform_ops.cpp 109 error shifting signed bit value bit undefined behaviour unit internal uniform_ops.cpp 127 error shifting signed bit value bit undefined behaviour unit internal uniform_ops.cpp 145 error shifting signed bit value bit undefined behaviour,,
73,92edc37c1f1cc509ce65cfc50bb41014aa0ba044,ostafa Nazari <rxdelta@gmail.com>, 2019-05-08 09:42:48 +0430,155, bugfix fix numerical result range error fix error errno fix numerical result range error issue http github.com intel hyperscan issue 155,,
74,5a1b02bc10547dbb8f0e5c0fccb7373fa55d0979,errick Lyndon Pallas <derrick@argosylabs.com>, 2019-04-22 21:13:52 +0000,148, fix uninitialized use scatter_unit_ux due padding non packed structure placed std vector later content vector memcpy crc space taken compiler zero struct padding gcc8.2 least mean crc based uninitialized memory since expected byte memcpy zero place std vector found valgrind q.v issue 148,,
75,e15954a4bd02641b80f3e5cb9c71d8d80effd001,errick Lyndon Pallas <derrick@argosylabs.com>, 2019-04-22 20:19:14 +0000, , avoid array bound error debug fortify enabled code cause gcc error due bound error following set d_glibcxx_debug  solution copy via iterator,,
76,356c0ab3d4a47010d5decf4242b9d1b72f73bbbd,errick Lyndon Pallas <derrick@argosylabs.com>, 2019-04-19 21:36:19 +0000, , dispatcher return correct function type ifunc resolver,,
77,7729ade0fa291cedb3cbbebb3bafcb9fb8ece81b,ang Xiang W <xiang.w.wang@intel.com>, 2019-04-10 10:59:51 -0400, , merge branch develop master,,
78,aea440a30007fc3ec339f432ddeebf911d9fcba3,"ang, Xiang W <xiang.w.wang@intel.com>", 2019-04-10 06:43:07 -0400, , bump version number release,,
79,933847e1d314ffb24353b44a73191ccd22708445,"ang, Xiang W <xiang.w.wang@intel.com>", 2019-04-03 06:22:20 -0400, , changelog update 5.1.1 release,,
80,224b16cd2ff5365c76fc0845451a051d956eb3ec,"ong, Yang A <yang.a.hong@intel.com>", 2019-04-02 23:36:03 +0800, , unit check fix rose instr program dead loop,,
81,11f13c2c8afabeeb8c3fa0436ff150cf280c085d,oot <xi.chen@dbappsecurity.com.cn>, 2019-03-28 11:21:00 +0800,144, cmake 144 using gnuinstalldirs variable instead hard coding .pc.in,,
82,bc37072d5b553516dfb5720abcfb5eea91e85eb7,"ong, Yang A <yang.a.hong@intel.com>", 2019-03-25 21:19:13 +0800,141, rose add necessary instruction program avoid dead loop fix github issue 141,,
83,56e4d5a2c6863f0e4a2291984c5aa4987be1996d,"ang, Xiang W <xiang.w.wang@intel.com>", 2019-03-31 11:19:48 -0400, , runtime mark scratch unused scratch reference,,
84,28786eb269888fdf850340a60e941ae3d0ee1d24,"ang, Xiang W <xiang.w.wang@intel.com>", 2019-03-27 11:38:48 -0400, , rose extend handling unexpected logical combination program,,
85,6dc9bed3107f38be95b73ed17c3373db87a8a745,"ang, Xiang W <xiang.w.wang@intel.com>", 2019-03-25 12:30:07 -0400, , rose add handling unexpected program,,
86,f0bde3721eaedba663da04aa5b6d8cbeb0b3a20c,"ang, Xiang W <xiang.w.wang@intel.com>", 2019-03-26 06:19:03 -0400,137, build avoid file path impact fat runtime build fix github issue 137,,
87,5c8f06e4c89ff6ee58ef11035de7feb7b628153b,"ang, Xiang W <xiang.w.wang@intel.com>", 2019-03-25 06:02:39 -0400,136, gcc fix cmake parsing cpu architecture gcc add known option section march cause regex replace failure cmake file fix github issue 136,,
88,90cd1863d64135323cae44606c6eff5fc76a1532,"hang, Harry <harry.chang@intel.com>", 2019-01-30 10:22:48 +0800, , merge branch develop master,,
89,f9c78376d910eae93e9c23ae44f4304874425762,"hang, Harry <harry.chang@intel.com>", 2019-01-17 15:47:30 +0800, , bump version number release,,
90,d4df39972866afdeaa9e299a3ab7e2536a8eb5a5,"hang, Harry <harry.chang@intel.com>", 2019-01-03 14:58:53 +0800, , changelog update 5.1.0 release,,
91,b0c0d9cd929ac82d2d087ee24cfa5e3317c7af29,"ang, Xiang W <xiang.w.wang@intel.com>", 2019-01-29 04:45:51 -0500, , unit check return value malloc,,
92,eda1871f86759f0b73e9e076d9b203f0e5a4593b,"ang, Xiang W <xiang.w.wang@intel.com>", 2019-01-21 03:48:36 -0500, , chimera fix scratch space handling shared scratch use case,,
93,229f3d508014dcbd5ccc7d471a9a0de299e03a76,"ang, Xiang W <xiang.w.wang@intel.com>", 2019-01-08 06:45:31 -0500, , tool add catch exception,,
94,b5a8644b1f52a7d3cb0143b28bfe69654a64035f,"ong, Yang A <yang.a.hong@intel.com>", 2019-01-18 00:20:06 +0800, , mcclellan fix dump issue wide state case,,
95,f68723a6061483a0a242cb3a6f65c3b259f9e669,"ong, Yang A <yang.a.hong@intel.com>", 2019-01-09 06:00:55 +0800, , literal matching separate path pure literal pattern,,
96,63e7d89fccb25748fca9463618eb25cf3027fa0d,"ang, Xiang W <xiang.w.wang@intel.com>", 2018-12-25 23:19:51 -0500,127, build avoid pcre error hscollider using installed pcre package fix github issue 127,,
97,9ab674b18ecadb988a3b8d0e6b5db34d35d2a5a8,"hang, Harry <harry.chang@intel.com>", 2018-12-25 13:49:29 +0800, , fix dead loop win10 release bin,,
98,5ad56093f892094fa637c0e96be1a6fdeede5329,"ang, Xiang W <xiang.w.wang@intel.com>", 2018-12-24 01:32:02 -0500, , hscollider fix back inserter error window,,
99,ff9636e0229970b8830dc5239a3f20b39f177b42,"ang, Xiang W <xiang.w.wang@intel.com>", 2018-12-24 00:45:59 -0500, , rose disable switch optimization window,,
100,35060958e40178f54daf7117c846da4c4921de8f,"ang, Xiang W <xiang.w.wang@intel.com>", 2018-12-23 21:37:30 -0500, , doc fix github repo address,,
101,805a550a0aa5b137eb989558d7969cc2964954d6,"ong, Yang A <yang.a.hong@intel.com>", 2018-12-24 04:49:47 +0800, , mcclellan wide state fix sanitisers accept state construction,,
102,6f3a0a323eca78f7be3b37045443bd474bcd8333,"ang, Xiang W <xiang.w.wang@intel.com>", 2018-12-21 21:46:04 -0500, , silence clang warning unused variable,,
103,922fe2ab20bf2d1e1b5ef6a21340a4658317a1bb,uangqing Chen <guangqing.chen@intel.com>, 2018-12-04 05:25:52 +0800, , rose optimize switch case label value,,
104,f13cbd692ee658a6e619e41b115bb2aaee7f5eda,"hang, Harry <harry.chang@intel.com>", 2018-12-20 15:28:07 +0800, , update pcre version 8.42 8.41 also compatible,,
105,c06d5e1c148bbc3b4fc8ab47f903b8e1de0dcc1a,"ong, Yang A <yang.a.hong@intel.com>", 2018-12-19 17:49:09 +0800, , dfa state compression bit wide sherman exist,,
106,c7c411975015cfdb6de04cfb00b1b7b9b4687507,"ang, Xiang W <xiang.w.wang@intel.com>", 2018-12-02 22:31:44 -0500, , chimera silence gcc exception catch warning,,
107,acffc9d36c4f6eccff22dc3eeb2e7ec122d0ae58,"hang, Harry <harry.chang@intel.com>", 2018-10-31 11:00:11 +0800, , jenkins 1424 fixed error miss report logical combination vacuous input,,
108,62dfd48d5319ff56eda3f8a78323fd9b63912991,"hang, Harry <harry.chang@intel.com>", 2018-08-08 14:44:01 +0800, , jenkins 1080 fixed error reporting logical combination match type moving flush_comb behind hs_close_stream hs_reset_stream,,
109,8a0e4f82498f4c9adecdabda8a0719655120d3ff,"ang, Xiang W <xiang.w.wang@intel.com>", 2018-09-26 06:52:40 -0400, , use std distance explicitly avoid ambiguity boost,,
110,2060dd3a9cbce95a7c3cee8950c9ab0fb6024748,"ang, Xiang W <xiang.w.wang@intel.com>", 2018-07-09 12:45:44 -0400, , merge branch develop master,,
111,da4a2bd82860386ba936f0152511f3b02a63587d,"ang, Xiang W <xiang.w.wang@intel.com>", 2018-07-09 11:15:22 -0400, , bump version number release,,
112,f9d72aeb87ad2d089c074e0365436ca22822739e,"hang, Harry <harry.chang@intel.com>", 2018-07-09 15:18:10 +0800, , changelog update 5.0.0 release,,
113,746d1eafe5cb26df6c920c6ad09a35d9173c8c99,"ang, Xiang W <xiang.w.wang@intel.com>", 2018-06-27 10:21:50 -0400, , chimera update dev reference,,
114,c8ec0d0ec27d73fde3cb0cebb23cbbeac02ca6cf,"ang, Xiang W <xiang.w.wang@intel.com>", 2018-07-09 08:26:22 -0400, , chimera add pkgconfig install file,,
115,1ad2f8760ca5b4046639847849aee70ed91e975e,"u, Qi <qi1.lu@intel.com>", 2018-07-06 11:06:55 -0400, , window porting update doc,,
116,5a0885d235fe27eb9fcf7495a0163e2b557f75b0,"u, Qi <qi1.lu@intel.com>", 2018-05-08 12:05:44 -0400, , window porting port hyperscan chimera tool window,,
117,bf87f8c003fdbd0e56d955358c40e16f64446b8d,"ang, Xiang W <xiang.w.wang@intel.com>", 2018-03-09 03:52:12 -0500, , chimera hybrid hyperscan pcre,,
118,8a1c497f44a383886ce621322901d7d18cc94b46,"hang, Harry <harry.chang@intel.com>", 2018-06-22 18:15:21 +0800, , logical combination pattern,,
119,5895b8da259f69b865a6c178bbc29d4b24e6a476,"ang, Xiang W <xiang.w.wang@intel.com>", 2018-06-05 06:27:13 -0400,86, build enable hscollider installed pcre package fix github issue,,
120,08b00f6149b8506d66430a6be98d7873da9ed6fc,"ang, Xiang W <xiang.w.wang@intel.com>", 2018-04-17 23:26:04 -0400, , hscollider fix input length utf8 check,,
121,f877f14641d2627c51cab90f71546cfdc9f0edf6,ustin Viiret <justin.viiret@intel.com>, 2017-12-20 13:01:12 +1100, , ue2_graph direct property_graph defn,,
122,a1d4eec116332ac9b928c4f99381965e2c4053ea,ustin Viiret <justin.viiret@intel.com>, 2017-12-14 14:05:05 +1100, , nfagraph remove ng_undirected.h,,
123,3c776b25c3766a3154c7c5e62b3bf0c82e6a52c2,ustin Viiret <justin.viiret@intel.com>, 2017-12-14 13:49:45 +1100, , ng_repeat use,,
124,c7c90c7ab79def5fbf3eddf5289c6e00dcac8013,ustin Viiret <justin.viiret@intel.com>, 2017-12-13 10:15:21 +1100, , adapt bidi graph undirected introduces adaptor like bgl reverse_graph present undirected view bidirectional graph initially used,,
125,16076ed4a3b68e9c1eb499c7e66b4fced7035a55,ustin Viiret <justin.viiret@intel.com>, 2018-01-29 11:15:29 +1100, , mcsheng debug format string fix,,
126,25adf3f5125b43b2e3f42955510b44801126470c,ustin Viiret <justin.viiret@intel.com>, 2018-01-18 15:53:13 +1100, , sheng fix reportcurrent eod flag eod reportcurrent nfa api function sheng unused moment causing problem earlier,,
127,e65479dae52b8d809c15d9600208bc0269d7f65d,ustin Viiret <justin.viiret@intel.com>, 2018-01-18 11:24:00 +1100, , ,,
128,ce7cfbde82c8e5a7a842146b3c99631775a20ff1,ustin Viiret <justin.viiret@intel.com>, 2018-01-18 10:41:43 +1100, , misc doc typo fix small cleanup,,
129,ea9d1f69fbcbdb621057b0059bf22bfa738802b8,ustin Viiret <justin.viiret@intel.com>, 2018-01-17 10:59:58 +1100, , rose_build_add remove unused max_adj param used support different value max_adj since always zero remove,,
130,08bf909e2b23f6bb092a1098e951a36945f0a659,ustin Viiret <justin.viiret@intel.com>, 2017-06-06 14:37:18 +1000, , ng_violet make calcsplitratio operation faster implement count_reachable malloc happy way improving compile performance add count function small_color_map,,
131,cadc7028b1203041cac2a7f2a1649a93814e668e,ustin Viiret <justin.viiret@intel.com>, 2018-01-16 14:56:04 +1100, , ng_width turn min width check assert,,
132,6f81516bce7f1d8e1ac39e8d07a58232c855a109,iang Wang <xiang.w.wang@intel.com>, 2018-02-04 20:13:49 -0500, , migrated 01.org hyperscan hyperscan.io,,
133,582fd3014ccd652b2c9251cd48c5e968465f2c8c,atthew Barr <matthew.barr@intel.com>, 2018-01-24 10:06:50 +1100, , bump version number release,,
134,f0b08d3cf7020ce68359cdb82bc451348ef65084,atthew Barr <matthew.barr@intel.com>, 2018-01-24 10:05:09 +1100, , changelog update 4.7.0 release,,
135,b77c1ef4110f074e3b282dcfb1868062cd32f8a3,ustin Viiret <justin.viiret@intel.com>, 2018-01-23 13:56:22 +1100, , doc describe tool hscheck hscollider hsdump,,
136,efd76cb5c5eac1529ba09456fd6cbcd947bb938d,ustin Viiret <justin.viiret@intel.com>, 2018-01-22 10:40:37 +1100, , doc dev guide avoid goudy old style font,,
137,2e3c676194e2529485b756b5e5a45f73b14e90fd,ustin Viiret <justin.viiret@intel.com>, 2018-01-22 10:29:05 +1100, , doc update copyright date 2018,,
138,277ee016a50f4b19a110d69cc8c3501fc29cd694,atthew Barr <matthew.barr@intel.com>, 2018-01-19 15:20:39 +1100, , pcre explode pcre missing,,
139,905a67375a9e5ca145adc5f9915561dc74f11b73,lex Coyte <a.coyte@intel.com>, 2018-01-10 13:38:20 +1100, , hscollider example test case,,
140,934d6f2dad3eb54e414ebd37b373604ab5414783,atthew Barr <matthew.barr@intel.com>, 2017-12-11 16:05:32 +1100, , cmake support minsizerel config,,
141,50ea83cb26cb31c5ed2c2fae9b9cf049dca3039f,atthew Barr <matthew.barr@intel.com>, 2017-12-11 16:02:26 +1100,78, move cpuid check inline fat runtime function resolution chance plt might initialised time call cpuid check function moving inline mean plt worry fix,,
142,3da5fc7cf334330e17f346bdb32a13a17cd81588,lex Coyte <a.coyte@intel.com>, 2017-12-12 11:41:43 +1100, , hscollider allow conversion filecorpora unique_ptr corpus,,
143,720ec745c1bf303905d8becdc4a5dae3e2881fc8,ustin Viiret <justin.viiret@intel.com>, 2017-12-07 14:07:48 +1100, , hscheck tool test regex compilation hscheck accepts file regular expression form regex flag test whether compiled hyperscan reporting error compilation fails,,
144,1330265cede3f6da51e023cb3975125a3e816d2f,lex Coyte <a.coyte@intel.com>, 2017-12-12 09:29:20 +1100, , hscollider tool testing hyperscan match behaviour pcre,,
145,fae8d2112769f6b785b9cdfb98ebd74da1b404ea,lex Coyte <a.coyte@intel.com>, 2017-11-20 13:25:38 +1100, , introduce hsdump development tool producing information compilation tool intended assist hyperscan developer development debugging providing insight generated bytecode,,
146,090632f61a4809086841832b596dad9ec105c4f2,atthew Barr <matthew.barr@intel.com>, 2017-11-15 09:13:44 +1100, , ext param consistent depth check,,
147,1450dc99934e3f6baa669e870f8af53c071cbfdd,ustin Viiret <justin.viiret@intel.com>, 2017-11-15 12:39:10 +1100, , doc remove stray,,
148,95c316afcc0636cd0526b2ab17d497429f14ec84,atthew Barr <matthew.barr@intel.com>, 2017-11-08 16:04:17 +1100, , find_matches create ridiculous accept path,,
149,d926e56a4865e531a4ebb14347141ddc8a04849d,ustin Viiret <justin.viiret@intel.com>, 2017-11-07 14:43:58 +1100, , doc make wikipedia hyperlink anonymous,,
150,ef7d920f79af7e037dc5c71bd0895618a6781e16,ustin Viiret <justin.viiret@intel.com>, 2017-11-07 13:47:21 +1100, , doc make doxygen filter hs_cdecl,,
151,58eda9155dd46c273f7f96f2b5d1415d07d43afd,ustin Viiret <justin.viiret@intel.com>, 2017-11-07 13:33:01 +1100, , doc use doxygen refer parameter,,
152,f9af9f85b2eabff2382d282d67aee1355e2f5168,ustin Viiret <justin.viiret@intel.com>, 2017-11-07 12:43:26 +1100, , doc clarify description streaming api,,
153,def9636d01094a81a71ebd181169fb18d2b9c23d,ustin Viiret <justin.viiret@intel.com>, 2017-11-07 11:48:46 +1100, , doc document hs_close_stream free memory add explicit documentation hs_close_stream free stream state returning match,,
154,4fc11cfc65ca01a327e9eb1d1666ced5ee8be818,atthew Barr <matthew.barr@intel.com>, 2017-11-07 13:39:00 +1100, , hamming graphtruth corpus gen support,,
155,1891f147553ebea9893c8a47952a283b7b8dcacf,atthew Barr <matthew.barr@intel.com>, 2017-10-10 15:26:35 +1100, , add support hamming distance approx matching,,
156,5827bd1c2bfe0a94948434675ae72b3343ab7507,atthew Barr <matthew.barr@intel.com>, 2017-09-28 14:50:14 +1000, , icc disable warning constant expression,,
157,2f17ef032cb59322458a6876678c14a5961c488c,atthew Barr <matthew.barr@intel.com>, 2017-09-27 15:52:41 +1000, , hsbench sqlite output support,,
158,193bdb628e34de671f4c3a6e331deabc3d4b68ac,atthew Barr <matthew.barr@intel.com>, 2017-09-26 16:13:16 +1000, , sqlite disable werror warning kill build,,
159,0df8bf471c5583932c9357e68bd35f6d4cc10658,iang Wang <xiang.w.wang@intel.com>, 2018-01-19 05:57:38 -0500, , merge branch master develop,,
160,aff7242ad3fadadafb2e1b7bcf1fe17419c59626,atthew Barr <matthew.barr@intel.com>, 2017-10-26 09:40:40 +1100, , migrated github.com 01org github.com intel,,
161,3d235f447412ecd45faf02c196a262bcd8504d26,atthew Barr <matthew.barr@intel.com>, 2017-09-27 11:21:01 +1000,69, cmake add dummy file force linkage dylib built xcode linked runtime libs fix,,
162,3dcd51c272bb6be2b256064548570ad8bd3b40f1,atthew Barr <matthew.barr@intel.com>, 2017-09-22 15:20:28 +1000, , merge branch develop master,,
163,3fa1236f09813925c4ff93fdf08df721b32b83c5,atthew Barr <matthew.barr@intel.com>, 2017-09-20 14:57:46 +1000, , bump version number release,,
164,b2e09d78b0914efedfd61feb64bd196ebcf967a0,atthew Barr <matthew.barr@intel.com>, 2017-09-20 14:57:36 +1000, , changelog update 4.6.0 release,,
165,5021d7ab78c5867131608b8b06bf84afa035c15d,atthew Barr <matthew.barr@intel.com>, 2017-09-22 14:23:05 +1000, , const empty map clang 3.8 complains attempting default init const object without user provided constructor,,
166,1a812637443772a188a52827e88b63350b663efc,atthew Barr <matthew.barr@intel.com>, 2017-09-18 15:07:53 +1000, , check unused typedef warning disable affect older version boost 1.58 disabling warning fix,,
167,ae918116ab1c7e27613c674d2301076417d34f68,"ong, Yang A <yang.a.hong@intel.com>", 2017-08-29 03:42:46 +0800, , position change,,
168,dd286323a99ddc4d9da5ddb294dc05955f194499,atthew Barr <matthew.barr@intel.com>, 2017-08-23 11:54:31 +1000, , let haigs tamarama,,
169,ba0bf0c991075f75e6ea017fa8bc2e73902f4940,ustin Viiret <justin.viiret@intel.com>, 2017-08-15 13:57:43 +1000, , improve findmaskliteral perf,,
170,3b63a95f016d462ba01a2acb615ad65b3c7f1c86,atthew Barr <matthew.barr@intel.com>, 2017-08-21 15:23:21 +1000, , handle exception constructing compiler element specifically rose lefteng depth throw error construction put try catch worry much future,,
171,5fc2c803a29220173e871eb4c07cf2987971f28f,atthew Barr <matthew.barr@intel.com>, 2017-08-21 15:12:36 +1000,174512, teddy alignment decl match defn spotted coverity 174512,,
172,af519f319066fe480426a5b9cb0602766296719e,ustin Viiret <justin.viiret@intel.com>, 2017-08-21 15:26:59 +1000, , hwlm_build default hwlmproto make_small silence coverity warning,,
173,19e95b0314cf7712e9e1b68b085366b558121b30,ustin Viiret <justin.viiret@intel.com>, 2017-08-21 15:25:04 +1000, , init litfragment field silence coverity warning squash delay_squash,,
174,a1fdc3afcf154371713cbcf1cc474ccee8428311,lex Coyte <a.coyte@intel.com>, 2017-08-14 16:27:48 +1000, , refactor blockmode deduping,,
175,d6c050abd65f0651c2cf8ce6f4b655456fe37fc7,lex Coyte <a.coyte@intel.com>, 2017-08-16 16:36:12 +1000, , maintain castle report information,,
176,ea2e85ac87818d5452a4eb6fc5453eb034725f73,ustin Viiret <justin.viiret@intel.com>, 2017-08-14 12:55:28 +1000, , ng_squash switch using unordered_map also cleaning small performance improvement,,
177,ace592e247991aeca0080675b65bb06ddd63fb74,lex Coyte <a.coyte@intel.com>, 2017-08-14 10:02:47 +1000, , tidy,,
178,6f452668ec41390a655d36a3072f0ce7b435708e,lex Coyte <a.coyte@intel.com>, 2017-08-11 14:59:07 +1000, , refactor,,
179,cee0b722a3030961690ca86f7344e4987f891732,lex Coyte <a.coyte@intel.com>, 2017-08-16 14:37:05 +1000, , reimplement,,
180,7fe53fec1070d2b3dc40721e1f54ddce23b4d73d,ustin Viiret <justin.viiret@intel.com>, 2017-08-16 10:24:15 +1000, , partitioned_set use lower_bound scan,,
181,bc27d6ae4bb7e2e51bdbbfdc7a7ad6b67004575f,atthew Barr <matthew.barr@intel.com>, 2017-08-16 15:02:26 +1000, , msvc disable warning,,
182,29e1aae3fbfbd5cad117994d2ac792ddef49f809,atthew Barr <matthew.barr@intel.com>, 2017-08-16 15:01:42 +1000, , use unsigned byte char,,
183,012b3472844ff30f899e1dfc458ba90a4f994d72,ustin Viiret <justin.viiret@intel.com>, 2017-08-16 13:13:06 +1000, , ue2_literal define npos ue2string.cpp,,
184,85c8822dd1ca60d82c7b82f5caf177303c1d84eb,ustin Viiret <justin.viiret@intel.com>, 2017-08-16 13:05:24 +1000, , fdr_compile simplify lambda use failing compile msvc,,
185,b694fed727d6bf0c539ff2985baed27e12865409,ustin Viiret <justin.viiret@intel.com>, 2017-08-11 16:08:05 +1000, , simplify,,
186,58c3de0d33f48abde990d2bce0416c28e60ff60e,ustin Viiret <justin.viiret@intel.com>, 2017-08-11 15:37:55 +1000, , copy dstate unnecessarily,,
187,3b392d6b70be9bd6686c0f2769bb58d405e2643b,ustin Viiret <justin.viiret@intel.com>, 2017-08-11 13:29:07 +1000, , make extend faster,,
188,3f36665e390f2014449be470f11865736fbfc7d2,ustin Viiret <justin.viiret@intel.com>, 2017-08-11 10:35:19 +1000, , unit add printto ue2_literal,,
189,fe31b387e8af8584846d51a7ff5b05fbef761162,ustin Viiret <justin.viiret@intel.com>, 2017-08-10 16:58:48 +1000, , hash use std hash string hashing,,
190,25170b32eb7b0bf2c51e609392b6893de5fc94a4,ustin Viiret <justin.viiret@intel.com>, 2017-08-10 15:12:28 +1000, , ue2_literal better hash function,,
191,1aad3b0ed10eff9705659c8bbfa88c0561f4a817,ustin Viiret <justin.viiret@intel.com>, 2017-08-10 15:02:57 +1000, , ue2_literal make nocase member dynamic_bitset previously using vector bool dynamic_bitset provides faster impl,,
192,36136f1003058d48feaadd6a3331a0a18ea708f9,ustin Viiret <justin.viiret@intel.com>, 2017-08-10 13:19:26 +1000, , fdr_compile string copy issuffix,,
193,d5b3f2b50899ac3e515467174b364958598339a4,ustin Viiret <justin.viiret@intel.com>, 2017-08-10 11:48:50 +1000, , gatherreports fewer map lookup,,
194,ba6f638c40ddf62d534dd949d91696bb229e907f,ustin Viiret <justin.viiret@intel.com>, 2017-08-10 11:29:19 +1000, , use flat_set,,
195,d25740b615332ed32e1ccf2cf81b043b0539c065,ustin Viiret <justin.viiret@intel.com>, 2017-08-10 11:06:13 +1000, , make failure_map unordered,,
196,14333f5b0b3f7ab790cbbcad63f1fa79440c6860,ustin Viiret <justin.viiret@intel.com>, 2017-08-10 10:53:39 +1000, , rdfa make inline,,
197,84030aa0fc5d2d59969635b1506a0ef5258f1cd0,ustin Viiret <justin.viiret@intel.com>, 2017-08-08 11:19:08 +1000, , castlecompile remove unused container,,
198,7192d47517b156384420bdc24ea69cfe79bfca25,atthew Barr <matthew.barr@intel.com>, 2017-08-14 10:53:50 +1000, , update pcre version 8.41,,
199,47e64646b4d7d07ed7261eef742137f7e4a34b07,lex Coyte <a.coyte@intel.com>, 2017-08-10 15:42:26 +1000, , move mergedupeleaves uncalcleaves unlike rest function relate merging role vertex rather merging engine,,
200,a97cdba8cca6988c5ebce199148247c1d70768ee,lex Coyte <a.coyte@intel.com>, 2017-08-09 13:31:45 +1000, , rose merges dedupe transient engine avoid merging different transient engine may force run heavier engine stream state consumed either way however harm removing duplicate instance transient engine,,
201,2a492273b536c83bd9bb265a96a3102a76a30ac5,lex Coyte <a.coyte@intel.com>, 2017-08-10 13:43:20 +1000, , remove lbr constraint merge pass either converted candidate castle already converted back hope merging holder,,
202,b259283d6b86df9c0baed9d1f24dcb39bdc0dca9,atthew Barr <matthew.barr@intel.com>, 2017-08-10 15:45:42 +1000, , cmake set isystem flag older cmake,,
203,96f57a9c2e565c303faac3e82b1fa567ec9a99b5,atthew Barr <matthew.barr@intel.com>, 2017-08-02 11:38:14 +1000, , icc disable warning,,
204,d9030805de7e260c5ad9d7a66a08220b7366a0cd,atthew Barr <matthew.barr@intel.com>, 2017-08-10 11:33:15 +1000, , cmake use abi version older gcc,,
205,4e9b0ad3fdd79b2111d732a3c99518ec70b97626,lex Coyte <a.coyte@intel.com>, 2017-08-10 13:28:00 +1000, , rework,,
206,164e5a929f140e1457c75e4127fcdc6093065aa1,ustin Viiret <justin.viiret@intel.com>, 2017-08-09 14:04:28 +1000, , fdr_compile faster scoring code,,
207,3ff70d5568c2f3f95900cb06604ddcfdd4cb473b,ustin Viiret <justin.viiret@intel.com>, 2017-08-04 13:23:07 +1000, , map set add new container associative map set structure iterable insertion order,,
208,72973ccb478e87dbcf20a2ba9c6e084748c9ded9,lex Coyte <a.coyte@intel.com>, 2017-08-08 11:24:52 +1000, , violet bother swapping holder unable trim graph,,
209,34ed4a6991eb913f90d0353626df4ae3590f16c5,lex Coyte <a.coyte@intel.com>, 2017-08-08 10:13:46 +1000, , violet maintain reference known implementable graph,,
210,c693c44646a3a0fa7ff7a1a9fcf446f5de6133c0,lex Coyte <a.coyte@intel.com>, 2017-08-07 16:41:13 +1000, , violet remove state holder dfa built,,
211,a645201675c414b9c75b1b75719cb9510792a862,"ang, Xiang W <xiang.w.wang@intel.com>", 2017-08-07 10:02:53 -0400, , 3147 ensure squash behavior literal shared different literal matcher,,
212,ba1df6412bee93e6366125bf0a2dd678e9a905eb,ustin Viiret <justin.viiret@intel.com>, 2017-08-04 10:06:20 +1000, , groupbyfragment make fewer string copy,,
213,8eb55d4242c31428a19a84d93afa90cb9582cf83,ustin Viiret <justin.viiret@intel.com>, 2017-08-03 15:52:25 +1000, , clean use vertex index,,
214,d55e8fdf94970601d15ed9755b7a35e458b292bc,ustin Viiret <justin.viiret@intel.com>, 2017-07-14 13:01:00 +1000, , limex_compile reduce state lookup,,
215,58004f15f044a28617ada1af3c9e83909c8e5e3f,ustin Viiret <justin.viiret@intel.com>, 2017-07-14 12:54:03 +1000, , limex_compile turn tug bitset,,
216,1f2eb5a093e7b7d8074b915a5e2a5ba053b20f37,ustin Viiret <justin.viiret@intel.com>, 2017-08-03 11:33:42 +1000, , use vector trimliterals,,
217,4889a492e4fd429b3de1be6e9f7b06cc5070ba65,ustin Viiret <justin.viiret@intel.com>, 2017-07-31 16:22:08 +1000, , rose hash member funcs rose type,,
218,09938d532f236781857a5596a0fa1c69028b6b8c,ustin Viiret <justin.viiret@intel.com>, 2017-07-31 16:02:55 +1000, , rose return vector,,
219,927501175c303be0e07e9f398b3d5eeeade28b91,ustin Viiret <justin.viiret@intel.com>, 2017-05-29 14:59:31 +1000, , refactor dupe work also performance improvement,,
220,15784954e876d0c9aa2166be1151adb6dd0114fd,lex Coyte <a.coyte@intel.com>, 2017-08-07 13:50:21 +1000, , dynamic compression add hs_cdecl implementation,,
221,37033ef9bb6a1fe7d03e4d68b53335adef9879e8,lex Coyte <a.coyte@intel.com>, 2017-07-31 10:38:30 +1000, , provide roseresources rosequality roseresources alternative manually digging bytecode,,
222,778addadc5785e6359df34cd770d4d74dfe1b39f,lex Coyte <a.coyte@intel.com>, 2017-07-28 14:56:54 +1000, , mangle fdr conf part scratch well,,
223,ffc2d578b197a98e57133a1b970ae46a9ac63b82,lex Coyte <a.coyte@intel.com>, 2017-07-28 14:51:58 +1000, , rosequality longer need part rose api,,
224,41783fe91272b12433236410e0ad16bed6d0c957,lex Coyte <a.coyte@intel.com>, 2017-07-28 14:32:55 +1000, , comment hwlm fdr start parameter,,
225,56ec2dfc4a4161877d60369e67e02b7e989e86d7,atthew Barr <matthew.barr@intel.com>, 2017-08-07 09:45:28 +1000, , remove date debug output,,
226,a847b4307a6b4d1a9499ea0c8ffd025cbb0c1277,lex Coyte <a.coyte@intel.com>, 2017-08-07 09:19:23 +1000, , add dynamic stream compression fat runtime,,
227,d33dcc053499623f57f7a568a97fcf723252ab5a,atthew Barr <matthew.barr@intel.com>, 2017-06-16 16:06:52 +1000, , remove unwanted move constructor,,
228,b8753e3daf5d4bb46d7b2db6315b847beaf36a3e,atthew Barr <matthew.barr@intel.com>, 2017-06-22 10:28:44 +1000, , clean loop add avx 512,,
229,9d5a00bde1180a6d6e7f51bc6c6555705f33f3ac,atthew Barr <matthew.barr@intel.com>, 2017-06-19 16:27:17 +1000, , open input path using file descriptor,,
230,7bcb58dea0c74a2692e2ffdfbc1d55d70d53c75b,atthew Barr <matthew.barr@intel.com>, 2017-06-19 12:53:34 +1000, , catch reference value,,
231,30f93634b8ccc07cf6737877f26b177705ad74ad,atthew Barr <matthew.barr@intel.com>, 2017-06-16 15:56:48 +1000, , use string equality operator,,
232,c7f3150141bc5e1ab5e271feac8d81a185eb78e1,atthew Barr <matthew.barr@intel.com>, 2017-06-19 15:52:08 +1000, , restore formatting flag use,,
233,3d58ce83bdf2d8bda398efe2e527cfc928fc11e2,atthew Barr <matthew.barr@intel.com>, 2017-06-19 15:00:51 +1000, , hsbench use memstream instead temp file,,
234,d878e8cdf3d6d7c372b1ba1a3a884e9a12425a9b,lex Coyte <a.coyte@intel.com>, 2017-08-04 11:40:28 +1000, , add dynamic compression public api,,
235,e099d8552446837425f16d17a4b135b0fcf4575f,lex Coyte <a.coyte@intel.com>, 2017-08-04 11:08:30 +1000, , cmake put stream compress file correct part,,
236,7b17f0eed785486a9e39c55039b40f6288ec33c9,lex Coyte <a.coyte@intel.com>, 2017-05-02 13:16:41 +1000, , dev reference documentation stream compression,,
237,205a5bc98f6fcaf8083d20410abceeee4fef1db7,"ong, Yang A <yang.a.hong@intel.com>", 2017-05-08 15:56:28 -0400, , multibit compression support,,
238,5f6291529f4db5d40ad005f738266e6169e8b4ab,lex Coyte <a.coyte@intel.com>, 2017-03-06 11:58:53 +1100, , hsbench add stream compress functionality,,
239,952f0aad21af5ff4d5db63799f7078bac8a6a559,lex Coyte <a.coyte@intel.com>, 2017-02-14 14:18:13 +1100, , support dynamic stream compression,,
240,d9e2c3daca396309f4fb72c22f7b075ff0cba1bd,lex Coyte <a.coyte@intel.com>, 2017-08-02 13:36:24 +1000, , make componentrepeat accurate,,
241,1f3cfdccef3e799403faaa30b5f12c7b3ea318ef,lex Coyte <a.coyte@intel.com>, 2017-08-02 13:07:24 +1000, , mergecastle merge common repeat castle,,
242,f8544505ce68c67fcdb58170ab813ebe268b5df5,lex Coyte <a.coyte@intel.com>, 2017-08-02 12:54:02 +1000, , update comment debugging support,,
243,404f73981112d69488f431585c53b724801987ed,"hang, Harry <harry.chang@intel.com>", 2017-07-27 17:21:05 +0800, , compile dump teddy nibble mask reinforcement table fdr_dump.cpp,,
244,14cf5c3684986f4cc4d32451bffd2bd3ee3fe153,ustin Viiret <justin.viiret@intel.com>, 2017-07-31 12:26:45 +1000, , small_vector require boost 1.61 use small_vector constructor introduced boost 1.61 trac bug 11866 github commit b436c91 boost version old fall back using std vector,,
245,2a044427c83c28d9e0fe7c4a0aea95ec69f398d7,atthew Barr <matthew.barr@intel.com>, 2017-06-13 14:26:24 +1000, , cmake another convenience lib compile side,,
246,68c8845d15c652599a154c61d835dba810ef3ab0,lex Coyte <a.coyte@intel.com>, 2017-07-18 12:49:32 +1000, , equivalency removal violet implementablity check helpful removing restoring literal may introduce redundancy graph also improve implementation caching known good holder,,
247,aa6025012b01c5e2dee47469a69dbffe464d789c,lex Coyte <a.coyte@intel.com>, 2017-07-19 10:02:55 +1000, , ensure max width repeat transforming graph,,
248,72d21a9acf8b42f2dbbb846ceb3da6e56b958ae1,"hang, Harry <harry.chang@intel.com>", 2017-07-24 17:37:42 +0800, , refactored building reinforcement table compile time updated comment,,
249,2b1d3383aa9832efe1f73a606be606be235bca9e,"hang, Harry <harry.chang@intel.com>", 2017-07-24 15:09:17 +0800, , replace _avx2 _fat,,
250,8da2d13baae229bb900428386af1a3dcfd12206a,"hang, Harry <harry.chang@intel.com>", 2017-07-13 14:38:06 +0800, , avx512 reinforced fat teddy,,
251,4528485a560d83a5d8d89bfd7c5d8d7b5db4f45d,ustin Viiret <justin.viiret@intel.com>, 2017-07-21 16:43:16 +1000, , determinise use find first rather emplace non trivial stateset type copying emplace already map expensive checking find first,,
252,33823d60d17107054bfe672ea1db8f3034684833,ustin Viiret <justin.viiret@intel.com>, 2017-07-19 11:20:39 +1000, , tidy ue2 flat_set map flat_set map,,
253,9cf66b6ac9cdd524d82d1aa68df4d2f1c28dae98,ustin Viiret <justin.viiret@intel.com>, 2017-07-14 14:59:52 +1000, , util switch boost std unordered set map commit replaces ue2 unordered_ set map type stl version new hashing utility util hash.h new type key default using ue2_hasher header util removed flat_set map container moved util,,
254,a425bb9b7c6e6f53cf6cadfa80ceca4161732be5,ustin Viiret <justin.viiret@intel.com>, 2017-07-14 14:51:53 +1000, , ue2_graph move descriptor graph struct,,
255,252eb820c4214b54dd84fd0a7faaa9ef6416370b,"ang, Xiang W <xiang.w.wang@intel.com>", 2017-07-20 16:40:54 -0400, , 3145 make parent included literal exclusive,,
256,86c5f7feb1efede55a8f93cc35d852063049688e,"ang, Xiang W <xiang.w.wang@intel.com>", 2017-06-22 04:50:45 -0400, , fdr squash bucket included literal fdr confirm change compile literal matcher two pass reverse bucket assignment fdr bucket longer literal smaller bucket squash bucket included literal jump program included literal directly parent literal program without going fdr confirm included iterals,,
257,d2b5523dd88f2dc43c220271f50754c789e2de25,"hang, Harry <harry.chang@intel.com>", 2017-07-24 11:05:46 +0800, , fix typo ones_u32a ones_u32,,
258,68e08d8e18b9ccc3ecdd81040e4214ffb300fb76,"hang, Harry <harry.chang@intel.com>", 2017-07-05 18:42:17 -0700, , avx512 reinforced teddy,,
259,340773481ef59aa9d7ff5bfb58c76b4a62e5f338,ustin Viiret <justin.viiret@intel.com>, 2017-07-20 15:11:50 +1000, , smallwrite batch dfa merge reduce compile time,,
260,67a8f43355bb7e242b51eaf783b54deb8faefef8,"ang, Xiang W <xiang.w.wang@intel.com>", 2017-07-04 12:24:11 -0400, , literal matcher change context passed callback scratch,,
261,bc232d272fca7c485fbd42ec80adb7c22a566c9e,ustin Viiret <justin.viiret@intel.com>, 2017-07-12 11:08:45 +1000, , ng_find_matches speed edge lookup improves performance step graph vertex large degree,,
262,815be3fa2b40cfa25ed47126226ed2dedda8818d,"ang, Xiang W <xiang.w.wang@intel.com>", 2017-07-07 08:14:35 -0400, , flood detection debug output fix,,
263,ebb1b0006bed07df18db326ff74a58e5e5d0e528,"ang, Xiang W <xiang.w.wang@intel.com>", 2017-07-06 12:23:41 -0400, , remove start argument literal matcher callback,,
264,482e1ef931d509e2c7f91fecc341a3d88fe46fd6,lex Coyte <a.coyte@intel.com>, 2017-07-05 11:00:39 +1000, , ensure report would sustained self loop removed approximante matching mean possible get non standard report cyclic edge redundancy pass mean check needed,,
265,b454ab64848a9850ba87c310539338a3643f2aff,ustin Viiret <justin.viiret@intel.com>, 2017-07-04 13:22:09 +1000, , remove interior edge first allows avoid looking copyoutedges half time large case,,
266,2fba9bd16c3e380b38eaa915b40ef3361f424c97,ustin Viiret <justin.viiret@intel.com>, 2017-06-26 16:15:23 +1000, , ng_mcclellan reject determinise nfa big,,
267,e8f09aa8c6b4c507e1970bfc63bd052fb07864b3,ustin Viiret <justin.viiret@intel.com>, 2017-06-26 16:17:25 +1000, , ng_violet fail added_count limit quicker also fix typo add detail debug output,,
268,cdb281df423fb031c3e496e9cb9c0ca193f95393,ustin Viiret <justin.viiret@intel.com>, 2017-07-03 11:08:25 +1000, , replace bind2nd lambda std bind2nd deprecated,,
269,21a4c8d4e2dbe815db971524c9b7d8c2bebdf72d,ustin Viiret <justin.viiret@intel.com>, 2017-07-03 11:29:35 +1000, , rdfa move raw_dfa member function rdfa.cpp,,
270,35a42061f6d694db5cd1c97105d9267005abafd8,"hang, Harry <harry.chang@intel.com>", 2017-06-29 17:13:27 -0700, , patch invalid reading byte reinforced teddy abandon fetching first reinforced byte,,
271,0d1e441629b0ecd3d01c5110b77a6cf77d147abe,ustin Viiret <justin.viiret@intel.com>, 2017-06-30 11:15:39 +1000, , cmake add graph_range.h,,
272,c0320b8cdc703ffcaadc298fe0d1e5431f636b09,ustin Viiret <justin.viiret@intel.com>, 2017-06-30 09:43:31 +1000, , ng_depth use small_color_map,,
273,90faea4ce98b9bdc2d3fdca4cd3b82e9a17832fd,ustin Viiret <justin.viiret@intel.com>, 2017-06-29 11:43:45 +1000, , ng_depth use small_color_map,,
274,9c046db360f81606582e9c43920d2e1258fb08a6,ustin Viiret <justin.viiret@intel.com>, 2017-06-29 11:38:13 +1000, , ng_util make use small_color_map dfs,,
275,8d178d52ef3bd82663882d2002bee185110c3f18,ustin Viiret <justin.viiret@intel.com>, 2017-06-29 11:33:03 +1000, , ng_util use small_color_map,,
276,f98ccedf275d2455598e7b08ca4363bfd6d2c453,ustin Viiret <justin.viiret@intel.com>, 2017-06-29 11:25:13 +1000, , ng_prune use small_color_map,,
277,33141e64b6a222d4825f11b422f8c893d64d3fee,ustin Viiret <justin.viiret@intel.com>, 2017-06-29 11:20:17 +1000, , ng_netflow use small_color_map,,
278,b97fa8c8082cc3f7a8a349c1ad06609bd83c1b2b,ustin Viiret <justin.viiret@intel.com>, 2017-06-29 11:14:46 +1000, , use small_color_map,,
279,32270725c6bbf3a1a5d43faedf222e46d2ad8fa6,ustin Viiret <justin.viiret@intel.com>, 2017-06-29 11:08:54 +1000, , ng_repeat use small_color_map,,
280,8982e7177c4b9f87f6c40eff43ec56e4530fe373,ustin Viiret <justin.viiret@intel.com>, 2017-06-29 11:05:55 +1000, , ng_region use small_color_map,,
281,1392be048a8c6a5f8040435e18b293ab2bdd4266,ustin Viiret <justin.viiret@intel.com>, 2017-06-29 10:57:17 +1000, , ng_width use small_color_map,,
282,03c1af117348428ee5776f2f8067866fba519cc4,ustin Viiret <justin.viiret@intel.com>, 2017-06-29 10:38:46 +1000, , ng_misc_opt use small_color_map,,
283,48f9a6d518f7d32832c7dc9f18970ce9d12f604d,ustin Viiret <justin.viiret@intel.com>, 2017-06-29 10:26:17 +1000, , limex_compile use small_color_map,,
284,a1ff4d32937e4bbc07ac710de6d282437149917a,ustin Viiret <justin.viiret@intel.com>, 2017-06-28 16:29:31 +1000, , small_color_map add efficient bit color map,,
285,35d396d0611337dd8abeef1a861c4325658a5042,atthew Barr <matthew.barr@intel.com>, 2017-06-30 11:42:32 +1000, , noodle correct streaming bound,,
286,f2b97a51d86f7ae7b1ed50c56e21a4fe131f2092,atthew Barr <matthew.barr@intel.com>, 2017-06-30 09:10:48 +1000, , noodle param name,,
287,166f5d8ba5a432bc64163057ba36f319bfc3695e,atthew Barr <matthew.barr@intel.com>, 2017-06-29 16:26:56 +1000, , noodle scan using correct offset,,
288,1d041b12b7ea5d197646f0ad5a8ad732028a8b06,ustin Viiret <justin.viiret@intel.com>, 2017-05-25 12:46:01 +1000, , shufti truffle test silence ubsan warning ubsan support clang warned accessing idx array,,
289,4105dd48050f1a6d1468be3208c1e9ba8c117bb5,ustin Viiret <justin.viiret@intel.com>, 2017-06-29 13:12:23 +1000, , tamarama_dump fix typo comment,,
290,a659b9b686876810c94c7556e26719b25f4e8005,ustin Viiret <justin.viiret@intel.com>, 2017-06-29 13:20:31 +1000, , use stdiofile,,
291,82606b3ffea660ebe29f844bdd067a766f2e5f2a,ustin Viiret <justin.viiret@intel.com>, 2017-06-29 13:18:51 +1000, , smallwrite_dump use stdiofile,,
292,9f0bc429b4599b15da95ddac7fcef47c87a7b564,ustin Viiret <justin.viiret@intel.com>, 2017-06-29 13:17:04 +1000, , rose_in_dump use stdiofile,,
293,e9f4adba0d559a32444de1796967570e73daee28,ustin Viiret <justin.viiret@intel.com>, 2017-06-29 13:15:07 +1000, , ng_dump use stdiofile,,
294,06fa790b5d1ac239b2b783d191fb35d5e960540f,ustin Viiret <justin.viiret@intel.com>, 2017-06-29 13:11:54 +1000, , tamarama_dump use stdiofile,,
295,63f3718c79428f14d76e32db20e933a22aa60367,ustin Viiret <justin.viiret@intel.com>, 2017-06-29 13:10:40 +1000, , shengdump use stdiofile,,
296,08e094748c9964d35331b99aa5a0c3204b232202,ustin Viiret <justin.viiret@intel.com>, 2017-06-29 13:09:16 +1000, , mpv_dump use stdiofile,,
297,6c647c2fb86b82836f023580439f3126b384a332,ustin Viiret <justin.viiret@intel.com>, 2017-06-29 13:07:39 +1000, , mcsheng_dump use stdiofile,,
298,74f6e41296d430790612937a0aadf2faf405a1cd,ustin Viiret <justin.viiret@intel.com>, 2017-06-29 13:06:26 +1000, , mcclellandump use stdiofile,,
299,0b40e96385b9b20306fd68a5197e6822697c8410,ustin Viiret <justin.viiret@intel.com>, 2017-06-29 13:03:52 +1000, , limex_dump use stdiofile tidy,,
300,80cf4bd9a2954600a1ae35df0833393ddd47b26c,ustin Viiret <justin.viiret@intel.com>, 2017-06-29 12:56:55 +1000, , lbr_dump use stdiofile,,
301,a16a6f48b02260dbdafd52228a3ceb5daff72c67,ustin Viiret <justin.viiret@intel.com>, 2017-06-29 12:54:26 +1000, , goughdump use stdiofile,,
302,11408d0ce36f074da7186906f97a5d32c8f4333c,ustin Viiret <justin.viiret@intel.com>, 2017-06-29 12:52:14 +1000, , use stdiofile,,
303,a18fbfe873397f4b0a868366f4532927cc74f9d5,ustin Viiret <justin.viiret@intel.com>, 2017-06-29 12:46:56 +1000, , castle_dump use stdiofile,,
304,31a445a0e8d7c9e6b763783bfe2f13d89a4dd4e3,atthew Barr <matthew.barr@intel.com>, 2017-05-30 15:54:51 +1000, , noodle behave like literal matcher noodle support supplementary mask,,
305,9c538a7522da22d0b39eb96026d7862c23256f01,atthew Barr <matthew.barr@intel.com>, 2017-06-26 10:15:49 +1000, , move hwlm literal len define,,
306,293f9fcc495a9ba139c58e852f0d7e7bf2647f3c,atthew Barr <matthew.barr@intel.com>, 2017-05-30 16:26:13 +1000, , noodle need memcpy,,
307,4be7d6fecc20ed51b0821ff764d0352a02699a35,atthew Barr <matthew.barr@intel.com>, 2017-05-30 16:12:41 +1000, , noodle use sane temp buf streaming,,
308,bf3ced92f4a1a3dc230c604ca99564debbe3fffa,ustin Viiret <justin.viiret@intel.com>, 2017-06-26 14:39:46 +1000, , hwlm_dump take base filename like nfa dump api,,
309,cbcc46444b39706cd0b4b6eeb5c6860be2aaca1d,ustin Viiret <justin.viiret@intel.com>, 2017-06-26 11:15:29 +1000, , fdr teddy dump confirm lit load,,
310,f762fb9af6131d441b1c09763eb75ccae7c28664,ustin Viiret <justin.viiret@intel.com>, 2017-06-26 14:25:44 +1000, , dump_util richer stdiofile type,,
311,4edf1e4195d503edb5266f130c34b7c25d1b0379,ustin Viiret <justin.viiret@intel.com>, 2017-06-26 10:48:25 +1000, , dump move openstdiofile util dump_util.h,,
312,bc953717c1c8e8bafc4f694bd6097203f2a5d6f5,ustin Viiret <justin.viiret@intel.com>, 2017-06-26 10:05:03 +1000, , rose dump lit table file,,
313,e4788aae1a627388e28bab95133f14329a120d50,ustin Viiret <justin.viiret@intel.com>, 2017-06-23 16:32:10 +1000, , fdr teddy store dump number string,,
314,a17ef3e48a78ac29241d43edb8061f6e8a4be1b8,ustin Viiret <justin.viiret@intel.com>, 2017-06-15 13:28:54 +1000, , fdr_dump dump fdrconfirm structure fdr,,
315,dbd3f66e8771b4316dc025d89cb1d958dc3008c4,"hang, Harry <harry.chang@intel.com>", 2017-01-22 12:23:25 -0800, , reinforced teddy byte approach based shift avx2,,
316,b09e3acd0430859db65ebf6e93f0f4abf7e3e989,ustin Viiret <justin.viiret@intel.com>, 2017-05-31 16:11:52 +1000, , ng_misc_opt improve performance large case,,
317,95e3fd3f32a63e2eecdf05bf1033db4dfc00ad20,ustin Viiret <justin.viiret@intel.com>, 2017-05-31 16:07:26 +1000, , ng_misc_opt remove dead code,,
318,7ec757c7cef6f2f7f65ac6da210fb36e37cdfb4a,ustin Viiret <justin.viiret@intel.com>, 2017-06-01 14:40:04 +1000, , persist colour map,,
319,fe2654b086fbd65404d02ad88f8e525d6bcf624c,ustin Viiret <justin.viiret@intel.com>, 2017-06-20 13:49:46 +1000, , pre check narrow reach,,
320,92c28d28c142da31d79df9fc6af7b9bc9ef9a052,ustin Viiret <justin.viiret@intel.com>, 2017-06-05 16:53:55 +1000, , ng_mcclellan use flat_set triggerallowed,,
321,d0e4a703ed27752193ef76fd8131adc8f743fe72,ustin Viiret <justin.viiret@intel.com>, 2017-06-02 11:26:59 +1000, , reserve space fwd_edges,,
322,e27e76a595557b28f782a83bc8c7189411b1cc93,ustin Viiret <justin.viiret@intel.com>, 2017-06-05 15:39:08 +1000, , remove unused header,,
323,5837f68b9a48959bb3841fe27e4224db03be6f0f,ustin Viiret <justin.viiret@intel.com>, 2017-05-31 10:27:24 +1000, , pre check narrow reach,,
324,5a7d5958d17f951989bb0ad4cba715b96b8abe3c,ustin Viiret <justin.viiret@intel.com>, 2017-05-30 17:09:03 +1000, , ng_violet skip analysis graph wide reach,,
325,63973175ed34221491603a44156f89c726550c8d,ustin Viiret <justin.viiret@intel.com>, 2017-06-07 14:15:10 +1000, , check tail shell,,
326,f6adc4f46437e41200abe2b869f24242237abb4a,ustin Viiret <justin.viiret@intel.com>, 2017-05-30 17:30:56 +1000, , skip shell path,,
327,75e4aefabec32a85596dcebc67287c231f3ec23d,ustin Viiret <justin.viiret@intel.com>, 2017-06-23 13:01:47 +1000, , dfa clear state mark dfa dead previous change caused assertion issue,,
328,3d4d39b8a98acdedae2e721ae35ce90a19e0e976,ustin Viiret <justin.viiret@intel.com>, 2017-06-22 16:51:35 +1000, , clear dfa dead remove report dfa deep clear dfa without depending hopcroft minimisation,,
329,2dc1f9d62973a79cbf21f719925876e15bda4306,ustin Viiret <justin.viiret@intel.com>, 2017-06-23 11:30:24 +1000, , fix fragment noruns calc,,
330,cc4a5cc36f4785c243ba8c033f5393510449c624,ustin Viiret <justin.viiret@intel.com>, 2017-06-22 15:21:22 +1000, , teddy_compile style fix whitespace,,
331,84a09d35d6803390057937a22749089230b0be74,ustin Viiret <justin.viiret@intel.com>, 2017-04-11 17:05:40 +1000, , teddy_compile use faster small container,,
332,c83f2ea389b551cb96fb27ebd0d3fe1b06343c54,ustin Viiret <justin.viiret@intel.com>, 2017-06-22 10:37:31 +1000, , careful mixed case overhaul way fragment literal added hwlm accel fix bug shaken stricter mask use,,
333,3bd0c7f6adac907ea59be30f8206e558aa84144d,ustin Viiret <justin.viiret@intel.com>, 2017-05-29 12:45:37 +1000, , unit hyperscan pure literal smwr coverage,,
334,72387e0de46e9763f5159c53bd92527783b761c5,ustin Viiret <justin.viiret@intel.com>, 2017-06-20 17:34:17 +1000, , lookarounds reconfirm byte hwlm mask,,
335,7560e189ebb2445ce74585b852964c23a794736c,ustin Viiret <justin.viiret@intel.com>, 2017-06-20 17:11:18 +1000, , rose always use mandatory mask lit fragment,,
336,bdae3d5b80a3be2eae20b3e885e91f370cb919de,ustin Viiret <justin.viiret@intel.com>, 2017-05-31 13:07:22 +1000, , dump always allocate byte multibit multibit runtime assumes always safe read byte must allocate smaller size caught asan,,
337,85f7790a2155312760f6714ad0eda3d553c8607d,ustin Viiret <justin.viiret@intel.com>, 2017-05-15 10:02:13 +1000, , dfa standardise using instead typedef,,
338,0d7d52625cb013f27828db8d5542f66d57c021f3,ustin Viiret <justin.viiret@intel.com>, 2017-05-15 09:54:09 +1000, , ng_haig make statemap unordered_map,,
339,31141dd35b33cfba814a8294393fed4310bd4bf3,ustin Viiret <justin.viiret@intel.com>, 2017-05-11 17:07:26 +1000, , determinise use queue improve api use queue rather always building full vector state set make use move emplace reserve write directly dstates argument return bool rather int,,
340,64db576b9e9d2dea8c83f271cb69669f7aaab18c,ustin Viiret <justin.viiret@intel.com>, 2017-06-19 15:47:36 +1000, , literal byte,,
341,d94bf2fd62848591dd79307915216cc589fae5c5,ustin Viiret <justin.viiret@intel.com>, 2017-06-09 16:29:56 +1000, , wrap comment,,
342,2b9b2ca9115756ef01a4d7eea25d861b7fa9bd34,ustin Viiret <justin.viiret@intel.com>, 2017-06-09 16:28:32 +1000, , fdr teddy remove padding structure,,
343,71bd1c8dfee410c79b6eb3355401f03c62de8199,ustin Viiret <justin.viiret@intel.com>, 2017-05-24 11:24:45 +1000, , teddy clean compile match fdr style,,
344,e9d85f7b512c22d9404e4d6cdee8a09958f1f685,ustin Viiret <justin.viiret@intel.com>, 2017-05-24 11:22:36 +1000, , fdr_confirm renumber,,
345,b126cbf556e9dcde82f4ee769101cead8e0b11f7,ustin Viiret <justin.viiret@intel.com>, 2017-05-24 11:10:39 +1000, , fdr teddy simplify computing confirm base,,
346,06bafae81da966871b16bb87574f8138781172e0,ustin Viiret <justin.viiret@intel.com>, 2017-05-24 10:29:28 +1000, , fdr_confirm clean use flag,,
347,c878d5ec66501e42ee8dcbcd483e4addc3187a9d,ustin Viiret <justin.viiret@intel.com>, 2017-05-24 10:13:06 +1000, , fdr tidy layout,,
348,549062ec2bffeba165844d175b328e8669b67098,ustin Viiret <justin.viiret@intel.com>, 2017-05-23 14:44:20 +1000, , fdr_confirm start fdrconfirm structs cacheline,,
349,4f32a167d53f7758c2b2a1befb06d7f504f161e0,ustin Viiret <justin.viiret@intel.com>, 2017-05-23 14:40:04 +1000, , teddy align major structure cachelines,,
350,9bdd3701635fe55f3c042b88d83e00222e355196,ustin Viiret <justin.viiret@intel.com>, 2017-05-23 14:28:12 +1000, , fdr align major structure cachelines,,
351,c36c07156438bafe57d53e87a75f35fda935a357,ustin Viiret <justin.viiret@intel.com>, 2017-05-23 13:39:24 +1000, , fdr_confirm remove dead flag caseless unused noflags bit redundant,,
352,e8c0b5685fe0e44363b0ebbf9ca6856c72b78d08,ustin Viiret <justin.viiret@intel.com>, 2017-05-22 13:59:16 +1000, , fdr_confirm remove complex confirm,,
353,7097ff3e63fda89408e5582ff91d997fa27c02e5,atthew Barr <matthew.barr@intel.com>, 2017-07-26 16:11:00 +1000, , merge branch develop master,,
354,44e45f727e734ca98656955743c2ab45de4835ef,atthew Barr <matthew.barr@intel.com>, 2017-07-26 14:44:28 +1000, , bump version number release,,
355,4650a59ce0f5edd7eada264cb3e43593dd100f56,atthew Barr <matthew.barr@intel.com>, 2017-07-26 14:27:07 +1000, , changelog update 4.5.2 release,,
356,8337d99574f98792c75d1053fe1c050f73533b5e,atthew Barr <matthew.barr@intel.com>, 2017-07-26 14:01:57 +1000,60, build use portable flag mktemp fix github issue,,
357,345897f096b022f905e7b15661222e567116cc5b,atthew Barr <matthew.barr@intel.com>, 2017-06-29 11:05:21 +1000, , cpuid exclude avx512 flag target enabled fat runtime build without avx512 enabled pick avx512 flag cpuid,,
358,d317d75615cdc6d0533e290de21a9bd205ffd12e,lex Coyte <a.coyte@intel.com>, 2017-06-20 10:19:32 +1000, , character class handle utf8,,
359,a185be5a4f684c9bdbd90a2b9716ca02dde9e7b2,lex Coyte <a.coyte@intel.com>, 2017-06-19 11:03:05 +1000,57, treat character codepoints utf8 mode fix github issue,,
360,5f6096df99f41f59d1a1bee2bb142943f2ed6514,atthew Barr <matthew.barr@intel.com>, 2017-06-16 10:10:14 +1000, , merge branch develop master,,
361,2b788f123434588e83e5fc914bd6f895fbec5a53,atthew Barr <matthew.barr@intel.com>, 2017-06-16 09:51:23 +1000, , bump version number release,,
362,e6e0f7146fca32dff640f2c2bceda0fc0c17f086,atthew Barr <matthew.barr@intel.com>, 2017-06-16 09:27:03 +1000, , changelog update 4.5.1 release,,
363,dedfc34515d403bf1cf2247c568685cb509afb38,ustin Viiret <justin.viiret@intel.com>, 2017-06-14 16:04:26 +1000, , fix bug table sizing,,
364,f7393146968304425a5de715221092d7a3e69835,atthew Barr <matthew.barr@intel.com>, 2017-06-14 12:58:51 +1000, , hsbench cpuset portability,,
365,79b42cff580c7fe77b36c160579d5c252bc69d66,atthew Barr <matthew.barr@intel.com>, 2017-06-14 09:04:43 +1000, , hsbench make output clear,,
366,47ec449f8594eb707f6d942e57a202d0098e83e0,atthew Barr <matthew.barr@intel.com>, 2017-06-14 09:04:21 +1000, , hsbench fix flag handling,,
367,86e7acd4ddb15c11f819b4a4a903f3d90fa52cb8,atthew Barr <matthew.barr@intel.com>, 2017-06-13 13:45:52 +1000, , cmake remove duplicate else,,
368,09f5699df79941b947e913f89d483912c40cd741,ustin Viiret <justin.viiret@intel.com>, 2017-06-13 10:36:11 +1000, , flat_set map workaround gcc 4.8 defect stl shipped gcc 4.8 doe provide vector erase const_iterator instead taking mutable iterator cause problem flat_set map boost small_vector available fall back std vector work around providing function construct mutable iterator given const_iterator internal use,,
369,a00bd3167cda4d963ed71220cbbb703c06955f2d,atthew Barr <matthew.barr@intel.com>, 2017-06-09 10:17:04 +1000, , merge branch develop master,,
370,87469d477587616866afed551f3b67f465ee374a,atthew Barr <matthew.barr@intel.com>, 2017-06-09 09:50:23 +1000, , bump version number release,,
371,9b8b609207274d9563851c3ed7fa81accdee3a5d,ustin Viiret <justin.viiret@intel.com>, 2017-06-09 09:47:03 +1000, , changelog update 4.5 release,,
372,173178b00b1e4ed1d0829f17c7f82d93b594d052,ustin Viiret <justin.viiret@intel.com>, 2017-05-30 09:47:53 +1000, , changelog quote function name,,
373,9aee3b22b50e0f369d7bf50cd25cbc4e3725771b,ustin Viiret <justin.viiret@intel.com>, 2017-06-08 10:33:23 +1000, , ng_expr_info complete analysis pass,,
374,c4e2459318abc02287028d75c98dd3f0760a93cb,ustin Viiret <justin.viiret@intel.com>, 2017-06-05 14:33:09 +1000, , hs_compile add note doc successful analysis pattern doe imply pattern successfully compile hs_compile etc merely utility function pattern analysis address github issue,,
375,9589ee9f90a62136018ea027ea01aaa4a38a6d38,ustin Viiret <justin.viiret@intel.com>, 2017-06-05 14:38:57 +1000, , check unsupported construct,,
376,aad55e1b72b775511fd5eb6f1718ba60cdbad9aa,atthew Barr <matthew.barr@intel.com>, 2017-06-07 14:45:57 +1000, , use env get python bin hard code path,,
377,9ce0abe0ff6d43390fecbbe642e8eeda5f5f1619,atthew Barr <matthew.barr@intel.com>, 2017-06-07 14:10:19 +1000, , doc avx512 support,,
378,dba2470ec944c9add386f0765c38bc64084c1904,atthew Barr <matthew.barr@intel.com>, 2017-03-10 15:48:38 +1100, , msvc use vectorcall calling convention requires declaring external interface cdecl calling convention,,
379,73765f1f84bf4bf22bb18d7df24aaca55bc66cf2,atthew Barr <matthew.barr@intel.com>, 2017-06-07 11:16:30 +1000, , cmake improve microarch check,,
380,a6f439495914a803eb2f4a51e4e01e40f47757fe,atthew Barr <matthew.barr@intel.com>, 2016-11-23 16:43:34 +1100, , cmake scope fun,,
381,cfdac664042c17e79c7a1de0a04906b9f9b59cc0,ustin Viiret <justin.viiret@intel.com>, 2017-05-17 14:43:15 +1000, , accel limit far search findbest,,
382,fb3a03dc6924525bc2cd20c13db31c47127c09b6,atthew Barr <matthew.barr@intel.com>, 2017-05-17 13:48:13 +1000, , disable part unit test freebsd,,
383,3e345c256770c229cf3cba66d07c350497566d3c,atthew Barr <matthew.barr@intel.com>, 2017-05-16 11:05:53 +1000, , shift immediate otherwise,,
384,0275869b3e73dda1f4a18e89233f99e7f4122e09,atthew Barr <matthew.barr@intel.com>, 2017-05-16 10:37:19 +1000, , use intrin header,,
385,60e3769664cf868e8f1a2cadf348e8101fdcbc51,atthew Barr <matthew.barr@intel.com>, 2017-05-16 08:52:11 +1000, , cmake use correct command,,
386,b0a5bd8940c1ee3d2779d1bdb50f106bbe9a3219,atthew Barr <matthew.barr@intel.com>, 2017-05-12 11:29:58 +1000, , test enable setting thread per core available,,
387,4976f019f4bac1960b3fb14c2a4f0005d78ac0ba,ustin Viiret <justin.viiret@intel.com>, 2017-05-15 14:40:11 +1000, , rose unused data func longer reading engine blob,,
388,221229f71caff37d7f66964ce164be1562165f5d,atthew Barr <matthew.barr@intel.com>, 2017-04-10 13:25:07 +1000, , gcc7 comment falling switch case gcc add warning wimplicit fallthrough catch falling switch statement without break since actually want behaviour sometimes add comment compiler know intended fallthrough,,
389,055ff7391c247b2a72cd26eef5159da120a2acee,atthew Barr <matthew.barr@intel.com>, 2017-05-10 14:24:43 +1000, , cmake build shared libs pic objs,,
390,f6b688fc064d30d154aabe4a73c3274e639458bd,atthew Barr <matthew.barr@intel.com>, 2017-05-05 10:43:37 +1000, , rename pshufb pshufb_m128,,
391,a295c961983810bc650b25fb09d2155eea237ed4,atthew Barr <matthew.barr@intel.com>, 2017-05-05 09:59:29 +1000, , rename vpshufb pshufb_m256,,
392,eabe408e2b03bae096f7cd6b48f2e2d2bff9c85c,atthew Barr <matthew.barr@intel.com>, 2016-09-27 16:01:08 +1000, , avx512 shufti,,
393,194c201fc70c70dcc3d359489baf602a7bda8de1,atthew Barr <matthew.barr@intel.com>, 2016-09-14 16:09:47 +1000, , avx512 truffle,,
394,1089fa501865844c7af945b537a7445a52b7f488,atthew Barr <matthew.barr@intel.com>, 2016-08-08 10:55:52 +1000, , avx512 noodle,,
395,ec7869711f235bf9587383fada9a377f94be35f9,atthew Barr <matthew.barr@intel.com>, 2016-12-14 11:47:28 +1100, , avx512 fat runtime support experimental,,
396,91db20d8eb548dac8ca76e0aaa9ebc858323c7a7,atthew Barr <matthew.barr@intel.com>, 2016-10-04 11:18:10 +1100, , avx512 cpu detection platform hint,,
397,8a56d16d576c4796e30f7b09b1c1a22ec6e2f8b3,atthew Barr <matthew.barr@intel.com>, 2016-07-20 11:31:34 +1000, , avx512 add basic function simd_utils extends m512 type use avx512 also change required limex,,
398,fedd48489fdb22b46a301e0ab4df2187ef1eb3fb,atthew Barr <matthew.barr@intel.com>, 2017-05-09 11:20:47 +1000, , allow full cpuid flag fat runtimes,,
399,85358e0ad08ecdc8a5aad116d33ee9bfcbcb616a,atthew Barr <matthew.barr@intel.com>, 2017-04-11 14:27:59 +1000, , hsbench output max throughput result,,
400,9acda484feab22bf02eaa152b0f350a889bc23fe,atthew Barr <matthew.barr@intel.com>, 2017-03-28 11:15:55 +1100, , debug use set,,
401,a2dc430a38707294710c009415e39552106a72aa,atthew Barr <matthew.barr@intel.com>, 2016-09-27 15:56:40 +1000, , header guard,,
402,423569ec82dab9df013de67c169a9e436a6e67f7,atthew Barr <matthew.barr@intel.com>, 2017-03-31 10:38:03 +1100, , multiaccel,,
403,2b1a7da188a99657439461c04091c7db3e1f5695,lex Coyte <a.coyte@intel.com>, 2017-05-08 10:51:19 +1000, , deterministic,,
404,e12298568e64d9d51b3d3ffcdb7c0639a64a6b14,atthew Barr <matthew.barr@intel.com>, 2017-05-04 10:37:45 +1000, , hsbench use boost crc filename,,
405,c510b85bf1ca19660ce22c010143405eda20f196,atthew Barr <matthew.barr@intel.com>, 2017-05-03 14:47:01 +1000, , whitespace change,,
406,923e602601d02f3ef5b2ec5084bf2044da946848,ustin Viiret <justin.viiret@intel.com>, 2017-05-02 11:54:22 +1000, , ng_equivalence use flat_set vertexinfoset,,
407,4a417c42e5cfb8a726254853493b13e12ffc2ee3,ustin Viiret <justin.viiret@intel.com>, 2017-05-02 10:20:59 +1000, , smallwrite remove unnecessary assertion alpha remap array always big enough remap character silence coverity issue cid 167663,,
408,29ad557b9cf1d502abfe7a2b2887ebea636903c3,lex Coyte <a.coyte@intel.com>, 2017-05-01 13:31:09 +1000, , smwr aggressive pruning overlong path nfa,,
409,725de51f897fc1737314f829fe5673abfc79c57a,lex Coyte <a.coyte@intel.com>, 2017-05-01 11:33:37 +1000, , determinisation cleanup remove shrinkstateset,,
410,c17085ba350d4706393114f93e06bdc32b33cba9,ustin Viiret <justin.viiret@intel.com>, 2017-05-01 15:08:06 +1000, , ng_depth modernize,,
411,dfe1b8a2afea013b1661d0ef20d1e56db3587959,ustin Viiret <justin.viiret@intel.com>, 2017-05-01 14:57:05 +1000, , ng_depth rename calcdepth function return vec,,
412,15c8a7bd98639ad3a4820f196692cc9aa82f0686,lex Coyte <a.coyte@intel.com>, 2017-05-01 16:09:10 +1000, , rose rework storage extra lookaround information remove explicit lookaround table bytecode make roseinstr responsible adding required info blob,,
413,1a04d1330e680c5d6c2be4a7a82facc955f19e06,ustin Viiret <justin.viiret@intel.com>, 2017-05-01 14:21:51 +1000, , verify_types add type static assertion,,
414,16a00074c695e36d468d2701512f7adfec8b4b70,ustin Viiret <justin.viiret@intel.com>, 2017-04-26 17:22:22 +1000, , verify_types throw failure release build would like verify_u32 etc failure assertion,,
415,097d73c7ff33679859eec73f5216fc9713ac4780,lex Coyte <a.coyte@intel.com>, 2017-04-27 15:42:02 +1000, , pas reference,,
416,b30e5021f1bc3f8bbc127764fec1ca205e2f177c,lex Coyte <a.coyte@intel.com>, 2017-04-27 13:58:55 +1000, , strengthen assert indicate end cur coverity cid 167665,,
417,8b9328fe9e7b3b72cf7f6143b9c20851971e9085,ustin Viiret <justin.viiret@intel.com>, 2017-04-26 15:12:27 +1000, , rose replace roseliteralmap use bimap apoproach simpler efficient case large number literal,,
418,a75b2ba2e5b06ec3c2f522355e92e9b7c9bf4db1,ustin Viiret <justin.viiret@intel.com>, 2017-04-24 09:27:16 +1000, , rose remove hasliteral,,
419,8a7ac432c00b9e13a4503e3b12eb9882b4e69fa9,ustin Viiret <justin.viiret@intel.com>, 2017-04-24 09:26:35 +1000, , ue2_literal add hash_value,,
420,bb29aeb2986797688687f05e11e16d623ccfa00b,lex Coyte <a.coyte@intel.com>, 2017-04-26 13:45:31 +1000, , rose shift program construction function,,
421,82838f5728ea4f2194bb6dee327c429bfdd8bdc5,ustin Viiret <justin.viiret@intel.com>, 2017-04-26 11:21:19 +1000, , rose_build move dedupe analysis file,,
422,9258592d0be4c28753e2a5746abe63f28370a7ce,ustin Viiret <justin.viiret@intel.com>, 2017-04-24 14:58:20 +1000, , report_manager use unordered_map,,
423,1878b9a857a4353327278a3ee50e5bfb27ec3e76,ustin Viiret <justin.viiret@intel.com>, 2017-04-24 14:40:47 +1000, , report_manager use unordered externalidmap,,
424,1287b70f4b3a41c78b90dd308ded609279650b61,lex Coyte <a.coyte@intel.com>, 2017-04-26 10:38:55 +1000, , split instruction detail file,,
425,f74f4751894b8b1aec5bc6c0ba988eafa01a9ac6,lex Coyte <a.coyte@intel.com>, 2017-04-26 09:31:04 +1000, , rose_program merge record_anchored instruction anchored_delay,,
426,e24c38a85c499c8af88a7ee3cdeed1ead63d65c8,lex Coyte <a.coyte@intel.com>, 2017-04-24 10:22:44 +1000, , rose minor improvement avoid unneeded program instruction strip lonely check handled instruction avoid producing program empty ghost role,,
427,88fd95e38a5c669d0c67231a920429ed2d353e38,lex Coyte <a.coyte@intel.com>, 2017-04-24 09:51:58 +1000, , rose minor clean catchup anchored dfa mean catchup required remove needscatchup rose bytecode catchup based interpreter,,
428,a810bac8f7dffb960acafa2243319375878bbcb6,lex Coyte <a.coyte@intel.com>, 2017-04-11 10:50:16 +1000, , selective generating clear_work_done instruction,,
429,cd424bdb45409f93d8ac2013f0ee415e465d16a4,lex Coyte <a.coyte@intel.com>, 2017-04-21 15:46:13 +1000, , minor clean consistently name function creating program makefoo replace make part writeprogram prog seperate user want make program single literal fragment,,
430,0626a30a6a6cfba751795b324916755eaefb1ec0,atthew Barr <matthew.barr@intel.com>, 2017-04-18 11:48:17 +1000,51, make build wrapper fragile script failing certain path dot whitespace using sed replace part command line overkill mangling quote command line args fix 01org hyperscan,,
431,d809e73d45a9cae3d9d74347f18a6266a22b9fe0,ustin Viiret <justin.viiret@intel.com>, 2017-04-19 15:45:35 +1000, , smallwrite cope everything pruned,,
432,c6f5275accc9154a25fab9c48762527343cf9851,ustin Viiret <justin.viiret@intel.com>, 2017-04-12 11:24:30 +1000, , doc main compile function,,
433,42fca877a75626b2b7d5e1e9ce2a1b50865af190,ustin Viiret <justin.viiret@intel.com>, 2017-04-11 16:13:43 +1000, , smallwrite prune trie rose high quality,,
434,388c16c550e1ab27a939ca105cdcff3f28947b30,ustin Viiret <justin.viiret@intel.com>, 2017-04-11 14:21:02 +1000, , smallwrite construct dfa state bfs order,,
435,10f52346ca4d0e5749a844a73942545fe3695381,ustin Viiret <justin.viiret@intel.com>, 2017-04-11 13:56:51 +1000, , smallwrite bfs ordering refine daddy selection,,
436,3b3f6b739cfef3e88017328fc75367a85533e725,ustin Viiret <justin.viiret@intel.com>, 2017-04-11 13:37:56 +1000, , smallwrite use failure map set dfa daddy state,,
437,beac58fcb42123106e7624509a9b8ab187ded090,ustin Viiret <justin.viiret@intel.com>, 2017-04-11 12:44:20 +1000, , dfa allow smwr avoid lengthy daddy recalc,,
438,1538d90a9eb5edf69eb86270342b108e2b984d6b,ustin Viiret <justin.viiret@intel.com>, 2017-04-18 16:35:06 +1000, , mcsheng_compile factor,,
439,f5d769118aef3b25e9a5852ba8351e17256e16e0,ustin Viiret <justin.viiret@intel.com>, 2017-04-11 11:36:20 +1000, , factor,,
440,0dd8536c6ecff87f28c61b263a1aa596b0fc52c2,ustin Viiret <justin.viiret@intel.com>, 2017-04-11 10:56:22 +1000, , dfa accel init state smwr path small write dfa built literal need look accel state init,,
441,41d7aa82814763cce72c86a602e4920c98b05063,ustin Viiret <justin.viiret@intel.com>, 2017-04-13 13:18:33 +1000, , dfa prune_overlong rather pruning state simply clear report state deep allow hopcroft minimisation reduce size dfa afterwards,,
442,8650a1a33f2a566f23e3dd790f465fc57d04e060,ustin Viiret <justin.viiret@intel.com>, 2017-04-13 16:18:22 +1000, , dfa_min clean improve minimize code,,
443,8fdef3f3be3639a6d7b30e2e8757145d958b5ec9,ustin Viiret <justin.viiret@intel.com>, 2017-04-10 14:23:00 +1000, , use flat_map small map,,
444,c9be18c7e26b6c4356ca4d496715c2400f2377ae,ustin Viiret <justin.viiret@intel.com>, 2017-04-10 11:05:06 +1000, , use small_vector path,,
445,304bac32869b6811375ce00f73e50f882fc7ba70,ustin Viiret <justin.viiret@intel.com>, 2017-04-10 10:32:37 +1000, , reduce malloc traffic tidy,,
446,4cc998e4ab480b546be7f3c03fc60e6e690352f1,ustin Viiret <justin.viiret@intel.com>, 2017-04-10 16:39:31 +1000, , ng_limex_accel fix broken termination condition,,
447,083d84cfd6330be0bcaaaf5e21843a2369b3c1bc,ustin Viiret <justin.viiret@intel.com>, 2017-04-07 17:02:00 +1000, , expression add much faster,,
448,0b8f25a036540170e07f341be0d9821f9bb1cb06,atthew Barr <matthew.barr@intel.com>, 2017-04-07 16:40:11 +1000, , ensure simd type aligned assume turn clang sensitive location alignment attribute,,
449,c0d79609548eb2291af6be5dde7f7ff1c814537e,ustin Viiret <justin.viiret@intel.com>, 2017-04-06 13:47:30 +1000, , ng_limex_accel compile time speedup tidy,,
450,40f03929be10e0d6b99ad553f03a7181df8bf3d3,ustin Viiret <justin.viiret@intel.com>, 2017-04-06 11:43:56 +1000, , use flat_set hinted state,,
451,698653766bf8bf8559f315b0518b12d9b88de4d0,ustin Viiret <justin.viiret@intel.com>, 2017-04-06 16:14:43 +1000, , find outs2_broken faster,,
452,bfcb39158027a8aa8c5e6d4aeb5c9477778b4622,ustin Viiret <justin.viiret@intel.com>, 2017-01-20 14:25:50 +1100, , doc update copyright year,,
453,6dc1e202b9ea42de6f7728c45a27a5877de666d3,ustin Viiret <justin.viiret@intel.com>, 2016-10-31 09:46:41 +1100, , hsbench documentation,,
454,b1c57f9f5427da09f7e1088b44c05cd26ab8a660,atthew Barr <matthew.barr@intel.com>, 2017-04-06 10:53:28 +1000, , cmake check libc directly rather trying infer libc use platform compiler look defined symbol,,
455,19c7161d04d03ef1b551184496acc8df02058c16,atthew Barr <matthew.barr@intel.com>, 2017-04-07 11:11:53 +1000, , use ue2 noncopyable instead deleting copy ctor,,
456,51b91466081a38b5a7497e0f22314f03fc3c768f,atthew Barr <matthew.barr@intel.com>, 2017-03-23 08:13:00 +1100, , window tool unix,,
457,d4c66e294bb9c76d043f41f5db88f001292dcd02,ustin Viiret <justin.viiret@intel.com>, 2017-03-31 14:04:44 +1100, , smallwrite aho corasick construction literal,,
458,b75b169b495175bb0ca49e81759805f8052e6433,ustin Viiret <justin.viiret@intel.com>, 2017-03-02 11:09:27 +1100, , smallwrite simple trie experiment,,
459,eec2b8233dbd78552cd5a2ef689c75dc6e940e3d,ustin Viiret <justin.viiret@intel.com>, 2017-04-05 16:40:07 +1000, , rdfa_merge sort esets alphabet calc,,
460,2f9d063190f99bbd6ccb0049d20e886f15c95908,"u, Chi <chi.xu@intel.com>", 2017-04-06 04:20:17 +0800, , rose fix match difference bug,,
461,97bbb6250424b12409fe447cf50f8cd08ea16347,ustin Viiret <justin.viiret@intel.com>, 2017-04-06 10:09:34 +1000, , bytecode_ptr need stdexcept logic_error,,
462,37596c50cfdf9ba7b6b2a6ba5d27b0629e5c3750,ustin Viiret <justin.viiret@intel.com>, 2017-04-06 08:37:05 +1000, , bytecode_ptr avoid shadowing size,,
463,d4146059db033326c0d2da035702fb451ac66707,ustin Viiret <justin.viiret@intel.com>, 2017-04-05 16:58:53 +1000, , bytecode_ptr add shrink member function,,
464,82b889f4a26c62c03e95a02f2d83737a2b6ce60b,ustin Viiret <justin.viiret@intel.com>, 2017-04-05 15:54:52 +1000, , bytecode_ptr fix shadow conversion issue gcc48,,
465,3e5a8c9c9042eaac7ec5689a9305e441a8301a5b,ustin Viiret <justin.viiret@intel.com>, 2017-04-05 10:29:22 +1000, , rose eliminate rosesize use bytecode_ptr size,,
466,820f1432aadf24a0c4ea199133a68c5e74525821,ustin Viiret <justin.viiret@intel.com>, 2017-04-04 11:52:25 +1000, , alloc remove,,
467,d269b83dda4f8707718161353ab92aba330cd324,ustin Viiret <justin.viiret@intel.com>, 2017-04-04 11:50:10 +1000, , use bytecode_ptr,,
468,e8162960fcbbf4eea848fae85acb9632c7854011,ustin Viiret <justin.viiret@intel.com>, 2017-04-04 11:41:50 +1000, , unit use bytecode_ptr instead,,
469,b6047ea5d4ba0c01eccc91beab09688ffd13b328,ustin Viiret <justin.viiret@intel.com>, 2017-04-04 11:19:07 +1000, , rose use bytecode_ptr interpreter program,,
470,0a3bd455ad0a00d01201f6c919d5dc5a94737ba6,ustin Viiret <justin.viiret@intel.com>, 2017-04-04 11:06:02 +1000, , fix indentation,,
471,63fe84c3f14edd231e427be70553c056e48d820d,ustin Viiret <justin.viiret@intel.com>, 2017-04-04 11:02:33 +1000, , bytecode_ptr add rather always zeroing memory,,
472,5653fa55a1af255efc6d752dff3789fea34b99a2,ustin Viiret <justin.viiret@intel.com>, 2017-04-04 10:51:09 +1000, , bytecode_ptr update,,
473,d9bac2bdb3da02ba755eeebddd9583314f996986,ustin Viiret <justin.viiret@intel.com>, 2017-04-04 09:29:41 +1000, , teddy fix forward decl namespace ue2,,
474,67779e0c0af17a4c9dbbf75856d24c6ceb2c5dcf,ustin Viiret <justin.viiret@intel.com>, 2017-04-03 17:38:26 +1000, , bytecode_ptr small improvement,,
475,a197074c5d897e50918389b75365d7acd87b618c,ustin Viiret <justin.viiret@intel.com>, 2017-04-03 17:21:37 +1000, , nfa switch using bytecode_ptr nfa,,
476,905ac780617ddc0f6da4bc21ccff120dbe046891,ustin Viiret <justin.viiret@intel.com>, 2017-04-03 16:47:21 +1000, , use bytecode_ptr,,
477,7b17d418e7d830e6e85eb7a41424d9208a53231f,ustin Viiret <justin.viiret@intel.com>, 2017-04-03 13:56:49 +1000, , hwlm use bytecode_ptr hwlm structure,,
478,813f1e3fb9db8d6c36fe1a07d01f0c57cd3d79ca,ustin Viiret <justin.viiret@intel.com>, 2017-03-31 13:22:04 +1100, , rose use bytecode_ptr roseengine,,
479,73ef7f1e448fd2899b6fb88e0551dd4ceaff87d9,ustin Viiret <justin.viiret@intel.com>, 2017-03-31 11:25:04 +1100, , mpvcompile use bytecode_ptr,,
480,3590f73151fcaac7b6bf90f2ebbf09254161225a,ustin Viiret <justin.viiret@intel.com>, 2017-03-20 17:26:49 +1100, , fdr use bytecode_ptr fdr teddy compiler,,
481,999628311221595cd814bf53cc7e2e9ee20a2a2d,ustin Viiret <justin.viiret@intel.com>, 2017-03-20 17:18:41 +1100, , noodle_build use bytecode_ptr,,
482,e90ad34f67aefe75b8f5aab9d6fa2cf393c97486,ustin Viiret <justin.viiret@intel.com>, 2017-03-20 16:31:01 +1100, , delete smwrsize,,
483,a5ed9a9330daff3a07514ee1f025ec60c8749547,ustin Viiret <justin.viiret@intel.com>, 2017-03-20 16:30:08 +1100, , use bytecode_ptr,,
484,7288da22bd83de23314224de25af1149675ebade,ustin Viiret <justin.viiret@intel.com>, 2017-03-20 15:35:50 +1100, , limex_compile use bytecode_ptr,,
485,befdbb781dfa430a594d467718a5f8e0d0d19c75,ustin Viiret <justin.viiret@intel.com>, 2017-03-20 15:11:44 +1100, , add func bytecode_ptr,,
486,2698e534e49d0920c9b38747bf0ef82db34760b2,ustin Viiret <justin.viiret@intel.com>, 2017-03-20 14:51:36 +1100, , use bytecode_ptr,,
487,97516eccb68bbe37d37397c5efb81a6483a0fe8c,ustin Viiret <justin.viiret@intel.com>, 2017-03-20 13:53:40 +1100, , fdr use bytecode_ptr internally,,
488,6499d306ecaafc3470c17c093b500c7834900fe1,ustin Viiret <justin.viiret@intel.com>, 2017-03-20 11:51:15 +1100, , bytecode_ptr new smart pointer type bytecode_ptr queried size alignment,,
489,9a82689d00667b118b4814ec0bbfb3ae1bde0145,ustin Viiret <justin.viiret@intel.com>, 2017-04-04 14:36:52 +1000, , limex general cannot_die analysis,,
490,152552423fc4c7f55300cfd0d7586937746945e5,ustin Viiret <justin.viiret@intel.com>, 2017-04-03 13:05:17 +1000, , limex refactor non accel loop function,,
491,578277e535e08f3b4aa33f0d6ed18966396ad23e,ustin Viiret <justin.viiret@intel.com>, 2017-04-03 12:30:30 +1000, , limex_dump dump limex type flag text,,
492,8713cfbd9e0764d4a30c4b6127948c0ab761fb64,ustin Viiret <justin.viiret@intel.com>, 2017-04-03 11:40:42 +1000, , limex add cannot_die flag loop without test,,
493,7920b1086b4575eaf349b7656d39fe0ce7cb2422,lex Coyte <a.coyte@intel.com>, 2017-04-04 15:43:57 +1000, , default move special function,,
494,894e6835e6483c4edff88dba68ddf418f0ef7d50,lex Coyte <a.coyte@intel.com>, 2017-04-04 11:38:27 +1000, , ensure engine added leftqueuemap real rather lookarounds,,
495,aa4ae755d8f3d2fa7707793c3590a348b71afb92,ustin Viiret <justin.viiret@intel.com>, 2017-03-30 17:00:52 +1100, , depth use hash_all,,
496,5d1922327e7067b4d58e7f321c90ca8f761f4a78,ustin Viiret <justin.viiret@intel.com>, 2017-03-30 16:57:43 +1100, , depth use totally_ordered,,
497,cf82924a3978b1002176cfa40cc839833c99cd7c,ustin Viiret <justin.viiret@intel.com>, 2017-03-30 16:33:11 +1100, , depth make constructor explicit,,
498,37cb93e60f5d423aecb0571cb2e1305f8f2c7599,lex Coyte <a.coyte@intel.com>, 2017-03-30 14:34:33 +1100, , rose_build reduce size scope context object,,
499,a2b2940f857f7bca77ed32f2e4dd9c3926569b17,ustin Viiret <justin.viiret@intel.com>, 2017-03-30 11:18:24 +1100, , limex move load input closer use,,
500,ae3cb7de6fd48c20decda1e71e9aadcb28d20b84,"u, Chi <chi.xu@intel.com>", 2017-03-31 04:37:33 +0800, , rose add multi path shufti 16x8 32x8 32x16 64x8 multi path lookaround instruction,,
501,7533e3341e20aa4746b058207909a84cba294f8a,atthew Barr <matthew.barr@intel.com>, 2017-03-23 12:19:35 +1100, , fail sqlite present,,
502,1ef87c43ee208a781acc7cab6f248ed00d0d2d8a,ustin Viiret <justin.viiret@intel.com>, 2017-03-30 14:37:35 +1100, , noncopyable switch boost,,
503,a9844fbf74068cb78d48733c8fc7ef001afc4fb4,ustin Viiret <justin.viiret@intel.com>, 2017-03-30 14:30:36 +1100, , noncopyable add simple ue2 noncopyable class,,
504,a61b92f8d14c5418cb42d207b6ad8f495df66f53,ustin Viiret <justin.viiret@intel.com>, 2017-03-30 13:55:36 +1100, , operator add simple ue2 totally_ordered class,,
505,cd418ea6a889a02316bcd912e9b765fcdc86fd89,atthew Barr <matthew.barr@intel.com>, 2017-03-30 13:40:52 +1100, , wrapper system intrin header,,
506,82011831387b5eac995f9945ee7a1125509476e8,atthew Barr <matthew.barr@intel.com>, 2017-03-29 16:39:16 +1100, , check compiler architecture flag one place,,
507,5fe524fbb3510e5c05c8b8c67ffce546a746d011,ustin Viiret <justin.viiret@intel.com>, 2017-03-29 13:10:07 +1100, , rose allow lit squash share fragment,,
508,18f843bcc16501f3d9586f59baaced78b8bd86ad,ustin Viiret <justin.viiret@intel.com>, 2017-03-29 13:06:26 +1100, , rose add clear_work_done instruction preparatory work allowing fragment shared literal squash group,,
509,803f61d818d135441dd8a0363e5bb614febf8492,atthew Barr <matthew.barr@intel.com>, 2017-03-29 13:04:27 +1100, , icc __popcnt__ macro,,
510,1f3a000bfa440bbbad404a5eeff992099b588acd,ustin Viiret <justin.viiret@intel.com>, 2017-03-29 15:08:16 +1100, , dump_util move namespace ue2,,
511,7d23a7e2d35b3cda89bbe9a017e2c44003dd9db9,ustin Viiret <justin.viiret@intel.com>, 2017-03-29 14:33:37 +1100, , som move som_type namespace ue2,,
512,a4df49dd667581de2302bc7df48a1d3b9c821bde,ustin Viiret <justin.viiret@intel.com>, 2017-03-24 10:41:16 +1100, , unit better output expr_info unit test,,
513,a871f70c2566f696c530b1ac2e65e26ce0f8bf6f,ustin Viiret <justin.viiret@intel.com>, 2017-03-23 14:10:14 +1100, , ng_extparam split work per comp reduce change break extparam processing propagates min_length min_offset max_offset report graph run graph reduction based extparams apply reduce pas whole graph later well component calc_components,,
514,0a163b553543397c0e6693c6f50e674443f57a55,ustin Viiret <justin.viiret@intel.com>, 2017-03-28 11:26:40 +1100, , rose use live report dedupe assignment,,
515,a1bc69f3dd4229e78c82882b5ebd9af1b5a88bc5,ustin Viiret <justin.viiret@intel.com>, 2017-03-23 10:12:12 +1100, , allow simple exh lit squash,,
516,1d9a5421cef61beb837ffed7df3dacbdb1af31f7,atthew Barr <matthew.barr@intel.com>, 2017-03-28 10:51:41 +1100, , icc __bmi2__ macro,,
517,0cbec2c1c3b67001b30426ec46ddbfd993d53d16,lex Coyte <a.coyte@intel.com>, 2017-03-22 12:43:42 +1100, , correct offset initial block block,,
518,1200f33116ae393d199ea318043951bbceea64b9,ustin Viiret <justin.viiret@intel.com>, 2017-03-22 10:56:59 +1100, , ng_region need copy enters,,
519,699ab4190a50a396ef07ef66d1c4e2a8c0c69ffc,ustin Viiret <justin.viiret@intel.com>, 2017-03-22 09:43:50 +1100, , ng_region clean modernise,,
520,ca22edc9d36298dc83edc70720be1b15a05367a7,ustin Viiret <justin.viiret@intel.com>, 2017-03-21 17:19:56 +1100, , ng_region realloc exit,,
521,d63fdcd860713243489317bed54e2d7e2e7afb51,ustin Viiret <justin.viiret@intel.com>, 2017-03-15 09:37:21 +1100, , ng_region simplify,,
522,7396c939907e34fb3f650f953c5294c7512f2825,ustin Viiret <justin.viiret@intel.com>, 2017-03-15 09:29:44 +1100, , ng_region clean refineexits,,
523,8823a8fbfdaeff4a9e2d7f17d2f5063391b9013b,ustin Viiret <justin.viiret@intel.com>, 2017-03-14 18:43:42 +1100, , ng_region use flat_sets exit_info,,
524,546091f81933ca12cd28e4b15cbd3db5ee66ed0a,ustin Viiret <justin.viiret@intel.com>, 2017-03-21 13:09:53 +1100, , filter vertex,,
525,4b3ff085d350f702e7ff5ea11ac4afb6c1917755,ustin Viiret <justin.viiret@intel.com>, 2017-03-21 12:37:52 +1100, , ng_undirected avoid parallel edge construction rather using set edge,,
526,9724f8c3cc92282fd9576c6eab38d449aecc991d,ustin Viiret <justin.viiret@intel.com>, 2017-03-21 12:31:08 +1100, , ng_undirected modernize code,,
527,560e522457ecb643acef5a55a982e10b365ba620,ustin Viiret <justin.viiret@intel.com>, 2017-03-21 10:58:26 +1100, , add grey box control,,
528,ba867ebaff7e43f2ae63c9374be125e3a8e8994b,ustin Viiret <justin.viiret@intel.com>, 2017-03-21 10:27:14 +1100, , rework move graph rather cloning graph output rework calc component move,,
529,5dfae12a62f8145b01962ec8b37c825f28c0849d,ustin Viiret <justin.viiret@intel.com>, 2017-03-16 18:18:34 +1100, , split ngwrapper ngholder expressioninfo use ngholder graph information expression property report flag information etc new class expressioninfo,,
530,fadfab6d8c0c0d71c08c68f8b4178eb5a406867b,atthew Barr <matthew.barr@intel.com>, 2017-03-20 10:00:51 +1100, , install example source docdir example,,
531,ce50ff611910369a5be3bcb223ffff6c0594458d,atthew Barr <matthew.barr@intel.com>, 2017-03-02 15:26:03 +1100, , use gnuinstalldirs install path,,
532,5daa191313d8886c5d93ff28a323728108bf7aee,atthew Barr <matthew.barr@intel.com>, 2017-03-17 09:11:53 +1100, , cmake simplify version check,,
533,11aac0785503a35d9b9906f29a616a7e6606ceb2,atthew Barr <matthew.barr@intel.com>, 2017-03-15 16:49:05 +1100, , cmake override gcc tuning guess,,
534,b68e4ea336613b9f1251dbe466df712c5d479428,atthew Barr <matthew.barr@intel.com>, 2017-03-17 09:25:03 +1100, , cmake move boost test,,
535,287f519205308b07017ac147604f1a87d0b1a526,atthew Barr <matthew.barr@intel.com>, 2017-03-16 16:58:42 +1100, , cmake look boost tree first development tend use symlink recent version boost hyperscan source tree look first also unset cached result recheck boost version change,,
536,01b91da1cd1ae9e9ab46999b1d549836062887ee,atthew Barr <matthew.barr@intel.com>, 2017-03-16 16:30:01 +1100, , use default allocator std vector,,
537,de52b30c3ed0c41c38f8d977a5526ca2cdc45384,lex Coyte <a.coyte@intel.com>, 2017-03-16 15:30:33 +1100, , make rose responsible dumping bytecode,,
538,aeba9bc42caedc2620cc59ed455002d0eb102e85,lex Coyte <a.coyte@intel.com>, 2017-03-16 12:51:24 +1100, , make build_context rosebuildimpl params const,,
539,b4ad7359d69d0cf18eb03f6d8fcf6252540e0d8d,atthew Barr <matthew.barr@intel.com>, 2017-03-15 13:27:18 +1100, , build robust temp file handling,,
540,8a6b38a9b526d9a2374f8b6e4c853b840e4a06d3,ustin Viiret <justin.viiret@intel.com>, 2017-03-13 15:18:12 +1100, , ng_dominators use vector doms internally,,
541,5005d5005047837b1f41fe485331482bba9ff98a,ustin Viiret <justin.viiret@intel.com>, 2017-03-13 11:49:19 +1100, , limex_compile repeatedly calc dominators,,
542,2d660ce4db2b9db597277b98baa5ab4795a79eab,ustin Viiret <justin.viiret@intel.com>, 2017-03-10 15:58:11 +1100, , small fix msvc compat,,
543,187a4b82c2bb1160da3697e2f4b85f98fbdd0df3,ustin Viiret <justin.viiret@intel.com>, 2017-03-10 13:43:31 +1100, , small_vector add header handle older boost provides ue2 small_vector alloc fall back std vector alloc boost version old present,,
544,3e597e85ffcebcb2d11b80282f7ace3ed98c7fcb,ustin Viiret <justin.viiret@intel.com>, 2017-03-10 09:42:57 +1100, , restore use boost next libc check std next provided boost derived ue2_graph iterators,,
545,448ce8a496d2577702bed5f12bcf6488e554e299,"ang, Xiang W <xiang.w.wang@intel.com>", 2017-03-09 09:33:29 -0500, , 3098 add unaligned load andn without bmi,,
546,26ec7dd332bae9af2ddf1ae0b590cc49944ec588,ustin Viiret <justin.viiret@intel.com>, 2017-03-08 10:42:28 +1100, , use std next boost next,,
547,037e39b6f5a68ee7ca1de4189591ccc355bae889,ustin Viiret <justin.viiret@intel.com>, 2017-03-08 10:04:20 +1100, , stop using ptr_vector nowadays use vector unique_ptr,,
548,d8eb259ac73c4a334c7794a2099c95abaf496a6d,ustin Viiret <justin.viiret@intel.com>, 2017-03-01 17:12:45 +1100, , serialize tidy,,
549,bc7da2807a054c92689b059e0615c444f27b055a,ustin Viiret <justin.viiret@intel.com>, 2017-03-01 16:55:24 +1100, , unit modernise test_util,,
550,1376f3849aef06c5a5a86491552cc272c94303e1,ustin Viiret <justin.viiret@intel.com>, 2017-03-01 16:07:28 +1100, , serialize parameterize pattern well,,
551,a97ec56aeebefe5e5c069b1e68053a89b47968d8,ustin Viiret <justin.viiret@intel.com>, 2017-03-01 13:12:39 +1100, , serialize add vectored mode,,
552,834aebe8b64801a712bea02cebb761ffbc9c0a6c,ustin Viiret <justin.viiret@intel.com>, 2017-03-09 11:12:16 +1100, , ng_find_matches use wd.active accepts,,
553,bae8ebc62d25da7d3958866efcc4ff66c189841d,ustin Viiret <justin.viiret@intel.com>, 2017-03-09 10:55:22 +1100, , ng_find_matches speed gather ... bydepth,,
554,749e3e64b9e00615559b623dab4741970f69cd7e,ustin Viiret <justin.viiret@intel.com>, 2017-03-08 16:27:41 +1100, , getmatches simplify,,
555,c81c30b1442d2c1dba3e5910e98da509737da00f,ustin Viiret <justin.viiret@intel.com>, 2017-03-08 15:57:29 +1100, , findmatches persist working data,,
556,cc1191d94c987ffc4a9b3ecd867104b4f8f25835,ustin Viiret <justin.viiret@intel.com>, 2017-03-08 15:46:25 +1100, , getsuccessors reuse vector state output,,
557,7ad21500c470998a8dbca4813425b7edaee7dc1f,ustin Viiret <justin.viiret@intel.com>, 2017-03-08 15:41:06 +1100, , getactivestates return sorted uniqued vector,,
558,79308e6791306c187b3ced41e04e28cd2b221036,atthew Barr <matthew.barr@intel.com>, 2017-03-07 16:08:02 +1100, , cmake build static libs,,
559,ce6a10ef58f974cc3e5986afcd4dbe48dfbb21cd,atthew Barr <matthew.barr@intel.com>, 2017-03-07 16:06:46 +1100, , hsbench create greybox release build,,
560,533fcf383dcd71e18c043cda0d61507486f3fe78,ustin Viiret <justin.viiret@intel.com>, 2017-03-08 11:36:24 +1100, , ng_fuzzy apply resource limit vertex count,,
561,ffab97ca8c30c2434f3a524d23595ec2400d37d1,"ang, Xiang W <xiang.w.wang@intel.com>", 2017-03-08 06:35:23 -0500, , fdr delete dead confirm code,,
562,7ca81ff530650859067d98ffe1645bb28fc0f7e2,ustin Viiret <justin.viiret@intel.com>, 2017-03-07 11:47:10 +1100, , ng_find_matches limit big willing test require tracking 15k state including edit distance state slow,,
563,d2416736cb586d380ffb9b1ff3b63194247d7e81,atthew Barr <matthew.barr@intel.com>, 2017-03-07 09:58:24 +1100, , use intrinsic get correct movq everywhere real trick _mm_set_epi64x note take bit value ptr 128 bit value like non compiler twist knot alignment whatever confuses,,
564,96fdca6f544d2086972361df332edc543ba5fab0,ustin Viiret <justin.viiret@intel.com>, 2017-03-07 09:41:51 +1100, , rose guard writenfainfo zero nfas,,
565,5edecbf539fb3b979f45c5832ef8c04c07bc085e,ustin Viiret <justin.viiret@intel.com>, 2017-03-06 14:15:56 +1100, , check can_never_match validate_fuzzy,,
566,c50a931bb43601e85807003f6058fa6a901d9b07,atthew Barr <matthew.barr@intel.com>, 2017-03-03 14:53:41 +1100, , use std move explicitly avoid ambiguity boost,,
567,eed2743d042136611e77adca25437a8092f7adea,natoly Burakov <anatoly.burakov@intel.com>, 2017-02-10 15:46:29 +0000, , add approximate matching documentation,,
568,ebe849603bb0e5c40fc16ca741f02674b1dd74f5,natoly Burakov <anatoly.burakov@intel.com>, 2017-02-10 15:45:09 +0000, , add support approximate matching tool,,
569,9f72dede5cd81bec450e1189633f4e5d3a49b72a,natoly Burakov <anatoly.burakov@intel.com>, 2017-02-10 15:44:16 +0000, , add support approximate matching nfa matcher unit test,,
570,4c2b7cc04fefd7198915868239f3b1bd5dac1c14,natoly Burakov <anatoly.burakov@intel.com>, 2017-02-10 15:42:36 +0000, , add support approximate matching ue2collider,,
571,2de6706df24457ba759c8e97daf540784f8347b7,natoly Burakov <anatoly.burakov@intel.com>, 2017-02-10 15:37:35 +0000, , adding support compiling approximate matching pattern add new edit_distance extparam,,
572,60fc975c816d78144bbf05b51306554148d0b6a4,ustin Viiret <justin.viiret@intel.com>, 2017-03-02 10:06:29 +1100, , rose use roundup_n alignment,,
573,09d19c7c571b7dcb0956c96117fe7f95ce4169f5,ustin Viiret <justin.viiret@intel.com>, 2017-03-02 09:51:19 +1100, , rose remove unnecessary engine blob size check,,
574,2ec3019e04dd84937f957ad9edc55d032ddbfe5a,ustin Viiret <justin.viiret@intel.com>, 2017-03-02 09:46:59 +1100, , rose state work writing nfainfo structs,,
575,96be1190efa4938a363a8122975ac0daaf5f75d4,ustin Viiret <justin.viiret@intel.com>, 2017-03-02 09:39:23 +1100, , rose move matcher bytecode engine blob,,
576,b2aae060d831ca50d243cc3d3ee9808f8224392b,ustin Viiret <justin.viiret@intel.com>, 2017-03-02 09:18:28 +1100, , rose consistent naming updatenfastate,,
577,6013fb154665113ecf0e059945f2af9574d76a65,ustin Viiret <justin.viiret@intel.com>, 2017-03-01 11:28:14 +1100, , engine_blob add_range member function,,
578,10aa806d677f92b5725291a477691458f88daa9e,ustin Viiret <justin.viiret@intel.com>, 2017-02-28 17:13:47 +1100, , rose clean nfa state alloc,,
579,246f9f4f86f41de57843b6806bb001212c7ee93e,ustin Viiret <justin.viiret@intel.com>, 2017-02-28 17:03:59 +1100, , rose update nfa info earlier engine blob,,
580,a0b0247e477f949c692aea1c99571cce415fc115,ustin Viiret <justin.viiret@intel.com>, 2017-02-28 14:39:37 +1100, , rose move nfainfo engine blob,,
581,c619621573805985411668397e58c8e3f00f7709,ustin Viiret <justin.viiret@intel.com>, 2017-02-28 13:55:46 +1100, , rose move leftfix info engine blob refactor,,
582,395d6ae650f4e827d0494144494de08bf17f9fa0,ustin Viiret <justin.viiret@intel.com>, 2017-02-28 13:46:07 +1100, , rose move dkey info engine blob,,
583,e3d2d678330b4954b126d8b3d88087b1eb52ac49,ustin Viiret <justin.viiret@intel.com>, 2017-02-28 11:18:23 +1100, , rose move lookaround table engine blob,,
584,b6254ca11f7fb5c5cd77a9ad4e084678a08b86af,ustin Viiret <justin.viiret@intel.com>, 2017-02-27 16:55:02 +1100, , rose move active leftfix iter engine blob,,
585,282f72e04d83aa86178b94b95b473b65b37b77ac,ustin Viiret <justin.viiret@intel.com>, 2017-02-27 16:33:43 +1100, , rose move som reverse nfas engine_blob,,
586,f4bda9def66f37720c9dd40a2f62fc100879137d,ustin Viiret <justin.viiret@intel.com>, 2017-02-23 16:36:28 +1100, , rose build roseengine prototype bytecode rather tracking great many offset u32 variable build roseengine prototype,,
587,90216921b068fa4891aea313061654cef3cdbd96,"ang, Xiang W <xiang.w.wang@intel.com>", 2017-01-23 17:15:40 -0500, , fdr front end loop improvement,,
588,7b5c4c85cc037535a0b013cc9cbfcd76b5fa10a0,ustin Viiret <justin.viiret@intel.com>, 2017-02-23 11:43:49 +1100, , rose create new programbuild struct,,
589,78875614c876ee95d52ce94fc77e5ca3e243fcd7,ustin Viiret <justin.viiret@intel.com>, 2017-02-23 09:52:52 +1100, , rose make take one lit_id,,
590,b525d7786cfff91d8f57f5a669a1a47ccb1020f3,ustin Viiret <justin.viiret@intel.com>, 2017-02-23 09:29:11 +1100, , rose assign fragment event lit,,
591,bf93c993cb282b405888f812e05ede86f8ca9a53,ustin Viiret <justin.viiret@intel.com>, 2017-02-22 16:01:40 +1100, , rose remove final_id,,
592,b68694b729d1dabf643bb2f891ab52154c7d6495,ustin Viiret <justin.viiret@intel.com>, 2017-02-22 14:48:23 +1100, , rose new program construction code,,
593,176c61aeaa4a25d7722335bbdb526ca7e765149e,ustin Viiret <justin.viiret@intel.com>, 2017-02-22 12:46:52 +1100, , clean,,
594,6a0dc261a2b489b12647497f831671e81440e4ee,ustin Viiret <justin.viiret@intel.com>, 2017-02-22 10:56:26 +1100, , final_id,,
595,24ffb156e9766722d48cd7e7c38519b715ea4063,ustin Viiret <justin.viiret@intel.com>, 2017-02-22 10:28:40 +1100, , rose eliminate global final fragment map,,
596,a06e877fde0429cd0b95020d06de47447d84a01f,ustin Viiret <justin.viiret@intel.com>, 2017-02-22 10:19:56 +1100, , rose dump simplify,,
597,454fbf33d51d9a5a056244b359b8ea72011d17f6,ustin Viiret <justin.viiret@intel.com>, 2017-02-22 10:12:56 +1100, , rose tidy,,
598,6c5b4e657ce9a781befcc5b3a922aab36d34d86e,ustin Viiret <justin.viiret@intel.com>, 2017-02-22 09:53:09 +1100, , simplify literal build,,
599,bcbd85ab672f71ebe06e2a715a997c2bf53c8b90,ustin Viiret <justin.viiret@intel.com>, 2017-02-16 15:39:11 +1100, , rose dump support delay program,,
600,dc50ab291b4da2e5b8d0c1742a4985ec9a5fbd6e,ustin Viiret <justin.viiret@intel.com>, 2017-02-16 11:03:05 +1100, , container allow sort_and_unique comparator,,
601,cea8f452f2b4da5d73300f9bfd51358da1e0e6bc,ustin Viiret <justin.viiret@intel.com>, 2017-02-16 10:47:24 +1100, , rose reorganise delay program generation,,
602,a2d2f7cb95909ffacd1675e73173a24bfdc90c66,ustin Viiret <justin.viiret@intel.com>, 2017-02-16 09:19:44 +1100, , rose dedupe anch program,,
603,75c7f4231420f521c782f88ce467633c08d4467c,ustin Viiret <justin.viiret@intel.com>, 2017-02-15 14:03:30 +1100, , rose emit record_anchored anchored progs,,
604,f5dd20e4617d0b5d1a56430a1ac45f1665688b46,ustin Viiret <justin.viiret@intel.com>, 2017-02-15 13:54:09 +1100, , rose rearrange anchored program generation,,
605,6a945e27fbc3db75177162998eb81303b0f3157c,ustin Viiret <justin.viiret@intel.com>, 2017-02-14 11:11:10 +1100, , rose reduce delay program dep final_id,,
606,dc8220648cf983bd911dc61a43f870110dadf2e7,ustin Viiret <justin.viiret@intel.com>, 2017-02-14 10:23:53 +1100, , rose remove unused,,
607,c426d2dc7dd11ca2fdcd3e2537577f8cad07131a,ustin Viiret <justin.viiret@intel.com>, 2017-02-14 10:19:25 +1100, , rose reduce anchored program dep final_id need build anchored program case record_anchored instruction generated key directly rather using final_id,,
608,ea8d0bcb1c76fef8fde1c9c7f2ebfd2f4729d205,ustin Viiret <justin.viiret@intel.com>, 2017-02-14 09:14:58 +1100, , rose build fragment directly,,
609,79512bd5c3ea0448fb52a9651e254a7e4687a1f2,ustin Viiret <justin.viiret@intel.com>, 2017-02-13 16:41:08 +1100, , rose use fragment earlier anchored dfas,,
610,8b25d834157a4ae4ef6da86610dfca6bba498fa5,ustin Viiret <justin.viiret@intel.com>, 2017-02-13 15:54:16 +1100, , rose write fragment literal_info,,
611,1eae677d73cc83928daef934d65344fc0ff1a12b,ustin Viiret <justin.viiret@intel.com>, 2017-02-13 15:38:05 +1100, , rose_build_impl fix header guard,,
612,893674d3c777ca04b74d05763b48238e9d1925e4,ustin Viiret <justin.viiret@intel.com>, 2017-02-13 15:35:38 +1100, , tbi build,,
613,fddcdbb12992e803772cf2bb425cfbf821ecd424,lex Coyte <a.coyte@intel.com>, 2017-02-14 09:56:43 +1100, , determinisation use unordered_map hold state set mapping,,
614,1be1293491e95e0bb60429e7531167b569fc6312,ustin Viiret <justin.viiret@intel.com>, 2017-02-10 13:04:22 +1100, , fdr add grey box control flood detection,,
615,9363ae74860c638fe65a42a5bf415d8b210b4fd2,atthew Barr <matthew.barr@intel.com>, 2017-02-10 11:29:42 +1100, , clear upper half avx register libm call clearing upper half avx register required calling sse code avoid avx sse transition penalty,,
616,1245156f44110f214c207ee2350be07faa8add29,ustin Viiret <justin.viiret@intel.com>, 2017-02-03 11:39:06 +1100, , parser handle control verb without close paren,,
617,084596bb5e24929380e7c3e645ed6ecb890e7a4d,ustin Viiret <justin.viiret@intel.com>, 2017-02-03 11:17:47 +1100, , parser check std out_of_range stoul,,
618,821a1b81e6ce75e3547853d1d70e5418eb04a967,ustin Viiret <justin.viiret@intel.com>, 2017-02-03 09:40:00 +1100, , rose dump delay rebuild table streaming,,
619,bef6889844aac86fa3b6cdb6cea9217b225d9e36,ustin Viiret <justin.viiret@intel.com>, 2017-02-02 15:49:26 +1100, , parser use control_verb parser inline,,
620,bfc8be56755b745f78459953530c04b60ffc2ee1,ustin Viiret <justin.viiret@intel.com>, 2017-02-02 15:01:30 +1100, , parser use stoul strtol,,
621,4def0c8a52766e72f2345b06f974129dbfacbecc,ustin Viiret <justin.viiret@intel.com>, 2017-02-02 13:56:30 +1100, , parser switch using char pointer,,
622,1875d55cf1d047da0a74b2df8311225ace604dcd,ustin Viiret <justin.viiret@intel.com>, 2017-01-12 12:35:54 +1100, , parser add initial parser control verb reliably handle control verb like utf8 happen start pattern allows ordering,,
623,d43e9d838f38f561072984c2365cce788939b751,ustin Viiret <justin.viiret@intel.com>, 2017-02-02 10:35:40 +1100, , rose delete dead code clonevertex,,
624,d48a11cbbddac1eb8ec41cad04a6f102964921b4,ustin Viiret <justin.viiret@intel.com>, 2017-02-02 10:33:20 +1100, , refactor,,
625,7acd8dcac847ea4a80236d58c2890a6db214e66e,ustin Viiret <justin.viiret@intel.com>, 2017-02-02 10:26:11 +1100, , dead code remove,,
626,c4bfe0449c10ff71cb94ac373ce9c70c10167161,ustin Viiret <justin.viiret@intel.com>, 2017-02-01 14:47:05 +1100, , lookaround reduce compile time trimliterals,,
627,8ee8f5f236b0c4209ff123cfe07b293dff164b10,ustin Viiret <justin.viiret@intel.com>, 2017-02-01 10:50:44 +1100, , safety assertion delayed rebuild,,
628,a4af801dd12bb6ea6ac43b3abd859170eb8e13f1,ustin Viiret <justin.viiret@intel.com>, 2017-02-01 10:41:32 +1100, , rose define invalid value program offset,,
629,ebe12797e66973e6ca66934478f12012046a98a1,ustin Viiret <justin.viiret@intel.com>, 2017-02-01 10:37:15 +1100, , assert program offset non zero,,
630,7bdb32720367f7d229ed7009f0cc61d1bffcd99a,ustin Viiret <justin.viiret@intel.com>, 2017-01-31 14:28:56 +1100, , rose use final_ids program construction,,
631,a83b7cb3488fe424d7e04eb8a05df9f19b2342f7,ustin Viiret <justin.viiret@intel.com>, 2017-01-31 13:11:04 +1100, , move build_context,,
632,a0260c036264091e064fafb785c9902d38923d92,ustin Viiret <justin.viiret@intel.com>, 2017-01-31 12:49:43 +1100, , rose fragment group assignment earlier,,
633,6bf35cb637d99bae526d3309f44c6e69fb33ce4b,ustin Viiret <justin.viiret@intel.com>, 2017-01-31 12:25:11 +1100, , rose make groupbyfragment local,,
634,a5b3bc814f80fcbb908a0f1a9a3e8d2dde50b715,ustin Viiret <justin.viiret@intel.com>, 2017-01-31 11:31:17 +1100, , rose delete roseengine literalcount,,
635,9550058e7529e87c654b5d6e7d92e7203fcd5898,ustin Viiret <justin.viiret@intel.com>, 2017-01-31 11:14:51 +1100, , remove lit program table bytecode,,
636,bd3357d3acfd1c75a1ec0768afda634a2348f79b,ustin Viiret <justin.viiret@intel.com>, 2017-01-31 11:10:30 +1100, , rose dump lit program frag map,,
637,c6bf1919d01ca9094dfdea7bef6c9882a15a48e3,ustin Viiret <justin.viiret@intel.com>, 2017-01-31 10:57:09 +1100, , rose merge dump code,,
638,c2cac5009a307043698029a9662dc58ea36f44ff,ustin Viiret <justin.viiret@intel.com>, 2017-01-31 10:28:10 +1100, , tidy args builder,,
639,3ae2fb417e9270e7b666d51ee32f98f0e7b00eb0,ustin Viiret <justin.viiret@intel.com>, 2017-01-31 10:22:23 +1100, , move rosebuildimpl dump code,,
640,cfa63a70964d26cf7b52d255c91f26c66dd84a86,ustin Viiret <justin.viiret@intel.com>, 2017-01-31 09:53:16 +1100, , stream simplify do_rebuild call site,,
641,76f72b6ab44e9eae387035b95833e6bf88d3d74c,ustin Viiret <justin.viiret@intel.com>, 2017-01-30 09:14:03 +1100, , rose use program offset directly lit table,,
642,ac858cd47c079f4dbfe6c39ef9622d72a9986ddd,ustin Viiret <justin.viiret@intel.com>, 2017-01-25 14:45:12 +1100, , rose build separate delay rebuild matcher,,
643,5706acf5c00556be2c2b586c7e01aa4f7142d42e,ustin Viiret <justin.viiret@intel.com>, 2017-02-01 13:08:20 +1100, , role aliasing bail new graph implementable,,
644,1fad82273542b57719f84ab754ec373576483053,ustin Viiret <justin.viiret@intel.com>, 2017-01-25 11:29:45 +1100, , violet use bitset speed,,
645,bbd64f98ae49e34e6ce405f57b699201ed686b1c,lex Coyte <a.coyte@intel.com>, 2017-01-31 09:29:41 +1100, , allow stream marked exhausted case stream boundary mark stream exhausted group active way report match allows stop maintaining history buffer subsequent stream writes previously stream marked exhausted pure highlander case reported pattern outfix sole outfix case died,,
646,fbaa0a1b25b5c9992c1bc668297706f45bbbf3d5,lex Coyte <a.coyte@intel.com>, 2017-01-31 09:09:57 +1100, , make expected large pattern even larger,,
647,d402ef9b28b3c3433fd9a65aebd0f9111c3d4076,lex Coyte <a.coyte@intel.com>, 2017-01-12 13:33:34 +1100, , violet heuristic tweak ensuring implementablity,,
648,c32d7d51d9586f439efbc7e70b7ee1c8a4c0a87b,lex Coyte <a.coyte@intel.com>, 2017-01-05 12:35:32 +1100, , remove ng_rose,,
649,2a1202e1e65a73e62032794582b444bfcd718575,lex Coyte <a.coyte@intel.com>, 2017-01-05 11:37:34 +1100, , add checkviolet switch som path accross use violet,,
650,cde6ebf5160127e3ef9bd1a7a56ea62175ad20f9,lex Coyte <a.coyte@intel.com>, 2017-01-04 13:15:30 +1100, , violet decompose,,
651,d89cf2f69961f402c94848edc7e2ed89fd6230cb,lex Coyte <a.coyte@intel.com>, 2017-01-06 09:12:22 +1100, , tidy,,
652,a43116c6d4281701533dd5ddcfe4bf0bf69a57a5,lex Coyte <a.coyte@intel.com>, 2017-01-05 10:50:59 +1100, , remove util function ng_rose,,
653,8741759c3a15c8a3893a1c08fe5b39c7c7424735,lex Coyte <a.coyte@intel.com>, 2017-01-04 11:41:59 +1100, , refactor use,,
654,7767651b59abe751e023efd610d9fface5bc2474,lex Coyte <a.coyte@intel.com>, 2016-12-08 14:05:44 +1100, , shift early_dfa creation logic ng_violet ng_rose,,
655,9d35e2ad36664b70d3de1b0cf8ae49fd503f73a9,lex Coyte <a.coyte@intel.com>, 2017-01-11 14:38:18 +1100, , allow outfixes converted prefix eod event literal,,
656,512c049493a6048ff176505df7efd715d671d06e,lex Coyte <a.coyte@intel.com>, 2016-12-01 16:10:34 +1100, , shift early_dfa construction earlier,,
657,caa46201f071a371051038910b5c08dc007388cd,lex Coyte <a.coyte@intel.com>, 2017-01-17 10:23:23 +1100, , add information runtime impl rose.txt,,
658,8af4850d8597d9451fb323215ade9e7575fb596a,lex Coyte <a.coyte@intel.com>, 2017-01-30 16:06:48 +1100, , remove fast teddy model,,
659,05b5265affa43532283703074be46cfbce3dd254,ustin Viiret <justin.viiret@intel.com>, 2017-01-25 11:49:53 +1100, , fdr remove dead code link structure,,
660,2bb0295c50cf98c3d0a3f226f0ca0e327627b0d2,atthew Barr <matthew.barr@intel.com>, 2017-01-25 10:48:23 +1100, , pcre version updated 8.40,,
661,c6b2563df62492a6ac0a33b7d68943ec223e7bcc,ustin Viiret <justin.viiret@intel.com>, 2016-12-14 17:13:49 +1100, , rose delete literal_info flag,,
662,f9648019239ffb6f7e63ce70f490dcc17298070e,ustin Viiret <justin.viiret@intel.com>, 2016-12-14 16:16:59 +1100, , rose explode mixed case literal early,,
663,df7bc22ae0cc7989b7fa016bd6df9bc00965161b,"ang, Xiang W <xiang.w.wang@intel.com>", 2016-12-14 21:38:03 -0500, , fdr remove confirm split pull back,,
664,7c2627f2c2ea895c0ad1149181840b8a70cbe0e4,ustin Viiret <justin.viiret@intel.com>, 2017-01-23 15:00:22 +1100, , flat_set map make erase take const_iterator,,
665,1db7f3029611db2d4a66699a887426d69ee0b411,ustin Viiret <justin.viiret@intel.com>, 2017-01-20 16:20:22 +1100, , flat_base move swap,,
666,f8166fac25cbbe08bfe4b1b29df3e2cf9789240a,ustin Viiret <justin.viiret@intel.com>, 2017-01-20 16:17:48 +1100, , flat_base take common operation,,
667,a38ac6a52f153d1015a0fa589d74a22c1ec25687,ustin Viiret <justin.viiret@intel.com>, 2017-01-20 16:12:59 +1100, , flat_base take common operation,,
668,adfb9fe3f98ac40712f50ec2c6a503f39c1fc214,ustin Viiret <justin.viiret@intel.com>, 2017-01-20 16:06:06 +1100, , flat_set move comp data helper base,,
669,3fb5a3702ef38410b28e6dfd54783f5db61311f1,ustin Viiret <justin.viiret@intel.com>, 2017-01-20 15:52:55 +1100, , flat_set map use boost totally_ordered,,
670,f520599ab75b369feaf2eaace102ab01fcd60591,ustin Viiret <justin.viiret@intel.com>, 2017-01-20 15:45:47 +1100, , flat_map add value_comp,,
671,e37fdb240ae40108390bc4affd95ce5f77ae66a9,ustin Viiret <justin.viiret@intel.com>, 2017-01-17 14:31:21 +1100, , flat_set map add hash_value test,,
672,27adea22246fc966e455a9de58f7bc6254ec917d,ustin Viiret <justin.viiret@intel.com>, 2017-01-17 14:22:21 +1100, , flat_map small doc fix,,
673,a55c03d1f4afe29734acea616709b9e89f33fba5,ustin Viiret <justin.viiret@intel.com>, 2016-12-22 13:37:00 +1100, , flat_set map back small_vector,,
674,5f60812c9b17482ad228a8f0007685d5095d2b49,ustin Viiret <justin.viiret@intel.com>, 2016-12-02 16:40:06 +1100, , flat_set cheesy tuple based ebo,,
675,843ead266f8a644c2fab9634cfc99f3388a61173,ustin Viiret <justin.viiret@intel.com>, 2016-12-05 12:39:25 +1100, , flat_set modernize iter_wrapper ctors,,
676,f3079565844c34b5b50070a764526b6bb9805411,ustin Viiret <justin.viiret@intel.com>, 2017-01-24 10:01:59 +1100, , rose combine fragment squash group,,
677,c31c1c366e668cedca1c32c126ad4d8aa3c237a8,ustin Viiret <justin.viiret@intel.com>, 2017-01-24 09:41:07 +1100, , filterlits better debug output,,
678,988ea6b4e14e12d99e2e981f10fc7978f285db7a,ustin Viiret <justin.viiret@intel.com>, 2017-01-18 10:06:10 +1100, , rose role aliasing improvement change improve performance role aliasing pass large case fix couple small error left right merge pass well,,
679,a55bbe657ca106987ba5a391609548f6992ba982,ustin Viiret <justin.viiret@intel.com>, 2017-01-23 16:20:09 +1100, , fdr remove clamp confirm size,,
680,12edb07f6ee9dc9c3df32d5dff1e47057166dcab,ustin Viiret <justin.viiret@intel.com>, 2017-01-23 15:10:55 +1100, , fdr_compile remove dead var,,
681,1584da90254bd7601a86a258779f08ba4a4ac905,ustin Viiret <justin.viiret@intel.com>, 2017-01-10 10:07:12 +1100, , rose accel noodle engine,,
682,68a35ff3b8a35c5c1552823c9ef11b4b9474d747,ustin Viiret <justin.viiret@intel.com>, 2016-12-22 16:33:14 +1100, , rose give longer literal accel analysis,,
683,2fda8c0b2035f894344f4e8df1abd5f18b1fe096,ustin Viiret <justin.viiret@intel.com>, 2016-11-30 16:55:52 +1100, , hwlm move accel hwlm build rose,,
684,7984b26b14918d900e8892c4f85bcc435ffe8945,ustin Viiret <justin.viiret@intel.com>, 2016-12-20 15:10:47 +1100, , fdr rely fixed size confirm structure,,
685,1b36594bda4929e01e4d8cf09a48376ae78dee70,ustin Viiret <justin.viiret@intel.com>, 2016-12-20 15:05:28 +1100, , fdr simplify confirm byte fragment,,
686,abcac24b47178e0ae0dd6e831209372eb0060af4,ustin Viiret <justin.viiret@intel.com>, 2016-12-14 11:58:01 +1100, , rose add program dump code,,
687,eb14792a63805ffc3aaff2a574f95dd71ca89844,ustin Viiret <justin.viiret@intel.com>, 2016-12-12 17:08:06 +1100, , rose group final fragment,,
688,07a6b6510ca51255245d8198a44e36218f1c28a2,ustin Viiret <justin.viiret@intel.com>, 2016-11-28 16:46:03 +1100, , rose hwlm limit literal eight byte rework hwlm work literal eight byte medium length confirm rose interpreter,,
689,5c9c54042442ae5df476643e562a98ab86303c0f,ustin Viiret <justin.viiret@intel.com>, 2016-11-29 09:27:59 +1100, , rose fix comment referring check_literal instruction called check_long_lit,,
690,5061b76901a15ca3151580d819ed193fd955471e,ustin Viiret <justin.viiret@intel.com>, 2016-11-29 09:25:43 +1100, , rose mark ctor explit,,
691,8f1b3c89fac47f3f247876ff9d14036cf8bad2dd,ustin Viiret <justin.viiret@intel.com>, 2017-01-20 13:23:52 +1100, , rose remove longer used pas,,
692,bc2f336d9dff145961161b8705939b46c1c4c484,atthew Barr <matthew.barr@intel.com>, 2017-01-09 09:30:03 +1100, , work around deficiency standard explained stl microsoft author vector hole standard wrt vector copy constructor always exists even compile,,
693,68bdc800fc10b217a36bedd9ce34d54cd052b9d2,ustin Viiret <justin.viiret@intel.com>, 2017-01-09 11:05:02 +1100, , dump render literal regexes comment,,
694,22edaad1dd2a77633da864578bf564610551f72b,ustin Viiret <justin.viiret@intel.com>, 2016-12-06 15:56:27 +1100, , fdr compile algo heuristic improvement change fix small bug algorithm used bucket assignment fdr compile process also tweak heuristic governing,,
695,e58a33c9cbdcccae3940137ff63bde734939b76d,aseTheWorld <easetheworld@gmail.com>, 2017-01-26 08:42:53 +0900, , change sqlite3_errstr sqlite3_errmsg sqlite3_errstr introduced 3.7.15 http sqlite.org changes.html break build redhat6 sqlite3 ver 3.6.x line sqlite3_errmsg already used,,
696,fc91f293bea952285ea77dafd53be370e144d516,atthew Barr <matthew.barr@intel.com>, 2017-04-26 14:14:28 +1000, , merge branch master develop,,
697,7aff6f6136e659f9dab48f2d383baa0fcb08bbc0,atthew Barr <matthew.barr@intel.com>, 2017-03-01 13:09:48 +1100, , merge branch release 4.4 github_master,,
698,f7d3ccc7e53b8d28918e240797737a20cc36f047,atthew Barr <matthew.barr@intel.com>, 2017-02-28 13:18:25 +1100, , bump version number release,,
699,3a067778dc2ad6229d0aad0d4813779e67db2f25,atthew Barr <matthew.barr@intel.com>, 2017-02-28 13:18:09 +1100, , changelog update 4.4.1,,
700,a5a6051b8b42d031e93ff14e9346704db42ee895,ustin Viiret <justin.viiret@intel.com>, 2017-02-28 09:38:57 +1100, , runtime init scratch pure literal exec,,
701,31dd33a9beb0fd97fa5d7401766c27e81fc4e426,lex Coyte <a.coyte@intel.com>, 2017-02-27 16:46:24 +1100, , lbr set lastescape expand,,
702,e7175251940b8331c874646be3c998b986571b09,lex Coyte <a.coyte@intel.com>, 2017-02-27 14:22:35 +1100, , check tug alive compressing expanding repeat,,
703,8f8ba2d59140a2eabeed9f516669d0f9f6d57ec2,lex Coyte <a.coyte@intel.com>, 2017-02-27 10:33:49 +1100, , basic unit test check correct stream state used,,
704,f9324febdef62f86790195dc0838da22f7468eb3,lex Coyte <a.coyte@intel.com>, 2017-02-24 15:40:39 +1100, , ensure queue structure initialised roseengineseod,,
705,f4c2fc3b9b39c865fa02725a5c7fefa3c9fb5c68,atthew Barr <matthew.barr@intel.com>, 2017-01-20 14:16:41 +1100, , merge branch develop master,,
706,53a8d97e7751e95144be926fec847b24285df245,atthew Barr <matthew.barr@intel.com>, 2017-01-20 13:59:51 +1100, , bump version number release,,
707,64c9bdc7b048d2fdb217aa53dbdc84f805ed885d,ustin Viiret <justin.viiret@intel.com>, 2017-01-10 10:31:09 +1100, , changelog update 4.4 release,,
708,c6e28567c145f3e31bd3251fdc824c37847762ba,atthew Barr <matthew.barr@intel.com>, 2017-01-20 13:42:26 +1100, , documentation update fat runtime,,
709,8c2e033540ec5eb5601c3e89e18af8ff12a2ffe2,atthew Barr <matthew.barr@intel.com>, 2017-01-18 15:16:18 +1100, , cmake test reverse_graph instead using version seems distros using patched boost 1.62.0 mean workaround reverse_graph conflict add cmake test see need use patched reverse_graph,,
710,cacf07fe9bf7fd396ca841f7ab8ae849500ca048,ustin Viiret <justin.viiret@intel.com>, 2017-01-18 11:33:57 +1100, , prefilter workaround ucp utf8 mode drop assertion still return superset match per prefiltering semantics,,
711,734eb2ce62624c8500b2d7fd3677280bdeeca94a,lex Coyte <a.coyte@intel.com>, 2017-01-16 10:14:41 +1100, , trim lookarounds based information common literal,,
712,35716c70ef01b18e2c4a971fd6ded77f912fe84d,lex Coyte <a.coyte@intel.com>, 2017-01-16 10:58:31 +1100, , ensure add default top creating new infix graph,,
713,e23316f453d5ccbd5df24e25e75b3d984cb955f2,atthew Barr <matthew.barr@intel.com>, 2017-01-13 10:23:00 +1100, , boost 1.61 required clang libc libc header specific enough cause compiler think ambiguous function using older boost version,,
714,1c9f38e98d36aa6ab108d0edc2b347788ef4b1f3,atthew Barr <matthew.barr@intel.com>, 2017-01-13 10:14:23 +1100, , silence abi note release build,,
715,46f74300f28b0b089cdd523d56de966ea8223c0f,atthew Barr <matthew.barr@intel.com>, 2017-01-09 11:35:03 +1100, , update copyright year,,
716,981e9896b4d57d48bb672a92357166c89a09eacd,atthew Barr <matthew.barr@intel.com>, 2017-01-05 15:12:56 +1100, , msvc get confused one line graph test,,
717,988ee0eb55f1617fd0401d6988d9d56d5b19c1cd,atthew Barr <matthew.barr@intel.com>, 2017-01-05 15:12:43 +1100, , msvc requires attribute type,,
718,10346f53f7428442122a0c80dc12019b900737ab,lex Coyte <a.coyte@intel.com>, 2017-01-03 12:57:10 +1100, , mcclellan handle length block scan correctly,,
719,c699e987500d8553a6f81d50990129be4f3ab828,lex Coyte <a.coyte@intel.com>, 2016-12-19 12:42:34 +1100, , add explicit cast succ table entry calculation although overflow possible given range alphashift resolve coverity scan issue cid 158536 cid 158537,,
720,83e69cc195b7677810bd7904561bb9e389baf514,atthew Barr <matthew.barr@intel.com>, 2016-11-23 11:07:10 +1100, , hyperscan ignore carriage return pattern file,,
721,2f57681bb612e8272f2c7109185c3085c23c5719,atthew Barr <matthew.barr@intel.com>, 2016-12-14 15:15:37 +1100, , cmake check generator fat runtime build property work unix makefiles ninja cmake newer v3.0,,
722,833474506318255832ca808de592ed44138cb982,atthew Barr <matthew.barr@intel.com>, 2016-12-13 10:01:16 +1100, , sse2 preprocessor test msvc msvc define __sse2__ figure macro,,
723,ea5e3bc0b1d21005fc30df8f525f5848657cfce7,atthew Barr <matthew.barr@intel.com>, 2016-12-13 09:03:36 +1100, , mark dispatch function public api,,
724,0d87116d332c6f49c939ae9063d857a0bafe4789,atthew Barr <matthew.barr@intel.com>, 2016-12-12 16:42:32 +1100, , cmake check clang version fat runtime support,,
725,f29b203a8613bee82836ff38278f70db1d1c39a3,atthew Barr <matthew.barr@intel.com>, 2016-12-12 16:37:38 +1100, , cmake combine hs_exec src list correctly,,
726,5754709dd51b93526444b4ea8122bec58c420514,atthew Barr <matthew.barr@intel.com>, 2016-12-12 14:52:06 +1100, , ignore unused attrib warning test,,
727,1ed2bdc46fdf2e7c8ad412e556ef15e6cfd9ba5c,atthew Barr <matthew.barr@intel.com>, 2016-12-12 11:55:56 +1100, , set flag common file,,
728,c337ac665b3284881c8a978a8c20c58c8d1b6dbd,atthew Barr <matthew.barr@intel.com>, 2016-12-12 11:34:15 +1100, , cmake default fat runtime release build,,
729,6967c7ddf1bf38685ff9ea9c2478c4626ce84ad2,atthew Barr <matthew.barr@intel.com>, 2016-11-29 16:19:04 +1100, , cmake unneeded header check,,
730,0d0e1a5106b080c1ba5675dc5f3040dd09a4b2c9,atthew Barr <matthew.barr@intel.com>, 2016-11-29 16:08:14 +1100, , api,,
731,c3a73446ee0c1f534e84ae31b085ab48f1d01686,atthew Barr <matthew.barr@intel.com>, 2016-11-02 11:01:28 +1100, , fat runtime,,
732,2214296b7f4302bf1f81d1e25c2b1f3fa250222f,atthew Barr <matthew.barr@intel.com>, 2016-10-06 15:33:24 +1100, , convert compile time code require simd,,
733,e993fe1eb0ebdc7e3eac452f59004252cb47990c,atthew Barr <matthew.barr@intel.com>, 2016-10-06 13:51:14 +1100, , remove erroneous semicolon,,
734,e271781d955e9e57b373b9b5ea97f4801e7b1717,ustin Viiret <justin.viiret@intel.com>, 2016-12-05 16:20:52 +1100, , multibit fatbit make _size build time commit make mmbit_size fatbit_size compile time add resource limit large multibits,,
735,8b7b06d2a407d21cd777cfcdc123f625c93e5599,lex Coyte <a.coyte@intel.com>, 2016-12-02 16:02:09 +1100, , take one copy graph,,
736,582f71c5bb5f4b56c835386b9082e3979fd24195,lex Coyte <a.coyte@intel.com>, 2016-12-02 10:42:26 +1100, , mcsheng remove dead code,,
737,e51b6d23b9caa8362e0283fc806e227a5fd9f494,lex Coyte <a.coyte@intel.com>, 2016-12-01 14:32:47 +1100, , introduce sheng mcclellan hybrid,,
738,f626276271fbc0ea209ada0e8c499c53a23284c8,atthew Barr <matthew.barr@intel.com>, 2016-12-14 15:26:01 +1100, , hsbench add hyperscan benchmarker hsbench tool provides easy way measure hyperscan performance particular set pattern corpus data scanned,,
739,06cde4c94dfa7524b8d7eeb75ac1b446f5fea9eb,ustin Viiret <justin.viiret@intel.com>, 2016-11-29 14:49:01 +1100, , use ue2_graph reduces compile time number large case,,
740,32af5fa79457b8dbca4680afa76b17e872bd7718,ustin Viiret <justin.viiret@intel.com>, 2016-11-28 16:19:42 +1100, , mcclellan fix printf format specifier,,
741,106667e24e87b8abe065acc946deadfc0ffdba8a,lex Coyte <a.coyte@intel.com>, 2016-11-25 15:33:27 +1100, , refactor mcclellan runtime use u32 hold state runtime prevent repeated zero extension tight small loop processing character break something interesting happens,,
742,ef99ae108f0c37d6e3ee1d582f8eb1ac3eb95011,ustin Viiret <justin.viiret@intel.com>, 2016-11-23 15:38:26 +1100, , correctly merge nfa outfixes bookkeeping properly merges number nfas greater batch size 200,,
743,eb7759361da9ae210af37f683dd96431b4d70735,lex Coyte <a.coyte@intel.com>, 2016-11-22 13:48:00 +1100, , rework creation startds edge prevents clearing edge created virtual start late region,,
744,8b94eb86f8ac800698240ca68ef4c45a5913ab34,lex Coyte <a.coyte@intel.com>, 2016-11-17 16:47:20 +1100, , precise dverm fix 5a32993 handle sign extension correctly,,
745,f605ca0dc1fcaf0b0323f20d379107841fc86377,lex Coyte <a.coyte@intel.com>, 2016-11-17 09:41:23 +1100, , check partial match end dverm,,
746,16aa22a361df9ab06cf1b1a1be9a634af9fd542c,ustin Viiret <justin.viiret@intel.com>, 2016-11-16 10:56:37 +1100, , gough dump int data unless requested,,
747,5a842caaf1227523b22de4a2bc0ebee459ea3d30,atthew Barr <matthew.barr@intel.com>, 2016-09-13 15:07:31 +1000, , shufti slightly faster short shufti operation better shift high lane value xmm using insert combine high low lane,,
748,99e14df117d679cfa212e326dcc63900814565ce,atthew Barr <matthew.barr@intel.com>, 2016-09-13 15:07:16 +1000, , fix combine2x128,,
749,8ff7a3cdbb44ebbd4d940b2afba167fb02399cfd,lex Coyte <a.coyte@intel.com>, 2016-11-04 10:59:33 +1100, , correct dump filename som rev engine,,
750,32c826e9c6ab69586f386ee7b83887f52686f6e3,lex Coyte <a.coyte@intel.com>, 2016-11-02 10:36:24 +1100, , single dump function per engine,,
751,71ff480b7767a94db32712d0d28ab434bca6ef22,lex Coyte <a.coyte@intel.com>, 2016-10-28 09:50:09 +1100, , nfa_api remove subtype dispatch,,
752,1614c73eeb18a1feb81138eca9bb704f77cd5dab,lex Coyte <a.coyte@intel.com>, 2016-09-15 15:44:35 +1000, , implement ue2_graph function using tmp rather friend help work around issue compiler,,
753,530d84c6f3fdbc4d2d368940b60df2b719bdcf61,lex Coyte <a.coyte@intel.com>, 2016-08-30 16:08:49 +1000, , allow created pair edge_descriptor bool,,
754,e1e9010cac3bc1b23ef5caf5f94b2984ca82a881,lex Coyte <a.coyte@intel.com>, 2016-08-24 16:12:51 +1000, , introduce custom adjacency list based graph,,
755,05683655cb4b08e2fd6703591968cc22eece47ef,lex Coyte <a.coyte@intel.com>, 2016-10-27 14:29:34 +1100, , remove unused define old inlining control,,
756,2341fe7baaba71c3abadb3fd41f45df2d67e906d,lex Coyte <a.coyte@intel.com>, 2016-10-27 14:26:00 +1100, , use stable_sort analysis 47f53f6 missed review comment,,
757,29472c7b7142111d54ed0ee54e86d7367ddff5b1,ustin Viiret <justin.viiret@intel.com>, 2016-10-14 09:14:28 +1100, , rose_dump remove stray newline,,
758,91a7ce1cda6b90c9fa2d1b5a81dbe2f019a8d64f,ustin Viiret <justin.viiret@intel.com>, 2016-10-12 14:59:20 +1100, , getdata256 data need byte aligned,,
759,054749f9ee22cf4bdbe700ab2c86136f520d6499,ustin Viiret <justin.viiret@intel.com>, 2016-10-11 15:36:16 +1100, , smallwrite minimize dfas pruned,,
760,c67a3610804dd2299cf75f5746dd45a2744385b1,ustin Viiret <justin.viiret@intel.com>, 2016-10-11 11:39:26 +1100, , smallwrite prune overlong nfa graph early,,
761,21a1b47637f064515240188d351f54347fa188fa,ustin Viiret <justin.viiret@intel.com>, 2016-10-12 09:53:12 +1100, , ng_limex add edge deterministic ordering,,
762,e108cb841f585e0d88e5f3c58e1f50d16cdf42e9,ustin Viiret <justin.viiret@intel.com>, 2016-10-12 09:49:09 +1100, , wire start top idx order,,
763,1a24b0b4dbb5fc8a7a56887ab7ba30136c6fcde2,ustin Viiret <justin.viiret@intel.com>, 2016-10-11 14:03:28 +1100, , ng_equivalence use ptr_vector switch ptr_vector vector unique_ptr work around issue seeing msvc build content ptr_vector destroyed returned,,
764,779bebfd127b33dc45a3805cc09e9956c032242f,lex Coyte <a.coyte@intel.com>, 2016-10-07 10:06:46 +1100, , fix analysis previous commit properly distinguish vertex get set cyclic vertex may get set alongside cyclic,,
765,47f53f63a7b27377ec2b596d18231a17c10802e2,lex Coyte <a.coyte@intel.com>, 2016-10-06 15:54:48 +1100, , simple pas pick path redundant cyclic succs,,
766,8cadba0bdd8c61de0b93250049dbd09fce76962a,ustin Viiret <justin.viiret@intel.com>, 2016-09-29 10:29:42 +1000, , rose call earlier ll_buf ll_buf_nocase buffer must initialised anyh path could lead,,
767,924089d95e15e0025b6de0176cffef10cb612f17,lex Coyte <a.coyte@intel.com>, 2016-09-29 10:42:43 +1000, , properly consider report behaviour finding start verts,,
768,b9650d4fd08ae895ad40470abac1873ecd21a8d1,ustin Viiret <justin.viiret@intel.com>, 2016-09-28 17:17:58 +1000, , rose unconditionally init ll_buf etc necessary already always done long literal table,,
769,592ce06eeb7be6145c95b78568f85cec81637f0a,lex Coyte <a.coyte@intel.com>, 2016-09-28 13:57:24 +1000, , create combo top trigger limexes,,
770,be8bd41ec411378505de1ae050c0f6ea4ae0f385,atthew Barr <matthew.barr@intel.com>, 2016-12-02 11:21:29 +1100, , merge master develop,,
771,0a16e6f78c5277c50e2819c4fcf218154132c679,atthew Barr <matthew.barr@intel.com>, 2016-11-15 09:54:28 +1100, , bump version number release,,
772,c2fcc93fc9cac25cb97ed9d6ad8c6dd0ad3af868,atthew Barr <matthew.barr@intel.com>, 2016-11-15 09:54:04 +1100, , update changelog 4.3.2,,
773,21b44fcbc37a367dbc31b2f0b90bbc7526342fb1,atthew Barr <matthew.barr@intel.com>, 2016-10-20 09:49:10 +1100,39, add missing degree boost 1.62 workaround fix issue,,
774,445cf987a8050e3413514d878d0268bd860d9888,lex Coyte <a.coyte@intel.com>, 2016-09-28 13:56:15 +1000, , remove unused includes,,
775,f7cc8a618d7c5b0d331dbca6ff95062e50436a88,ustin Viiret <justin.viiret@intel.com>, 2016-09-13 15:52:39 +1000, , fdr reduce confirm size also remove flexible array member litinfo structure,,
776,98c791dc6e6c55c402aa8d41b62564ed51b6a681,ustin Viiret <justin.viiret@intel.com>, 2016-09-19 11:23:37 +1000, , noodle correct history req calculation,,
777,8869dee6434fab8b84ffccbe9f18b6261fad67b2,ustin Viiret <justin.viiret@intel.com>, 2016-09-22 13:58:42 +1000, , rose simplify long lit table add bloom filter replaces original long lit hash table used streaming mode smaller simpler linear probing approach add bloom filter front reduce time spent false positive sizing hash table bloom filter done based max load,,
778,68bf473e2e51112ff62baa1a3e401aa00e3f47b8,ustin Viiret <justin.viiret@intel.com>, 2016-09-07 15:59:23 +1000, , fdr move long literal handling rose move hash table used long literal support streaming mode fdr rose introduce new instruction check_long_lit literal confirm long literal simplifies fdr confirm guarantee hwlm matcher used literal 256 byte long,,
779,6ed30194ce03ccee632dc8f2112a3f04b14c0a81,atthew Barr <matthew.barr@intel.com>, 2016-09-15 16:45:00 +1000, , disable asserts everywhere say,,
780,648a3c48247ad9ba1ec0386843a9813a47436050,lex Coyte <a.coyte@intel.com>, 2016-09-15 11:22:29 +1000, , 3025 need prune top non triggered graph,,
781,7d3eff8648361174282c497d653dfdf902b25ca6,atthew Barr <matthew.barr@intel.com>, 2016-09-14 14:00:43 +1000, , extern mask1bit table,,
782,c94899dd44f4b6a697721f33d337804c9863fb2d,lex Coyte <a.coyte@intel.com>, 2016-09-01 14:58:55 +1000, , allow set top edge,,
783,aca89e66d22bca697724610e7c7f0f37816bf052,lex Coyte <a.coyte@intel.com>, 2016-09-01 14:40:17 +1000, , hinted insert operation flat_set,,
784,707fe675eaabe1dd4992ba1357e88c19b27e0403,atthew Barr <matthew.barr@intel.com>, 2016-09-07 15:47:26 +1000, , operator precedence matter,,
785,7849b9d611c92f3181cb03d224663fcc75ae10ab,atthew Barr <matthew.barr@intel.com>, 2016-09-07 11:50:00 +1000, , msvc prefers attrib beginning,,
786,2e5a2ab2a9c00c2768eb0a20460a3751fc0a35a3,atthew Barr <matthew.barr@intel.com>, 2016-09-07 14:09:49 +1000, , cmake heavyhanded flag,,
787,6e533589bb7390380ca05943f9fc641be913645d,ustin Viiret <justin.viiret@intel.com>, 2016-09-13 10:55:26 +1000, , rose move end instruction start enum stop overloading end last rose interpreter instruction use new sentinel change also make easier add new instruction without renumbering end thus changing generated bytecodes,,
788,997787bd4b71bde59b5b7b113b80bde3f02ae3b0,"u, Chi <chi.xu@intel.com>", 2016-09-05 12:19:15 +0800, , rose add instruction specialisation cheaper shufti based variant prefer single character class test,,
789,385f71b44e6f1704b6bc828128f811295ed474d9,ustin Viiret <justin.viiret@intel.com>, 2016-09-07 10:33:44 +1000, , rose enable generation shufti32x16 case,,
790,efa3299774411bc0c5f9f10b06a7bdf60c9b3cd5,lex Coyte <a.coyte@intel.com>, 2016-09-01 09:55:53 +1000, , remove code preventing firing callback history buffer,,
791,c3b5efefb6464cf1fae1ddc739cdea7d0481f520,atthew Barr <matthew.barr@intel.com>, 2016-08-22 15:59:32 +1000, , add short avx2 shufti form,,
792,04d79629de8b3da96d8b90f760fff433a6ba01d9,"u, Chi <chi.xu@intel.com>", 2016-09-01 07:48:04 +0800, , rose add shufti based lookaround instruction lookaround specialisation use shufti approach,,
793,5e3fa7a26610d98715a3e2c9372716f2660ccc9a,ustin Viiret <justin.viiret@intel.com>, 2016-09-05 09:56:58 +1000, , limex make nfaaccept squash rel limex base,,
794,77fe1ef6e5294fb0082c2d9c5d3dca93be405ad8,ustin Viiret <justin.viiret@intel.com>, 2016-08-30 14:24:23 +1000, , limex rework accept handling rather iterating nfaaccept structure testing individual bit state structure iterate state vector index accept structure add report list support path unified report list used exception handling,,
795,3dcfea19e0008fb70c0b4faac8d5d809983e1736,ustin Viiret <justin.viiret@intel.com>, 2016-09-01 16:42:00 +1000, , limex fold testeod_rev_fn use testeod_fn,,
796,9c99a923a1147c3dfc35ca2ea8aeb6e384674009,ustin Viiret <justin.viiret@intel.com>, 2016-09-01 16:30:08 +1000, , limex remove constant do_br arg testeod_fn,,
797,913912364244e90c9b02865d4c5dd24ac8b1978b,ustin Viiret <justin.viiret@intel.com>, 2016-08-24 10:16:12 +1000, , rose move sparse iter cache roseengineblob enables use iterators written instruction,,
798,13b6023a1861d820f255e9b397a2b9bf2c87b8bd,ustin Viiret <justin.viiret@intel.com>, 2016-08-23 16:12:34 +1000, , hash add hash_all variadic tpl func use rose,,
799,13af3bfb744a8b014b55b1038db275020b62e902,ustin Viiret <justin.viiret@intel.com>, 2016-08-04 14:21:51 +1000, , rose decouple build time program representation commit replaces build time representation rose interpreter program class containing discriminated union bytecode structure class hierarchy build time prototype make easier reason manipulate rose program compilation,,
800,3bfef988fe9dd7f62ce3ea374a3219d130478cf0,ustin Viiret <justin.viiret@intel.com>, 2016-08-22 12:37:46 +1000, , container.h include vector,,
801,97483eee5bb997e85815e3b61e465012e09e37dd,lex Coyte <a.coyte@intel.com>, 2016-08-31 10:50:46 +1000, , 3019 limex_compile correctly access dominator map,,
802,f4fa6cd4dd9c4de6af83cec502fb64ea46f0fa27,ustin Viiret <justin.viiret@intel.com>, 2016-08-25 15:12:28 +1000, , rose tighten requirement catch need catch actual anchored table merely successor anchored_root rose graph,,
803,e74b141e958816be48693e7258f2a5da1d8df04f,lex Coyte <a.coyte@intel.com>, 2016-08-29 15:07:22 +1000, , rework,,
804,bcf40c5136af3ca664a8e3c361e8f7a25c5db588,lex Coyte <a.coyte@intel.com>, 2016-08-26 15:19:10 +1000, , limex build accel scheme impossible state set,,
805,a08e1dd6906b81be2d1557c1fc8ca8f096c276aa,lex Coyte <a.coyte@intel.com>, 2016-08-26 14:17:41 +1000, , introduce bit limex model bit platform limex model implemented normal gprs bit platform however 128 bit sse register used runtime implementation,,
806,3cf4199879c78627d7d7198952835a36e08240a6,ustin Viiret <justin.viiret@intel.com>, 2016-08-25 13:26:27 +1000, , debug always use format string size_t,,
807,0cc941dfd586faa1c5d40ea6d00b4c58a110e518,ustin Viiret <justin.viiret@intel.com>, 2016-08-25 13:25:01 +1000, , limex_dump silence gcc large alignment warning passing mask const ref silence warning abi passing parameter byte alignment changed gcc 4.6,,
808,c8868fb9c767e69dc467d7b5cfd08706a37341a9,ustin Viiret <justin.viiret@intel.com>, 2016-08-08 16:12:44 +1000, , rose remove check_lit_mask instruction,,
809,4ce306864e92e01b7d534451ac212cfd7ede1ce8,ustin Viiret <justin.viiret@intel.com>, 2016-08-08 15:39:43 +1000, , rose use lookarounds implement benefit mask replaces check_lit_mask instruction,,
810,b96d5c23d1f788c43b770d7a241e33bd49da8fac,"u, Chi <chi.xu@intel.com>", 2016-07-22 03:35:53 +0800, , rose add new instruction check_mask_32 specialisation lookaround code,,
811,8be6c8b2cac99dd06c0eeb1b82a19f3d11c688ae,ustin Viiret <justin.viiret@intel.com>, 2016-08-05 10:52:24 +1000, , rose merge large acyclic suffix check earlier mergesuffixes proposing merge suffix limit acyclic merge path,,
812,b859e5cb8a0140198ca48c1bfef066940350a47d,ason taylor <jtfas90@gmail.com>, 2016-09-04 19:25:59 -0400,37, updated nfa source file permission resolve issue github issue,,
813,d2e5089dc33c3f9d762898eefece67fe5ab323ea,atthew Barr <matthew.barr@intel.com>, 2016-08-29 13:51:17 +1000, , update changelog 4.3.1,,
814,adef6d1a515d4840a92ff98b99a97aeb3d0dc804,atthew Barr <matthew.barr@intel.com>, 2016-08-29 11:30:51 +1000, , merge branch develop master,,
815,d21fcbfa926214bca754baeccfbd342fac98f012,atthew Barr <matthew.barr@intel.com>, 2016-08-29 11:26:16 +1000, , bump version number release,,
816,f05e833e10e8bde54dc2c12d5d1d00e9791e89ae,atthew Barr <matthew.barr@intel.com>, 2016-08-26 11:08:29 +1000, , initialise stream state history required fix 01org hyperscan,,
817,c1bc6acdeae343bf556fd59c3cb44c159addc7a5,atthew Barr <matthew.barr@intel.com>, 2016-08-26 08:30:12 +1000,30, unit test github issue,,
818,bf99ad00ebbc9c48b57857a49e9bd4d4ab48a02c,atthew Barr <matthew.barr@intel.com>, 2016-08-24 14:29:28 +1000, , merge branch develop master,,
819,8cf0c415525e40d9548fbcfa6d5267f7eae0b266,atthew Barr <matthew.barr@intel.com>, 2016-08-24 14:27:59 +1000, , bump version number release,,
820,896618fda1db228cc468ec58a5b857bf6b5808f7,ustin Viiret <justin.viiret@intel.com>, 2016-08-24 14:21:57 +1000, , changelog update 4.3 release,,
821,34d6a0d6831b73b0f295af3409f0ce0075dab54a,atthew Barr <matthew.barr@intel.com>, 2016-08-22 15:54:18 +1000, , change soname use major version number hyperscan break abi major version change soname used shared library version reflect,,
822,0a1491d907dab0e3c59fd5b5c1ade3a7028f8d99,atthew Barr <matthew.barr@intel.com>, 2016-08-15 11:55:08 +1000, , remove problematic debug output,,
823,87e32c90372a22140c67db23ab8935b2c6be35de,ustin Viiret <justin.viiret@intel.com>, 2016-08-15 09:58:06 +1000, , tamarama check match halt _q2 well,,
824,e6c05d5a559e6c98bb84b8fff08f61e981e05e21,lex Coyte <a.coyte@intel.com>, 2016-08-11 13:10:34 +1000, , set appropriate default value roleinfo score coverity cid 131843,,
825,147f9655b6442e722e98abda17ff7f19b166327a,lex Coyte <a.coyte@intel.com>, 2016-08-11 13:04:26 +1000, , add assertion indicating valid range rank_in_mask bit param coverity cid 141632,,
826,f06f5d0702e6bebc4f65d82630434728d64c5953,atthew Barr <matthew.barr@intel.com>, 2016-08-10 11:14:54 +1000, , use timestamp present debian reproducible build effort suggests using environment variable timestamps,,
827,ead869992c736682f87be56c3d14573c1c2a5b7e,atthew Barr <matthew.barr@intel.com>, 2016-07-19 09:28:46 +1000, , unit disable warning,,
828,e3c9bc7edf33dbbeb124ae7de71d6d1932fea80e,atthew Barr <matthew.barr@intel.com>, 2016-07-19 09:23:57 +1000, , gcc warns unused attribute disable warning,,
829,85e2ba75558b451012ac8975edfa1dc967740de6,atthew Barr <matthew.barr@intel.com>, 2016-06-28 11:59:14 +1000, , cmake take control compiler flag,,
830,ae141874623705576c7768302fdced0e75a4ec51,ustin Viiret <justin.viiret@intel.com>, 2016-08-09 14:38:58 +1000, , rose use min max_offset left merges careful max_offset since rely ofr anch history case also add tighter assertion,,
831,cec57d7e903942bfc05c1f0a2d1b073a7d38d71c,ustin Viiret <justin.viiret@intel.com>, 2016-08-09 15:53:21 +1000, , rose ensure anch small block literal bound,,
832,e03375b6441e722a1ccee808983c9a86ad051fbd,ustin Viiret <justin.viiret@intel.com>, 2016-08-04 10:40:35 +1000, , program_runtime remove commented code,,
833,01ee4c94e3a7635645a62ef75baa64e765e5a7f8,ustin Viiret <justin.viiret@intel.com>, 2016-08-04 10:36:09 +1000, , dfa_build_strat remove dead pure virtual impl,,
834,702f256b39bbe5431a67b96a7de1ad13d08b17c6,lex Coyte <a.coyte@intel.com>, 2016-08-03 14:41:34 +1000, , remove exceptionmap limexnfa,,
835,6331da4e29a740331f0a450e558b4bc55dce1cf2,natoly Burakov <anatoly.burakov@intel.com>, 2016-03-10 09:57:41 +0000, , dfa adding new sheng engine new shuffle based dfa engine complete acceleration smallwrite,,
836,56bf25b0917b6faf6b7ac20b373f0b3faa38549f,natoly Burakov <anatoly.burakov@intel.com>, 2016-05-19 14:16:35 +0100, , mcclellan refactor taking dfa strat mcclellan reused dfas,,
837,a9fddbc400c9594514214bcdd27f9fb3809c0c18,ustin Viiret <justin.viiret@intel.com>, 2016-08-02 14:49:38 +1000, , nfa delete largely unused struct limexnfabase,,
838,093029b5d1494a1a3872ea0d9681651f0f14e4dc,lex Coyte <a.coyte@intel.com>, 2016-08-01 12:43:13 +1000, , add csv version rose_components,,
839,b8d33732b5248bdedaf7d37e5e7e75a0e48f6bf0,atthew Barr <matthew.barr@intel.com>, 2016-07-27 16:55:28 +1000, , check misaligned memory compile error code check mem alloc error message aligned fail appropriate message compile error,,
840,cded5552c2f2570ce4f517cabf7d50c6817be9ff,lex Coyte <a.coyte@intel.com>, 2016-07-29 15:47:55 +1000, , rose leave stray report copying subgraph leading report,,
841,2aaa292aaed79b44a13d1f15cc84b71d9fa17530,ustin Viiret <justin.viiret@intel.com>, 2016-07-26 09:45:57 +1000, , dump offset som_rel som_abs report,,
842,67e450115aa85c86fcfeaa356143f3d5d2487d66,ustin Viiret <justin.viiret@intel.com>, 2016-07-28 12:38:26 +1000, , parser ignore preceded conforms pcre behaviour isolated preceded ignored,,
843,c58d9d04a12cc10aba6a457cf93d6f0ad76aad74,ustin Viiret <justin.viiret@intel.com>, 2016-07-27 11:19:58 +1000, , ng_violet fix non det,,
844,d119dd95fd020b27cff21c8a602e0ea6e7404605,ustin Viiret <justin.viiret@intel.com>, 2016-07-27 10:42:46 +1000, , ng_violet trivial typo fix,,
845,f3ccbf19b88be78bced19e0d3d8c74edd90d3bd8,ustin Viiret <justin.viiret@intel.com>, 2016-07-27 10:23:42 +1000, , ng_violet fix non determinism,,
846,a8cceeeddc40b0fec0001ae23e6129e88f8391da,ustin Viiret <justin.viiret@intel.com>, 2016-07-27 09:29:39 +1000, , ng_violet fix non determinism splitedgesbycut,,
847,151810b4fc534d63880d3b82763f073bdab388c1,atthew Barr <matthew.barr@intel.com>, 2016-07-25 16:24:30 +1000, , older gcc like shadowing function,,
848,89ddb85637cfc5be067fbb127c4b800e067ca243,atthew Barr <matthew.barr@intel.com>, 2016-07-25 16:06:37 +1000, , remove enum typedef,,
849,cbd115f7fef451be3650d847eccbcef0e8bf398a,atthew Barr <matthew.barr@intel.com>, 2016-07-25 15:33:40 +1000, , shadow name,,
850,68ae4cc7c84ae7d618519ecbb6d8a7dda2d41c22,ustin Viiret <justin.viiret@intel.com>, 2016-07-21 14:22:05 +1000, , ng_violet det vertex ordering splitroseedge,,
851,63528f1cd2724b0e00a7e8e7e1b363f758bdace9,ustin Viiret <justin.viiret@intel.com>, 2016-07-21 12:57:12 +1000, , ng_violet iterate edge order,,
852,55c2d20e2c8257d9482eee6da35d13083566b9e0,ustin Viiret <justin.viiret@intel.com>, 2016-07-21 13:32:55 +1000, , rose use dumpstring debug output,,
853,04634f2e871b7b6bf7bb03e55c847d07e98c7b4c,ustin Viiret <justin.viiret@intel.com>, 2016-07-21 13:25:26 +1000, , flood_compile escape char debugging,,
854,de543bec24f388aeca1bee09307973db935c78f5,ustin Viiret <justin.viiret@intel.com>, 2016-07-21 12:46:07 +1000, , ng_violet use dumpstring debug output,,
855,1ff17a2ea38756d4e32ec71a2c8c851b8eea7e63,ustin Viiret <justin.viiret@intel.com>, 2016-07-21 10:33:21 +1000, , rose clear report,,
856,7f49958824853b2f4d6fa49c5edc41dd2b7c41ee,ustin Viiret <justin.viiret@intel.com>, 2016-07-14 16:17:06 +1000, , rose write report program use program used output exposed engine,,
857,4ce268af47aa74f8dcd0ce50eb06646af2d208b5,ustin Viiret <justin.viiret@intel.com>, 2016-07-18 12:41:31 +1000, , ensure match state report ensure assert vertex without edge accept accepteod report set,,
858,3d9a60d0234a8636834c8348fff0b09a0d98efaa,ustin Viiret <justin.viiret@intel.com>, 2016-07-18 11:32:18 +1000, , teddy apply poison mask prep_conf_ work simplifies code remove one p_mask otherwise trusting optimizer remove,,
859,d574557200cac26faa89ee24f4f1a479c9a3aa2b,lex Coyte <a.coyte@intel.com>, 2016-07-18 11:33:13 +1000, , take mask overhang account hwlm accel float min dist,,
860,34289eb3b40470ecc50f6d6d0e1dbcc3608b90fc,lex Coyte <a.coyte@intel.com>, 2016-07-15 14:32:21 +1000, , violet 32bit fix,,
861,5c5ec905cc8658df46b03e8eb164b84fc2e77b19,lex Coyte <a.coyte@intel.com>, 2016-07-15 13:07:00 +1000, , violet initial implementation,,
862,b13a90e5d2122225d87f79bcede5235984d5e760,lex Coyte <a.coyte@intel.com>, 2016-06-30 09:57:18 +1000, , compiledump allow disabling early graph large compiles,,
863,9eb349a343c05d41a3577454d1a5d495d1d4be11,ustin Viiret <justin.viiret@intel.com>, 2016-07-15 09:50:08 +1000, , rose expose smwr builder tidy engine build,,
864,a427a2843b2cc73ae512c350bbf9e1a4e89124ba,ustin Viiret <justin.viiret@intel.com>, 2016-07-14 13:34:56 +1000, , clean remapping note eod report anchored matcher raw_dfas,,
865,210246af018a0ba50a492e6343f4124c6d177884,ustin Viiret <justin.viiret@intel.com>, 2016-07-14 11:50:23 +1000, , remove unused forward decls,,
866,8754cbbd2468d495c536107fa005c7187e54c5a1,ustin Viiret <justin.viiret@intel.com>, 2016-07-14 11:40:49 +1000, , rose use program offset final_id atable remove need look program offset table handling anchored literal match,,
867,4dbbc4eaa57987d1f962653348220e2a64829963,ustin Viiret <justin.viiret@intel.com>, 2016-07-14 10:05:47 +1000, , rose add record_anchored instruction program move unconditional call anchored callback driven program instruction,,
868,981b59fd053c002b67e81e23d07fd5e102b6d8fb,lex Coyte <a.coyte@intel.com>, 2016-07-12 14:01:51 +1000, , minor eager prefix improvement count eager prefix always run engine comparing smwr check prefix vacuous adding back literal fragment,,
869,e95a25193520e97e729181feb5c5a649c5102782,iang Wang <xiang.w.wang@intel.com>, 2016-07-11 10:08:40 -0400, , 2991 avoid copying one unnecessary subqueue item,,
870,aed2e721f4e4f7a3776528015f8f7f821a29a634,ustin Viiret <justin.viiret@intel.com>, 2016-07-11 14:42:23 +1000, , rose tidy check_ byte mask dump code,,
871,4d7469392dcc335516ec3cb0151d28e4aed5243a,"u, Chi <chi.xu@intel.com>", 2016-05-13 08:52:43 +0800, , rose add check_byte check_mask instruction instruction specialisation lookaround code performance,,
872,1bab10698f6f14dacec0cfa36fdd993535e06ab7,ustin Viiret <justin.viiret@intel.com>, 2016-07-12 09:36:49 +1000, , improve history selection fix assertion failure introduced last commit,,
873,3e96cd48efb89b29667020750586c132917a19fd,ustin Viiret <justin.viiret@intel.com>, 2016-07-11 11:40:32 +1000, , rose sanity check check_bounds instruction,,
874,8d316075569ab9d6aab764626e19eea06e1316fe,ustin Viiret <justin.viiret@intel.com>, 2016-07-11 11:44:57 +1000, , rose use anch history bound,,
875,f55e968692f233ef29f2ef438f932c6f5d03166d,lex Coyte <a.coyte@intel.com>, 2016-06-30 11:32:24 +1000, , tamarama dump use correct base offset,,
876,6ec93a54c4f71c8e0537c2c972293fd5a82de8df,ustin Viiret <justin.viiret@intel.com>, 2016-07-08 11:36:10 +1000, , rose dump small block table block mode,,
877,39c6a0c7bfea6d8e4378b06bb8d13ec54b827b63,ustin Viiret <justin.viiret@intel.com>, 2016-07-07 10:25:49 +1000, , rose check literal bound building table literal lead report first byte may dropped small block table,,
878,9346a9090e03c0bcd9a6091d01d99d6f0c11fe7b,ustin Viiret <justin.viiret@intel.com>, 2016-07-07 12:53:09 +1000, , fdr remove group struct,,
879,42f23c2c91e4740155a473af54cbb236ed20e493,ustin Viiret <justin.viiret@intel.com>, 2016-07-06 09:26:42 +1000, , teddy need write control end,,
880,b6a77b73299ebb81dc4f1beade16e8b5cae386ab,ustin Viiret <justin.viiret@intel.com>, 2016-07-06 09:22:31 +1000, , teddy remove extra control ptr,,
881,85f049edb28f5dda7969fc973b670415c5dd39ed,ustin Viiret <justin.viiret@intel.com>, 2016-07-05 16:36:04 +1000, , fdr remove extra control ptr,,
882,49bb3b5c82d62530b03ca61143e9a788b23dcc05,ustin Viiret <justin.viiret@intel.com>, 2016-05-13 09:39:26 +1000, , simd_utils setbit clearbit loading bit mask,,
883,790683b64142d9e79da330cebf2b44baa00eae04,ustin Viiret <justin.viiret@intel.com>, 2016-07-06 15:49:03 +1000, , rose always dedupe small block lit variant,,
884,c58424cab3bcb82da8c809c66a99982cc017631c,lex Coyte <a.coyte@intel.com>, 2016-07-01 14:04:55 +1000, , reduce character class hwlm accel,,
885,69933edf680fc9b2304064601a1f86515fc830e8,lex Coyte <a.coyte@intel.com>, 2016-06-30 09:50:08 +1000, , truffle hwlm accel,,
886,691b08d170c8d1af89048bb1b4992f2ac65f5caa,lex Coyte <a.coyte@intel.com>, 2016-07-07 14:07:12 +1000, , use ngholder foo favour nfagraph foo,,
887,2471b770a8cd4e78fdffcbfac616c4afd5a40f57,lex Coyte <a.coyte@intel.com>, 2015-06-18 14:55:34 +1000, , longer store history len,,
888,3a1429a621e99ee6cbc716c9473d482c53021e0e,lex Coyte <a.coyte@intel.com>, 2016-07-07 11:36:05 +1000, , group_weak_end longer used,,
889,22b451b59b919444f81aceb8af5fdaec42a369b7,atthew Barr <matthew.barr@intel.com>, 2016-07-07 14:00:11 +1000, , ensure m256 aligned non avx2 build,,
890,d497a1259a1230c47e070ef73084f956dda6b7cd,ustin Viiret <justin.viiret@intel.com>, 2016-07-05 14:37:22 +1000, , rose use normal callback pure literal case,,
891,8435f918d1139046882254476d931d28f88b571f,ustin Viiret <justin.viiret@intel.com>, 2016-07-04 14:19:10 +1000, , limex use cyclics mask repeat compress,,
892,ae5e347778c1e717c0a0fd3c6fad99b2afadfaa1,ustin Viiret <justin.viiret@intel.com>, 2016-07-04 12:56:03 +1000, , limex compress active repeat,,
893,aa54352a3abc73f1e6230104d4e21605b0793243,ustin Viiret <justin.viiret@intel.com>, 2016-07-04 12:41:25 +1000, , limex switch stale repeat compress,,
894,19e79be87d4f3f62a6d0f9e16fe2a36662200172,ustin Viiret <justin.viiret@intel.com>, 2016-07-04 11:27:21 +1000, , limex compress repeat state,,
895,7cc5346c1152f1e403b2764a1ea96efd982cb8d1,ustin Viiret <justin.viiret@intel.com>, 2016-06-02 14:19:30 +1000, , assign group turn pair pair tuple,,
896,bfaa0acaea38bcf27f6f0f441338bf3f5e315c74,ustin Viiret <justin.viiret@intel.com>, 2016-06-02 10:55:22 +1000, , rose preserve lit property building mask fix bug commit 6a6b0e5 preserve property new literal generated add hwlm cmp mask also extends handling allow masked literal,,
897,b73bd9b6e19b150867338ac768752ee1369a392b,oris Nagaev <bnagaev@gmail.com>, 2016-05-29 12:29:13 +0300, , new test deserializers fail garbage input,,
898,66c2a53d33aecc7c29f0d9f8797a48655030ac51,oris Nagaev <bnagaev@gmail.com>, 2016-05-29 12:27:11 +0300, , check whole input line needed information provided moreover change first argument point end header,,
899,373a624badc4b6b280b9b7f951388530d8d9c9e3,oris Nagaev <bnagaev@gmail.com>, 2016-06-04 02:29:26 +0300, , simplegrep open file binary mode otherwise hang binary file platform mingw,,
900,e9cfbae68f69b06bb4fdcd2abd7c1ee5afec0262,ustin Viiret <justin.viiret@intel.com>, 2016-06-24 11:30:07 +1000, , workaround freebsd clang libc build issue rather relying set constructor explicitly construct set,,
901,e3d416a6ea57c307c43318cc1afd8bb423ef0c60,atthew Barr <matthew.barr@intel.com>, 2016-06-15 11:02:42 +1000, , apply consistency name give shift,,
902,c76ff285e7edf396b4cc033f1a96155d5342d97a,atthew Barr <matthew.barr@intel.com>, 2016-06-14 11:28:00 +1000, , remove unnecessary function proto,,
903,9c915cc936c5ad0e1f285cc8913e6e5a8fdab06e,atthew Barr <matthew.barr@intel.com>, 2016-06-14 11:21:48 +1000, , remove use cmpmsk8 unused cmpmsk16,,
904,0722b5db5b1e1ce51a8ff9c690d7e83f63586b8d,atthew Barr <matthew.barr@intel.com>, 2016-06-07 15:45:53 +1000, , remove gcc style compound statement appear give benefit inlining recent compiler,,
905,1b3e795fc908a4b804a0af6beed15843a4dc8a29,atthew Barr <matthew.barr@intel.com>, 2016-06-07 15:44:39 +1000, , teddy need upper lane use extract need shuffle first,,
906,adf820bbbaf88fd9c59af1f45878f9fd36f8c644,atthew Barr <matthew.barr@intel.com>, 2016-06-06 16:24:55 +1000, , simd simplify set one util funcs modern compiler gcc icc get right benefit removing last use inline asm file,,
907,4d6934fc7762d6803e086eb16143f93b7595f41b,atthew Barr <matthew.barr@intel.com>, 2016-06-06 11:54:21 +1000, , move limex specific shuffle utils ssse3 funcs,,
908,9f98f4c7b2325a8b2690b8540c4115fd4b56537b,ustin Viiret <justin.viiret@intel.com>, 2016-06-29 15:04:40 +1000, , nfa standardise callback start end naming,,
909,cf9e40ae1c67820979c4d47f5b6ec65f47c6954b,ustin Viiret <justin.viiret@intel.com>, 2016-06-24 16:22:43 +1000, , nfa unify nfacallback somnfacallback use one callback type start end offset,,
910,9087d59be54a9e9dc0d4c3d95b0ff624c3ae08f1,iang Wang <xiang.w.wang@intel.com>, 2015-08-11 05:23:12 -0400, , tamarama add container engine exclusive nfas add new tamarama engine act container infix suffix engine proven run exclusively one another reduces stream state pattern set many exclusive engine,,
911,013dbd3b3c48ef72e10175a5aef157357f08120c,ustin Viiret <justin.viiret@intel.com>, 2016-06-27 12:48:46 +1000, , rose inline literal handling program exec,,
912,76d96809f8369c0868fb02466b32b27749e35fcf,ustin Viiret <justin.viiret@intel.com>, 2016-06-22 16:23:36 +1000, , rose move roserunprogram unit roserunprogram function gotten large number site inlined negative effect performance large case change move translation unit,,
913,f166bc5658ea57ee81a135f2a85ceca09390caf0,lex Coyte <a.coyte@intel.com>, 2016-06-24 09:28:42 +1000, , allow prefix may squash literal match run eagerly,,
914,f9ded5936173fb97fb0d5e5943d87fb91a114b51,atthew Barr <matthew.barr@intel.com>, 2016-06-22 15:03:22 +1000, , disable strict aliasing strict aliasing allows compiler make optimisation without risk benefit appear worth risk,,
915,8699e35c0985e7a92b7a4fdaa9c59ad9f9b6443e,lex Coyte <a.coyte@intel.com>, 2016-06-23 14:01:55 +1000, , prevent merging table ftable squashable,,
916,575e8c06dcf04a823c1a0dcb025db70d242202d3,lex Coyte <a.coyte@intel.com>, 2016-06-23 13:14:39 +1000, , show floating group floating table,,
917,1c2b0a271dc723210428ea6113d6fc0c1b6c19e9,ustin Viiret <justin.viiret@intel.com>, 2016-06-23 11:14:34 +1000, , role aliasing tidy naming,,
918,1d18852dc9e06029f407d46bad5bd925ece30a00,ustin Viiret <justin.viiret@intel.com>, 2016-06-23 11:07:39 +1000, , role aliasing unify map update code,,
919,623980556113b45da1e18eccc1ec71bd826402d9,ustin Viiret <justin.viiret@intel.com>, 2016-06-20 16:38:03 +1000, , rose build empty sparse iter subprogram,,
920,679042779a2aa22401cd5a9c93551f82d10f0874,ustin Viiret <justin.viiret@intel.com>, 2016-06-20 14:56:14 +1000, , role aliasing use reverse ghost map,,
921,1e5fcd5e8082c53cfffdcd463ba192fb38cd9d18,ustin Viiret <justin.viiret@intel.com>, 2016-06-20 10:37:22 +1000, , tighten ghost vertex check,,
922,0749f7c06dc3c0758fbfea3839abc0ea9a8f93b3,ustin Viiret <justin.viiret@intel.com>, 2016-06-20 10:17:38 +1000, , rose allow ghost aliased,,
923,e915ca21c5e22cf9eb3cd0581f5802730a8b649b,ustin Viiret <justin.viiret@intel.com>, 2016-06-21 12:53:13 +1000, , limex tidy scoring code,,
924,86483972576dae799ea975c3ff327da6ac6cf3fa,ustin Viiret <justin.viiret@intel.com>, 2016-06-21 12:48:54 +1000, , limex invert scoring count zero,,
925,9d2403e8bb65fb65f7c21678d1663b114fe3b333,irill Rybalchenko <kirill.rybalchenko@intel.com>, 2016-04-21 16:52:43 +0100, , limex implement variable shift nfa engine replaces old limex nfa engine specialised model size number shift new set engine handle variable number shift,,
926,cdaf705a875f254709f730e37060727a3b1d93f6,ustin Viiret <justin.viiret@intel.com>, 2016-06-16 16:08:48 +1000, , rose pick prefix lookaround conversion,,
927,d3c56b532b3b52dbf958f03cb56c50d6c524d6d9,ustin Viiret <justin.viiret@intel.com>, 2016-06-14 15:22:07 +1000, , rose build dedupe func,,
928,cf8e8c90ffade5d22e948b597e0e2fcf0f3866fa,ustin Viiret <justin.viiret@intel.com>, 2016-06-15 10:33:51 +1000, , eod move stream eod code stream.c,,
929,d5c1280b9f3ff46a238845d2faf3ee519c0b24e2,ustin Viiret <justin.viiret@intel.com>, 2016-06-15 09:47:24 +1000, , eod tidy rename,,
930,66e0b77aa4671d495bfcce946c9fdea7cf2d5770,ustin Viiret <justin.viiret@intel.com>, 2016-06-15 09:35:48 +1000, , block unify roseblockexec roseblockexec_i,,
931,513ac11dbcd28ec6cd76aec9a3166dbb2d788a3e,ustin Viiret <justin.viiret@intel.com>, 2016-06-14 17:13:35 +1000, , block move matcher invocation function,,
932,a9eba12cce8077ac73668b5e3e9fbdd47f99cbf1,ustin Viiret <justin.viiret@intel.com>, 2016-06-14 16:58:13 +1000, , rose inline block mode eod check,,
933,159c09b70eacf96540ce2f4057e33a37a68730af,ustin Viiret <justin.viiret@intel.com>, 2016-06-14 14:25:52 +1000, , roseengineseod trust queue structure,,
934,d9bd6d5deef42a4840698a44442b2d03c9b30a7e,ustin Viiret <justin.viiret@intel.com>, 2016-06-14 14:22:42 +1000, , rosesuffixeseod trust queue structure,,
935,3e0232f0d6cf0df0db05f8cdf98519274e1f0a87,ustin Viiret <justin.viiret@intel.com>, 2016-06-14 13:39:41 +1000, , eod retire,,
936,426bfc9cfb1e1df5d11989d7741c4030f549f0db,ustin Viiret <justin.viiret@intel.com>, 2016-06-14 11:47:02 +1000, , clean,,
937,ae157034e904bf7e7e2c300a770433391126d3d7,ustin Viiret <justin.viiret@intel.com>, 2016-06-14 10:56:30 +1000, , eod tidy runtime,,
938,78e4332a8b783330887a15dc1416595f47564670,ustin Viiret <justin.viiret@intel.com>, 2016-06-14 10:39:02 +1000, , move eod iter program general eod program,,
939,39461cc8066849dfa6b9f9f879ddbc10f91df7ae,ustin Viiret <justin.viiret@intel.com>, 2016-06-14 10:01:28 +1000, , eod move hwlm execution matcher_eod instr,,
940,b8f771e824202dffbd06de6320e006c44a1047e8,ustin Viiret <justin.viiret@intel.com>, 2016-06-10 16:10:03 +1000, , tidy addpredblocks,,
941,2761e0105d16341eaa80c7f978abaf07df923756,ustin Viiret <justin.viiret@intel.com>, 2016-06-10 14:51:15 +1000, , eod suffix iteration program,,
942,9669e0fe941318a729c363a570121a8d110ce27a,ustin Viiret <justin.viiret@intel.com>, 2016-06-10 11:49:08 +1000, , eod remove forced sparse iter optimization,,
943,7a7dff5b705e94a511e30fbca71e49f02c4fedb0,ustin Viiret <justin.viiret@intel.com>, 2016-06-10 11:39:22 +1000, , eod force sparse iter general prog,,
944,02595cda1f48302777d91077bbdac341bf14137c,ustin Viiret <justin.viiret@intel.com>, 2016-06-10 10:09:15 +1000, , eod consolidate eod anchor program,,
945,7a6a47672345f7ccb62c160760fe119fcc209e98,ustin Viiret <justin.viiret@intel.com>, 2016-06-09 14:41:15 +1000, , eod move engine check engines_eod instr,,
946,7e3d56579b8a237e6ed1a58a695c83b99ad40a9f,ustin Viiret <justin.viiret@intel.com>, 2016-06-09 14:19:01 +1000, , eod stop passing scratch state around,,
947,c7212a7478b0a1d4f61b82ba2bdb79b8cd146519,atthew Barr <matthew.barr@intel.com>, 2016-06-09 01:57:08 +1000, , omit frame pointer 32bit release build frame pointer useful debugging testing really make difference performance ia32,,
948,08d44fbed57ca875858a8f597296194dcc0c411f,ustin Viiret <justin.viiret@intel.com>, 2016-06-01 14:47:37 +1000, , fdr remove unused typedef confirmindex,,
949,ad74f3b895c53f34b0bb913cc855c1d6df9b379b,ustin Viiret <justin.viiret@intel.com>, 2016-04-29 09:40:44 +1000, , fdr use braced init syntax pair,,
950,b8cd169cde17cd26ca80668277421702948fcf8f,ustin Viiret <justin.viiret@intel.com>, 2016-04-28 16:34:48 +1000, , teddy compile rename loop var readability,,
951,bae7a072ca7725846fff22b84a0e92d58f596a87,ustin Viiret <justin.viiret@intel.com>, 2016-04-05 16:34:06 +1000, , teddyset need reference lit,,
952,d626cb68e0fc247770fb6a0659e831845fa0a8f2,ustin Viiret <justin.viiret@intel.com>, 2016-04-01 17:34:27 +1100, , clean debugging code,,
953,37e7c964246a12cdf398306a7d4cefca29fb7816,ustin Viiret <justin.viiret@intel.com>, 2016-03-02 10:32:40 +1100, , teddy_compile modernise,,
954,88e6485e7575ffa0c010ad171854f04c47ef030a,ustin Viiret <justin.viiret@intel.com>, 2016-03-02 10:23:31 +1100, , fdr_compile tidy,,
955,466fc940e55e2ec6fc1dece82366f9d8b3a4834f,ustin Viiret <justin.viiret@intel.com>, 2016-03-02 10:15:48 +1100, , modernise loop etc,,
956,57cd2331f53acc6478d812b5e5b8914cd1f691db,ustin Viiret <justin.viiret@intel.com>, 2016-03-01 16:46:25 +1100, , fdr teddy switch remaining smart ptrs,,
957,aebbd4f1691a64d545b6177d7ca548f94a1c49f6,ustin Viiret <justin.viiret@intel.com>, 2016-03-01 16:35:09 +1100, , return smart ptr,,
958,9953a026f8d9d5e6511103dd68873b108a7cedd4,ustin Viiret <justin.viiret@intel.com>, 2016-03-01 16:29:50 +1100, , return smart ptr,,
959,81880d5a8de505cb19bf2ea39f95657ba1026e8b,ustin Viiret <justin.viiret@intel.com>, 2016-03-01 15:56:18 +1100, , clean loop iterators,,
960,139a472af0a4b08e96afe3624b1138be41d68334,ustin Viiret <justin.viiret@intel.com>, 2016-03-01 15:47:41 +1100, , typedef using,,
961,69653aaec53ee0255141d083533e0a3906a13319,ustin Viiret <justin.viiret@intel.com>, 2016-03-01 15:45:17 +1100, , use smart ptrs,,
962,964fc22b1ac2e6618675ae6e93cf3821406e9989,ustin Viiret <justin.viiret@intel.com>, 2016-03-01 15:26:33 +1100, , remove unused decl getfdrconfirm static,,
963,ea62ba107f1b0abdd521f7069950c2aa8311a006,ustin Viiret <justin.viiret@intel.com>, 2016-06-07 12:00:30 +1000, , unit make multiaccel test deterministic use prng rand,,
964,8e4c68e9df957d2f2a9af9376610f88f43b9a62a,ustin Viiret <justin.viiret@intel.com>, 2016-05-19 17:22:37 +1000, , rose eagerly report eod literal match possible eagerly report match literal match eod occurs rather setting state bit waiting eod processing,,
965,9dddb4efc30cb884fa9a4e017e4dd754da56ebc7,ustin Viiret <justin.viiret@intel.com>, 2016-06-02 16:25:36 +1000, , ng_equivalence reduce compile time large case,,
966,0548a6d9953666c2dc2ddd99e7204b2bd9427b65,lex Coyte <a.coyte@intel.com>, 2016-06-03 15:33:35 +1000, , use edge index avoid assoc property map,,
967,1df4da16adafc0a27a7347bb1c3d6c59d3aaa469,ustin Viiret <justin.viiret@intel.com>, 2016-05-03 16:16:20 +1000, , rose parameterise check_lit_early,,
968,7690881f85e29fef3031737fc948f2c2ea9eb028,ustin Viiret <justin.viiret@intel.com>, 2016-06-02 13:57:03 +1000, , rose make free function,,
969,89dbbe6c53b3aa3791711dc33f65e120199cacdb,ustin Viiret <justin.viiret@intel.com>, 2016-06-02 13:52:29 +1000, , rose make free function,,
970,de201997b7b71c0aed83dc614e3ec4dc86d61602,ustin Viiret <justin.viiret@intel.com>, 2016-06-02 13:24:47 +1000, , move,,
971,70ef229b2b36e2cb32d1029412c9a7dd369c2b69,ustin Viiret <justin.viiret@intel.com>, 2016-06-02 13:18:23 +1000, , move getgroups getsuccgroups,,
972,42419a26d2920d656ce4fd01f8d7dfc3ad8a5635,ustin Viiret <justin.viiret@intel.com>, 2016-06-02 13:13:48 +1000, , move,,
973,2b24000b1a14985efddd171fa9749e8f10018b62,ustin Viiret <justin.viiret@intel.com>, 2016-06-02 13:10:42 +1000, , move,,
974,c2496fbf769cbba62bebc252c1fb4b3d81480eca,ustin Viiret <justin.viiret@intel.com>, 2016-05-31 15:24:59 +1000, , rose elide set_groups possible,,
975,6a6b0e5da6f20f6d3842295cba5f13bcbc62fa53,ustin Viiret <justin.viiret@intel.com>, 2016-05-27 15:05:24 +1000, , rose hwlm advisory mask complete pas,,
976,beec5e59dfd24d75dad1d2982cdfff0814fd4145,ustin Viiret <justin.viiret@intel.com>, 2016-05-27 16:51:41 +1000, , rose linear scan lookaround build allows reuse lookaround entry bytecode,,
977,a8aa2d022f196cc1804787899fbe1fd121c008a7,lex Coyte <a.coyte@intel.com>, 2016-05-31 14:46:09 +1000, , provide access scratch queue largely reverts commit,,
978,cb7067f59d085c3737e4c3406c36b01f2866a16f,lex Coyte <a.coyte@intel.com>, 2016-05-30 14:00:31 +1000, , prevent trying build smallwrite engine large case,,
979,b097cb1b533a0b40f05d4bcd26f8420c88ae33f0,lex Coyte <a.coyte@intel.com>, 2016-05-06 13:20:00 +1000, , use correct way refer void,,
980,afd378b09ecbce7f7526271852ae94cbf7a297c8,lex Coyte <a.coyte@intel.com>, 2016-05-17 15:05:42 +1000, , 2963 aggressive using,,
981,6e49544558d4eb6912eebdb9afed6fd54caf98a7,ustin Viiret <justin.viiret@intel.com>, 2016-05-26 14:21:40 +1000, , exhaust move function report.h,,
982,9b7eca5400f5f844f485d3cda03b6c40471309bf,ustin Viiret <justin.viiret@intel.com>, 2016-05-26 10:11:19 +1000, , rose dump leftfix suffix queue index,,
983,6d87533ef0ded3c4c80e7bc61cc78c29dcd943ce,oris Nagaev <bnagaev@gmail.com>, 2016-07-06 19:46:41 +0300, , fix iterator pointer,,
984,ba45bd34d6d0036e6f346466469853b073243b21,oris Nagaev <bnagaev@gmail.com>, 2016-07-06 19:46:25 +0300, , fix iter_wrapper iterator pointer,,
985,e3e0a0fab0594e7530bc2fb53dde28949620f65b,atthew Barr <matthew.barr@intel.com>, 2016-06-01 11:09:05 +1000, , merge branch develop master,,
986,212ed92ac5733fc7618415415b6114fd5a1343d2,atthew Barr <matthew.barr@intel.com>, 2016-06-01 10:50:55 +1000, , bump version number release,,
987,8b0e285f09439946ddbc18af21fae414e058513f,ustin Viiret <justin.viiret@intel.com>, 2016-05-04 17:36:46 +1000, , changelog update 4.2 release,,
988,d7466ff84056b03a37c79493f12ee6e8edb1559b,ustin Viiret <justin.viiret@intel.com>, 2016-05-30 14:51:04 +1000, , doc detail option setting,,
989,428bb9a110d7a0815e9ecc6c3bb78234b062af7b,ustin Viiret <justin.viiret@intel.com>, 2016-05-30 14:30:43 +1000, , doc correct syntax extended option setting extended syntax ignore whitespace controlled,,
990,614ca0accf3c825f0df0a8e532db892b68764442,ustin Viiret <justin.viiret@intel.com>, 2016-05-27 11:11:04 +1000, , rose always push check_bounds onto end program,,
991,9826522e34dcd2cfe584083cd67ad32307e18460,ustin Viiret <justin.viiret@intel.com>, 2016-05-27 10:40:06 +1000, , rose fix placement bug instruction inserted already partially flattened program would result jump offset becoming incorrect change place part normal flow program construction avoids issue,,
992,89bc2b4b39e38d8c1fd240605d414838d899f19b,atthew Barr <matthew.barr@intel.com>, 2016-05-23 14:57:48 +1000, , cmake invoke compiler test arch feature require ssse3 optionally support avx2 best way testing compiler compile flag run compiler,,
993,ca2343f98ea3e4b2373bd8dd7c34db3fde36c57b,atthew Barr <matthew.barr@intel.com>, 2016-05-09 10:47:15 +1000, , need immediate use intrinsic directly,,
994,d36cc9ea4c3ff748f5f7f89a611abf1a99ab09f9,atthew Barr <matthew.barr@intel.com>, 2016-05-09 10:53:54 +1000, , debug printf window path separator,,
995,1d6462532a3cb61f14cedadf7cd2c90b88f58cce,atthew Barr <matthew.barr@intel.com>, 2016-05-12 08:39:12 +1000, , vbs static array linkage,,
996,3527a9cb5cd844cda4a050604311fe3c22d35481,atthew Barr <matthew.barr@intel.com>, 2016-05-12 08:51:02 +1000, , masked move linkage,,
997,b5be8ef6aa59f9cd038d89a90169aca75e08dc4a,atthew Barr <matthew.barr@intel.com>, 2016-04-07 13:17:55 +1000, , win32 ctz clz,,
998,52346397369120f16d559a5b782aa70a4d243313,atthew Barr <matthew.barr@intel.com>, 2016-05-20 15:30:29 +1000, , popcount use intrinsics restructure defines,,
999,142e74e8e61112237b139f6f28a3d23acf6bbad1,ustin Viiret <justin.viiret@intel.com>, 2016-05-20 15:14:20 +1000, , fdr teddy.h doe need include hwlm.h,,
1000,2c762909feb345dba0484391e4c16486c34d7421,ustin Viiret <justin.viiret@intel.com>, 2016-05-20 15:11:07 +1000, , fdr remove dead function decls teddy.h,,
1001,e52783017eeb6093a8bac160d6125d658664eebb,atthew Barr <matthew.barr@intel.com>, 2016-04-27 15:05:44 +1000, , pkgconfig add libs.private static linking,,
1002,74d5d0e81993987cd24e8bd93a2e0563be0e3a1c,atthew Barr <matthew.barr@intel.com>, 2016-05-18 15:50:38 +1000, , cmake fix optimise define,,
1003,ba77229c029dd71852623c2ada3b182cbac28aa6,oris Nagaev <bnagaev@gmail.com>, 2016-05-18 07:59:57 +0200, , install .dll bin lib,,
1004,0e8867b3938bd11bf94aaafdc40aa8ae29a38d50,atthew Barr <matthew.barr@intel.com>, 2016-05-10 13:14:25 +1000, , combine struct element avoid inheritance multiple inheritance slightly overkill also appears trigger msvc bug writing pointer member,,
1005,95f35aad0e3372e3fcc5cd2bf0b734c0f6af0c0d,ustin Viiret <justin.viiret@intel.com>, 2016-05-10 09:32:13 +1000, , fdr ensure byte pre history block mode,,
1006,97eaea043e31d3566aef1cf0f51d3f0da6a81474,ustin Viiret <justin.viiret@intel.com>, 2016-05-09 16:10:57 +1000, , ucp_table clean make_caseless,,
1007,f48b8c937b275622b1fb1ecaaa5260459a8a4195,ustin Viiret <justin.viiret@intel.com>, 2016-05-09 16:03:39 +1000, , ucp_table always deref lower_bound fix warning asan,,
1008,ed772380c05996cd71a77e18d6bec2081d49f0e0,ohammad Abdul Awal <mohammad.abdul.awal@intel.com>, 2016-03-31 11:28:42 +0100, , teddy remove python codegen refactor code major cleanup teddy runtime code remove python code generation split avx2 model file improves readability,,
1009,6899cab37038f2493de147a264845f559ca93736,ustin Viiret <justin.viiret@intel.com>, 2016-05-09 13:51:50 +1000, , unit internal fix fdr issue reported asan fdr streaming mode assumes safe read byte end history buffer reflected unit test,,
1010,73610c0b643ea739b251d434e1174d574b771bdc,ustin Viiret <justin.viiret@intel.com>, 2016-05-09 09:29:44 +1000, , scratch leave use also updated unit test always check return value,,
1011,6c1143a264e89eef01818dd80db0b4ca86f7ab32,ustin Viiret <justin.viiret@intel.com>, 2016-05-06 14:20:38 +1000, , ue2string fix broken function type upperstring silence warning ubsan,,
1012,f532b89776f537348345d24a45bc22278357f87a,ustin Viiret <justin.viiret@intel.com>, 2016-05-06 11:38:24 +1000, , unit clean,,
1013,38797abb066fe083ca0d4e900d46697e7cd2388c,ustin Viiret <justin.viiret@intel.com>, 2016-05-06 11:32:36 +1000, , unit fix bug teddy model unit test,,
1014,01169e69d25c3527ed6c418c0bb9fb20c9f20dd9,natoly Burakov <anatoly.burakov@intel.com>, 2016-04-19 15:40:18 +0100, , fix multiaccel matcher unit test test failing bit avx2,,
1015,8f46b7cf2e03b3f04d4ec6d3d835a508eb4694b5,ustin Viiret <justin.viiret@intel.com>, 2016-05-03 11:57:41 +1000, , doc add description serialization runtime lib,,
1016,3426bf57ec39fe588baaab260a6b8725c2f40182,ustin Viiret <justin.viiret@intel.com>, 2016-05-03 11:12:36 +1000, , doc clean discussion scratch space,,
1017,b2ea64171528f3fd87e457040258dcccefa49018,ustin Viiret <justin.viiret@intel.com>, 2016-05-03 13:18:19 +1000, , doc update copyright date,,
1018,a7d02a996e59c0594b1306be9731f5a4b20a91be,ustin Viiret <justin.viiret@intel.com>, 2016-05-04 13:56:24 +1000, , include string.h required use memcpy,,
1019,c12b9531317248c6333869e43281f9a5764fd5bc,ustin Viiret <justin.viiret@intel.com>, 2016-04-28 09:34:37 +1000, , runtime add error scratch use commit add error returned hyperscan detects scratch region already use entry api function,,
1020,11896dcf424c1f9f0ab32483d8b0712c004d4b9f,lex Coyte <a.coyte@intel.com>, 2016-05-02 13:03:17 +1000, , restore ability ignore common preds merges check common preds broken refactoring b9c5d65 rework literal overlap check merging engine,,
1021,1a373d0619abb3df1881441830b68f7030e56463,ustin Viiret <justin.viiret@intel.com>, 2016-04-29 09:16:39 +1000, , fdr confval load unaligned,,
1022,f0825b4d3ff9a63447637197b452bb8505813094,lex Coyte <a.coyte@intel.com>, 2016-04-27 15:17:05 +1000, , remove unused part fdr_loadval,,
1023,598f0565cf6014b820c64f1cd83661a2d455fabe,ohammad Abdul Awal <mohammad.abdul.awal@intel.com>, 2016-03-24 13:59:56 +1100, , fdr remove python codegen add safezones,,
1024,e86688e313244c755232ccc1ea93a7155eb2c92e,lex Coyte <a.coyte@intel.com>, 2016-04-18 11:23:56 +1000, , add m128 byte shift function taken pug interpreter branch,,
1025,f7cdfc5e54773add46e0d93681c022af98b84407,ustin Viiret <justin.viiret@intel.com>, 2016-04-27 16:37:25 +1000, , fdr include fdr.h necessary,,
1026,353f0b4da22bf7cb7ab8f44730fc16c55843cd33,ustin Viiret <justin.viiret@intel.com>, 2016-04-27 15:50:16 +1000, , fdr move fdrsize namespace ue2 build,,
1027,9fa11b48b0b1302a81995bec8489093d83ffd637,lex Coyte <a.coyte@intel.com>, 2016-04-14 12:30:46 +1000, , mcclellan compile efficient discovery accel,,
1028,d7774f3d69022803005c884307b23fdafab3b75b,ustin Viiret <justin.viiret@intel.com>, 2016-04-22 16:09:39 +1000, , noodle_build update interface use hwlmliteral,,
1029,31b1114f76b7dd80d6d277e9d79b8f7f047dd500,ustin Viiret <justin.viiret@intel.com>, 2016-04-21 13:39:16 +1000, , cmpforward assume assert upper case,,
1030,8eec61445f4a0bab48fa329908f9caf61dff4cef,ustin Viiret <justin.viiret@intel.com>, 2016-04-21 15:07:21 +1000, , unit fix noodle unit test,,
1031,07bb14a84a3d282ac98ff33578895fd7ed147100,ustin Viiret <justin.viiret@intel.com>, 2016-04-21 14:17:45 +1000, , hwlm_literal coerce nocase lit upper case,,
1032,da89f5ef6bc33782b88a5f2114846dfd90903272,ustin Viiret <justin.viiret@intel.com>, 2016-04-21 13:57:57 +1000, , ue2string bring caseless cmp inline,,
1033,54c0fb7e0e91ecd8b7db9ea5267b363874436e8a,atthew Barr <matthew.barr@intel.com>, 2016-04-21 15:50:01 +1000, , noodle remove redundant bitmask,,
1034,fe8ffc55445fd570565f50d2f59f42cca455e7e1,atthew Barr <matthew.barr@intel.com>, 2016-04-21 15:39:47 +1000, , noodle use sse palignr,,
1035,75195f5f2e76245ed150340736ff68785a2fbf62,ustin Viiret <justin.viiret@intel.com>, 2016-04-20 17:11:25 +1000, , ng_mcclellan move logic base class move automaton logic automaton_base templated stateset statemap type,,
1036,ea7197571a686c35d857d1669ccc2b880e84ddc5,ustin Viiret <justin.viiret@intel.com>, 2016-04-20 15:37:17 +1000, , ng_haig move logic base class move automaton logic automaton_base templated stateset statemap type,,
1037,9e0ec02ac9ae61f7160b8f71986e749e85575290,ustin Viiret <justin.viiret@intel.com>, 2016-04-20 12:41:02 +1000, , rose assert program offset sane,,
1038,061068a2603ae287e876dc00f31cd918a15abf90,ustin Viiret <justin.viiret@intel.com>, 2016-04-20 09:47:12 +1000, , nfa_kind documentation,,
1039,ee7f31ac392a50cb207c653ee3a93c2af7ddecc3,ustin Viiret <justin.viiret@intel.com>, 2016-04-19 15:22:20 +1000, , mpv native report remapping,,
1040,c101beb541a30d04148abb37128aa88852a486aa,ustin Viiret <justin.viiret@intel.com>, 2016-04-19 14:42:45 +1000, , castle lbr native report remap,,
1041,ec985a62f82b37cd41212f2df52d1256a8e1492c,ustin Viiret <justin.viiret@intel.com>, 2016-04-19 13:51:41 +1000, , castle add nfa kind castleproto,,
1042,1f41a921f2ca72103a24a041c9b21a7c064abd99,ustin Viiret <justin.viiret@intel.com>, 2016-04-19 11:53:10 +1000, , mcclellan gough native report remapping,,
1043,611579511ca86df49161f1ad5fed65ad5c4c75ff,ustin Viiret <justin.viiret@intel.com>, 2016-04-18 14:40:58 +1000, , rose remap report program offset,,
1044,f40aa6bd400d57b7d4c1b518515d3e083bd0c331,ustin Viiret <justin.viiret@intel.com>, 2016-04-18 14:20:45 +1000, , report_manager store report program mapping,,
1045,fd7f30a5b55aa89111ebb47f8dc8af5e91693b1b,ustin Viiret <justin.viiret@intel.com>, 2016-04-18 13:21:34 +1000, , merge function longer need transfer function,,
1046,319d47ae4f1350af275bbbfcc14b9b66f1514547,ustin Viiret <justin.viiret@intel.com>, 2016-04-18 13:12:15 +1000, , remove outfixinfo chained meant mpv,,
1047,16985ab6e5c72cdddd130351dd86e7e6767fec77,ustin Viiret <justin.viiret@intel.com>, 2016-04-18 09:49:13 +1000, , use visitor outfix engine construction,,
1048,32c866a8f94ac128425f238c81aa6f3c174ef32f,ustin Viiret <justin.viiret@intel.com>, 2016-04-15 16:41:35 +1000, , outfixinfo use boost variant engine,,
1049,fa27025bcb01b190776d243415ff5351f4b4ddaf,ustin Viiret <justin.viiret@intel.com>, 2016-04-15 15:28:23 +1000, , wrap mpv puffettes struct,,
1050,ac318412146f7e8a75b3b4099d1b336d2f2283c6,ustin Viiret <justin.viiret@intel.com>, 2016-04-18 11:05:01 +1000, , scratch delete unused hs_scratch qnfastate,,
1051,84daf1fc1ac30c9eb0134fe3bae0e88925874593,ustin Viiret <justin.viiret@intel.com>, 2016-04-15 10:56:43 +1000, , ng_limex_accel delete unused daccelscheme ctor,,
1052,4541eaa92cd7fa832885b9f34be038b2c12dea62,ustin Viiret <justin.viiret@intel.com>, 2016-04-15 10:48:09 +1000, , report remove dead function,,
1053,92976c640aeccc3a8ff741a5e4eadd64cf08d97b,ustin Viiret <justin.viiret@intel.com>, 2016-04-15 10:45:52 +1000, , report remove dead function,,
1054,1d85987d9685ac3f0a8b33773dba5c8a06421054,ustin Viiret <justin.viiret@intel.com>, 2016-04-14 10:08:36 +1000, , final_report add specialised instruction specialisation report instruction also terminates execution program improves performance program generate many report,,
1055,36150bbc191f3c884bd23b4d662bffbd76429584,ustin Viiret <justin.viiret@intel.com>, 2016-03-22 16:45:09 +1100, , rose replace internal_report program replace use internal_report structure report engine mpv etc rose program interpreter som processing reworked use new som_operation structure embedded appropriate instruction,,
1056,68851742cc95071ea1d966727b4bdf27d9567528,atthew Barr <matthew.barr@intel.com>, 2016-04-13 12:00:36 +1000, , help icc perform m128,,
1057,972126214978c27c37799b1686f45967bfa4621c,ustin Viiret <justin.viiret@intel.com>, 2016-04-13 10:19:39 +1000, , shufti small fix silence clang warning,,
1058,41751c4f3b2b714c751ffe7b77773fb2bf346375,lex Coyte <a.coyte@intel.com>, 2016-04-12 09:52:53 +1000, , bitfield unroll main operator,,
1059,938ac9fd38e4122244bfb945f1a04e821f5c7383,lex Coyte <a.coyte@intel.com>, 2016-04-11 13:47:10 +1000, , charreach operator inline,,
1060,ff721ed8e4664e21924e70a14cd1d8bfe728f3d7,lex Coyte <a.coyte@intel.com>, 2016-04-06 16:43:32 +1000, , unify accel code structure limex mcclellan,,
1061,850636dbd6ce636877edc66cd2d6e4fa0a57e456,lex Coyte <a.coyte@intel.com>, 2016-04-05 14:31:13 +1000, , efficent accel path discovery,,
1062,ff82ea6d6e36be28bda536d03ccc2e3a47bd7ed4,lex Coyte <a.coyte@intel.com>, 2016-04-05 11:07:26 +1000, , smallwrite recompile dfa prune fails,,
1063,ed3ef5b997a411d8b60e574992e7189cd6f24be5,lex Coyte <a.coyte@intel.com>, 2016-04-04 15:54:09 +1000, , raise limit string double shufti,,
1064,c0a5b037a1948d888e232b9b213abc45b0b2cc39,lex Coyte <a.coyte@intel.com>, 2016-04-04 11:02:59 +1000, , allow double shufti share bucket,,
1065,6c7ee12bb9949b5576247bf620ef25fa8af497df,lex Coyte <a.coyte@intel.com>, 2016-03-30 11:14:59 +1100, , make dverm precise,,
1066,b4727cf1ea01df1dc55fee1cf986d00d30f0237d,lex Coyte <a.coyte@intel.com>, 2016-03-21 16:19:46 +1100, , masked version dverm,,
1067,89d7728f77bc7a5ee985f1137a5978d384ead9d0,lex Coyte <a.coyte@intel.com>, 2016-03-10 09:58:28 +1100, , refactoring double byte offset accel use path add mcclellan,,
1068,6898dc9864b932b92c2218ee5c7e7b6122fc887a,lex Coyte <a.coyte@intel.com>, 2016-03-04 14:20:53 +1100, , look normal accel scheme using compressed alpha,,
1069,f53c093baa4686ae06310fd1dce05a40853ff6ca,lex Coyte <a.coyte@intel.com>, 2016-02-16 13:37:39 +1100, , simple offset accel mcclellan start state,,
1070,d12560115230e0a386305ca62f131d8801780813,lex Coyte <a.coyte@intel.com>, 2016-03-21 09:38:30 +1100, , dump content double shufti mask,,
1071,956b86e97a2af565a7784e0bd0fb9097134a2822,lex Coyte <a.coyte@intel.com>, 2016-04-07 15:25:05 +1000, , move accelcompile.h,,
1072,50885f210a23f360dbc0043d56438727c573bdaf,ustin Viiret <justin.viiret@intel.com>, 2016-04-07 16:33:11 +1000, , exhaust update interface use function exhaust.h valid ekeys use invalid_ekey everywhere remove dupe end_exhaust sentinel,,
1073,d75cc809fe3a3af12229ce5bd1db1eae20dc79aa,ustin Viiret <justin.viiret@intel.com>, 2016-04-05 13:25:39 +1000, , runtime careful status bit,,
1074,f2c0a66b6f91655ad6b287822879403cfc94b39b,ustin Viiret <justin.viiret@intel.com>, 2016-04-04 16:04:28 +1000, , rose use multibit exhaustion vector previously exhaustion vector standard bitvector required expensive memset call init database large number exhaustion key,,
1075,1fcd3cfb2cdb60ac9479f2ae0732c942da6a3a4f,ustin Viiret <justin.viiret@intel.com>, 2016-04-04 16:19:55 +1000, , mmbit_all true key switched,,
1076,5354b7a5ca559232d4ad99f2394921ce776341e0,ustin Viiret <justin.viiret@intel.com>, 2016-04-06 15:06:48 +1000, , mpv fire one report simple exhaustible,,
1077,9852ac0091f3e91461caff123235fa7f68f401c6,ustin Viiret <justin.viiret@intel.com>, 2016-04-06 14:44:22 +1000, , mpv use size_t count u32 small cleanup,,
1078,3dc8bab78fecd9fc69a329c2359cab3288e11a00,atthew Barr <matthew.barr@intel.com>, 2016-04-06 11:09:08 +1000, , build convenience library static libs,,
1079,088347b437dc10b0e899c288c92627dab1b37cb5,atthew Barr <matthew.barr@intel.com>, 2016-04-05 10:36:50 +1000, , remove unused storeu macro,,
1080,dd4c1eceb80f9f76551e6a4d37a39744608087f3,atthew Barr <matthew.barr@intel.com>, 2016-04-05 10:13:34 +1000, , remove unused loadu2x128,,
1081,e034ccb9b4d4e8d0528f19add1b0be38e916c4b0,ustin Viiret <justin.viiret@intel.com>, 2016-04-05 15:18:33 +1000, , make block_width u64a,,
1082,7a6c6f46ed4db4663be5531b2af10704c7f654ab,atthew Barr <matthew.barr@intel.com>, 2016-03-29 16:41:27 +1100, , remove have_pthread_h,,
1083,18cfd11c0f6d748823faf1abc92b619793b1385d,atthew Barr <matthew.barr@intel.com>, 2016-03-29 16:39:58 +1100, , remove,,
1084,839c90594c9d92f8170952337ad2c3922b80b909,ustin Viiret <justin.viiret@intel.com>, 2016-03-23 11:47:54 +1100, , mcclellan remove use state numbering mcclellan haig need know state participant i.e unused start startds,,
1085,5dd4aa9c13957aa996c52c7bdeef10e42d95b2c0,ustin Viiret <justin.viiret@intel.com>, 2015-11-05 16:32:10 +1100, , ng_find_matches simplify improve performance improve performance using bitsets rather set vertex index,,
1086,9ae908fd119467320899f264f6fdc2fdc5f642b7,ustin Viiret <justin.viiret@intel.com>, 2016-03-15 16:36:39 +1100, , shufticompile remove unused mergeshuftimask,,
1087,2cd28a5fa4ac6534d92bc5efa8455c2763faf8d7,ustin Viiret <justin.viiret@intel.com>, 2016-03-15 16:31:13 +1100, , scratch remove unused tctxttoscratch,,
1088,d0aa138adab0592e1a9ad9dc4e5d5840ff346495,ustin Viiret <justin.viiret@intel.com>, 2016-03-14 09:28:17 +1100, , castle repeat fix number bug add assertion packed store corrects assertion formerly line 888 exclusive mode overwrite packedctrlsize max group repeat know many byte using even share stream state ensure exclusive mode stream state sized correctly,,
1089,e10d2eb2697015fd6bdf9200ffe71661ef26feb8,atthew Barr <matthew.barr@intel.com>, 2016-03-08 14:53:03 +1100, , printto function google test valgrind,,
1090,4a482b07ea65ef9b64c1351af6b853210f1637f0,lex Coyte <a.coyte@intel.com>, 2016-03-07 14:48:01 +1100, , 2919 add termination check around,,
1091,9c9eb2ca9a3bebeb35ad85c2faaaf740375662cf,ustin Viiret <justin.viiret@intel.com>, 2016-03-04 14:46:42 +1100, , makereport remove unused param,,
1092,ff7e101757d21a67499b65cb807254b3f66a97d5,ustin Viiret <justin.viiret@intel.com>, 2016-03-04 13:54:30 +1100, , rose precise catchup instruction fix bug introduced recent addition boundary program safe catchup catchup per report set necessary,,
1093,e466e67b79429af50b0bab590b40b4ea45df847b,ustin Viiret <justin.viiret@intel.com>, 2016-03-04 10:10:26 +1100, , simplify fix msvc simplify thanks minimal allocator requirement add required copy constructor,,
1094,93a262e54c4e89c4a898acbea7b3eb63996b4ef8,ustin Viiret <justin.viiret@intel.com>, 2016-03-03 15:36:10 +1100, , rose use program boundary report use program handle report list boundary rather previous list report approach,,
1095,24ccefa3d310bfa0672694be94f0538f751118cb,ustin Viiret <justin.viiret@intel.com>, 2016-03-03 14:23:08 +1100, , rose make nfa callback take scratch ctx,,
1096,6af1ead0aac9844154c7e629e14a030dc826221d,ustin Viiret <justin.viiret@intel.com>, 2016-03-03 14:14:30 +1100, , rose make hwlm callback take scratch ctx,,
1097,f7a40b200def4a5ffd63fca7c799dc5fedf63abb,ustin Viiret <justin.viiret@intel.com>, 2016-03-03 13:44:54 +1100, , rose remove dead function rosehandlematch,,
1098,b093616affdf75d8e2bd131ebc345db82d0d2e4f,ustin Viiret <justin.viiret@intel.com>, 2016-03-02 13:05:33 +1100, , rose build move hwlm build code file reduce size little move code deal hwlm literal table new file,,
1099,12921b7c979b52151e9c6c358ccadfb358bf2dbc,ustin Viiret <justin.viiret@intel.com>, 2015-10-23 17:15:24 +1100, , add api function variant also accept extended parameter,,
1100,67b9784dae58cf655be60c709de9b53ed4aad58e,ustin Viiret <justin.viiret@intel.com>, 2016-02-18 09:45:37 +1100, , rose use program literal match unifies literal match path rose program used remove previous specialised direct report multi direct report path additional report instruction work necessary reworked literal construction path compile time prep using program offset literal completely removed anchored log runtime longer worth extra complexity,,
1101,b58d05dfecb1cefc1055aba97d9cb9fcd2de85fc,ohammad Abdul Awal <mohammad.abdul.awal@intel.com>, 2016-03-01 16:06:00 +0000, , fixed debug_output format string,,
1102,1bc12139a2385bc7c5a70d971cc71069e21a64ea,ustin Viiret <justin.viiret@intel.com>, 2016-02-17 17:00:30 +1100, , mark ctors explicit,,
1103,4e80d22d790492fe8143ca20e956d2f589ce3cbe,ustin Viiret <justin.viiret@intel.com>, 2016-02-17 16:54:45 +1100, , use using directive silence hiding warning,,
1104,60dcd0c160c19cb60df7da6ce2e35ba69f879971,ustin Viiret <justin.viiret@intel.com>, 2015-11-12 10:52:48 +1100, , remove cmake test pthread barrier,,
1105,78b780c550c1eb1bf89df5d9ef2d32db2e465e6b,atthew Barr <matthew.barr@intel.com>, 2016-03-01 11:04:09 +1100, , enable werror release build using werror good thing development potential break user build example using slightly different compiler combination one tested previously,,
1106,82438a567f028e43b8967bfaa1b8df1d1d7d8de4,atthew Barr <matthew.barr@intel.com>, 2016-03-01 10:56:58 +1100, , fix typo,,
1107,5537f9da786e00f9842f3dbe580e85cbeb8d2f8b,atthew Barr <matthew.barr@intel.com>, 2016-03-01 10:56:22 +1100, , install pkgconfig file everywhere window,,
1108,ec223e362260a60982391f931737709bb2f2ff2e,ustin Viiret <justin.viiret@intel.com>, 2016-02-29 17:06:31 +1100, , always init nfacontext cached_br stack initialised silence warning valgrind,,
1109,90ea5b601014139c41c11cd296c27b5a13a53d77,atthew Barr <matthew.barr@intel.com>, 2016-02-29 08:25:02 +1100, , correct asserts,,
1110,a7daa70942bc0b8d8fb93969a222dd2898a18665,iang Wang <xiang.w.wang@intel.com>, 2015-12-11 13:27:53 -0500, , castle exclusive analysis multiple subcastle chunk apply clique analysis subcastle chunk number subcastles large check status chunk separately runtime,,
1111,6bcccb4c5d1fe69fa173547c7a4d0e36a1312452,ustin Viiret <justin.viiret@intel.com>, 2016-02-22 10:58:23 +1100, , rose generalise literal dedupe work,,
1112,f519fd9bcdc0ad2257e0cf4ec50b208caac64e75,ustin Viiret <justin.viiret@intel.com>, 2016-02-18 16:37:15 +1100, , rose assume role lit need dedupe require dedupe role literal arrive simultaneously i.e one literal overlap suffix another,,
1113,0d9422eed76f91f90092717dca94dd96fd00be80,ustin Viiret <justin.viiret@intel.com>, 2016-02-17 10:42:41 +1100, , rose make runtime path external report,,
1114,b62711a18f176ee89f00557c742145fc0ede5395,ustin Viiret <justin.viiret@intel.com>, 2016-02-17 10:36:22 +1100, , rose use direct report external report,,
1115,cc5db616868c03d88e48a4637b42dbf6f3c26a7e,ustin Viiret <justin.viiret@intel.com>, 2016-02-16 17:14:13 +1100, , rose allow literal share vertex,,
1116,31dea6c2759973d61ea7f354e5749d872e113250,ustin Viiret <justin.viiret@intel.com>, 2016-02-16 09:29:07 +1100, , rose allow direct report aliased,,
1117,6294b8a89b067519261696b469c0f7c3d4dfc759,ustin Viiret <justin.viiret@intel.com>, 2016-02-16 09:25:18 +1100, , rose assign drs previously direct report allocated earlier final assigned place,,
1118,d77ee0839dbc06b25c797a2e4b7f172de3d10ca7,atthew Barr <matthew.barr@intel.com>, 2016-02-15 15:16:15 +1100, , improved test avx2 support test xsave xmm ymm register use icc dynamic feature detection available,,
1119,6e8f394d8d6e18845cf488d1649e3fcff690b038,ustin Viiret <justin.viiret@intel.com>, 2016-02-15 16:17:58 +1100, , make comparison signed fix warning,,
1120,c055f81398b7e1e51fb00f615994d8880ddeab4c,ustin Viiret <justin.viiret@intel.com>, 2016-02-15 13:50:05 +1100, , dump give jump target output,,
1121,129578f970be97367de804c3811c90c1ab4a4abc,ustin Viiret <justin.viiret@intel.com>, 2016-02-15 13:41:21 +1100, , rose program improvement debug assertion add current debug printf assert escape roseengine structure,,
1122,030cc2a487a3744dd670fd00e76cc4bd3f90029a,ustin Viiret <justin.viiret@intel.com>, 2016-02-11 15:57:56 +1100, , update rose state layout description many thing list longer existed,,
1123,5a1dd54049021440b4544ee42aa33423804f60b2,ustin Viiret <justin.viiret@intel.com>, 2016-02-11 15:21:18 +1100, , split check_leftfix check_ infix prefix,,
1124,7a775e5fab96b365d4faa0a8fbf409a2bf0bf758,ustin Viiret <justin.viiret@intel.com>, 2016-02-11 14:54:10 +1100, , factor any_work check,,
1125,4d5710a84a5d1d44ab909547453cf8544d9c0812,ustin Viiret <justin.viiret@intel.com>, 2016-02-11 14:40:04 +1100, , rename roseleftfix ...,,
1126,8f3471dd4e10f5b5fd8e868bc13d5d2d6dfc008b,ustin Viiret <justin.viiret@intel.com>, 2016-02-11 14:38:12 +1100, , rename reducequeue,,
1127,bba8b6263561b477a6b02e2b0ff72007a76fb0ba,ustin Viiret <justin.viiret@intel.com>, 2016-02-11 13:55:48 +1100, , use rose_inline rather really_inline,,
1128,fb8747295e0dd7007c33cc41bf44e76486cfc4ca,ustin Viiret <justin.viiret@intel.com>, 2016-02-11 13:54:51 +1100, , rosetestleftfix unify common nfa dead code,,
1129,996eba9686d48b5816f9963859a8e15750c04288,ustin Viiret <justin.viiret@intel.com>, 2016-02-15 12:35:03 +1100, , add catch_up report_block parent program also ensure exhaustion check happens catch catch may fire report could exhaust,,
1130,1619d975c6bbc0ce4cd36c95bc5b270d43f43352,ustin Viiret <justin.viiret@intel.com>, 2016-02-12 13:58:17 +1100, , limex_runtime.h scratch header longer needed,,
1131,cf00094f24df551eaf9011ab5387fdca4da013e6,ustin Viiret <justin.viiret@intel.com>, 2016-02-12 13:52:39 +1100, , remove unused structure unit test nfa lbr longer need scratch nfacontext structure stored outside nfa stack,,
1132,c3860a9f29db08083b8addf9efb23bd01f94bb99,ustin Viiret <justin.viiret@intel.com>, 2016-02-11 16:51:59 +1100, , nfa api remove unused scratch ptr struct,,
1133,58f9617f66447a9ea28d2b9283316c68cf89a0f6,ustin Viiret <justin.viiret@intel.com>, 2016-02-11 16:46:15 +1100, , nfa api remove scratch arg scratch longer used function implementation,,
1134,3e002f8181849358a07e6db9e6fe2838a3df9cac,ustin Viiret <justin.viiret@intel.com>, 2016-02-11 16:40:16 +1100, , nfa move nfacontext stack scratch,,
1135,7b54856642afcd061a406256472074d8b72c36ab,ustin Viiret <justin.viiret@intel.com>, 2016-02-09 10:01:53 +1100, , rose allow block mode merge small prefix previously disallowed merging rose prefix block mode literal set identical change allows merging prefix graph merged small small performance improvement case lot tiny prefix check deliberately conservative graph must common vertex result merge must give accelerability,,
1136,670eff5bc0ce7be41b563578a491a0fa58ff37b7,ustin Viiret <justin.viiret@intel.com>, 2016-02-10 15:14:49 +1100, , nfa merging permit different report case edge start mix accept accepteod report set combined,,
1137,42d34f19d15272d6d28fff0ffe4cb8da90ee4a64,ustin Viiret <justin.viiret@intel.com>, 2016-02-10 15:33:48 +1100, , dump call dumpnfanotes som reverse nfas nfas queue index,,
1138,961e303ff344fa766536491b17bf217efffcd5b3,ustin Viiret <justin.viiret@intel.com>, 2016-02-08 13:32:21 +1100, , set_groups instr generate one,,
1139,314da68085f393608dfd967fef7ed3f2f433009a,ustin Viiret <justin.viiret@intel.com>, 2016-02-08 16:04:41 +1100, , dedupecatchup call necessary runtime,,
1140,cd133f77eedeca8c507ead6e49d53fed7791354b,ustin Viiret <justin.viiret@intel.com>, 2016-02-08 10:21:17 +1100, , dedupe instr generate necessary,,
1141,09bf568d954631200e2565c9ab38c321a435ded1,ustin Viiret <justin.viiret@intel.com>, 2016-02-04 12:46:53 +1100, , rose clean use scratch rosecontext,,
1142,9e9bb6a9602204398ee7fa38b4ae5fca2e1170d0,ustin Viiret <justin.viiret@intel.com>, 2016-02-02 09:42:00 +1100, , rose pack global state bit one eliminate structure favour single status byte stored scratch copied stream state,,
1143,28f379d738be56b055c7deecf495bf2feec7d532,ustin Viiret <justin.viiret@intel.com>, 2016-02-01 11:07:07 +1100, , rose remove alignment req anchored dfa state,,
1144,060defe6c45fd756888ebfcf98cfb70af4e829c3,ustin Viiret <justin.viiret@intel.com>, 2016-01-18 11:56:01 +1100, , rose move report handling work program move report precondition bound exhaustion etc program instruction use direct path user match callback adaptor function report handling moved new file src report.h reporting eod instruction normal report handling rather  jump target tracking cleaned,,
1145,94b33421cafcbc952d3bcb6659f7a5b18313e780,ustin Viiret <justin.viiret@intel.com>, 2016-01-28 17:16:53 +1100, , ng_filter fix bug introduced 98eff64 max width modified region use modified version checking see self loop must added last vertex,,
1146,9eb328b455bfe0cc0bdf5e577fcc38213c54f45f,ustin Viiret <justin.viiret@intel.com>, 2016-01-14 16:55:39 +1100, , longer need packed structure contains value future may wish eliminate entirely store bit need directly,,
1147,435b08b984edea8fae7dba437cad8995635f859b,ustin Viiret <justin.viiret@intel.com>, 2016-01-14 13:45:44 +1100, , doc rose callback type,,
1148,4feabf7bd6e32990f6963517676c89e99c8fffa1,ustin Viiret <justin.viiret@intel.com>, 2016-01-13 13:20:38 +1100, , make rose callback type explicitly take scratch,,
1149,70620327ccaeb746772f6abfbc329d02a711e680,ustin Viiret <justin.viiret@intel.com>, 2016-01-13 12:39:28 +1100, , remove rosecontext userctx rose callback receive scratch context,,
1150,cca4116861716fa47b57a75527e62b0c32428642,ustin Viiret <justin.viiret@intel.com>, 2016-01-11 09:25:32 +1100, , move cyclic path redundancy reduce loop sometimes cyclic path redundancy uncover reduction work done pass reduce loop,,
1151,b36197df26b0534ab254629364d5c674d7f56c47,ustin Viiret <justin.viiret@intel.com>, 2016-01-18 09:18:19 +1100, , correct early return value,,
1152,621dfbebb7f53f6f350e3d0920015cf0937a3890,ustin Viiret <justin.viiret@intel.com>, 2016-01-11 15:19:09 +1100, , define return value make return user instructs via callback return value halt matching caller check value stop matching told,,
1153,843ca0e7ccb651f4bfc45abcb81a95c34b920256,natoly Burakov <anatoly.burakov@intel.com>, 2016-01-12 16:21:20 +0000, , look accel friend multibyte acceleration,,
1154,755e6700c1e901126db973b6dc471d795331f275,ustin Viiret <justin.viiret@intel.com>, 2016-01-14 14:48:22 +1100, , scratch correctly align fatbit array fix assertion failure bit target,,
1155,de61b32e98ce272ff7f8d3b1aa0ef90515c925ad,ustin Viiret <justin.viiret@intel.com>, 2016-01-07 11:56:57 +1100, , use fatbit anch log delay slot scratch since structure scratch small possible use fatbit instead multibit improve performance,,
1156,1c2fca88407189fb10e0a49f16e6c11a3eac678a,ustin Viiret <justin.viiret@intel.com>, 2016-01-14 10:38:24 +1100, , take ref pointer,,
1157,69682ed2630017ba4996938682b649e5ca9a72a0,ustin Viiret <justin.viiret@intel.com>, 2016-01-14 10:24:19 +1100, , account multi dfa case anchored_delay specifically must set build_context thew anchored table contains multiple dfas produce unordered match check already done late affect generation anchored_delay instruction,,
1158,d7c8ffc7fdafd16d92cc6b5696a32a540237d7e6,ustin Viiret <justin.viiret@intel.com>, 2016-01-14 09:53:15 +1100, , use correct type anchored matcher build,,
1159,e63fcec3c7b151c1d834431868e09a08a65f9ee4,ustin Viiret <justin.viiret@intel.com>, 2016-01-14 08:52:18 +1100, , fix release build unused var,,
1160,8783750c729eacbc4618e1f45cf453190fb4268a,ustin Viiret <justin.viiret@intel.com>, 2016-01-12 14:10:23 +1100, , remove dupe engine state ptrs rosecontext remove roseengine stream state pointer frose rosecontext also present core_info unify stream state handing rose always use char often particularly good reason tidy,,
1161,39886a09687581dd2b89b214f8f10a8405b0f2d0,atthew Barr <matthew.barr@intel.com>, 2016-01-12 14:48:35 +1100, , coverity restore output stream format,,
1162,10cda4cc3364c5fe0383542d508c1773b1139fd9,ustin Viiret <justin.viiret@intel.com>, 2015-12-18 15:24:52 +1100, , rose move literal operation program replace roseliteral structure program instruction instead literal leading roseliteral simply program run delay rebuild program commit also make improvement check_state instruction use instead sparse iterator single element elide check check_lit_early anchored_delay etc needed flatten push_delayed behaviour one instruction per delayed literal rather mask index list approach used simple program cache compile time deduplication,,
1163,255d84a83a44202008b03572fae33a60b4b848d0,lex Coyte <a.coyte@intel.com>, 2016-01-11 13:14:58 +1100, , squashing prevent generation pair squash state,,
1164,fe475cc0698780189b127e680be593dfafdcc059,atthew Barr <matthew.barr@intel.com>, 2016-01-11 14:28:27 +1100, , alignof operate type,,
1165,fafcc83520f086debfb5ebcb6f14895f3653760e,ustin Viiret <justin.viiret@intel.com>, 2016-01-11 08:58:08 +1100, , delete unused build_context depth,,
1166,48c9d7c381d0ff8dc455070f05d39b24f5228709,ustin Viiret <justin.viiret@intel.com>, 2016-01-08 10:10:10 +1100, , remove use depth rose entirely,,
1167,14f18bd6e865103a594f7e1de7fcd65c232070c0,ustin Viiret <justin.viiret@intel.com>, 2016-01-08 09:58:20 +1100, , use depth flight check,,
1168,3d87e382fad40e7294199ac63fa50b61dd54e627,ustin Viiret <justin.viiret@intel.com>, 2016-01-08 09:11:09 +1100, , remove check_depth instruction,,
1169,e051077a26cdf1af989c01587c1fa93c4ecacd37,ustin Viiret <justin.viiret@intel.com>, 2016-01-06 11:45:31 +1100, , remove dot entry leftfix lookarounds note careful leave first lookaround entry place dot eventually done program instruction,,
1170,e92a20e5fac3bb42936439363fd4c47a9c6237fe,ustin Viiret <justin.viiret@intel.com>, 2016-01-04 15:33:05 +1100, , componentrepeat remove firsts_cache precalc code first easy compute componentrepeat first,,
1171,3d049d6de3899c54380ebfaf5080af65b3a3c35a,ustin Viiret <justin.viiret@intel.com>, 2016-01-04 15:23:28 +1100, , componentrepeat wire,,
1172,997c0c9efd583e37d91a6b9e3b86420a23e91417,ustin Viiret <justin.viiret@intel.com>, 2015-12-15 14:34:25 +1100, , componentrepeat wire change way wire edge bounded repeat avoid large fan predecessor,,
1173,98eff64edf4957c44320664a552f71a03f73f825,ustin Viiret <justin.viiret@intel.com>, 2015-12-14 10:08:57 +1100, , ng_prefilter turn large max bound inf prefilter region replacement turn region large max bound repeat inf max bound improves compile time likelihood actually able build implementation pattern,,
1174,fb932616cabab285c681f6ea26fc390945e8e756,natoly Burakov <anatoly.burakov@intel.com>, 2015-12-09 13:39:16 +0000, , multibyte matcher unit test,,
1175,e6709cee5fcc3e1e49b70da5b9ff6439a8fc81e2,natoly Burakov <anatoly.burakov@intel.com>, 2015-12-09 11:24:16 +0000, , bitmatcher unit test,,
1176,87424713a750feabfa5661c124e94476d769ab9f,natoly Burakov <anatoly.burakov@intel.com>, 2015-12-09 13:38:58 +0000, , multibyte acceleration compile side,,
1177,081b3ef36963ed10b1b88c5053e42bda4b85d658,natoly Burakov <anatoly.burakov@intel.com>, 2015-12-09 13:10:57 +0000, , multibyte truffle runtime,,
1178,47b17ade27ffef5e169bdd2da4fe41803606f814,natoly Burakov <anatoly.burakov@intel.com>, 2015-12-09 12:20:34 +0000, , multibyte shufti runtime,,
1179,dd2ec6bdaca08cb10f3d134f1862401811157543,natoly Burakov <anatoly.burakov@intel.com>, 2015-12-09 11:46:19 +0000, , multibyte vermicelli runtime,,
1180,77ff826bbfd28c5dcc2e141ce84f14a0752d6cce,natoly Burakov <anatoly.burakov@intel.com>, 2015-12-09 11:11:49 +0000, , adding bitmatchers,,
1181,68f6849687c237425dff08c8b00efbeedf06e8c5,natoly Burakov <anatoly.burakov@intel.com>, 2015-12-09 12:36:12 +0000, , adding avx2 version truffle,,
1182,abb5a82057862bd44a0f91633d91c79dcfe4fc15,ustin Viiret <justin.viiret@intel.com>, 2016-01-04 16:04:19 +1100, , scratch remove sparse iter state unused,,
1183,5fc4289dbe648c4ff6a1e6016e933e361ed38ffc,ustin Viiret <justin.viiret@intel.com>, 2016-01-04 16:02:20 +1100, , roserunprogram iter state stack,,
1184,2abc038f1cb5f4449795e541153f601dbc78a462,ustin Viiret <justin.viiret@intel.com>, 2016-01-04 13:46:51 +1100, , iter state stack,,
1185,dd692c5d2bdf8563f705cc7d886e38011bd91ac8,ustin Viiret <justin.viiret@intel.com>, 2016-01-04 13:44:26 +1100, , iter state stack,,
1186,09319940bf3fb701c36137ed4f3acb9a0e0ab592,ustin Viiret <justin.viiret@intel.com>, 2016-01-04 13:42:21 +1100, , iter state stack,,
1187,b2a76e6e2bbe68a4db936bb5992c728fdacc9a6a,ustin Viiret <justin.viiret@intel.com>, 2015-12-23 15:12:28 +1100, , rosechecknfaeod use sparse iterator eod rather checking active outfix suffix engine use sparse iterator check engine accept eod,,
1188,04dfed26028c6f8613391a6e7a9e780b32fce107,ustin Viiret <justin.viiret@intel.com>, 2015-12-18 15:50:56 +1100, , runtime hoist broken check streaming mode,,
1189,b460f47476c7bae036e8cea7a01be3021b3e97ff,atthew Barr <matthew.barr@intel.com>, 2015-12-08 14:40:20 +1100, , build tool dir cmake file exists,,
1190,b6508811c03e0fa2ce583674c35f506c40e58306,ustin Viiret <justin.viiret@intel.com>, 2015-12-18 11:48:33 +1100, , writeeodprogram avoid warning avoid ambiguity std boost build libc,,
1191,b2ebdac642d4d1b16fcbdea7ce9d300d19488f67,ustin Viiret <justin.viiret@intel.com>, 2015-12-10 11:41:47 +1100, , rose extend program handle literal iterators cleanup add sparse iter instruction merge root sparse iter program together move program execution new file simplify eod execution,,
1192,8069e99beeae357e62e10a18711e03b91dc6b7dd,ustin Viiret <justin.viiret@intel.com>, 2015-12-15 10:10:59 +1100, , make_disjoint remove dead code,,
1193,db4176c13ed030fbc64111950b25e68f9aa07773,ustin Viiret <justin.viiret@intel.com>, 2015-12-15 10:05:22 +1100, , check size delay_adj avoid subtracting delay_adj smaller max bound,,
1194,326abeb3ee05d3c3dbf818c8393e466e8d961855,ustin Viiret <justin.viiret@intel.com>, 2015-12-10 15:35:12 +1100, , perform early call graph allows sibling character class merged together graph component splitting done calccomponents particular transforms earlier,,
1195,86a52971caebe792cf759741604a1eb4d450928f,ustin Viiret <justin.viiret@intel.com>, 2015-12-10 09:04:36 +1100, , remove dead code,,
1196,d67c7583eac87a4ca98f3ef01dcbbba3a66766d6,ustin Viiret <justin.viiret@intel.com>, 2015-12-04 16:17:28 +1100, , rose extend interpreter handle work use program eod sparse iterator use program literal sparse iterator eliminate roserole rosepred rosevertexprops role small performance optimization,,
1197,9cb22335892b04ee1d86855fbe64bb91b927bb25,ustin Viiret <justin.viiret@intel.com>, 2015-11-19 09:32:05 +1100, , rose use interpreter role runtime replace much roserole structure interpreted program simplifying rose runtime making much flexible,,
1198,a7d8dafb71b1c6e3c59e3035d242bdc6d899e54d,lex Coyte <a.coyte@intel.com>, 2015-11-26 12:44:56 +1100, , detach sidecar,,
1199,e065c4d60bb1ff774660a8c4444e30b6f261837f,lex Coyte <a.coyte@intel.com>, 2015-12-02 15:49:49 +1100, , make efficent reverse scan last escape process later event scheck subcastles may expire staleness,,
1200,b9c5d65f0e880bf2b1644bb6fc030ec059a9023e,lex Coyte <a.coyte@intel.com>, 2015-12-02 15:15:02 +1100, , rework literal overlap check merging engine also increase size chunk consider merging castle,,
1201,05beadf52fc12b8d7553e9d92817d4704ac256cb,lex Coyte <a.coyte@intel.com>, 2015-12-02 14:41:57 +1100, , introduce repeat_always model castle repeat castle guard repeat state needed repeat,,
1202,5e0d10d8056b753f982f2e37f51bc67bb1aaf6e1,lex Coyte <a.coyte@intel.com>, 2015-12-02 14:23:02 +1100, , allow lag castle infix reduced reducing lag allows castle merged effectively,,
1203,e58786e1921174135f908b1dc2d563f64498f1da,lex Coyte <a.coyte@intel.com>, 2015-12-07 10:23:32 +1100, , use operates copy graph virtual start collapsed startds need careful create parallel edge,,
1204,0e5c4cbd1d6fde77a24ad00b1c1fa7925b39bbec,atthew Barr <matthew.barr@intel.com>, 2015-12-18 14:41:50 +1100, , merge branch develop master,,
1205,a5944067d40945de886bb2f2706b9038abc9f4dc,atthew Barr <matthew.barr@intel.com>, 2015-12-18 14:37:29 +1100, , bump version number,,
1206,0f2cbb9ffd395bd984679015221587868b8d40dd,ustin Viiret <justin.viiret@intel.com>, 2015-12-16 14:31:43 +1100, , small update documentation 4.1,,
1207,2aa6830c8887e11040bd5c4c7446ac5b62e0eff9,ustin Viiret <justin.viiret@intel.com>, 2015-12-16 14:10:46 +1100, , add changelog,,
1208,7bcd2b07c92a56ebc7dd537ccfc361d2e0fa824e,iang Wang <xiang.w.wang@intel.com>, 2015-12-02 07:24:57 -0500, , simplify max clique analysis,,
1209,8c09d054c9035966d45a1b09504e090f4b2924aa,ustin Viiret <justin.viiret@intel.com>, 2015-12-02 18:16:49 +1100, , add per top findminwidth etc nfa graph,,
1210,748d46c12420d7cb3b7b2805283fd52abdbe158d,ustin Viiret <justin.viiret@intel.com>, 2015-12-03 09:27:57 +1100, , castleproto track next top explicitly repeat may removed e.g pruning role aliasing pass leaving hole top map track next top use explicitly rather using repeats.size,,
1211,8427d837809ed0afcdc8db8d54d79d9b0b4c47b4,ustin Viiret <justin.viiret@intel.com>, 2015-12-02 11:31:09 +1100, , castleproto track mapping report top allows speed report based query like dedupe checking,,
1212,da23e8306afda2d5d4706296da177ce9089987a8,ustin Viiret <justin.viiret@intel.com>, 2015-12-02 10:39:32 +1100, , assigndkeys use flat_set reportid set,,
1213,8dac64d1dcad73a3bd3270215a9fc22e15ad49c8,ustin Viiret <justin.viiret@intel.com>, 2015-12-02 10:24:54 +1100, , findminwidth findmaxwidth width given top currently implemented castle suffix,,
1214,03953f34b13c38f5597c800c206998a3f8a583bc,ustin Viiret <justin.viiret@intel.com>, 2015-12-02 09:54:55 +1100, , collect unique suffix first,,
1215,1267922ca77182bb89ef1704f9d451eadd302239,ustin Viiret <justin.viiret@intel.com>, 2015-12-02 09:47:59 +1100, , role aliasing simplify using full report set suffix input hash slow scale,,
1216,b87590ce9d01d4d09fc1fd1198aea1ff04225137,ustin Viiret <justin.viiret@intel.com>, 2015-12-02 09:38:20 +1100, , castle simplify find_next_top top longer sparse castleproto linear scan hole necessary,,
1217,15c2980948be285b9051b609358d37e6acc397fb,ustin Viiret <justin.viiret@intel.com>, 2015-11-27 13:30:59 +1100, , make key bit large shift may used fix long standing issue large multibit structure,,
1218,205bc1af7f4111b7757bc2646528df34fb5e54bc,ustin Viiret <justin.viiret@intel.com>, 2015-11-25 17:05:36 +1100, , pcre includes 180e print,,
1219,f9b7e806b1ae0067a45f952fb68b77196dc974b0,ustin Viiret <justin.viiret@intel.com>, 2015-11-25 14:53:27 +1100, , update defn class punct pcre 8.38,,
1220,25a01e1c3cb31b6bde6c83b82ad41a87fd0f0deb,ustin Viiret <justin.viiret@intel.com>, 2015-11-17 17:23:52 +1100, , unify handling caseless flag class parser apply caselessness element added class rather finalize time required separated ucp dnf ucp working data unifies behaviour respect,,
1221,bdb7a100344d5e500081d061ea42f24e532e1ba4,ustin Viiret <justin.viiret@intel.com>, 2015-11-16 16:43:43 +1100, , fix defn posix graph print punct class posix class graph print punct handled specially ucp mode pcre change match behaviour,,
1222,313822c15741487de28c29f05e25dbd368f95424,ohammad Abdul Awal <mohammad.abdul.awal@intel.com>, 2015-11-17 17:50:23 +0000, , fdr runtime simplification removed static specialisation domain,,
1223,abbd54889959425c77689d30d1764079f62a8ecc,ustin Viiret <justin.viiret@intel.com>, 2015-11-13 14:36:28 +1100, , ng_execute update interface use flat_set change execute_graph interface instead mutating std set vertex accept initial flat_set state return resultant flat_set state execution note internally execute_graph still bitsets faster flexible,,
1224,fd191680254fb3d9a19ffb9458f256ea71e0ad1c,ustin Viiret <justin.viiret@intel.com>, 2015-11-12 13:27:55 +1100, , restore support character class,,
1225,2a2576e90784b473832058ff06c591118e346445,ustin Viiret <justin.viiret@intel.com>, 2015-11-12 15:27:11 +1100, , introduce copy_bytes writing bytecode protects memcpy nullptr source trigger failure gcc sanitizer,,
1226,cf3ddd9e88e4ca27991f13a6da73f2b9e748057d,ustin Viiret <justin.viiret@intel.com>, 2015-11-10 16:18:42 +1100, , make diff u32 delta u32 know diff always fit within u32 well silence warning coverity,,
1227,f65170da5b15a77ddd8fb8948c72ab7b00170f06,atthew Barr <matthew.barr@intel.com>, 2015-11-05 14:49:04 +1100, , cmake improve build path nested build hyperscan built subproject another cmake project help refer project_xx_dir instead cmake_xx_dir etc,,
1228,b9d3b73ab8264aaa6cf2dd66a857afc84731177c,atthew Barr <matthew.barr@intel.com>, 2015-11-05 14:46:07 +1100, , fix includes meet usual guideline,,
1229,9cffa7666ffda10b2c506c926adf94c11dc8fb44,ustin Viiret <justin.viiret@intel.com>, 2015-11-09 12:59:36 +1100, , refine componentclass class_empty componentclass class_empty used finalized class determine whether given class contains element take cr_ucp cps_ucp account folden finalize call fix failure identify pattern never match,,
1230,c68bfe05d860265887101c4196f1c02d15d506b6,ustin Viiret <justin.viiret@intel.com>, 2015-11-09 12:50:52 +1100, , use class_empty early class parsing instead explicitly track whether still early class parsing machine,,
1231,b1f6a539c7e23771933be57ac97a28f5b458f3aa,ustin Viiret <justin.viiret@intel.com>, 2015-11-09 10:49:19 +1100, , remove dead componentclass get set firstchar,,
1232,9a7b912a5dae8b15de3b932405713733eb22d23b,ustin Viiret <justin.viiret@intel.com>, 2015-11-09 10:37:20 +1100, , rework parser rejection posix collating elems implement rejection posix collating element .ch entirely ragel parser using approach inside ouside character class fix buggy rejection .ch accept character class,,
1233,d9efe071254acd762f12598f16c4a76a71082288,ustin Viiret <justin.viiret@intel.com>, 2015-11-03 16:24:06 +1100, , depth correct sign printf format,,
1234,62776b615b32e7c8101fd41a0aa13928bdd7839c,ustin Viiret <justin.viiret@intel.com>, 2015-11-03 16:23:27 +1100, , nfa_api_queue debug printf format fix,,
1235,863ea1b2b26603527bb581a6f12d6ce2a7d20939,ustin Viiret <justin.viiret@intel.com>, 2015-11-03 16:22:39 +1100, , mpv_dump correct hex escape printf format,,
1236,51c80200399966fa9c1f0ad6b629071a2d1ec636,ustin Viiret <justin.viiret@intel.com>, 2015-11-03 16:21:56 +1100, , simplegrep use correct sign printf format,,
1237,ed4a3cdcf102820367117897af09c1d510d20765,ustin Viiret <justin.viiret@intel.com>, 2015-11-03 16:19:47 +1100, , compare always use brace block,,
1238,fb834114e573602daead103d490f888e2899f566,ustin Viiret <justin.viiret@intel.com>, 2015-11-03 16:13:12 +1100, , limex_dump use override keyword subclass,,
1239,5805ac193c5c20c32930d5d4fd5c62bbbcb8ec7b,ustin Viiret <justin.viiret@intel.com>, 2015-11-03 16:12:36 +1100, , ngwrapper mark dtor override,,
1240,4c53bd46413cd54f0c85863addf675edfca88f9b,ustin Viiret <justin.viiret@intel.com>, 2015-11-03 16:11:56 +1100, , parser use override keyword subclass,,
1241,46ad39f253a4c604d867337206501a4c74dd6dd6,ustin Viiret <justin.viiret@intel.com>, 2015-11-03 15:17:17 +1100, , add inlined sparselasttop allows code inlined sparse optimal repeat function,,
1242,2603be3924f155b851851e2076e1cd52a37f99e5,ustin Viiret <justin.viiret@intel.com>, 2015-11-03 14:58:01 +1100, , fix large delta bug check staleness front safe use u32 value handle adding top add largegap unit test,,
1243,a083bcfa8dd24792ba436a2818210c71ab3264ee,ustin Viiret <justin.viiret@intel.com>, 2015-11-03 13:18:34 +1100, , repeat use u32 arithmetic explicitly ring based model know ring stale bound fit within bit change make explicitly u32 rather implicitly narrowing later,,
1244,ae7dbc2472cc1d826dcbcf5cdb5a56a7187e619f,ustin Viiret <justin.viiret@intel.com>, 2015-11-02 14:41:17 +1100, , need u64a return type,,
1245,e8bfe5478b9073a135e42d2c748db83cd88b27cf,iang Wang <xiang.w.wang@intel.com>, 2015-10-29 06:43:47 -0400, , optimize max clique analysis use vector state avoid overhead subgraph copy,,
1246,1507b3fd36872f666af077dadd6fd79c235ebdfd,lex Coyte <a.coyte@intel.com>, 2015-11-02 14:36:43 +1100, , move oversize graph check ctor,,
1247,89660e30b6fad4dd67cf07478e3498eae6f2100d,lex Coyte <a.coyte@intel.com>, 2015-11-02 13:35:04 +1100, , raw_som_dfa initialize member constructor,,
1248,4311775b436430a9f5a724eee2a78d2fc8101e57,ustin Viiret <justin.viiret@intel.com>, 2015-11-02 12:00:09 +1100, , limex nfa unify flush estate behaviour make gpr nfa model clear cached_estate conditionally based cached_br per simd model,,
1249,b5e290e98508c58d699bbc957e44ef2b0bfe315d,ustin Viiret <justin.viiret@intel.com>, 2015-11-02 11:57:55 +1100, , limex nfa need zero estate cache stream believe solved issue required zeroing exception state stream_fn rev_stream_fn nowadays,,
1250,01498fa8a577625614b2fa57dbb792849706e792,ustin Viiret <justin.viiret@intel.com>, 2015-11-02 10:20:37 +1100, , limex nfa need zero init cached_esucc exception cache member guarded cached_esucc,,
1251,510e999738c2ae755b01e7300c19cac09f689bcc,lex Coyte <a.coyte@intel.com>, 2015-11-02 11:22:51 +1100, , make automaton_base ctor protected make explicit automaton_base intended used base class,,
1252,a255e6b67802a05a33acfde43f71a9b1824f8b81,lex Coyte <a.coyte@intel.com>, 2015-11-02 10:28:31 +1100, , add asserts make bound alphashift clear,,
1253,7b6ad2a01a6966f94332854c877d35511d421a79,lex Coyte <a.coyte@intel.com>, 2015-10-30 16:20:18 +1100, , docomponent make obvious never null,,
1254,c7bebf8836e539c5f21f001a0d3f417c2975a290,ustin Viiret <justin.viiret@intel.com>, 2015-10-30 15:10:03 +1100, , rosebuildimpl init base_id member set late rose build process final allocated,,
1255,447753f1481ad15c06ee593a04f23d9c2a8b8ba9,ustin Viiret <justin.viiret@intel.com>, 2015-10-30 15:01:20 +1100, , fdr compiler assert model bit,,
1256,da2386585da4f7e72e359a1334ce4b78c8892caa,ustin Viiret <justin.viiret@intel.com>, 2015-10-30 09:52:49 +1100, , init filter member nullptr note bgl filter must default constructible,,
1257,cea914e18e32a4c35421b94dc8cc133e5b65d57f,ustin Viiret <justin.viiret@intel.com>, 2015-10-30 09:43:28 +1100, , add q_last_type queue function analogous q_cur_type asserts queue index within valid range,,
1258,a6383a54a42847fe5c23682898ebf026c40c421f,ustin Viiret <justin.viiret@intel.com>, 2015-10-30 09:33:04 +1100, , assert lit,,
1259,fe31630221215bd7061bfb4c040052cbd65b09d1,atthew Barr <matthew.barr@intel.com>, 2015-10-30 11:29:20 +1100, , merge develop master,,
1260,91343b00e94dbc4a3997324e281b06a5846cca9b,atthew Barr <matthew.barr@intel.com>, 2015-10-30 11:20:28 +1100, , bump version number,,
1261,aa674e4e4724e917b822935e1b64a07d5fe7fe06,atthew Barr <matthew.barr@intel.com>, 2015-10-30 11:14:32 +1100, , unit run unit internal release build,,
1262,1f47b8210635c6d3a76b99c1b09ce4f5c4744f45,atthew Barr <matthew.barr@intel.com>, 2015-10-30 10:43:43 +1100, , remove unneeded code preproc stage know bmi2 produce fallback code,,
1263,aafbd96a1dc6863aefb85e94737b8f6dddaf0d79,atthew Barr <matthew.barr@intel.com>, 2015-10-29 17:29:24 +1100, , doc describe boost_root cmake variable,,
1264,ba0b2b788bcf11c64b5503e1a4c5287327e92cc0,atthew Barr <matthew.barr@intel.com>, 2015-10-29 17:29:06 +1100, , cmake collection fix,,
1265,629be086834197bc4d704730f07072ad6ee85e16,lex Coyte <a.coyte@intel.com>, 2015-10-29 14:35:02 +1100, , reduce memory use pass kept temporary string path alive longer needed lead high memory usage pass pathological case,,
1266,1afc591c30b8171df82bdcdcc613e280558604d6,ustin Viiret <justin.viiret@intel.com>, 2015-10-29 09:08:40 +1100, , check throw large min repeat checking large maximum bound meant would attempt compile huge,,
1267,b77613802d257162e826e2e3bfeca5d25b5c946f,atthew Barr <matthew.barr@intel.com>, 2015-10-26 15:53:55 +1100, , update cmake required min version 2.8.11 redhat centos ship 2.8.11 sane minimum,,
1268,e67b8032f77ebe337c87aeb3f550089dccfdd990,ustin Viiret <justin.viiret@intel.com>, 2015-10-20 13:24:23 +1100, , unbreak unit internal build dump support use printable rather escapestring,,
1269,55b357f7d1276cd4935a9034343726211a873d20,ustin Viiret <justin.viiret@intel.com>, 2015-10-23 10:59:48 +1100, , remove enum mqe_event use u32 queue event using intermediate value int enum casting back forth u32 cleaner use u32 define special value silence icc warning 188 enumerated type mixed another type,,
1270,9ff1303cd8adf1010fce16e36a803f53ec3a7ff2,ustin Viiret <justin.viiret@intel.com>, 2015-10-23 15:32:55 +1100, , allow scratch stream reset api call bring hs_reset_stream functionality line hs_close_stream accepting null scratch match callback also null indicating match delivered,,
1271,b59491d0dbab1a8ed47898bb397d4a539382c0e7,ustin Viiret <justin.viiret@intel.com>, 2015-10-23 11:39:31 +1100, , custom nfa_api_no_impl variant zombie_status silence icc warning 188 enumerated type mixed another type,,
1272,a2f2e11e608a29616f154da51b74adf2fc4d1a3a,ustin Viiret <justin.viiret@intel.com>, 2015-10-20 14:37:15 +1100, , sidecar use,,
1273,441329f15a469aecc60c0207304b490e40f503f7,ustin Viiret <justin.viiret@intel.com>, 2015-10-15 16:08:51 +1100, , fdrp test raw malloc free,,
1274,4a98c664b4caa32f747d6b9311b393a295eb5c4d,ustin Viiret <justin.viiret@intel.com>, 2015-10-14 12:38:13 +1100, , use vector,,
1275,9578ae6ee254ee807fda6c3d3276cd257b72ec11,ustin Viiret <justin.viiret@intel.com>, 2015-10-13 10:49:45 +1100, , simplify cleanup,,
1276,a5660ee3d4a789c0dd38ae95cb5031a36a0bb9ea,ustin Viiret <justin.viiret@intel.com>, 2015-10-13 10:16:54 +1100, , nfagraph_comp use common constructgraph,,
1277,904e436f11ed1197a1192b421ab7278975dce169,atthew Barr <matthew.barr@intel.com>, 2015-10-20 09:13:35 +1100, ,,,
