INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/armin/Documents/University/Vivado/project_7/project_7.srcs/sources_1/new/single_port_RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/armin/Documents/University/Vivado/project_7/project_7.srcs/sim_1/new/RAM_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_tb'
