Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
system.pc.com_1.device: Listening for connections on port 3456
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:130: info: Garnet version 3.0
0: system.remote_gdb: listening for remote gdb on port 7000
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Apr 28 2024 22:23:45
gem5 started Jun 14 2024 13:56:10
gem5 executing on mnemosyne.ecn.purdue.edu, pid 7457
command line: ./build/X86/gem5.fast -d ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/ferret/lpbt_m_latop_noci_nndbt_picky_none/ configs/netsmith/netsmith_parsec.py -I 1000 --insts_after_warmup 1000 --benchmark_parsec ferret -r 1 --checkpoint-dir ./parsec_noci_checkpoints/roi_checkpoint/system_5/ferret --router_map_file ./topologies_and_routing/topo_maps/noci/lpbt_m_latop_noci.map --flat_vn_map_file topologies_and_routing/vn_maps/lpbt_m_latop_noci_nndbt_picky_none_2vns.vn --flat_nr_map_file topologies_and_routing/nr_lists/lpbt_m_latop_noci_nndbt_picky.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 3.8GHz --sys-clock 3.8GHz --cpu-clock 3.8GHz --ruby-clock 3.8GHz --noi_clk 3.0GHz --num-cpus 64 --mem_or_coh mem --num-dirs 32 --caches --num-l2caches 64 --l2_size 2MB --num_chiplets 4 --mem-size 32GB --ruby --network garnet --link-width-bits 64 --kernel /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49 --disk-image /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/x86-parsec --cpu-type X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 2 --evn_deadlock_partition 8 --mem-type DDR4_2400_16x4

l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7fad8eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7fadcf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7fae8f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7faf2f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7fafaf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7fa83f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7fa8df28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7fa96f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7fa9ff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7faa7f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7fab1f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7fab9f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7fa43f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7fa4bf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7fa55f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7fa5ef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7fa67f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7fa70f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7fa79f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7fa03f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7fa0bf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7fa15f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7fa1df28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7fa27f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7fa30f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7fa3af28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7f9c2f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7f9caf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7f9d4f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7f9ddf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7f9e8f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7f9f0f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7f9faf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7f982f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7f98bf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7f994f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7f99df28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7f9a6f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7f9aef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7f9b8f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7f9c0f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7f94af28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7f953f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7f95df28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7f966f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7f96ff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7f978f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7f981f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7f90bf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7f913f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7f91df28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7f925f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7f92ff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7f938f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7f8c2f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7f8cbf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7f8d4f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7f8def28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7f8e7f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7f8eff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7f8f7f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7f900f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7f889f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e7f892f28>]

l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f89bc18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f8a46a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f8ae128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f8aeb70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f8b65f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f8c0080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f8c0ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f848550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f848f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f851a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f85a4a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f85aef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f862978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f86c400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f86ce48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f8758d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f87d358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f87dda0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f807828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f8102b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f810cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f819780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f823208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f823c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f82b6d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f835160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f835ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f83d630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f7c70b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f7c7b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f7d0588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f7d0fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f7d8a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f7e24e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f7e2f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f7eb9b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f7f1438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f7f1e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f7fc908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f784390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f784dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f78e860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f7982e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f798d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f79f7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f7a9240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f7a9c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f7b2710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f7ba198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f7babe0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f744668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f74c0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f74cb38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f7555c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f75f048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f75fa90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f767518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f767f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f7719e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f77a470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f77aeb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f704940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f70c3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e7f70ce10>]

dirs(32)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f9e7f714780>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9e7f7149b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9e7f714be0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9e7f714e10>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9e7f720080>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9e7f7202b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9e7f7204e0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9e7f720710>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9e7f720940>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9e7f720b70>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9e7f720da0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9e7f720fd0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9e7f72a240>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9e7f72a470>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9e7f72a6a0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9e7f72a8d0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9e7f72ab00>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9e7f72ad30>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9e7f72af60>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9e7f7361d0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9e7f736400>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9e7f736630>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9e7f736860>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9e7f736a90>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9e7f736cc0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9e7f736ef0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9e7f6c2160>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9e7f6c2390>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9e7f6c25c0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9e7f6c27f0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9e7f6c2a20>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9e7f6c2c50>]

dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f9e7f6a6630>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f9e7f6a6c50>]

others(0)=[]

ingesting topologies_and_routing/nr_lists/lpbt_m_latop_noci_nndbt_picky.nrl w/ # rotuers = 84
ingesting topologies_and_routing/vn_maps/lpbt_m_latop_noci_nndbt_picky_none_2vns.vn
ingesting ./topologies_and_routing/topo_maps/noci/lpbt_m_latop_noci.map
initing a garnet network
there is FutureClass=X86O3CPU
Running the simulation
Beginning X86AtomicSimpleCPU simulation
Later, X86O3CPU simulation
Running: configs/netsmith/runscripts/run_ferret
1st cpu (BaseAtomicSimpleCPU) will run for 1000 insts
2nd cpu (BaseO3CPU) will run for 1000 insts
Will restore from ./parsec_noci_checkpoints/roi_checkpoint/system_5/ferret/cpt.775316131736500
Instantiatied
If applicable, restored from ./parsec_noci_checkpoints/roi_checkpoint/system_5/ferret/cpt.775316131736500
Real time: 196.03s
Total real time: 196.03s
Will output checkpoints to ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/ferret/lpbt_m_latop_noci_nndbt_picky_none/
warn: Memory mode will be changed to atomic_noncaching
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 775321504711500.  Starting simulation...
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 775321505365048.  Starting simulation...
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
Exiting @ tick 775321505365048 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  775.321505365048  simulated seconds
Real time: 1.06s
Total real time: 197.09s
Dumping and resetting stats...
Switched CPUS @ tick 775321505365048
switching cpus
build/X86/sim/simulate.cc:194: info: Entering event queue @ 775321505365574.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:614: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
Exiting @ tick 775321513021241 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  775.321513021241  simulated seconds
Real time: 13.90s
Total real time: 217.58s
Dumping and resetting stats...
Done with simulation! Completely exiting...
