Detailed Resource Usage
Module Name,Fabric 4LUT,Fabric DFF,Single-Ended I/O,Chip Globals
COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/dvalid_pipe_3/Primitives,1,5,0,0
COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/enum_pad_g5_0/dvalid_pipe_0/Primitives,0,1,0,0
COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/Primitives,7,2,0,0
COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/async2sync_0/Primitives,0,1,0,0
COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/shift_reg_1/Primitives,0,7,0,0
COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/syst_counter_0/Primitives,7,5,0,0
Primitives/Primitives,0,0,4,1
