x86/idle: Remove MFENCEs for X86_BUG_CLFLUSH_MONITOR in mwait_idle_with_hints() and prefer_mwait_c1_over_halt()

jira KERNEL-101
Rebuild_History Non-Buildable kernel-5.14.0-611.5.1.el9_7
Rebuild_CHGLOG: - x86/idle: Remove MFENCEs for X86_BUG_CLFLUSH_MONITOR in mwait_idle_with_hints() and  prefer_mwait_c1_over_halt() (Waiman Long) [RHEL-83897]
Rebuild_FUZZ: 99.55%
commit-author Andrew Cooper <andrew.cooper3@citrix.com>
commit 1f13c60d84e880df6698441026e64f84c7110c49
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-5.14.0-611.5.1.el9_7/1f13c60d.failed

The following commit, 12 years ago:

  7e98b7192046 ("x86, idle: Use static_cpu_has() for CLFLUSH workaround, add barriers")

added barriers around the CLFLUSH in mwait_idle_with_hints(), justified with:

  ... and add memory barriers around it since the documentation is explicit
  that CLFLUSH is only ordered with respect to MFENCE.

This also triggered, 11 years ago, the same adjustment in:

  f8e617f45829 ("sched/idle/x86: Optimize unnecessary mwait_idle() resched IPIs")

during development, although it failed to get the static_cpu_has_bug() treatment.

X86_BUG_CLFLUSH_MONITOR (a.k.a the AAI65 errata) is specific to Intel CPUs,
and the SDM currently states:

  Executions of the CLFLUSH instruction are ordered with respect to each
  other and with respect to writes, locked read-modify-write instructions,
  and fence instructions[1].

With footnote 1 reading:

  Earlier versions of this manual specified that executions of the CLFLUSH
  instruction were ordered only by the MFENCE instruction.  All processors
  implementing the CLFLUSH instruction also order it relative to the other
  operations enumerated above.

i.e. The SDM was incorrect at the time, and barriers should not have been
inserted.  Double checking the original AAI65 errata (not available from
intel.com any more) shows no mention of barriers either.

Note: If this were a general codepath, the MFENCEs would be needed, because
      AMD CPUs of the same vintage do sport otherwise-unordered CLFLUSHs.

Remove the unnecessary barriers. Furthermore, use a plain alternative(),
rather than static_cpu_has_bug() and/or no optimisation.  The workaround
is a single instruction.

Use an explicit %rax pointer rather than a general memory operand, because
MONITOR takes the pointer implicitly in the same way.

[ mingo: Cleaned up the commit a bit. ]

Fixes: 7e98b7192046 ("x86, idle: Use static_cpu_has() for CLFLUSH workaround, add barriers")
	Signed-off-by: Andrew Cooper <andrew.cooper3@citrix.com>
	Signed-off-by: Ingo Molnar <mingo@kernel.org>
	Acked-by: Dave Hansen <dave.hansen@intel.com>
	Acked-by: Borislav Petkov (AMD) <bp@alien8.de>
	Cc: "H. Peter Anvin" <hpa@zytor.com>
	Cc: Peter Zijlstra <peterz@infradead.org>
	Cc: Rik van Riel <riel@surriel.com>
	Cc: Linus Torvalds <torvalds@linux-foundation.org>
	Cc: Andy Lutomirski <luto@kernel.org>
	Cc: Brian Gerst <brgerst@gmail.com>
	Cc: Juergen Gross <jgross@suse.com>
	Cc: Rafael J. Wysocki <rafael.j.wysocki@intel.com>
Link: https://lore.kernel.org/r/20250402172458.1378112-1-andrew.cooper3@citrix.com
(cherry picked from commit 1f13c60d84e880df6698441026e64f84c7110c49)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	arch/x86/include/asm/mwait.h
diff --cc arch/x86/include/asm/mwait.h
index 3693864a45ef,54dc313bcdf0..000000000000
--- a/arch/x86/include/asm/mwait.h
+++ b/arch/x86/include/asm/mwait.h
@@@ -117,25 -116,10 +117,32 @@@ static __always_inline void __sti_mwait
  static __always_inline void mwait_idle_with_hints(unsigned long eax, unsigned long ecx)
  {
  	if (static_cpu_has_bug(X86_BUG_MONITOR) || !current_set_polling_and_test()) {
++<<<<<<< HEAD
 +		bool ibrs_disabled = false;
 +		u64 spec_ctrl;
 +
 +		if (static_cpu_has_bug(X86_BUG_CLFLUSH_MONITOR)) {
 +			mb();
 +			clflush((void *)&current_thread_info()->flags);
 +			mb();
 +		}
 +
 +		if (irqs_disabled() && (ecx & 1) &&
 +		    cpu_feature_enabled(X86_FEATURE_KERNEL_IBRS)) {
 +			/* NMI always enable IBRS on exception entry */
 +			ibrs_disabled = true;
 +			spec_ctrl = spec_ctrl_current();
 +			__this_cpu_write(x86_spec_ctrl_current, 0);
 +			native_wrmsrl(MSR_IA32_SPEC_CTRL, 0);
 +		}
 +
 +		__monitor((void *)&current_thread_info()->flags, 0, 0);
++=======
+ 		const void *addr = &current_thread_info()->flags;
+ 
+ 		alternative_input("", "clflush (%[addr])", X86_BUG_CLFLUSH_MONITOR, [addr] "a" (addr));
+ 		__monitor(addr, 0, 0);
++>>>>>>> 1f13c60d84e8 (x86/idle: Remove MFENCEs for X86_BUG_CLFLUSH_MONITOR in mwait_idle_with_hints() and prefer_mwait_c1_over_halt())
  
  		if (!need_resched()) {
  			if (ecx & 1) {
* Unmerged path arch/x86/include/asm/mwait.h
diff --git a/arch/x86/kernel/process.c b/arch/x86/kernel/process.c
index d253089e7dcb..e39df32de30f 100644
--- a/arch/x86/kernel/process.c
+++ b/arch/x86/kernel/process.c
@@ -898,13 +898,10 @@ static int prefer_mwait_c1_over_halt(const struct cpuinfo_x86 *c)
 static __cpuidle void mwait_idle(void)
 {
 	if (!current_set_polling_and_test()) {
-		if (this_cpu_has(X86_BUG_CLFLUSH_MONITOR)) {
-			mb(); /* quirk */
-			clflush((void *)&current_thread_info()->flags);
-			mb(); /* quirk */
-		}
+		const void *addr = &current_thread_info()->flags;
 
-		__monitor((void *)&current_thread_info()->flags, 0, 0);
+		alternative_input("", "clflush (%[addr])", X86_BUG_CLFLUSH_MONITOR, [addr] "a" (addr));
+		__monitor(addr, 0, 0);
 		if (!need_resched()) {
 			__sti_mwait(0, 0);
 			raw_local_irq_disable();
