Return-Path: <linux-doc+bounces-91076-lists+linux-doc=lfdr.de@vger.kernel.org>
Delivered-To: lists+linux-doc@lfdr.de
Received: from mail.lfdr.de
	by mail.lfdr.de with LMTP
	id vH4gMh3gImq3egEAu9opvQ
	(envelope-from <linux-doc+bounces-91076-lists+linux-doc=lfdr.de@vger.kernel.org>)
	for <lists+linux-doc@lfdr.de>; Fri, 05 Jun 2026 16:41:33 +0200
X-Original-To: lists+linux-doc@lfdr.de
Received: from sea.lore.kernel.org (sea.lore.kernel.org [172.234.253.10])
	by mail.lfdr.de (Postfix) with ESMTPS id 39E1D648ED4
	for <lists+linux-doc@lfdr.de>; Fri, 05 Jun 2026 16:41:33 +0200 (CEST)
Authentication-Results: mail.lfdr.de;
	dkim=pass header.d=Nvidia.com header.s=selector2 header.b=WDAaor51;
	spf=pass (mail.lfdr.de: domain of "linux-doc+bounces-91076-lists+linux-doc=lfdr.de@vger.kernel.org" designates 172.234.253.10 as permitted sender) smtp.mailfrom="linux-doc+bounces-91076-lists+linux-doc=lfdr.de@vger.kernel.org";
	dmarc=pass (policy=reject) header.from=nvidia.com;
	arc=reject ("cv is fail on i=2")
Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1])
	by sea.lore.kernel.org (Postfix) with ESMTP id 470233009B2B
	for <lists+linux-doc@lfdr.de>; Fri,  5 Jun 2026 14:34:20 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id BEC723B6BE3;
	Fri,  5 Jun 2026 14:34:18 +0000 (UTC)
X-Original-To: linux-doc@vger.kernel.org
Received: from PH0PR06CU001.outbound.protection.outlook.com (mail-westus3azon11011021.outbound.protection.outlook.com [40.107.208.21])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id E5013368299;
	Fri,  5 Jun 2026 14:34:15 +0000 (UTC)
ARC-Seal:i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1780670058; cv=fail; b=bqEDkDHbBq1gaytpd+L+S7JmD3DZ/YuvwtqVbWUu/odbdQYd2mG30mUzHrghSgwXPi4oRQXpT6Ei87BfC/wPdbN9VJ4zDzp8i8EedMH5CN0KX1Zxw+O0yLR2dAZiO3jjSTJ4pBWLj127h8H8tLscaxvObuwC8p5YFyBiaW3vUQ4=
ARC-Message-Signature:i=2; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1780670058; c=relaxed/simple;
	bh=ReYp8o9tS5kQAg7MDBqgRhXZfF7w4rSc+rDeY8v1Pls=;
	h=Message-ID:Date:Subject:To:Cc:References:From:In-Reply-To:
	 Content-Type:MIME-Version; b=XrBnblw4jqtoehml3QkNDOsB0BE+UTFJ4xUv7GZzvO9Ezi611bwKYQF5tMXMOJ9X5sqP5j4HcQ65y+d3KVMKKtJ/U/lSNbnz300obg/dMTuXKPF589w5O+odoVUiEEobVoT6VkTiua+B0dLX8SAmho2xFPHxf+zC2mbYmIKm9jM=
ARC-Authentication-Results:i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com; spf=fail smtp.mailfrom=nvidia.com; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b=WDAaor51; arc=fail smtp.client-ip=40.107.208.21
ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;
 b=q8wuLWulQUKBIg4/cyR/wfh7h6PMOe71sG1ZpHR+b6xWxiys1/YjBYQSU26AajqPLPFXCFxKH1jSjeVnaHrQ4Z4rG1FIjop5pSSrDT2EUtaNPpO2j3Y1Tc0+K8e7C9ZimSCciDWRWeESf6Fsbc+bjp7qHrX4k1esLcJmnCp5yIC6lAjr3f6kJSNWCFwzqqmHQS4Kw5BTsXQZYfUktTdxtoWoz2PSkaZd8lEl4RABUCAByF1Bh/3JtR0Rr6fdH0/rr1HmANRE6EmoJa9nE6iVrW9VukkOy42vRPSltiJ4IaP4USNsTlQ1jJT3Iw3m//4ZKoHMy/tuDLsW1/FCdXamJw==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;
 s=arcselector10001;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;
 bh=gHQEy22dR29lDsyV2x6IqTzwto8wTW3FheHhdqT4hjA=;
 b=Pch2vqB+79f0ijmuO84/ZkK0AKt4pHq/kmq0Av4IjQTTYA1XIsEsYfjq059YQYGCa3yz1WNKviqLzO2xciMOutRlQoIyBpiSnAcF+CHtgRTPTznX0A4dbZv1fCBCjQ9VP03prqVycPYatzNDtiOXy9wGIWHg+32lhvuGzS1MO9ftHaOEBTmoMuw+1HNIqpjr1CrM4gNr7zKRcLfgWwJ5ufvv64KJJ57e6mxERIjXTvctC7r041dBjnp28UBq1g7sQrJCVGoyQi+FfiNm46mvCvVW1AAHE1qTFqvkK5DuUhPmUMF9R5YJxVLUVfk0O8VHDF98mf2c2dUS9LbJ2kNRSQ==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass
 smtp.mailfrom=nvidia.com; dmarc=pass action=none header.from=nvidia.com;
 dkim=pass header.d=nvidia.com; arc=none
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;
 s=selector2;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=gHQEy22dR29lDsyV2x6IqTzwto8wTW3FheHhdqT4hjA=;
 b=WDAaor51fNkcO3BFntRIF5waS5H13uCItsz3Tg5VN3K+AAz8w2SZXxqjdLJyOKTV2ZKPDSFMvx56wSPBoNJUe35IS5do5kP7g4MJNKZBnyBsxXYKTTgeq4fElIlwNw/0NSxXW6qJ0uOMBVm7WiZtjQcuJezLpqDqp1fqSgvyWFJgPkDOSWAXBJ4dMSha6+7egwRVxIu+EhqhE8vYEDTqB497f+eDe/vIAK2yiuAbz7f+ryyqxFhFhulrKGg1woBZ+SKaF8xASs6V/zQ34ETD/ZosnbaXd7IVUztc59CM2cnOaiFEsk+++q0kJ6XSMYxFF4wzGgvz/rFpBVaHN3MmgQ==
Received: from SA1PR12MB9516.namprd12.prod.outlook.com (2603:10b6:806:45b::16)
 by SA3PR12MB7880.namprd12.prod.outlook.com (2603:10b6:806:305::18) with
 Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.21.92.9; Fri, 5 Jun 2026
 14:34:11 +0000
Received: from SA1PR12MB9516.namprd12.prod.outlook.com
 ([fe80::16bc:1d1d:88e3:6a2b]) by SA1PR12MB9516.namprd12.prod.outlook.com
 ([fe80::16bc:1d1d:88e3:6a2b%5]) with mapi id 15.21.0092.006; Fri, 5 Jun 2026
 14:34:11 +0000
Message-ID: <f3fd520e-9412-473e-a7e8-4ebff097e809@nvidia.com>
Date: Fri, 5 Jun 2026 09:34:10 -0500
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH v1] arm64: errata: Workaround NVIDIA Olympus device
 store/load ordering erratum
To: Vladimir Murzin <vladimir.murzin@arm.com>,
 Catalin Marinas <catalin.marinas@arm.com>, Will Deacon <will@kernel.org>,
 linux-arm-kernel@lists.infradead.org
Cc: Mark Rutland <mark.rutland@arm.com>, linux-kernel@vger.kernel.org,
 linux-doc@vger.kernel.org, Vikram Sethi <vsethi@nvidia.com>,
 Jason Sequeira <jsequeira@nvidia.com>
References: <20260604231254.1904988-1-sdonthineni@nvidia.com>
 <fd729256-07e8-46eb-8473-74ae6ec3a07e@arm.com>
Content-Language: en-US
From: Shanker Donthineni <sdonthineni@nvidia.com>
In-Reply-To: <fd729256-07e8-46eb-8473-74ae6ec3a07e@arm.com>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 8bit
X-ClientProxiedBy: DM6PR06CA0073.namprd06.prod.outlook.com
 (2603:10b6:5:336::6) To SA1PR12MB9516.namprd12.prod.outlook.com
 (2603:10b6:806:45b::16)
Precedence: bulk
X-Mailing-List: linux-doc@vger.kernel.org
List-Id: <linux-doc.vger.kernel.org>
List-Subscribe: <mailto:linux-doc+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-doc+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
X-MS-PublicTrafficType: Email
X-MS-TrafficTypeDiagnostic: SA1PR12MB9516:EE_|SA3PR12MB7880:EE_
X-MS-Office365-Filtering-Correlation-Id: 10465124-18b2-44b0-48e4-08dec30f8223
X-MS-Exchange-SenderADCheck: 1
X-MS-Exchange-AntiSpam-Relay: 0
X-Microsoft-Antispam:
	BCL:0;ARA:13230040|1800799024|376014|366016|6133799003|18002099003|22082099003|4143699003|11063799006|56012099006;
X-Microsoft-Antispam-Message-Info:
	kWZyrk9KHzkHgo14zkc7zsvxo9cTQdItE0s38nqOhvsyxLgcQNypqjeokkHfymKvd38barGNMbl29k3W1VftVqRKuYbwOwLsf4XXlmYSpsWTUh35SaLn7PNTvgfR/PK8xJHYdtqF2Ypy68+8Wh4AsRGl6OC0MEclK9rXEk9rZBjHvVhRCXWtbFczyOL/rLiCbyWwjRTnEFgv9278RUoESXCJwPopCeEl+HOMSonhyelegN717i3dpaCOioS7eYN4LDc5Xjnxq7CzFUhJ3wHP7VYb9Y0hnHH2oqzjx5kGWk2qV3BmGria7vT5k06ItgLp7l+ian5S9S46ZRarsHj261OZENwFmrol++by7UNO1fo7iQjpskCR8jxpGj94DzJLvJKuHT2O3d63Z3tAjipKpsWYRXo0NquQaXexNehi7cULbfWuNXGVh4oPPR4kZn8GVafrfjmfjr31GevsJe1r2cPTaIbRYiCK4VxysTw0OfQ7lYhaUQvq4cAa6GzCZK/B9cM/KJzZecl2HqyYc0hzYVon/Xql9l/ig0GNsSNE5w7AC9qAc6cZwqFQIiO8zDGDY5hoWyB6k6REPIEA8i6A634iSH/zegr9Q3QPWS0Iv1AkJlcKAJBTz9ZWcs0gyikEs+bZ2ncEtA+q3SSfSkeucu/+BM+gierPalYsITf+L3k81KmlO4iy2uE7iGmFppBg
X-Forefront-Antispam-Report:
	CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:SA1PR12MB9516.namprd12.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(1800799024)(376014)(366016)(6133799003)(18002099003)(22082099003)(4143699003)(11063799006)(56012099006);DIR:OUT;SFP:1101;
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?utf-8?B?SUNEOFkvcC83eloybTR1b1F0b29ESlpoUFZld212MTBQek81dldZakhEdTJX?=
 =?utf-8?B?TUJlS1hQaVlGOG9rbmJwaGdjQUVBUTVNbXk0LzkxUmV1akl2akYvSmt5OFZz?=
 =?utf-8?B?ZVgvdVY2aG1TQ09RN0c1ODdSZjVIVENRMCtXbHFsYVNibG81bGV5MmhweHhr?=
 =?utf-8?B?a3NwYSs2YkgrZ0s5WWMvRDB3UHZzMWRyaDBqQzdoU0NlUFNQQTRlRG1ZZlRh?=
 =?utf-8?B?eUJ4eUlLbkdMNFcwSzlJSUlyUkFtZEMrSGVzYUVNdHBPaFJ5MThRTDYwRWph?=
 =?utf-8?B?eE9BazZhRmdwaEJtSU5JN2FPei9NM2NUUURzamFYaTJiOHI5M29lS0ZiSnNM?=
 =?utf-8?B?bnMzRXFaT2E5T2x2Y3h1OUMwbkM1ZjVFcmY3aU40a3E2MFpIVWVhbURTTmtS?=
 =?utf-8?B?QVlPcUNWaEEzYlB1MjRwVmd4N1RlV3lQbXZWaWxzd09vMUgzTE9sYzZtY001?=
 =?utf-8?B?TkNiOEIwNEJQOFIzSnlweFZnb3dIUXV2THUzQ0V0SnlwcGxHUDdKWmU0eW41?=
 =?utf-8?B?djVzT3d3NzVQU1pOWUN2dVpBVllqczBWeHlsRmhXWm9EWGRUeitFOVNJcEVl?=
 =?utf-8?B?aFk2bnRFNmxCSlJpRW5sODVvM01OQkpvWDJxS045QWpaL3h6MkZSYjFHTFI1?=
 =?utf-8?B?dGFmL3RFdUpGMlZHL2Jod3FUYmRLUisxQ1Z2WndqZGJZZllDSExGWnE3elVm?=
 =?utf-8?B?ZHA5NzkySzJqMEljODRKU1ZmVE1nSHVNbnFFeHorOEVTVlNPODhkMHJBWHZa?=
 =?utf-8?B?Yk9FYkNiYlRQRXJVZ3MvSEpaM0dXdkRPTEs0V1FHVlhqaXFUS2FSY1k0eXlX?=
 =?utf-8?B?dGZuM256YzdYajZWNEZkV1JhcWNDM2ZpVTlmdlFTZWxuR3o2a2Naa2ZhKytV?=
 =?utf-8?B?cmR2cDBtYWw0aXZydzNMc2ZIRCtzK1JoL1dGUzBaYWJPNEZMem4wNFA1UHRy?=
 =?utf-8?B?MGJ3L0pvMlhaR05PSndBcXhqMVU5eW8rVWJ5U2R2bDJXMExnWHo1Z0NxaDY4?=
 =?utf-8?B?TWd5MHR4OU5KNW00Q1I2Z0xvZ0xhUjNXN3MvSTdrMDJkR1pFTzdneWhObncx?=
 =?utf-8?B?SG0rOGZVQmFIK2FsZE85aWZsK2RzS2lkaEtSVmEyRzdKN3IwMldoWEYxU1ZV?=
 =?utf-8?B?SHRoNGlSY3RHSE9qK3NQVDVQNnF5Qkl0bVJhakNhUjlXQlNWdXhpRGNmdnBI?=
 =?utf-8?B?bkl2SmJoNVNoRHNrejZtRkM1MWs5L2c1UkhRZ2Zxd3B2bU81VTkvM1pCTk1r?=
 =?utf-8?B?Zmp2WStOTzJMVHBTQUh3bkhVczEraGwxZmRjSlBGeCtORkFrK2JzVnVpanQr?=
 =?utf-8?B?Zk1HaTBBdlJBcVhoeUwwaUpyRUV0WVVBbnJlQm5BWU54OCtpcTBiaGFKZjhX?=
 =?utf-8?B?RUpnZVMza3FsWDRXQS90WEhacjY5WjlTeFNDTEpzUndjUGN4SXRMdGt5VjVL?=
 =?utf-8?B?S1NyTWRkcFBjcmEzclhoeHdxWk11NFAyckptN2xkUndOcDM0eThBcDk0Y0lG?=
 =?utf-8?B?eGVnUzVQQ2RhYTd1bW1WYU5KNWJML1hTNGhmaHJiNkJIU1ZsWlRnQklSTHBt?=
 =?utf-8?B?L2Jjdnk4ckgwSzFMOG9HcVpOR2VOK3JoRmhsRVJ2Zzg0dmxySW9zQ3VTVzQ3?=
 =?utf-8?B?Wm1PZFhvc21mRXRjQlh0dXZqTkVyNHFIcklCMGluMStzZ2lBTGRIMXpDZ0ZQ?=
 =?utf-8?B?TkdXNUY1L3Z2MHY5Q0dmNFZ5MnUxVDNWV2g1NFd5eHlRRnZ2M2M3TnZIU2Y3?=
 =?utf-8?B?SEF3WlBLTWdRQjdwSnlIVW1KUVpBaVJvWnpYTm9pMSsraDJNL05VWmt6bUZY?=
 =?utf-8?B?UHpBdzhXczYzUUc2Q0ZsYjRtRGhoUm5vTU1teE50cHRFY2RHbHhCc0QyUkpi?=
 =?utf-8?B?WXl4N3ZhTEY4Ri9XSGdoNFhnWVgrT2RmUVgxS1JXckR3ZzlYMFA3UEgrVGdN?=
 =?utf-8?B?TWFhZUQ5SWhpRk5kVGUyWHBweFVhOWJyQUFDQnpxOUl5WWpPa1U1L1ZZZVdl?=
 =?utf-8?B?L2hvdzVxV0U1UG5Fa1NSckVjTnFObnBHMTN2RW0xTEhKUkNud3lHc2lMWURF?=
 =?utf-8?B?UmtSTG50QWdJUkdFRXlScDcyUWRVQWVJcGNRWEdyajNUVzlqSmZmZUpoNU5p?=
 =?utf-8?B?RnBubi9mbk1BeGdiUFErRG1UQ1hRYkNxZk1UZkVCM1hTdFVnZmF3QWdvYXNl?=
 =?utf-8?B?bENTa1dxWXhMTDh3YWFVczZmb2wwSWxwT0Z2aUUwVWxxNWhkMmI0MlErSVEv?=
 =?utf-8?B?ZVd6REtUMnBjRjRPSndiZjBuSzFxS25ZbE50aVZzSTNkQzlFemFIdktLdSs0?=
 =?utf-8?B?VzVoNFdUWXg0VkM0SHlTbzNqQnVtM2h1Skg5MTBEbHQzek9BY1hDZz09?=
X-OriginatorOrg: Nvidia.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 10465124-18b2-44b0-48e4-08dec30f8223
X-MS-Exchange-CrossTenant-AuthSource: SA1PR12MB9516.namprd12.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 05 Jun 2026 14:34:11.1243
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: 52eYQfdpgMj6f81fT4xXBUMW4qGx7jpixiRqjmHpcpIZ+bPdE2zir/SzqUdrmiH8ODKUZbr/XQ7VwDeZ8UeXrg==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: SA3PR12MB7880
X-Rspamd-Action: no action
X-Spamd-Result: default: False [-0.16 / 15.00];
	ARC_REJECT(1.00)[cv is fail on i=2];
	DMARC_POLICY_ALLOW(-0.50)[nvidia.com,reject];
	R_SPF_ALLOW(-0.20)[+ip4:172.234.253.10:c];
	R_DKIM_ALLOW(-0.20)[Nvidia.com:s=selector2];
	MAILLIST(-0.15)[generic];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	RCVD_TLS_LAST(0.00)[];
	TAGGED_FROM(0.00)[bounces-91076-lists,linux-doc=lfdr.de];
	FROM_HAS_DN(0.00)[];
	FORGED_RECIPIENTS(0.00)[m:vladimir.murzin@arm.com,m:catalin.marinas@arm.com,m:will@kernel.org,m:linux-arm-kernel@lists.infradead.org,m:mark.rutland@arm.com,m:linux-kernel@vger.kernel.org,m:linux-doc@vger.kernel.org,m:vsethi@nvidia.com,m:jsequeira@nvidia.com,s:lists@lfdr.de];
	FORGED_SENDER_MAILLIST(0.00)[];
	FORGED_SENDER(0.00)[sdonthineni@nvidia.com,linux-doc@vger.kernel.org];
	MIME_TRACE(0.00)[0:+];
	FORWARDED(0.00)[lists@lfdr.de];
	DKIM_TRACE(0.00)[Nvidia.com:+];
	FORGED_RECIPIENTS_FORWARDING(0.00)[];
	TO_DN_SOME(0.00)[];
	FORGED_SENDER_FORWARDING(0.00)[];
	RCVD_COUNT_FIVE(0.00)[5];
	PRECEDENCE_BULK(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[sdonthineni@nvidia.com,linux-doc@vger.kernel.org];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	ALIAS_RESOLVED(0.00)[];
	MID_RHS_MATCH_FROM(0.00)[];
	RCPT_COUNT_SEVEN(0.00)[9];
	ASN(0.00)[asn:63949, ipnet:172.234.224.0/19, country:SG];
	TAGGED_RCPT(0.00)[linux-doc];
	DBL_BLOCKED_OPENRESOLVER(0.00)[sea.lore.kernel.org:helo,sea.lore.kernel.org:rdns,Nvidia.com:dkim,vger.kernel.org:from_smtp,nvidia.com:mid,nvidia.com:from_mime,nvidia.com:email]
X-Rspamd-Server: lfdr
X-Rspamd-Queue-Id: 39E1D648ED4

Hi Vladimir Murzin,

On 6/5/2026 4:26 AM, Vladimir Murzin wrote:
> External email: Use caution opening links or attachments
>
>
> On 6/5/26 00:12, Shanker Donthineni wrote:
>> On systems with NVIDIA Olympus cores, a Device-nGnR* load can be
>> observed by a peripheral before an older, non-overlapping Device-nGnR*
>> store to the same peripheral. This breaks the program-order guarantee
>> that software expects for Device-nGnR* accesses and can leave a
>> peripheral in an incorrect state, as a load is observed before an
>> earlier store takes effect.
>>
>> The erratum can occur only when all of the following apply:
>>
>>    - A PE executes a Device-nGnR* store followed by a younger
>>      Device-nGnR* load.
>>    - The store is not a store-release.
>>    - The accesses target the same peripheral and do not overlap in bytes.
>>    - There is at most one intervening Device-nGnR* store in program
>>      order, and there are no intervening Device-nGnR* loads.
>>    - There is no DSB, and no DMB that orders loads, between the store and
>>      the load.
>>    - Specific micro-architectural and timing conditions occur.
>>
>> Two ways to restore ordering: insert a barrier (any DSB, or a DMB that
>> orders loads) between the store and the load, or make the store a
>> store-release. A load-acquire on the load side would not help, because
>> acquire semantics do not prevent a load from being observed ahead of an
>> older store; only the store side (release or a barrier) closes the
>> window.
>>
>> Promote the raw MMIO store helpers (__raw_writeb/w/l/q) from plain str*
>> to stlr* (Store-Release), which removes the "store is not a
>> store-release" condition for every device write the kernel issues.
>> Because writel() and writel_relaxed() are both built on __raw_writel()
>> in asm-generic/io.h, patching the raw variants covers both the
>> non-relaxed and relaxed APIs without touching the higher layers. Note
>> that writel()'s own barrier sits before the store, so it does not order
>> the store against a subsequent readl(); the store-release promotion is
>> what provides that ordering.
>>
>> Like ARM64_ERRATUM_832075 on the load side, the change is gated on a new
>> ARM64_WORKAROUND_DEVICE_STORE_RELEASE capability and only activated on
>> parts that match MIDR_NVIDIA_OLYMPUS, so unaffected CPUs continue to use
>> the plain str* sequence.
>>
>> Co-developed-by: Vikram Sethi <vsethi@nvidia.com>
>> Signed-off-by: Vikram Sethi <vsethi@nvidia.com>
>> Signed-off-by: Shanker Donthineni <sdonthineni@nvidia.com>
>> ---
>>   Documentation/arch/arm64/silicon-errata.rst |  2 ++
>>   arch/arm64/Kconfig                          | 23 ++++++++++++++++++++
>>   arch/arm64/include/asm/io.h                 | 24 ++++++++++++++-------
>>   arch/arm64/kernel/cpu_errata.c              |  8 +++++++
>>   arch/arm64/tools/cpucaps                    |  1 +
>>   5 files changed, 50 insertions(+), 8 deletions(-)
>>
>> diff --git a/Documentation/arch/arm64/silicon-errata.rst b/Documentation/arch/arm64/silicon-errata.rst
>> index 211119ce7adc..899bed3908bb 100644
>> --- a/Documentation/arch/arm64/silicon-errata.rst
>> +++ b/Documentation/arch/arm64/silicon-errata.rst
>> @@ -256,6 +256,8 @@ stable kernels.
>>   +----------------+-----------------+-----------------+-----------------------------+
>>   | NVIDIA         | Carmel Core     | N/A             | NVIDIA_CARMEL_CNP_ERRATUM   |
>>   +----------------+-----------------+-----------------+-----------------------------+
>> +| NVIDIA         | Olympus core    | T410-OLY-1027   | NVIDIA_OLYMPUS_1027_ERRATUM |
>> ++----------------+-----------------+-----------------+-----------------------------+
>>   | NVIDIA         | T241 GICv3/4.x  | T241-FABRIC-4   | N/A                         |
>>   +----------------+-----------------+-----------------+-----------------------------+
>>   | NVIDIA         | T241 MPAM       | T241-MPAM-1     | N/A                         |
>> diff --git a/arch/arm64/Kconfig b/arch/arm64/Kconfig
>> index fe60738e5943..a6bac84b05a1 100644
>> --- a/arch/arm64/Kconfig
>> +++ b/arch/arm64/Kconfig
>> @@ -564,6 +564,29 @@ config ARM64_ERRATUM_832075
>>
>>          If unsure, say Y.
>>
>> +config NVIDIA_OLYMPUS_1027_ERRATUM
>> +     bool "NVIDIA Olympus: device store/load ordering erratum"
>> +     default y
>> +     help
>> +       This option adds an alternative code sequence to work around an
>> +       NVIDIA Olympus core erratum where a Device-nGnR* store can be
>> +       observed by a peripheral after a younger Device-nGnR* load to the
>> +       same peripheral. This breaks the program order that drivers rely
>> +       on for MMIO and can leave a device in an incorrect state.
>> +
>> +       The workaround promotes the raw MMIO store helpers
>> +       (__raw_writeb/w/l/q) to Store-Release (STLR), which restores the
>> +       required ordering. Because writel() and writel_relaxed() are built
>> +       on __raw_writel(), both are covered without changes to the higher
>> +       layers.
>> +
>> +       The fix is applied through the alternatives framework, so enabling
>> +       this option does not by itself activate the workaround: it is
>> +       patched in only when an affected CPU is detected, and is a no-op on
>> +       unaffected CPUs.
>> +
>> +       If unsure, say Y.
>> +
>>   config ARM64_ERRATUM_834220
>>        bool "Cortex-A57: 834220: Stage 2 translation fault might be incorrectly reported in presence of a Stage 1 fault (rare)"
>>        depends on KVM
>> diff --git a/arch/arm64/include/asm/io.h b/arch/arm64/include/asm/io.h
>> index 8cbd1e96fd50..b6d7966e9c19 100644
>> --- a/arch/arm64/include/asm/io.h
>> +++ b/arch/arm64/include/asm/io.h
>> @@ -25,29 +25,37 @@
>>   #define __raw_writeb __raw_writeb
>>   static __always_inline void __raw_writeb(u8 val, volatile void __iomem *addr)
>>   {
>> -     volatile u8 __iomem *ptr = addr;
>> -     asm volatile("strb %w0, %1" : : "rZ" (val), "Qo" (*ptr));
>> +     asm volatile(ALTERNATIVE("strb %w0, [%1]",
>> +                              "stlrb %w0, [%1]",
>> +                              ARM64_WORKAROUND_DEVICE_STORE_RELEASE)
>> +                  : : "rZ" (val), "r" (addr));
>>   }
>>
> Nitpick:
>
> The change has the side effect of undoing d044d6ba6f02 ("arm64:
> io: permit offset addressing"), since stlr* do not support
> offset addressing. Unaffected CPUs would continue to use str*,
> but would lose the benefit of offset addressing :(
>
> Not sure if this needs to be mentioned in the commit message...
>
Thanks for your feedback, You're right that this reverts the 
offset-addressing benefit of d044d6ba6f02 for the str* path too, because 
stlr* has no offset form and both alternates must share one compile-time 
operand form (alternatives are patched at boot). Keeping offset 
addressing only for the unaffected str* path would need a runtime branch 
per str operation, which isn't worth it for this optimization. I'll call 
this out explicitly in the commit message in the v2 patch. -Shanker


