<profile>

<section name = "Vivado HLS Report for 'dense_array_array_ap_fixed_16_6_5_3_0_5u_config14_s'" level="0">
<item name = "Date">Fri Jun 11 18:34:19 2021
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.648 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 2, 10.000 ns, 10.000 ns, 2, 2, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="call_ret_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config14_s_fu_627">dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config14_s, 0, 0, 0 ns, 0 ns, 1, 1, function</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 6, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 0, 1421, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 372, -</column>
<column name="Register">-, -, 267, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="call_ret_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config14_s_fu_627">dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config14_s, 0, 0, 0, 1421, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="io_acc_block_signal_op4">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op76">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="data_stream_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_10_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_11_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_12_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_13_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_14_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_15_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_16_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_17_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_18_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_19_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_20_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_21_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_22_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_23_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_24_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_25_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_26_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_27_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_28_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_29_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_30_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_31_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_4_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_5_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_6_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_7_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_8_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_9_V_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="res_stream_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_4_V_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="data_0_V_reg_781">7, 0, 7, 0</column>
<column name="data_11_V_reg_826">7, 0, 7, 0</column>
<column name="data_12_V_reg_831">7, 0, 7, 0</column>
<column name="data_13_V_reg_836">7, 0, 7, 0</column>
<column name="data_14_V_reg_841">7, 0, 7, 0</column>
<column name="data_15_V_reg_846">7, 0, 7, 0</column>
<column name="data_16_V_reg_851">7, 0, 7, 0</column>
<column name="data_17_V_reg_856">7, 0, 7, 0</column>
<column name="data_18_V_reg_861">7, 0, 7, 0</column>
<column name="data_19_V_reg_866">7, 0, 7, 0</column>
<column name="data_1_V_reg_786">7, 0, 7, 0</column>
<column name="data_20_V_reg_871">7, 0, 7, 0</column>
<column name="data_21_V_reg_876">7, 0, 7, 0</column>
<column name="data_23_V_reg_881">7, 0, 7, 0</column>
<column name="data_24_V_reg_886">7, 0, 7, 0</column>
<column name="data_27_V_reg_891">7, 0, 7, 0</column>
<column name="data_28_V_reg_896">7, 0, 7, 0</column>
<column name="data_2_V_reg_791">7, 0, 7, 0</column>
<column name="data_30_V_reg_901">7, 0, 7, 0</column>
<column name="data_31_V_reg_906">7, 0, 7, 0</column>
<column name="data_3_V_reg_796">7, 0, 7, 0</column>
<column name="data_4_V_reg_801">7, 0, 7, 0</column>
<column name="data_6_V_reg_806">7, 0, 7, 0</column>
<column name="data_7_V_reg_811">7, 0, 7, 0</column>
<column name="data_8_V_reg_816">7, 0, 7, 0</column>
<column name="data_9_V_reg_821">7, 0, 7, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_data_0_V_reg_911">16, 0, 16, 0</column>
<column name="tmp_data_1_V_reg_916">16, 0, 16, 0</column>
<column name="tmp_data_2_V_reg_921">16, 0, 16, 0</column>
<column name="tmp_data_3_V_reg_926">16, 0, 16, 0</column>
<column name="tmp_data_4_V_reg_931">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dense&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,5u&gt;,config14&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dense&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,5u&gt;,config14&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dense&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,5u&gt;,config14&gt;, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, dense&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,5u&gt;,config14&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dense&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,5u&gt;,config14&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, dense&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,5u&gt;,config14&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dense&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,5u&gt;,config14&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dense&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,5u&gt;,config14&gt;, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, dense&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,5u&gt;,config14&gt;, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, dense&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,5u&gt;,config14&gt;, return value</column>
<column name="data_stream_V_data_0_V_dout">in, 7, ap_fifo, data_stream_V_data_0_V, pointer</column>
<column name="data_stream_V_data_0_V_empty_n">in, 1, ap_fifo, data_stream_V_data_0_V, pointer</column>
<column name="data_stream_V_data_0_V_read">out, 1, ap_fifo, data_stream_V_data_0_V, pointer</column>
<column name="data_stream_V_data_1_V_dout">in, 7, ap_fifo, data_stream_V_data_1_V, pointer</column>
<column name="data_stream_V_data_1_V_empty_n">in, 1, ap_fifo, data_stream_V_data_1_V, pointer</column>
<column name="data_stream_V_data_1_V_read">out, 1, ap_fifo, data_stream_V_data_1_V, pointer</column>
<column name="data_stream_V_data_2_V_dout">in, 7, ap_fifo, data_stream_V_data_2_V, pointer</column>
<column name="data_stream_V_data_2_V_empty_n">in, 1, ap_fifo, data_stream_V_data_2_V, pointer</column>
<column name="data_stream_V_data_2_V_read">out, 1, ap_fifo, data_stream_V_data_2_V, pointer</column>
<column name="data_stream_V_data_3_V_dout">in, 7, ap_fifo, data_stream_V_data_3_V, pointer</column>
<column name="data_stream_V_data_3_V_empty_n">in, 1, ap_fifo, data_stream_V_data_3_V, pointer</column>
<column name="data_stream_V_data_3_V_read">out, 1, ap_fifo, data_stream_V_data_3_V, pointer</column>
<column name="data_stream_V_data_4_V_dout">in, 7, ap_fifo, data_stream_V_data_4_V, pointer</column>
<column name="data_stream_V_data_4_V_empty_n">in, 1, ap_fifo, data_stream_V_data_4_V, pointer</column>
<column name="data_stream_V_data_4_V_read">out, 1, ap_fifo, data_stream_V_data_4_V, pointer</column>
<column name="data_stream_V_data_5_V_dout">in, 7, ap_fifo, data_stream_V_data_5_V, pointer</column>
<column name="data_stream_V_data_5_V_empty_n">in, 1, ap_fifo, data_stream_V_data_5_V, pointer</column>
<column name="data_stream_V_data_5_V_read">out, 1, ap_fifo, data_stream_V_data_5_V, pointer</column>
<column name="data_stream_V_data_6_V_dout">in, 7, ap_fifo, data_stream_V_data_6_V, pointer</column>
<column name="data_stream_V_data_6_V_empty_n">in, 1, ap_fifo, data_stream_V_data_6_V, pointer</column>
<column name="data_stream_V_data_6_V_read">out, 1, ap_fifo, data_stream_V_data_6_V, pointer</column>
<column name="data_stream_V_data_7_V_dout">in, 7, ap_fifo, data_stream_V_data_7_V, pointer</column>
<column name="data_stream_V_data_7_V_empty_n">in, 1, ap_fifo, data_stream_V_data_7_V, pointer</column>
<column name="data_stream_V_data_7_V_read">out, 1, ap_fifo, data_stream_V_data_7_V, pointer</column>
<column name="data_stream_V_data_8_V_dout">in, 7, ap_fifo, data_stream_V_data_8_V, pointer</column>
<column name="data_stream_V_data_8_V_empty_n">in, 1, ap_fifo, data_stream_V_data_8_V, pointer</column>
<column name="data_stream_V_data_8_V_read">out, 1, ap_fifo, data_stream_V_data_8_V, pointer</column>
<column name="data_stream_V_data_9_V_dout">in, 7, ap_fifo, data_stream_V_data_9_V, pointer</column>
<column name="data_stream_V_data_9_V_empty_n">in, 1, ap_fifo, data_stream_V_data_9_V, pointer</column>
<column name="data_stream_V_data_9_V_read">out, 1, ap_fifo, data_stream_V_data_9_V, pointer</column>
<column name="data_stream_V_data_10_V_dout">in, 7, ap_fifo, data_stream_V_data_10_V, pointer</column>
<column name="data_stream_V_data_10_V_empty_n">in, 1, ap_fifo, data_stream_V_data_10_V, pointer</column>
<column name="data_stream_V_data_10_V_read">out, 1, ap_fifo, data_stream_V_data_10_V, pointer</column>
<column name="data_stream_V_data_11_V_dout">in, 7, ap_fifo, data_stream_V_data_11_V, pointer</column>
<column name="data_stream_V_data_11_V_empty_n">in, 1, ap_fifo, data_stream_V_data_11_V, pointer</column>
<column name="data_stream_V_data_11_V_read">out, 1, ap_fifo, data_stream_V_data_11_V, pointer</column>
<column name="data_stream_V_data_12_V_dout">in, 7, ap_fifo, data_stream_V_data_12_V, pointer</column>
<column name="data_stream_V_data_12_V_empty_n">in, 1, ap_fifo, data_stream_V_data_12_V, pointer</column>
<column name="data_stream_V_data_12_V_read">out, 1, ap_fifo, data_stream_V_data_12_V, pointer</column>
<column name="data_stream_V_data_13_V_dout">in, 7, ap_fifo, data_stream_V_data_13_V, pointer</column>
<column name="data_stream_V_data_13_V_empty_n">in, 1, ap_fifo, data_stream_V_data_13_V, pointer</column>
<column name="data_stream_V_data_13_V_read">out, 1, ap_fifo, data_stream_V_data_13_V, pointer</column>
<column name="data_stream_V_data_14_V_dout">in, 7, ap_fifo, data_stream_V_data_14_V, pointer</column>
<column name="data_stream_V_data_14_V_empty_n">in, 1, ap_fifo, data_stream_V_data_14_V, pointer</column>
<column name="data_stream_V_data_14_V_read">out, 1, ap_fifo, data_stream_V_data_14_V, pointer</column>
<column name="data_stream_V_data_15_V_dout">in, 7, ap_fifo, data_stream_V_data_15_V, pointer</column>
<column name="data_stream_V_data_15_V_empty_n">in, 1, ap_fifo, data_stream_V_data_15_V, pointer</column>
<column name="data_stream_V_data_15_V_read">out, 1, ap_fifo, data_stream_V_data_15_V, pointer</column>
<column name="data_stream_V_data_16_V_dout">in, 7, ap_fifo, data_stream_V_data_16_V, pointer</column>
<column name="data_stream_V_data_16_V_empty_n">in, 1, ap_fifo, data_stream_V_data_16_V, pointer</column>
<column name="data_stream_V_data_16_V_read">out, 1, ap_fifo, data_stream_V_data_16_V, pointer</column>
<column name="data_stream_V_data_17_V_dout">in, 7, ap_fifo, data_stream_V_data_17_V, pointer</column>
<column name="data_stream_V_data_17_V_empty_n">in, 1, ap_fifo, data_stream_V_data_17_V, pointer</column>
<column name="data_stream_V_data_17_V_read">out, 1, ap_fifo, data_stream_V_data_17_V, pointer</column>
<column name="data_stream_V_data_18_V_dout">in, 7, ap_fifo, data_stream_V_data_18_V, pointer</column>
<column name="data_stream_V_data_18_V_empty_n">in, 1, ap_fifo, data_stream_V_data_18_V, pointer</column>
<column name="data_stream_V_data_18_V_read">out, 1, ap_fifo, data_stream_V_data_18_V, pointer</column>
<column name="data_stream_V_data_19_V_dout">in, 7, ap_fifo, data_stream_V_data_19_V, pointer</column>
<column name="data_stream_V_data_19_V_empty_n">in, 1, ap_fifo, data_stream_V_data_19_V, pointer</column>
<column name="data_stream_V_data_19_V_read">out, 1, ap_fifo, data_stream_V_data_19_V, pointer</column>
<column name="data_stream_V_data_20_V_dout">in, 7, ap_fifo, data_stream_V_data_20_V, pointer</column>
<column name="data_stream_V_data_20_V_empty_n">in, 1, ap_fifo, data_stream_V_data_20_V, pointer</column>
<column name="data_stream_V_data_20_V_read">out, 1, ap_fifo, data_stream_V_data_20_V, pointer</column>
<column name="data_stream_V_data_21_V_dout">in, 7, ap_fifo, data_stream_V_data_21_V, pointer</column>
<column name="data_stream_V_data_21_V_empty_n">in, 1, ap_fifo, data_stream_V_data_21_V, pointer</column>
<column name="data_stream_V_data_21_V_read">out, 1, ap_fifo, data_stream_V_data_21_V, pointer</column>
<column name="data_stream_V_data_22_V_dout">in, 7, ap_fifo, data_stream_V_data_22_V, pointer</column>
<column name="data_stream_V_data_22_V_empty_n">in, 1, ap_fifo, data_stream_V_data_22_V, pointer</column>
<column name="data_stream_V_data_22_V_read">out, 1, ap_fifo, data_stream_V_data_22_V, pointer</column>
<column name="data_stream_V_data_23_V_dout">in, 7, ap_fifo, data_stream_V_data_23_V, pointer</column>
<column name="data_stream_V_data_23_V_empty_n">in, 1, ap_fifo, data_stream_V_data_23_V, pointer</column>
<column name="data_stream_V_data_23_V_read">out, 1, ap_fifo, data_stream_V_data_23_V, pointer</column>
<column name="data_stream_V_data_24_V_dout">in, 7, ap_fifo, data_stream_V_data_24_V, pointer</column>
<column name="data_stream_V_data_24_V_empty_n">in, 1, ap_fifo, data_stream_V_data_24_V, pointer</column>
<column name="data_stream_V_data_24_V_read">out, 1, ap_fifo, data_stream_V_data_24_V, pointer</column>
<column name="data_stream_V_data_25_V_dout">in, 7, ap_fifo, data_stream_V_data_25_V, pointer</column>
<column name="data_stream_V_data_25_V_empty_n">in, 1, ap_fifo, data_stream_V_data_25_V, pointer</column>
<column name="data_stream_V_data_25_V_read">out, 1, ap_fifo, data_stream_V_data_25_V, pointer</column>
<column name="data_stream_V_data_26_V_dout">in, 7, ap_fifo, data_stream_V_data_26_V, pointer</column>
<column name="data_stream_V_data_26_V_empty_n">in, 1, ap_fifo, data_stream_V_data_26_V, pointer</column>
<column name="data_stream_V_data_26_V_read">out, 1, ap_fifo, data_stream_V_data_26_V, pointer</column>
<column name="data_stream_V_data_27_V_dout">in, 7, ap_fifo, data_stream_V_data_27_V, pointer</column>
<column name="data_stream_V_data_27_V_empty_n">in, 1, ap_fifo, data_stream_V_data_27_V, pointer</column>
<column name="data_stream_V_data_27_V_read">out, 1, ap_fifo, data_stream_V_data_27_V, pointer</column>
<column name="data_stream_V_data_28_V_dout">in, 7, ap_fifo, data_stream_V_data_28_V, pointer</column>
<column name="data_stream_V_data_28_V_empty_n">in, 1, ap_fifo, data_stream_V_data_28_V, pointer</column>
<column name="data_stream_V_data_28_V_read">out, 1, ap_fifo, data_stream_V_data_28_V, pointer</column>
<column name="data_stream_V_data_29_V_dout">in, 7, ap_fifo, data_stream_V_data_29_V, pointer</column>
<column name="data_stream_V_data_29_V_empty_n">in, 1, ap_fifo, data_stream_V_data_29_V, pointer</column>
<column name="data_stream_V_data_29_V_read">out, 1, ap_fifo, data_stream_V_data_29_V, pointer</column>
<column name="data_stream_V_data_30_V_dout">in, 7, ap_fifo, data_stream_V_data_30_V, pointer</column>
<column name="data_stream_V_data_30_V_empty_n">in, 1, ap_fifo, data_stream_V_data_30_V, pointer</column>
<column name="data_stream_V_data_30_V_read">out, 1, ap_fifo, data_stream_V_data_30_V, pointer</column>
<column name="data_stream_V_data_31_V_dout">in, 7, ap_fifo, data_stream_V_data_31_V, pointer</column>
<column name="data_stream_V_data_31_V_empty_n">in, 1, ap_fifo, data_stream_V_data_31_V, pointer</column>
<column name="data_stream_V_data_31_V_read">out, 1, ap_fifo, data_stream_V_data_31_V, pointer</column>
<column name="res_stream_V_data_0_V_din">out, 16, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_0_V_full_n">in, 1, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_0_V_write">out, 1, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_1_V_din">out, 16, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_1_V_full_n">in, 1, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_1_V_write">out, 1, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_2_V_din">out, 16, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_2_V_full_n">in, 1, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_2_V_write">out, 1, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_3_V_din">out, 16, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_3_V_full_n">in, 1, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_3_V_write">out, 1, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_4_V_din">out, 16, ap_fifo, res_stream_V_data_4_V, pointer</column>
<column name="res_stream_V_data_4_V_full_n">in, 1, ap_fifo, res_stream_V_data_4_V, pointer</column>
<column name="res_stream_V_data_4_V_write">out, 1, ap_fifo, res_stream_V_data_4_V, pointer</column>
</table>
</item>
</section>
</profile>
