Info: Running Vivado version Vivado v2022.2 (64-bit)
SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
Tool Version Limit: 2022.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                                           |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| add_files           | 00h:00m:00s   | 09:55:07 Thu Apr 27 2023  | Add source files                                                                      |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| synth_design        | 00h:00m:13s   | 09:55:07 Thu Apr 27 2023  | top -flatten_hierarchy rebuilt                                                        |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| write_checkpiont    | 00h:00m:01s   | 09:55:20 Thu Apr 27 2023  | Write out synthesis DCP                                                               |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| report_utilization  | 00h:00m:00s   | 09:55:21 Thu Apr 27 2023  | Report Synthesis Utilization of Static                                                |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
Total time:		00h:00m:18s


Info: Running Vivado version Vivado v2022.2 (64-bit)
SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
Tool Version Limit: 2022.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                                           |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| add_files           | 00h:00m:00s   | 09:55:21 Thu Apr 27 2023  | Add source files                                                                      |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| synth_design        | 00h:00m:10s   | 09:55:21 Thu Apr 27 2023  | count -flatten_hierarchy rebuilt                                                      |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| write_checkpiont    | 00h:00m:01s   | 09:55:31 Thu Apr 27 2023  | Write out synthesis DCP                                                               |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| report_utilization  | 00h:00m:00s   | 09:55:32 Thu Apr 27 2023  | Report Synthesis Utilization of count_up                                              |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
Total time:		00h:00m:11s


Info: Running Vivado version Vivado v2022.2 (64-bit)
SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
Tool Version Limit: 2022.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                                           |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| add_files           | 00h:00m:00s   | 09:55:32 Thu Apr 27 2023  | Add source files                                                                      |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| synth_design        | 00h:00m:11s   | 09:55:32 Thu Apr 27 2023  | count -flatten_hierarchy rebuilt                                                      |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| write_checkpiont    | 00h:00m:00s   | 09:55:43 Thu Apr 27 2023  | Write out synthesis DCP                                                               |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| report_utilization  | 00h:00m:00s   | 09:55:43 Thu Apr 27 2023  | Report Synthesis Utilization of count_down                                            |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
Total time:		00h:00m:11s


Info: Running Vivado version Vivado v2022.2 (64-bit)
SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
Tool Version Limit: 2022.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                                           |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| add_files           | 00h:00m:00s   | 09:55:43 Thu Apr 27 2023  | Add source files                                                                      |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| synth_design        | 00h:00m:10s   | 09:55:43 Thu Apr 27 2023  | shift -flatten_hierarchy rebuilt                                                      |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| write_checkpiont    | 00h:00m:00s   | 09:55:53 Thu Apr 27 2023  | Write out synthesis DCP                                                               |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| report_utilization  | 00h:00m:01s   | 09:55:53 Thu Apr 27 2023  | Report Synthesis Utilization of shift_right                                           |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
Total time:		00h:00m:11s


Info: Running Vivado version Vivado v2022.2 (64-bit)
SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
Tool Version Limit: 2022.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                                           |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| add_files           | 00h:00m:00s   | 09:55:54 Thu Apr 27 2023  | Add source files                                                                      |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| synth_design        | 00h:00m:10s   | 09:55:54 Thu Apr 27 2023  | shift -flatten_hierarchy rebuilt                                                      |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| write_checkpiont    | 00h:00m:00s   | 09:56:04 Thu Apr 27 2023  | Write out synthesis DCP                                                               |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| report_utilization  | 00h:00m:00s   | 09:56:04 Thu Apr 27 2023  | Report Synthesis Utilization of shift_left                                            |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
Total time:		00h:00m:10s


