Analysis & Synthesis report for ProcessadorNEO
Wed Jan 24 15:15:06 2018
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |NEO|blocoControle:controle|atual_estado
 10. User-Specified and Inferred Latches
 11. General Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for blocoOperativo:operavito|memoriaInstrucao:memInstrucao|altsyncram:Mux7_rtl_0|altsyncram_e461:auto_generated
 15. Parameter Settings for Inferred Entity Instance: blocoOperativo:operavito|memoriaInstrucao:memInstrucao|altsyncram:Mux7_rtl_0
 16. altsyncram Parameter Settings by Entity Instance
 17. Port Connectivity Checks: "blocoOperativo:operavito|registrador:regMDR"
 18. Port Connectivity Checks: "blocoOperativo:operavito|registrador:regSaidaUla"
 19. Port Connectivity Checks: "blocoOperativo:operavito|ULA:UnLogArit|subtrador:pSUBTRADOR|somador:G3"
 20. Port Connectivity Checks: "blocoOperativo:operavito|ULA:UnLogArit|subtrador:pSUBTRADOR|somador:G2"
 21. Port Connectivity Checks: "blocoOperativo:operavito|ULA:UnLogArit|somador:pSOMADOR"
 22. Port Connectivity Checks: "blocoOperativo:operavito|mux_3x8:muxBEntradaULA"
 23. Port Connectivity Checks: "blocoOperativo:operavito|registrador:regB"
 24. Port Connectivity Checks: "blocoOperativo:operavito|registrador:regA"
 25. Port Connectivity Checks: "blocoControle:controle"
 26. Post-Synthesis Netlist Statistics for Top Partition
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Jan 24 15:15:06 2018       ;
; Quartus Prime Version           ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                   ; ProcessadorNEO                              ;
; Top-level Entity Name           ; NEO                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 140                                         ;
; Total pins                      ; 135                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,536                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; NEO                ; ProcessadorNEO     ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; NEO.vhd                          ; yes             ; User VHDL File               ; C:/Users/gabri/Desktop/ProcessadorNEO/NEO.vhd                                ;         ;
; blocoControle.vhd                ; yes             ; User VHDL File               ; C:/Users/gabri/Desktop/ProcessadorNEO/blocoControle.vhd                      ;         ;
; blocoOperativo.vhd               ; yes             ; User VHDL File               ; C:/Users/gabri/Desktop/ProcessadorNEO/blocoOperativo.vhd                     ;         ;
; memoriaInstrucao.vhd             ; yes             ; User VHDL File               ; C:/Users/gabri/Desktop/ProcessadorNEO/memoriaInstrucao.vhd                   ;         ;
; bancoRegistradores.vhd           ; yes             ; User VHDL File               ; C:/Users/gabri/Desktop/ProcessadorNEO/bancoRegistradores.vhd                 ;         ;
; ULA.vhd                          ; yes             ; User VHDL File               ; C:/Users/gabri/Desktop/ProcessadorNEO/ULA.vhd                                ;         ;
; MemoriaDados.vhd                 ; yes             ; User VHDL File               ; C:/Users/gabri/Desktop/ProcessadorNEO/MemoriaDados.vhd                       ;         ;
; registrador.vhd                  ; yes             ; User VHDL File               ; C:/Users/gabri/Desktop/ProcessadorNEO/registrador.vhd                        ;         ;
; mux_3x8.vhd                      ; yes             ; User VHDL File               ; C:/Users/gabri/Desktop/ProcessadorNEO/mux_3x8.vhd                            ;         ;
; mux_2x8.vhd                      ; yes             ; User VHDL File               ; C:/Users/gabri/Desktop/ProcessadorNEO/mux_2x8.vhd                            ;         ;
; extensorSinal_4x8.vhd            ; yes             ; User VHDL File               ; C:/Users/gabri/Desktop/ProcessadorNEO/extensorSinal_4x8.vhd                  ;         ;
; extensorSinal_2x8.vhd            ; yes             ; User VHDL File               ; C:/Users/gabri/Desktop/ProcessadorNEO/extensorSinal_2x8.vhd                  ;         ;
; subtrador.vhd                    ; yes             ; User VHDL File               ; C:/Users/gabri/Desktop/ProcessadorNEO/subtrador.vhd                          ;         ;
; somaFlutuante.vhd                ; yes             ; User VHDL File               ; C:/Users/gabri/Desktop/ProcessadorNEO/somaFlutuante.vhd                      ;         ;
; somador.vhd                      ; yes             ; User VHDL File               ; C:/Users/gabri/Desktop/ProcessadorNEO/somador.vhd                            ;         ;
; multiplicador.vhd                ; yes             ; User VHDL File               ; C:/Users/gabri/Desktop/ProcessadorNEO/multiplicador.vhd                      ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal161.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_e461.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/gabri/Desktop/ProcessadorNEO/db/altsyncram_e461.tdf                 ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 188         ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 276         ;
;     -- 7 input functions                    ; 5           ;
;     -- 6 input functions                    ; 84          ;
;     -- 5 input functions                    ; 58          ;
;     -- 4 input functions                    ; 52          ;
;     -- <=3 input functions                  ; 77          ;
;                                             ;             ;
; Dedicated logic registers                   ; 140         ;
;                                             ;             ;
; I/O pins                                    ; 135         ;
; Total MLAB memory bits                      ; 0           ;
; Total block memory bits                     ; 1536        ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 146         ;
; Total fan-out                               ; 1960        ;
; Average fan-out                             ; 2.83        ;
+---------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                          ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                              ; Entity Name        ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |NEO                                         ; 276 (0)             ; 140 (0)                   ; 1536              ; 0          ; 135  ; 0            ; |NEO                                                                                                             ; NEO                ; work         ;
;    |blocoControle:controle|                  ; 21 (21)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |NEO|blocoControle:controle                                                                                      ; blocoControle      ; work         ;
;    |blocoOperativo:operavito|                ; 255 (1)             ; 130 (0)                   ; 1536              ; 0          ; 0    ; 0            ; |NEO|blocoOperativo:operavito                                                                                    ; blocoOperativo     ; work         ;
;       |MemoriaDados:memoriadedados|          ; 12 (12)             ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |NEO|blocoOperativo:operavito|MemoriaDados:memoriadedados                                                        ; MemoriaDados       ; work         ;
;       |ULA:UnLogArit|                        ; 185 (78)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |NEO|blocoOperativo:operavito|ULA:UnLogArit                                                                      ; ULA                ; work         ;
;          |multiplicador:pMULTIPLICADOR|      ; 45 (45)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |NEO|blocoOperativo:operavito|ULA:UnLogArit|multiplicador:pMULTIPLICADOR                                         ; multiplicador      ; work         ;
;          |somaFlutuante:pSOMADORFLUTUANTE|   ; 43 (43)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |NEO|blocoOperativo:operavito|ULA:UnLogArit|somaFlutuante:pSOMADORFLUTUANTE                                      ; somaFlutuante      ; work         ;
;          |somador:pSOMADOR|                  ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |NEO|blocoOperativo:operavito|ULA:UnLogArit|somador:pSOMADOR                                                     ; somador            ; work         ;
;          |subtrador:pSUBTRADOR|              ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |NEO|blocoOperativo:operavito|ULA:UnLogArit|subtrador:pSUBTRADOR                                                 ; subtrador          ; work         ;
;             |somador:G2|                     ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |NEO|blocoOperativo:operavito|ULA:UnLogArit|subtrador:pSUBTRADOR|somador:G2                                      ; somador            ; work         ;
;             |somador:G3|                     ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |NEO|blocoOperativo:operavito|ULA:UnLogArit|subtrador:pSUBTRADOR|somador:G3                                      ; somador            ; work         ;
;       |bancoRegistradores:bancoReg|          ; 20 (20)             ; 48 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |NEO|blocoOperativo:operavito|bancoRegistradores:bancoReg                                                        ; bancoRegistradores ; work         ;
;       |memoriaInstrucao:memInstrucao|        ; 3 (3)               ; 2 (2)                     ; 1536              ; 0          ; 0    ; 0            ; |NEO|blocoOperativo:operavito|memoriaInstrucao:memInstrucao                                                      ; memoriaInstrucao   ; work         ;
;          |altsyncram:Mux7_rtl_0|             ; 0 (0)               ; 0 (0)                     ; 1536              ; 0          ; 0    ; 0            ; |NEO|blocoOperativo:operavito|memoriaInstrucao:memInstrucao|altsyncram:Mux7_rtl_0                                ; altsyncram         ; work         ;
;             |altsyncram_e461:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1536              ; 0          ; 0    ; 0            ; |NEO|blocoOperativo:operavito|memoriaInstrucao:memInstrucao|altsyncram:Mux7_rtl_0|altsyncram_e461:auto_generated ; altsyncram_e461    ; work         ;
;       |mux_2x8:muxAEntradaULA|               ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |NEO|blocoOperativo:operavito|mux_2x8:muxAEntradaULA                                                             ; mux_2x8            ; work         ;
;       |mux_2x8:muxescritanoBDR|              ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |NEO|blocoOperativo:operavito|mux_2x8:muxescritanoBDR                                                            ; mux_2x8            ; work         ;
;       |mux_3x8:muxBEntradaULA|               ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |NEO|blocoOperativo:operavito|mux_3x8:muxBEntradaULA                                                             ; mux_3x8            ; work         ;
;       |mux_3x8:muxPCfonte|                   ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |NEO|blocoOperativo:operavito|mux_3x8:muxPCfonte                                                                 ; mux_3x8            ; work         ;
;       |registrador:regA|                     ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |NEO|blocoOperativo:operavito|registrador:regA                                                                   ; registrador        ; work         ;
;       |registrador:regB|                     ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |NEO|blocoOperativo:operavito|registrador:regB                                                                   ; registrador        ; work         ;
;       |registrador:regMDR|                   ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |NEO|blocoOperativo:operavito|registrador:regMDR                                                                 ; registrador        ; work         ;
;       |registrador:regPC|                    ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |NEO|blocoOperativo:operavito|registrador:regPC                                                                  ; registrador        ; work         ;
;       |registrador:regSaidaUla|              ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |NEO|blocoOperativo:operavito|registrador:regSaidaUla                                                            ; registrador        ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-----------------------------+
; Name                                                                                                                   ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                         ;
+------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-----------------------------+
; blocoOperativo:operavito|memoriaInstrucao:memInstrucao|altsyncram:Mux7_rtl_0|altsyncram_e461:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 6            ; --           ; --           ; 1536 ; ProcessadorNEO.NEO0.rtl.mif ;
+------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-----------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |NEO|blocoControle:controle|atual_estado                                                                                                                                            ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; atual_estado.s9 ; atual_estado.s8 ; atual_estado.s7 ; atual_estado.s6 ; atual_estado.s5 ; atual_estado.s4 ; atual_estado.s3 ; atual_estado.s2 ; atual_estado.s1 ; atual_estado.s0 ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; atual_estado.s0 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ;
; atual_estado.s1 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1               ;
; atual_estado.s2 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1               ;
; atual_estado.s3 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1               ;
; atual_estado.s4 ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1               ;
; atual_estado.s5 ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; atual_estado.s6 ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; atual_estado.s7 ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; atual_estado.s8 ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; atual_estado.s9 ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                         ;
+-----------------------------------------------------+----------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                          ; Free of Timing Hazards ;
+-----------------------------------------------------+----------------------------------------------+------------------------+
; blocoOperativo:operavito|ULA:UnLogArit|output[0]    ; blocoOperativo:operavito|ULA:UnLogArit|Mux12 ; yes                    ;
; blocoOperativo:operavito|ULA:UnLogArit|output[1]    ; blocoOperativo:operavito|ULA:UnLogArit|Mux12 ; yes                    ;
; blocoOperativo:operavito|ULA:UnLogArit|output[2]    ; blocoOperativo:operavito|ULA:UnLogArit|Mux12 ; yes                    ;
; blocoOperativo:operavito|ULA:UnLogArit|output[3]    ; blocoOperativo:operavito|ULA:UnLogArit|Mux12 ; yes                    ;
; blocoOperativo:operavito|ULA:UnLogArit|output[4]    ; blocoOperativo:operavito|ULA:UnLogArit|Mux12 ; yes                    ;
; blocoOperativo:operavito|ULA:UnLogArit|output[5]    ; blocoOperativo:operavito|ULA:UnLogArit|Mux12 ; yes                    ;
; blocoOperativo:operavito|ULA:UnLogArit|output[6]    ; blocoOperativo:operavito|ULA:UnLogArit|Mux12 ; yes                    ;
; blocoOperativo:operavito|ULA:UnLogArit|output[7]    ; blocoOperativo:operavito|ULA:UnLogArit|Mux12 ; yes                    ;
; blocoOperativo:operavito|ULA:UnLogArit|zero         ; blocoOperativo:operavito|ULA:UnLogArit|Mux3  ; yes                    ;
; blocoOperativo:operavito|ULA:UnLogArit|bool         ; blocoOperativo:operavito|ULA:UnLogArit|Mux1  ; yes                    ;
; Number of user-specified and inferred latches = 10  ;                                              ;                        ;
+-----------------------------------------------------+----------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 140   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 10    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 96    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                         ;
+---------------------------------------------------------------------------+-------------------------------------------------------------------+------+
; Register Name                                                             ; Megafunction                                                      ; Type ;
+---------------------------------------------------------------------------+-------------------------------------------------------------------+------+
; blocoOperativo:operavito|memoriaInstrucao:memInstrucao|output[0..2,4,5,7] ; blocoOperativo:operavito|memoriaInstrucao:memInstrucao|Mux7_rtl_0 ; ROM  ;
+---------------------------------------------------------------------------+-------------------------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |NEO|blocoOperativo:operavito|mux_3x8:muxBEntradaULA|Mux6                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |NEO|blocoOperativo:operavito|ULA:UnLogArit|somaFlutuante:pSOMADORFLUTUANTE|significandomenor ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |NEO|blocoOperativo:operavito|ULA:UnLogArit|multiplicador:pMULTIPLICADOR|produto              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |NEO|blocoOperativo:operavito|ULA:UnLogArit|multiplicador:pMULTIPLICADOR|produto              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |NEO|blocoControle:controle|prox_estado.s6                                                    ;
; 17:1               ; 2 bits    ; 22 LEs        ; 12 LEs               ; 10 LEs                 ; No         ; |NEO|blocoOperativo:operavito|ULA:UnLogArit|Mux10                                             ;
; 18:1               ; 2 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |NEO|blocoOperativo:operavito|ULA:UnLogArit|Mux7                                              ;
; 13:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |NEO|blocoOperativo:operavito|ULA:UnLogArit|Mux5                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for blocoOperativo:operavito|memoriaInstrucao:memInstrucao|altsyncram:Mux7_rtl_0|altsyncram_e461:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: blocoOperativo:operavito|memoriaInstrucao:memInstrucao|altsyncram:Mux7_rtl_0 ;
+------------------------------------+-----------------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                       ; Type                                                       ;
+------------------------------------+-----------------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                                    ;
; OPERATION_MODE                     ; ROM                         ; Untyped                                                    ;
; WIDTH_A                            ; 6                           ; Untyped                                                    ;
; WIDTHAD_A                          ; 8                           ; Untyped                                                    ;
; NUMWORDS_A                         ; 256                         ; Untyped                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                                    ;
; WIDTH_B                            ; 1                           ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                           ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                           ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                           ; Untyped                                                    ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                           ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                    ;
; INIT_FILE                          ; ProcessadorNEO.NEO0.rtl.mif ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                           ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                      ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                      ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V                   ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_e461             ; Untyped                                                    ;
+------------------------------------+-----------------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                         ;
+-------------------------------------------+------------------------------------------------------------------------------+
; Name                                      ; Value                                                                        ;
+-------------------------------------------+------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                            ;
; Entity Instance                           ; blocoOperativo:operavito|memoriaInstrucao:memInstrucao|altsyncram:Mux7_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                          ;
;     -- WIDTH_A                            ; 6                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                 ;
;     -- WIDTH_B                            ; 1                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                    ;
+-------------------------------------------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "blocoOperativo:operavito|registrador:regMDR" ;
+--------+-------+----------+---------------------------------------------+
; Port   ; Type  ; Severity ; Details                                     ;
+--------+-------+----------+---------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                ;
+--------+-------+----------+---------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "blocoOperativo:operavito|registrador:regSaidaUla" ;
+--------+-------+----------+--------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                          ;
+--------+-------+----------+--------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                     ;
+--------+-------+----------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "blocoOperativo:operavito|ULA:UnLogArit|subtrador:pSUBTRADOR|somador:G3"                                      ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; overflow ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "blocoOperativo:operavito|ULA:UnLogArit|subtrador:pSUBTRADOR|somador:G2"                                          ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; input2[7..1] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; input2[0]    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; overflow     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "blocoOperativo:operavito|ULA:UnLogArit|somador:pSOMADOR"                                                     ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; overflow ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "blocoOperativo:operavito|mux_3x8:muxBEntradaULA" ;
+----------+-------+----------+-----------------------------------------------+
; Port     ; Type  ; Severity ; Details                                       ;
+----------+-------+----------+-----------------------------------------------+
; e1[7..1] ; Input ; Info     ; Stuck at GND                                  ;
; e1[0]    ; Input ; Info     ; Stuck at VCC                                  ;
+----------+-------+----------+-----------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "blocoOperativo:operavito|registrador:regB" ;
+--------+-------+----------+-------------------------------------------+
; Port   ; Type  ; Severity ; Details                                   ;
+--------+-------+----------+-------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                              ;
+--------+-------+----------+-------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "blocoOperativo:operavito|registrador:regA" ;
+--------+-------+----------+-------------------------------------------+
; Port   ; Type  ; Severity ; Details                                   ;
+--------+-------+----------+-------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                              ;
+--------+-------+----------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "blocoControle:controle"                                                                                        ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; memleitura ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 140                         ;
;     CLR               ; 10                          ;
;     ENA               ; 96                          ;
;     plain             ; 34                          ;
; arriav_lcell_comb     ; 281                         ;
;     arith             ; 27                          ;
;         0 data inputs ; 3                           ;
;         3 data inputs ; 6                           ;
;         4 data inputs ; 7                           ;
;         5 data inputs ; 11                          ;
;     extend            ; 5                           ;
;         7 data inputs ; 5                           ;
;     normal            ; 249                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 19                          ;
;         3 data inputs ; 48                          ;
;         4 data inputs ; 45                          ;
;         5 data inputs ; 47                          ;
;         6 data inputs ; 84                          ;
; boundary_port         ; 135                         ;
; stratixv_ram_block    ; 6                           ;
;                       ;                             ;
; Max LUT depth         ; 11.00                       ;
; Average LUT depth     ; 5.82                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Wed Jan 24 15:14:46 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProcessadorNEO -c ProcessadorNEO
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file neo.vhd
    Info (12022): Found design unit 1: NEO-behavior File: C:/Users/gabri/Desktop/ProcessadorNEO/NEO.vhd Line: 30
    Info (12023): Found entity 1: NEO File: C:/Users/gabri/Desktop/ProcessadorNEO/NEO.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file blococontrole.vhd
    Info (12022): Found design unit 1: blocoControle-behavior File: C:/Users/gabri/Desktop/ProcessadorNEO/blocoControle.vhd Line: 23
    Info (12023): Found entity 1: blocoControle File: C:/Users/gabri/Desktop/ProcessadorNEO/blocoControle.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file blocooperativo.vhd
    Info (12022): Found design unit 1: blocoOperativo-behavior File: C:/Users/gabri/Desktop/ProcessadorNEO/blocoOperativo.vhd Line: 39
    Info (12023): Found entity 1: blocoOperativo File: C:/Users/gabri/Desktop/ProcessadorNEO/blocoOperativo.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file memoriainstrucao.vhd
    Info (12022): Found design unit 1: memoriaInstrucao-behavior File: C:/Users/gabri/Desktop/ProcessadorNEO/memoriaInstrucao.vhd Line: 14
    Info (12023): Found entity 1: memoriaInstrucao File: C:/Users/gabri/Desktop/ProcessadorNEO/memoriaInstrucao.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file bancoregistradores.vhd
    Info (12022): Found design unit 1: bancoRegistradores-behavior File: C:/Users/gabri/Desktop/ProcessadorNEO/bancoRegistradores.vhd Line: 17
    Info (12023): Found entity 1: bancoRegistradores File: C:/Users/gabri/Desktop/ProcessadorNEO/bancoRegistradores.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ula.vhd
    Info (12022): Found design unit 1: ULA-behavior File: C:/Users/gabri/Desktop/ProcessadorNEO/ULA.vhd Line: 14
    Info (12023): Found entity 1: ULA File: C:/Users/gabri/Desktop/ProcessadorNEO/ULA.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file memoriadados.vhd
    Info (12022): Found design unit 1: MemoriaDados-behavior File: C:/Users/gabri/Desktop/ProcessadorNEO/MemoriaDados.vhd Line: 15
    Info (12023): Found entity 1: MemoriaDados File: C:/Users/gabri/Desktop/ProcessadorNEO/MemoriaDados.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file registrador.vhd
    Info (12022): Found design unit 1: registrador-behavior File: C:/Users/gabri/Desktop/ProcessadorNEO/registrador.vhd Line: 13
    Info (12023): Found entity 1: registrador File: C:/Users/gabri/Desktop/ProcessadorNEO/registrador.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux_3x8.vhd
    Info (12022): Found design unit 1: mux_3x8-behavior File: C:/Users/gabri/Desktop/ProcessadorNEO/mux_3x8.vhd Line: 14
    Info (12023): Found entity 1: mux_3x8 File: C:/Users/gabri/Desktop/ProcessadorNEO/mux_3x8.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux_2x8.vhd
    Info (12022): Found design unit 1: mux_2x8-behavior File: C:/Users/gabri/Desktop/ProcessadorNEO/mux_2x8.vhd Line: 13
    Info (12023): Found entity 1: mux_2x8 File: C:/Users/gabri/Desktop/ProcessadorNEO/mux_2x8.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file extensorsinal_4x8.vhd
    Info (12022): Found design unit 1: extensorSinal_4x8-behavior File: C:/Users/gabri/Desktop/ProcessadorNEO/extensorSinal_4x8.vhd Line: 11
    Info (12023): Found entity 1: extensorSinal_4x8 File: C:/Users/gabri/Desktop/ProcessadorNEO/extensorSinal_4x8.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file extensorsinal_2x8.vhd
    Info (12022): Found design unit 1: extensorSinal_2x8-behavior File: C:/Users/gabri/Desktop/ProcessadorNEO/extensorSinal_2x8.vhd Line: 11
    Info (12023): Found entity 1: extensorSinal_2x8 File: C:/Users/gabri/Desktop/ProcessadorNEO/extensorSinal_2x8.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file subtrador.vhd
    Info (12022): Found design unit 1: subtrador-behavior File: C:/Users/gabri/Desktop/ProcessadorNEO/subtrador.vhd Line: 12
    Info (12023): Found entity 1: subtrador File: C:/Users/gabri/Desktop/ProcessadorNEO/subtrador.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file somaflutuante.vhd
    Info (12022): Found design unit 1: somaFlutuante-behavior File: C:/Users/gabri/Desktop/ProcessadorNEO/somaFlutuante.vhd Line: 14
    Info (12023): Found entity 1: somaFlutuante File: C:/Users/gabri/Desktop/ProcessadorNEO/somaFlutuante.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file somador.vhd
    Info (12022): Found design unit 1: somador-behavior File: C:/Users/gabri/Desktop/ProcessadorNEO/somador.vhd Line: 13
    Info (12023): Found entity 1: somador File: C:/Users/gabri/Desktop/ProcessadorNEO/somador.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file multiplicador.vhd
    Info (12022): Found design unit 1: multiplicador-estrutura_mult File: C:/Users/gabri/Desktop/ProcessadorNEO/multiplicador.vhd Line: 14
    Info (12023): Found entity 1: multiplicador File: C:/Users/gabri/Desktop/ProcessadorNEO/multiplicador.vhd Line: 6
Info (12127): Elaborating entity "NEO" for the top level hierarchy
Info (12128): Elaborating entity "blocoControle" for hierarchy "blocoControle:controle" File: C:/Users/gabri/Desktop/ProcessadorNEO/NEO.vhd Line: 90
Warning (10541): VHDL Signal Declaration warning at blocoControle.vhd(9): used implicit default value for signal "MemLeitura" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/gabri/Desktop/ProcessadorNEO/blocoControle.vhd Line: 9
Warning (10492): VHDL Process Statement warning at blocoControle.vhd(32): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabri/Desktop/ProcessadorNEO/blocoControle.vhd Line: 32
Info (12128): Elaborating entity "blocoOperativo" for hierarchy "blocoOperativo:operavito" File: C:/Users/gabri/Desktop/ProcessadorNEO/NEO.vhd Line: 106
Warning (10540): VHDL Signal Declaration warning at blocoOperativo.vhd(127): used explicit default value for signal "incrementoPC" because signal was never assigned a value File: C:/Users/gabri/Desktop/ProcessadorNEO/blocoOperativo.vhd Line: 127
Info (12128): Elaborating entity "registrador" for hierarchy "blocoOperativo:operavito|registrador:regPC" File: C:/Users/gabri/Desktop/ProcessadorNEO/blocoOperativo.vhd Line: 132
Info (12128): Elaborating entity "memoriaInstrucao" for hierarchy "blocoOperativo:operavito|memoriaInstrucao:memInstrucao" File: C:/Users/gabri/Desktop/ProcessadorNEO/blocoOperativo.vhd Line: 139
Info (12128): Elaborating entity "bancoRegistradores" for hierarchy "blocoOperativo:operavito|bancoRegistradores:bancoReg" File: C:/Users/gabri/Desktop/ProcessadorNEO/blocoOperativo.vhd Line: 145
Info (12128): Elaborating entity "extensorSinal_2x8" for hierarchy "blocoOperativo:operavito|extensorSinal_2x8:extensorSinal2para8" File: C:/Users/gabri/Desktop/ProcessadorNEO/blocoOperativo.vhd Line: 155
Info (12128): Elaborating entity "extensorSinal_4x8" for hierarchy "blocoOperativo:operavito|extensorSinal_4x8:extensorSinal4para8" File: C:/Users/gabri/Desktop/ProcessadorNEO/blocoOperativo.vhd Line: 160
Info (12128): Elaborating entity "mux_2x8" for hierarchy "blocoOperativo:operavito|mux_2x8:muxAEntradaULA" File: C:/Users/gabri/Desktop/ProcessadorNEO/blocoOperativo.vhd Line: 180
Info (12128): Elaborating entity "mux_3x8" for hierarchy "blocoOperativo:operavito|mux_3x8:muxBEntradaULA" File: C:/Users/gabri/Desktop/ProcessadorNEO/blocoOperativo.vhd Line: 187
Info (12128): Elaborating entity "ULA" for hierarchy "blocoOperativo:operavito|ULA:UnLogArit" File: C:/Users/gabri/Desktop/ProcessadorNEO/blocoOperativo.vhd Line: 196
Warning (10492): VHDL Process Statement warning at ULA.vhd(63): signal "out_Multiplicador" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabri/Desktop/ProcessadorNEO/ULA.vhd Line: 63
Warning (10492): VHDL Process Statement warning at ULA.vhd(64): signal "out_Multiplicador" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabri/Desktop/ProcessadorNEO/ULA.vhd Line: 64
Warning (10492): VHDL Process Statement warning at ULA.vhd(65): signal "A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabri/Desktop/ProcessadorNEO/ULA.vhd Line: 65
Warning (10492): VHDL Process Statement warning at ULA.vhd(65): signal "B" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabri/Desktop/ProcessadorNEO/ULA.vhd Line: 65
Warning (10492): VHDL Process Statement warning at ULA.vhd(66): signal "A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabri/Desktop/ProcessadorNEO/ULA.vhd Line: 66
Warning (10492): VHDL Process Statement warning at ULA.vhd(66): signal "B" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabri/Desktop/ProcessadorNEO/ULA.vhd Line: 66
Warning (10492): VHDL Process Statement warning at ULA.vhd(67): signal "B" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabri/Desktop/ProcessadorNEO/ULA.vhd Line: 67
Warning (10492): VHDL Process Statement warning at ULA.vhd(68): signal "B" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabri/Desktop/ProcessadorNEO/ULA.vhd Line: 68
Warning (10492): VHDL Process Statement warning at ULA.vhd(69): signal "A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabri/Desktop/ProcessadorNEO/ULA.vhd Line: 69
Warning (10492): VHDL Process Statement warning at ULA.vhd(70): signal "A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabri/Desktop/ProcessadorNEO/ULA.vhd Line: 70
Warning (10492): VHDL Process Statement warning at ULA.vhd(71): signal "out_SomadorFlutuante" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabri/Desktop/ProcessadorNEO/ULA.vhd Line: 71
Warning (10492): VHDL Process Statement warning at ULA.vhd(72): signal "bool" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabri/Desktop/ProcessadorNEO/ULA.vhd Line: 72
Warning (10492): VHDL Process Statement warning at ULA.vhd(72): signal "B" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabri/Desktop/ProcessadorNEO/ULA.vhd Line: 72
Warning (10492): VHDL Process Statement warning at ULA.vhd(73): signal "bool" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabri/Desktop/ProcessadorNEO/ULA.vhd Line: 73
Warning (10492): VHDL Process Statement warning at ULA.vhd(73): signal "B" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabri/Desktop/ProcessadorNEO/ULA.vhd Line: 73
Warning (10631): VHDL Process Statement warning at ULA.vhd(56): inferring latch(es) for signal or variable "output", which holds its previous value in one or more paths through the process File: C:/Users/gabri/Desktop/ProcessadorNEO/ULA.vhd Line: 56
Warning (10631): VHDL Process Statement warning at ULA.vhd(56): inferring latch(es) for signal or variable "bool", which holds its previous value in one or more paths through the process File: C:/Users/gabri/Desktop/ProcessadorNEO/ULA.vhd Line: 56
Warning (10631): VHDL Process Statement warning at ULA.vhd(56): inferring latch(es) for signal or variable "zero", which holds its previous value in one or more paths through the process File: C:/Users/gabri/Desktop/ProcessadorNEO/ULA.vhd Line: 56
Info (10041): Inferred latch for "zero" at ULA.vhd(56) File: C:/Users/gabri/Desktop/ProcessadorNEO/ULA.vhd Line: 56
Info (10041): Inferred latch for "bool" at ULA.vhd(56) File: C:/Users/gabri/Desktop/ProcessadorNEO/ULA.vhd Line: 56
Info (10041): Inferred latch for "output[0]" at ULA.vhd(56) File: C:/Users/gabri/Desktop/ProcessadorNEO/ULA.vhd Line: 56
Info (10041): Inferred latch for "output[1]" at ULA.vhd(56) File: C:/Users/gabri/Desktop/ProcessadorNEO/ULA.vhd Line: 56
Info (10041): Inferred latch for "output[2]" at ULA.vhd(56) File: C:/Users/gabri/Desktop/ProcessadorNEO/ULA.vhd Line: 56
Info (10041): Inferred latch for "output[3]" at ULA.vhd(56) File: C:/Users/gabri/Desktop/ProcessadorNEO/ULA.vhd Line: 56
Info (10041): Inferred latch for "output[4]" at ULA.vhd(56) File: C:/Users/gabri/Desktop/ProcessadorNEO/ULA.vhd Line: 56
Info (10041): Inferred latch for "output[5]" at ULA.vhd(56) File: C:/Users/gabri/Desktop/ProcessadorNEO/ULA.vhd Line: 56
Info (10041): Inferred latch for "output[6]" at ULA.vhd(56) File: C:/Users/gabri/Desktop/ProcessadorNEO/ULA.vhd Line: 56
Info (10041): Inferred latch for "output[7]" at ULA.vhd(56) File: C:/Users/gabri/Desktop/ProcessadorNEO/ULA.vhd Line: 56
Info (12128): Elaborating entity "somador" for hierarchy "blocoOperativo:operavito|ULA:UnLogArit|somador:pSOMADOR" File: C:/Users/gabri/Desktop/ProcessadorNEO/ULA.vhd Line: 51
Info (12128): Elaborating entity "subtrador" for hierarchy "blocoOperativo:operavito|ULA:UnLogArit|subtrador:pSUBTRADOR" File: C:/Users/gabri/Desktop/ProcessadorNEO/ULA.vhd Line: 52
Info (12128): Elaborating entity "somaFlutuante" for hierarchy "blocoOperativo:operavito|ULA:UnLogArit|somaFlutuante:pSOMADORFLUTUANTE" File: C:/Users/gabri/Desktop/ProcessadorNEO/ULA.vhd Line: 53
Info (12128): Elaborating entity "multiplicador" for hierarchy "blocoOperativo:operavito|ULA:UnLogArit|multiplicador:pMULTIPLICADOR" File: C:/Users/gabri/Desktop/ProcessadorNEO/ULA.vhd Line: 54
Info (12128): Elaborating entity "MemoriaDados" for hierarchy "blocoOperativo:operavito|MemoriaDados:memoriadedados" File: C:/Users/gabri/Desktop/ProcessadorNEO/blocoOperativo.vhd Line: 213
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276004): RAM logic "blocoOperativo:operavito|MemoriaDados:memoriadedados|memoria" is uninferred due to inappropriate RAM size File: C:/Users/gabri/Desktop/ProcessadorNEO/MemoriaDados.vhd Line: 17
    Info (276004): RAM logic "blocoOperativo:operavito|bancoRegistradores:bancoReg|registrador" is uninferred due to inappropriate RAM size File: C:/Users/gabri/Desktop/ProcessadorNEO/bancoRegistradores.vhd Line: 19
Info (19000): Inferred 1 megafunctions from design logic
    Info (276031): Inferred altsyncram megafunction from the following design logic: "blocoOperativo:operavito|memoriaInstrucao:memInstrucao|Mux7_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 6
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to ProcessadorNEO.NEO0.rtl.mif
Info (12130): Elaborated megafunction instantiation "blocoOperativo:operavito|memoriaInstrucao:memInstrucao|altsyncram:Mux7_rtl_0"
Info (12133): Instantiated megafunction "blocoOperativo:operavito|memoriaInstrucao:memInstrucao|altsyncram:Mux7_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "6"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "ProcessadorNEO.NEO0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e461.tdf
    Info (12023): Found entity 1: altsyncram_e461 File: C:/Users/gabri/Desktop/ProcessadorNEO/db/altsyncram_e461.tdf Line: 28
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch blocoOperativo:operavito|ULA:UnLogArit|output[0] has unsafe behavior File: C:/Users/gabri/Desktop/ProcessadorNEO/ULA.vhd Line: 56
    Warning (13013): Ports D and ENA on the latch are fed by the same signal blocoControle:controle|WideOr8 File: C:/Users/gabri/Desktop/ProcessadorNEO/blocoControle.vhd Line: 103
Warning (13012): Latch blocoOperativo:operavito|ULA:UnLogArit|output[1] has unsafe behavior File: C:/Users/gabri/Desktop/ProcessadorNEO/ULA.vhd Line: 56
    Warning (13013): Ports D and ENA on the latch are fed by the same signal blocoControle:controle|WideOr8 File: C:/Users/gabri/Desktop/ProcessadorNEO/blocoControle.vhd Line: 103
Warning (13012): Latch blocoOperativo:operavito|ULA:UnLogArit|output[2] has unsafe behavior File: C:/Users/gabri/Desktop/ProcessadorNEO/ULA.vhd Line: 56
    Warning (13013): Ports D and ENA on the latch are fed by the same signal blocoControle:controle|WideOr8 File: C:/Users/gabri/Desktop/ProcessadorNEO/blocoControle.vhd Line: 103
Warning (13012): Latch blocoOperativo:operavito|ULA:UnLogArit|output[3] has unsafe behavior File: C:/Users/gabri/Desktop/ProcessadorNEO/ULA.vhd Line: 56
    Warning (13013): Ports D and ENA on the latch are fed by the same signal blocoOperativo:operavito|bancoRegistradores:bancoReg|data_regB[3] File: C:/Users/gabri/Desktop/ProcessadorNEO/bancoRegistradores.vhd Line: 23
Warning (13012): Latch blocoOperativo:operavito|ULA:UnLogArit|output[4] has unsafe behavior File: C:/Users/gabri/Desktop/ProcessadorNEO/ULA.vhd Line: 56
    Warning (13013): Ports D and ENA on the latch are fed by the same signal blocoControle:controle|WideOr8 File: C:/Users/gabri/Desktop/ProcessadorNEO/blocoControle.vhd Line: 103
Warning (13012): Latch blocoOperativo:operavito|ULA:UnLogArit|output[5] has unsafe behavior File: C:/Users/gabri/Desktop/ProcessadorNEO/ULA.vhd Line: 56
    Warning (13013): Ports D and ENA on the latch are fed by the same signal blocoOperativo:operavito|bancoRegistradores:bancoReg|data_regB[5] File: C:/Users/gabri/Desktop/ProcessadorNEO/bancoRegistradores.vhd Line: 23
Warning (13012): Latch blocoOperativo:operavito|ULA:UnLogArit|output[6] has unsafe behavior File: C:/Users/gabri/Desktop/ProcessadorNEO/ULA.vhd Line: 56
    Warning (13013): Ports D and ENA on the latch are fed by the same signal blocoControle:controle|WideOr8 File: C:/Users/gabri/Desktop/ProcessadorNEO/blocoControle.vhd Line: 103
Warning (13012): Latch blocoOperativo:operavito|ULA:UnLogArit|output[7] has unsafe behavior File: C:/Users/gabri/Desktop/ProcessadorNEO/ULA.vhd Line: 56
    Warning (13013): Ports D and ENA on the latch are fed by the same signal blocoControle:controle|WideOr8 File: C:/Users/gabri/Desktop/ProcessadorNEO/blocoControle.vhd Line: 103
Warning (13012): Latch blocoOperativo:operavito|ULA:UnLogArit|zero has unsafe behavior File: C:/Users/gabri/Desktop/ProcessadorNEO/ULA.vhd Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal blocoControle:controle|WideOr8 File: C:/Users/gabri/Desktop/ProcessadorNEO/blocoControle.vhd Line: 103
Warning (13012): Latch blocoOperativo:operavito|ULA:UnLogArit|bool has unsafe behavior File: C:/Users/gabri/Desktop/ProcessadorNEO/ULA.vhd Line: 48
    Warning (13013): Ports D and ENA on the latch are fed by the same signal blocoControle:controle|atual_estado.s2 File: C:/Users/gabri/Desktop/ProcessadorNEO/blocoControle.vhd Line: 26
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "saida_ExtensorSinal2p8[2]" is stuck at GND File: C:/Users/gabri/Desktop/ProcessadorNEO/NEO.vhd Line: 13
    Warning (13410): Pin "saida_ExtensorSinal2p8[3]" is stuck at GND File: C:/Users/gabri/Desktop/ProcessadorNEO/NEO.vhd Line: 13
    Warning (13410): Pin "saida_ExtensorSinal2p8[4]" is stuck at GND File: C:/Users/gabri/Desktop/ProcessadorNEO/NEO.vhd Line: 13
    Warning (13410): Pin "saida_ExtensorSinal2p8[5]" is stuck at GND File: C:/Users/gabri/Desktop/ProcessadorNEO/NEO.vhd Line: 13
    Warning (13410): Pin "saida_ExtensorSinal2p8[6]" is stuck at GND File: C:/Users/gabri/Desktop/ProcessadorNEO/NEO.vhd Line: 13
    Warning (13410): Pin "saida_ExtensorSinal2p8[7]" is stuck at GND File: C:/Users/gabri/Desktop/ProcessadorNEO/NEO.vhd Line: 13
    Warning (13410): Pin "saida_ExtensorSinal4p8[4]" is stuck at GND File: C:/Users/gabri/Desktop/ProcessadorNEO/NEO.vhd Line: 14
    Warning (13410): Pin "saida_ExtensorSinal4p8[5]" is stuck at GND File: C:/Users/gabri/Desktop/ProcessadorNEO/NEO.vhd Line: 14
    Warning (13410): Pin "saida_ExtensorSinal4p8[6]" is stuck at GND File: C:/Users/gabri/Desktop/ProcessadorNEO/NEO.vhd Line: 14
    Warning (13410): Pin "saida_ExtensorSinal4p8[7]" is stuck at GND File: C:/Users/gabri/Desktop/ProcessadorNEO/NEO.vhd Line: 14
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 523 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 133 output pins
    Info (21061): Implemented 382 logic cells
    Info (21064): Implemented 6 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 54 warnings
    Info: Peak virtual memory: 749 megabytes
    Info: Processing ended: Wed Jan 24 15:15:06 2018
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:37


