{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1417562354065 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1417562354066 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 02 17:19:13 2014 " "Processing started: Tue Dec 02 17:19:13 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1417562354066 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1417562354066 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off partA -c partA " "Command: quartus_map --read_settings_files=on --write_settings_files=off partA -c partA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1417562354066 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1417562354601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xorfour.bdf 1 1 " "Found 1 design units, including 1 entities, in source file xorfour.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 xorfour " "Found entity 1: xorfour" {  } { { "xorfour.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/xorfour.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417562354681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417562354681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector21.bdf 1 1 " "Found 1 design units, including 1 entities, in source file selector21.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Selector21 " "Found entity 1: Selector21" {  } { { "Selector21.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/Selector21.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417562354687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417562354687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quadselector21.bdf 1 1 " "Found 1 design units, including 1 entities, in source file quadselector21.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 QuadSelector21 " "Found entity 1: QuadSelector21" {  } { { "QuadSelector21.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/QuadSelector21.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417562354693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417562354693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/ProgramCounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417562354699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417562354699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "overflowdetect.bdf 1 1 " "Found 1 design units, including 1 entities, in source file overflowdetect.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 overflowDetect " "Found entity 1: overflowDetect" {  } { { "overflowDetect.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/overflowDetect.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417562354705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417562354705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab2adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2Adder " "Found entity 1: Lab2Adder" {  } { { "Lab2Adder.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/Lab2Adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417562354711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417562354711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionregister.bdf 1 1 " "Found 1 design units, including 1 entities, in source file instructionregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionRegister " "Found entity 1: InstructionRegister" {  } { { "InstructionRegister.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/InstructionRegister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417562354717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417562354717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flagregister.bdf 1 1 " "Found 1 design units, including 1 entities, in source file flagregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FlagRegister " "Found entity 1: FlagRegister" {  } { { "FlagRegister.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/FlagRegister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417562354723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417562354723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andfour.bdf 1 1 " "Found 1 design units, including 1 entities, in source file andfour.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 andfour " "Found entity 1: andfour" {  } { { "andfour.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/andfour.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417562354730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417562354730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/alu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417562354738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417562354738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addersubovr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file addersubovr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 addersubovr " "Found entity 1: addersubovr" {  } { { "addersubovr.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/addersubovr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417562354744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417562354744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accumulator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file accumulator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Accumulator " "Found entity 1: Accumulator" {  } { { "Accumulator.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/Accumulator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417562354752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417562354752 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "TRISCRAMf14A.v " "Can't analyze file -- file TRISCRAMf14A.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1417562354764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opcodedecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file opcodedecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 opCodeDecoder " "Found entity 1: opCodeDecoder" {  } { { "opCodeDecoder.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/opCodeDecoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417562354773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417562354773 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "accController.v " "Can't analyze file -- file accController.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1417562354787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parta.bdf 1 1 " "Found 1 design units, including 1 entities, in source file parta.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 partA " "Found entity 1: partA" {  } { { "partA.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/partA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417562354794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417562354794 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "partA " "Elaborating entity \"partA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1417562354874 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "74157 MemAddSel " "Block or symbol \"74157\" of instance \"MemAddSel\" overlaps another block or symbol" {  } { { "partA.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/partA.bdf" { { 88 128 320 208 "MemAddSel" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1417562354891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74157 74157:MemAddSel " "Elaborating entity \"74157\" for hierarchy \"74157:MemAddSel\"" {  } { { "partA.bdf" "MemAddSel" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/partA.bdf" { { 88 128 320 208 "MemAddSel" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417562354933 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74157:MemAddSel " "Elaborated megafunction instantiation \"74157:MemAddSel\"" {  } { { "partA.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/partA.bdf" { { 88 128 320 208 "MemAddSel" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417562354934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:PC " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:PC\"" {  } { { "partA.bdf" "PC" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/partA.bdf" { { 72 536 696 232 "PC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417562354936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74193 ProgramCounter:PC\|74193:inst " "Elaborating entity \"74193\" for hierarchy \"ProgramCounter:PC\|74193:inst\"" {  } { { "ProgramCounter.bdf" "inst" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/ProgramCounter.bdf" { { 264 632 752 424 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417562354973 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ProgramCounter:PC\|74193:inst " "Elaborated megafunction instantiation \"ProgramCounter:PC\|74193:inst\"" {  } { { "ProgramCounter.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/ProgramCounter.bdf" { { 264 632 752 424 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417562354974 ""}
{ "Warning" "WSGN_SEARCH_FILE" "controllertesting.bdf 1 1 " "Using design file controllertesting.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 controllerTesting " "Found entity 1: controllerTesting" {  } { { "controllertesting.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/controllertesting.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417562354991 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417562354991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controllerTesting controllerTesting:inst6 " "Elaborating entity \"controllerTesting\" for hierarchy \"controllerTesting:inst6\"" {  } { { "partA.bdf" "inst6" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/partA.bdf" { { 624 1184 1280 880 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417562354992 ""}
{ "Warning" "WSGN_SEARCH_FILE" "controllerv2.v 1 1 " "Using design file controllerv2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 controllerV2 " "Found entity 1: controllerV2" {  } { { "controllerv2.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/controllerv2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417562355013 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417562355013 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controllerv2.v(18) " "Verilog HDL or VHDL warning at controllerv2.v(18): conditional expression evaluates to a constant" {  } { { "controllerv2.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/controllerv2.v" 18 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417562355013 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controllerv2.v(24) " "Verilog HDL or VHDL warning at controllerv2.v(24): conditional expression evaluates to a constant" {  } { { "controllerv2.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/controllerv2.v" 24 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417562355013 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controllerv2.v(35) " "Verilog HDL or VHDL warning at controllerv2.v(35): conditional expression evaluates to a constant" {  } { { "controllerv2.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/controllerv2.v" 35 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417562355014 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controllerv2.v(61) " "Verilog HDL or VHDL warning at controllerv2.v(61): conditional expression evaluates to a constant" {  } { { "controllerv2.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/controllerv2.v" 61 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417562355014 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controllerv2.v(67) " "Verilog HDL or VHDL warning at controllerv2.v(67): conditional expression evaluates to a constant" {  } { { "controllerv2.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/controllerv2.v" 67 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417562355014 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controllerv2.v(112) " "Verilog HDL or VHDL warning at controllerv2.v(112): conditional expression evaluates to a constant" {  } { { "controllerv2.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/controllerv2.v" 112 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417562355015 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controllerv2.v(118) " "Verilog HDL or VHDL warning at controllerv2.v(118): conditional expression evaluates to a constant" {  } { { "controllerv2.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/controllerv2.v" 118 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417562355015 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controllerv2.v(124) " "Verilog HDL or VHDL warning at controllerv2.v(124): conditional expression evaluates to a constant" {  } { { "controllerv2.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/controllerv2.v" 124 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417562355015 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "controllerv2.v(130) " "Verilog HDL or VHDL warning at controllerv2.v(130): conditional expression evaluates to a constant" {  } { { "controllerv2.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/controllerv2.v" 130 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417562355015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controllerV2 controllerTesting:inst6\|controllerV2:inst " "Elaborating entity \"controllerV2\" for hierarchy \"controllerTesting:inst6\|controllerV2:inst\"" {  } { { "controllertesting.bdf" "inst" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/controllertesting.bdf" { { 232 464 616 504 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417562355018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opCodeDecoder controllerTesting:inst6\|opCodeDecoder:inst2 " "Elaborating entity \"opCodeDecoder\" for hierarchy \"controllerTesting:inst6\|opCodeDecoder:inst2\"" {  } { { "controllertesting.bdf" "inst2" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/controllertesting.bdf" { { 232 216 352 472 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417562355021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionRegister InstructionRegister:inst19 " "Elaborating entity \"InstructionRegister\" for hierarchy \"InstructionRegister:inst19\"" {  } { { "partA.bdf" "inst19" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/partA.bdf" { { 232 920 1080 352 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417562355024 ""}
{ "Warning" "WSGN_SEARCH_FILE" "triscramf14c.v 1 1 " "Using design file triscramf14c.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TRISCRAMf14C " "Found entity 1: TRISCRAMf14C" {  } { { "triscramf14c.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/triscramf14c.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417562355041 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417562355041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRISCRAMf14C TRISCRAMf14C:inst5 " "Elaborating entity \"TRISCRAMf14C\" for hierarchy \"TRISCRAMf14C:inst5\"" {  } { { "partA.bdf" "inst5" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/partA.bdf" { { 272 104 320 400 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417562355045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TRISCRAMf14C:inst5\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"TRISCRAMf14C:inst5\|altsyncram:altsyncram_component\"" {  } { { "triscramf14c.v" "altsyncram_component" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/triscramf14c.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417562355145 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TRISCRAMf14C:inst5\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"TRISCRAMf14C:inst5\|altsyncram:altsyncram_component\"" {  } { { "triscramf14c.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/triscramf14c.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417562355146 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TRISCRAMf14C:inst5\|altsyncram:altsyncram_component " "Instantiated megafunction \"TRISCRAMf14C:inst5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417562355147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417562355147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file TRISCRAMf14C.hex " "Parameter \"init_file\" = \"TRISCRAMf14C.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417562355147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417562355147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417562355147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417562355147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417562355147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417562355147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417562355147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417562355147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417562355147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417562355147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417562355147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417562355147 ""}  } { { "triscramf14c.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/triscramf14c.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417562355147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rlc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rlc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rlc1 " "Found entity 1: altsyncram_rlc1" {  } { { "db/altsyncram_rlc1.tdf" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/db/altsyncram_rlc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417562355212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417562355212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rlc1 TRISCRAMf14C:inst5\|altsyncram:altsyncram_component\|altsyncram_rlc1:auto_generated " "Elaborating entity \"altsyncram_rlc1\" for hierarchy \"TRISCRAMf14C:inst5\|altsyncram:altsyncram_component\|altsyncram_rlc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417562355213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Accumulator Accumulator:ACC " "Elaborating entity \"Accumulator\" for hierarchy \"Accumulator:ACC\"" {  } { { "partA.bdf" "ACC" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/partA.bdf" { { 368 344 600 520 "ACC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417562355220 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder.bdf 1 1 " "Using design file adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417562355240 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417562355240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:Adder1 " "Elaborating entity \"adder\" for hierarchy \"adder:Adder1\"" {  } { { "partA.bdf" "Adder1" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/partA.bdf" { { 336 720 816 528 "Adder1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417562355241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addersubovr adder:Adder1\|addersubovr:inst4 " "Elaborating entity \"addersubovr\" for hierarchy \"adder:Adder1\|addersubovr:inst4\"" {  } { { "adder.bdf" "inst4" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/adder.bdf" { { 512 480 672 664 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417562355245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2Adder adder:Adder1\|addersubovr:inst4\|Lab2Adder:inst " "Elaborating entity \"Lab2Adder\" for hierarchy \"adder:Adder1\|addersubovr:inst4\|Lab2Adder:inst\"" {  } { { "addersubovr.bdf" "inst" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/addersubovr.bdf" { { 336 896 992 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417562355248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "overflowDetect adder:Adder1\|addersubovr:inst4\|overflowDetect:inst1 " "Elaborating entity \"overflowDetect\" for hierarchy \"adder:Adder1\|addersubovr:inst4\|overflowDetect:inst1\"" {  } { { "addersubovr.bdf" "inst1" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/addersubovr.bdf" { { 312 96 192 408 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417562355255 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fourtosev.v 1 1 " "Using design file fourtosev.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fourtosev " "Found entity 1: fourtosev" {  } { { "fourtosev.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/fourtosev.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417562355279 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417562355279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourtosev fourtosev:MDoutHex " "Elaborating entity \"fourtosev\" for hierarchy \"fourtosev:MDoutHex\"" {  } { { "partA.bdf" "MDoutHex" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/partA.bdf" { { -88 1040 1152 88 "MDoutHex" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417562355281 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ProgramCounter:PC\|74193:inst\|26 ProgramCounter:PC\|74193:inst\|26~_emulated ProgramCounter:PC\|74193:inst\|26~1 " "Register \"ProgramCounter:PC\|74193:inst\|26\" is converted into an equivalent circuit using register \"ProgramCounter:PC\|74193:inst\|26~_emulated\" and latch \"ProgramCounter:PC\|74193:inst\|26~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1417562355851 "|partA|ProgramCounter:PC|74193:inst|26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ProgramCounter:PC\|74193:inst\|25 ProgramCounter:PC\|74193:inst\|25~_emulated ProgramCounter:PC\|74193:inst\|25~1 " "Register \"ProgramCounter:PC\|74193:inst\|25\" is converted into an equivalent circuit using register \"ProgramCounter:PC\|74193:inst\|25~_emulated\" and latch \"ProgramCounter:PC\|74193:inst\|25~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1417562355851 "|partA|ProgramCounter:PC|74193:inst|25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ProgramCounter:PC\|74193:inst\|24 ProgramCounter:PC\|74193:inst\|24~_emulated ProgramCounter:PC\|74193:inst\|24~1 " "Register \"ProgramCounter:PC\|74193:inst\|24\" is converted into an equivalent circuit using register \"ProgramCounter:PC\|74193:inst\|24~_emulated\" and latch \"ProgramCounter:PC\|74193:inst\|24~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1417562355851 "|partA|ProgramCounter:PC|74193:inst|24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ProgramCounter:PC\|74193:inst\|23 ProgramCounter:PC\|74193:inst\|23~_emulated ProgramCounter:PC\|74193:inst\|23~1 " "Register \"ProgramCounter:PC\|74193:inst\|23\" is converted into an equivalent circuit using register \"ProgramCounter:PC\|74193:inst\|23~_emulated\" and latch \"ProgramCounter:PC\|74193:inst\|23~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1417562355851 "|partA|ProgramCounter:PC|74193:inst|23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Accumulator:ACC\|74193:inst2\|26 Accumulator:ACC\|74193:inst2\|26~_emulated Accumulator:ACC\|74193:inst2\|26~1 " "Register \"Accumulator:ACC\|74193:inst2\|26\" is converted into an equivalent circuit using register \"Accumulator:ACC\|74193:inst2\|26~_emulated\" and latch \"Accumulator:ACC\|74193:inst2\|26~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1417562355851 "|partA|Accumulator:ACC|74193:inst2|26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Accumulator:ACC\|74193:inst2\|25 Accumulator:ACC\|74193:inst2\|25~_emulated Accumulator:ACC\|74193:inst2\|25~1 " "Register \"Accumulator:ACC\|74193:inst2\|25\" is converted into an equivalent circuit using register \"Accumulator:ACC\|74193:inst2\|25~_emulated\" and latch \"Accumulator:ACC\|74193:inst2\|25~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1417562355851 "|partA|Accumulator:ACC|74193:inst2|25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Accumulator:ACC\|74193:inst2\|24 Accumulator:ACC\|74193:inst2\|24~_emulated Accumulator:ACC\|74193:inst2\|24~1 " "Register \"Accumulator:ACC\|74193:inst2\|24\" is converted into an equivalent circuit using register \"Accumulator:ACC\|74193:inst2\|24~_emulated\" and latch \"Accumulator:ACC\|74193:inst2\|24~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1417562355851 "|partA|Accumulator:ACC|74193:inst2|24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Accumulator:ACC\|74193:inst2\|23 Accumulator:ACC\|74193:inst2\|23~_emulated Accumulator:ACC\|74193:inst2\|23~1 " "Register \"Accumulator:ACC\|74193:inst2\|23\" is converted into an equivalent circuit using register \"Accumulator:ACC\|74193:inst2\|23~_emulated\" and latch \"Accumulator:ACC\|74193:inst2\|23~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1417562355851 "|partA|Accumulator:ACC|74193:inst2|23"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1417562355851 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "C6 GND " "Pin \"C6\" is stuck at GND" {  } { { "partA.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartC/partA.bdf" { { 888 1008 1024 1064 "C6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417562355913 "|partA|C6"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1417562355913 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1417562356101 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1417562356345 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417562356345 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "196 " "Implemented 196 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1417562356496 ""} { "Info" "ICUT_CUT_TM_OPINS" "63 " "Implemented 63 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1417562356496 ""} { "Info" "ICUT_CUT_TM_LCELLS" "123 " "Implemented 123 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1417562356496 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1417562356496 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1417562356496 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "374 " "Peak virtual memory: 374 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1417562356526 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 02 17:19:16 2014 " "Processing ended: Tue Dec 02 17:19:16 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1417562356526 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1417562356526 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1417562356526 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1417562356526 ""}
