module Register(
	input rst, clk,
	input [31:0] D,      // in
	output reg  [31:0] Q	// out
);
	
	always @(posedge clk or posedge rst) 
	begin
		if (rst) Q <= 0;
		else     Q <= D;
	end
	
endmodule 