Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug 31 15:01:52 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_control_sets -verbose -file int_div5_control_sets_placed.rpt
| Design       : int_div5
| Device       : xc7k160t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             100 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              20 |            3 |
| Yes          | No                    | No                     |             314 |           41 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+------------------+------------------+------------------+----------------+
| Clock Signal |   Enable Signal  | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------+------------------+------------------+------------------+----------------+
|  ap_clk      |                  | ap_rst           |                3 |             20 |
|  ap_clk      | ap_CS_fsm_state9 |                  |               10 |             60 |
|  ap_clk      | neg_mul_reg_1200 |                  |                9 |             60 |
|  ap_clk      | neg_ti_reg_1300  |                  |                8 |             64 |
|  ap_clk      | ap_CS_fsm_state7 |                  |               14 |            130 |
|  ap_clk      |                  |                  |               17 |            134 |
+--------------+------------------+------------------+------------------+----------------+


