fifo_36bx256w.v,verilog,xil_defaultlib,../../../../scfifo.srcs/sources_1/ip/fifo_36bx256w/sim/fifo_36bx256w.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
