Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Jan 24 20:36:38 2024
| Host         : Nostromo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.049        0.000                      0                  481        0.121        0.000                      0                  481        3.750        0.000                       0                   178  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.049        0.000                      0                  481        0.121        0.000                      0                  481        3.750        0.000                       0                   178  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.049ns  (required time - arrival time)
  Source:                 CPU_CHIP_inst/fwCU_CONTROL/aux_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/fwALUO/aux_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 1.887ns (48.269%)  route 2.022ns (51.731%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.551     5.072    CPU_CHIP_inst/fwCU_CONTROL/clk_IBUF_BUFG
    SLICE_X53Y25         FDRE                                         r  CPU_CHIP_inst/fwCU_CONTROL/aux_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDRE (Prop_fdre_C_Q)         0.419     5.491 r  CPU_CHIP_inst/fwCU_CONTROL/aux_reg[6]/Q
                         net (fo=36, routed)          1.319     6.810    CPU_CHIP_inst/fwCU_CONTROL/Q[0]
    SLICE_X48Y23         LUT5 (Prop_lut5_I0_O)        0.299     7.109 r  CPU_CHIP_inst/fwCU_CONTROL/plusOp_carry_i_7/O
                         net (fo=1, routed)           0.000     7.109    CPU_CHIP_inst/core/coreadder/S[1]
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.659 r  CPU_CHIP_inst/core/coreadder/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.659    CPU_CHIP_inst/core/coreadder/plusOp_carry_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.972 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.704     8.676    CPU_CHIP_inst/fwCU_CONTROL/aux_reg[7][3]
    SLICE_X49Y24         LUT6 (Prop_lut6_I5_O)        0.306     8.982 r  CPU_CHIP_inst/fwCU_CONTROL/aux[7]_i_1/O
                         net (fo=1, routed)           0.000     8.982    CPU_CHIP_inst/fwALUO/aux_reg[11]_0[7]
    SLICE_X49Y24         FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.434    14.775    CPU_CHIP_inst/fwALUO/clk_IBUF_BUFG
    SLICE_X49Y24         FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[7]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X49Y24         FDRE (Setup_fdre_C_D)        0.031    15.031    CPU_CHIP_inst/fwALUO/aux_reg[7]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                          -8.982    
  -------------------------------------------------------------------
                         slack                                  6.049    

Slack (MET) :             6.064ns  (required time - arrival time)
  Source:                 db_start/timer.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_start/timer.count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.696ns  (logic 0.828ns (22.402%)  route 2.868ns (77.598%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.560     5.081    db_start/CLK
    SLICE_X51Y18         FDCE                                         r  db_start/timer.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  db_start/timer.count_reg[1]/Q
                         net (fo=2, routed)           1.103     6.641    db_start/timer.count_reg[1]
    SLICE_X50Y21         LUT5 (Prop_lut5_I0_O)        0.124     6.765 f  db_start/FSM_sequential_controller.state[1]_i_5/O
                         net (fo=1, routed)           0.811     7.576    db_start/FSM_sequential_controller.state[1]_i_5_n_0
    SLICE_X50Y20         LUT4 (Prop_lut4_I2_O)        0.124     7.700 f  db_start/FSM_sequential_controller.state[1]_i_2/O
                         net (fo=3, routed)           0.435     8.135    db_start/eqOp__18
    SLICE_X50Y21         LUT4 (Prop_lut4_I3_O)        0.124     8.259 r  db_start/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.519     8.777    db_start/timer.count[0]_i_1_n_0
    SLICE_X51Y18         FDCE                                         r  db_start/timer.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.442    14.783    db_start/CLK
    SLICE_X51Y18         FDCE                                         r  db_start/timer.count_reg[0]/C
                         clock pessimism              0.298    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X51Y18         FDCE (Setup_fdce_C_CE)      -0.205    14.841    db_start/timer.count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -8.777    
  -------------------------------------------------------------------
                         slack                                  6.064    

Slack (MET) :             6.064ns  (required time - arrival time)
  Source:                 db_start/timer.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_start/timer.count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.696ns  (logic 0.828ns (22.402%)  route 2.868ns (77.598%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.560     5.081    db_start/CLK
    SLICE_X51Y18         FDCE                                         r  db_start/timer.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  db_start/timer.count_reg[1]/Q
                         net (fo=2, routed)           1.103     6.641    db_start/timer.count_reg[1]
    SLICE_X50Y21         LUT5 (Prop_lut5_I0_O)        0.124     6.765 f  db_start/FSM_sequential_controller.state[1]_i_5/O
                         net (fo=1, routed)           0.811     7.576    db_start/FSM_sequential_controller.state[1]_i_5_n_0
    SLICE_X50Y20         LUT4 (Prop_lut4_I2_O)        0.124     7.700 f  db_start/FSM_sequential_controller.state[1]_i_2/O
                         net (fo=3, routed)           0.435     8.135    db_start/eqOp__18
    SLICE_X50Y21         LUT4 (Prop_lut4_I3_O)        0.124     8.259 r  db_start/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.519     8.777    db_start/timer.count[0]_i_1_n_0
    SLICE_X51Y18         FDCE                                         r  db_start/timer.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.442    14.783    db_start/CLK
    SLICE_X51Y18         FDCE                                         r  db_start/timer.count_reg[1]/C
                         clock pessimism              0.298    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X51Y18         FDCE (Setup_fdce_C_CE)      -0.205    14.841    db_start/timer.count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -8.777    
  -------------------------------------------------------------------
                         slack                                  6.064    

Slack (MET) :             6.064ns  (required time - arrival time)
  Source:                 db_start/timer.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_start/timer.count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.696ns  (logic 0.828ns (22.402%)  route 2.868ns (77.598%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.560     5.081    db_start/CLK
    SLICE_X51Y18         FDCE                                         r  db_start/timer.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  db_start/timer.count_reg[1]/Q
                         net (fo=2, routed)           1.103     6.641    db_start/timer.count_reg[1]
    SLICE_X50Y21         LUT5 (Prop_lut5_I0_O)        0.124     6.765 f  db_start/FSM_sequential_controller.state[1]_i_5/O
                         net (fo=1, routed)           0.811     7.576    db_start/FSM_sequential_controller.state[1]_i_5_n_0
    SLICE_X50Y20         LUT4 (Prop_lut4_I2_O)        0.124     7.700 f  db_start/FSM_sequential_controller.state[1]_i_2/O
                         net (fo=3, routed)           0.435     8.135    db_start/eqOp__18
    SLICE_X50Y21         LUT4 (Prop_lut4_I3_O)        0.124     8.259 r  db_start/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.519     8.777    db_start/timer.count[0]_i_1_n_0
    SLICE_X51Y18         FDCE                                         r  db_start/timer.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.442    14.783    db_start/CLK
    SLICE_X51Y18         FDCE                                         r  db_start/timer.count_reg[2]/C
                         clock pessimism              0.298    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X51Y18         FDCE (Setup_fdce_C_CE)      -0.205    14.841    db_start/timer.count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -8.777    
  -------------------------------------------------------------------
                         slack                                  6.064    

Slack (MET) :             6.064ns  (required time - arrival time)
  Source:                 db_start/timer.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_start/timer.count_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.696ns  (logic 0.828ns (22.402%)  route 2.868ns (77.598%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.560     5.081    db_start/CLK
    SLICE_X51Y18         FDCE                                         r  db_start/timer.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  db_start/timer.count_reg[1]/Q
                         net (fo=2, routed)           1.103     6.641    db_start/timer.count_reg[1]
    SLICE_X50Y21         LUT5 (Prop_lut5_I0_O)        0.124     6.765 f  db_start/FSM_sequential_controller.state[1]_i_5/O
                         net (fo=1, routed)           0.811     7.576    db_start/FSM_sequential_controller.state[1]_i_5_n_0
    SLICE_X50Y20         LUT4 (Prop_lut4_I2_O)        0.124     7.700 f  db_start/FSM_sequential_controller.state[1]_i_2/O
                         net (fo=3, routed)           0.435     8.135    db_start/eqOp__18
    SLICE_X50Y21         LUT4 (Prop_lut4_I3_O)        0.124     8.259 r  db_start/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.519     8.777    db_start/timer.count[0]_i_1_n_0
    SLICE_X51Y18         FDPE                                         r  db_start/timer.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.442    14.783    db_start/CLK
    SLICE_X51Y18         FDPE                                         r  db_start/timer.count_reg[3]/C
                         clock pessimism              0.298    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X51Y18         FDPE (Setup_fdpe_C_CE)      -0.205    14.841    db_start/timer.count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -8.777    
  -------------------------------------------------------------------
                         slack                                  6.064    

Slack (MET) :             6.104ns  (required time - arrival time)
  Source:                 CPU_CHIP_inst/fwCU_CONTROL/aux_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/fwALUO/aux_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 1.903ns (49.373%)  route 1.951ns (50.627%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.551     5.072    CPU_CHIP_inst/fwCU_CONTROL/clk_IBUF_BUFG
    SLICE_X53Y25         FDRE                                         r  CPU_CHIP_inst/fwCU_CONTROL/aux_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDRE (Prop_fdre_C_Q)         0.419     5.491 r  CPU_CHIP_inst/fwCU_CONTROL/aux_reg[6]/Q
                         net (fo=36, routed)          1.319     6.810    CPU_CHIP_inst/fwCU_CONTROL/Q[0]
    SLICE_X48Y23         LUT5 (Prop_lut5_I0_O)        0.299     7.109 r  CPU_CHIP_inst/fwCU_CONTROL/plusOp_carry_i_7/O
                         net (fo=1, routed)           0.000     7.109    CPU_CHIP_inst/core/coreadder/S[1]
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.659 r  CPU_CHIP_inst/core/coreadder/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.659    CPU_CHIP_inst/core/coreadder/plusOp_carry_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.773 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.782    CPU_CHIP_inst/core/coreadder/plusOp_carry__0_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.004 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__1/O[0]
                         net (fo=1, routed)           0.624     8.628    CPU_CHIP_inst/fwCU_CONTROL/aux_reg[11][0]
    SLICE_X49Y25         LUT6 (Prop_lut6_I5_O)        0.299     8.927 r  CPU_CHIP_inst/fwCU_CONTROL/aux[8]_i_1/O
                         net (fo=1, routed)           0.000     8.927    CPU_CHIP_inst/fwALUO/aux_reg[11]_0[8]
    SLICE_X49Y25         FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.434    14.775    CPU_CHIP_inst/fwALUO/clk_IBUF_BUFG
    SLICE_X49Y25         FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[8]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X49Y25         FDRE (Setup_fdre_C_D)        0.031    15.031    CPU_CHIP_inst/fwALUO/aux_reg[8]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                  6.104    

Slack (MET) :             6.178ns  (required time - arrival time)
  Source:                 db_start/timer.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_start/timer.count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 0.828ns (23.283%)  route 2.728ns (76.717%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.560     5.081    db_start/CLK
    SLICE_X51Y18         FDCE                                         r  db_start/timer.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  db_start/timer.count_reg[1]/Q
                         net (fo=2, routed)           1.103     6.641    db_start/timer.count_reg[1]
    SLICE_X50Y21         LUT5 (Prop_lut5_I0_O)        0.124     6.765 f  db_start/FSM_sequential_controller.state[1]_i_5/O
                         net (fo=1, routed)           0.811     7.576    db_start/FSM_sequential_controller.state[1]_i_5_n_0
    SLICE_X50Y20         LUT4 (Prop_lut4_I2_O)        0.124     7.700 f  db_start/FSM_sequential_controller.state[1]_i_2/O
                         net (fo=3, routed)           0.435     8.135    db_start/eqOp__18
    SLICE_X50Y21         LUT4 (Prop_lut4_I3_O)        0.124     8.259 r  db_start/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.379     8.637    db_start/timer.count[0]_i_1_n_0
    SLICE_X51Y19         FDCE                                         r  db_start/timer.count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.441    14.782    db_start/CLK
    SLICE_X51Y19         FDCE                                         r  db_start/timer.count_reg[4]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X51Y19         FDCE (Setup_fdce_C_CE)      -0.205    14.816    db_start/timer.count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -8.637    
  -------------------------------------------------------------------
                         slack                                  6.178    

Slack (MET) :             6.178ns  (required time - arrival time)
  Source:                 db_start/timer.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_start/timer.count_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 0.828ns (23.283%)  route 2.728ns (76.717%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.560     5.081    db_start/CLK
    SLICE_X51Y18         FDCE                                         r  db_start/timer.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  db_start/timer.count_reg[1]/Q
                         net (fo=2, routed)           1.103     6.641    db_start/timer.count_reg[1]
    SLICE_X50Y21         LUT5 (Prop_lut5_I0_O)        0.124     6.765 f  db_start/FSM_sequential_controller.state[1]_i_5/O
                         net (fo=1, routed)           0.811     7.576    db_start/FSM_sequential_controller.state[1]_i_5_n_0
    SLICE_X50Y20         LUT4 (Prop_lut4_I2_O)        0.124     7.700 f  db_start/FSM_sequential_controller.state[1]_i_2/O
                         net (fo=3, routed)           0.435     8.135    db_start/eqOp__18
    SLICE_X50Y21         LUT4 (Prop_lut4_I3_O)        0.124     8.259 r  db_start/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.379     8.637    db_start/timer.count[0]_i_1_n_0
    SLICE_X51Y19         FDPE                                         r  db_start/timer.count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.441    14.782    db_start/CLK
    SLICE_X51Y19         FDPE                                         r  db_start/timer.count_reg[5]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X51Y19         FDPE (Setup_fdpe_C_CE)      -0.205    14.816    db_start/timer.count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -8.637    
  -------------------------------------------------------------------
                         slack                                  6.178    

Slack (MET) :             6.178ns  (required time - arrival time)
  Source:                 db_start/timer.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_start/timer.count_reg[6]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 0.828ns (23.283%)  route 2.728ns (76.717%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.560     5.081    db_start/CLK
    SLICE_X51Y18         FDCE                                         r  db_start/timer.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  db_start/timer.count_reg[1]/Q
                         net (fo=2, routed)           1.103     6.641    db_start/timer.count_reg[1]
    SLICE_X50Y21         LUT5 (Prop_lut5_I0_O)        0.124     6.765 f  db_start/FSM_sequential_controller.state[1]_i_5/O
                         net (fo=1, routed)           0.811     7.576    db_start/FSM_sequential_controller.state[1]_i_5_n_0
    SLICE_X50Y20         LUT4 (Prop_lut4_I2_O)        0.124     7.700 f  db_start/FSM_sequential_controller.state[1]_i_2/O
                         net (fo=3, routed)           0.435     8.135    db_start/eqOp__18
    SLICE_X50Y21         LUT4 (Prop_lut4_I3_O)        0.124     8.259 r  db_start/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.379     8.637    db_start/timer.count[0]_i_1_n_0
    SLICE_X51Y19         FDPE                                         r  db_start/timer.count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.441    14.782    db_start/CLK
    SLICE_X51Y19         FDPE                                         r  db_start/timer.count_reg[6]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X51Y19         FDPE (Setup_fdpe_C_CE)      -0.205    14.816    db_start/timer.count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -8.637    
  -------------------------------------------------------------------
                         slack                                  6.178    

Slack (MET) :             6.178ns  (required time - arrival time)
  Source:                 db_start/timer.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_start/timer.count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 0.828ns (23.283%)  route 2.728ns (76.717%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.560     5.081    db_start/CLK
    SLICE_X51Y18         FDCE                                         r  db_start/timer.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  db_start/timer.count_reg[1]/Q
                         net (fo=2, routed)           1.103     6.641    db_start/timer.count_reg[1]
    SLICE_X50Y21         LUT5 (Prop_lut5_I0_O)        0.124     6.765 f  db_start/FSM_sequential_controller.state[1]_i_5/O
                         net (fo=1, routed)           0.811     7.576    db_start/FSM_sequential_controller.state[1]_i_5_n_0
    SLICE_X50Y20         LUT4 (Prop_lut4_I2_O)        0.124     7.700 f  db_start/FSM_sequential_controller.state[1]_i_2/O
                         net (fo=3, routed)           0.435     8.135    db_start/eqOp__18
    SLICE_X50Y21         LUT4 (Prop_lut4_I3_O)        0.124     8.259 r  db_start/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.379     8.637    db_start/timer.count[0]_i_1_n_0
    SLICE_X51Y19         FDCE                                         r  db_start/timer.count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.441    14.782    db_start/CLK
    SLICE_X51Y19         FDCE                                         r  db_start/timer.count_reg[7]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X51Y19         FDCE (Setup_fdce_C_CE)      -0.205    14.816    db_start/timer.count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -8.637    
  -------------------------------------------------------------------
                         slack                                  6.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 CPU_CHIP_inst/ir/aux_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/fwADDRB/aux_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.554     1.437    CPU_CHIP_inst/ir/clk_IBUF_BUFG
    SLICE_X53Y26         FDRE                                         r  CPU_CHIP_inst/ir/aux_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  CPU_CHIP_inst/ir/aux_reg[3]/Q
                         net (fo=1, routed)           0.056     1.634    CPU_CHIP_inst/fwADDRB/Q[2]
    SLICE_X53Y26         FDRE                                         r  CPU_CHIP_inst/fwADDRB/aux_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.822     1.949    CPU_CHIP_inst/fwADDRB/clk_IBUF_BUFG
    SLICE_X53Y26         FDRE                                         r  CPU_CHIP_inst/fwADDRB/aux_reg[3]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X53Y26         FDRE (Hold_fdre_C_D)         0.076     1.513    CPU_CHIP_inst/fwADDRB/aux_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 CPU_CHIP_inst/ir/aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/fwADDRB/aux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.554     1.437    CPU_CHIP_inst/ir/clk_IBUF_BUFG
    SLICE_X53Y26         FDRE                                         r  CPU_CHIP_inst/ir/aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  CPU_CHIP_inst/ir/aux_reg[1]/Q
                         net (fo=1, routed)           0.056     1.634    CPU_CHIP_inst/fwADDRB/Q[0]
    SLICE_X53Y26         FDRE                                         r  CPU_CHIP_inst/fwADDRB/aux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.822     1.949    CPU_CHIP_inst/fwADDRB/clk_IBUF_BUFG
    SLICE_X53Y26         FDRE                                         r  CPU_CHIP_inst/fwADDRB/aux_reg[1]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X53Y26         FDRE (Hold_fdre_C_D)         0.075     1.512    CPU_CHIP_inst/fwADDRB/aux_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 CPU_CHIP_inst/ir/aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/fwADDRB/aux_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.554     1.437    CPU_CHIP_inst/ir/clk_IBUF_BUFG
    SLICE_X53Y26         FDRE                                         r  CPU_CHIP_inst/ir/aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  CPU_CHIP_inst/ir/aux_reg[2]/Q
                         net (fo=1, routed)           0.056     1.634    CPU_CHIP_inst/fwADDRB/Q[1]
    SLICE_X53Y26         FDRE                                         r  CPU_CHIP_inst/fwADDRB/aux_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.822     1.949    CPU_CHIP_inst/fwADDRB/clk_IBUF_BUFG
    SLICE_X53Y26         FDRE                                         r  CPU_CHIP_inst/fwADDRB/aux_reg[2]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X53Y26         FDRE (Hold_fdre_C_D)         0.071     1.508    CPU_CHIP_inst/fwADDRB/aux_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 CPU_CHIP_inst/fwWADDRMEM/aux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/regs/regs_reg_r1_0_63_9_11/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.148ns (47.986%)  route 0.160ns (52.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.557     1.440    CPU_CHIP_inst/fwWADDRMEM/clk_IBUF_BUFG
    SLICE_X52Y29         FDRE                                         r  CPU_CHIP_inst/fwWADDRMEM/aux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y29         FDRE (Prop_fdre_C_Q)         0.148     1.588 r  CPU_CHIP_inst/fwWADDRMEM/aux_reg[4]/Q
                         net (fo=52, routed)          0.160     1.749    CPU_CHIP_inst/regs/regs_reg_r1_0_63_9_11/ADDRD4
    SLICE_X52Y28         RAMD64E                                      r  CPU_CHIP_inst/regs/regs_reg_r1_0_63_9_11/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.825     1.952    CPU_CHIP_inst/regs/regs_reg_r1_0_63_9_11/WCLK
    SLICE_X52Y28         RAMD64E                                      r  CPU_CHIP_inst/regs/regs_reg_r1_0_63_9_11/RAMA/CLK
                         clock pessimism             -0.499     1.453    
    SLICE_X52Y28         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.147     1.600    CPU_CHIP_inst/regs/regs_reg_r1_0_63_9_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 CPU_CHIP_inst/fwWADDRMEM/aux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/regs/regs_reg_r1_0_63_9_11/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.148ns (47.986%)  route 0.160ns (52.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.557     1.440    CPU_CHIP_inst/fwWADDRMEM/clk_IBUF_BUFG
    SLICE_X52Y29         FDRE                                         r  CPU_CHIP_inst/fwWADDRMEM/aux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y29         FDRE (Prop_fdre_C_Q)         0.148     1.588 r  CPU_CHIP_inst/fwWADDRMEM/aux_reg[4]/Q
                         net (fo=52, routed)          0.160     1.749    CPU_CHIP_inst/regs/regs_reg_r1_0_63_9_11/ADDRD4
    SLICE_X52Y28         RAMD64E                                      r  CPU_CHIP_inst/regs/regs_reg_r1_0_63_9_11/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.825     1.952    CPU_CHIP_inst/regs/regs_reg_r1_0_63_9_11/WCLK
    SLICE_X52Y28         RAMD64E                                      r  CPU_CHIP_inst/regs/regs_reg_r1_0_63_9_11/RAMB/CLK
                         clock pessimism             -0.499     1.453    
    SLICE_X52Y28         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.147     1.600    CPU_CHIP_inst/regs/regs_reg_r1_0_63_9_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 CPU_CHIP_inst/fwWADDRMEM/aux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/regs/regs_reg_r1_0_63_9_11/RAMC/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.148ns (47.986%)  route 0.160ns (52.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.557     1.440    CPU_CHIP_inst/fwWADDRMEM/clk_IBUF_BUFG
    SLICE_X52Y29         FDRE                                         r  CPU_CHIP_inst/fwWADDRMEM/aux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y29         FDRE (Prop_fdre_C_Q)         0.148     1.588 r  CPU_CHIP_inst/fwWADDRMEM/aux_reg[4]/Q
                         net (fo=52, routed)          0.160     1.749    CPU_CHIP_inst/regs/regs_reg_r1_0_63_9_11/ADDRD4
    SLICE_X52Y28         RAMD64E                                      r  CPU_CHIP_inst/regs/regs_reg_r1_0_63_9_11/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.825     1.952    CPU_CHIP_inst/regs/regs_reg_r1_0_63_9_11/WCLK
    SLICE_X52Y28         RAMD64E                                      r  CPU_CHIP_inst/regs/regs_reg_r1_0_63_9_11/RAMC/CLK
                         clock pessimism             -0.499     1.453    
    SLICE_X52Y28         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.147     1.600    CPU_CHIP_inst/regs/regs_reg_r1_0_63_9_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 CPU_CHIP_inst/fwWADDRMEM/aux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/regs/regs_reg_r1_0_63_9_11/RAMD/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.148ns (47.986%)  route 0.160ns (52.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.557     1.440    CPU_CHIP_inst/fwWADDRMEM/clk_IBUF_BUFG
    SLICE_X52Y29         FDRE                                         r  CPU_CHIP_inst/fwWADDRMEM/aux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y29         FDRE (Prop_fdre_C_Q)         0.148     1.588 r  CPU_CHIP_inst/fwWADDRMEM/aux_reg[4]/Q
                         net (fo=52, routed)          0.160     1.749    CPU_CHIP_inst/regs/regs_reg_r1_0_63_9_11/ADDRD4
    SLICE_X52Y28         RAMD64E                                      r  CPU_CHIP_inst/regs/regs_reg_r1_0_63_9_11/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.825     1.952    CPU_CHIP_inst/regs/regs_reg_r1_0_63_9_11/WCLK
    SLICE_X52Y28         RAMD64E                                      r  CPU_CHIP_inst/regs/regs_reg_r1_0_63_9_11/RAMD/CLK
                         clock pessimism             -0.499     1.453    
    SLICE_X52Y28         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.147     1.600    CPU_CHIP_inst/regs/regs_reg_r1_0_63_9_11/RAMD
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 CPU_CHIP_inst/fwWADDRMEM/aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/regs/regs_reg_r2_0_63_3_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.128ns (32.146%)  route 0.270ns (67.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.554     1.437    CPU_CHIP_inst/fwWADDRMEM/clk_IBUF_BUFG
    SLICE_X49Y23         FDRE                                         r  CPU_CHIP_inst/fwWADDRMEM/aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDRE (Prop_fdre_C_Q)         0.128     1.565 r  CPU_CHIP_inst/fwWADDRMEM/aux_reg[2]/Q
                         net (fo=92, routed)          0.270     1.835    CPU_CHIP_inst/regs/regs_reg_r2_0_63_3_5/ADDRD2
    SLICE_X52Y23         RAMD64E                                      r  CPU_CHIP_inst/regs/regs_reg_r2_0_63_3_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.822     1.949    CPU_CHIP_inst/regs/regs_reg_r2_0_63_3_5/WCLK
    SLICE_X52Y23         RAMD64E                                      r  CPU_CHIP_inst/regs/regs_reg_r2_0_63_3_5/RAMA/CLK
                         clock pessimism             -0.478     1.471    
    SLICE_X52Y23         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.201     1.672    CPU_CHIP_inst/regs/regs_reg_r2_0_63_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 CPU_CHIP_inst/fwWADDRMEM/aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/regs/regs_reg_r2_0_63_3_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.128ns (32.146%)  route 0.270ns (67.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.554     1.437    CPU_CHIP_inst/fwWADDRMEM/clk_IBUF_BUFG
    SLICE_X49Y23         FDRE                                         r  CPU_CHIP_inst/fwWADDRMEM/aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDRE (Prop_fdre_C_Q)         0.128     1.565 r  CPU_CHIP_inst/fwWADDRMEM/aux_reg[2]/Q
                         net (fo=92, routed)          0.270     1.835    CPU_CHIP_inst/regs/regs_reg_r2_0_63_3_5/ADDRD2
    SLICE_X52Y23         RAMD64E                                      r  CPU_CHIP_inst/regs/regs_reg_r2_0_63_3_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.822     1.949    CPU_CHIP_inst/regs/regs_reg_r2_0_63_3_5/WCLK
    SLICE_X52Y23         RAMD64E                                      r  CPU_CHIP_inst/regs/regs_reg_r2_0_63_3_5/RAMB/CLK
                         clock pessimism             -0.478     1.471    
    SLICE_X52Y23         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.201     1.672    CPU_CHIP_inst/regs/regs_reg_r2_0_63_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 CPU_CHIP_inst/fwWADDRMEM/aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/regs/regs_reg_r2_0_63_3_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.128ns (32.146%)  route 0.270ns (67.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.554     1.437    CPU_CHIP_inst/fwWADDRMEM/clk_IBUF_BUFG
    SLICE_X49Y23         FDRE                                         r  CPU_CHIP_inst/fwWADDRMEM/aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDRE (Prop_fdre_C_Q)         0.128     1.565 r  CPU_CHIP_inst/fwWADDRMEM/aux_reg[2]/Q
                         net (fo=92, routed)          0.270     1.835    CPU_CHIP_inst/regs/regs_reg_r2_0_63_3_5/ADDRD2
    SLICE_X52Y23         RAMD64E                                      r  CPU_CHIP_inst/regs/regs_reg_r2_0_63_3_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.822     1.949    CPU_CHIP_inst/regs/regs_reg_r2_0_63_3_5/WCLK
    SLICE_X52Y23         RAMD64E                                      r  CPU_CHIP_inst/regs/regs_reg_r2_0_63_3_5/RAMC/CLK
                         clock pessimism             -0.478     1.471    
    SLICE_X52Y23         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.201     1.672    CPU_CHIP_inst/regs/regs_reg_r2_0_63_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X53Y26   CPU_CHIP_inst/fwADDRB/aux_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X53Y26   CPU_CHIP_inst/fwADDRB/aux_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X53Y26   CPU_CHIP_inst/fwADDRB/aux_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X55Y26   CPU_CHIP_inst/fwADDRB/aux_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X51Y24   CPU_CHIP_inst/fwALUMEM/aux_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y23   CPU_CHIP_inst/fwALUMEM/aux_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X50Y27   CPU_CHIP_inst/fwALUMEM/aux_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X50Y29   CPU_CHIP_inst/fwALUMEM/aux_reg[10]_lopt_replica/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y24   CPU_CHIP_inst/fwALUMEM/aux_reg[11]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y22   CPU_CHIP_inst/regs/regs_reg_r1_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y22   CPU_CHIP_inst/regs/regs_reg_r1_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y22   CPU_CHIP_inst/regs/regs_reg_r1_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y22   CPU_CHIP_inst/regs/regs_reg_r1_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y22   CPU_CHIP_inst/regs/regs_reg_r1_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y22   CPU_CHIP_inst/regs/regs_reg_r1_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y22   CPU_CHIP_inst/regs/regs_reg_r1_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y22   CPU_CHIP_inst/regs/regs_reg_r1_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y25   CPU_CHIP_inst/regs/regs_reg_r1_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y25   CPU_CHIP_inst/regs/regs_reg_r1_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y22   CPU_CHIP_inst/regs/regs_reg_r1_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y22   CPU_CHIP_inst/regs/regs_reg_r1_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y22   CPU_CHIP_inst/regs/regs_reg_r1_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y22   CPU_CHIP_inst/regs/regs_reg_r1_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y22   CPU_CHIP_inst/regs/regs_reg_r1_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y22   CPU_CHIP_inst/regs/regs_reg_r1_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y22   CPU_CHIP_inst/regs/regs_reg_r1_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y22   CPU_CHIP_inst/regs/regs_reg_r1_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y25   CPU_CHIP_inst/regs/regs_reg_r1_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y25   CPU_CHIP_inst/regs/regs_reg_r1_0_63_3_5/RAMA/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_CHIP_inst/pc/PC_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.716ns  (logic 4.208ns (48.281%)  route 4.508ns (51.719%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.553     5.074    CPU_CHIP_inst/pc/clk_IBUF_BUFG
    SLICE_X53Y23         FDRE                                         r  CPU_CHIP_inst/pc/PC_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  CPU_CHIP_inst/pc/PC_REG_reg[3]/Q
                         net (fo=18, routed)          1.528     7.059    CPU_CHIP_inst/pc/PC_OUT_PORT[3]
    SLICE_X57Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.183 r  CPU_CHIP_inst/pc/display_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.795     7.978    CPU_CHIP_inst/pc/display_OBUF[5]_inst_i_2_n_0
    SLICE_X56Y25         LUT5 (Prop_lut5_I0_O)        0.124     8.102 r  CPU_CHIP_inst/pc/display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.184    10.286    display_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.791 r  display_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.791    display[5]
    V5                                                                r  display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/pc/PC_REG_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.452ns  (logic 4.240ns (50.161%)  route 4.212ns (49.839%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.551     5.072    CPU_CHIP_inst/pc/clk_IBUF_BUFG
    SLICE_X53Y24         FDRE                                         r  CPU_CHIP_inst/pc/PC_REG_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  CPU_CHIP_inst/pc/PC_REG_reg[5]/Q
                         net (fo=13, routed)          1.421     6.949    displays_inst/display_OBUF[3]_inst_i_1[1]
    SLICE_X56Y24         LUT4 (Prop_lut4_I3_O)        0.124     7.073 r  displays_inst/display_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.670     7.743    CPU_CHIP_inst/pc/display[0]_0
    SLICE_X56Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.867 r  CPU_CHIP_inst/pc/display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.122     9.989    display_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.524 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.524    display[3]
    V8                                                                r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/pc/PC_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.416ns  (logic 4.374ns (51.976%)  route 4.041ns (48.024%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.553     5.074    CPU_CHIP_inst/pc/clk_IBUF_BUFG
    SLICE_X53Y23         FDRE                                         r  CPU_CHIP_inst/pc/PC_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDRE (Prop_fdre_C_Q)         0.419     5.493 r  CPU_CHIP_inst/pc/PC_REG_reg[2]/Q
                         net (fo=19, routed)          1.202     6.695    CPU_CHIP_inst/pc/PC_OUT_PORT[2]
    SLICE_X56Y25         LUT6 (Prop_lut6_I4_O)        0.296     6.991 r  CPU_CHIP_inst/pc/display_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.636     7.627    CPU_CHIP_inst/pc/display_OBUF[2]_inst_i_2_n_0
    SLICE_X56Y24         LUT5 (Prop_lut5_I0_O)        0.124     7.751 r  CPU_CHIP_inst/pc/display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.204     9.955    display_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.490 r  display_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.490    display[2]
    U8                                                                r  display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/pc/PC_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.396ns  (logic 4.359ns (51.915%)  route 4.037ns (48.085%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.553     5.074    CPU_CHIP_inst/pc/clk_IBUF_BUFG
    SLICE_X53Y23         FDRE                                         r  CPU_CHIP_inst/pc/PC_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDRE (Prop_fdre_C_Q)         0.419     5.493 r  CPU_CHIP_inst/pc/PC_REG_reg[2]/Q
                         net (fo=19, routed)          1.213     6.706    CPU_CHIP_inst/pc/PC_OUT_PORT[2]
    SLICE_X56Y25         LUT6 (Prop_lut6_I3_O)        0.296     7.002 r  CPU_CHIP_inst/pc/display_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.503     7.505    CPU_CHIP_inst/pc/display_OBUF[4]_inst_i_2_n_0
    SLICE_X56Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.629 r  CPU_CHIP_inst/pc/display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.322     9.951    display_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.471 r  display_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.471    display[4]
    U5                                                                r  display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/pc/PC_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.310ns  (logic 4.235ns (50.967%)  route 4.075ns (49.033%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.551     5.072    CPU_CHIP_inst/pc/clk_IBUF_BUFG
    SLICE_X53Y24         FDRE                                         r  CPU_CHIP_inst/pc/PC_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  CPU_CHIP_inst/pc/PC_REG_reg[0]/Q
                         net (fo=21, routed)          1.417     6.945    CPU_CHIP_inst/pc/PC_REG_reg[5]_0[0]
    SLICE_X56Y26         LUT6 (Prop_lut6_I4_O)        0.124     7.069 r  CPU_CHIP_inst/pc/display_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.286     7.356    CPU_CHIP_inst/pc/display_OBUF[6]_inst_i_2_n_0
    SLICE_X56Y26         LUT4 (Prop_lut4_I1_O)        0.124     7.480 r  CPU_CHIP_inst/pc/display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.371     9.851    display_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.382 r  display_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.382    display[6]
    U7                                                                r  display[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/ir/aux_reg[31]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INS_BUS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.947ns  (logic 3.977ns (50.049%)  route 3.970ns (49.951%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.557     5.078    CPU_CHIP_inst/ir/clk_IBUF_BUFG
    SLICE_X55Y28         FDRE                                         r  CPU_CHIP_inst/ir/aux_reg[31]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  CPU_CHIP_inst/ir/aux_reg[31]_lopt_replica/Q
                         net (fo=1, routed)           3.970     9.504    lopt_3
    L1                   OBUF (Prop_obuf_I_O)         3.521    13.025 r  INS_BUS_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.025    INS_BUS[4]
    L1                                                                r  INS_BUS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/pc/PC_REG_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.882ns  (logic 4.215ns (53.472%)  route 3.667ns (46.528%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.551     5.072    CPU_CHIP_inst/pc/clk_IBUF_BUFG
    SLICE_X53Y24         FDRE                                         r  CPU_CHIP_inst/pc/PC_REG_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  CPU_CHIP_inst/pc/PC_REG_reg[5]/Q
                         net (fo=13, routed)          1.421     6.949    displays_inst/display_OBUF[3]_inst_i_1[1]
    SLICE_X56Y24         LUT4 (Prop_lut4_I3_O)        0.124     7.073 r  displays_inst/display_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.299     7.372    CPU_CHIP_inst/pc/display[0]_0
    SLICE_X56Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.496 r  CPU_CHIP_inst/pc/display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.948     9.444    display_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    12.954 r  display_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.954    display[0]
    W7                                                                r  display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/pc/PC_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.797ns  (logic 4.109ns (52.701%)  route 3.688ns (47.299%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.551     5.072    CPU_CHIP_inst/pc/clk_IBUF_BUFG
    SLICE_X53Y24         FDRE                                         r  CPU_CHIP_inst/pc/PC_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  CPU_CHIP_inst/pc/PC_REG_reg[0]/Q
                         net (fo=21, routed)          1.772     7.301    CPU_CHIP_inst/pc/PC_REG_reg[5]_0[0]
    SLICE_X57Y23         LUT6 (Prop_lut6_I3_O)        0.124     7.425 r  CPU_CHIP_inst/pc/display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.915     9.340    display_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    12.869 r  display_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.869    display[1]
    W6                                                                r  display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/fwALUMEM/aux_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OBUS_PORT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.594ns  (logic 3.962ns (52.176%)  route 3.632ns (47.824%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.556     5.077    CPU_CHIP_inst/fwALUMEM/clk_IBUF_BUFG
    SLICE_X48Y21         FDRE                                         r  CPU_CHIP_inst/fwALUMEM/aux_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  CPU_CHIP_inst/fwALUMEM/aux_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           3.632     9.165    lopt_11
    U14                  OBUF (Prop_obuf_I_O)         3.506    12.671 r  OBUS_PORT_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.671    OBUS_PORT[6]
    U14                                                               r  OBUS_PORT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/fwALUMEM/aux_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OBUS_PORT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.578ns  (logic 3.970ns (52.394%)  route 3.608ns (47.606%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.550     5.071    CPU_CHIP_inst/fwALUMEM/clk_IBUF_BUFG
    SLICE_X48Y24         FDRE                                         r  CPU_CHIP_inst/fwALUMEM/aux_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y24         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  CPU_CHIP_inst/fwALUMEM/aux_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           3.608     9.135    lopt_10
    U15                  OBUF (Prop_obuf_I_O)         3.514    12.649 r  OBUS_PORT_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.649    OBUS_PORT[5]
    U15                                                               r  OBUS_PORT[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_CHIP_inst/ir/aux_reg[28]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INS_BUS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.905ns  (logic 1.346ns (70.666%)  route 0.559ns (29.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.556     1.439    CPU_CHIP_inst/ir/clk_IBUF_BUFG
    SLICE_X55Y28         FDRE                                         r  CPU_CHIP_inst/ir/aux_reg[28]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  CPU_CHIP_inst/ir/aux_reg[28]_lopt_replica/Q
                         net (fo=1, routed)           0.559     2.139    lopt
    U3                   OBUF (Prop_obuf_I_O)         1.205     3.344 r  INS_BUS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.344    INS_BUS[0]
    U3                                                                r  INS_BUS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.001ns  (logic 1.439ns (71.911%)  route 0.562ns (28.089%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.556     1.439    displays_inst/CLK
    SLICE_X56Y23         FDRE                                         r  displays_inst/contador_refresco_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         FDRE (Prop_fdre_C_Q)         0.164     1.603 f  displays_inst/contador_refresco_reg[18]/Q
                         net (fo=12, routed)          0.088     1.691    CPU_CHIP_inst/pc/contador_refresco_reg[0]
    SLICE_X57Y23         LUT6 (Prop_lut6_I1_O)        0.045     1.736 r  CPU_CHIP_inst/pc/display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.474     2.210    display_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.440 r  display_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.440    display[1]
    W6                                                                r  display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/fwALUMEM/aux_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OBUS_PORT[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.041ns  (logic 1.373ns (67.299%)  route 0.667ns (32.701%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.557     1.440    CPU_CHIP_inst/fwALUMEM/clk_IBUF_BUFG
    SLICE_X50Y29         FDRE                                         r  CPU_CHIP_inst/fwALUMEM/aux_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  CPU_CHIP_inst/fwALUMEM/aux_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.667     2.271    lopt_14
    V3                   OBUF (Prop_obuf_I_O)         1.209     3.481 r  OBUS_PORT_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.481    OBUS_PORT[9]
    V3                                                                r  OBUS_PORT[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/fwALUMEM/aux_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OBUS_PORT[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.060ns  (logic 1.390ns (67.485%)  route 0.670ns (32.515%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.557     1.440    CPU_CHIP_inst/fwALUMEM/clk_IBUF_BUFG
    SLICE_X50Y29         FDRE                                         r  CPU_CHIP_inst/fwALUMEM/aux_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  CPU_CHIP_inst/fwALUMEM/aux_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           0.670     2.274    lopt_5
    W3                   OBUF (Prop_obuf_I_O)         1.226     3.500 r  OBUS_PORT_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.500    OBUS_PORT[10]
    W3                                                                r  OBUS_PORT[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.215ns  (logic 1.445ns (65.230%)  route 0.770ns (34.770%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.556     1.439    displays_inst/CLK
    SLICE_X56Y23         FDRE                                         r  displays_inst/contador_refresco_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         FDRE (Prop_fdre_C_Q)         0.164     1.603 f  displays_inst/contador_refresco_reg[19]/Q
                         net (fo=12, routed)          0.192     1.795    CPU_CHIP_inst/pc/contador_refresco_reg[1]
    SLICE_X56Y24         LUT5 (Prop_lut5_I4_O)        0.045     1.840 r  CPU_CHIP_inst/pc/display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.579     2.418    display_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.654 r  display_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.654    display[2]
    U8                                                                r  display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/pc/PC_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.276ns  (logic 1.398ns (61.411%)  route 0.878ns (38.589%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.553     1.436    CPU_CHIP_inst/pc/clk_IBUF_BUFG
    SLICE_X53Y24         FDRE                                         r  CPU_CHIP_inst/pc/PC_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  CPU_CHIP_inst/pc/PC_REG_reg[1]/Q
                         net (fo=20, routed)          0.391     1.968    CPU_CHIP_inst/pc/PC_OUT_PORT[1]
    SLICE_X56Y24         LUT6 (Prop_lut6_I2_O)        0.045     2.013 r  CPU_CHIP_inst/pc/display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.488     2.500    display_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.712 r  display_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.712    display[0]
    W7                                                                r  display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/pc/PC_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.282ns  (logic 1.422ns (62.321%)  route 0.860ns (37.679%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.554     1.437    CPU_CHIP_inst/pc/clk_IBUF_BUFG
    SLICE_X53Y23         FDRE                                         r  CPU_CHIP_inst/pc/PC_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  CPU_CHIP_inst/pc/PC_REG_reg[3]/Q
                         net (fo=18, routed)          0.311     1.889    CPU_CHIP_inst/pc/PC_OUT_PORT[3]
    SLICE_X56Y24         LUT6 (Prop_lut6_I0_O)        0.045     1.934 r  CPU_CHIP_inst/pc/display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.549     2.483    display_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.720 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.720    display[3]
    V8                                                                r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/ir/aux_reg[30]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INS_BUS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.288ns  (logic 1.357ns (59.334%)  route 0.930ns (40.666%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.556     1.439    CPU_CHIP_inst/ir/clk_IBUF_BUFG
    SLICE_X55Y28         FDRE                                         r  CPU_CHIP_inst/ir/aux_reg[30]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  CPU_CHIP_inst/ir/aux_reg[30]_lopt_replica/Q
                         net (fo=1, routed)           0.930     2.510    lopt_2
    P1                   OBUF (Prop_obuf_I_O)         1.216     3.727 r  INS_BUS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.727    INS_BUS[3]
    P1                                                                r  INS_BUS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.350ns  (logic 1.415ns (60.201%)  route 0.935ns (39.799%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.556     1.439    displays_inst/CLK
    SLICE_X56Y23         FDRE                                         r  displays_inst/contador_refresco_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  displays_inst/contador_refresco_reg[18]/Q
                         net (fo=12, routed)          0.315     1.918    CPU_CHIP_inst/pc/contador_refresco_reg[0]
    SLICE_X56Y25         LUT5 (Prop_lut5_I3_O)        0.045     1.963 r  CPU_CHIP_inst/pc/display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.620     2.583    display_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.789 r  display_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.789    display[5]
    V5                                                                r  display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/fwALUMEM/aux_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OBUS_PORT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.374ns  (logic 1.343ns (56.589%)  route 1.030ns (43.411%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.556     1.439    CPU_CHIP_inst/fwALUMEM/clk_IBUF_BUFG
    SLICE_X48Y21         FDRE                                         r  CPU_CHIP_inst/fwALUMEM/aux_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  CPU_CHIP_inst/fwALUMEM/aux_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.030     2.610    lopt_7
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.813 r  OBUS_PORT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.813    OBUS_PORT[2]
    U19                                                               r  OBUS_PORT[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_start/timer.count_reg[16]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.002ns  (logic 1.451ns (29.011%)  route 3.551ns (70.989%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=24, routed)          3.551     5.002    db_start/rst_IBUF
    SLICE_X51Y22         FDPE                                         f  db_start/timer.count_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.438     4.779    db_start/CLK
    SLICE_X51Y22         FDPE                                         r  db_start/timer.count_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_start/timer.count_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.002ns  (logic 1.451ns (29.011%)  route 3.551ns (70.989%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=24, routed)          3.551     5.002    db_start/rst_IBUF
    SLICE_X51Y22         FDCE                                         f  db_start/timer.count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.438     4.779    db_start/CLK
    SLICE_X51Y22         FDCE                                         r  db_start/timer.count_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_start/timer.count_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.002ns  (logic 1.451ns (29.011%)  route 3.551ns (70.989%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=24, routed)          3.551     5.002    db_start/rst_IBUF
    SLICE_X51Y22         FDCE                                         f  db_start/timer.count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.438     4.779    db_start/CLK
    SLICE_X51Y22         FDCE                                         r  db_start/timer.count_reg[18]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_start/timer.count_reg[19]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.002ns  (logic 1.451ns (29.011%)  route 3.551ns (70.989%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=24, routed)          3.551     5.002    db_start/rst_IBUF
    SLICE_X51Y22         FDPE                                         f  db_start/timer.count_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.438     4.779    db_start/CLK
    SLICE_X51Y22         FDPE                                         r  db_start/timer.count_reg[19]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_start/FSM_sequential_controller.state_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.864ns  (logic 1.451ns (29.836%)  route 3.413ns (70.164%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=24, routed)          3.413     4.864    db_start/rst_IBUF
    SLICE_X50Y21         FDCE                                         f  db_start/FSM_sequential_controller.state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.440     4.781    db_start/CLK
    SLICE_X50Y21         FDCE                                         r  db_start/FSM_sequential_controller.state_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_start/FSM_sequential_controller.state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.864ns  (logic 1.451ns (29.836%)  route 3.413ns (70.164%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=24, routed)          3.413     4.864    db_start/rst_IBUF
    SLICE_X50Y21         FDCE                                         f  db_start/FSM_sequential_controller.state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.440     4.781    db_start/CLK
    SLICE_X50Y21         FDCE                                         r  db_start/FSM_sequential_controller.state_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_start/timer.count_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.864ns  (logic 1.451ns (29.836%)  route 3.413ns (70.164%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=24, routed)          3.413     4.864    db_start/rst_IBUF
    SLICE_X51Y21         FDCE                                         f  db_start/timer.count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.440     4.781    db_start/CLK
    SLICE_X51Y21         FDCE                                         r  db_start/timer.count_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_start/timer.count_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.864ns  (logic 1.451ns (29.836%)  route 3.413ns (70.164%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=24, routed)          3.413     4.864    db_start/rst_IBUF
    SLICE_X51Y21         FDCE                                         f  db_start/timer.count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.440     4.781    db_start/CLK
    SLICE_X51Y21         FDCE                                         r  db_start/timer.count_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_start/timer.count_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.864ns  (logic 1.451ns (29.836%)  route 3.413ns (70.164%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=24, routed)          3.413     4.864    db_start/rst_IBUF
    SLICE_X51Y21         FDCE                                         f  db_start/timer.count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.440     4.781    db_start/CLK
    SLICE_X51Y21         FDCE                                         r  db_start/timer.count_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_start/timer.count_reg[15]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.864ns  (logic 1.451ns (29.836%)  route 3.413ns (70.164%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=24, routed)          3.413     4.864    db_start/rst_IBUF
    SLICE_X51Y21         FDPE                                         f  db_start/timer.count_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.440     4.781    db_start/CLK
    SLICE_X51Y21         FDPE                                         r  db_start/timer.count_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 START_BUTTON
                            (input port)
  Destination:            db_start/synchronizer.aux1_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.356ns  (logic 0.221ns (16.295%)  route 1.135ns (83.705%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  START_BUTTON (IN)
                         net (fo=0)                   0.000     0.000    START_BUTTON
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  START_BUTTON_IBUF_inst/O
                         net (fo=1, routed)           1.135     1.356    db_start/START_BUTTON_IBUF
    SLICE_X48Y17         FDPE                                         r  db_start/synchronizer.aux1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.828     1.955    db_start/CLK
    SLICE_X48Y17         FDPE                                         r  db_start/synchronizer.aux1_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_start/synchronizer.aux1_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.364ns  (logic 0.219ns (16.082%)  route 1.145ns (83.918%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=24, routed)          1.145     1.364    db_start/rst_IBUF
    SLICE_X48Y17         FDPE                                         f  db_start/synchronizer.aux1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.828     1.955    db_start/CLK
    SLICE_X48Y17         FDPE                                         r  db_start/synchronizer.aux1_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_start/xSync_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.364ns  (logic 0.219ns (16.082%)  route 1.145ns (83.918%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=24, routed)          1.145     1.364    db_start/rst_IBUF
    SLICE_X48Y17         FDPE                                         f  db_start/xSync_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.828     1.955    db_start/CLK
    SLICE_X48Y17         FDPE                                         r  db_start/xSync_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_start/timer.count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.539ns  (logic 0.219ns (14.255%)  route 1.320ns (85.745%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=24, routed)          1.320     1.539    db_start/rst_IBUF
    SLICE_X51Y18         FDCE                                         f  db_start/timer.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.828     1.955    db_start/CLK
    SLICE_X51Y18         FDCE                                         r  db_start/timer.count_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_start/timer.count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.539ns  (logic 0.219ns (14.255%)  route 1.320ns (85.745%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=24, routed)          1.320     1.539    db_start/rst_IBUF
    SLICE_X51Y18         FDCE                                         f  db_start/timer.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.828     1.955    db_start/CLK
    SLICE_X51Y18         FDCE                                         r  db_start/timer.count_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_start/timer.count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.539ns  (logic 0.219ns (14.255%)  route 1.320ns (85.745%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=24, routed)          1.320     1.539    db_start/rst_IBUF
    SLICE_X51Y18         FDCE                                         f  db_start/timer.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.828     1.955    db_start/CLK
    SLICE_X51Y18         FDCE                                         r  db_start/timer.count_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_start/timer.count_reg[3]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.539ns  (logic 0.219ns (14.255%)  route 1.320ns (85.745%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=24, routed)          1.320     1.539    db_start/rst_IBUF
    SLICE_X51Y18         FDPE                                         f  db_start/timer.count_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.828     1.955    db_start/CLK
    SLICE_X51Y18         FDPE                                         r  db_start/timer.count_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_start/timer.count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.602ns  (logic 0.219ns (13.692%)  route 1.383ns (86.308%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=24, routed)          1.383     1.602    db_start/rst_IBUF
    SLICE_X51Y19         FDCE                                         f  db_start/timer.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.827     1.954    db_start/CLK
    SLICE_X51Y19         FDCE                                         r  db_start/timer.count_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_start/timer.count_reg[5]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.602ns  (logic 0.219ns (13.692%)  route 1.383ns (86.308%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=24, routed)          1.383     1.602    db_start/rst_IBUF
    SLICE_X51Y19         FDPE                                         f  db_start/timer.count_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.827     1.954    db_start/CLK
    SLICE_X51Y19         FDPE                                         r  db_start/timer.count_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_start/timer.count_reg[6]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.602ns  (logic 0.219ns (13.692%)  route 1.383ns (86.308%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=24, routed)          1.383     1.602    db_start/rst_IBUF
    SLICE_X51Y19         FDPE                                         f  db_start/timer.count_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.827     1.954    db_start/CLK
    SLICE_X51Y19         FDPE                                         r  db_start/timer.count_reg[6]/C





