<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Atmel Radio: F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/core_cm4.h Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Atmel Radio
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/core_cm4.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="core__cm4_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/**************************************************************************/</span>
<a name="l00010"></a>00010 <span class="comment">/* Copyright (c) 2009 - 2015 ARM LIMITED</span>
<a name="l00011"></a>00011 <span class="comment"></span>
<a name="l00012"></a>00012 <span class="comment">   All rights reserved.</span>
<a name="l00013"></a>00013 <span class="comment">   Redistribution and use in source and binary forms, with or without</span>
<a name="l00014"></a>00014 <span class="comment">   modification, are permitted provided that the following conditions are met:</span>
<a name="l00015"></a>00015 <span class="comment">   - Redistributions of source code must retain the above copyright</span>
<a name="l00016"></a>00016 <span class="comment">     notice, this list of conditions and the following disclaimer.</span>
<a name="l00017"></a>00017 <span class="comment">   - Redistributions in binary form must reproduce the above copyright</span>
<a name="l00018"></a>00018 <span class="comment">     notice, this list of conditions and the following disclaimer in the</span>
<a name="l00019"></a>00019 <span class="comment">     documentation and/or other materials provided with the distribution.</span>
<a name="l00020"></a>00020 <span class="comment">   - Neither the name of ARM nor the names of its contributors may be used</span>
<a name="l00021"></a>00021 <span class="comment">     to endorse or promote products derived from this software without</span>
<a name="l00022"></a>00022 <span class="comment">     specific prior written permission.</span>
<a name="l00023"></a>00023 <span class="comment">   *</span>
<a name="l00024"></a>00024 <span class="comment">   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span>
<a name="l00025"></a>00025 <span class="comment">   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span>
<a name="l00026"></a>00026 <span class="comment">   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span>
<a name="l00027"></a>00027 <span class="comment">   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE</span>
<a name="l00028"></a>00028 <span class="comment">   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span>
<a name="l00029"></a>00029 <span class="comment">   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span>
<a name="l00030"></a>00030 <span class="comment">   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</span>
<a name="l00031"></a>00031 <span class="comment">   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</span>
<a name="l00032"></a>00032 <span class="comment">   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span>
<a name="l00033"></a>00033 <span class="comment">   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span>
<a name="l00034"></a>00034 <span class="comment">   POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00035"></a>00035 <span class="comment">   ---------------------------------------------------------------------------*/</span>
<a name="l00036"></a>00036 
<a name="l00037"></a>00037 
<a name="l00038"></a>00038 <span class="preprocessor">#if defined ( __ICCARM__ )</span>
<a name="l00039"></a>00039 <span class="preprocessor"></span><span class="preprocessor"> #pragma system_include  </span><span class="comment">/* treat file as system include file for MISRA check */</span>
<a name="l00040"></a>00040 <span class="preprocessor">#endif</span>
<a name="l00041"></a>00041 <span class="preprocessor"></span>
<a name="l00042"></a>00042 <span class="preprocessor">#ifndef __CORE_CM4_H_GENERIC</span>
<a name="l00043"></a>00043 <span class="preprocessor"></span><span class="preprocessor">#define __CORE_CM4_H_GENERIC</span>
<a name="l00044"></a>00044 <span class="preprocessor"></span>
<a name="l00045"></a>00045 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00046"></a>00046 <span class="preprocessor"></span> <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {
<a name="l00047"></a>00047 <span class="preprocessor">#endif</span>
<a name="l00048"></a>00048 <span class="preprocessor"></span>
<a name="l00063"></a>00063 <span class="comment">/*******************************************************************************</span>
<a name="l00064"></a>00064 <span class="comment"> *                 CMSIS definitions</span>
<a name="l00065"></a>00065 <span class="comment"> ******************************************************************************/</span>
<a name="l00070"></a>00070 <span class="comment">/*  CMSIS CM4 definitions */</span>
<a name="l00071"></a><a class="code" href="core__cm4_8h.html#a90ffc8179476f80347379bfe29639edc">00071</a> <span class="preprocessor">#define __CM4_CMSIS_VERSION_MAIN  (0x04)                                   </span>
<a name="l00072"></a><a class="code" href="core__cm4_8h.html#afc7392964da961a44e916fcff7add532">00072</a> <span class="preprocessor">#define __CM4_CMSIS_VERSION_SUB   (0x00)                                   </span>
<a name="l00073"></a><a class="code" href="core__cm4_8h.html#acb6f5d2c3271c95d0a02fd06723af25d">00073</a> <span class="preprocessor">#define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN &lt;&lt; 16) | \</span>
<a name="l00074"></a>00074 <span class="preprocessor">                                    __CM4_CMSIS_VERSION_SUB          )     </span>
<a name="l00076"></a><a class="code" href="core__cm4_8h.html#a63ea62503c88acab19fcf3d5743009e3">00076</a> <span class="preprocessor">#define __CORTEX_M                (0x04)                                   </span>
<a name="l00079"></a>00079 <span class="preprocessor">#if   defined ( __CC_ARM )</span>
<a name="l00080"></a>00080 <span class="preprocessor"></span><span class="preprocessor">  #define __ASM            __asm                                      </span>
<a name="l00081"></a>00081 <span class="preprocessor">  #define __INLINE         __inline                                   </span>
<a name="l00082"></a>00082 <span class="preprocessor">  #define __STATIC_INLINE  static __inline</span>
<a name="l00083"></a>00083 <span class="preprocessor"></span>
<a name="l00084"></a>00084 <span class="preprocessor">#elif defined ( __GNUC__ )</span>
<a name="l00085"></a>00085 <span class="preprocessor"></span><span class="preprocessor">  #define __ASM            __asm                                      </span>
<a name="l00086"></a>00086 <span class="preprocessor">  #define __INLINE         inline                                     </span>
<a name="l00087"></a>00087 <span class="preprocessor">  #define __STATIC_INLINE  static inline</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span>
<a name="l00089"></a>00089 <span class="preprocessor">#elif defined ( __ICCARM__ )</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="preprocessor">  #define __ASM            __asm                                      </span>
<a name="l00091"></a>00091 <span class="preprocessor">  #define __INLINE         inline                                     </span>
<a name="l00092"></a>00092 <span class="preprocessor">  #define __STATIC_INLINE  static inline</span>
<a name="l00093"></a>00093 <span class="preprocessor"></span>
<a name="l00094"></a>00094 <span class="preprocessor">#elif defined ( __TMS470__ )</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span><span class="preprocessor">  #define __ASM            __asm                                      </span>
<a name="l00096"></a>00096 <span class="preprocessor">  #define __STATIC_INLINE  static inline</span>
<a name="l00097"></a>00097 <span class="preprocessor"></span>
<a name="l00098"></a>00098 <span class="preprocessor">#elif defined ( __TASKING__ )</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">  #define __ASM            __asm                                      </span>
<a name="l00100"></a>00100 <span class="preprocessor">  #define __INLINE         inline                                     </span>
<a name="l00101"></a>00101 <span class="preprocessor">  #define __STATIC_INLINE  static inline</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span>
<a name="l00103"></a>00103 <span class="preprocessor">#elif defined ( __CSMC__ )</span>
<a name="l00104"></a>00104 <span class="preprocessor"></span><span class="preprocessor">  #define __packed</span>
<a name="l00105"></a>00105 <span class="preprocessor"></span><span class="preprocessor">  #define __ASM            _asm                                      </span>
<a name="l00106"></a>00106 <span class="preprocessor">  #define __INLINE         inline                                    </span><span class="comment">/*use -pc99 on compile line !&lt; inline keyword for COSMIC Compiler   */</span>
<a name="l00107"></a>00107 <span class="preprocessor">  #define __STATIC_INLINE  static inline</span>
<a name="l00108"></a>00108 <span class="preprocessor"></span>
<a name="l00109"></a>00109 <span class="preprocessor">#endif</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span>
<a name="l00114"></a>00114 <span class="preprocessor">#if defined ( __CC_ARM )</span>
<a name="l00115"></a>00115 <span class="preprocessor"></span><span class="preprocessor">  #if defined __TARGET_FPU_VFP</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span><span class="preprocessor">    #if (__FPU_PRESENT == 1)</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span><span class="preprocessor">      #define __FPU_USED       1</span>
<a name="l00118"></a>00118 <span class="preprocessor"></span><span class="preprocessor">    #else</span>
<a name="l00119"></a>00119 <span class="preprocessor"></span><span class="preprocessor">      #warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">      #define __FPU_USED       0</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">    #endif</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="preprocessor">  #else</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="preprocessor">    #define __FPU_USED         0</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span>
<a name="l00126"></a>00126 <span class="preprocessor">#elif defined ( __GNUC__ )</span>
<a name="l00127"></a>00127 <span class="preprocessor"></span><span class="preprocessor">  #if defined (__VFP_FP__) &amp;&amp; !defined(__SOFTFP__)</span>
<a name="l00128"></a>00128 <span class="preprocessor"></span><span class="preprocessor">    #if (__FPU_PRESENT == 1)</span>
<a name="l00129"></a>00129 <span class="preprocessor"></span><span class="preprocessor">      #define __FPU_USED       1</span>
<a name="l00130"></a>00130 <span class="preprocessor"></span><span class="preprocessor">    #else</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">      #warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">      #define __FPU_USED       0</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="preprocessor">    #endif</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="preprocessor">  #else</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span><span class="preprocessor">    #define __FPU_USED         0</span>
<a name="l00136"></a>00136 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00137"></a>00137 <span class="preprocessor"></span>
<a name="l00138"></a>00138 <span class="preprocessor">#elif defined ( __ICCARM__ )</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span><span class="preprocessor">  #if defined __ARMVFP__</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span><span class="preprocessor">    #if (__FPU_PRESENT == 1)</span>
<a name="l00141"></a>00141 <span class="preprocessor"></span><span class="preprocessor">      #define __FPU_USED       1</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span><span class="preprocessor">    #else</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="preprocessor">      #warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="preprocessor">      #define __FPU_USED       0</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span><span class="preprocessor">    #endif</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span><span class="preprocessor">  #else</span>
<a name="l00147"></a>00147 <span class="preprocessor"></span><span class="preprocessor">    #define __FPU_USED         0</span>
<a name="l00148"></a>00148 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00149"></a>00149 <span class="preprocessor"></span>
<a name="l00150"></a>00150 <span class="preprocessor">#elif defined ( __TMS470__ )</span>
<a name="l00151"></a>00151 <span class="preprocessor"></span><span class="preprocessor">  #if defined __TI_VFP_SUPPORT__</span>
<a name="l00152"></a>00152 <span class="preprocessor"></span><span class="preprocessor">    #if (__FPU_PRESENT == 1)</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span><span class="preprocessor">      #define __FPU_USED       1</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="preprocessor">    #else</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="preprocessor">      #warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span><span class="preprocessor">      #define __FPU_USED       0</span>
<a name="l00157"></a>00157 <span class="preprocessor"></span><span class="preprocessor">    #endif</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span><span class="preprocessor">  #else</span>
<a name="l00159"></a>00159 <span class="preprocessor"></span><span class="preprocessor">    #define __FPU_USED         0</span>
<a name="l00160"></a>00160 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00161"></a>00161 <span class="preprocessor"></span>
<a name="l00162"></a>00162 <span class="preprocessor">#elif defined ( __TASKING__ )</span>
<a name="l00163"></a>00163 <span class="preprocessor"></span><span class="preprocessor">  #if defined __FPU_VFP__</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="preprocessor">    #if (__FPU_PRESENT == 1)</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span><span class="preprocessor">      #define __FPU_USED       1</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span><span class="preprocessor">    #else</span>
<a name="l00167"></a>00167 <span class="preprocessor"></span><span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span>
<a name="l00168"></a>00168 <span class="preprocessor"></span><span class="preprocessor">      #define __FPU_USED       0</span>
<a name="l00169"></a>00169 <span class="preprocessor"></span><span class="preprocessor">    #endif</span>
<a name="l00170"></a>00170 <span class="preprocessor"></span><span class="preprocessor">  #else</span>
<a name="l00171"></a>00171 <span class="preprocessor"></span><span class="preprocessor">    #define __FPU_USED         0</span>
<a name="l00172"></a>00172 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00173"></a>00173 <span class="preprocessor"></span>
<a name="l00174"></a>00174 <span class="preprocessor">#elif defined ( __CSMC__ )              </span><span class="comment">/* Cosmic */</span>
<a name="l00175"></a>00175 <span class="preprocessor">  #if ( __CSMC__ &amp; 0x400)               // FPU present for parser</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span><span class="preprocessor">    #if (__FPU_PRESENT == 1)</span>
<a name="l00177"></a>00177 <span class="preprocessor"></span><span class="preprocessor">      #define __FPU_USED       1</span>
<a name="l00178"></a>00178 <span class="preprocessor"></span><span class="preprocessor">    #else</span>
<a name="l00179"></a>00179 <span class="preprocessor"></span><span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span>
<a name="l00180"></a>00180 <span class="preprocessor"></span><span class="preprocessor">      #define __FPU_USED       0</span>
<a name="l00181"></a>00181 <span class="preprocessor"></span><span class="preprocessor">    #endif</span>
<a name="l00182"></a>00182 <span class="preprocessor"></span><span class="preprocessor">  #else</span>
<a name="l00183"></a>00183 <span class="preprocessor"></span><span class="preprocessor">    #define __FPU_USED         0</span>
<a name="l00184"></a>00184 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00185"></a>00185 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span>
<a name="l00187"></a>00187 <span class="preprocessor">#include &lt;stdint.h&gt;</span>                      <span class="comment">/* standard types definitions                      */</span>
<a name="l00188"></a>00188 <span class="preprocessor">#include &lt;<a class="code" href="core__cm_instr_8h.html" title="CMSIS Cortex-M Core Instruction Access Header File.">core_cmInstr.h</a>&gt;</span>                <span class="comment">/* Core Instruction Access                         */</span>
<a name="l00189"></a>00189 <span class="preprocessor">#include &lt;<a class="code" href="core__cm_func_8h.html" title="CMSIS Cortex-M Core Function Access Header File.">core_cmFunc.h</a>&gt;</span>                 <span class="comment">/* Core Function Access                            */</span>
<a name="l00190"></a>00190 <span class="preprocessor">#include &lt;<a class="code" href="core__cm_simd_8h.html" title="CMSIS Cortex-M SIMD Header File.">core_cmSimd.h</a>&gt;</span>                 <span class="comment">/* Compiler specific SIMD Intrinsics               */</span>
<a name="l00191"></a>00191 
<a name="l00192"></a>00192 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00193"></a>00193 <span class="preprocessor"></span>}
<a name="l00194"></a>00194 <span class="preprocessor">#endif</span>
<a name="l00195"></a>00195 <span class="preprocessor"></span>
<a name="l00196"></a>00196 <span class="preprocessor">#endif </span><span class="comment">/* __CORE_CM4_H_GENERIC */</span>
<a name="l00197"></a>00197 
<a name="l00198"></a>00198 <span class="preprocessor">#ifndef __CMSIS_GENERIC</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span>
<a name="l00200"></a>00200 <span class="preprocessor">#ifndef __CORE_CM4_H_DEPENDANT</span>
<a name="l00201"></a><a class="code" href="core__cm4_8h.html#a65104fb6a96df4ec7f7e72781b561060">00201</a> <span class="preprocessor"></span><span class="preprocessor">#define __CORE_CM4_H_DEPENDANT</span>
<a name="l00202"></a>00202 <span class="preprocessor"></span>
<a name="l00203"></a>00203 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00204"></a>00204 <span class="preprocessor"></span> <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {
<a name="l00205"></a>00205 <span class="preprocessor">#endif</span>
<a name="l00206"></a>00206 <span class="preprocessor"></span>
<a name="l00207"></a>00207 <span class="comment">/* check device defines and use defaults */</span>
<a name="l00208"></a>00208 <span class="preprocessor">#if defined __CHECK_DEVICE_DEFINES</span>
<a name="l00209"></a>00209 <span class="preprocessor"></span><span class="preprocessor">  #ifndef __CM4_REV</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span><span class="preprocessor">    #define __CM4_REV               0x0000</span>
<a name="l00211"></a>00211 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;__CM4_REV not defined in device header file; using default!&quot;</span>
<a name="l00212"></a>00212 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00213"></a>00213 <span class="preprocessor"></span>
<a name="l00214"></a>00214 <span class="preprocessor">  #ifndef __FPU_PRESENT</span>
<a name="l00215"></a>00215 <span class="preprocessor"></span><span class="preprocessor">    #define __FPU_PRESENT             0</span>
<a name="l00216"></a>00216 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;__FPU_PRESENT not defined in device header file; using default!&quot;</span>
<a name="l00217"></a>00217 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00218"></a>00218 <span class="preprocessor"></span>
<a name="l00219"></a>00219 <span class="preprocessor">  #ifndef __MPU_PRESENT</span>
<a name="l00220"></a>00220 <span class="preprocessor"></span><span class="preprocessor">    #define __MPU_PRESENT             0</span>
<a name="l00221"></a>00221 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;__MPU_PRESENT not defined in device header file; using default!&quot;</span>
<a name="l00222"></a>00222 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00223"></a>00223 <span class="preprocessor"></span>
<a name="l00224"></a>00224 <span class="preprocessor">  #ifndef __NVIC_PRIO_BITS</span>
<a name="l00225"></a>00225 <span class="preprocessor"></span><span class="preprocessor">    #define __NVIC_PRIO_BITS          4</span>
<a name="l00226"></a>00226 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;__NVIC_PRIO_BITS not defined in device header file; using default!&quot;</span>
<a name="l00227"></a>00227 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00228"></a>00228 <span class="preprocessor"></span>
<a name="l00229"></a>00229 <span class="preprocessor">  #ifndef __Vendor_SysTickConfig</span>
<a name="l00230"></a>00230 <span class="preprocessor"></span><span class="preprocessor">    #define __Vendor_SysTickConfig    0</span>
<a name="l00231"></a>00231 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;__Vendor_SysTickConfig not defined in device header file; using default!&quot;</span>
<a name="l00232"></a>00232 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00233"></a>00233 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00234"></a>00234 <span class="preprocessor"></span>
<a name="l00235"></a>00235 <span class="comment">/* IO definitions (access restrictions to peripheral registers) */</span>
<a name="l00243"></a>00243 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00244"></a>00244 <span class="preprocessor"></span><span class="preprocessor">  #define   __I     volatile             </span>
<a name="l00245"></a>00245 <span class="preprocessor">#else</span>
<a name="l00246"></a><a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">00246</a> <span class="preprocessor"></span><span class="preprocessor">  #define   __I     volatile const       </span>
<a name="l00247"></a>00247 <span class="preprocessor">#endif</span>
<a name="l00248"></a><a class="code" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">00248</a> <span class="preprocessor"></span><span class="preprocessor">#define     __O     volatile             </span>
<a name="l00249"></a><a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">00249</a> <span class="preprocessor">#define     __IO    volatile             </span>
<a name="l00251"></a>00251 <span class="preprocessor"></span>
<a name="l00255"></a>00255 <span class="preprocessor"></span><span class="comment">/*******************************************************************************</span>
<a name="l00256"></a>00256 <span class="comment"> *                 Register Abstraction</span>
<a name="l00257"></a>00257 <span class="comment">  Core Register contain:</span>
<a name="l00258"></a>00258 <span class="comment">  - Core Register</span>
<a name="l00259"></a>00259 <span class="comment">  - Core NVIC Register</span>
<a name="l00260"></a>00260 <span class="comment">  - Core SCB Register</span>
<a name="l00261"></a>00261 <span class="comment">  - Core SysTick Register</span>
<a name="l00262"></a>00262 <span class="comment">  - Core Debug Register</span>
<a name="l00263"></a>00263 <span class="comment">  - Core MPU Register</span>
<a name="l00264"></a>00264 <span class="comment">  - Core FPU Register</span>
<a name="l00265"></a>00265 <span class="comment"> ******************************************************************************/</span>
<a name="l00266"></a>00266 
<a name="l00278"></a>00278 <span class="keyword">typedef</span> <span class="keyword">union</span>
<a name="l00279"></a>00279 {
<a name="l00280"></a>00280   <span class="keyword">struct</span>
<a name="l00281"></a>00281   {
<a name="l00282"></a>00282     uint32_t _reserved0:16;              
<a name="l00283"></a>00283     uint32_t GE:4;                       
<a name="l00284"></a><a class="code" href="union_a_p_s_r___type.html#ac681f266e20b3b3591b961e13633ae13">00284</a>     uint32_t _reserved1:7;               
<a name="l00285"></a>00285     uint32_t Q:1;                        
<a name="l00286"></a>00286     uint32_t V:1;                        
<a name="l00287"></a>00287     uint32_t C:1;                        
<a name="l00288"></a>00288     uint32_t Z:1;                        
<a name="l00289"></a>00289     uint32_t N:1;                        
<a name="l00290"></a>00290   } b;                                   
<a name="l00291"></a>00291   uint32_t w;                            
<a name="l00292"></a>00292 } <a class="code" href="union_a_p_s_r___type.html" title="Union type to access the Application Program Status Register (APSR).">APSR_Type</a>;
<a name="l00293"></a>00293 
<a name="l00294"></a>00294 <span class="comment">/* APSR Register Definitions */</span>
<a name="l00295"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#gac469528d210043c7bd3f12f0e6824766">00295</a> <span class="preprocessor">#define APSR_N_Pos                         31                                             </span>
<a name="l00296"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#gadbc2cf55a026f661b53fadfcf822cef1">00296</a> <span class="preprocessor">#define APSR_N_Msk                         (1UL &lt;&lt; APSR_N_Pos)                            </span>
<a name="l00298"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga3661286d108b1aca308d7445685eae3a">00298</a> <span class="preprocessor">#define APSR_Z_Pos                         30                                             </span>
<a name="l00299"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga1deb4d1aa72bb83d1f79329406f15711">00299</a> <span class="preprocessor">#define APSR_Z_Msk                         (1UL &lt;&lt; APSR_Z_Pos)                            </span>
<a name="l00301"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga6cf72aa6f09a168f9e5beda1a4a887b9">00301</a> <span class="preprocessor">#define APSR_C_Pos                         29                                             </span>
<a name="l00302"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga6d47803fbad455bc10bd1ce59f2f335d">00302</a> <span class="preprocessor">#define APSR_C_Msk                         (1UL &lt;&lt; APSR_C_Pos)                            </span>
<a name="l00304"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#gac62830f67679ccd11658c4172c3e6ea7">00304</a> <span class="preprocessor">#define APSR_V_Pos                         28                                             </span>
<a name="l00305"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga33305d6701356bff6890b315fe8b5489">00305</a> <span class="preprocessor">#define APSR_V_Msk                         (1UL &lt;&lt; APSR_V_Pos)                            </span>
<a name="l00307"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga298749e176f12827328bb7b92a6b2411">00307</a> <span class="preprocessor">#define APSR_Q_Pos                         27                                             </span>
<a name="l00308"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga90ffd4ec4149c2f5dd7747c1533fb002">00308</a> <span class="preprocessor">#define APSR_Q_Msk                         (1UL &lt;&lt; APSR_Q_Pos)                            </span>
<a name="l00310"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga722cb42b5c75af3e8909fac6fd40dfdc">00310</a> <span class="preprocessor">#define APSR_GE_Pos                        16                                             </span>
<a name="l00311"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga8a3ecbc0ea2029462b0f4ce50e227db1">00311</a> <span class="preprocessor">#define APSR_GE_Msk                        (0xFUL &lt;&lt; APSR_GE_Pos)                         </span>
<a name="l00316"></a>00316 <span class="preprocessor">typedef union</span>
<a name="l00317"></a>00317 <span class="preprocessor"></span>{
<a name="l00318"></a>00318   <span class="keyword">struct</span>
<a name="l00319"></a>00319   {
<a name="l00320"></a>00320     uint32_t <a class="code" href="group__interrupt__group.html#ga0da0a19156773eca7070722f26ff66a6" title="Define service routine.">ISR</a>:9;                      
<a name="l00321"></a>00321     uint32_t _reserved0:23;              
<a name="l00322"></a>00322   } b;                                   
<a name="l00323"></a>00323   uint32_t w;                            
<a name="l00324"></a>00324 } <a class="code" href="union_i_p_s_r___type.html" title="Union type to access the Interrupt Program Status Register (IPSR).">IPSR_Type</a>;
<a name="l00325"></a>00325 
<a name="l00326"></a>00326 <span class="comment">/* IPSR Register Definitions */</span>
<a name="l00327"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga0e34027584d02c43811ae908a5ca9adf">00327</a> <span class="preprocessor">#define IPSR_ISR_Pos                        0                                             </span>
<a name="l00328"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#gaf013a4579a64d1f21f56ea9f1b33ab56">00328</a> <span class="preprocessor">#define IPSR_ISR_Msk                       (0x1FFUL </span><span class="comment">/*&lt;&lt; IPSR_ISR_Pos*/</span>)                  
<a name="l00333"></a>00333 typedef union
<a name="l00334"></a>00334 {
<a name="l00335"></a>00335   <span class="keyword">struct</span>
<a name="l00336"></a>00336   {
<a name="l00337"></a>00337     uint32_t <a class="code" href="group__interrupt__group.html#ga0da0a19156773eca7070722f26ff66a6" title="Define service routine.">ISR</a>:9;                      
<a name="l00338"></a>00338     uint32_t _reserved0:7;               
<a name="l00339"></a><a class="code" href="unionx_p_s_r___type.html#a2d0ec4ccae337c1df5658f8cf4632e76">00339</a>     uint32_t GE:4;                       
<a name="l00340"></a>00340     uint32_t _reserved1:4;               
<a name="l00341"></a>00341     uint32_t T:1;                        
<a name="l00342"></a>00342     uint32_t IT:2;                       
<a name="l00343"></a>00343     uint32_t Q:1;                        
<a name="l00344"></a>00344     uint32_t V:1;                        
<a name="l00345"></a>00345     uint32_t C:1;                        
<a name="l00346"></a>00346     uint32_t Z:1;                        
<a name="l00347"></a>00347     uint32_t N:1;                        
<a name="l00348"></a>00348   } b;                                   
<a name="l00349"></a>00349   uint32_t w;                            
<a name="l00350"></a>00350 } <a class="code" href="unionx_p_s_r___type.html" title="Union type to access the Special-Purpose Program Status Registers (xPSR).">xPSR_Type</a>;
<a name="l00351"></a>00351 
<a name="l00352"></a>00352 <span class="comment">/* xPSR Register Definitions */</span>
<a name="l00353"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga031eb1b8ebcdb3d602d0b9f2ec82a7ae">00353</a> <span class="preprocessor">#define xPSR_N_Pos                         31                                             </span>
<a name="l00354"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#gaf600f4ff41b62cf2f3b0a59b6d2e93d6">00354</a> <span class="preprocessor">#define xPSR_N_Msk                         (1UL &lt;&lt; xPSR_N_Pos)                            </span>
<a name="l00356"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga5869dd608eea73c80f0567d781d2230b">00356</a> <span class="preprocessor">#define xPSR_Z_Pos                         30                                             </span>
<a name="l00357"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga907599209fba99f579778e662021c4f2">00357</a> <span class="preprocessor">#define xPSR_Z_Msk                         (1UL &lt;&lt; xPSR_Z_Pos)                            </span>
<a name="l00359"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga14adb79b91f6634b351a1b57394e2db6">00359</a> <span class="preprocessor">#define xPSR_C_Pos                         29                                             </span>
<a name="l00360"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga21e2497255d380f956ca0f48d11d0775">00360</a> <span class="preprocessor">#define xPSR_C_Msk                         (1UL &lt;&lt; xPSR_C_Pos)                            </span>
<a name="l00362"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#gae0cfbb394490db402623d97e6a979e00">00362</a> <span class="preprocessor">#define xPSR_V_Pos                         28                                             </span>
<a name="l00363"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#gab07f94ed3b6ee695f5af719dc27995c2">00363</a> <span class="preprocessor">#define xPSR_V_Msk                         (1UL &lt;&lt; xPSR_V_Pos)                            </span>
<a name="l00365"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#gaabb4178d50676a8f19cf8f727f38ace8">00365</a> <span class="preprocessor">#define xPSR_Q_Pos                         27                                             </span>
<a name="l00366"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga133ac393c38559ae43ac36383e731dd4">00366</a> <span class="preprocessor">#define xPSR_Q_Msk                         (1UL &lt;&lt; xPSR_Q_Pos)                            </span>
<a name="l00368"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#gac5be1db1343f776ecd00f0a4ebe70a46">00368</a> <span class="preprocessor">#define xPSR_IT_Pos                        25                                             </span>
<a name="l00369"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga6dc177aab488851bb3b98cf4b420141a">00369</a> <span class="preprocessor">#define xPSR_IT_Msk                        (3UL &lt;&lt; xPSR_IT_Pos)                           </span>
<a name="l00371"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga98d801da9a49cda944f52aeae104dd38">00371</a> <span class="preprocessor">#define xPSR_T_Pos                         24                                             </span>
<a name="l00372"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga30ae2111816e82d47636a8d4577eb6ee">00372</a> <span class="preprocessor">#define xPSR_T_Msk                         (1UL &lt;&lt; xPSR_T_Pos)                            </span>
<a name="l00374"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#gae2b0f3def0f378e9f1d10a4c727a064b">00374</a> <span class="preprocessor">#define xPSR_GE_Pos                        16                                             </span>
<a name="l00375"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga967634e605d013e9b07002eca31f7903">00375</a> <span class="preprocessor">#define xPSR_GE_Msk                        (0xFUL &lt;&lt; xPSR_GE_Pos)                         </span>
<a name="l00377"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga21bff245fb1aef9683f693d9d7bb2233">00377</a> <span class="preprocessor">#define xPSR_ISR_Pos                        0                                             </span>
<a name="l00378"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#gadf8eed87e0081dfe1ef1c78a0ea91afd">00378</a> <span class="preprocessor">#define xPSR_ISR_Msk                       (0x1FFUL </span><span class="comment">/*&lt;&lt; xPSR_ISR_Pos*/</span>)                  
<a name="l00383"></a>00383 typedef union
<a name="l00384"></a>00384 {
<a name="l00385"></a>00385   <span class="keyword">struct</span>
<a name="l00386"></a>00386   {
<a name="l00387"></a>00387     uint32_t nPRIV:1;                    
<a name="l00388"></a>00388     uint32_t SPSEL:1;                    
<a name="l00389"></a><a class="code" href="union_c_o_n_t_r_o_l___type.html#ac62cfff08e6f055e0101785bad7094cd">00389</a>     uint32_t FPCA:1;                     
<a name="l00390"></a>00390     uint32_t _reserved0:29;              
<a name="l00391"></a>00391   } b;                                   
<a name="l00392"></a>00392   uint32_t w;                            
<a name="l00393"></a>00393 } <a class="code" href="union_c_o_n_t_r_o_l___type.html" title="Union type to access the Control Registers (CONTROL).">CONTROL_Type</a>;
<a name="l00394"></a>00394 
<a name="l00395"></a>00395 <span class="comment">/* CONTROL Register Definitions */</span>
<a name="l00396"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#gac7018b59b07134c5363b33eb94918a58">00396</a> <span class="preprocessor">#define CONTROL_FPCA_Pos                    2                                             </span>
<a name="l00397"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#gad20bb0212b2e1864f24af38d93587c79">00397</a> <span class="preprocessor">#define CONTROL_FPCA_Msk                   (1UL &lt;&lt; CONTROL_FPCA_Pos)                      </span>
<a name="l00399"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga07eafc53e609895342c6a530e9d01310">00399</a> <span class="preprocessor">#define CONTROL_SPSEL_Pos                   1                                             </span>
<a name="l00400"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga70b29840969b06909da21369b0b05b53">00400</a> <span class="preprocessor">#define CONTROL_SPSEL_Msk                  (1UL &lt;&lt; CONTROL_SPSEL_Pos)                     </span>
<a name="l00402"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga51b95bc03ec0d815b459bde0b14a5908">00402</a> <span class="preprocessor">#define CONTROL_nPRIV_Pos                   0                                             </span>
<a name="l00403"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#gaef3b20d77acb213338f89ce5e7bc36b0">00403</a> <span class="preprocessor">#define CONTROL_nPRIV_Msk                  (1UL </span><span class="comment">/*&lt;&lt; CONTROL_nPRIV_Pos*/</span>)                 
<a name="l00405"></a>00405 
<a name="l00416"></a>00416 typedef struct
<a name="l00417"></a>00417 {
<a name="l00418"></a>00418   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISER[8];                 
<a name="l00419"></a>00419        uint32_t RESERVED0[24];
<a name="l00420"></a>00420   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICER[8];                 
<a name="l00421"></a>00421        uint32_t RSERVED1[24];
<a name="l00422"></a>00422   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISPR[8];                 
<a name="l00423"></a>00423        uint32_t RESERVED2[24];
<a name="l00424"></a>00424   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICPR[8];                 
<a name="l00425"></a>00425        uint32_t RESERVED3[24];
<a name="l00426"></a>00426   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IABR[8];                 
<a name="l00427"></a>00427        uint32_t RESERVED4[56];
<a name="l00428"></a>00428   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  IP[240];                 
<a name="l00429"></a>00429        uint32_t RESERVED5[644];
<a name="l00430"></a>00430   <a class="code" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t STIR;                    
<a name="l00431"></a>00431 }  <a class="code" href="struct_n_v_i_c___type.html" title="Structure type to access the Nested Vectored Interrupt Controller (NVIC).">NVIC_Type</a>;
<a name="l00432"></a>00432 
<a name="l00433"></a>00433 <span class="comment">/* Software Triggered Interrupt Register Definitions */</span>
<a name="l00434"></a><a class="code" href="group___c_m_s_i_s___n_v_i_c.html#ga9eebe495e2e48d302211108837a2b3e8">00434</a> <span class="preprocessor">#define NVIC_STIR_INTID_Pos                 0                                          </span>
<a name="l00435"></a><a class="code" href="group___c_m_s_i_s___n_v_i_c.html#gae4060c4dfcebb08871ca4244176ce752">00435</a> <span class="preprocessor">#define NVIC_STIR_INTID_Msk                (0x1FFUL </span><span class="comment">/*&lt;&lt; NVIC_STIR_INTID_Pos*/</span>)        
<a name="l00437"></a>00437 
<a name="l00448"></a>00448 typedef struct
<a name="l00449"></a>00449 {
<a name="l00450"></a>00450   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CPUID;                   
<a name="l00451"></a>00451   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICSR;                    
<a name="l00452"></a>00452   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VTOR;                    
<a name="l00453"></a>00453   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AIRCR;                   
<a name="l00454"></a>00454   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCR;                     
<a name="l00455"></a>00455   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR;                     
<a name="l00456"></a>00456   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  SHP[12];                 
<a name="l00457"></a>00457   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHCSR;                   
<a name="l00458"></a>00458   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFSR;                    
<a name="l00459"></a>00459   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HFSR;                    
<a name="l00460"></a>00460   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DFSR;                    
<a name="l00461"></a>00461   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMFAR;                   
<a name="l00462"></a>00462   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BFAR;                    
<a name="l00463"></a>00463   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AFSR;                    
<a name="l00464"></a>00464   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PFR[2];                  
<a name="l00465"></a>00465   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t DFR;                     
<a name="l00466"></a>00466   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ADR;                     
<a name="l00467"></a>00467   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t MMFR[4];                 
<a name="l00468"></a>00468   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ISAR[5];                 
<a name="l00469"></a>00469        uint32_t RESERVED0[5];
<a name="l00470"></a>00470   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CPACR;                   
<a name="l00471"></a>00471 } <a class="code" href="struct_s_c_b___type.html" title="Structure type to access the System Control Block (SCB).">SCB_Type</a>;
<a name="l00472"></a>00472 
<a name="l00473"></a>00473 <span class="comment">/* SCB CPUID Register Definitions */</span>
<a name="l00474"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga58686b88f94f789d4e6f429fe1ff58cf">00474</a> <span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Pos          24                                             </span>
<a name="l00475"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga0932b31faafd47656a03ced75a31d99b">00475</a> <span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL &lt;&lt; SCB_CPUID_IMPLEMENTER_Pos)          </span>
<a name="l00477"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga104462bd0815391b4044a70bd15d3a71">00477</a> <span class="preprocessor">#define SCB_CPUID_VARIANT_Pos              20                                             </span>
<a name="l00478"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gad358dfbd04300afc1824329d128b99e8">00478</a> <span class="preprocessor">#define SCB_CPUID_VARIANT_Msk              (0xFUL &lt;&lt; SCB_CPUID_VARIANT_Pos)               </span>
<a name="l00480"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaf8b3236b08fb8e840efb682645fb0e98">00480</a> <span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Pos         16                                             </span>
<a name="l00481"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gafae4a1f27a927338ae9dc51a0e146213">00481</a> <span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL &lt;&lt; SCB_CPUID_ARCHITECTURE_Pos)          </span>
<a name="l00483"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga705f68eaa9afb042ca2407dc4e4629ac">00483</a> <span class="preprocessor">#define SCB_CPUID_PARTNO_Pos                4                                             </span>
<a name="l00484"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga98e581423ca016680c238c469aba546d">00484</a> <span class="preprocessor">#define SCB_CPUID_PARTNO_Msk               (0xFFFUL &lt;&lt; SCB_CPUID_PARTNO_Pos)              </span>
<a name="l00486"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga3c3d9071e574de11fb27ba57034838b1">00486</a> <span class="preprocessor">#define SCB_CPUID_REVISION_Pos              0                                             </span>
<a name="l00487"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga2ec0448b6483f77e7f5d08b4b81d85df">00487</a> <span class="preprocessor">#define SCB_CPUID_REVISION_Msk             (0xFUL </span><span class="comment">/*&lt;&lt; SCB_CPUID_REVISION_Pos*/</span>)          
<a name="l00489"></a>00489 <span class="comment">/* SCB Interrupt Control State Register Definitions */</span>
<a name="l00490"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga750d4b52624a46d71356db4ea769573b">00490</a> <span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Pos            31                                             </span>
<a name="l00491"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga340e3f79e9c3607dee9f2c048b6b22e8">00491</a> <span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Msk            (1UL &lt;&lt; SCB_ICSR_NMIPENDSET_Pos)               </span>
<a name="l00493"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gab5ded23d2ab1d5ff7cc7ce746205e9fe">00493</a> <span class="preprocessor">#define SCB_ICSR_PENDSVSET_Pos             28                                             </span>
<a name="l00494"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga1e40d93efb402763c8c00ddcc56724ff">00494</a> <span class="preprocessor">#define SCB_ICSR_PENDSVSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVSET_Pos)                </span>
<a name="l00496"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gae218d9022288f89faf57187c4d542ecd">00496</a> <span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Pos             27                                             </span>
<a name="l00497"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga4a901ace381d3c1c74ac82b22fae2e1e">00497</a> <span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVCLR_Pos)                </span>
<a name="l00499"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga9dbb3358c6167c9c3f85661b90fb2794">00499</a> <span class="preprocessor">#define SCB_ICSR_PENDSTSET_Pos             26                                             </span>
<a name="l00500"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga7325b61ea0ec323ef2d5c893b112e546">00500</a> <span class="preprocessor">#define SCB_ICSR_PENDSTSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTSET_Pos)                </span>
<a name="l00502"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gadbe25e4b333ece1341beb1a740168fdc">00502</a> <span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Pos             25                                             </span>
<a name="l00503"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gab241827d2a793269d8cd99b9b28c2157">00503</a> <span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTCLR_Pos)                </span>
<a name="l00505"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga11cb5b1f9ce167b81f31787a77e575df">00505</a> <span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Pos            23                                             </span>
<a name="l00506"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaa966600396290808d596fe96e92ca2b5">00506</a> <span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPREEMPT_Pos)               </span>
<a name="l00508"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga10749d92b9b744094b845c2eb46d4319">00508</a> <span class="preprocessor">#define SCB_ICSR_ISRPENDING_Pos            22                                             </span>
<a name="l00509"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga056d74fd538e5d36d3be1f28d399c877">00509</a> <span class="preprocessor">#define SCB_ICSR_ISRPENDING_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPENDING_Pos)               </span>
<a name="l00511"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gada60c92bf88d6fd21a8f49efa4a127b8">00511</a> <span class="preprocessor">#define SCB_ICSR_VECTPENDING_Pos           12                                             </span>
<a name="l00512"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gacb6992e7c7ddc27a370f62878a21ef72">00512</a> <span class="preprocessor">#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL &lt;&lt; SCB_ICSR_VECTPENDING_Pos)          </span>
<a name="l00514"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga403d154200242629e6d2764bfc12a7ec">00514</a> <span class="preprocessor">#define SCB_ICSR_RETTOBASE_Pos             11                                             </span>
<a name="l00515"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaca6fc3f79bb550f64fd7df782ed4a5f6">00515</a> <span class="preprocessor">#define SCB_ICSR_RETTOBASE_Msk             (1UL &lt;&lt; SCB_ICSR_RETTOBASE_Pos)                </span>
<a name="l00517"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gae4f602c7c5c895d5fb687b71b0979fc3">00517</a> <span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Pos             0                                             </span>
<a name="l00518"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga5533791a4ecf1b9301c883047b3e8396">00518</a> <span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL </span><span class="comment">/*&lt;&lt; SCB_ICSR_VECTACTIVE_Pos*/</span>)       
<a name="l00520"></a>00520 <span class="comment">/* SCB Vector Table Offset Register Definitions */</span>
<a name="l00521"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gac6a55451ddd38bffcff5a211d29cea78">00521</a> <span class="preprocessor">#define SCB_VTOR_TBLOFF_Pos                 7                                             </span>
<a name="l00522"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga75e395ed74042923e8c93edf50f0996c">00522</a> <span class="preprocessor">#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL &lt;&lt; SCB_VTOR_TBLOFF_Pos)           </span>
<a name="l00524"></a>00524 <span class="preprocessor"></span><span class="comment">/* SCB Application Interrupt and Reset Control Register Definitions */</span>
<a name="l00525"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaaa27c0ba600bf82c3da08c748845b640">00525</a> <span class="preprocessor">#define SCB_AIRCR_VECTKEY_Pos              16                                             </span>
<a name="l00526"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">00526</a> <span class="preprocessor">#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEY_Pos)            </span>
<a name="l00528"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaec404750ff5ca07f499a3c06b62051ef">00528</a> <span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             </span>
<a name="l00529"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gabacedaefeefc73d666bbe59ece904493">00529</a> <span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEYSTAT_Pos)        </span>
<a name="l00531"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gad31dec98fbc0d33ace63cb1f1a927923">00531</a> <span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Pos            15                                             </span>
<a name="l00532"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga2f571f93d3d4a6eac9a3040756d3d951">00532</a> <span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Msk            (1UL &lt;&lt; SCB_AIRCR_ENDIANESS_Pos)               </span>
<a name="l00534"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaca155deccdeca0f2c76b8100d24196c8">00534</a> <span class="preprocessor">#define SCB_AIRCR_PRIGROUP_Pos              8                                             </span>
<a name="l00535"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">00535</a> <span class="preprocessor">#define SCB_AIRCR_PRIGROUP_Msk             (7UL &lt;&lt; SCB_AIRCR_PRIGROUP_Pos)                </span>
<a name="l00537"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaffb2737eca1eac0fc1c282a76a40953c">00537</a> <span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Pos           2                                             </span>
<a name="l00538"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaae1181119559a5bd36e62afa373fa720">00538</a> <span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL &lt;&lt; SCB_AIRCR_SYSRESETREQ_Pos)             </span>
<a name="l00540"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaa30a12e892bb696e61626d71359a9029">00540</a> <span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             </span>
<a name="l00541"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga212c5ab1c1c82c807d30d2307aa8d218">00541</a> <span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL &lt;&lt; SCB_AIRCR_VECTCLRACTIVE_Pos)           </span>
<a name="l00543"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga0d483d9569cd9d1b46ec0d171b1f18d8">00543</a> <span class="preprocessor">#define SCB_AIRCR_VECTRESET_Pos             0                                             </span>
<a name="l00544"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga3006e31968bb9725e7b4ee0784d99f7f">00544</a> <span class="preprocessor">#define SCB_AIRCR_VECTRESET_Msk            (1UL </span><span class="comment">/*&lt;&lt; SCB_AIRCR_VECTRESET_Pos*/</span>)           
<a name="l00546"></a>00546 <span class="comment">/* SCB System Control Register Definitions */</span>
<a name="l00547"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga3bddcec40aeaf3d3a998446100fa0e44">00547</a> <span class="preprocessor">#define SCB_SCR_SEVONPEND_Pos               4                                             </span>
<a name="l00548"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gafb98656644a14342e467505f69a997c9">00548</a> <span class="preprocessor">#define SCB_SCR_SEVONPEND_Msk              (1UL &lt;&lt; SCB_SCR_SEVONPEND_Pos)                 </span>
<a name="l00550"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gab304f6258ec03bd9a6e7a360515c3cfe">00550</a> <span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Pos               2                                             </span>
<a name="l00551"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga77c06a69c63f4b3f6ec1032e911e18e7">00551</a> <span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Msk              (1UL &lt;&lt; SCB_SCR_SLEEPDEEP_Pos)                 </span>
<a name="l00553"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga3680a15114d7fdc1e25043b881308fe9">00553</a> <span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Pos             1                                             </span>
<a name="l00554"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga50a243e317b9a70781b02758d45b05ee">00554</a> <span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Msk            (1UL &lt;&lt; SCB_SCR_SLEEPONEXIT_Pos)               </span>
<a name="l00556"></a>00556 <span class="preprocessor"></span><span class="comment">/* SCB Configuration Control Register Definitions */</span>
<a name="l00557"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gac2d20a250960a432cc74da59d20e2f86">00557</a> <span class="preprocessor">#define SCB_CCR_STKALIGN_Pos                9                                             </span>
<a name="l00558"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga33cf22d3d46af158a03aad25ddea1bcb">00558</a> <span class="preprocessor">#define SCB_CCR_STKALIGN_Msk               (1UL &lt;&lt; SCB_CCR_STKALIGN_Pos)                  </span>
<a name="l00560"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga4010a4f9e2a745af1b58abe1f791ebbf">00560</a> <span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Pos               8                                             </span>
<a name="l00561"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga89a28cc31cfc7d52d9d7a8fcc69c7eac">00561</a> <span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Msk              (1UL &lt;&lt; SCB_CCR_BFHFNMIGN_Pos)                 </span>
<a name="l00563"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gac8d512998bb8cd9333fb7627ddf59bba">00563</a> <span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Pos               4                                             </span>
<a name="l00564"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gabb9aeac71b3abd8586d0297070f61dcb">00564</a> <span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Msk              (1UL &lt;&lt; SCB_CCR_DIV_0_TRP_Pos)                 </span>
<a name="l00566"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gac4e4928b864ea10fc24dbbc57d976229">00566</a> <span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Pos             3                                             </span>
<a name="l00567"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga68c96ad594af70c007923979085c99e0">00567</a> <span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Msk            (1UL &lt;&lt; SCB_CCR_UNALIGN_TRP_Pos)               </span>
<a name="l00569"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga789e41f45f59a8cd455fd59fa7652e5e">00569</a> <span class="preprocessor">#define SCB_CCR_USERSETMPEND_Pos            1                                             </span>
<a name="l00570"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga4cf59b6343ca962c80e1885710da90aa">00570</a> <span class="preprocessor">#define SCB_CCR_USERSETMPEND_Msk           (1UL &lt;&lt; SCB_CCR_USERSETMPEND_Pos)              </span>
<a name="l00572"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gab4615f7deb07386350365b10240a3c83">00572</a> <span class="preprocessor">#define SCB_CCR_NONBASETHRDENA_Pos          0                                             </span>
<a name="l00573"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gafe0f6be81b35d72d0736a0a1e3b4fbb3">00573</a> <span class="preprocessor">#define SCB_CCR_NONBASETHRDENA_Msk         (1UL </span><span class="comment">/*&lt;&lt; SCB_CCR_NONBASETHRDENA_Pos*/</span>)        
<a name="l00575"></a>00575 <span class="comment">/* SCB System Handler Control and State Register Definitions */</span>
<a name="l00576"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gae71949507636fda388ec11d5c2d30b52">00576</a> <span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_Pos          18                                             </span>
<a name="l00577"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga056fb6be590857bbc029bed48b21dd79">00577</a> <span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_USGFAULTENA_Pos)             </span>
<a name="l00579"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga3d32edbe4a5c0335f808cfc19ec7e844">00579</a> <span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_Pos          17                                             </span>
<a name="l00580"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga43e8cbe619c9980e0d1aacc85d9b9e47">00580</a> <span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_BUSFAULTENA_Pos)             </span>
<a name="l00582"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga685b4564a8760b4506f14ec4307b7251">00582</a> <span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_Pos          16                                             </span>
<a name="l00583"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaf084424fa1f69bea36a1c44899d83d17">00583</a> <span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_MEMFAULTENA_Pos)             </span>
<a name="l00585"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga2f93ec9b243f94cdd3e94b8f0bf43641">00585</a> <span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Pos         15                                             </span>
<a name="l00586"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga6095a7acfbad66f52822b1392be88652">00586</a> <span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL &lt;&lt; SCB_SHCSR_SVCALLPENDED_Pos)            </span>
<a name="l00588"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaa22551e24a72b65f1e817f7ab462203b">00588</a> <span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             </span>
<a name="l00589"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga677c23749c4d348f30fb471d1223e783">00589</a> <span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_BUSFAULTPENDED_Pos)          </span>
<a name="l00591"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">00591</a> <span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             </span>
<a name="l00592"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga9abc6c2e395f9e5af4ce05fc420fb04c">00592</a> <span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_MEMFAULTPENDED_Pos)          </span>
<a name="l00594"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga3cf03acf1fdc2edc3b047ddd47ebbf87">00594</a> <span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             </span>
<a name="l00595"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga122b4f732732010895e438803a29d3cc">00595</a> <span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_USGFAULTPENDED_Pos)          </span>
<a name="l00597"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaec9ca3b1213c49e2442373445e1697de">00597</a> <span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Pos           11                                             </span>
<a name="l00598"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gafef530088dc6d6bfc9f1893d52853684">00598</a> <span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Msk           (1UL &lt;&lt; SCB_SHCSR_SYSTICKACT_Pos)              </span>
<a name="l00600"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga9b9fa69ce4c5ce7fe0861dbccfb15939">00600</a> <span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Pos            10                                             </span>
<a name="l00601"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gae0e837241a515d4cbadaaae1faa8e039">00601</a> <span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Msk            (1UL &lt;&lt; SCB_SHCSR_PENDSVACT_Pos)               </span>
<a name="l00603"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga8b71cf4c61803752a41c96deb00d26af">00603</a> <span class="preprocessor">#define SCB_SHCSR_MONITORACT_Pos            8                                             </span>
<a name="l00604"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaad09b4bc36e9bccccc2e110d20b16e1a">00604</a> <span class="preprocessor">#define SCB_SHCSR_MONITORACT_Msk           (1UL &lt;&lt; SCB_SHCSR_MONITORACT_Pos)              </span>
<a name="l00606"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga977f5176be2bc8b123873861b38bc02f">00606</a> <span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Pos             7                                             </span>
<a name="l00607"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga634c0f69a233475289023ae5cb158fdf">00607</a> <span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Msk            (1UL &lt;&lt; SCB_SHCSR_SVCALLACT_Pos)               </span>
<a name="l00609"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gae06f54f5081f01ed3f6824e451ad3656">00609</a> <span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_Pos           3                                             </span>
<a name="l00610"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gab3166103b5a5f7931d0df90949c47dfe">00610</a> <span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_USGFAULTACT_Pos)             </span>
<a name="l00612"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaf272760f2df9ecdd8a5fbbd65c0b767a">00612</a> <span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_Pos           1                                             </span>
<a name="l00613"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga9d7a8b1054b655ad08d85c3c535d4f73">00613</a> <span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_BUSFAULTACT_Pos)             </span>
<a name="l00615"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga7c856f79a75dcc1d1517b19a67691803">00615</a> <span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_Pos           0                                             </span>
<a name="l00616"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga9147fd4e1b12394ae26eadf900a023a3">00616</a> <span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL </span><span class="comment">/*&lt;&lt; SCB_SHCSR_MEMFAULTACT_Pos*/</span>)         
<a name="l00618"></a>00618 <span class="comment">/* SCB Configurable Fault Status Registers Definitions */</span>
<a name="l00619"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gac8e4197b295c8560e68e2d71285c7879">00619</a> <span class="preprocessor">#define SCB_CFSR_USGFAULTSR_Pos            16                                             </span>
<a name="l00620"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga565807b1a3f31891f1f967d0fa30d03f">00620</a> <span class="preprocessor">#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL &lt;&lt; SCB_CFSR_USGFAULTSR_Pos)          </span>
<a name="l00622"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga555a24f4f57d199f91d1d1ab7c8c3c8a">00622</a> <span class="preprocessor">#define SCB_CFSR_BUSFAULTSR_Pos             8                                             </span>
<a name="l00623"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga26dc1ddfdc37a6b92597a6f7e498c1d6">00623</a> <span class="preprocessor">#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL &lt;&lt; SCB_CFSR_BUSFAULTSR_Pos)            </span>
<a name="l00625"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga91f41491cec5b5acca3fbc94efbd799e">00625</a> <span class="preprocessor">#define SCB_CFSR_MEMFAULTSR_Pos             0                                             </span>
<a name="l00626"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gad46716159a3808c9e7da22067d6bec98">00626</a> <span class="preprocessor">#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL </span><span class="comment">/*&lt;&lt; SCB_CFSR_MEMFAULTSR_Pos*/</span>)        
<a name="l00628"></a>00628 <span class="comment">/* SCB Hard Fault Status Registers Definitions */</span>
<a name="l00629"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga300c90cfb7b35c82b4d44ad16c757ffb">00629</a> <span class="preprocessor">#define SCB_HFSR_DEBUGEVT_Pos              31                                             </span>
<a name="l00630"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gababd60e94756bb33929d5e6f25d8dba3">00630</a> <span class="preprocessor">#define SCB_HFSR_DEBUGEVT_Msk              (1UL &lt;&lt; SCB_HFSR_DEBUGEVT_Pos)                 </span>
<a name="l00632"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gab361e54183a378474cb419ae2a55d6f4">00632</a> <span class="preprocessor">#define SCB_HFSR_FORCED_Pos                30                                             </span>
<a name="l00633"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga6560d97ed043bc01152a7247bafa3157">00633</a> <span class="preprocessor">#define SCB_HFSR_FORCED_Msk                (1UL &lt;&lt; SCB_HFSR_FORCED_Pos)                   </span>
<a name="l00635"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga77993da8de35adea7bda6a4475f036ab">00635</a> <span class="preprocessor">#define SCB_HFSR_VECTTBL_Pos                1                                             </span>
<a name="l00636"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaac5e289211d0a63fe879a9691cb9e1a9">00636</a> <span class="preprocessor">#define SCB_HFSR_VECTTBL_Msk               (1UL &lt;&lt; SCB_HFSR_VECTTBL_Pos)                  </span>
<a name="l00638"></a>00638 <span class="preprocessor"></span><span class="comment">/* SCB Debug Fault Status Register Definitions */</span>
<a name="l00639"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga13f502fb5ac673df9c287488c40b0c1d">00639</a> <span class="preprocessor">#define SCB_DFSR_EXTERNAL_Pos               4                                             </span>
<a name="l00640"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga3cba2ec1f588ce0b10b191d6b0d23399">00640</a> <span class="preprocessor">#define SCB_DFSR_EXTERNAL_Msk              (1UL &lt;&lt; SCB_DFSR_EXTERNAL_Pos)                 </span>
<a name="l00642"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gad02d3eaf062ac184c18a7889c9b6de57">00642</a> <span class="preprocessor">#define SCB_DFSR_VCATCH_Pos                 3                                             </span>
<a name="l00643"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gacbb931575c07b324ec793775b7c44d05">00643</a> <span class="preprocessor">#define SCB_DFSR_VCATCH_Msk                (1UL &lt;&lt; SCB_DFSR_VCATCH_Pos)                   </span>
<a name="l00645"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaccf82364c6d0ed7206f1084277b7cc61">00645</a> <span class="preprocessor">#define SCB_DFSR_DWTTRAP_Pos                2                                             </span>
<a name="l00646"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga3f7384b8a761704655fd45396a305663">00646</a> <span class="preprocessor">#define SCB_DFSR_DWTTRAP_Msk               (1UL &lt;&lt; SCB_DFSR_DWTTRAP_Pos)                  </span>
<a name="l00648"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaf28fdce48655f0dcefb383aebf26b050">00648</a> <span class="preprocessor">#define SCB_DFSR_BKPT_Pos                   1                                             </span>
<a name="l00649"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga609edf8f50bc49adb51ae28bcecefe1f">00649</a> <span class="preprocessor">#define SCB_DFSR_BKPT_Msk                  (1UL &lt;&lt; SCB_DFSR_BKPT_Pos)                     </span>
<a name="l00651"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaef4ec28427f9f88ac70a13ae4e541378">00651</a> <span class="preprocessor">#define SCB_DFSR_HALTED_Pos                 0                                             </span>
<a name="l00652"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga200bcf918d57443b5e29e8ce552e4bdf">00652</a> <span class="preprocessor">#define SCB_DFSR_HALTED_Msk                (1UL </span><span class="comment">/*&lt;&lt; SCB_DFSR_HALTED_Pos*/</span>)               
<a name="l00654"></a>00654 
<a name="l00665"></a>00665 typedef struct
<a name="l00666"></a>00666 {
<a name="l00667"></a>00667        uint32_t RESERVED0[1];
<a name="l00668"></a>00668   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ICTR;                    
<a name="l00669"></a><a class="code" href="struct_s_cn_s_c_b___type.html#aacadedade30422fed705e8dfc8e6cd8d">00669</a>   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_cn_s_c_b___type.html#aacadedade30422fed705e8dfc8e6cd8d">ACTLR</a>;                   
<a name="l00670"></a>00670 } <a class="code" href="struct_s_cn_s_c_b___type.html" title="Structure type to access the System Control and ID Register not in the SCB.">SCnSCB_Type</a>;
<a name="l00671"></a>00671 
<a name="l00672"></a>00672 <span class="comment">/* Interrupt Controller Type Register Definitions */</span>
<a name="l00673"></a><a class="code" href="group___c_m_s_i_s___s_cn_s_c_b.html#ga0777ddf379af50f9ca41d40573bfffc5">00673</a> <span class="preprocessor">#define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          </span>
<a name="l00674"></a><a class="code" href="group___c_m_s_i_s___s_cn_s_c_b.html#ga3efa0f5210051464e1034b19fc7b33c7">00674</a> <span class="preprocessor">#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL </span><span class="comment">/*&lt;&lt; SCnSCB_ICTR_INTLINESNUM_Pos*/</span>)  
<a name="l00676"></a>00676 <span class="comment">/* Auxiliary Control Register Definitions */</span>
<a name="l00677"></a><a class="code" href="group___c_m_s_i_s___s_cn_s_c_b.html#gaff0b57464c60fea8182b903676f8de49">00677</a> <span class="preprocessor">#define SCnSCB_ACTLR_DISOOFP_Pos            9                                          </span>
<a name="l00678"></a><a class="code" href="group___c_m_s_i_s___s_cn_s_c_b.html#ga1ecd6adafa43464d7097b132c19e8640">00678</a> <span class="preprocessor">#define SCnSCB_ACTLR_DISOOFP_Msk           (1UL &lt;&lt; SCnSCB_ACTLR_DISOOFP_Pos)           </span>
<a name="l00680"></a><a class="code" href="group___c_m_s_i_s___s_cn_s_c_b.html#gaa194809383bc72ecf3416d85709281d7">00680</a> <span class="preprocessor">#define SCnSCB_ACTLR_DISFPCA_Pos            8                                          </span>
<a name="l00681"></a><a class="code" href="group___c_m_s_i_s___s_cn_s_c_b.html#ga10d5aa4a196dcde6f476016ece2c1b69">00681</a> <span class="preprocessor">#define SCnSCB_ACTLR_DISFPCA_Msk           (1UL &lt;&lt; SCnSCB_ACTLR_DISFPCA_Pos)           </span>
<a name="l00683"></a><a class="code" href="group___c_m_s_i_s___s_cn_s_c_b.html#gaab395870643a0bee78906bb15ca5bd02">00683</a> <span class="preprocessor">#define SCnSCB_ACTLR_DISFOLD_Pos            2                                          </span>
<a name="l00684"></a><a class="code" href="group___c_m_s_i_s___s_cn_s_c_b.html#gaa9dd2d4a2350499188f438d0aa9fd982">00684</a> <span class="preprocessor">#define SCnSCB_ACTLR_DISFOLD_Msk           (1UL &lt;&lt; SCnSCB_ACTLR_DISFOLD_Pos)           </span>
<a name="l00686"></a><a class="code" href="group___c_m_s_i_s___s_cn_s_c_b.html#gafa2eb37493c0f8dae77cde81ecf80f77">00686</a> <span class="preprocessor">#define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          </span>
<a name="l00687"></a><a class="code" href="group___c_m_s_i_s___s_cn_s_c_b.html#ga6cda7b7219232a008ec52cc8e89d5d08">00687</a> <span class="preprocessor">#define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL &lt;&lt; SCnSCB_ACTLR_DISDEFWBUF_Pos)        </span>
<a name="l00689"></a><a class="code" href="group___c_m_s_i_s___s_cn_s_c_b.html#gaaa3e79f5ead4a32c0ea742b2a9ffc0cd">00689</a> <span class="preprocessor">#define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          </span>
<a name="l00690"></a><a class="code" href="group___c_m_s_i_s___s_cn_s_c_b.html#ga2a2818f0489ad10b6ea2964e899d4cbc">00690</a> <span class="preprocessor">#define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL </span><span class="comment">/*&lt;&lt; SCnSCB_ACTLR_DISMCYCINT_Pos*/</span>)    
<a name="l00692"></a>00692 
<a name="l00703"></a>00703 typedef struct
<a name="l00704"></a>00704 {
<a name="l00705"></a>00705   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTRL;                    
<a name="l00706"></a>00706   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LOAD;                    
<a name="l00707"></a>00707   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VAL;                     
<a name="l00708"></a>00708   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CALIB;                   
<a name="l00709"></a>00709 } <a class="code" href="struct_sys_tick___type.html" title="Structure type to access the System Timer (SysTick).">SysTick_Type</a>;
<a name="l00710"></a>00710 
<a name="l00711"></a>00711 <span class="comment">/* SysTick Control / Status Register Definitions */</span>
<a name="l00712"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#gadbb65d4a815759649db41df216ed4d60">00712</a> <span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Pos         16                                             </span>
<a name="l00713"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga1bf3033ecccf200f59baefe15dbb367c">00713</a> <span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Msk         (1UL &lt;&lt; SysTick_CTRL_COUNTFLAG_Pos)            </span>
<a name="l00715"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga24fbc69a5f0b78d67fda2300257baff1">00715</a> <span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Pos          2                                             </span>
<a name="l00716"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#gaa41d06039797423a46596bd313d57373">00716</a> <span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Msk         (1UL &lt;&lt; SysTick_CTRL_CLKSOURCE_Pos)            </span>
<a name="l00718"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga88f45bbb89ce8df3cd2b2613c7b48214">00718</a> <span class="preprocessor">#define SysTick_CTRL_TICKINT_Pos            1                                             </span>
<a name="l00719"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga95bb984266ca764024836a870238a027">00719</a> <span class="preprocessor">#define SysTick_CTRL_TICKINT_Msk           (1UL &lt;&lt; SysTick_CTRL_TICKINT_Pos)              </span>
<a name="l00721"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga0b48cc1e36d92a92e4bf632890314810">00721</a> <span class="preprocessor">#define SysTick_CTRL_ENABLE_Pos             0                                             </span>
<a name="l00722"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga16c9fee0ed0235524bdeb38af328fd1f">00722</a> <span class="preprocessor">#define SysTick_CTRL_ENABLE_Msk            (1UL </span><span class="comment">/*&lt;&lt; SysTick_CTRL_ENABLE_Pos*/</span>)           
<a name="l00724"></a>00724 <span class="comment">/* SysTick Reload Register Definitions */</span>
<a name="l00725"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#gaf44d10df359dc5bf5752b0894ae3bad2">00725</a> <span class="preprocessor">#define SysTick_LOAD_RELOAD_Pos             0                                             </span>
<a name="l00726"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga265912a7962f0e1abd170336e579b1b1">00726</a> <span class="preprocessor">#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_LOAD_RELOAD_Pos*/</span>)    
<a name="l00728"></a>00728 <span class="comment">/* SysTick Current Register Definitions */</span>
<a name="l00729"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga3208104c3b019b5de35ae8c21d5c34dd">00729</a> <span class="preprocessor">#define SysTick_VAL_CURRENT_Pos             0                                             </span>
<a name="l00730"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#gafc77b56d568930b49a2474debc75ab45">00730</a> <span class="preprocessor">#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_VAL_CURRENT_Pos*/</span>)    
<a name="l00732"></a>00732 <span class="comment">/* SysTick Calibration Register Definitions */</span>
<a name="l00733"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga534dbe414e7a46a6ce4c1eca1fbff409">00733</a> <span class="preprocessor">#define SysTick_CALIB_NOREF_Pos            31                                             </span>
<a name="l00734"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga3af0d891fdd99bcc8d8912d37830edb6">00734</a> <span class="preprocessor">#define SysTick_CALIB_NOREF_Msk            (1UL &lt;&lt; SysTick_CALIB_NOREF_Pos)               </span>
<a name="l00736"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#gadd0c9cd6641b9f6a0c618e7982954860">00736</a> <span class="preprocessor">#define SysTick_CALIB_SKEW_Pos             30                                             </span>
<a name="l00737"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga8a6a85a87334776f33d77fd147587431">00737</a> <span class="preprocessor">#define SysTick_CALIB_SKEW_Msk             (1UL &lt;&lt; SysTick_CALIB_SKEW_Pos)                </span>
<a name="l00739"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#gacae558f6e75a0bed5d826f606d8e695e">00739</a> <span class="preprocessor">#define SysTick_CALIB_TENMS_Pos             0                                             </span>
<a name="l00740"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#gaf1e68865c5aece2ad58971225bd3e95e">00740</a> <span class="preprocessor">#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_CALIB_TENMS_Pos*/</span>)    
<a name="l00742"></a>00742 
<a name="l00753"></a>00753 typedef struct
<a name="l00754"></a>00754 {
<a name="l00755"></a>00755   <a class="code" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  <span class="keyword">union</span>
<a name="l00756"></a>00756   {
<a name="l00757"></a>00757     <a class="code" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t    u8;                  
<a name="l00758"></a>00758     <a class="code" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint16_t   u16;                 
<a name="l00759"></a>00759     <a class="code" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t   u32;                 
<a name="l00760"></a>00760   }  <a class="code" href="group___s_a_m_r21_e16_a__base.html#ga614217d263be1fb1a5f76e2ff7be19a2" title="(PORT) APB Base Address">PORT</a> [32];                          
<a name="l00761"></a>00761        uint32_t RESERVED0[864];
<a name="l00762"></a>00762   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TER;                     
<a name="l00763"></a>00763        uint32_t RESERVED1[15];
<a name="l00764"></a>00764   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TPR;                     
<a name="l00765"></a>00765        uint32_t RESERVED2[15];
<a name="l00766"></a>00766   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR;                     
<a name="l00767"></a>00767        uint32_t RESERVED3[29];
<a name="l00768"></a>00768   <a class="code" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t IWR;                     
<a name="l00769"></a>00769   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t IRR;                     
<a name="l00770"></a>00770   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IMCR;                    
<a name="l00771"></a>00771        uint32_t RESERVED4[43];
<a name="l00772"></a>00772   <a class="code" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t LAR;                     
<a name="l00773"></a>00773   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t LSR;                     
<a name="l00774"></a>00774        uint32_t RESERVED5[6];
<a name="l00775"></a>00775   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PID4;                    
<a name="l00776"></a>00776   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PID5;                    
<a name="l00777"></a>00777   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PID6;                    
<a name="l00778"></a>00778   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PID7;                    
<a name="l00779"></a>00779   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PID0;                    
<a name="l00780"></a>00780   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PID1;                    
<a name="l00781"></a>00781   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PID2;                    
<a name="l00782"></a>00782   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PID3;                    
<a name="l00783"></a>00783   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CID0;                    
<a name="l00784"></a>00784   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CID1;                    
<a name="l00785"></a>00785   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CID2;                    
<a name="l00786"></a>00786   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CID3;                    
<a name="l00787"></a>00787 } <a class="code" href="struct_i_t_m___type.html" title="Structure type to access the Instrumentation Trace Macrocell Register (ITM).">ITM_Type</a>;
<a name="l00788"></a>00788 
<a name="l00789"></a>00789 <span class="comment">/* ITM Trace Privilege Register Definitions */</span>
<a name="l00790"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga7abe5e590d1611599df87a1884a352e8">00790</a> <span class="preprocessor">#define ITM_TPR_PRIVMASK_Pos                0                                             </span>
<a name="l00791"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga168e089d882df325a387aab3a802a46b">00791</a> <span class="preprocessor">#define ITM_TPR_PRIVMASK_Msk               (0xFUL </span><span class="comment">/*&lt;&lt; ITM_TPR_PRIVMASK_Pos*/</span>)            
<a name="l00793"></a>00793 <span class="comment">/* ITM Trace Control Register Definitions */</span>
<a name="l00794"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga9174ad4a36052c377cef4e6aba2ed484">00794</a> <span class="preprocessor">#define ITM_TCR_BUSY_Pos                   23                                             </span>
<a name="l00795"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga43ad7cf33de12f2ef3a412d4f354c60f">00795</a> <span class="preprocessor">#define ITM_TCR_BUSY_Msk                   (1UL &lt;&lt; ITM_TCR_BUSY_Pos)                      </span>
<a name="l00797"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#gaca0281de867f33114aac0636f7ce65d3">00797</a> <span class="preprocessor">#define ITM_TCR_TraceBusID_Pos             16                                             </span>
<a name="l00798"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga60c20bd9649d1da5a2be8e656ba19a60">00798</a> <span class="preprocessor">#define ITM_TCR_TraceBusID_Msk             (0x7FUL &lt;&lt; ITM_TCR_TraceBusID_Pos)             </span>
<a name="l00800"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga96c7c7cbc0d98426c408090b41f583f1">00800</a> <span class="preprocessor">#define ITM_TCR_GTSFREQ_Pos                10                                             </span>
<a name="l00801"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#gade862cf009827f7f6748fc44c541b067">00801</a> <span class="preprocessor">#define ITM_TCR_GTSFREQ_Msk                (3UL &lt;&lt; ITM_TCR_GTSFREQ_Pos)                   </span>
<a name="l00803"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#gad7bc9ee1732032c6e0de035f0978e473">00803</a> <span class="preprocessor">#define ITM_TCR_TSPrescale_Pos              8                                             </span>
<a name="l00804"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga7a723f71bfb0204c264d8dbe8cc7ae52">00804</a> <span class="preprocessor">#define ITM_TCR_TSPrescale_Msk             (3UL &lt;&lt; ITM_TCR_TSPrescale_Pos)                </span>
<a name="l00806"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga7a380f0c8078f6560051406583ecd6a5">00806</a> <span class="preprocessor">#define ITM_TCR_SWOENA_Pos                  4                                             </span>
<a name="l00807"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga97476cb65bab16a328b35f81fd02010a">00807</a> <span class="preprocessor">#define ITM_TCR_SWOENA_Msk                 (1UL &lt;&lt; ITM_TCR_SWOENA_Pos)                    </span>
<a name="l00809"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga30e83ebb33aa766070fe3d1f27ae820e">00809</a> <span class="preprocessor">#define ITM_TCR_DWTENA_Pos                  3                                             </span>
<a name="l00810"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga98ea1c596d43d3633a202f9ee746cf70">00810</a> <span class="preprocessor">#define ITM_TCR_DWTENA_Msk                 (1UL &lt;&lt; ITM_TCR_DWTENA_Pos)                    </span>
<a name="l00812"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#gaa93a1147a39fc63980d299231252a30e">00812</a> <span class="preprocessor">#define ITM_TCR_SYNCENA_Pos                 2                                             </span>
<a name="l00813"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#gac89b74a78701c25b442105d7fe2bbefb">00813</a> <span class="preprocessor">#define ITM_TCR_SYNCENA_Msk                (1UL &lt;&lt; ITM_TCR_SYNCENA_Pos)                   </span>
<a name="l00815"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga5aa381845f810114ab519b90753922a1">00815</a> <span class="preprocessor">#define ITM_TCR_TSENA_Pos                   1                                             </span>
<a name="l00816"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga436b2e8fa24328f48f2da31c00fc9e65">00816</a> <span class="preprocessor">#define ITM_TCR_TSENA_Msk                  (1UL &lt;&lt; ITM_TCR_TSENA_Pos)                     </span>
<a name="l00818"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga3286b86004bce7ffe17ee269f87f8d9d">00818</a> <span class="preprocessor">#define ITM_TCR_ITMENA_Pos                  0                                             </span>
<a name="l00819"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">00819</a> <span class="preprocessor">#define ITM_TCR_ITMENA_Msk                 (1UL </span><span class="comment">/*&lt;&lt; ITM_TCR_ITMENA_Pos*/</span>)                
<a name="l00821"></a>00821 <span class="comment">/* ITM Integration Write Register Definitions */</span>
<a name="l00822"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga04d3f842ad48f6a9127b4cecc963e1d7">00822</a> <span class="preprocessor">#define ITM_IWR_ATVALIDM_Pos                0                                             </span>
<a name="l00823"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga67b969f8f04ed15886727788f0e2ffd7">00823</a> <span class="preprocessor">#define ITM_IWR_ATVALIDM_Msk               (1UL </span><span class="comment">/*&lt;&lt; ITM_IWR_ATVALIDM_Pos*/</span>)              
<a name="l00825"></a>00825 <span class="comment">/* ITM Integration Read Register Definitions */</span>
<a name="l00826"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga259edfd1d2e877a62e06d7a240df97f4">00826</a> <span class="preprocessor">#define ITM_IRR_ATREADYM_Pos                0                                             </span>
<a name="l00827"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga3dbc3e15f5bde2669cd8121a1fe419b9">00827</a> <span class="preprocessor">#define ITM_IRR_ATREADYM_Msk               (1UL </span><span class="comment">/*&lt;&lt; ITM_IRR_ATREADYM_Pos*/</span>)              
<a name="l00829"></a>00829 <span class="comment">/* ITM Integration Mode Control Register Definitions */</span>
<a name="l00830"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga08de02bf32caf48aaa29f7c68ff5d755">00830</a> <span class="preprocessor">#define ITM_IMCR_INTEGRATION_Pos            0                                             </span>
<a name="l00831"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga8838bd3dd04c1a6be97cd946364a3fd2">00831</a> <span class="preprocessor">#define ITM_IMCR_INTEGRATION_Msk           (1UL </span><span class="comment">/*&lt;&lt; ITM_IMCR_INTEGRATION_Pos*/</span>)          
<a name="l00833"></a>00833 <span class="comment">/* ITM Lock Status Register Definitions */</span>
<a name="l00834"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#gabfae3e570edc8759597311ed6dfb478e">00834</a> <span class="preprocessor">#define ITM_LSR_ByteAcc_Pos                 2                                             </span>
<a name="l00835"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga91f492b2891bb8b7eac5b58de7b220f4">00835</a> <span class="preprocessor">#define ITM_LSR_ByteAcc_Msk                (1UL &lt;&lt; ITM_LSR_ByteAcc_Pos)                   </span>
<a name="l00837"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga144a49e12b83ad9809fdd2769094fdc0">00837</a> <span class="preprocessor">#define ITM_LSR_Access_Pos                  1                                             </span>
<a name="l00838"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#gac8ae69f11c0311da226c0c8ec40b3d37">00838</a> <span class="preprocessor">#define ITM_LSR_Access_Msk                 (1UL &lt;&lt; ITM_LSR_Access_Pos)                    </span>
<a name="l00840"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#gaf5740689cf14564d3f3fd91299b6c88d">00840</a> <span class="preprocessor">#define ITM_LSR_Present_Pos                 0                                             </span>
<a name="l00841"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#gaa5bc2a7f5f1d69ff819531f5508bb017">00841</a> <span class="preprocessor">#define ITM_LSR_Present_Msk                (1UL </span><span class="comment">/*&lt;&lt; ITM_LSR_Present_Pos*/</span>)               
<a name="l00843"></a>00843  <span class="comment">/* end of group CMSIS_ITM */</span>
<a name="l00844"></a>00844 
<a name="l00845"></a>00845 
<a name="l00854"></a>00854 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00855"></a>00855 {
<a name="l00856"></a>00856   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTRL;                    
<a name="l00857"></a>00857   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CYCCNT;                  
<a name="l00858"></a>00858   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CPICNT;                  
<a name="l00859"></a>00859   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXCCNT;                  
<a name="l00860"></a>00860   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SLEEPCNT;                
<a name="l00861"></a>00861   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LSUCNT;                  
<a name="l00862"></a>00862   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FOLDCNT;                 
<a name="l00863"></a>00863   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PCSR;                    
<a name="l00864"></a>00864   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t COMP0;                   
<a name="l00865"></a>00865   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MASK0;                   
<a name="l00866"></a>00866   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FUNCTION0;               
<a name="l00867"></a>00867        uint32_t RESERVED0[1];
<a name="l00868"></a>00868   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t COMP1;                   
<a name="l00869"></a>00869   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MASK1;                   
<a name="l00870"></a>00870   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FUNCTION1;               
<a name="l00871"></a>00871        uint32_t RESERVED1[1];
<a name="l00872"></a>00872   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t COMP2;                   
<a name="l00873"></a>00873   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MASK2;                   
<a name="l00874"></a>00874   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FUNCTION2;               
<a name="l00875"></a>00875        uint32_t RESERVED2[1];
<a name="l00876"></a>00876   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t COMP3;                   
<a name="l00877"></a>00877   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MASK3;                   
<a name="l00878"></a>00878   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FUNCTION3;               
<a name="l00879"></a>00879 } <a class="code" href="struct_d_w_t___type.html" title="Structure type to access the Data Watchpoint and Trace Register (DWT).">DWT_Type</a>;
<a name="l00880"></a>00880 
<a name="l00881"></a>00881 <span class="comment">/* DWT Control Register Definitions */</span>
<a name="l00882"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gaac44b9b7d5391a7ffef129b7f6c84cd7">00882</a> <span class="preprocessor">#define DWT_CTRL_NUMCOMP_Pos               28                                          </span>
<a name="l00883"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gaa3d37d68c2ba73f2026265584c2815e7">00883</a> <span class="preprocessor">#define DWT_CTRL_NUMCOMP_Msk               (0xFUL &lt;&lt; DWT_CTRL_NUMCOMP_Pos)             </span>
<a name="l00885"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gaa82840323a2628e7f4a2b09b74fa73fd">00885</a> <span class="preprocessor">#define DWT_CTRL_NOTRCPKT_Pos              27                                          </span>
<a name="l00886"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga04d8bb0a065ca38e2e5f13a97e1f7073">00886</a> <span class="preprocessor">#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOTRCPKT_Pos)            </span>
<a name="l00888"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gad997b9026715d5609b5a3b144eca42d0">00888</a> <span class="preprocessor">#define DWT_CTRL_NOEXTTRIG_Pos             26                                          </span>
<a name="l00889"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gacc7d15edf7a27147c422099ab475953e">00889</a> <span class="preprocessor">#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL &lt;&lt; DWT_CTRL_NOEXTTRIG_Pos)           </span>
<a name="l00891"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga337f6167d960f57f12aa382ffecce522">00891</a> <span class="preprocessor">#define DWT_CTRL_NOCYCCNT_Pos              25                                          </span>
<a name="l00892"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gaf40c8d7a4fd978034c137e90f714c143">00892</a> <span class="preprocessor">#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOCYCCNT_Pos)            </span>
<a name="l00894"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gad52a0e5be84363ab166cc17beca0d048">00894</a> <span class="preprocessor">#define DWT_CTRL_NOPRFCNT_Pos              24                                          </span>
<a name="l00895"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gafd8448d7db4bc51f27f202e6e1f27823">00895</a> <span class="preprocessor">#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOPRFCNT_Pos)            </span>
<a name="l00897"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga0cb0640aaeb18a626d7823570d5c3cb6">00897</a> <span class="preprocessor">#define DWT_CTRL_CYCEVTENA_Pos             22                                          </span>
<a name="l00898"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga40554bd81460e39abf08810f45fac1a2">00898</a> <span class="preprocessor">#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_CYCEVTENA_Pos)           </span>
<a name="l00900"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga5602b0707f446ce78d88ff2a3a82bfff">00900</a> <span class="preprocessor">#define DWT_CTRL_FOLDEVTENA_Pos            21                                          </span>
<a name="l00901"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga717e679d775562ae09185a3776b1582f">00901</a> <span class="preprocessor">#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL &lt;&lt; DWT_CTRL_FOLDEVTENA_Pos)          </span>
<a name="l00903"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gaea5d1ee72188dc1d57b54c60a9f5233e">00903</a> <span class="preprocessor">#define DWT_CTRL_LSUEVTENA_Pos             20                                          </span>
<a name="l00904"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gac47427f455fbc29d4b6f8a479169f2b2">00904</a> <span class="preprocessor">#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_LSUEVTENA_Pos)           </span>
<a name="l00906"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga9c6d62d121164013a8e3ee372f17f3e5">00906</a> <span class="preprocessor">#define DWT_CTRL_SLEEPEVTENA_Pos           19                                          </span>
<a name="l00907"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga2f431b3734fb840daf5b361034856da9">00907</a> <span class="preprocessor">#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL &lt;&lt; DWT_CTRL_SLEEPEVTENA_Pos)         </span>
<a name="l00909"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gaf4e73f548ae3e945ef8b1d9ff1281544">00909</a> <span class="preprocessor">#define DWT_CTRL_EXCEVTENA_Pos             18                                          </span>
<a name="l00910"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gab7ee0def33423b5859ca4030dff63b58">00910</a> <span class="preprocessor">#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_EXCEVTENA_Pos)           </span>
<a name="l00912"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga9fff0b71fb0be1499f5180c6bce1fc8f">00912</a> <span class="preprocessor">#define DWT_CTRL_CPIEVTENA_Pos             17                                          </span>
<a name="l00913"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga189089c30aade60b983df17ad2412f6f">00913</a> <span class="preprocessor">#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_CPIEVTENA_Pos)           </span>
<a name="l00915"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga05f13b547a9a1e63e003ee0bc6446d0d">00915</a> <span class="preprocessor">#define DWT_CTRL_EXCTRCENA_Pos             16                                          </span>
<a name="l00916"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gaf4fbb509ab3cbb768f16484c660a24c3">00916</a> <span class="preprocessor">#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_EXCTRCENA_Pos)           </span>
<a name="l00918"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga1e14afc7790fcb424fcf619e192554c9">00918</a> <span class="preprocessor">#define DWT_CTRL_PCSAMPLENA_Pos            12                                          </span>
<a name="l00919"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gafdcf1c86f43fbeaf2780ce797c9ef3d6">00919</a> <span class="preprocessor">#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL &lt;&lt; DWT_CTRL_PCSAMPLENA_Pos)          </span>
<a name="l00921"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga678ef08786edcbef964479217efb9284">00921</a> <span class="preprocessor">#define DWT_CTRL_SYNCTAP_Pos               10                                          </span>
<a name="l00922"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gaf1e6c3729d56ecadeb6eeff4d225968c">00922</a> <span class="preprocessor">#define DWT_CTRL_SYNCTAP_Msk               (0x3UL &lt;&lt; DWT_CTRL_SYNCTAP_Pos)             </span>
<a name="l00924"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gaf70b80936c7db60bf84fb6dadb8a3559">00924</a> <span class="preprocessor">#define DWT_CTRL_CYCTAP_Pos                 9                                          </span>
<a name="l00925"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga6c12e2868b8989a69445646698b8c331">00925</a> <span class="preprocessor">#define DWT_CTRL_CYCTAP_Msk                (0x1UL &lt;&lt; DWT_CTRL_CYCTAP_Pos)              </span>
<a name="l00927"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga2868c0b28eb13be930afb819f55f6f25">00927</a> <span class="preprocessor">#define DWT_CTRL_POSTINIT_Pos               5                                          </span>
<a name="l00928"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gab8cbbee1e1d94d09f9a1f86379a08ee8">00928</a> <span class="preprocessor">#define DWT_CTRL_POSTINIT_Msk              (0xFUL &lt;&lt; DWT_CTRL_POSTINIT_Pos)            </span>
<a name="l00930"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga129bc152febfddd67a0c20c6814cba69">00930</a> <span class="preprocessor">#define DWT_CTRL_POSTPRESET_Pos             1                                          </span>
<a name="l00931"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga11d9e1e2a758fdd2657aa68ce61b9c9d">00931</a> <span class="preprocessor">#define DWT_CTRL_POSTPRESET_Msk            (0xFUL &lt;&lt; DWT_CTRL_POSTPRESET_Pos)          </span>
<a name="l00933"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gaa4509f5f8514a7200be61691f0e01f10">00933</a> <span class="preprocessor">#define DWT_CTRL_CYCCNTENA_Pos              0                                          </span>
<a name="l00934"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga4a9d209dc2a81ea6bfa0ea21331769d3">00934</a> <span class="preprocessor">#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL </span><span class="comment">/*&lt;&lt; DWT_CTRL_CYCCNTENA_Pos*/</span>)       
<a name="l00936"></a>00936 <span class="comment">/* DWT CPI Count Register Definitions */</span>
<a name="l00937"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga80e9ad8f6a9e2344af8a3cf989bebe3d">00937</a> <span class="preprocessor">#define DWT_CPICNT_CPICNT_Pos               0                                          </span>
<a name="l00938"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga76f39e7bca3fa86a4dbf7b8f6adb7217">00938</a> <span class="preprocessor">#define DWT_CPICNT_CPICNT_Msk              (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_CPICNT_CPICNT_Pos*/</span>)       
<a name="l00940"></a>00940 <span class="comment">/* DWT Exception Overhead Count Register Definitions */</span>
<a name="l00941"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga031c693654030d4cba398b45d2925b1d">00941</a> <span class="preprocessor">#define DWT_EXCCNT_EXCCNT_Pos               0                                          </span>
<a name="l00942"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga057fa604a107b58a198bbbadb47e69c9">00942</a> <span class="preprocessor">#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_EXCCNT_EXCCNT_Pos*/</span>)       
<a name="l00944"></a>00944 <span class="comment">/* DWT Sleep Count Register Definitions */</span>
<a name="l00945"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga0371a84a7996dc5852c56afb2676ba1c">00945</a> <span class="preprocessor">#define DWT_SLEEPCNT_SLEEPCNT_Pos           0                                          </span>
<a name="l00946"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga1e340751d71413fef400a0a1d76cc828">00946</a> <span class="preprocessor">#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_SLEEPCNT_SLEEPCNT_Pos*/</span>)   
<a name="l00948"></a>00948 <span class="comment">/* DWT LSU Count Register Definitions */</span>
<a name="l00949"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gab9394c7911b0b4312a096dad91d53a3d">00949</a> <span class="preprocessor">#define DWT_LSUCNT_LSUCNT_Pos               0                                          </span>
<a name="l00950"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga2186d7fc9317e20bad61336ee2925615">00950</a> <span class="preprocessor">#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_LSUCNT_LSUCNT_Pos*/</span>)       
<a name="l00952"></a>00952 <span class="comment">/* DWT Folded-instruction Count Register Definitions */</span>
<a name="l00953"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga7f8af5ac12d178ba31a516f6ed141455">00953</a> <span class="preprocessor">#define DWT_FOLDCNT_FOLDCNT_Pos             0                                          </span>
<a name="l00954"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga9cb73d0342d38b14e41027d3c5c02647">00954</a> <span class="preprocessor">#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_FOLDCNT_FOLDCNT_Pos*/</span>)     
<a name="l00956"></a>00956 <span class="comment">/* DWT Comparator Mask Register Definitions */</span>
<a name="l00957"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gaf798ae34e2b9280ea64f4d9920cd2e7d">00957</a> <span class="preprocessor">#define DWT_MASK_MASK_Pos                   0                                          </span>
<a name="l00958"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gadd798deb0f1312feab4fb05dcddc229b">00958</a> <span class="preprocessor">#define DWT_MASK_MASK_Msk                  (0x1FUL </span><span class="comment">/*&lt;&lt; DWT_MASK_MASK_Pos*/</span>)           
<a name="l00960"></a>00960 <span class="comment">/* DWT Comparator Function Register Definitions */</span>
<a name="l00961"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga22c5787493f74a6bacf6ffb103a190ba">00961</a> <span class="preprocessor">#define DWT_FUNCTION_MATCHED_Pos           24                                          </span>
<a name="l00962"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gac8b1a655947490280709037808eec8ac">00962</a> <span class="preprocessor">#define DWT_FUNCTION_MATCHED_Msk           (0x1UL &lt;&lt; DWT_FUNCTION_MATCHED_Pos)         </span>
<a name="l00964"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga8b75e8ab3ffd5ea2fa762d028dc30e8c">00964</a> <span class="preprocessor">#define DWT_FUNCTION_DATAVADDR1_Pos        16                                          </span>
<a name="l00965"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gafdbf5a8c367befe8661a4f6945c83445">00965</a> <span class="preprocessor">#define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL &lt;&lt; DWT_FUNCTION_DATAVADDR1_Pos)      </span>
<a name="l00967"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga9854cd8bf16f7dce0fb196a8029b018e">00967</a> <span class="preprocessor">#define DWT_FUNCTION_DATAVADDR0_Pos        12                                          </span>
<a name="l00968"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gafc5efbe8f9b51e04aecd00c8a4eb50fb">00968</a> <span class="preprocessor">#define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL &lt;&lt; DWT_FUNCTION_DATAVADDR0_Pos)      </span>
<a name="l00970"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga0517a186d4d448aa6416440f40fe7a4d">00970</a> <span class="preprocessor">#define DWT_FUNCTION_DATAVSIZE_Pos         10                                          </span>
<a name="l00971"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gaab42cbc1e6084c44d5de70971613ea76">00971</a> <span class="preprocessor">#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL &lt;&lt; DWT_FUNCTION_DATAVSIZE_Pos)       </span>
<a name="l00973"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga89d7c48858b4d4de96cdadfac91856a1">00973</a> <span class="preprocessor">#define DWT_FUNCTION_LNK1ENA_Pos            9                                          </span>
<a name="l00974"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga64bd419260c3337cacf93607d1ad27ac">00974</a> <span class="preprocessor">#define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL &lt;&lt; DWT_FUNCTION_LNK1ENA_Pos)         </span>
<a name="l00976"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga106f3672cd4be7c7c846e20497ebe5a6">00976</a> <span class="preprocessor">#define DWT_FUNCTION_DATAVMATCH_Pos         8                                          </span>
<a name="l00977"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga32af1f1c0fcd2d8d9afd1ad79cd9970e">00977</a> <span class="preprocessor">#define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL &lt;&lt; DWT_FUNCTION_DATAVMATCH_Pos)      </span>
<a name="l00979"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga4b65d79ca37ae8010b4a726312413efd">00979</a> <span class="preprocessor">#define DWT_FUNCTION_CYCMATCH_Pos           7                                          </span>
<a name="l00980"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga8e2ed09bdd33a8f7f7ce0444f5f3bb25">00980</a> <span class="preprocessor">#define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL &lt;&lt; DWT_FUNCTION_CYCMATCH_Pos)        </span>
<a name="l00982"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga41d5b332216baa8d29561260a1b85659">00982</a> <span class="preprocessor">#define DWT_FUNCTION_EMITRANGE_Pos          5                                          </span>
<a name="l00983"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gad46dd5aba29f2e28d4d3f50b1d291f41">00983</a> <span class="preprocessor">#define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL &lt;&lt; DWT_FUNCTION_EMITRANGE_Pos)       </span>
<a name="l00985"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga5797b556edde2bbaa4d33dcdb1a891bb">00985</a> <span class="preprocessor">#define DWT_FUNCTION_FUNCTION_Pos           0                                          </span>
<a name="l00986"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga3b2cda708755ecf5f921d08b25d774d1">00986</a> <span class="preprocessor">#define DWT_FUNCTION_FUNCTION_Msk          (0xFUL </span><span class="comment">/*&lt;&lt; DWT_FUNCTION_FUNCTION_Pos*/</span>)    
<a name="l00988"></a>00988  <span class="comment">/* end of group CMSIS_DWT */</span>
<a name="l00989"></a>00989 
<a name="l00990"></a>00990 
<a name="l00999"></a>00999 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l01000"></a>01000 {
<a name="l01001"></a>01001   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SSPSR;                   
<a name="l01002"></a>01002   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSPSR;                   
<a name="l01003"></a>01003        uint32_t RESERVED0[2];
<a name="l01004"></a>01004   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ACPR;                    
<a name="l01005"></a>01005        uint32_t RESERVED1[55];
<a name="l01006"></a>01006   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SPPR;                    
<a name="l01007"></a>01007        uint32_t RESERVED2[131];
<a name="l01008"></a>01008   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t FFSR;                    
<a name="l01009"></a>01009   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FFCR;                    
<a name="l01010"></a>01010   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t FSCR;                    
<a name="l01011"></a>01011        uint32_t RESERVED3[759];
<a name="l01012"></a>01012   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t TRIGGER;                 
<a name="l01013"></a>01013   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t FIFO0;                   
<a name="l01014"></a>01014   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ITATBCTR2;               
<a name="l01015"></a>01015        uint32_t RESERVED4[1];
<a name="l01016"></a>01016   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ITATBCTR0;               
<a name="l01017"></a>01017   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t FIFO1;                   
<a name="l01018"></a>01018   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ITCTRL;                  
<a name="l01019"></a>01019        uint32_t RESERVED5[39];
<a name="l01020"></a>01020   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLAIMSET;                
<a name="l01021"></a>01021   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLAIMCLR;                
<a name="l01022"></a>01022        uint32_t RESERVED7[8];
<a name="l01023"></a>01023   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t DEVID;                   
<a name="l01024"></a>01024   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t DEVTYPE;                 
<a name="l01025"></a>01025 } <a class="code" href="struct_t_p_i___type.html" title="Structure type to access the Trace Port Interface Register (TPI).">TPI_Type</a>;
<a name="l01026"></a>01026 
<a name="l01027"></a>01027 <span class="comment">/* TPI Asynchronous Clock Prescaler Register Definitions */</span>
<a name="l01028"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga5a82d274eb2df8b0c92dd4ed63535928">01028</a> <span class="preprocessor">#define TPI_ACPR_PRESCALER_Pos              0                                          </span>
<a name="l01029"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga4fcacd27208419929921aec8457a8c13">01029</a> <span class="preprocessor">#define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL </span><span class="comment">/*&lt;&lt; TPI_ACPR_PRESCALER_Pos*/</span>)    
<a name="l01031"></a>01031 <span class="comment">/* TPI Selected Pin Protocol Register Definitions */</span>
<a name="l01032"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga0f302797b94bb2da24052082ab630858">01032</a> <span class="preprocessor">#define TPI_SPPR_TXMODE_Pos                 0                                          </span>
<a name="l01033"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gaca085c8a954393d70dbd7240bb02cc1f">01033</a> <span class="preprocessor">#define TPI_SPPR_TXMODE_Msk                (0x3UL </span><span class="comment">/*&lt;&lt; TPI_SPPR_TXMODE_Pos*/</span>)          
<a name="l01035"></a>01035 <span class="comment">/* TPI Formatter and Flush Status Register Definitions */</span>
<a name="l01036"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga9537b8a660cc8803f57cbbee320b2fc8">01036</a> <span class="preprocessor">#define TPI_FFSR_FtNonStop_Pos              3                                          </span>
<a name="l01037"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gaaa313f980974a8cfc7dac68c4d805ab1">01037</a> <span class="preprocessor">#define TPI_FFSR_FtNonStop_Msk             (0x1UL &lt;&lt; TPI_FFSR_FtNonStop_Pos)           </span>
<a name="l01039"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gad30fde0c058da2ffb2b0a213be7a1b5c">01039</a> <span class="preprocessor">#define TPI_FFSR_TCPresent_Pos              2                                          </span>
<a name="l01040"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga0d6bfd263ff2fdec72d6ec9415fb1135">01040</a> <span class="preprocessor">#define TPI_FFSR_TCPresent_Msk             (0x1UL &lt;&lt; TPI_FFSR_TCPresent_Pos)           </span>
<a name="l01042"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gaedf31fd453a878021b542b644e2869d2">01042</a> <span class="preprocessor">#define TPI_FFSR_FtStopped_Pos              1                                          </span>
<a name="l01043"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga1ab6c3abe1cf6311ee07e7c479ce5f78">01043</a> <span class="preprocessor">#define TPI_FFSR_FtStopped_Msk             (0x1UL &lt;&lt; TPI_FFSR_FtStopped_Pos)           </span>
<a name="l01045"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga542ca74a081588273e6d5275ba5da6bf">01045</a> <span class="preprocessor">#define TPI_FFSR_FlInProg_Pos               0                                          </span>
<a name="l01046"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga63dfb09259893958962914fc3a9e3824">01046</a> <span class="preprocessor">#define TPI_FFSR_FlInProg_Msk              (0x1UL </span><span class="comment">/*&lt;&lt; TPI_FFSR_FlInProg_Pos*/</span>)        
<a name="l01048"></a>01048 <span class="comment">/* TPI Formatter and Flush Control Register Definitions */</span>
<a name="l01049"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gaa7ea11ba6ea75b541cd82e185c725b5b">01049</a> <span class="preprocessor">#define TPI_FFCR_TrigIn_Pos                 8                                          </span>
<a name="l01050"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga360b413bc5da61f751546a7133c3e4dd">01050</a> <span class="preprocessor">#define TPI_FFCR_TrigIn_Msk                (0x1UL &lt;&lt; TPI_FFCR_TrigIn_Pos)              </span>
<a name="l01052"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga99e58a0960b275a773b245e2b69b9a64">01052</a> <span class="preprocessor">#define TPI_FFCR_EnFCont_Pos                1                                          </span>
<a name="l01053"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga27d1ecf2e0ff496df03457a2a97cb2c9">01053</a> <span class="preprocessor">#define TPI_FFCR_EnFCont_Msk               (0x1UL &lt;&lt; TPI_FFCR_EnFCont_Pos)             </span>
<a name="l01055"></a>01055 <span class="preprocessor"></span><span class="comment">/* TPI TRIGGER Register Definitions */</span>
<a name="l01056"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga5517fa2ced64efbbd413720329c50b99">01056</a> <span class="preprocessor">#define TPI_TRIGGER_TRIGGER_Pos             0                                          </span>
<a name="l01057"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga814227af2b2665a0687bb49345e21110">01057</a> <span class="preprocessor">#define TPI_TRIGGER_TRIGGER_Msk            (0x1UL </span><span class="comment">/*&lt;&lt; TPI_TRIGGER_TRIGGER_Pos*/</span>)      
<a name="l01059"></a>01059 <span class="comment">/* TPI Integration ETM Data Register Definitions (FIFO0) */</span>
<a name="l01060"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gaa7e050e9eb6528241ebc6835783b6bae">01060</a> <span class="preprocessor">#define TPI_FIFO0_ITM_ATVALID_Pos          29                                          </span>
<a name="l01061"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga94cb2493ed35d2dab7bd4092b88a05bc">01061</a> <span class="preprocessor">#define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL &lt;&lt; TPI_FIFO0_ITM_ATVALID_Pos)        </span>
<a name="l01063"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gac2b6f7f13a2fa0be4aa7645a47dcac52">01063</a> <span class="preprocessor">#define TPI_FIFO0_ITM_bytecount_Pos        27                                          </span>
<a name="l01064"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga07bafa971b8daf0d63b3f92b9ae7fa16">01064</a> <span class="preprocessor">#define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO0_ITM_bytecount_Pos)      </span>
<a name="l01066"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga7fdeb3e465ca4aa9e3b2f424ab3bbd1d">01066</a> <span class="preprocessor">#define TPI_FIFO0_ETM_ATVALID_Pos          26                                          </span>
<a name="l01067"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga4f0005dc420b28f2369179a935b9a9d3">01067</a> <span class="preprocessor">#define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL &lt;&lt; TPI_FIFO0_ETM_ATVALID_Pos)        </span>
<a name="l01069"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga2f738e45386ebf58c4d406f578e7ddaf">01069</a> <span class="preprocessor">#define TPI_FIFO0_ETM_bytecount_Pos        24                                          </span>
<a name="l01070"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gad2536b3a935361c68453cd068640af92">01070</a> <span class="preprocessor">#define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO0_ETM_bytecount_Pos)      </span>
<a name="l01072"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga5f0037cc80c65e86d9e94e5005077a48">01072</a> <span class="preprocessor">#define TPI_FIFO0_ETM2_Pos                 16                                          </span>
<a name="l01073"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gaa82a7b9b99c990fb12eafb3c84b68254">01073</a> <span class="preprocessor">#define TPI_FIFO0_ETM2_Msk                 (0xFFUL &lt;&lt; TPI_FIFO0_ETM2_Pos)              </span>
<a name="l01075"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gac5a2ef4b7f811d1f3d81ec919d794413">01075</a> <span class="preprocessor">#define TPI_FIFO0_ETM1_Pos                  8                                          </span>
<a name="l01076"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gaad9c1a6ed34a70905005a0cc14d5f01b">01076</a> <span class="preprocessor">#define TPI_FIFO0_ETM1_Msk                 (0xFFUL &lt;&lt; TPI_FIFO0_ETM1_Pos)              </span>
<a name="l01078"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga48783ce3c695d8c06b1352a526110a87">01078</a> <span class="preprocessor">#define TPI_FIFO0_ETM0_Pos                  0                                          </span>
<a name="l01079"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gaf924f7d1662f3f6c1da12052390cb118">01079</a> <span class="preprocessor">#define TPI_FIFO0_ETM0_Msk                 (0xFFUL </span><span class="comment">/*&lt;&lt; TPI_FIFO0_ETM0_Pos*/</span>)          
<a name="l01081"></a>01081 <span class="comment">/* TPI ITATBCTR2 Register Definitions */</span>
<a name="l01082"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga6959f73d7db4a87ae9ad9cfc99844526">01082</a> <span class="preprocessor">#define TPI_ITATBCTR2_ATREADY_Pos           0                                          </span>
<a name="l01083"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga1859502749709a2e5ead9a2599d998db">01083</a> <span class="preprocessor">#define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL </span><span class="comment">/*&lt;&lt; TPI_ITATBCTR2_ATREADY_Pos*/</span>)    
<a name="l01085"></a>01085 <span class="comment">/* TPI Integration ITM Data Register Definitions (FIFO1) */</span>
<a name="l01086"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga08edfc862b2c8c415854cc4ae2067dfb">01086</a> <span class="preprocessor">#define TPI_FIFO1_ITM_ATVALID_Pos          29                                          </span>
<a name="l01087"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gabc1f6a3b6cac0099d7c01ca949b4dd08">01087</a> <span class="preprocessor">#define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL &lt;&lt; TPI_FIFO1_ITM_ATVALID_Pos)        </span>
<a name="l01089"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gaa22ebf7c86e4f4b2c98cfd0b5981375a">01089</a> <span class="preprocessor">#define TPI_FIFO1_ITM_bytecount_Pos        27                                          </span>
<a name="l01090"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gacba2edfc0499828019550141356b0dcb">01090</a> <span class="preprocessor">#define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO1_ITM_bytecount_Pos)      </span>
<a name="l01092"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga3177b8d815cf4a707a2d3d3d5499315d">01092</a> <span class="preprocessor">#define TPI_FIFO1_ETM_ATVALID_Pos          26                                          </span>
<a name="l01093"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga0e8f29a1e9378d1ceb0708035edbb86d">01093</a> <span class="preprocessor">#define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL &lt;&lt; TPI_FIFO1_ETM_ATVALID_Pos)        </span>
<a name="l01095"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gaab31238152b5691af633a7475eaf1f06">01095</a> <span class="preprocessor">#define TPI_FIFO1_ETM_bytecount_Pos        24                                          </span>
<a name="l01096"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gab554305459953b80554fdb1908b73291">01096</a> <span class="preprocessor">#define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO1_ETM_bytecount_Pos)      </span>
<a name="l01098"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga1828c228f3940005f48fb8dd88ada35b">01098</a> <span class="preprocessor">#define TPI_FIFO1_ITM2_Pos                 16                                          </span>
<a name="l01099"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gae54512f926ebc00f2e056232aa21d335">01099</a> <span class="preprocessor">#define TPI_FIFO1_ITM2_Msk                 (0xFFUL &lt;&lt; TPI_FIFO1_ITM2_Pos)              </span>
<a name="l01101"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gaece86ab513bc3d0e0a9dbd82258af49f">01101</a> <span class="preprocessor">#define TPI_FIFO1_ITM1_Pos                  8                                          </span>
<a name="l01102"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga3347f42828920dfe56e3130ad319a9e6">01102</a> <span class="preprocessor">#define TPI_FIFO1_ITM1_Msk                 (0xFFUL &lt;&lt; TPI_FIFO1_ITM1_Pos)              </span>
<a name="l01104"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga2188671488417a52abb075bcd4d73440">01104</a> <span class="preprocessor">#define TPI_FIFO1_ITM0_Pos                  0                                          </span>
<a name="l01105"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga8ae09f544fc1a428797e2a150f14a4c9">01105</a> <span class="preprocessor">#define TPI_FIFO1_ITM0_Msk                 (0xFFUL </span><span class="comment">/*&lt;&lt; TPI_FIFO1_ITM0_Pos*/</span>)          
<a name="l01107"></a>01107 <span class="comment">/* TPI ITATBCTR0 Register Definitions */</span>
<a name="l01108"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gab1eb6866c65f02fa9c83696b49b0f346">01108</a> <span class="preprocessor">#define TPI_ITATBCTR0_ATREADY_Pos           0                                          </span>
<a name="l01109"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gaee320b3c60f9575aa96a8742c4ff9356">01109</a> <span class="preprocessor">#define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL </span><span class="comment">/*&lt;&lt; TPI_ITATBCTR0_ATREADY_Pos*/</span>)    
<a name="l01111"></a>01111 <span class="comment">/* TPI Integration Mode Control Register Definitions */</span>
<a name="l01112"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gaa847adb71a1bc811d2e3190528f495f0">01112</a> <span class="preprocessor">#define TPI_ITCTRL_Mode_Pos                 0                                          </span>
<a name="l01113"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gad6f87550b468ad0920d5f405bfd3f017">01113</a> <span class="preprocessor">#define TPI_ITCTRL_Mode_Msk                (0x1UL </span><span class="comment">/*&lt;&lt; TPI_ITCTRL_Mode_Pos*/</span>)          
<a name="l01115"></a>01115 <span class="comment">/* TPI DEVID Register Definitions */</span>
<a name="l01116"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga9f46cf1a1708575f56d6b827766277f4">01116</a> <span class="preprocessor">#define TPI_DEVID_NRZVALID_Pos             11                                          </span>
<a name="l01117"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gacecc8710a8f6a23a7d1d4f5674daf02a">01117</a> <span class="preprocessor">#define TPI_DEVID_NRZVALID_Msk             (0x1UL &lt;&lt; TPI_DEVID_NRZVALID_Pos)           </span>
<a name="l01119"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga675534579d9e25477bb38970e3ef973c">01119</a> <span class="preprocessor">#define TPI_DEVID_MANCVALID_Pos            10                                          </span>
<a name="l01120"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga4c3ee4b1a34ad1960a6b2d6e7e0ff942">01120</a> <span class="preprocessor">#define TPI_DEVID_MANCVALID_Msk            (0x1UL &lt;&lt; TPI_DEVID_MANCVALID_Pos)          </span>
<a name="l01122"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga974cccf4c958b4a45cb71c7b5de39b7b">01122</a> <span class="preprocessor">#define TPI_DEVID_PTINVALID_Pos             9                                          </span>
<a name="l01123"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga1ca84d62243e475836bba02516ba6b97">01123</a> <span class="preprocessor">#define TPI_DEVID_PTINVALID_Msk            (0x1UL &lt;&lt; TPI_DEVID_PTINVALID_Pos)          </span>
<a name="l01125"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga3f7da5de2a34be41a092e5eddd22ac4d">01125</a> <span class="preprocessor">#define TPI_DEVID_MinBufSz_Pos              6                                          </span>
<a name="l01126"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga939e068ff3f1a65b35187ab34a342cd8">01126</a> <span class="preprocessor">#define TPI_DEVID_MinBufSz_Msk             (0x7UL &lt;&lt; TPI_DEVID_MinBufSz_Pos)           </span>
<a name="l01128"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gab382b1296b5efd057be606eb8f768df8">01128</a> <span class="preprocessor">#define TPI_DEVID_AsynClkIn_Pos             5                                          </span>
<a name="l01129"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gab67830557d2d10be882284275025a2d3">01129</a> <span class="preprocessor">#define TPI_DEVID_AsynClkIn_Msk            (0x1UL &lt;&lt; TPI_DEVID_AsynClkIn_Pos)          </span>
<a name="l01131"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga80ecae7fec479e80e583f545996868ed">01131</a> <span class="preprocessor">#define TPI_DEVID_NrTraceInput_Pos          0                                          </span>
<a name="l01132"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gabed454418d2140043cd65ec899abd97f">01132</a> <span class="preprocessor">#define TPI_DEVID_NrTraceInput_Msk         (0x1FUL </span><span class="comment">/*&lt;&lt; TPI_DEVID_NrTraceInput_Pos*/</span>)  
<a name="l01134"></a>01134 <span class="comment">/* TPI DEVTYPE Register Definitions */</span>
<a name="l01135"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga69c4892d332755a9f64c1680497cebdd">01135</a> <span class="preprocessor">#define TPI_DEVTYPE_MajorType_Pos           4                                          </span>
<a name="l01136"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gaecbceed6d08ec586403b37ad47b38c88">01136</a> <span class="preprocessor">#define TPI_DEVTYPE_MajorType_Msk          (0xFUL &lt;&lt; TPI_DEVTYPE_MajorType_Pos)        </span>
<a name="l01138"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga0c799ff892af5eb3162d152abc00af7a">01138</a> <span class="preprocessor">#define TPI_DEVTYPE_SubType_Pos             0                                          </span>
<a name="l01139"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga5b2fd7dddaf5f64855d9c0696acd65c1">01139</a> <span class="preprocessor">#define TPI_DEVTYPE_SubType_Msk            (0xFUL </span><span class="comment">/*&lt;&lt; TPI_DEVTYPE_SubType_Pos*/</span>)      
<a name="l01141"></a>01141  <span class="comment">/* end of group CMSIS_TPI */</span>
<a name="l01142"></a>01142 
<a name="l01143"></a>01143 
<a name="l01144"></a>01144 <span class="preprocessor">#if (__MPU_PRESENT == 1)</span>
<a name="l01145"></a>01145 <span class="preprocessor"></span>
<a name="l01153"></a>01153 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l01154"></a>01154 {
<a name="l01155"></a>01155   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t TYPE;                    
<a name="l01156"></a>01156   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTRL;                    
<a name="l01157"></a>01157   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RNR;                     
<a name="l01158"></a>01158   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RBAR;                    
<a name="l01159"></a>01159   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RASR;                    
<a name="l01160"></a>01160   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RBAR_A1;                 
<a name="l01161"></a>01161   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RASR_A1;                 
<a name="l01162"></a>01162   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RBAR_A2;                 
<a name="l01163"></a>01163   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RASR_A2;                 
<a name="l01164"></a>01164   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RBAR_A3;                 
<a name="l01165"></a>01165   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RASR_A3;                 
<a name="l01166"></a>01166 } MPU_Type;
<a name="l01167"></a>01167 
<a name="l01168"></a>01168 <span class="comment">/* MPU Type Register */</span>
<a name="l01169"></a>01169 <span class="preprocessor">#define MPU_TYPE_IREGION_Pos               16                                             </span>
<a name="l01170"></a>01170 <span class="preprocessor">#define MPU_TYPE_IREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_IREGION_Pos)               </span>
<a name="l01172"></a>01172 <span class="preprocessor">#define MPU_TYPE_DREGION_Pos                8                                             </span>
<a name="l01173"></a>01173 <span class="preprocessor">#define MPU_TYPE_DREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_DREGION_Pos)               </span>
<a name="l01175"></a>01175 <span class="preprocessor">#define MPU_TYPE_SEPARATE_Pos               0                                             </span>
<a name="l01176"></a>01176 <span class="preprocessor">#define MPU_TYPE_SEPARATE_Msk              (1UL </span><span class="comment">/*&lt;&lt; MPU_TYPE_SEPARATE_Pos*/</span>)             
<a name="l01178"></a>01178 <span class="comment">/* MPU Control Register */</span>
<a name="l01179"></a>01179 <span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Pos             2                                             </span>
<a name="l01180"></a>01180 <span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Msk            (1UL &lt;&lt; MPU_CTRL_PRIVDEFENA_Pos)               </span>
<a name="l01182"></a>01182 <span class="preprocessor">#define MPU_CTRL_HFNMIENA_Pos               1                                             </span>
<a name="l01183"></a>01183 <span class="preprocessor">#define MPU_CTRL_HFNMIENA_Msk              (1UL &lt;&lt; MPU_CTRL_HFNMIENA_Pos)                 </span>
<a name="l01185"></a>01185 <span class="preprocessor">#define MPU_CTRL_ENABLE_Pos                 0                                             </span>
<a name="l01186"></a>01186 <span class="preprocessor">#define MPU_CTRL_ENABLE_Msk                (1UL </span><span class="comment">/*&lt;&lt; MPU_CTRL_ENABLE_Pos*/</span>)               
<a name="l01188"></a>01188 <span class="comment">/* MPU Region Number Register */</span>
<a name="l01189"></a>01189 <span class="preprocessor">#define MPU_RNR_REGION_Pos                  0                                             </span>
<a name="l01190"></a>01190 <span class="preprocessor">#define MPU_RNR_REGION_Msk                 (0xFFUL </span><span class="comment">/*&lt;&lt; MPU_RNR_REGION_Pos*/</span>)             
<a name="l01192"></a>01192 <span class="comment">/* MPU Region Base Address Register */</span>
<a name="l01193"></a>01193 <span class="preprocessor">#define MPU_RBAR_ADDR_Pos                   5                                             </span>
<a name="l01194"></a>01194 <span class="preprocessor">#define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL &lt;&lt; MPU_RBAR_ADDR_Pos)             </span>
<a name="l01196"></a>01196 <span class="preprocessor">#define MPU_RBAR_VALID_Pos                  4                                             </span>
<a name="l01197"></a>01197 <span class="preprocessor">#define MPU_RBAR_VALID_Msk                 (1UL &lt;&lt; MPU_RBAR_VALID_Pos)                    </span>
<a name="l01199"></a>01199 <span class="preprocessor">#define MPU_RBAR_REGION_Pos                 0                                             </span>
<a name="l01200"></a>01200 <span class="preprocessor">#define MPU_RBAR_REGION_Msk                (0xFUL </span><span class="comment">/*&lt;&lt; MPU_RBAR_REGION_Pos*/</span>)             
<a name="l01202"></a>01202 <span class="comment">/* MPU Region Attribute and Size Register */</span>
<a name="l01203"></a>01203 <span class="preprocessor">#define MPU_RASR_ATTRS_Pos                 16                                             </span>
<a name="l01204"></a>01204 <span class="preprocessor">#define MPU_RASR_ATTRS_Msk                 (0xFFFFUL &lt;&lt; MPU_RASR_ATTRS_Pos)               </span>
<a name="l01206"></a>01206 <span class="preprocessor">#define MPU_RASR_XN_Pos                    28                                             </span>
<a name="l01207"></a>01207 <span class="preprocessor">#define MPU_RASR_XN_Msk                    (1UL &lt;&lt; MPU_RASR_XN_Pos)                       </span>
<a name="l01209"></a>01209 <span class="preprocessor">#define MPU_RASR_AP_Pos                    24                                             </span>
<a name="l01210"></a>01210 <span class="preprocessor">#define MPU_RASR_AP_Msk                    (0x7UL &lt;&lt; MPU_RASR_AP_Pos)                     </span>
<a name="l01212"></a>01212 <span class="preprocessor">#define MPU_RASR_TEX_Pos                   19                                             </span>
<a name="l01213"></a>01213 <span class="preprocessor">#define MPU_RASR_TEX_Msk                   (0x7UL &lt;&lt; MPU_RASR_TEX_Pos)                    </span>
<a name="l01215"></a>01215 <span class="preprocessor">#define MPU_RASR_S_Pos                     18                                             </span>
<a name="l01216"></a>01216 <span class="preprocessor">#define MPU_RASR_S_Msk                     (1UL &lt;&lt; MPU_RASR_S_Pos)                        </span>
<a name="l01218"></a>01218 <span class="preprocessor">#define MPU_RASR_C_Pos                     17                                             </span>
<a name="l01219"></a>01219 <span class="preprocessor">#define MPU_RASR_C_Msk                     (1UL &lt;&lt; MPU_RASR_C_Pos)                        </span>
<a name="l01221"></a>01221 <span class="preprocessor">#define MPU_RASR_B_Pos                     16                                             </span>
<a name="l01222"></a>01222 <span class="preprocessor">#define MPU_RASR_B_Msk                     (1UL &lt;&lt; MPU_RASR_B_Pos)                        </span>
<a name="l01224"></a>01224 <span class="preprocessor">#define MPU_RASR_SRD_Pos                    8                                             </span>
<a name="l01225"></a>01225 <span class="preprocessor">#define MPU_RASR_SRD_Msk                   (0xFFUL &lt;&lt; MPU_RASR_SRD_Pos)                   </span>
<a name="l01227"></a>01227 <span class="preprocessor">#define MPU_RASR_SIZE_Pos                   1                                             </span>
<a name="l01228"></a>01228 <span class="preprocessor">#define MPU_RASR_SIZE_Msk                  (0x1FUL &lt;&lt; MPU_RASR_SIZE_Pos)                  </span>
<a name="l01230"></a>01230 <span class="preprocessor">#define MPU_RASR_ENABLE_Pos                 0                                             </span>
<a name="l01231"></a>01231 <span class="preprocessor">#define MPU_RASR_ENABLE_Msk                (1UL </span><span class="comment">/*&lt;&lt; MPU_RASR_ENABLE_Pos*/</span>)               
<a name="l01233"></a>01233 
<a name="l01234"></a>01234 #endif
<a name="l01235"></a>01235 
<a name="l01236"></a>01236 
<a name="l01237"></a>01237 <span class="preprocessor">#if (__FPU_PRESENT == 1)</span>
<a name="l01238"></a>01238 <span class="preprocessor"></span>
<a name="l01246"></a>01246 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l01247"></a>01247 {
<a name="l01248"></a>01248        uint32_t RESERVED0[1];
<a name="l01249"></a>01249   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FPCCR;                   
<a name="l01250"></a>01250   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FPCAR;                   
<a name="l01251"></a>01251   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FPDSCR;                  
<a name="l01252"></a>01252   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t MVFR0;                   
<a name="l01253"></a>01253   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t MVFR1;                   
<a name="l01254"></a>01254 } FPU_Type;
<a name="l01255"></a>01255 
<a name="l01256"></a>01256 <span class="comment">/* Floating-Point Context Control Register */</span>
<a name="l01257"></a>01257 <span class="preprocessor">#define FPU_FPCCR_ASPEN_Pos                31                                             </span>
<a name="l01258"></a>01258 <span class="preprocessor">#define FPU_FPCCR_ASPEN_Msk                (1UL &lt;&lt; FPU_FPCCR_ASPEN_Pos)                   </span>
<a name="l01260"></a>01260 <span class="preprocessor">#define FPU_FPCCR_LSPEN_Pos                30                                             </span>
<a name="l01261"></a>01261 <span class="preprocessor">#define FPU_FPCCR_LSPEN_Msk                (1UL &lt;&lt; FPU_FPCCR_LSPEN_Pos)                   </span>
<a name="l01263"></a>01263 <span class="preprocessor">#define FPU_FPCCR_MONRDY_Pos                8                                             </span>
<a name="l01264"></a>01264 <span class="preprocessor">#define FPU_FPCCR_MONRDY_Msk               (1UL &lt;&lt; FPU_FPCCR_MONRDY_Pos)                  </span>
<a name="l01266"></a>01266 <span class="preprocessor">#define FPU_FPCCR_BFRDY_Pos                 6                                             </span>
<a name="l01267"></a>01267 <span class="preprocessor">#define FPU_FPCCR_BFRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_BFRDY_Pos)                   </span>
<a name="l01269"></a>01269 <span class="preprocessor">#define FPU_FPCCR_MMRDY_Pos                 5                                             </span>
<a name="l01270"></a>01270 <span class="preprocessor">#define FPU_FPCCR_MMRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_MMRDY_Pos)                   </span>
<a name="l01272"></a>01272 <span class="preprocessor">#define FPU_FPCCR_HFRDY_Pos                 4                                             </span>
<a name="l01273"></a>01273 <span class="preprocessor">#define FPU_FPCCR_HFRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_HFRDY_Pos)                   </span>
<a name="l01275"></a>01275 <span class="preprocessor">#define FPU_FPCCR_THREAD_Pos                3                                             </span>
<a name="l01276"></a>01276 <span class="preprocessor">#define FPU_FPCCR_THREAD_Msk               (1UL &lt;&lt; FPU_FPCCR_THREAD_Pos)                  </span>
<a name="l01278"></a>01278 <span class="preprocessor">#define FPU_FPCCR_USER_Pos                  1                                             </span>
<a name="l01279"></a>01279 <span class="preprocessor">#define FPU_FPCCR_USER_Msk                 (1UL &lt;&lt; FPU_FPCCR_USER_Pos)                    </span>
<a name="l01281"></a>01281 <span class="preprocessor">#define FPU_FPCCR_LSPACT_Pos                0                                             </span>
<a name="l01282"></a>01282 <span class="preprocessor">#define FPU_FPCCR_LSPACT_Msk               (1UL </span><span class="comment">/*&lt;&lt; FPU_FPCCR_LSPACT_Pos*/</span>)              
<a name="l01284"></a>01284 <span class="comment">/* Floating-Point Context Address Register */</span>
<a name="l01285"></a>01285 <span class="preprocessor">#define FPU_FPCAR_ADDRESS_Pos               3                                             </span>
<a name="l01286"></a>01286 <span class="preprocessor">#define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL &lt;&lt; FPU_FPCAR_ADDRESS_Pos)        </span>
<a name="l01288"></a>01288 <span class="preprocessor"></span><span class="comment">/* Floating-Point Default Status Control Register */</span>
<a name="l01289"></a>01289 <span class="preprocessor">#define FPU_FPDSCR_AHP_Pos                 26                                             </span>
<a name="l01290"></a>01290 <span class="preprocessor">#define FPU_FPDSCR_AHP_Msk                 (1UL &lt;&lt; FPU_FPDSCR_AHP_Pos)                    </span>
<a name="l01292"></a>01292 <span class="preprocessor">#define FPU_FPDSCR_DN_Pos                  25                                             </span>
<a name="l01293"></a>01293 <span class="preprocessor">#define FPU_FPDSCR_DN_Msk                  (1UL &lt;&lt; FPU_FPDSCR_DN_Pos)                     </span>
<a name="l01295"></a>01295 <span class="preprocessor">#define FPU_FPDSCR_FZ_Pos                  24                                             </span>
<a name="l01296"></a>01296 <span class="preprocessor">#define FPU_FPDSCR_FZ_Msk                  (1UL &lt;&lt; FPU_FPDSCR_FZ_Pos)                     </span>
<a name="l01298"></a>01298 <span class="preprocessor">#define FPU_FPDSCR_RMode_Pos               22                                             </span>
<a name="l01299"></a>01299 <span class="preprocessor">#define FPU_FPDSCR_RMode_Msk               (3UL &lt;&lt; FPU_FPDSCR_RMode_Pos)                  </span>
<a name="l01301"></a>01301 <span class="preprocessor"></span><span class="comment">/* Media and FP Feature Register 0 */</span>
<a name="l01302"></a>01302 <span class="preprocessor">#define FPU_MVFR0_FP_rounding_modes_Pos    28                                             </span>
<a name="l01303"></a>01303 <span class="preprocessor">#define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL &lt;&lt; FPU_MVFR0_FP_rounding_modes_Pos)     </span>
<a name="l01305"></a>01305 <span class="preprocessor">#define FPU_MVFR0_Short_vectors_Pos        24                                             </span>
<a name="l01306"></a>01306 <span class="preprocessor">#define FPU_MVFR0_Short_vectors_Msk        (0xFUL &lt;&lt; FPU_MVFR0_Short_vectors_Pos)         </span>
<a name="l01308"></a>01308 <span class="preprocessor">#define FPU_MVFR0_Square_root_Pos          20                                             </span>
<a name="l01309"></a>01309 <span class="preprocessor">#define FPU_MVFR0_Square_root_Msk          (0xFUL &lt;&lt; FPU_MVFR0_Square_root_Pos)           </span>
<a name="l01311"></a>01311 <span class="preprocessor">#define FPU_MVFR0_Divide_Pos               16                                             </span>
<a name="l01312"></a>01312 <span class="preprocessor">#define FPU_MVFR0_Divide_Msk               (0xFUL &lt;&lt; FPU_MVFR0_Divide_Pos)                </span>
<a name="l01314"></a>01314 <span class="preprocessor">#define FPU_MVFR0_FP_excep_trapping_Pos    12                                             </span>
<a name="l01315"></a>01315 <span class="preprocessor">#define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL &lt;&lt; FPU_MVFR0_FP_excep_trapping_Pos)     </span>
<a name="l01317"></a>01317 <span class="preprocessor">#define FPU_MVFR0_Double_precision_Pos      8                                             </span>
<a name="l01318"></a>01318 <span class="preprocessor">#define FPU_MVFR0_Double_precision_Msk     (0xFUL &lt;&lt; FPU_MVFR0_Double_precision_Pos)      </span>
<a name="l01320"></a>01320 <span class="preprocessor">#define FPU_MVFR0_Single_precision_Pos      4                                             </span>
<a name="l01321"></a>01321 <span class="preprocessor">#define FPU_MVFR0_Single_precision_Msk     (0xFUL &lt;&lt; FPU_MVFR0_Single_precision_Pos)      </span>
<a name="l01323"></a>01323 <span class="preprocessor">#define FPU_MVFR0_A_SIMD_registers_Pos      0                                             </span>
<a name="l01324"></a>01324 <span class="preprocessor">#define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL </span><span class="comment">/*&lt;&lt; FPU_MVFR0_A_SIMD_registers_Pos*/</span>)  
<a name="l01326"></a>01326 <span class="comment">/* Media and FP Feature Register 1 */</span>
<a name="l01327"></a>01327 <span class="preprocessor">#define FPU_MVFR1_FP_fused_MAC_Pos         28                                             </span>
<a name="l01328"></a>01328 <span class="preprocessor">#define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL &lt;&lt; FPU_MVFR1_FP_fused_MAC_Pos)          </span>
<a name="l01330"></a>01330 <span class="preprocessor">#define FPU_MVFR1_FP_HPFP_Pos              24                                             </span>
<a name="l01331"></a>01331 <span class="preprocessor">#define FPU_MVFR1_FP_HPFP_Msk              (0xFUL &lt;&lt; FPU_MVFR1_FP_HPFP_Pos)               </span>
<a name="l01333"></a>01333 <span class="preprocessor">#define FPU_MVFR1_D_NaN_mode_Pos            4                                             </span>
<a name="l01334"></a>01334 <span class="preprocessor">#define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL &lt;&lt; FPU_MVFR1_D_NaN_mode_Pos)            </span>
<a name="l01336"></a>01336 <span class="preprocessor">#define FPU_MVFR1_FtZ_mode_Pos              0                                             </span>
<a name="l01337"></a>01337 <span class="preprocessor">#define FPU_MVFR1_FtZ_mode_Msk             (0xFUL </span><span class="comment">/*&lt;&lt; FPU_MVFR1_FtZ_mode_Pos*/</span>)          
<a name="l01339"></a>01339 
<a name="l01340"></a>01340 #endif
<a name="l01341"></a>01341 
<a name="l01342"></a>01342 
<a name="l01351"></a>01351 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l01352"></a>01352 {
<a name="l01353"></a>01353   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHCSR;                   
<a name="l01354"></a>01354   <a class="code" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t DCRSR;                   
<a name="l01355"></a>01355   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DCRDR;                   
<a name="l01356"></a>01356   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DEMCR;                   
<a name="l01357"></a>01357 } <a class="code" href="struct_core_debug___type.html" title="Structure type to access the Core Debug Register (CoreDebug).">CoreDebug_Type</a>;
<a name="l01358"></a>01358 
<a name="l01359"></a>01359 <span class="comment">/* Debug Halting Control and Status Register */</span>
<a name="l01360"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gac91280edd0ce932665cf75a23d11d842">01360</a> <span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Pos         16                                             </span>
<a name="l01361"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga1ce997cee15edaafe4aed77751816ffc">01361</a> <span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL &lt;&lt; CoreDebug_DHCSR_DBGKEY_Pos)       </span>
<a name="l01363"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga6f934c5427ea057394268e541fa97753">01363</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             </span>
<a name="l01364"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gac474394bcceb31a8e09566c90b3f8922">01364</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL &lt;&lt; CoreDebug_DHCSR_S_RESET_ST_Pos)        </span>
<a name="l01366"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga2328118f8b3574c871a53605eb17e730">01366</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             </span>
<a name="l01367"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga89dceb5325f6bcb36a0473d65fbfcfa6">01367</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL &lt;&lt; CoreDebug_DHCSR_S_RETIRE_ST_Pos)       </span>
<a name="l01369"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga2900dd56a988a4ed27ad664d5642807e">01369</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             </span>
<a name="l01370"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga7b67e4506d7f464ef5dafd6219739756">01370</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL &lt;&lt; CoreDebug_DHCSR_S_LOCKUP_Pos)          </span>
<a name="l01372"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga349ccea33accc705595624c2d334fbcb">01372</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             </span>
<a name="l01373"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga98d51538e645c2c1a422279cd85a0a25">01373</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL &lt;&lt; CoreDebug_DHCSR_S_SLEEP_Pos)           </span>
<a name="l01375"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga760a9a0d7f39951dc3f07d01f1f64772">01375</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Pos         17                                             </span>
<a name="l01376"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga9f881ade3151a73bc5b02b73fe6473ca">01376</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_S_HALT_Pos)            </span>
<a name="l01378"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga20a71871ca8768019c51168c70c3f41d">01378</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             </span>
<a name="l01379"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gac4cd6f3178de48f473d8903e8c847c07">01379</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL &lt;&lt; CoreDebug_DHCSR_S_REGRDY_Pos)          </span>
<a name="l01381"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga85747214e2656df6b05ec72e4d22bd6d">01381</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             </span>
<a name="l01382"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga53aa99b2e39a67622f3b9973e079c2b4">01382</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL &lt;&lt; CoreDebug_DHCSR_C_SNAPSTALL_Pos)       </span>
<a name="l01384"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga0d2907400eb948a4ea3886ca083ec8e3">01384</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             </span>
<a name="l01385"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga77fe1ef3c4a729c1c82fb62a94a51c31">01385</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL &lt;&lt; CoreDebug_DHCSR_C_MASKINTS_Pos)        </span>
<a name="l01387"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gae1fc39e80de54c0339cbb1b298a9f0f9">01387</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Pos          2                                             </span>
<a name="l01388"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gae6bda72fbd32cc5734ff3542170dc00d">01388</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_C_STEP_Pos)            </span>
<a name="l01390"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gaddf1d43f8857e4efc3dc4e6b15509692">01390</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Pos          1                                             </span>
<a name="l01391"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga1d905a3aa594eb2e8bb78bcc4da05b3f">01391</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_C_HALT_Pos)            </span>
<a name="l01393"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gab557abb5b172b74d2cf44efb9d824e4e">01393</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             </span>
<a name="l01394"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gab815c741a4fc2a61988cd2fb7594210b">01394</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL </span><span class="comment">/*&lt;&lt; CoreDebug_DHCSR_C_DEBUGEN_Pos*/</span>)     
<a name="l01396"></a>01396 <span class="comment">/* Debug Core Register Selector Register */</span>
<a name="l01397"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga51e75942fc0614bc9bb2c0e96fcdda9a">01397</a> <span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Pos         16                                             </span>
<a name="l01398"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga1eef4992d8f84bc6c0dffed1c87f90a5">01398</a> <span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Msk         (1UL &lt;&lt; CoreDebug_DCRSR_REGWnR_Pos)            </span>
<a name="l01400"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga52182c8a9f63a52470244c0bc2064f7b">01400</a> <span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Pos          0                                             </span>
<a name="l01401"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga17cafbd72b55030219ce5609baa7c01d">01401</a> <span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL </span><span class="comment">/*&lt;&lt; CoreDebug_DCRSR_REGSEL_Pos*/</span>)     
<a name="l01403"></a>01403 <span class="comment">/* Debug Exception and Monitor Control Register */</span>
<a name="l01404"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga6ff2102b98f86540224819a1b767ba39">01404</a> <span class="preprocessor">#define CoreDebug_DEMCR_TRCENA_Pos         24                                             </span>
<a name="l01405"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga5e99652c1df93b441257389f49407834">01405</a> <span class="preprocessor">#define CoreDebug_DEMCR_TRCENA_Msk         (1UL &lt;&lt; CoreDebug_DEMCR_TRCENA_Pos)            </span>
<a name="l01407"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga341020a3b7450416d72544eaf8e57a64">01407</a> <span class="preprocessor">#define CoreDebug_DEMCR_MON_REQ_Pos        19                                             </span>
<a name="l01408"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gae6384cbe8045051186d13ef9cdeace95">01408</a> <span class="preprocessor">#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL &lt;&lt; CoreDebug_DEMCR_MON_REQ_Pos)           </span>
<a name="l01410"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga9ae10710684e14a1a534e785ef390e1b">01410</a> <span class="preprocessor">#define CoreDebug_DEMCR_MON_STEP_Pos       18                                             </span>
<a name="l01411"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga2ded814556de96fc369de7ae9a7ceb98">01411</a> <span class="preprocessor">#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_MON_STEP_Pos)          </span>
<a name="l01413"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga1e2f706a59e0d8131279af1c7e152f8d">01413</a> <span class="preprocessor">#define CoreDebug_DEMCR_MON_PEND_Pos       17                                             </span>
<a name="l01414"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga68ec55930269fab78e733dcfa32392f8">01414</a> <span class="preprocessor">#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_MON_PEND_Pos)          </span>
<a name="l01416"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga802829678f6871863ae9ecf60a10425c">01416</a> <span class="preprocessor">#define CoreDebug_DEMCR_MON_EN_Pos         16                                             </span>
<a name="l01417"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gac2b46b9b65bf8d23027f255fc9641977">01417</a> <span class="preprocessor">#define CoreDebug_DEMCR_MON_EN_Msk         (1UL &lt;&lt; CoreDebug_DEMCR_MON_EN_Pos)            </span>
<a name="l01419"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gaed9f42053031a9a30cd8054623304c0a">01419</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             </span>
<a name="l01420"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga803fc98c5bb85f10f0347b23794847d1">01420</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_HARDERR_Pos)        </span>
<a name="l01422"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga22079a6e436f23b90308be97e19cf07e">01422</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             </span>
<a name="l01423"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gad6815d8e3df302d2f0ff2c2c734ed29a">01423</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_INTERR_Pos)         </span>
<a name="l01425"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gab8e3d8f0f9590a51bbf10f6da3ad6933">01425</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             </span>
<a name="l01426"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga9d29546aefe3ca8662a7fe48dd4a5b2b">01426</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_BUSERR_Pos)         </span>
<a name="l01428"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga16f0d3d2ce1e1e8cd762d938ac56c4ac">01428</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             </span>
<a name="l01429"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gaa38b947d77672c48bba1280c0a642e19">01429</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_STATERR_Pos)        </span>
<a name="l01431"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga10fc7c53bca904c128bc8e1a03072d50">01431</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             </span>
<a name="l01432"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga2f98b461d19746ab2febfddebb73da6f">01432</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_CHKERR_Pos)         </span>
<a name="l01434"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gac9d13eb2add61f610d5ced1f7ad2adf8">01434</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             </span>
<a name="l01435"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga03ee58b1b02fdbf21612809034562f1c">01435</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_NOCPERR_Pos)        </span>
<a name="l01437"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga444454f7c7748e76cd76c3809c887c41">01437</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             </span>
<a name="l01438"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gad420a9b60620584faaca6289e83d3a87">01438</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_VC_MMERR_Pos)          </span>
<a name="l01440"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga9fcf09666f7063a7303117aa32a85d5a">01440</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             </span>
<a name="l01441"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga906476e53c1e1487c30f3a1181df9e30">01441</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL </span><span class="comment">/*&lt;&lt; CoreDebug_DEMCR_VC_CORERESET_Pos*/</span>)  
<a name="l01443"></a>01443 
<a name="l01452"></a>01452 <span class="comment">/* Memory mapping of Cortex-M4 Hardware */</span>
<a name="l01453"></a><a class="code" href="group___c_m_s_i_s__core__base.html#ga3c14ed93192c8d9143322bbf77ebf770">01453</a> <span class="preprocessor">#define SCS_BASE            (0xE000E000UL)                            </span>
<a name="l01454"></a><a class="code" href="group___c_m_s_i_s__core__base.html#gadd76251e412a195ec0a8f47227a8359e">01454</a> <span class="preprocessor">#define ITM_BASE            (0xE0000000UL)                            </span>
<a name="l01455"></a><a class="code" href="group___c_m_s_i_s__core__base.html#gafdab534f961bf8935eb456cb7700dcd2">01455</a> <span class="preprocessor">#define DWT_BASE            (0xE0001000UL)                            </span>
<a name="l01456"></a><a class="code" href="group___c_m_s_i_s__core__base.html#ga2b1eeff850a7e418844ca847145a1a68">01456</a> <span class="preprocessor">#define TPI_BASE            (0xE0040000UL)                            </span>
<a name="l01457"></a><a class="code" href="group___c_m_s_i_s__core__base.html#ga680604dbcda9e9b31a1639fcffe5230b">01457</a> <span class="preprocessor">#define CoreDebug_BASE      (0xE000EDF0UL)                            </span>
<a name="l01458"></a><a class="code" href="group___c_m_s_i_s__core__base.html#ga58effaac0b93006b756d33209e814646">01458</a> <span class="preprocessor">#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    </span>
<a name="l01459"></a><a class="code" href="group___c_m_s_i_s__core__base.html#gaa0288691785a5f868238e0468b39523d">01459</a> <span class="preprocessor">#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    </span>
<a name="l01460"></a><a class="code" href="group___c_m_s_i_s__core__base.html#gad55a7ddb8d4b2398b0c1cfec76c0d9fd">01460</a> <span class="preprocessor">#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    </span>
<a name="l01462"></a><a class="code" href="group___c_m_s_i_s__core__base.html#ga9fe0cd2eef83a8adad94490d9ecca63f">01462</a> <span class="preprocessor">#define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   </span>
<a name="l01463"></a><a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">01463</a> <span class="preprocessor">#define SCB                 ((SCB_Type       *)     SCB_BASE      )   </span>
<a name="l01464"></a><a class="code" href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">01464</a> <span class="preprocessor">#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   </span>
<a name="l01465"></a><a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">01465</a> <span class="preprocessor">#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   </span>
<a name="l01466"></a><a class="code" href="group___c_m_s_i_s__core__base.html#gabae7cdf882def602cb787bb039ff6a43">01466</a> <span class="preprocessor">#define ITM                 ((ITM_Type       *)     ITM_BASE      )   </span>
<a name="l01467"></a><a class="code" href="group___c_m_s_i_s__core__base.html#gabbe5a060185e1d5afa3f85b14e10a6ce">01467</a> <span class="preprocessor">#define DWT                 ((DWT_Type       *)     DWT_BASE      )   </span>
<a name="l01468"></a><a class="code" href="group___c_m_s_i_s__core__base.html#ga8b4dd00016aed25a0ea54e9a9acd1239">01468</a> <span class="preprocessor">#define TPI                 ((TPI_Type       *)     TPI_BASE      )   </span>
<a name="l01469"></a><a class="code" href="group___c_m_s_i_s__core__base.html#gab6e30a2b802d9021619dbb0be7f5d63d">01469</a> <span class="preprocessor">#define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   </span>
<a name="l01471"></a>01471 <span class="preprocessor">#if (__MPU_PRESENT == 1)</span>
<a name="l01472"></a>01472 <span class="preprocessor"></span><span class="preprocessor">  #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    </span>
<a name="l01473"></a>01473 <span class="preprocessor">  #define MPU               ((MPU_Type       *)     MPU_BASE      )   </span>
<a name="l01474"></a>01474 <span class="preprocessor">#endif</span>
<a name="l01475"></a>01475 <span class="preprocessor"></span>
<a name="l01476"></a>01476 <span class="preprocessor">#if (__FPU_PRESENT == 1)</span>
<a name="l01477"></a>01477 <span class="preprocessor"></span><span class="preprocessor">  #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    </span>
<a name="l01478"></a>01478 <span class="preprocessor">  #define FPU               ((FPU_Type       *)     FPU_BASE      )   </span>
<a name="l01479"></a>01479 <span class="preprocessor">#endif</span>
<a name="l01480"></a>01480 <span class="preprocessor"></span>
<a name="l01485"></a>01485 <span class="comment">/*******************************************************************************</span>
<a name="l01486"></a>01486 <span class="comment"> *                Hardware Abstraction Layer</span>
<a name="l01487"></a>01487 <span class="comment">  Core Function Interface contains:</span>
<a name="l01488"></a>01488 <span class="comment">  - Core NVIC Functions</span>
<a name="l01489"></a>01489 <span class="comment">  - Core SysTick Functions</span>
<a name="l01490"></a>01490 <span class="comment">  - Core Debug Functions</span>
<a name="l01491"></a>01491 <span class="comment">  - Core Register Access Functions</span>
<a name="l01492"></a>01492 <span class="comment"> ******************************************************************************/</span>
<a name="l01498"></a>01498 <span class="comment">/* ##########################   NVIC functions  #################################### */</span>
<a name="l01515"></a>01515 __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga77cfbb35a9d8027e392034321bed6904" title="Set Priority Grouping.">NVIC_SetPriorityGrouping</a>(uint32_t PriorityGroup)
<a name="l01516"></a>01516 {
<a name="l01517"></a>01517   uint32_t reg_value;
<a name="l01518"></a>01518   uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07UL);             <span class="comment">/* only values 0..7 are used          */</span>
<a name="l01519"></a>01519 
<a name="l01520"></a>01520   reg_value  =  <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR;                                                   <span class="comment">/* read old register configuration    */</span>
<a name="l01521"></a>01521   reg_value &amp;= ~((uint32_t)(<a class="code" href="group___c_m_s_i_s___s_c_b.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</a> | <a class="code" href="group___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>));             <span class="comment">/* clear bits to change               */</span>
<a name="l01522"></a>01522   reg_value  =  (reg_value                                   |
<a name="l01523"></a>01523                 ((uint32_t)0x5FAUL &lt;&lt; <a class="code" href="group___c_m_s_i_s___s_c_b.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>) |
<a name="l01524"></a>01524                 (PriorityGroupTmp &lt;&lt; 8)                       );              <span class="comment">/* Insert write key and priorty group */</span>
<a name="l01525"></a>01525   <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR =  reg_value;
<a name="l01526"></a>01526 }
<a name="l01527"></a>01527 
<a name="l01528"></a>01528 
<a name="l01535"></a>01535 __STATIC_INLINE uint32_t <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga394f7ce2ca826c0da26284d17ac6524d" title="Get Priority Grouping.">NVIC_GetPriorityGrouping</a>(<span class="keywordtype">void</span>)
<a name="l01536"></a>01536 {
<a name="l01537"></a>01537   <span class="keywordflow">return</span> ((uint32_t)((<a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR &amp; <a class="code" href="group___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>) &gt;&gt; <a class="code" href="group___c_m_s_i_s___s_c_b.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a>));
<a name="l01538"></a>01538 }
<a name="l01539"></a>01539 
<a name="l01540"></a>01540 
<a name="l01547"></a>01547 __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga3349f2e3580d7ce22d6530b7294e5921" title="Enable External Interrupt.">NVIC_EnableIRQ</a>(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> <a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)
<a name="l01548"></a>01548 {
<a name="l01549"></a>01549   <a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISER[(((uint32_t)(int32_t)<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL));
<a name="l01550"></a>01550 }
<a name="l01551"></a>01551 
<a name="l01552"></a>01552 
<a name="l01559"></a>01559 __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga260fba04ac8346855c57f091d4ee1e71" title="Disable External Interrupt.">NVIC_DisableIRQ</a>(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> IRQn)
<a name="l01560"></a>01560 {
<a name="l01561"></a>01561   <a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICER[(((uint32_t)(int32_t)<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL));
<a name="l01562"></a>01562 }
<a name="l01563"></a>01563 
<a name="l01564"></a>01564 
<a name="l01575"></a>01575 __STATIC_INLINE uint32_t <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gafec8042db64c0f8ed432b6c8386a05d8" title="Get Pending Interrupt.">NVIC_GetPendingIRQ</a>(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> IRQn)
<a name="l01576"></a>01576 {
<a name="l01577"></a>01577   <span class="keywordflow">return</span>((uint32_t)(((<a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[(((uint32_t)(int32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));
<a name="l01578"></a>01578 }
<a name="l01579"></a>01579 
<a name="l01580"></a>01580 
<a name="l01587"></a>01587 __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga3ecf446519da33e1690deffbf5be505f" title="Set Pending Interrupt.">NVIC_SetPendingIRQ</a>(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> IRQn)
<a name="l01588"></a>01588 {
<a name="l01589"></a>01589   <a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[(((uint32_t)(int32_t)<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL));
<a name="l01590"></a>01590 }
<a name="l01591"></a>01591 
<a name="l01592"></a>01592 
<a name="l01599"></a>01599 __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga332e10ef9605dc6eb10b9e14511930f8" title="Clear Pending Interrupt.">NVIC_ClearPendingIRQ</a>(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> IRQn)
<a name="l01600"></a>01600 {
<a name="l01601"></a>01601   <a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICPR[(((uint32_t)(int32_t)<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL));
<a name="l01602"></a>01602 }
<a name="l01603"></a>01603 
<a name="l01604"></a>01604 
<a name="l01614"></a>01614 __STATIC_INLINE uint32_t <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga47a0f52794068d076c9147aa3cb8d8a6" title="Get Active Interrupt.">NVIC_GetActive</a>(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> IRQn)
<a name="l01615"></a>01615 {
<a name="l01616"></a>01616   <span class="keywordflow">return</span>((uint32_t)(((<a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IABR[(((uint32_t)(int32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));
<a name="l01617"></a>01617 }
<a name="l01618"></a>01618 
<a name="l01619"></a>01619 
<a name="l01629"></a>01629 __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga2305cbd44aaad792e3a4e538bdaf14f9" title="Set Interrupt Priority.">NVIC_SetPriority</a>(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> IRQn, uint32_t priority)
<a name="l01630"></a>01630 {
<a name="l01631"></a>01631   <span class="keywordflow">if</span>((int32_t)IRQn &lt; 0) {
<a name="l01632"></a>01632     <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHP[(((uint32_t)(int32_t)<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0xFUL)-4UL] = (uint8_t)((priority &lt;&lt; (8 - <a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (uint32_t)0xFFUL);
<a name="l01633"></a>01633   }
<a name="l01634"></a>01634   <span class="keywordflow">else</span> {
<a name="l01635"></a>01635     <a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IP[((uint32_t)(int32_t)<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)]               = (uint8_t)((priority &lt;&lt; (8 - <a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (uint32_t)0xFFUL);
<a name="l01636"></a>01636   }
<a name="l01637"></a>01637 }
<a name="l01638"></a>01638 
<a name="l01639"></a>01639 
<a name="l01651"></a>01651 __STATIC_INLINE uint32_t <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga1cbaf8e6abd4aa4885828e7f24fcfeb4" title="Get Interrupt Priority.">NVIC_GetPriority</a>(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> IRQn)
<a name="l01652"></a>01652 {
<a name="l01653"></a>01653 
<a name="l01654"></a>01654   <span class="keywordflow">if</span>((int32_t)IRQn &lt; 0) {
<a name="l01655"></a>01655     <span class="keywordflow">return</span>(((uint32_t)<a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHP[(((uint32_t)(int32_t)IRQn) &amp; 0xFUL)-4UL] &gt;&gt; (8 - <a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));
<a name="l01656"></a>01656   }
<a name="l01657"></a>01657   <span class="keywordflow">else</span> {
<a name="l01658"></a>01658     <span class="keywordflow">return</span>(((uint32_t)<a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IP[((uint32_t)(int32_t)IRQn)]               &gt;&gt; (8 - <a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));
<a name="l01659"></a>01659   }
<a name="l01660"></a>01660 }
<a name="l01661"></a>01661 
<a name="l01662"></a>01662 
<a name="l01675"></a>01675 __STATIC_INLINE uint32_t <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gadb94ac5d892b376e4f3555ae0418ebac" title="Encode Priority.">NVIC_EncodePriority</a> (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
<a name="l01676"></a>01676 {
<a name="l01677"></a>01677   uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07UL);   <span class="comment">/* only values 0..7 are used          */</span>
<a name="l01678"></a>01678   uint32_t PreemptPriorityBits;
<a name="l01679"></a>01679   uint32_t SubPriorityBits;
<a name="l01680"></a>01680 
<a name="l01681"></a>01681   PreemptPriorityBits = ((7UL - PriorityGroupTmp) &gt; (uint32_t)(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) ? (uint32_t)(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) : (uint32_t)(7UL - PriorityGroupTmp);
<a name="l01682"></a>01682   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &lt; (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>));
<a name="l01683"></a>01683 
<a name="l01684"></a>01684   <span class="keywordflow">return</span> (
<a name="l01685"></a>01685            ((PreemptPriority &amp; (uint32_t)((1UL &lt;&lt; (PreemptPriorityBits)) - 1UL)) &lt;&lt; SubPriorityBits) |
<a name="l01686"></a>01686            ((SubPriority     &amp; (uint32_t)((1UL &lt;&lt; (SubPriorityBits    )) - 1UL)))
<a name="l01687"></a>01687          );
<a name="l01688"></a>01688 }
<a name="l01689"></a>01689 
<a name="l01690"></a>01690 
<a name="l01703"></a>01703 __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga4f23ef94633f75d3c97670a53949003c" title="Decode Priority.">NVIC_DecodePriority</a> (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority)
<a name="l01704"></a>01704 {
<a name="l01705"></a>01705   uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07UL);   <span class="comment">/* only values 0..7 are used          */</span>
<a name="l01706"></a>01706   uint32_t PreemptPriorityBits;
<a name="l01707"></a>01707   uint32_t SubPriorityBits;
<a name="l01708"></a>01708 
<a name="l01709"></a>01709   PreemptPriorityBits = ((7UL - PriorityGroupTmp) &gt; (uint32_t)(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) ? (uint32_t)(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) : (uint32_t)(7UL - PriorityGroupTmp);
<a name="l01710"></a>01710   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &lt; (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>));
<a name="l01711"></a>01711 
<a name="l01712"></a>01712   *pPreemptPriority = (Priority &gt;&gt; SubPriorityBits) &amp; (uint32_t)((1UL &lt;&lt; (PreemptPriorityBits)) - 1UL);
<a name="l01713"></a>01713   *pSubPriority     = (Priority                   ) &amp; (uint32_t)((1UL &lt;&lt; (SubPriorityBits    )) - 1UL);
<a name="l01714"></a>01714 }
<a name="l01715"></a>01715 
<a name="l01716"></a>01716 
<a name="l01721"></a>01721 __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga1143dec48d60a3d6f238c4798a87759c" title="System Reset.">NVIC_SystemReset</a>(<span class="keywordtype">void</span>)
<a name="l01722"></a>01722 {
<a name="l01723"></a>01723   __DSB();                                                          <span class="comment">/* Ensure all outstanding memory accesses included</span>
<a name="l01724"></a>01724 <span class="comment">                                                                       buffered write are completed before reset */</span>
<a name="l01725"></a>01725   <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR  = (uint32_t)((0x5FAUL &lt;&lt; <a class="code" href="group___c_m_s_i_s___s_c_b.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>)    |
<a name="l01726"></a>01726                            (<a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR &amp; <a class="code" href="group___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>) |
<a name="l01727"></a>01727                             <a class="code" href="group___c_m_s_i_s___s_c_b.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a>    );         <span class="comment">/* Keep priority group unchanged */</span>
<a name="l01728"></a>01728   __DSB();                                                          <span class="comment">/* Ensure completion of memory access */</span>
<a name="l01729"></a>01729   <span class="keywordflow">while</span>(1) { __NOP(); }                                             <span class="comment">/* wait until reset */</span>
<a name="l01730"></a>01730 }
<a name="l01731"></a>01731 
<a name="l01736"></a>01736 <span class="comment">/* ##################################    SysTick function  ############################################ */</span>
<a name="l01743"></a>01743 <span class="preprocessor">#if (__Vendor_SysTickConfig == 0)</span>
<a name="l01744"></a>01744 <span class="preprocessor"></span>
<a name="l01760"></a>01760 __STATIC_INLINE uint32_t <a class="code" href="group___c_m_s_i_s___core___sys_tick_functions.html#gae4e8f0238527c69f522029b93c8e5b78" title="System Tick Configuration.">SysTick_Config</a>(uint32_t ticks)
<a name="l01761"></a>01761 {
<a name="l01762"></a>01762   <span class="keywordflow">if</span> ((ticks - 1UL) &gt; <a class="code" href="group___c_m_s_i_s___sys_tick.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a>) { <span class="keywordflow">return</span> (1UL); }    <span class="comment">/* Reload value impossible */</span>
<a name="l01763"></a>01763 
<a name="l01764"></a>01764   <a class="code" href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;LOAD  = (uint32_t)(ticks - 1UL);                         <span class="comment">/* set reload register */</span>
<a name="l01765"></a>01765   <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga2305cbd44aaad792e3a4e538bdaf14f9" title="Set Interrupt Priority.">NVIC_SetPriority</a> (<a class="code" href="group___s_a_m_r21_g18_a__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>, (1UL &lt;&lt; <a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) - 1UL); <span class="comment">/* set Priority for Systick Interrupt */</span>
<a name="l01766"></a>01766   <a class="code" href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;VAL   = 0UL;                                             <span class="comment">/* Load the SysTick Counter Value */</span>
<a name="l01767"></a>01767   <a class="code" href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;CTRL  = <a class="code" href="group___c_m_s_i_s___sys_tick.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a> |
<a name="l01768"></a>01768                    <a class="code" href="group___c_m_s_i_s___sys_tick.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a>   |
<a name="l01769"></a>01769                    <a class="code" href="group___c_m_s_i_s___sys_tick.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a>;                         <span class="comment">/* Enable SysTick IRQ and SysTick Timer */</span>
<a name="l01770"></a>01770   <span class="keywordflow">return</span> (0UL);                                                     <span class="comment">/* Function successful */</span>
<a name="l01771"></a>01771 }
<a name="l01772"></a>01772 
<a name="l01773"></a>01773 <span class="preprocessor">#endif</span>
<a name="l01774"></a>01774 <span class="preprocessor"></span>
<a name="l01779"></a>01779 <span class="comment">/* ##################################### Debug In/Output function ########################################### */</span>
<a name="l01786"></a>01786 <span class="keyword">extern</span> <span class="keyword">volatile</span> int32_t <a class="code" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a>;                    
<a name="l01787"></a><a class="code" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">01787</a> <span class="preprocessor">#define                 ITM_RXBUFFER_EMPTY    0x5AA55AA5 </span>
<a name="l01800"></a>01800 <span class="preprocessor">__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)</span>
<a name="l01801"></a>01801 <span class="preprocessor"></span>{
<a name="l01802"></a>01802   <span class="keywordflow">if</span> (((<a class="code" href="group___c_m_s_i_s__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;TCR &amp; <a class="code" href="group___c_m_s_i_s___i_t_m.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">ITM_TCR_ITMENA_Msk</a>) != 0UL) &amp;&amp;      <span class="comment">/* ITM enabled */</span>
<a name="l01803"></a>01803       ((<a class="code" href="group___c_m_s_i_s__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;TER &amp; 1UL               ) != 0UL)   )     <span class="comment">/* ITM Port #0 enabled */</span>
<a name="l01804"></a>01804   {
<a name="l01805"></a>01805     <span class="keywordflow">while</span> (<a class="code" href="group___c_m_s_i_s__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;PORT[0].u32 == 0UL) { __NOP(); }
<a name="l01806"></a>01806     <a class="code" href="group___c_m_s_i_s__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;PORT[0].u8 = (uint8_t)ch;
<a name="l01807"></a>01807   }
<a name="l01808"></a>01808   <span class="keywordflow">return</span> (ch);
<a name="l01809"></a>01809 }
<a name="l01810"></a>01810 
<a name="l01811"></a>01811 
<a name="l01819"></a>01819 __STATIC_INLINE int32_t <a class="code" href="group___c_m_s_i_s__core___debug_functions.html#gac3ee2c30a1ac4ed34c8a866a17decd53" title="ITM Receive Character.">ITM_ReceiveChar</a> (<span class="keywordtype">void</span>) {
<a name="l01820"></a>01820   int32_t ch = -1;                           <span class="comment">/* no character available */</span>
<a name="l01821"></a>01821 
<a name="l01822"></a>01822   <span class="keywordflow">if</span> (ITM_RxBuffer != <a class="code" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>) {
<a name="l01823"></a>01823     ch = <a class="code" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a>;
<a name="l01824"></a>01824     ITM_RxBuffer = <a class="code" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>;       <span class="comment">/* ready for next character */</span>
<a name="l01825"></a>01825   }
<a name="l01826"></a>01826 
<a name="l01827"></a>01827   <span class="keywordflow">return</span> (ch);
<a name="l01828"></a>01828 }
<a name="l01829"></a>01829 
<a name="l01830"></a>01830 
<a name="l01838"></a>01838 __STATIC_INLINE int32_t <a class="code" href="group___c_m_s_i_s__core___debug_functions.html#gae61ce9ca5917735325cd93b0fb21dd29" title="ITM Check Character.">ITM_CheckChar</a> (<span class="keywordtype">void</span>) {
<a name="l01839"></a>01839 
<a name="l01840"></a>01840   <span class="keywordflow">if</span> (ITM_RxBuffer == <a class="code" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>) {
<a name="l01841"></a>01841     <span class="keywordflow">return</span> (0);                                 <span class="comment">/* no character available */</span>
<a name="l01842"></a>01842   } <span class="keywordflow">else</span> {
<a name="l01843"></a>01843     <span class="keywordflow">return</span> (1);                                 <span class="comment">/*    character available */</span>
<a name="l01844"></a>01844   }
<a name="l01845"></a>01845 }
<a name="l01846"></a>01846 
<a name="l01852"></a>01852 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l01853"></a>01853 <span class="preprocessor"></span>}
<a name="l01854"></a>01854 <span class="preprocessor">#endif</span>
<a name="l01855"></a>01855 <span class="preprocessor"></span>
<a name="l01856"></a>01856 <span class="preprocessor">#endif </span><span class="comment">/* __CORE_CM4_H_DEPENDANT */</span>
<a name="l01857"></a>01857 
<a name="l01858"></a>01858 <span class="preprocessor">#endif </span><span class="comment">/* __CMSIS_GENERIC */</span>
</pre></div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jun 23 2016 20:43:05 for Atmel Radio by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
