Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/hw4/adder3bitandsevensegment/testbenchofcode_isim_beh.exe -prj D:/hw4/adder3bitandsevensegment/testbenchofcode_beh.prj work.testbenchofcode 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/hw4/adder3bitandsevensegment/fa.vhd" into library work
Parsing VHDL file "D:/hw4/adder3bitandsevensegment/fa3bitanddecoderhextosevensegment.vhd" into library work
Parsing VHDL file "D:/hw4/adder3bitandsevensegment/testbenchofcode.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity fa [fa_default]
Compiling architecture behavioral of entity fa3bitanddecoderhextosevensegment [fa3bitanddecoderhextosevensegmen...]
Compiling architecture behavior of entity testbenchofcode
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable D:/hw4/adder3bitandsevensegment/testbenchofcode_isim_beh.exe
Fuse Memory Usage: 30188 KB
Fuse CPU Usage: 531 ms
