// Seed: 3621810773
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  always force id_1 = 1;
endmodule
module module_1 (
    output wor id_0,
    input tri1 id_1,
    input tri1 id_2,
    input supply0 id_3,
    input supply0 id_4,
    output supply0 id_5,
    output wor id_6,
    input wire id_7,
    input wand id_8
    , id_11,
    output tri0 id_9
);
  wand id_12, id_13 = 1'b0;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_13
  );
  wire id_14;
  nand primCall (id_6, id_3, id_4, id_2, id_13, id_12, id_11, id_7);
endmodule
