
build/dedes.elf:     file format elf32-littlearm
build/dedes.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x080002b9

Program Header:
    LOAD off    0x00010000 vaddr 0x08000000 paddr 0x08000000 align 2**16
         filesz 0x00002cc0 memsz 0x00002cc0 flags r-x
    LOAD off    0x00020800 vaddr 0x20000800 paddr 0x08002cc0 align 2**16
         filesz 0x00000038 memsz 0x00000940 flags rw-
    LOAD off    0x00030000 vaddr 0x20000000 paddr 0x20000000 align 2**16
         filesz 0x00000000 memsz 0x00020000 flags rw-
private flags = 5000200: [Version5 EABI] [soft-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .mstack       00000400  20000000  20000000  00030000  2**0
                  ALLOC
  1 .pstack       00000400  20000400  20000400  00030000  2**0
                  ALLOC
  2 .vectors      000001e0  08000000  08000000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .text         00002894  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       0000024c  08002a74  08002a74  00012a74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000038  20000800  08002cc0  00020800  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000908  20000838  08002cf8  00020838  2**3
                  ALLOC
  7 .ram0_init    00000000  20001140  20001140  00020838  2**2
                  CONTENTS
  8 .ram0         00000000  20001140  20001140  00020838  2**2
                  CONTENTS
  9 .ram1_init    00000000  20000000  20000000  00020838  2**2
                  CONTENTS
 10 .ram1         00000000  20000000  20000000  00020838  2**2
                  CONTENTS
 11 .ram2_init    00000000  2001c000  2001c000  00020838  2**2
                  CONTENTS
 12 .ram2         00000000  2001c000  2001c000  00020838  2**2
                  CONTENTS
 13 .ram3_init    00000000  00000000  00000000  00020838  2**2
                  CONTENTS
 14 .ram3         00000000  00000000  00000000  00020838  2**2
                  CONTENTS
 15 .ram4_init    00000000  10000000  10000000  00020838  2**2
                  CONTENTS
 16 .ram4         00000000  10000000  10000000  00020838  2**2
                  CONTENTS
 17 .ram5_init    00000000  40024000  40024000  00020838  2**2
                  CONTENTS
 18 .ram5         00000000  40024000  40024000  00020838  2**2
                  CONTENTS
 19 .ram6_init    00000000  00000000  00000000  00020838  2**2
                  CONTENTS
 20 .ram6         00000000  00000000  00000000  00020838  2**2
                  CONTENTS
 21 .ram7_init    00000000  00000000  00000000  00020838  2**2
                  CONTENTS
 22 .ram7         00000000  00000000  00000000  00020838  2**2
                  CONTENTS
 23 .heap         0001eec0  20001140  20001140  00030000  2**0
                  ALLOC
 24 .ARM.attributes 00000031  00000000  00000000  00020838  2**0
                  CONTENTS, READONLY
 25 .comment      0000005c  00000000  00000000  00020869  2**0
                  CONTENTS, READONLY
 26 .debug_line   00002d82  00000000  00000000  000208c5  2**0
                  CONTENTS, READONLY, DEBUGGING
 27 .debug_info   0000ada9  00000000  00000000  00023647  2**0
                  CONTENTS, READONLY, DEBUGGING
 28 .debug_abbrev 000014a2  00000000  00000000  0002e3f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 29 .debug_aranges 00000358  00000000  00000000  0002f898  2**3
                  CONTENTS, READONLY, DEBUGGING
 30 .debug_loc    00003e4f  00000000  00000000  0002fbf0  2**0
                  CONTENTS, READONLY, DEBUGGING
 31 .debug_ranges 000017c0  00000000  00000000  00033a3f  2**0
                  CONTENTS, READONLY, DEBUGGING
 32 .debug_str    00001ee1  00000000  00000000  000351ff  2**0
                  CONTENTS, READONLY, DEBUGGING
 33 .debug_frame  000009b0  00000000  00000000  000370e0  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
20000000 l    d  .mstack	00000000 .mstack
20000400 l    d  .pstack	00000000 .pstack
08000000 l    d  .vectors	00000000 .vectors
080001e0 l    d  .text	00000000 .text
08002a74 l    d  .rodata	00000000 .rodata
20000800 l    d  .data	00000000 .data
20000838 l    d  .bss	00000000 .bss
20001140 l    d  .ram0_init	00000000 .ram0_init
20001140 l    d  .ram0	00000000 .ram0
20000000 l    d  .ram1_init	00000000 .ram1_init
20000000 l    d  .ram1	00000000 .ram1
2001c000 l    d  .ram2_init	00000000 .ram2_init
2001c000 l    d  .ram2	00000000 .ram2
00000000 l    d  .ram3_init	00000000 .ram3_init
00000000 l    d  .ram3	00000000 .ram3
10000000 l    d  .ram4_init	00000000 .ram4_init
10000000 l    d  .ram4	00000000 .ram4
40024000 l    d  .ram5_init	00000000 .ram5_init
40024000 l    d  .ram5	00000000 .ram5
00000000 l    d  .ram6_init	00000000 .ram6_init
00000000 l    d  .ram6	00000000 .ram6
00000000 l    d  .ram7_init	00000000 .ram7_init
00000000 l    d  .ram7	00000000 .ram7
20001140 l    d  .heap	00000000 .heap
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 build/obj/vectors.o
080002be l       .text	00000000 .stay
00000000 l    df *ABS*	00000000 build/obj/crt0_v7m.o
08000214 l       .text	00000000 msloop
08000222 l       .text	00000000 psloop
08000232 l       .text	00000000 dloop
08000246 l       .text	00000000 bloop
0800025c l       .text	00000000 initloop
08000268 l       .text	00000000 endinitloop
08000270 l       .text	00000000 finiloop
0800027c l       .text	00000000 endfiniloop
00000000 l    df *ABS*	00000000 build/obj/chcoreasm_v7m.o
e000ed04 l       *ABS*	00000000 SCB_ICSR
10000000 l       *ABS*	00000000 ICSR_PENDSVSET
00000000 l    df *ABS*	00000000 memcpy-stub.c
00000000 l    df *ABS*	00000000 
080003f0 l     F .text	0000005c pwm_lld_serve_interrupt
08000450 l     F .text	00000034 adc_lld_stop_conversion
08000590 l     F .text	00000052 oqPutTimeout
08000610 l     F .text	00000052 iqGetTimeout
08000690 l     F .text	000000c2 oqWriteTimeout
08000780 l     F .text	000000c2 iqReadTimeout
08002a74 l     O .rodata	00000080 ram_areas
00000000 l    df *ABS*	00000000 
08001220 l     F .text	0000002c Thread1
08001250 l     F .text	000001e4 Thread4
08001440 l     F .text	000001c4 Thread3
08001610 l     F .text	00000164 Thread2
20000918 l     O .bss	00000044 ch_factory
20000960 l     O .bss	000000d8 ch_idle_thread_wa
20000a40 l     O .bss	00000004 count_button1pressed
20000a44 l     O .bss	0000001c default_heap
20000ae0 l     O .bss	00000004 dma_streams_mask
20000ae4 l     O .bss	00000004 event_button1pressed
20000af8 l     O .bss	00000148 waThread1
20000c40 l     O .bss	00000148 waThread2
20000d88 l     O .bss	00000148 waThread3
20000ed0 l     O .bss	00000148 waThread4
20000800 l     O .data	00000038 pwmcfgTim1
08002b60 l     O .rodata	000000c0 _stm32_dma_streams
08002c20 l     O .rodata	00000028 adcgrpcfg1
08002c48 l     O .rodata	00000016 ch_debug
08002c88 l     O .rodata	00000028 vmt
00000000 l    df *ABS*	00000000 
08001e40 l     F .text	00000070 wakeup
08002000 l     F .text	00000118 chSchGoSleepTimeoutS
00000000 l    df *ABS*	00000000 
08001150 g     F .text	0000002c Vector58
080002ba  w      .text	00000000 VectorE8
08001020 g     F .text	00000068 Vector9C
08000aa0 g     F .text	00000004 VectorAC
08002240 g     F .text	00000050 chThdExit
080021a0 g     F .text	0000005e .hidden chEvtBroadcastFlagsI
080002ba  w      .text	00000000 DebugMon_Handler
080002ba  w      .text	00000000 Vector1A0
10000000 g       .rodata	00000000 __ram4_start__
08001120 g     F .text	0000002c Vector5C
08001eb0 g     F .text	00000002 .hidden _idle_thread.lto_priv.43
080002ba  w      .text	00000000 Vector11C
40024000 g       .ram5	00000000 __ram5_clear__
08000670 g     F .text	00000006 .hidden _gett.lto_priv.49
080002ba  w      .text	00000000 HardFault_Handler
080002ba  w      .text	00000000 Vector1B8
080002ba  w      .text	00000000 Vector19C
08000760 g     F .text	00000006 .hidden _writet.lto_priv.50
08002610 g     F .text	0000000c .hidden chTMStartMeasurementX.constprop.6
20001140 g       .ram0_init	00000000 __ram0_init__
20000914 g     O .bss	00000004 .hidden button_released_event.lto_priv.55
080002ba  w      .text	00000000 Vector8C
080002ba  w      .text	00000000 SysTick_Handler
20000000 g       .ram1	00000000 __ram1_free__
080002ba  w      .text	00000000 VectorDC
00000000 g       .rodata	00000000 __ram6_start__
080002ba  w      .text	00000000 PendSV_Handler
080002ba  w      .text	00000000 Vector168
080002ba  w    F .text	00000000 NMI_Handler
08000000 g       .vectors	00000000 _vectors
08002cc0 g       .data	00000000 __exidx_end
08001fd0 g     F .text	00000028 .hidden chSchGoSleepS
080002ba  w      .text	00000000 Vector110
08002120 g     F .text	00000028 .hidden chThdEnqueueTimeoutS
20001140 g       .ram0	00000000 __ram0_free__
20001140 g       .heap	00000000 __heap_base__
080003e0 g     F .text	00000010 .hidden notify2.lto_priv.40
08000d70 g     F .text	00000028 Vector120
080002ba  w      .text	00000000 Vector1D8
080002ba  w      .text	00000000 VectorC8
08002cf8 g       *ABS*	00000000 __ram3_init_text__
08001d50 g     F .text	00000044 .hidden adc_callback
080002ba  w      .text	00000000 Vector94
40025000 g       *ABS*	00000000 __ram5_end__
20000910 g     O .bss	00000004 .hidden button_pressed_event.lto_priv.54
40024000 g       .ram5	00000000 __ram5_noinit__
00001000 g       *ABS*	00000000 __ram5_size__
080002ba  w      .text	00000000 VectorA8
080002e8 g     F .text	000000f0 memcpy
08000a60 g     F .text	00000014 VectorB4
2000104c g     O .bss	0000007c .hidden SD2
08002170 g     F .text	0000002c .hidden chSchReadyI
08001f40 g     F .text	00000044 .hidden chTMStopMeasurementX
080001e0 g       .text	00000000 __fini_array_end
20000800 g       .pstack	00000000 __main_thread_stack_end__
08002cc0 g       .rodata	00000000 __rodata_end__
080001e0 g     F .text	00000000 _crt0_entry
08000e90 g     F .text	0000002c Vector74
080002ba  w      .text	00000000 Vector160
080002ba  w      .text	00000000 Vector1B0
080002ba  w      .text	00000000 UsageFault_Handler
080002ba  w      .text	00000000 VectorEC
20000838 g       .bss	00000000 _bss_start
20020000 g       .heap	00000000 __heap_end__
0001c000 g       *ABS*	00000000 __ram1_size__
080026b0 g     F .text	000003c4 .hidden chprintf.constprop.0
080002ba  w      .text	00000000 Vector40
080002ba  w      .text	00000000 VectorF8
080002ba  w      .text	00000000 Vector108
080002ba  w      .text	00000000 VectorBC
080002ba  w      .text	00000000 Vector190
08000c80 g     F .text	0000002c Vector150
20000000 g       .ram1	00000000 __ram1_clear__
08000d40 g     F .text	0000002c Vector124
00000000 g       .ram7	00000000 __ram7_free__
00010000 g       *ABS*	00000000 __ram4_size__
080002ba  w      .text	00000000 Vector1C4
080002ba  w      .text	00000000 Vector1CC
2001c000 g       *ABS*	00000000 __ram1_end__
10010000 g       *ABS*	00000000 __ram4_end__
08002cc0 g       .data	00000000 __exidx_start
08002cf8 g       *ABS*	00000000 __ram0_init_text__
08002cf8 g       *ABS*	00000000 __ram1_init_text__
20000ae8 g     O .bss	00000010 .hidden samples1.lto_priv.56
080002ba  w      .text	00000000 Vector148
080002ba  w      .text	00000000 Vector188
00020000 g       *ABS*	00000000 __ram0_size__
08000600 g     F .text	0000000a .hidden _put.lto_priv.46
08002cf8 g       *ABS*	00000000 __ram5_init_text__
080002ba  w      .text	00000000 Vector198
080002ba  w      .text	00000000 Vector118
080004a0 g     F .text	000000e6 .hidden adc_lld_serve_rx_interrupt.lto_priv.41
080010c0 g     F .text	0000002c Vector64
20001140 g       .bss	00000000 _bss_end
08000b50 g     F .text	000000ce .hidden _pal_lld_setgroupmode
080002b8  w    F .text	00000000 Reset_Handler
080002ba  w      .text	00000000 VectorCC
08000860 g     F .text	0000000a .hidden _read.lto_priv.45
080002ba  w      .text	00000000 Vector54
080002ba  w      .text	00000000 Vector98
08002510 g     F .text	00000098 .hidden adc_lld_start_conversion.constprop.25
20001018 g     O .bss	00000034 .hidden ADCD1
10000000 g       .ram4	00000000 __ram4_clear__
080005f0 g     F .text	00000006 .hidden _putt.lto_priv.48
40024000 g       .ram5	00000000 __ram5_free__
08000870 g     F .text	000001cc VectorD8
08002cf8 g       *ABS*	00000000 __ram6_init_text__
080002ba  w      .text	00000000 Vector138
080002ba  w      .text	00000000 Vector24
00000000 g       .ram3	00000000 __ram3_clear__
080011f0 g     F .text	00000002 __default_exit
00000000 g       *ABS*	00000000 __ram6_end__
20000a60 g     O .bss	00000080 .hidden dma_isr_redir.lto_priv.57
00000000 g       .ram6_init	00000000 __ram6_init__
080002ba  w      .text	00000000 Vector1AC
08001f90 g     F .text	00000040 chSchDoReschedule
2000090e g     O .bss	00000002 .hidden avg_adc1ch1
00000000 g       .ram7_init	00000000 __ram7_init__
080002ba  w      .text	00000000 Vector178
00000000 g       .ram6	00000000 __ram6_free__
08002150 g     F .text	00000018 .hidden chThdSleep
08002200 g     F .text	0000003c .hidden button1_cb.lto_priv.42
08000dd0 g     F .text	0000002c Vector84
2001c000 g       .ram2	00000000 __ram2_noinit__
00000000 g       .ram6	00000000 __ram6_noinit__
10000000 g       .ram4_init	00000000 __ram4_init__
080002ba  w      .text	00000000 Vector1A4
00000000 g       .ram7	00000000 __ram7_clear__
08000850 g     F .text	00000006 .hidden _readt.lto_priv.51
080002ba  w      .text	00000000 VectorD0
20000800 g       .data	00000000 _data_start
00000000 g       *ABS*	00000000 __ram7_size__
080002ba  w      .text	00000000 Vector1B4
080002ba  w      .text	00000000 Vector140
080002ba  w      .text	00000000 VectorE4
080002ba  w      .text	00000000 VectorC0
08000c20 g     F .text	0000002c Vector158
08000cb0 g     F .text	00000028 Vector130
080002c0 g     F .text	00000000 _port_switch
2000090c g     O .bss	00000002 .hidden avg_adc1ch0
08001210 g     F .text	00000002 __core_init
10000000 g       .ram4	00000000 __ram4_noinit__
080025b0 g     F .text	0000005c .hidden chSchWakeupS.constprop.11
080002ba  w      .text	00000000 Vector1C0
08001200 g     F .text	00000002 __late_init
08001ec0 g     F .text	00000054 .hidden _port_irq_epilogue
080002ba  w      .text	00000000 Vector134
00000000 g       .rodata	00000000 __ram7_start__
00000000 g       .ram6	00000000 __ram6_clear__
080002ba  w      .text	00000000 Vector1D0
080002ba  w      .text	00000000 VectorF0
08000ce0 g     F .text	0000002c Vector12C
20000838 g       .data	00000000 _data_end
080002ba  w      .text	00000000 Vector13C
08001df0 g     F .text	00000044 .hidden chCoreAllocAlignedWithOffset
08000680 g     F .text	0000000a .hidden _get.lto_priv.47
00000000 g       *ABS*	00000000 __ram3_size__
080002ba  w      .text	00000000 Vector100
08000fa0 g     F .text	00000074 VectorE0
080002ba  w      .text	00000000 VectorF4
080001e0 g       .text	00000000 __fini_array_start
2001c000 g       .ram2	00000000 __ram2_clear__
00000000 g       *ABS*	00000000 __ram3_end__
2000088c g     O .bss	00000080 .hidden _pal_events
00004000 g       *ABS*	00000000 __ram2_size__
20000000 g       .rodata	00000000 __ram1_start__
08002a74 g       .rodata	00000000 __rodata_base__
080002ba  w      .text	00000000 MemManage_Handler
08001780 g     F .text	000005c4 main
08000ef0 g     F .text	00000028 Vector6C
00000000 g       *ABS*	00000000 __ram6_size__
20000870 g     O .bss	0000001c .hidden PWMD4
080002ba  w      .text	00000000 VectorA0
08002cf8 g       *ABS*	00000000 __ram2_init_text__
08001f20 g     F .text	00000012 SVC_Handler
00000000 g       .ram3	00000000 __ram3_free__
080001e0 g       .text	00000000 __init_array_end
20000838 g     O .bss	0000001c .hidden PWMD1
080002ba  w      .text	00000000 VectorC4
08000e30 g     F .text	00000028 Vector7C
08002cf8 g       *ABS*	00000000 __ram4_init_text__
080002ba  w      .text	00000000 Vector180
20000000 g       .ram1	00000000 __ram1_noinit__
08000ab0 g     F .text	000000a0 VectorB0
080002ba  w      .text	00000000 Vector90
080002ba  w      .text	00000000 Vector114
080002d0 g     F .text	00000000 _port_thread_start
080002ba  w      .text	00000000 Vector164
080010f0 g     F .text	0000002c Vector60
080002ba  w      .text	00000000 Vector1C
080002ba  w      .text	00000000 Vector1BC
080002ba  w      .text	00000000 Vector1D4
080002ba  w      .text	00000000 Vector17C
2001c000 g       .ram2_init	00000000 __ram2_init__
080002ba  w      .text	00000000 Vector48
20020000 g       *ABS*	00000000 __ram2_end__
20000400 g       .pstack	00000000 __process_stack_base__
080002ba  w      .text	00000000 Vector1A8
080002ba  w      .text	00000000 Vector16C
20001140 g       .ram0	00000000 __ram0_clear__
08000ec0 g     F .text	0000002c Vector70
080002ba  w      .text	00000000 VectorD4
08001da0 g     F .text	00000002 .hidden adcerrorcallback.lto_priv.53
08000490 g     F .text	00000004 .hidden _ctl.lto_priv.52
00000000 g       .ram3	00000000 __ram3_noinit__
20001140 g       .ram0	00000000 __ram0_noinit__
08001180 g     F .text	00000064 __init_ram_areas
080002ba  w      .text	00000000 Vector4C
2001c000 g       .rodata	00000000 __ram2_start__
080002ba  w      .text	00000000 Vector144
08000e00 g     F .text	0000002c Vector80
080002e0 g     F .text	00000000 _port_switch_from_isr
080002ba  w      .text	00000000 Vector15C
00000000 g       *ABS*	00000000 __ram7_end__
08001090 g     F .text	0000002c Vector68
20000400 g       .mstack	00000000 __main_stack_end__
08000e60 g     F .text	0000002c Vector78
08001db0 g     F .text	00000034 .hidden chCoreAllocAlignedI.lto_priv.39
40024000 g       .ram5_init	00000000 __ram5_init__
080002be  w    F .text	00000000 _unhandled_exception
080002ba  w      .text	00000000 Vector170
08000f20 g     F .text	0000007c Vector88
08002620 g     F .text	00000090 .hidden chThdCreateStatic.constprop.5
20000a38 g     O .bss	00000008 .hidden ch_memcore
20000400 g       .pstack	00000000 __main_thread_stack_base__
08002cf8 g       *ABS*	00000000 __ram7_init_text__
00000000 g       .ram3_init	00000000 __ram3_init__
080002ba  w      .text	00000000 Vector104
080002ba  w      .text	00000000 Vector184
080002ba  w      .text	00000000 Vector10C
20000000 g       .rodata	00000000 __ram0_start__
080002e4 g       .text	00000000 _port_exit_from_isr
20000000 g       .ram1_init	00000000 __ram1_init__
080001e0 g       .text	00000000 __init_array_start
08002cc0 g       *ABS*	00000000 _textdata_start
080002ba  w      .text	00000000 Vector14C
40024000 g       .rodata	00000000 __ram5_start__
080002ba  w      .text	00000000 BusFault_Handler
20000854 g     O .bss	0000001c .hidden PWMD3
080002ba  w      .text	00000000 Vector50
200010c8 g     O .bss	00000078 .hidden ch
080002ba  w      .text	00000000 Vector1C8
2001c000 g       .ram2	00000000 __ram2_free__
080002ba  w      .text	00000000 Vector194
080002ba  w      .text	00000000 Vector1DC
08000c50 g     F .text	0000002c Vector154
10000000 g       .ram4	00000000 __ram4_free__
20020000 g       *ABS*	00000000 __ram0_end__
20000000 g       .mstack	00000000 __main_stack_base__
080002ba  w      .text	00000000 Vector44
080002ba  w      .text	00000000 Vector28
08000a40 g     F .text	00000014 VectorB8
00000400 g       *ABS*	00000000 __main_stack_size__
08000da0 g     F .text	0000002c VectorFC
00000000 g       .ram7	00000000 __ram7_noinit__
20000800 g       .pstack	00000000 __process_stack_end__
080002ba  w      .text	00000000 Vector34
08002290 g     F .text	0000027c __early_init
08000770 g     F .text	0000000a .hidden _write.lto_priv.44
08000d10 g     F .text	0000002c Vector128
00000000 g       .rodata	00000000 __ram3_start__
08000a80 g     F .text	00000014 VectorA4
00000400 g       *ABS*	00000000 __process_stack_size__
080002ba  w      .text	00000000 Vector20
080002ba  w      .text	00000000 Vector18C
080002ba  w      .text	00000000 Vector174


