// Seed: 98202931
module module_0 (
    input uwire id_0,
    output supply0 id_1,
    input tri id_2,
    output uwire id_3,
    output wor id_4,
    input tri1 id_5,
    input uwire id_6,
    input supply1 id_7,
    output tri id_8,
    output tri id_9,
    output tri0 id_10,
    output wor id_11
);
  wire id_13;
  assign module_1.type_3 = 0;
endmodule
module module_1 (
    output logic id_0,
    input  tri0  id_1,
    input  tri   id_2,
    output wire  id_3
);
  always @(*) if (1 || 1) id_0 <= 1;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_1,
      id_3,
      id_3,
      id_1,
      id_2,
      id_1,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
