<root><simulation><result_generated_time />2023-05-16 18:38:53<layer><layer_spec />{'B': 1, 'K': 546, 'C': 256, 'OY': 3, 'OX': 3, 'IY': 3, 'IX': 3, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />1257984<total_data_size_element />{'W': 139776, 'I': 2304, 'O': 4914}<total_data_reuse />{'W': 9, 'I': 546.0, 'O': 256}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />6/25</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />840</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [832, 1, 1], 'I': [32, 1, 1], 'O': [26, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('K', 26)], [('C', 32)]], [], []]<I />[[[('K', 26)], []], [[], [('C', 32)]], [], []]<O />[[[], [('C', 32)]], [[('K', 26)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('C', 2), ('OY', 3), ('OX', 3)], [('K', 3), ('C', 2), ('K', 7), ('C', 2)], []]<I />[[('C', 2), ('OY', 3), ('OX', 3), ('K', 3), ('C', 2), ('K', 7)], [('C', 2)], []]<O />[[('C', 2)], [('OY', 3), ('OX', 3), ('K', 3), ('C', 2), ('K', 7), ('C', 2)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 9, 1, 1], 'I': [26.0, 21.0, 1.0, 1.0], 'O': [32.0, 2, 4, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [16, 1118208, 1118208], 'I': [288, 18432, 18432], 'O': [8, 39312, 39312], 'O_partial': [8, 39312, 0], 'O_final': [0, 0, 39312]}<actual_mem_utilization_individual />{'W': [0.03, 0.03, 0.0], 'I': [0.56, 0.0, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.03, 0.04, 0.0], 'I': [0.56, 0.04, 0.0], 'O': [0.02, 0.04, 0.0]}<effective_mem_size_bit />{'W': [16, 372736, 1118208], 'I': [288, 9216, 18432], 'O': [8, 39312, 39312], 'O_partial': [8, 39312, 0], 'O_final': [0, 0, 39312]}<total_unit_count />{'W': [832, 832, 1, 1], 'I': [832, 32, 1, 1], 'O': [832, 26, 1, 1]}<unique_unit_count />{'W': [832, 832, 1, 1], 'I': [32, 32, 1, 1], 'O': [26, 26, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [26.0, 1.0, 1.0, 1.0], 'O': [32.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1257984, 139776], [139776, 139776], [139776, 0]]<I />[[48384, 2304], [2304, 2304], [2304, 0]]<O />[[(34398, 39312), (19656, 14742)], [(14742, 19656), (4914, 0)], [(0, 4914), (0, 0)]]<O_partial />[[(34398, 39312), (19656, 14742)], [(14742, 19656), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (4914, 0)], [(0, 4914), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[157248, 17472], [2184, 2184], [546, 0]]<I />[[6048, 288], [36, 36], [9, 0]]<O />[[(4300, 4914), (2457, 1843)], [(230, 307), (77, 0)], [(0, 19), (0, 0)]]<O_partial />[([4300, 4914], [2457, 1843]), ([230, 307], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [77, 0]), ([0, 19], [0, 0])]</mem_access_count_word><mac_count><active />1257984<idle />290304</mac_count></basic_info><energy><total_energy />2765799.9<mem_energy_breakdown><W />[59.2, 432.8, 727.2]<I />[2.1, 7.1, 12.0]<O />[4.7, 60.9, 25.6]</mem_energy_breakdown><MAC_energy><active_MAC />2749953.0<idle_MAC />14515.2<total />2764468.2</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.2783<utilization_without_data_loading />0.5646<utilization_spatial />0.8125<utilization_temporal_with_data_loading />0.3425<mac_utilize_temporal_without_data_loading />0.6949</mac_array_utilization><latency><latency_cycle_with_data_loading />4414<latency_cycle_without_data_loading />2176<ideal_computing_cycle />1512<data_loading><load_cycle_total />2238<load_cycle_individual />{'W': [26, 2184, 0], 'I': [18, 36, 0]}<load_cycle_combined />{'W': 2184, 'I': 36}</data_loading><mem_stalling><mem_stall_cycle_total />664<mem_stall_cycle_individual />{'W': [[-1511], [-1494, 664], [-1512, -1512]], 'I': [[-1511], [-104, -90], [-1512, -1512]], 'O': [[-1512], [-1512, -1512], [-1435, -1493]]}<mem_stall_cycle_shared />{'W': [[-1511], [-1494, 664], [0, 0]], 'I': [[-1511], [-104, 664], [0, 0]], 'O': [[-1512], [-1512, -1512], [-1435, -1493]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [16, 1118208, 1118208], 'I': [288, 18432, 18432], 'O': [8, 39312, 39312], 'O_partial': [8, 39312, 0], 'O_final': [0, 0, 39312]}<data_size_each_level_total />{'W': [13312, 1118208, 1118208], 'I': [9216, 18432, 18432], 'O': [208, 39312, 39312]}<loop_cycles_each_level />{'W': [18, 1512, 1512], 'I': [756, 1512, 1512], 'O': [2, 1512, 1512]}<top_ir_loop_size />{'W': [9, 1, 1], 'I': [7, 1, 1], 'O': [2, 2, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.9], [739.6, 739.6], [739.6, 739.6]], 'I': [[8.0, 0.4], [12.2, 12.2], [12.2, 12.2]], 'O': [[8.0, 4.0], [104.0, 26.0], [26.0, 26.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [6656.0, 739.6], [739.6, 739.6]], 'I': [[8.0, 2.7], [85.3, 12.2], [12.2, 12.2]], 'O': [[8.0, 8.0], [208.0, 52.0], [52.0, 26.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.9], [739.6, 739.6], [739.6, 0]], 'I': [[8.0, 2.7], [85.3, 12.2], [12.2, 0]], 'O': [[8.0, 4.0], [104.0, 26.0], [26.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.9], [954.9, 855.7], [751.7, 26.0]], 'I': [[8.0, 2.7], [954.9, 855.7], [751.7, 26.0]], 'O': [[8.0, 4.0], [954.9, 855.7], [751.7, 26.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 1512], [18, 18, 84], [1512, 1512, 1]], 'I': [[1, 1, 1512], [108, 756, 2], [1512, 1512, 1]], 'O': [[1, 1, 1512], [2, 2, 756], [1512, 1512, 1]]}<trans_time_real />{'W': [[0, 1, 1512], [[0, 18, 84], [26, 18, 84]], [[2184, 1512, 1], [546, 1512, 1]]], 'I': [[0, 1, 1512], [[4, 756, 2], [18, 756, 2]], [[36, 1512, 1], [9, 1512, 1]]], 'O': [[0, 1, 1512], [[0, 2, 756], [0, 2, 756]], [[77, 1512, 1], [19, 1512, 1]]]}<single_stall_cycle />{'W': [[-1], [-18, 8], [672, -966]], 'I': [[-1], [-104, -90], [-1476, -1503]], 'O': [[-1], [-2, -2], [-1435, -1493]]}<single_stall_count />{'W': [1511, 83, 0], 'I': [1511, 1, 0], 'O': [1512, 756, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [77, 0]}, 1: {'W': [1494, 0], 'I': [18, 0], 'O': [0, 77]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-1512, -1512], [-1435, -1512]], 1: [[0, -1512], [-1512, -1435]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.9<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0</simulation></root>