m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11e vcom 2023.3 2023.07, Jul 17 2023
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 d/home/user/Github/ProgrammingsRepo/FPGA/lektion_7/opgave5
T_opt
Z2 !s110 1736177612
VcAJIVeiA:h9i2P6[J^TeI0
04 9 3 work adder4_tb sim 1
=1-387a0e2f3d16-677bf7cc-691d6-1b27e
R0
!s12b OEM100
!s124 OEM10U6 
o-quiet -auto_acc_if_foreign -work work -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L cyclonev_hssi -L rtl_work -L work +acc
tCvgOpt 0
n@_opt
OL;O;2023.3;77
Eadder
Z3 w1729080941
Z4 DPx3 std 6 textio 0 22 LS[?81n5ZHWBI9JkBZTV<2
Z5 DPx4 ieee 14 std_logic_1164 0 22 6<US`=mgl_dFdCEFF7J=m1
!i122 1
R1
Z6 8/home/user/Github/ProgrammingsRepo/FPGA/lektion_7/opgave5/adder.vhd
Z7 F/home/user/Github/ProgrammingsRepo/FPGA/lektion_7/opgave5/adder.vhd
l0
L5 1
VTgd<Ec5]1Kif<D7nkb5D[3
!s100 d6=jb`_bTHgW5nQ659MA>0
Z8 OL;C;2023.3;77
31
R2
!i10b 1
Z9 !s108 1736177612.000000
Z10 !s90 -reportprogress|300|-93|-work|work|/home/user/Github/ProgrammingsRepo/FPGA/lektion_7/opgave5/adder.vhd|
Z11 !s107 /home/user/Github/ProgrammingsRepo/FPGA/lektion_7/opgave5/adder.vhd|
!i113 0
Z12 o-93 -work work
Z13 tExplicit 1 CvgOpt 0
Aadder_arch
R4
R5
DEx4 work 5 adder 0 22 Tgd<Ec5]1Kif<D7nkb5D[3
!i122 1
l16
L15 8
VV_:X5;R6[29NkhJCjLL;C0
!s100 VhZ6Gb@OCbGceOdbb4Q0o0
R8
31
R2
!i10b 1
R9
R10
R11
!i113 0
R12
R13
Eadder4
Z14 w1736170001
R4
R5
!i122 0
R1
Z15 8/home/user/Github/ProgrammingsRepo/FPGA/lektion_7/opgave5/adder4.vhd
Z16 F/home/user/Github/ProgrammingsRepo/FPGA/lektion_7/opgave5/adder4.vhd
l0
L6 1
VL4zR9VODi>P[:Az>T_h]M0
!s100 dJDEL4Ka607abm`[Rz5m73
R8
31
R2
!i10b 1
R9
Z17 !s90 -reportprogress|300|-93|-work|work|/home/user/Github/ProgrammingsRepo/FPGA/lektion_7/opgave5/adder4.vhd|
Z18 !s107 /home/user/Github/ProgrammingsRepo/FPGA/lektion_7/opgave5/adder4.vhd|
!i113 0
R12
R13
Aark
R4
R5
DEx4 work 6 adder4 0 22 L4zR9VODi>P[:Az>T_h]M0
!i122 0
l36
L18 59
VOESLe0KKe2z9:ko8XTQl>2
!s100 cDkEKZGB@^VK8n<fk[hQO1
R8
31
R2
!i10b 1
R9
R17
R18
!i113 0
R12
R13
Eadder4_tb
Z19 w1736019994
R4
R5
!i122 2
R1
Z20 8/home/user/Github/ProgrammingsRepo/FPGA/lektion_7/opgave5/adder4_tb.vhd
Z21 F/home/user/Github/ProgrammingsRepo/FPGA/lektion_7/opgave5/adder4_tb.vhd
l0
L4 1
Vf7=31ZNz:9T5A;`VVWd4O1
!s100 Z;Sd`W4]SXfccQ5S44KkE0
R8
31
R2
!i10b 1
R9
Z22 !s90 -reportprogress|300|-93|-work|work|/home/user/Github/ProgrammingsRepo/FPGA/lektion_7/opgave5/adder4_tb.vhd|
Z23 !s107 /home/user/Github/ProgrammingsRepo/FPGA/lektion_7/opgave5/adder4_tb.vhd|
!i113 0
R12
R13
Asim
R4
R5
DEx4 work 9 adder4_tb 0 22 f7=31ZNz:9T5A;`VVWd4O1
!i122 2
l21
L7 56
V]9Zobo<L[YadlL86U?g@a1
!s100 FXTJFTGA:oOL8XhY2]H^U0
R8
31
R2
!i10b 1
R9
R22
R23
!i113 0
R12
R13
