<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>nandpsu: xnandpsu_hw.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">nandpsu
   </div>
   <div id="projectbrief">Xilinx SDK Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_5b05e55aa1c80f516f68a9a2f6713d1b.html">nandpsu</a></li><li class="navelem"><a class="el" href="dir_43125d423256f73b749b56973f378af6.html">src</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">xnandpsu_hw.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga541264d14f94a94ef2db439d66eaef00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__0.html#ga541264d14f94a94ef2db439d66eaef00">XNandPsu_ReadReg</a>(BaseAddress,  RegOffset)&#160;&#160;&#160;Xil_In32((BaseAddress) + (RegOffset))</td></tr>
<tr class="separator:ga541264d14f94a94ef2db439d66eaef00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13968ef2c371ba365d36cfb05c27d1f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__0.html#ga13968ef2c371ba365d36cfb05c27d1f9">XNandPsu_WriteReg</a>(BaseAddress,  RegOffset,  Data)&#160;&#160;&#160;Xil_Out32(((BaseAddress) + (RegOffset)), (Data))</td></tr>
<tr class="separator:ga13968ef2c371ba365d36cfb05c27d1f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Packet Register bit definitions and masks</div></td></tr>
<tr><td colspan="2"><div class="groupHeader">Memory Address Register 1 bit definitions and masks</div></td></tr>
<tr><td colspan="2"><div class="groupHeader">Memory Address Register 2 bit definitions and masks</div></td></tr>
<tr><td colspan="2"><div class="groupHeader">Command Register bit definitions and masks</div></td></tr>
<tr><td colspan="2"><div class="groupHeader">Program Register bit definitions and masks</div></td></tr>
<tr><td colspan="2"><div class="groupHeader">Interrupt Status Enable Register bit definitions and masks</div></td></tr>
<tr><td colspan="2"><div class="groupHeader">Interrupt Signal Enable Register bit definitions and masks</div></td></tr>
<tr><td colspan="2"><div class="groupHeader">Interrupt Status Register bit definitions and masks</div></td></tr>
<tr><td colspan="2"><div class="groupHeader">Interrupt bit definitions and masks</div></td></tr>
<tr><td colspan="2"><div class="groupHeader">ID2 Register bit definitions and masks</div></td></tr>
<tr><td colspan="2"><div class="groupHeader">Flash Status Register bit definitions and masks</div></td></tr>
<tr><td colspan="2"><div class="groupHeader">Timing Register bit definitions and masks</div></td></tr>
<tr><td colspan="2"><div class="groupHeader">ECC Register bit definitions and masks</div></td></tr>
<tr><td colspan="2"><div class="groupHeader">ECC Error Count Register bit definitions and masks</div></td></tr>
<tr><td colspan="2"><div class="groupHeader">ECC Spare Command Register bit definitions and masks</div></td></tr>
<tr><td colspan="2"><div class="groupHeader">Data Interface Register bit definitions and masks</div></td></tr>
<tr><td colspan="2"><div class="groupHeader">DMA Buffer Boundary Register bit definitions and masks</div></td></tr>
<tr><td colspan="2"><div class="groupHeader">Slave DMA Configuration Register bit definitions and masks</div></td></tr>
</table>
</div><!-- contents -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Copyright &copy; 2015 Xilinx Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
