// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * dvfel - Dolby Vision FEL composition node for Amlogic S5 (S928X)
 *
 * vfm node inserted between the HEVC decoder and the display path:
 *
 *     dvbldec (DV) / vdec.h265.00 -> dvfel -> amlvideo -> deinterlace -> amvideo
 *
 * For every 10-bit compressed (AFBC) decoder frame:
 *   (A) VICP decompresses it into a linear 10-bit 4:4:4 buffer,
 *   (G) a userspace compositor (/dev/dvfel, GPU) composes the enhancement
 *       layer into a second buffer; without a compositor the frame is kept,
 *   (B) VICP compresses the result back into an AFBC buffer owned by dvfel,
 * and a copy of the decoder vframe pointing at that buffer is passed on.
 * The copy keeps vf->index, so the Dolby Vision driver still fetches the
 * (already P8.1-converted) RPU from the decoder by index. The original
 * vframe is held until the display returns the copy.
 *
 * Two kernel threads form a pipeline so VICP and GPU work overlap:
 *   stage A: take decoder frames, (A), post GPU jobs      -> pending queue
 *   stage B: in display order wait for the job, (B), hand to display
 *
 * Linear layout: see dvfel_uapi.h. Unsupported frames (8-bit, not
 * compressed, too large, interlaced, mode 0) are passed through unchanged.
 * Supported frames wait for free buffers instead, so composed and
 * non-composed frames are never mixed because of buffer shortage.
 */

#include <linux/module.h>
#include <linux/kernel.h>
#include <linux/kthread.h>
#include <linux/wait.h>
#include <linux/spinlock.h>
#include <linux/slab.h>
#include <linux/vmalloc.h>
#include <linux/debugfs.h>
#include <linux/uaccess.h>
#include <linux/ktime.h>
#include <linux/delay.h>
#include <linux/miscdevice.h>
#include <linux/fs.h>
#include <linux/dma-buf.h>
#include <linux/dma-mapping.h>
#include <linux/scatterlist.h>
#include <asm/unaligned.h>
#include <linux/amlogic/media/vfm/vframe.h>
#include <linux/amlogic/media/vfm/vframe_provider.h>
#include <linux/amlogic/media/vfm/vframe_receiver.h>
#include <linux/amlogic/media/vfm/vfm_ext.h>
#include <linux/amlogic/media/codec_mm/codec_mm.h>
#include <linux/amlogic/media/video_sink/video_keeper.h>
#include <linux/amlogic/media/vicp/vicp.h>
#include <linux/version.h>
#if LINUX_VERSION_CODE < KERNEL_VERSION(5, 15, 0)
#include <linux/amlogic/meson_uvm_core.h>
#endif

#include "dvfel_uapi.h"
#include "dvfel_compat.h"

#define DRV_NAME	"dvfel"
/* receiver of the hardware decoded EL (vfm: "dveldec dvfelel") */
#define EL_RECV_NAME	"dvfelel"
#define EL_HOLD		8	/* EL pictures waiting for their BL frame */
#define EL_STALE	16	/* access units */
#define MAX_SLOTS	12
#define QUEUE_LEN	16
#define MAX_W		3840
#define MAX_H		2160

#define LIN_STRIDE(w)		((w) * 4)
#define LIN_SIZE(w, h)		DVFEL_BUF_SIZE(w, h)
/* AFBC output, 10-bit 4:2:0 worst case plus header/table */
#define FBC_BODY_SIZE(w, h)	PAGE_ALIGN((w) * (h) * 15 / 8 + 1024 * 1658 * 2)
#define FBC_HEAD_SIZE(w, h)	PAGE_ALIGN(ALIGN(w, 64) * ALIGN(h, 64) / 32)
#define FBC_TABLE_SIZE(w, h)	PAGE_ALIGN(FBC_BODY_SIZE(w, h) / PAGE_SIZE * 4)

static int mode = 2;
module_param(mode, int, 0644);
MODULE_PARM_DESC(mode, "0: passthrough, 1: VICP round trip, 2: GPU compositor when connected");

static int slots = 8;
module_param(slots, int, 0444);
MODULE_PARM_DESC(slots, "number of output AFBC buffers (2..12)");

/* ulong: 64 bit on arm64, and the 5.4 GKI kernel does not export param_ops_ullong */
static unsigned long capture_pts;
module_param(capture_pts, ulong, 0644);
MODULE_PARM_DESC(capture_pts, "debug: capture the frame with this pts_us64 (0: off)");

static int gpu_timeout_ms = 150;
module_param(gpu_timeout_ms, int, 0644);
MODULE_PARM_DESC(gpu_timeout_ms, "max wait for the compositor before showing the base layer");

static int debug;
module_param(debug, int, 0644);

/*
 * Experiment: can the display take 12-bit 4:2:2 linear frames (24 bits per
 * pixel, the "old mode" 422 of the VD MIF)? In mode 1 every frame is
 * replaced by a static pattern Y 0x5a7, Cb 0x8c3, Cr 0x3d5 (12 bit) that the
 * VPP probe can read back. 1: word = Y << 12 | C, 2: word = C << 12 | Y.
 */
static int test422;
module_param(test422, int, 0644);
MODULE_PARM_DESC(test422, "debug: static 12-bit 4:2:2 linear test frame in mode 1 (1: Y high, 2: Y low)");

static int el_wait_ms = 20;
module_param(el_wait_ms, int, 0644);
MODULE_PARM_DESC(el_wait_ms, "max wait for the hardware decoded EL picture of a frame");

/*
 * Android (MediaCodec -> HWC -> video_composer.0 -> video_render.0): the
 * video composer hands out a frame at its display time, at most two at a
 * time, and its stop waits for them. dvfel then keeps a copy of what the
 * display needs and gives the frame back right after reading it (A).
 */
static int show_orig;
module_param(show_orig, int, 0644);
MODULE_PARM_DESC(show_orig, "debug: process frames (mode 1) but display the input frame");

static int vin_no_dw = 1;
#ifdef DVFEL_KERNEL_54
/*
 * The first VICP operation after boot latches the 5.4 GKI VICP state: with a
 * PQ signal type every later output gets a luma curve until reboot.
 */
static int vin_sdr = 1;
module_param(vin_sdr, int, 0644);
MODULE_PARM_DESC(vin_sdr, "(A) input signal type cleared (5.4)");
/*
 * While a compositor is registered, the GPU devfreq minimum is raised to its
 * maximum: simple_ondemand keeps the Mali at 666 MHz for the composer
 * (37 ms per 4K frame), 830 MHz gives 31 ms.
 */
static int gpu_boost = 1;
module_param(gpu_boost, int, 0644);
MODULE_PARM_DESC(gpu_boost, "GPU devfreq min_freq = max_freq while composing (5.4)");
static char *gpu_devfreq = "/sys/class/devfreq/fe400000.valhall";
module_param(gpu_devfreq, charp, 0444);
MODULE_PARM_DESC(gpu_devfreq, "devfreq sysfs directory of the GPU");
static void gpu_boost_set(bool on);
#else
static inline void gpu_boost_set(bool on) {}
#endif
module_param(vin_no_dw, int, 0644);
MODULE_PARM_DESC(vin_no_dw, "(A) hide the double write picture of the source from VICP");

/*
 * The 5.4 GKI VICP driver never turns its AFBC encoder off: after a (B) the
 * encoder keeps running in the next (A) with stale addresses and (A)'s
 * larger background size, which hangs the VICP or overwrites memory. (A)
 * therefore also gets a valid AFBC output, into a sink buffer.
 */
#ifdef DVFEL_KERNEL_54
static int a_fbc_sink = 1;
#else
static int a_fbc_sink;
#endif
module_param(a_fbc_sink, int, 0444);
MODULE_PARM_DESC(a_fbc_sink, "(A) also writes AFBC, into a sink buffer (for VICP drivers that leave the encoder on)");

#ifdef DVFEL_KERNEL_54
static int fbc_pip;	/* Dune: B 13 ms plain vs 25 ms in PIP mode */
#else
static int fbc_pip = 1;
#endif
module_param(fbc_pip, int, 0644);
MODULE_PARM_DESC(fbc_pip, "(B) AFBC encoder in PIP mode with header init (1) or plain (0)");

static int vicp_reset_cache;
module_param(vicp_reset_cache, int, 0644);
MODULE_PARM_DESC(vicp_reset_cache, "reset the VICP driver's configuration cache before every operation");

static int vicp_gap_us;
module_param(vicp_gap_us, int, 0644);
MODULE_PARM_DESC(vicp_gap_us, "pause after every VICP operation (us)");

static int early_release = -1;
module_param(early_release, int, 0644);
MODULE_PARM_DESC(early_release, "give the upstream frame back right after (A): -1 auto (video_composer), 0 off, 1 on");

/*
 * Android has no decoder -> display vfm path to insert dvfel into: the video
 * composer creates "vcom-map-0 { video_composer.0 video_render.0 }" per
 * playback. vfm uses the first map that lists a provider, and map slots are
 * never freed, so the unused stock map below (S5 PIP dual layer EL, which
 * an S5 never decodes) is rewritten to route video_composer.0 through dvfel.
 */
#define VC_MAP_ID	"dvelpath2"
#define VC_MAP_ON	"video_composer.0 " DRV_NAME " video_render.0"
#define VC_MAP_OFF	"dveldec2 dvel"
#ifdef DVFEL_KERNEL_54
static int vc_path = 2;
#else
static int vc_path;
#endif
module_param(vc_path, int, 0644);
MODULE_PARM_DESC(vc_path, "route video_composer.0 through dvfel (vfm map " VC_MAP_ID "): 0 no, 1 always, 2 while a compositor is connected");

#define dvfel_dbg(fmt, ...) \
	do { if (debug) pr_info(DRV_NAME ": " fmt, ##__VA_ARGS__); } while (0)

/*
 * SLOT_HELD: taken by the display when the stream was reset. The display
 * may keep showing it (video keeper, e.g. across a decoder reset on seek),
 * so it is reused only once a frame of the new stream went out and the
 * keeper no longer holds the header buffer.
 */
enum slot_state { SLOT_FREE, SLOT_BUSY, SLOT_OUT, SLOT_HELD };

struct dvfel_slot {
	enum slot_state state;
	bool taken;		/* SLOT_OUT frame handed to the display */
	u32 gen;
	struct vframe_s *orig;
	struct vframe_s out_vf;
	/* the header handle lets the video keeper hold the frame */
	struct codec_mm_s *body_mm, *head_mm;
	bool body_tied;		/* body released by the header's release */
	ulong body_phys, head_phys, table_phys, table_handle;
	/* early release: orig points to snap, the upstream frame is back */
	bool detached;
	struct vframe_s snap;
	void *meta;		/* the Dolby Vision metadata snap points to */
	size_t meta_cap;
};

struct dvfel_pass {
	struct vframe_s *vf;
	u32 gen;
};

enum job_state {
	JOB_FREE,
	JOB_RESERVED,	/* stage A is decompressing into in[] */
	JOB_POSTED,	/* waiting for the compositor */
	JOB_TAKEN,	/* compositor is working on it */
	JOB_DONE,	/* compositor finished */
	JOB_FINISH,	/* stage B is compressing from in[]/out[] */
};

struct dvfel_kjob {
	enum job_state state;
	bool orphan;		/* stage B gave up; free when the compositor reports */
	bool capture;		/* debug capture at stage B */
	u32 id;
	u32 gen;
	u32 flags;
	int status;
	u64 pts_us;
	u32 bl_au, el_au;	/* access units of the pair (PAIR_AU) */
	u32 rpu_crc, seq;	/* dvfel_job2 */
	ktime_t posted;
	struct dvfel_slot *slot;
	struct vframe_s *orig;
};

struct dvfel_cbuf {
	struct dma_buf *db;
	struct dma_buf_attachment *att;
	struct sg_table *sgt;
	ulong phys;
};

/* pending queue entry, in display order */
struct dvfel_pend {
	struct vframe_s *vf;	/* ready frame (processed copy or passthrough) */
	int job;		/* >= 0: wait for this job instead */
	u32 gen;
};

/* VICP descriptors per thread (too big for the stack) */
struct vicp_ctx {
	struct vicp_data_config_s cfg;
	struct dma_data_config_s dma;
	struct vframe_s vin;
};

struct dvfel_dev {
	spinlock_t lock;
	struct vframe_receiver_s recv;
	struct vframe_provider_s prov;
	bool prov_reg;
	u32 gen;
	int nslots;

	struct vframe_s *outq[QUEUE_LEN];
	int outq_head, outq_cnt;
	struct dvfel_pend pendq[QUEUE_LEN];
	int pend_head, pend_cnt;
	struct dvfel_slot slots[MAX_SLOTS];
	struct dvfel_pass pass[QUEUE_LEN];

	struct task_struct *thread_a, *thread_b;
	wait_queue_head_t wq_a, wq_b;
	bool kick_a, kick_b;
	bool vc_upstream;	/* upstream is a video composer: poll it */
	bool early;		/* early release for the current upstream */
	int dump_left;		/* debug & 4: input frames still to log */
	u32 in_seq;		/* frames taken since the upstream (re)started */
	bool vc_on;		/* VC_MAP_ID routes video_composer.0 through dvfel */
	struct work_struct vc_work;
	bool new_stream;
	bool shown_new;		/* the display took a frame since the last reset */

	/* compositor (userspace) */
	struct miscdevice misc;
	struct mutex client_lock;
	struct file *client;
	bool client_ready;
	u32 client_w, client_h;
	int client_nbufs;
	struct dvfel_cbuf cin[DVFEL_MAX_BUFS], cout[DVFEL_MAX_BUFS];
	/* hardware decoded EL: receiver of the EL decoder, client EL buffers */
	struct vframe_receiver_s el_recv;
	bool el_prov;
	spinlock_t el_lock;
	struct vframe_s *el_hold[EL_HOLD];
	int el_nhold;
	u32 client_el_w, client_el_h;
	struct dvfel_cbuf cel[DVFEL_MAX_BUFS];
	struct dvfel_kjob jobs[DVFEL_MAX_BUFS];
	u32 job_seq;
	wait_queue_head_t wq_client;

	/* dvfel owned buffers, allocated on the first processable frame */
	struct mutex buf_lock;
	bool bufs_ok;
	ulong lin_phys;
	/* a_fbc_sink: AFBC output of (A), never read */
	struct codec_mm_s *sink_body_mm, *sink_head_mm;
	ulong sink_body, sink_head, sink_table, sink_table_handle;
	u32 buf_w, buf_h;
	struct delayed_work free_work;

	struct vicp_ctx ctx_a, ctx_b;
	struct vicp_ctx ctx_el;	/* DVFEL_IOC_EL_IMPORT, d->buf_lock held */

	/* stats */
	u64 frames_in, frames_proc, frames_pass, vicp_err, slot_waits, held_breaks;
	u64 gpu_jobs, gpu_composed, gpu_fallback, gpu_timeouts;
	u64 el_in, el_used, el_dropped, el_missing;
	s64 us_a_sum, us_b_sum, us_a_max, us_b_max, us_gpu_sum, us_gpu_max;
	s64 us_el_sum, us_el_max, us_el_wait_max;
	u64 us_cnt, us_b_cnt, us_gpu_cnt, us_el_cnt;

	/* debug capture of the next frame (A output and A of our B output) */
	struct dentry *dbg;
	atomic_t capture_req;
	void *cap_buf;
	size_t cap_size;
	int cap_frames;
	u64 cap_pts_us;
	u32 cap_w, cap_h;
};

static struct dvfel_dev *gdev;

/* ------------------------------------------------------------------ */
/* dvfel owned buffers                                                */
/* ------------------------------------------------------------------ */

/* the video keeper holds the frame of this slot */
static bool slot_kept(struct dvfel_slot *s)
{
	return s->head_mm && atomic_read(&s->head_mm->use_cnt) > 1;
}

/*
 * The body goes with the header: when the keeper holds the header of a
 * frame on screen past our release, the body is released after it.
 */
static atomic_t bodies_pending = ATOMIC_INIT(0);

static void body_release_cb(struct codec_mm_s *head, struct codec_mm_cb_s *cb)
{
	codec_mm_release(cb->private_data, DRV_NAME);
	kfree(cb);
	atomic_dec(&bodies_pending);
}

static int tie_body_to_head(struct dvfel_slot *s)
{
	struct codec_mm_cb_s *cb = kzalloc(sizeof(*cb), GFP_KERNEL);

	if (!cb)
		return -ENOMEM;
	cb->func = body_release_cb;
	cb->private_data = s->body_mm;
	atomic_inc(&bodies_pending);
	codec_mm_add_release_callback(s->head_mm, cb);
	return 0;
}

/* a held slot may be reused (d->lock held) */
static bool slot_released_locked(struct dvfel_dev *d, struct dvfel_slot *s)
{
	if (s->state == SLOT_HELD && d->shown_new && !slot_kept(s)) {
		s->state = SLOT_FREE;
		s->orig = NULL;
	}
	return s->state == SLOT_FREE;
}

/*
 * After a reset every slot may still be held by the display: it had taken
 * them all (e.g. waiting on a clock that jumped at a chapter skip). Held
 * slots are released once a frame of the new stream went out, which itself
 * needs a slot. When nothing of the new stream is on its way, stage A
 * passes the next frame through instead (d->lock held).
 */
static bool held_deadlock_locked(struct dvfel_dev *d)
{
	int i;

	if (d->shown_new || d->pend_cnt || d->outq_cnt)
		return false;
	for (i = 0; i < d->nslots; i++)
		if (d->slots[i].state == SLOT_FREE || d->slots[i].state == SLOT_BUSY)
			return false;
	return true;
}

/* some slot may still be on screen (d->lock held) */
static bool slots_shown_locked(struct dvfel_dev *d)
{
	int i;

	for (i = 0; i < d->nslots; i++) {
		struct dvfel_slot *s = &d->slots[i];

		if (s->state == SLOT_OUT || slot_kept(s) ||
		    (s->state == SLOT_HELD && !slot_released_locked(d, s)))
			return true;
	}
	return false;
}

static void dvfel_free_bufs(struct dvfel_dev *d)
{
	int i;

	for (i = 0; i < d->nslots; i++) {
		struct dvfel_slot *s = &d->slots[i];

		if (s->table_handle)
			codec_mm_dma_free_coherent(s->table_handle);
		/* a keeper reference keeps the frame alive past this */
		if (s->body_tied)
			s->body_mm = NULL;	/* released with the header */
		if (s->head_mm)
			codec_mm_release(s->head_mm, DRV_NAME);
		if (s->body_mm)
			codec_mm_release(s->body_mm, DRV_NAME);
		s->body_tied = false;
		s->head_mm = s->body_mm = NULL;
		s->table_handle = s->table_phys = 0;
		s->head_phys = s->body_phys = 0;
		s->state = SLOT_FREE;
	}
	if (d->lin_phys)
		codec_mm_free_for_dma(DRV_NAME, d->lin_phys);
	d->lin_phys = 0;
	if (d->sink_table_handle)
		codec_mm_dma_free_coherent(d->sink_table_handle);
	if (d->sink_head_mm)
		codec_mm_release(d->sink_head_mm, DRV_NAME);
	if (d->sink_body_mm)
		codec_mm_release(d->sink_body_mm, DRV_NAME);
	d->sink_head_mm = d->sink_body_mm = NULL;
	d->sink_table_handle = d->sink_table = d->sink_head = d->sink_body = 0;
	d->bufs_ok = false;
}

static struct codec_mm_s *alloc_mm(u32 size, ulong *phys);
static u32 wmif_bg_width(u32 w);

/* AFBC buffer set: body, header, and the AFBCE MMU table of the body pages */
static int alloc_fbc(u32 w, u32 h, struct codec_mm_s **body_mm, ulong *body_phys,
		     struct codec_mm_s **head_mm, ulong *head_phys,
		     ulong *table_handle, ulong *table_phys)
{
	u32 body = FBC_BODY_SIZE(w, h), j, *tbl;
	ulong phys;

	*body_mm = alloc_mm(body, body_phys);
	*head_mm = alloc_mm(FBC_HEAD_SIZE(w, h), head_phys);
	tbl = codec_mm_dma_alloc_coherent(table_handle, &phys, FBC_TABLE_SIZE(w, h), DRV_NAME);
	if (!*body_phys || !*head_phys || !tbl)
		return -ENOMEM;
	/* the AFBCE MMU table holds 20-bit page numbers */
	if (*body_phys + body > 0x100000000ULL)
		return -ENOMEM;
	*table_phys = phys;
	for (j = 0; j < body; j += PAGE_SIZE)
		*tbl++ = ((*body_phys + j) >> PAGE_SHIFT) & 0xfffff;
	return 0;
}

static ulong alloc_dma(u32 size)
{
	return codec_mm_alloc_for_dma(DRV_NAME, PAGE_ALIGN(size) / PAGE_SIZE, 0,
				      CODEC_MM_FLAGS_DMA);
}

static struct codec_mm_s *alloc_mm(u32 size, ulong *phys)
{
	struct codec_mm_s *mm = codec_mm_alloc(DRV_NAME, PAGE_ALIGN(size), 0,
					       CODEC_MM_FLAGS_DMA);

	*phys = mm ? mm->phy_addr : 0;
	return mm;
}

static int dvfel_alloc_bufs(struct dvfel_dev *d, u32 w, u32 h)
{
	int i;

	d->lin_phys = alloc_dma(LIN_SIZE(w, h));
	if (!d->lin_phys)
		goto fail;

	for (i = 0; i < d->nslots; i++) {
		struct dvfel_slot *s = &d->slots[i];

		if (alloc_fbc(w, h, &s->body_mm, &s->body_phys, &s->head_mm, &s->head_phys,
			      &s->table_handle, &s->table_phys))
			goto fail;
		if (tie_body_to_head(s))
			goto fail;
		s->body_tied = true;
	}
	/* (A) writes its background width: size the sink for it */
	if (a_fbc_sink && alloc_fbc(wmif_bg_width(w), h, &d->sink_body_mm, &d->sink_body,
				    &d->sink_head_mm, &d->sink_head,
				    &d->sink_table_handle, &d->sink_table))
		goto fail;
	d->buf_w = w;
	d->buf_h = h;
	d->bufs_ok = true;
	pr_info(DRV_NAME ": buffers allocated for %ux%u (lin %u KiB, fbc %u KiB x%d)\n",
		w, h, LIN_SIZE(w, h) >> 10,
		(FBC_BODY_SIZE(w, h) + FBC_HEAD_SIZE(w, h)) >> 10, d->nslots);
	return 0;
fail:
	pr_err(DRV_NAME ": buffer allocation failed\n");
	dvfel_free_bufs(d);
	return -ENOMEM;
}

static bool dvfel_idle_locked(struct dvfel_dev *d)
{
	int i;

	if (d->prov_reg)
		return false;
	for (i = 0; i < d->nslots; i++)
		if (d->slots[i].state == SLOT_BUSY)
			return false;
	return true;
}

static void dvfel_free_work(struct work_struct *work)
{
	struct dvfel_dev *d = container_of(to_delayed_work(work),
					   struct dvfel_dev, free_work);
	unsigned long flags;
	bool idle;

	spin_lock_irqsave(&d->lock, flags);
	idle = dvfel_idle_locked(d);
	spin_unlock_irqrestore(&d->lock, flags);

	/* a frame the keeper still shows outlives this, see tie_body_to_head() */
	mutex_lock(&d->buf_lock);
	if (idle && d->bufs_ok) {
		dvfel_free_bufs(d);
		pr_info(DRV_NAME ": buffers released\n");
	}
	mutex_unlock(&d->buf_lock);
}

/* ------------------------------------------------------------------ */
/* queues and bookkeeping (d->lock held)                              */
/* ------------------------------------------------------------------ */

static void outq_push(struct dvfel_dev *d, struct vframe_s *vf)
{
	d->outq[(d->outq_head + d->outq_cnt) % QUEUE_LEN] = vf;
	d->outq_cnt++;
}

static struct vframe_s *outq_pop(struct dvfel_dev *d)
{
	struct vframe_s *vf;

	if (!d->outq_cnt)
		return NULL;
	vf = d->outq[d->outq_head];
	d->outq_head = (d->outq_head + 1) % QUEUE_LEN;
	d->outq_cnt--;
	return vf;
}

static void pend_push(struct dvfel_dev *d, struct vframe_s *vf, int job, u32 gen)
{
	struct dvfel_pend *p = &d->pendq[(d->pend_head + d->pend_cnt) % QUEUE_LEN];

	p->vf = vf;
	p->job = job;
	p->gen = gen;
	d->pend_cnt++;
}

static void pend_pop(struct dvfel_dev *d)
{
	d->pend_head = (d->pend_head + 1) % QUEUE_LEN;
	d->pend_cnt--;
}

static struct dvfel_slot *slot_of(struct dvfel_dev *d, struct vframe_s *vf)
{
	int i;

	for (i = 0; i < d->nslots; i++)
		if (&d->slots[i].out_vf == vf)
			return &d->slots[i];
	return NULL;
}

static struct dvfel_slot *slot_free(struct dvfel_dev *d)
{
	int i;

	for (i = 0; i < d->nslots; i++)
		if (slot_released_locked(d, &d->slots[i]))
			return &d->slots[i];
	return NULL;
}

static struct dvfel_pass *pass_free(struct dvfel_dev *d)
{
	int i;

	for (i = 0; i < QUEUE_LEN; i++)
		if (!d->pass[i].vf)
			return &d->pass[i];
	return NULL;
}

static int job_free(struct dvfel_dev *d)
{
	int i;

	for (i = 0; i < d->client_nbufs; i++)
		if (d->jobs[i].state == JOB_FREE)
			return i;
	return -1;
}

/* release a job whose buffers stage B no longer needs */
static void job_release(struct dvfel_dev *d, struct dvfel_kjob *j)
{
	if (j->state == JOB_TAKEN) {
		/* the compositor still writes out[]: free on JOB_DONE/close */
		j->orphan = true;
	} else {
		j->state = JOB_FREE;
		j->orphan = false;
	}
	j->slot = NULL;
	j->orig = NULL;
}

/* drop everything we hold; frames are not returned upstream */
static void dvfel_reset_locked(struct dvfel_dev *d)
{
	int i;

	d->gen++;
	d->new_stream = true;
	d->shown_new = false;
	d->outq_head = d->outq_cnt = 0;
	/* pending entries of the old generation are dropped by stage B */
	for (i = 0; i < d->nslots; i++) {
		struct dvfel_slot *s = &d->slots[i];

		if (s->state == SLOT_OUT)
			s->state = s->taken ? SLOT_HELD : SLOT_FREE;
	}
	memset(d->pass, 0, sizeof(d->pass));
}

/* ------------------------------------------------------------------ */
/* VICP                                                               */
/* ------------------------------------------------------------------ */

static bool frame_supported(struct vframe_s *vf)
{
	return (vf->type & VIDTYPE_COMPRESS) &&
	       (vf->bitdepth & BITDEPTH_YMASK) == BITDEPTH_Y10 &&
	       !(vf->type & VIDTYPE_TYPEMASK) &&	/* progressive only */
	       vf->compWidth && vf->compHeight &&
	       vf->compWidth <= MAX_W && vf->compHeight <= MAX_H &&
	       !(vf->compWidth & 1) && !(vf->compHeight & 1);
}

/*
 * The write MIF derives its line stride from the background width assuming
 * 30 bits per pixel, but writes 32 bits per pixel in 10-bit 4:4:4 mode.
 * Pick the background width whose computed stride is exactly 4 * w.
 */
/*
 * vicp_process() with an optional pause after it: the VICP of the 5.4 GKI
 * firmware hangs (ISR timeouts until reboot) when operations follow each
 * other too closely.
 */
static int vicp_run(struct vicp_ctx *c)
{
	int ret;

#ifdef DVFEL_KERNEL_54
	/* forget the previous configuration: full register setup every time */
	if (vicp_reset_cache)
		vicp_process_enable(0);
#endif
	ret = vicp_process(&c->cfg);

	if (vicp_gap_us > 0)
		usleep_range(vicp_gap_us, vicp_gap_us + 200);
	return ret;
}

static u32 wmif_bg_width(u32 w)
{
	u32 bw;

	for (bw = w; bw <= w * 2; bw++)
		if (ALIGN(DIV_ROUND_UP(bw * 30, 128) * 16, 64) == LIN_STRIDE(w))
			return bw;
	return 0;
}

/* (A) AFBC frame -> linear 10-bit 4:4:4 at @dst */
static int vicp_decompress(struct vicp_ctx *c, struct vframe_s *vf,
			   ulong dst, u32 w, u32 h)
{
	u32 bw = wmif_bg_width(w);

	if (!bw)
		return -EINVAL;
	/*
	 * VICP enables its HDR->SDR block for any non-SDR source format and
	 * clears fgs_valid on its input: hand it a private copy with the
	 * source format neutralized.
	 */
	c->vin = *vf;
	/*
	 * A picture coded taller or wider than shown (1920x1088 cropped to
	 * 1080 by the SPS conformance window, common for an EL): read only
	 * the top left w x h of it. The AFBC headers are laid out block row
	 * by block row, so fewer rows is just a shorter read; the output
	 * axis equal to the source size keeps the scaler out.
	 */
	if (w < c->vin.compWidth)
		c->vin.compWidth = w;
	if (h < c->vin.compHeight)
		c->vin.compHeight = h;
	c->vin.src_fmt.sei_magic_code = 0;
	c->vin.src_fmt.fmt = VFRAME_SIGNAL_FMT_INVALID;
	c->vin.fgs_valid = false;
#ifdef DVFEL_KERNEL_54
	if (vin_sdr)
		c->vin.signal_type = 0;
#endif
	if (vin_no_dw) {
		/*
		 * The AFBC is the source. Android decoders add a downscaled
		 * double write picture, which the 5.4 GKI VICP also programs
		 * (its read MIF) and then hangs on: hide it.
		 */
		c->vin.canvas0Addr = 0;
		c->vin.canvas1Addr = 0;
		c->vin.plane_num = 0;
		memset(c->vin.canvas0_config, 0, sizeof(c->vin.canvas0_config));
		memset(c->vin.canvas1_config, 0, sizeof(c->vin.canvas1_config));
	}

	memset(&c->cfg, 0, sizeof(c->cfg));
	c->cfg.input_data.is_vframe = true;
	c->cfg.input_data.data_vf = &c->vin;
	c->cfg.output_data.phy_addr[0] = dst;
	c->cfg.output_data.width = bw;
	c->cfg.output_data.height = h;
	c->cfg.output_data.endian = 1;
	c->cfg.output_data.mif_out_en = 1;
	c->cfg.output_data.mif_color_fmt = VICP_COLOR_FORMAT_YUV444;
	c->cfg.output_data.mif_color_dep = 10;
	c->cfg.output_data.fbc_out_en = 0;
	c->cfg.output_data.fbc_color_fmt = VICP_COLOR_FORMAT_YUV420;
	c->cfg.output_data.fbc_color_dep = 10;
	if (a_fbc_sink && gdev->sink_head) {
		/* see a_fbc_sink: the AFBC encoder runs anyway, give it valid buffers */
		c->cfg.output_data.fbc_out_en = 1;
		c->cfg.output_data.phy_addr[1] = gdev->sink_head;
		c->cfg.output_data.phy_addr[2] = gdev->sink_table;
	}
#ifndef DVFEL_KERNEL_54
	c->cfg.output_data.out_sig_fmt = VFRAME_SIGNAL_FMT_SDR;
#endif
	c->cfg.data_option.rotation_mode = VICP_ROTATION_0;
	c->cfg.data_option.output_axis.width = w;
	c->cfg.data_option.output_axis.height = h;
	return vicp_run(c);
}

/* (B) linear 10-bit 4:4:4 at @src -> AFBC 10-bit 4:2:0 owned by the slot */
static int vicp_compress(struct vicp_ctx *c, ulong src, struct dvfel_slot *s,
			 u32 w, u32 h)
{
	memset(&c->dma, 0, sizeof(c->dma));
	c->dma.buf_addr = src;
	c->dma.buf_stride_w = LIN_STRIDE(w);	/* bytes */
	c->dma.buf_stride_h = h;
	c->dma.data_width = w;
	c->dma.data_height = h;
	c->dma.plane_count = 1;
	c->dma.color_format = VICP_COLOR_FORMAT_YUV444;
	c->dma.color_depth = 10;
	c->dma.endian = 1;

	memset(&c->cfg, 0, sizeof(c->cfg));
	c->cfg.input_data.is_vframe = false;
	c->cfg.input_data.data_dma = &c->dma;
	c->cfg.output_data.phy_addr[0] = s->body_phys;
	c->cfg.output_data.phy_addr[1] = s->head_phys;
	c->cfg.output_data.phy_addr[2] = s->table_phys;
	c->cfg.output_data.width = w;
	c->cfg.output_data.height = h;
	c->cfg.output_data.endian = 1;
	c->cfg.output_data.mif_out_en = 0;
	c->cfg.output_data.mif_color_fmt = VICP_COLOR_FORMAT_YUV444;
	c->cfg.output_data.mif_color_dep = 10;
	c->cfg.output_data.fbc_out_en = 1;
	c->cfg.output_data.fbc_color_fmt = VICP_COLOR_FORMAT_YUV420;
	c->cfg.output_data.fbc_color_dep = 10;
	c->cfg.output_data.fbc_init_ctrl = fbc_pip ? 1 : 0;
	c->cfg.output_data.fbc_pip_mode = fbc_pip ? 1 : 0;
#ifndef DVFEL_KERNEL_54
	c->cfg.output_data.out_sig_fmt = VFRAME_SIGNAL_FMT_SDR;
#endif
	c->cfg.data_option.rotation_mode = VICP_ROTATION_0;
	c->cfg.data_option.output_axis.width = w;
	c->cfg.data_option.output_axis.height = h;
	return vicp_run(c);
}

/* vicp_process() reports 0 even on a 200 ms hardware timeout */
static bool vicp_ok(struct dvfel_dev *d, int ret, s64 us, const char *what)
{
	if (!ret && us < 190000)
		return true;
	d->vicp_err++;
	pr_err(DRV_NAME ": VICP %s failed (ret %d, %lld us)\n", what, ret, us);
	return false;
}

static void build_out_vf(struct dvfel_slot *s, struct vframe_s *orig, u32 w, u32 h)
{
	struct vframe_s *o = &s->out_vf;

	/* keep index, timing, signal and source info of the decoder frame */
	*o = *orig;
	INIT_LIST_HEAD(&o->list);
	o->type = VIDTYPE_PROGRESSIVE | VIDTYPE_VIU_FIELD | VIDTYPE_COMPRESS |
		  VIDTYPE_SCATTER | VIDTYPE_NO_DW;
	o->type_backup = o->type;
	o->type_original = o->type;
	o->bitdepth = BITDEPTH_Y10 | BITDEPTH_U10 | BITDEPTH_V10;
	o->flag |= VFRAME_FLAG_COMPOSER_DONE;
	o->compHeadAddr = s->head_phys;
	o->compBodyAddr = s->body_phys;
	o->compWidth = w;
	o->compHeight = h;
	o->width = w;
	o->height = h;
	/* AFBC only, like a decoder without double write: no MIF canvases */
	o->canvas0Addr = 0;
	o->canvas1Addr = 0;
	o->plane_num = 0;
	memset(o->canvas0_config, 0, sizeof(o->canvas0_config));
	memset(o->canvas1_config, 0, sizeof(o->canvas1_config));
	/*
	 * the video keeper holds the header by its handle (so the display
	 * keeps showing this frame across a decoder reset); the body is a
	 * scatter-type AFBC body to it, so it goes with the header instead
	 */
	o->mem_handle = NULL;
	o->mem_handle_1 = NULL;
	o->mem_head_handle = s->head_mm;
	o->mem_dw_handle = NULL;
	o->vf_ext = NULL;
#ifndef DVFEL_KERNEL_54
	o->uvm_vf = NULL;
#endif
	o->early_process_fun = NULL;
	o->process_fun = NULL;
	o->private_data = NULL;
	o->fence = NULL;
	o->fgs_valid = false;
}

#define AUX_DV_SEI	0x01000000	/* aux record of the Dolby Vision RPU NAL unit */

/*
 * rpu_data_crc32 of the frame's RPU: the decoder hands the RPU NAL unit as
 * an aux record ([size BE32][type BE32][payload]); take the payload's RBSP
 * and the 32 bits before its stop bit byte (0x80).
 */
static bool rpu_crc_of(const struct vframe_s *vf, u32 *crc)
{
	const u8 *p = vf->src_fmt.sei_ptr, *end;
	u8 win[5] = { 0 }, last[5] = { 0 };
	u32 size, type, i, n = 0;
	bool have = false;
	int zeros = 0;

	if (!p || vf->src_fmt.sei_size < 8)
		return false;
	end = p + vf->src_fmt.sei_size;
	while (end - p >= 8) {
		size = get_unaligned_be32(p);
		type = get_unaligned_be32(p + 4);
		p += 8;
		if (!size || size > end - p)
			return false;
		if (type != AUX_DV_SEI) {
			p += size;
			continue;
		}
		/*
		 * EBSP -> RBSP; remember the 5 bytes that end with the last
		 * non-zero one (zero bytes after the stop bit are padding)
		 */
		for (i = 0; i < size; i++) {
			u8 b = p[i];

			if (zeros >= 2 && b == 3) {
				zeros = 0;
				continue;
			}
			zeros = b ? 0 : zeros + 1;
			memmove(win, win + 1, 4);
			win[4] = b;
			n++;			/* RBSP bytes so far */
			if (b && n >= 5) {
				memcpy(last, win, 5);
				have = true;
			}
		}
		if (!have || last[4] != 0x80)
			return false;
		*crc = get_unaligned_be32(last);
		return true;
	}
	return false;
}

/* copy one Dolby Vision metadata buffer of the frame to *dst */
static void *meta_copy(u8 **dst, const void *src, size_t size)
{
	void *p = *dst;

	memcpy(p, src, size);
	*dst += ALIGN(size, 8);
	return p;
}

/*
 * Early release: keep a copy of @vf and of the metadata the Dolby Vision
 * driver reads at display time in the slot, then give @vf back. The copy
 * stands in for the original from here on (orig of the slot/job).
 */
static void detach_orig(struct dvfel_slot *s, struct vframe_s *vf)
{
	const struct vframe_src_fmt_s *in = &vf->src_fmt;
	struct vframe_src_fmt_s *f = &s->snap.src_fmt;
	size_t sei = in->sei_ptr ? in->sei_size : 0;
	size_t md = in->md_buf && in->md_size > 0 ? in->md_size : 0;
	size_t comp = in->comp_buf && in->comp_size > 0 ? in->comp_size : 0;
	size_t need = ALIGN(sei, 8) + ALIGN(md, 8) + ALIGN(comp, 8);
	u8 *p;

	s->snap = *vf;
	INIT_LIST_HEAD(&s->snap.list);
	if (need > s->meta_cap) {
		kvfree(s->meta);
		s->meta = kvmalloc(need, GFP_KERNEL);
		s->meta_cap = s->meta ? need : 0;
	}
	p = s->meta;
	if (!p)
		sei = md = comp = 0;
	f->sei_ptr = sei ? meta_copy(&p, in->sei_ptr, sei) : NULL;
	f->sei_size = sei;
	f->md_buf = md ? meta_copy(&p, in->md_buf, md) : NULL;
	f->md_size = md;
	f->comp_buf = comp ? meta_copy(&p, in->comp_buf, comp) : NULL;
	f->comp_size = comp;
	/* state of the upstream frame, gone with it */
	s->snap.vc_private = NULL;
	s->snap.file_vf = NULL;
	s->snap.fence = NULL;
	s->snap.hf_info = NULL;
	s->snap.di_hd = NULL;
	s->snap.composer_info = NULL;
	s->snap.decontour_pre = NULL;
	s->snap.hdr10p_data_buf = NULL;
	s->snap.hdr10p_data_size = 0;
	s->snap.meta_data_buf = NULL;
	s->snap.meta_data_size = 0;
	s->detached = true;
	/*
	 * Its copy will be shown. The video composer signals the buffer's
	 * release fence only for rendered frames: without this the player
	 * runs out of buffers.
	 */
	vf->rendered = true;
	vf_put(vf, DRV_NAME);
}

/* process context; the map may change only while nothing plays through it */
static void vc_path_apply(struct dvfel_dev *d)
{
	char id[] = VC_MAP_ID, on[] = VC_MAP_ON, off[] = VC_MAP_OFF;
	bool want = vc_path == 1 || (vc_path == 2 && d->client_ready);

	if (want == d->vc_on)
		return;
	if (d->vc_on && d->prov_reg)
		return;		/* retried at the upstream UNREG */
	vfm_map_remove(id);
	if (vfm_map_add(id, want ? on : off) < 0) {
		pr_err(DRV_NAME ": cannot set vfm map %s\n", id);
		return;
	}
	d->vc_on = want;
	pr_info(DRV_NAME ": video_composer.0 %s dvfel\n", want ? "routed through" : "no longer through");
}

static void vc_path_work(struct work_struct *work)
{
	struct dvfel_dev *d = container_of(work, struct dvfel_dev, vc_work);

	mutex_lock(&d->client_lock);
	vc_path_apply(d);
	mutex_unlock(&d->client_lock);
}

static void stat_b(struct dvfel_dev *d, s64 ub)
{
	d->us_b_sum += ub;
	d->us_b_max = max(d->us_b_max, ub);
	d->us_b_cnt++;
}

/* ------------------------------------------------------------------ */
/* debug capture                                                      */
/* ------------------------------------------------------------------ */

static int capture_copy(struct dvfel_dev *d, ulong phys, int idx, u32 w, u32 h)
{
	size_t frame = (size_t)LIN_STRIDE(w) * h;
	void *va = codec_mm_phys_to_virt(phys);

	if (!va)
		return -EFAULT;
	if (!d->cap_buf || d->cap_size < frame * 2) {
		vfree(d->cap_buf);
		d->cap_buf = vmalloc(frame * 2);
		d->cap_size = d->cap_buf ? frame * 2 : 0;
		if (!d->cap_buf)
			return -ENOMEM;
	}
	codec_mm_dma_flush(va, frame, DMA_FROM_DEVICE);
	memcpy(d->cap_buf + frame * idx, va, frame);
	return 0;
}

/*
 * frame 0: what was sent to (B) (decoder frame or compositor output),
 * frame 1: (A) of our (B) output, i.e. what the display shows
 */
static void capture_frame(struct dvfel_dev *d, struct vframe_s *vf, ulong src,
			  struct dvfel_slot *s, u32 w, u32 h)
{
	d->cap_frames = 0;
	if (capture_copy(d, src, 0, w, h))
		return;
	d->cap_frames = 1;
	d->cap_pts_us = vf->pts_us64;
	d->cap_w = w;
	d->cap_h = h;
	if (d->bufs_ok &&
	    !vicp_decompress(&d->ctx_b, &s->out_vf, d->lin_phys, w, h) &&
	    !capture_copy(d, d->lin_phys, 1, w, h))
		d->cap_frames = 2;
	pr_info(DRV_NAME ": captured pts_us %llu (%ux%u), %d frame(s)\n",
		vf->pts_us64, w, h, d->cap_frames);
}

/* ------------------------------------------------------------------ */
/* stage A: decoder frames -> (A) -> job or direct round trip         */
/* ------------------------------------------------------------------ */

static bool ensure_bufs(struct dvfel_dev *d, u32 w, u32 h)
{
	bool ok;

	mutex_lock(&d->buf_lock);
	if (d->bufs_ok && (d->buf_w != w || d->buf_h != h)) {
		unsigned long flags;
		bool idle;

		spin_lock_irqsave(&d->lock, flags);
		idle = !d->outq_cnt && !d->pend_cnt && !slots_shown_locked(d);
		spin_unlock_irqrestore(&d->lock, flags);
		if (idle)
			dvfel_free_bufs(d);
	}
	ok = d->bufs_ok ? (d->buf_w == w && d->buf_h == h) : !dvfel_alloc_bufs(d, w, h);
	mutex_unlock(&d->buf_lock);
	return ok;
}

/* phase 1 path: (A) and (B) through the internal linear buffer */
static void test422_frame(struct dvfel_dev *d, struct dvfel_slot *s,
			  struct vframe_s *orig, u32 w, u32 h)
{
	static int filled;
	struct vframe_s *o = &s->out_vf;

	if (filled != test422) {
		u8 *va = codec_mm_phys_to_virt(d->lin_phys);
		u32 i, j;

		if (!va)
			return;
		for (j = 0; j < h; j++)
			for (i = 0; i < w; i++) {
				u32 y = 0x5a7, c = (i & 1) ? 0x3d5 : 0x8c3;
				u32 px = test422 == 1 ? (y << 12) | c : (c << 12) | y;
				u8 *p = va + ((size_t)j * w + i) * 3;

				p[0] = px;
				p[1] = px >> 8;
				p[2] = px >> 16;
			}
		codec_mm_dma_flush(va, (size_t)w * h * 3, DMA_TO_DEVICE);
		filled = test422;
		pr_info(DRV_NAME ": test422 pattern %d written\n", test422);
	}

	*o = *orig;
	INIT_LIST_HEAD(&o->list);
	o->type = VIDTYPE_VIU_422 | VIDTYPE_VIU_SINGLE_PLANE | VIDTYPE_VIU_FIELD;
	o->type_backup = o->type;
	o->type_original = o->type;
	o->bitdepth = BITDEPTH_Y10 | BITDEPTH_U10 | BITDEPTH_V10;	/* 422 old mode */
	o->flag |= VFRAME_FLAG_VIDEO_LINEAR;
	o->compHeadAddr = 0;
	o->compBodyAddr = 0;
	o->width = w;
	o->height = h;
	o->canvas0Addr = (u32)-1;
	o->canvas1Addr = (u32)-1;
	o->plane_num = 1;
	memset(o->canvas0_config, 0, sizeof(o->canvas0_config));
	o->canvas0_config[0].phy_addr = d->lin_phys;
	o->canvas0_config[0].width = w * 3;
	o->canvas0_config[0].height = h;
	memcpy(o->canvas1_config, o->canvas0_config, sizeof(o->canvas1_config));
	o->mem_handle = NULL;
	o->mem_handle_1 = NULL;
	o->mem_head_handle = NULL;
	o->mem_dw_handle = NULL;
	o->vf_ext = NULL;
#ifndef DVFEL_KERNEL_54
	o->uvm_vf = NULL;
#endif
	o->early_process_fun = NULL;
	o->process_fun = NULL;
	o->private_data = NULL;
	o->fence = NULL;
	o->fgs_valid = false;
}

static bool process_direct(struct dvfel_dev *d, struct dvfel_slot *s,
			   struct vframe_s *vf, bool capture)
{
	u32 w = vf->compWidth, h = vf->compHeight;
	ktime_t t0, t1, t2;
	bool ok;

	if (test422) {
		mutex_lock(&d->buf_lock);
		test422_frame(d, s, vf, w, h);
		mutex_unlock(&d->buf_lock);
		return true;
	}

	mutex_lock(&d->buf_lock);
	t0 = ktime_get();
	ok = vicp_ok(d, vicp_decompress(&d->ctx_a, vf, d->lin_phys, w, h),
		     ktime_us_delta(ktime_get(), t0), "A");
	t1 = ktime_get();
	if (ok)
		ok = vicp_ok(d, vicp_compress(&d->ctx_a, d->lin_phys, s, w, h),
			     ktime_us_delta(ktime_get(), t1), "B");
	t2 = ktime_get();
	if (ok) {
		s64 ua = ktime_us_delta(t1, t0);

		d->us_a_sum += ua;
		d->us_a_max = max(d->us_a_max, ua);
		d->us_cnt++;
		stat_b(d, ktime_us_delta(t2, t1));
		build_out_vf(s, vf, w, h);
		if (capture)
			capture_frame(d, vf, d->lin_phys, s, w, h);
	}
	mutex_unlock(&d->buf_lock);
	return ok;
}

/* ------------------------------------------------------------------ */
/* hardware decoded EL (Dolby Vision dual layer decoding)             */
/* ------------------------------------------------------------------ */

/*
 * The EL picture matches the client's EL buffers by its shown size; the
 * coded (compressed) size may be larger (conformance window crop).
 */
static bool el_fits(struct vframe_s *el, u32 w, u32 h)
{
	u32 ew = el->width ? el->width : el->compWidth;
	u32 eh = el->height ? el->height : el->compHeight;

	return ew == w && eh == h && el->compWidth >= w && el->compHeight >= h;
}

static void el_put(struct dvfel_dev *d, struct vframe_s *el)
{
	vf_put(el, EL_RECV_NAME);
	vf_notify_provider(EL_RECV_NAME, VFRAME_EVENT_RECEIVER_PUT, NULL);
}

/* the BL decoder marks each picture that has an EL picture (dual layer) */
static bool bl_has_el(struct vframe_s *vf)
{
	struct provider_aux_req_s req;

	memset(&req, 0, sizeof(req));
	req.vf = vf;
	vf_notify_provider(DRV_NAME, VFRAME_EVENT_RECEIVER_GET_AUX_DATA, &req);
	return req.dv_enhance_exist;
}

/*
 * EL pictures taken from the EL decoder, waiting for their BL frame. The
 * decoders of the dual layer pair label their pictures (vf->frame_index,
 * media_modules patches 9003/9006): bits 0-15 pair a BL and an EL picture,
 * bits 16-31 are the access unit the picture was coded in. The pair label
 * is the access unit, or, for an EL coded in another picture order than
 * the BL, the display order (n-th picture of each layer); the compositor
 * then takes the RPU of the EL picture's access unit. Older ones (their BL
 * frame is gone) go back; the pair stalls when the EL is not consumed.
 */
#define PAIR(fi)	((u16)(fi))
#define PAIR_AU(fi)	((fi) >> 16)

/* (d->el_lock held) remove hold[i], keeping the order */
static struct vframe_s *el_hold_remove(struct dvfel_dev *d, int i)
{
	struct vframe_s *el = d->el_hold[i];

	memmove(&d->el_hold[i], &d->el_hold[i + 1], (d->el_nhold - i - 1) * sizeof(el));
	d->el_nhold--;
	return el;
}

static struct vframe_s *el_take(struct dvfel_dev *d, struct vframe_s *bl)
{
	struct vframe_s *drop[EL_HOLD + 1], *el = NULL;
	ktime_t t0 = ktime_get();
	u32 id = bl->frame_index;
	unsigned long flags;
	int i, ndrop;
	bool want;

	if (!d->el_prov)
		return NULL;
	want = bl_has_el(bl);
	for (;;) {
		ndrop = 0;
		spin_lock_irqsave(&d->el_lock, flags);
		while (d->el_nhold < EL_HOLD && vf_peek(EL_RECV_NAME)) {
			struct vframe_s *v = vf_get(EL_RECV_NAME);

			if (!v)
				break;
			d->el_in++;
			if (debug > 2)
				pr_info(DRV_NAME ": EL in id %u (BL id %u)\n", v->frame_index, id);
			d->el_hold[d->el_nhold++] = v;
		}
		for (i = 0; i < d->el_nhold && !el; i++) {
			/* without ids (unpatched decoder) the oldest one */
			if ((id && PAIR(d->el_hold[i]->frame_index) == PAIR(id)) || (!id && want))
				el = el_hold_remove(d, i);
		}
		/* stale ones, and the oldest when the hold is full */
		for (i = 0; i < d->el_nhold;) {
			if (id && (s16)(PAIR(d->el_hold[i]->frame_index) - PAIR(id)) < -EL_STALE)
				drop[ndrop++] = el_hold_remove(d, i);
			else
				i++;
		}
		if (!el && d->el_nhold == EL_HOLD)
			drop[ndrop++] = el_hold_remove(d, 0);
		spin_unlock_irqrestore(&d->el_lock, flags);
		for (i = 0; i < ndrop; i++) {
			d->el_dropped++;
			el_put(d, drop[i]);
		}
		if (el || !want || !d->el_prov || kthread_should_stop() ||
		    ktime_ms_delta(ktime_get(), t0) >= el_wait_ms)
			break;
		usleep_range(1000, 2000);
	}
	if (!want) {
		/* not flagged, but here: use it anyway, it is this frame's */
		if (!el)
			return NULL;
	}
	d->us_el_wait_max = max(d->us_el_wait_max, ktime_us_delta(ktime_get(), t0));
	if (!el && debug > 1) {
		spin_lock_irqsave(&d->el_lock, flags);
		pr_info(DRV_NAME ": no EL for BL id %u (want %d), held %d: %u %u %u %u\n",
			id, want, d->el_nhold,
			d->el_nhold > 0 ? d->el_hold[0]->frame_index : 0,
			d->el_nhold > 1 ? d->el_hold[1]->frame_index : 0,
			d->el_nhold > 2 ? d->el_hold[2]->frame_index : 0,
			d->el_nhold > 3 ? d->el_hold[3]->frame_index : 0);
		spin_unlock_irqrestore(&d->el_lock, flags);
	}
	if (!el)
		d->el_missing++;
	else if (debug > 1)
		pr_info(DRV_NAME ": EL id %u for BL id %u pts %llu, held %d\n",
			el->frame_index, id, bl->pts_us64, d->el_nhold);
	return el;
}

/* the EL decoder goes away: give back what is held */
static void el_hold_release(struct dvfel_dev *d)
{
	struct vframe_s *held[EL_HOLD];
	unsigned long flags;
	int i, n;

	spin_lock_irqsave(&d->el_lock, flags);
	n = d->el_nhold;
	memcpy(held, d->el_hold, n * sizeof(held[0]));
	d->el_nhold = 0;
	spin_unlock_irqrestore(&d->el_lock, flags);
	for (i = 0; i < n; i++)
		el_put(d, held[i]);
}

static int dvfel_el_event(int type, void *data, void *op_arg)
{
	struct dvfel_dev *d = op_arg;

	switch (type) {
	case VFRAME_EVENT_PROVIDER_REG:
		dvfel_dbg("EL provider REG %s\n", data ? (char *)data : "");
		d->el_prov = true;
		break;
	case VFRAME_EVENT_PROVIDER_UNREG:
		dvfel_dbg("EL provider UNREG\n");
		d->el_prov = false;
		el_hold_release(d);
		break;
	case VFRAME_EVENT_PROVIDER_RESET:
		el_hold_release(d);
		break;
	case VFRAME_EVENT_PROVIDER_QUREY_STATE:
		return RECEIVER_ACTIVE;
	default:
		break;
	}
	return 0;
}

static const struct vframe_receiver_op_s dvfel_el_recv_ops = {
	.event_cb = dvfel_el_event,
};

static int dvfel_thread_a(void *data)
{
	struct dvfel_dev *d = data;

	while (!kthread_should_stop()) {
		if (d->vc_upstream)
			/* the video composer releases a frame at its display time */
			wait_event_interruptible_timeout(d->wq_a, d->kick_a || kthread_should_stop(),
							 max_t(long, usecs_to_jiffies(2000), 1));
		else
			wait_event_interruptible(d->wq_a, d->kick_a || kthread_should_stop());
		d->kick_a = false;

		for (;;) {
			struct dvfel_slot *s = NULL;
			struct dvfel_pass *p;
			struct vframe_s *vf, *el;
			unsigned long flags;
			bool gpu = false, ok = false, capture = false, el_ok = false, took_el;
			bool rpu_ok = false;
			u32 el_fi = 0, rpu_crc = 0, seq;
			int j = -1;
			u32 gen, w, h;

			spin_lock_irqsave(&d->lock, flags);
			if (!d->prov_reg || d->pend_cnt >= QUEUE_LEN || !pass_free(d)) {
				spin_unlock_irqrestore(&d->lock, flags);
				break;
			}
			if (mode) {
				/*
				 * backpressure: never fall back to passthrough, except
				 * to break the held slot deadlock (held_deadlock_locked)
				 */
				s = slot_free(d);
				if (mode == 2 && d->client_ready) {
					j = job_free(d);
					gpu = true;
				}
				if (!s && held_deadlock_locked(d)) {
					j = -1;
					gpu = false;
					d->held_breaks++;
					dvfel_dbg("all slots held after a reset: pass a frame through\n");
				} else if (!s || (gpu && j < 0)) {
					d->slot_waits++;
					spin_unlock_irqrestore(&d->lock, flags);
					break;
				} else {
					s->state = SLOT_BUSY;
					s->detached = false;
					if (gpu)
						d->jobs[j].state = JOB_RESERVED;
				}
			}
			gen = d->gen;
			spin_unlock_irqrestore(&d->lock, flags);

			vf = vf_peek(DRV_NAME) ? vf_get(DRV_NAME) : NULL;
			if (!vf) {
				spin_lock_irqsave(&d->lock, flags);
				if (s)
					s->state = SLOT_FREE;
				if (j >= 0)
					d->jobs[j].state = JOB_FREE;
				spin_unlock_irqrestore(&d->lock, flags);
				break;
			}
			d->frames_in++;
			seq = d->in_seq++;
			w = vf->compWidth;
			h = vf->compHeight;
			if ((debug & 4) && d->dump_left > 0) {
				d->dump_left--;
				pr_info(DRV_NAME ": in #%llu idx %u omx %u type 0x%x flag 0x%x bd 0x%x comp %ux%u %ux%u head 0x%lx body 0x%lx cvs 0x%x planes %u p0 0x%lx ext %px mh %px hh %px pts %llu fmt %d sei %u md %d\n",
					d->frames_in, vf->index, vf->frame_index, vf->type, vf->flag,
					vf->bitdepth, w, h, vf->width, vf->height,
					(ulong)vf->compHeadAddr, (ulong)vf->compBodyAddr,
					vf->canvas0Addr, vf->plane_num,
					(ulong)vf->canvas0_config[0].phy_addr, vf->vf_ext,
					vf->mem_handle, vf->mem_head_handle, vf->pts_us64,
					vf->src_fmt.fmt, vf->src_fmt.sei_size, vf->src_fmt.md_size);
				if (vf->src_fmt.sei_ptr && vf->src_fmt.sei_size >= 16)
					pr_info(DRV_NAME ": sei head %*ph tail %*ph\n", 16,
						vf->src_fmt.sei_ptr, 16,
						(u8 *)vf->src_fmt.sei_ptr + vf->src_fmt.sei_size - 16);
			}
			el = NULL;
			took_el = false;

			if (s && frame_supported(vf) && ensure_bufs(d, w, h)) {
				capture = atomic_xchg(&d->capture_req, 0) ||
					  (capture_pts && vf->pts_us64 == capture_pts);
				if (gpu && d->client_w == w && d->client_h == h) {
					ktime_t t0 = ktime_get();
					s64 ua;

					ok = vicp_ok(d, vicp_decompress(&d->ctx_a, vf,
									d->cin[j].phys, w, h),
						     ktime_us_delta(ktime_get(), t0), "A");
					ua = ktime_us_delta(ktime_get(), t0);
					if (ok) {
						d->us_a_sum += ua;
						d->us_a_max = max(d->us_a_max, ua);
						d->us_cnt++;
					}
					/* after the BL: by now its EL picture is usually there */
					if (ok) {
						el = el_take(d, vf);
						took_el = true;
					}
					if (ok && el && d->client_el_w && frame_supported(el) &&
					    el_fits(el, d->client_el_w, d->client_el_h)) {
						t0 = ktime_get();
						el_ok = vicp_ok(d, vicp_decompress(&d->ctx_a, el,
										   d->cel[j].phys,
										   d->client_el_w,
										   d->client_el_h),
								ktime_us_delta(ktime_get(), t0), "A EL");
						ua = ktime_us_delta(ktime_get(), t0);
						if (el_ok) {
							el_fi = el->frame_index;
							d->el_used++;
							d->us_el_sum += ua;
							d->us_el_max = max(d->us_el_max, ua);
							d->us_el_cnt++;
						}
					}
				} else {
					if (j >= 0) {
						spin_lock_irqsave(&d->lock, flags);
						d->jobs[j].state = JOB_FREE;
						spin_unlock_irqrestore(&d->lock, flags);
						j = -1;
					}
					gpu = false;
					ok = process_direct(d, s, vf, capture);
					if (ok && show_orig && !d->early) {
						/* debug: the processed copy is not shown */
						d->frames_proc++;
						ok = false;
					}
				}
			} else if (j >= 0) {
				spin_lock_irqsave(&d->lock, flags);
				d->jobs[j].state = JOB_FREE;
				spin_unlock_irqrestore(&d->lock, flags);
				j = -1;
				gpu = false;
			}
			if (!took_el)
				el = el_take(d, vf);
			if (el) {
				if (!el_ok)
					d->el_dropped++;
				el_put(d, el);
			}
			if (ok && gpu)
				rpu_ok = rpu_crc_of(vf, &rpu_crc);
			if (ok && d->early) {
				/* (A) is done: from here on the slot copy stands in for vf */
				detach_orig(s, vf);
				vf = &s->snap;
				if (!gpu)
					build_out_vf(s, vf, w, h);
			}

			spin_lock_irqsave(&d->lock, flags);
			if (gen != d->gen) {
				/* reset/unreg while processing: drop the frame */
				if (s)
					s->state = SLOT_FREE;
				if (j >= 0)
					d->jobs[j].state = JOB_FREE;
				spin_unlock_irqrestore(&d->lock, flags);
				continue;
			}
			if (ok && gpu) {
				struct dvfel_kjob *jb = &d->jobs[j];

				jb->id = ++d->job_seq;
				jb->gen = gen;
				jb->pts_us = vf->pts_us64;
				jb->bl_au = PAIR_AU(vf->frame_index);
				jb->el_au = el_ok ? PAIR_AU(el_fi) : jb->bl_au;
				jb->flags = (d->new_stream ? DVFEL_JOB_NEW_STREAM : 0) |
					    (el_ok ? DVFEL_JOB_EL : 0) |
					    (rpu_ok ? DVFEL_JOB_RPU_CRC : 0);
				jb->rpu_crc = rpu_crc;
				jb->seq = seq;
				jb->slot = s;
				jb->orig = vf;
				jb->capture = capture;
				jb->posted = ktime_get();
				jb->state = JOB_POSTED;
				d->new_stream = false;
				d->gpu_jobs++;
				pend_push(d, NULL, j, gen);
				wake_up_interruptible(&d->wq_client);
			} else if (ok) {
				s->orig = vf;
				s->gen = gen;
				s->state = SLOT_OUT;
				s->taken = false;
				pend_push(d, &s->out_vf, -1, gen);
				d->frames_proc++;
			} else {
				if (s)
					s->state = SLOT_FREE;
				if (j >= 0)
					d->jobs[j].state = JOB_FREE;
				p = pass_free(d);
				p->vf = vf;
				p->gen = gen;
				pend_push(d, vf, -1, gen);
				d->frames_pass++;
			}
			spin_unlock_irqrestore(&d->lock, flags);
			d->kick_b = true;
			wake_up_interruptible(&d->wq_b);
		}
	}
	return 0;
}

/* ------------------------------------------------------------------ */
/* stage B: pending queue (display order) -> (B) -> display           */
/* ------------------------------------------------------------------ */

enum pend_ready { PEND_NONE, PEND_READY, PEND_WAIT };

static enum pend_ready pend_head_ready(struct dvfel_dev *d, ktime_t *deadline)
{
	struct dvfel_pend *p;
	struct dvfel_kjob *j;

	if (!d->pend_cnt)
		return PEND_NONE;
	p = &d->pendq[d->pend_head];
	if (p->job < 0 || p->gen != d->gen)
		return PEND_READY;
	j = &d->jobs[p->job];
	if (j->state == JOB_DONE || !d->client_ready)
		return PEND_READY;
	*deadline = ktime_add_ms(j->posted, gpu_timeout_ms);
	return ktime_after(ktime_get(), *deadline) ? PEND_READY : PEND_WAIT;
}

static void finish_job(struct dvfel_dev *d, struct dvfel_pend *pe)
{
	struct dvfel_kjob *j = &d->jobs[pe->job];
	struct dvfel_slot *s = j->slot;
	struct vframe_s *orig = j->orig;
	u32 w = orig->compWidth, h = orig->compHeight;
	bool composed, capture, ok;
	unsigned long flags;
	ulong src;
	ktime_t t0;
	s64 lat;

	spin_lock_irqsave(&d->lock, flags);
	composed = j->state == JOB_DONE && j->status == DVFEL_DONE_COMPOSED;
	if (j->state == JOB_DONE) {
		lat = ktime_us_delta(ktime_get(), j->posted);
		d->us_gpu_sum += lat;
		d->us_gpu_max = max(d->us_gpu_max, lat);
		d->us_gpu_cnt++;
		j->state = JOB_FINISH;
	} else {
		/* timed out or compositor gone: show the base layer */
		d->gpu_timeouts++;
		if (j->state == JOB_POSTED)
			j->state = JOB_FINISH;
		/* JOB_TAKEN stays: out[] may still be written, in[] is read only */
	}
	if (composed)
		d->gpu_composed++;
	else
		d->gpu_fallback++;
	src = composed ? d->cout[pe->job].phys : d->cin[pe->job].phys;
	spin_unlock_irqrestore(&d->lock, flags);

	capture = j->capture;
	j->capture = false;
	mutex_lock(&d->buf_lock);
	t0 = ktime_get();
	ok = vicp_ok(d, vicp_compress(&d->ctx_b, src, s, w, h),
		     ktime_us_delta(ktime_get(), t0), "B");
	if (ok) {
		stat_b(d, ktime_us_delta(ktime_get(), t0));
		build_out_vf(s, orig, w, h);
		if (capture)
			capture_frame(d, orig, src, s, w, h);
	}
	mutex_unlock(&d->buf_lock);

	spin_lock_irqsave(&d->lock, flags);
	if (pe->gen != d->gen) {
		s->state = SLOT_FREE;
	} else if (ok) {
		s->orig = orig;
		s->gen = pe->gen;
		s->state = SLOT_OUT;
		s->taken = false;
		outq_push(d, &s->out_vf);
		d->frames_proc++;
	} else {
		/* cannot show it: give the decoder frame back (unless already) */
		s->state = SLOT_FREE;
		if (!s->detached) {
			spin_unlock_irqrestore(&d->lock, flags);
			vf_put(orig, DRV_NAME);
			spin_lock_irqsave(&d->lock, flags);
		}
	}
	if (j->state == JOB_FINISH)
		j->state = JOB_DONE;	/* so job_release frees it */
	job_release(d, j);
	spin_unlock_irqrestore(&d->lock, flags);
}

static int dvfel_thread_b(void *data)
{
	struct dvfel_dev *d = data;

	while (!kthread_should_stop()) {
		struct dvfel_pend pe;
		unsigned long flags;
		enum pend_ready r;
		ktime_t deadline = 0;

		spin_lock_irqsave(&d->lock, flags);
		r = pend_head_ready(d, &deadline);
		spin_unlock_irqrestore(&d->lock, flags);

		if (r == PEND_NONE) {
			wait_event_interruptible(d->wq_b, d->kick_b || kthread_should_stop());
			d->kick_b = false;
			continue;
		}
		if (r == PEND_WAIT) {
			s64 left = ktime_us_delta(deadline, ktime_get());

			wait_event_interruptible_timeout(d->wq_b, d->kick_b || kthread_should_stop(),
							 usecs_to_jiffies(max_t(s64, left, 1000)));
			d->kick_b = false;
			continue;
		}

		spin_lock_irqsave(&d->lock, flags);
		pe = d->pendq[d->pend_head];
		pend_pop(d);
		if (pe.gen != d->gen) {
			/*
			 * stale entry from before a reset: the reset already
			 * freed SLOT_OUT slots of direct entries (which may be
			 * reused by now); a job still owns its BUSY slot
			 */
			if (pe.job >= 0) {
				struct dvfel_kjob *j = &d->jobs[pe.job];

				if (j->slot)
					j->slot->state = SLOT_FREE;
				if (j->state == JOB_POSTED)
					j->state = JOB_DONE;
				job_release(d, j);
			}
			spin_unlock_irqrestore(&d->lock, flags);
			d->kick_a = true;
			wake_up_interruptible(&d->wq_a);
			continue;
		}
		if (pe.job < 0) {
			outq_push(d, pe.vf);
			spin_unlock_irqrestore(&d->lock, flags);
		} else {
			spin_unlock_irqrestore(&d->lock, flags);
			finish_job(d, &pe);
		}
		vf_notify_receiver(DRV_NAME, VFRAME_EVENT_PROVIDER_VFRAME_READY, NULL);
		d->kick_a = true;
		wake_up_interruptible(&d->wq_a);
	}
	return 0;
}

static void dvfel_kick(struct dvfel_dev *d)
{
	d->kick_a = true;
	wake_up_interruptible(&d->wq_a);
}

/* ------------------------------------------------------------------ */
/* provider side (downstream calls us, often from vsync irq)          */
/* ------------------------------------------------------------------ */

static struct vframe_s *dvfel_peek(void *op_arg)
{
	struct dvfel_dev *d = op_arg;
	struct vframe_s *vf = NULL;
	unsigned long flags;

	spin_lock_irqsave(&d->lock, flags);
	if (d->outq_cnt)
		vf = d->outq[d->outq_head];
	spin_unlock_irqrestore(&d->lock, flags);
	return vf;
}

static struct vframe_s *dvfel_get(void *op_arg)
{
	struct dvfel_dev *d = op_arg;
	struct vframe_s *vf;
	unsigned long flags;

	spin_lock_irqsave(&d->lock, flags);
	vf = outq_pop(d);
	if (vf) {
		struct dvfel_slot *s = slot_of(d, vf);

		if (s)
			s->taken = true;
		d->shown_new = true;
	}
	spin_unlock_irqrestore(&d->lock, flags);
	if (vf)
		dvfel_kick(d);
	return vf;
}

static void dvfel_put(struct vframe_s *vf, void *op_arg)
{
	struct dvfel_dev *d = op_arg;
	struct vframe_s *upstream = NULL;
	struct dvfel_slot *s;
	unsigned long flags;
	int i;

	if (!vf)
		return;
	spin_lock_irqsave(&d->lock, flags);
	s = slot_of(d, vf);
	if (s) {
		if (s->state == SLOT_OUT && s->gen == d->gen && !s->detached)
			upstream = s->orig;
		/*
		 * a held slot waits for the keeper (slot_released_locked()),
		 * unless the display returned it and the keeper does not hold it
		 */
		if (s->state == SLOT_OUT || (s->state == SLOT_HELD && !slot_kept(s)))
			s->state = SLOT_FREE;
		s->orig = NULL;
	} else {
		for (i = 0; i < QUEUE_LEN; i++) {
			if (d->pass[i].vf == vf) {
				if (d->pass[i].gen == d->gen)
					upstream = vf;
				d->pass[i].vf = NULL;
				break;
			}
		}
	}
	spin_unlock_irqrestore(&d->lock, flags);

	if (upstream && d->prov_reg) {
		/* the display marked our copy (video composer: release fences) */
		if (upstream != vf)
			upstream->rendered = vf->rendered;
		vf_put(upstream, DRV_NAME);
	}
	dvfel_kick(d);
}

/* events sent upstream by the display side: map our copy back */
static int dvfel_prov_event(int type, void *data, void *op_arg)
{
	struct dvfel_dev *d = op_arg;

	if (debug > 1 || (debug && !(type & VFRAME_EVENT_RECEIVER_GET_AUX_DATA)))
		dvfel_dbg("downstream event 0x%x\n", type);
	if (data && (type & (VFRAME_EVENT_RECEIVER_GET_AUX_DATA |
			     VFRAME_EVENT_RECEIVER_DISP_MODE |
			     VFRAME_EVENT_RECEIVER_REQ_STATE))) {
		/* all three request structs start with 'struct vframe_s *vf' */
		struct vframe_s **pvf = data, *mine = *pvf;
		struct dvfel_slot *s;
		unsigned long flags;

		spin_lock_irqsave(&d->lock, flags);
		s = mine ? slot_of(d, mine) : NULL;
		if (s && s->orig && !s->detached)
			*pvf = s->orig;
		spin_unlock_irqrestore(&d->lock, flags);
		vf_notify_provider(DRV_NAME, type, data);
		*pvf = mine;
		return 0;
	}
	vf_notify_provider(DRV_NAME, type, data);
	return 0;
}

static int dvfel_vf_states(struct vframe_states *states, void *op_arg)
{
	struct dvfel_dev *d = op_arg;
	unsigned long flags;
	int i, nfree = 0;

	spin_lock_irqsave(&d->lock, flags);
	for (i = 0; i < d->nslots; i++)
		if (d->slots[i].state == SLOT_FREE)
			nfree++;
	states->vf_pool_size = d->nslots;
	states->buf_free_num = nfree;
	states->buf_recycle_num = 0;
	states->buf_avail_num = d->outq_cnt;
	spin_unlock_irqrestore(&d->lock, flags);
	return 0;
}

static const struct vframe_operations_s dvfel_vf_ops = {
	.peek = dvfel_peek,
	.get = dvfel_get,
	.put = dvfel_put,
	.event_cb = dvfel_prov_event,
	.vf_states = dvfel_vf_states,
};

/* ------------------------------------------------------------------ */
/* receiver side (upstream decoder events)                            */
/* ------------------------------------------------------------------ */

static int dvfel_recv_event(int type, void *data, void *op_arg)
{
	struct dvfel_dev *d = op_arg;
	unsigned long flags;

	if (type != VFRAME_EVENT_PROVIDER_VFRAME_READY)
		dvfel_dbg("upstream event 0x%x\n", type);
	switch (type) {
	case VFRAME_EVENT_PROVIDER_REG:
		dvfel_dbg("upstream REG %s\n", data ? (char *)data : "");
		cancel_delayed_work_sync(&d->free_work);
		spin_lock_irqsave(&d->lock, flags);
		dvfel_reset_locked(d);
		d->prov_reg = true;
		d->vc_upstream = data && !strncmp(data, "video_composer", 14);
		d->early = early_release > 0 || (early_release < 0 && d->vc_upstream);
		d->dump_left = 40;
		d->in_seq = 0;
		spin_unlock_irqrestore(&d->lock, flags);
		if (d->early)
			pr_info(DRV_NAME ": upstream %s: early release\n", (char *)data);
		vf_reg_provider(&d->prov);
		dvfel_kick(d);
		break;
	case VFRAME_EVENT_PROVIDER_UNREG:
		dvfel_dbg("upstream UNREG\n");
		spin_lock_irqsave(&d->lock, flags);
		d->prov_reg = false;
		dvfel_reset_locked(d);
		spin_unlock_irqrestore(&d->lock, flags);
		vf_unreg_provider(&d->prov);
		d->kick_b = true;
		wake_up_interruptible(&d->wq_b);
		/* the display may still scan out our last buffer for a while */
		schedule_delayed_work(&d->free_work, msecs_to_jiffies(3000));
		/* a vfm map change postponed while playing */
		schedule_work(&d->vc_work);
		break;
	case VFRAME_EVENT_PROVIDER_LIGHT_UNREG:
		spin_lock_irqsave(&d->lock, flags);
		dvfel_reset_locked(d);
		spin_unlock_irqrestore(&d->lock, flags);
		vf_light_unreg_provider(&d->prov);
		d->kick_b = true;
		wake_up_interruptible(&d->wq_b);
		break;
	case VFRAME_EVENT_PROVIDER_RESET:
		spin_lock_irqsave(&d->lock, flags);
		dvfel_reset_locked(d);
		spin_unlock_irqrestore(&d->lock, flags);
		vf_notify_receiver(DRV_NAME, type, data);
		d->kick_b = true;
		wake_up_interruptible(&d->wq_b);
		break;
	case VFRAME_EVENT_PROVIDER_VFRAME_READY:
		dvfel_kick(d);
		break;
	case VFRAME_EVENT_PROVIDER_QUREY_STATE:
		return RECEIVER_ACTIVE;
	default:
		/* START, FR_HINT, FR_END_HINT, ... */
		return vf_notify_receiver(DRV_NAME, type, data);
	}
	return 0;
}

static const struct vframe_receiver_op_s dvfel_recv_ops = {
	.event_cb = dvfel_recv_event,
};

/* ------------------------------------------------------------------ */
/* /dev/dvfel (compositor)                                            */
/* ------------------------------------------------------------------ */

static void cbuf_put(struct dvfel_cbuf *b)
{
	if (b->sgt)
		dma_buf_unmap_attachment(b->att, b->sgt, DMA_BIDIRECTIONAL);
	if (b->att)
		dma_buf_detach(b->db, b->att);
	if (b->db)
		dma_buf_put(b->db);
	memset(b, 0, sizeof(*b));
}

/* import a physically contiguous dma-buf of at least @size bytes */
static int cbuf_get(struct dvfel_dev *d, struct dvfel_cbuf *b, int fd, size_t size)
{
	struct scatterlist *sg;
	phys_addr_t next;
	size_t len = 0;
	int i;

	b->db = dma_buf_get(fd);
	if (IS_ERR(b->db)) {
		b->db = NULL;
		return -EBADF;
	}
	b->att = dma_buf_attach(b->db, d->misc.this_device);
	if (IS_ERR(b->att)) {
		b->att = NULL;
		goto fail;
	}
	b->sgt = dma_buf_map_attachment(b->att, DMA_BIDIRECTIONAL);
	if (IS_ERR(b->sgt)) {
		b->sgt = NULL;
		goto fail;
	}
	b->phys = page_to_phys(sg_page(b->sgt->sgl)) + b->sgt->sgl->offset;
	next = b->phys;
	for_each_sgtable_sg(b->sgt, sg, i) {
		if (page_to_phys(sg_page(sg)) + sg->offset != next)
			goto fail;	/* not contiguous */
		next += sg->length;
		len += sg->length;
	}
	if (len < size)
		goto fail;
	return 0;
fail:
	cbuf_put(b);
	return -EINVAL;
}

static bool client_jobs_busy(struct dvfel_dev *d)
{
	unsigned long flags;
	bool busy = false;
	int i;

	spin_lock_irqsave(&d->lock, flags);
	for (i = 0; i < d->client_nbufs; i++)
		if (d->jobs[i].state != JOB_FREE)
			busy = true;
	spin_unlock_irqrestore(&d->lock, flags);
	return busy;
}

/* d->client_lock held */
static void client_unreg(struct dvfel_dev *d)
{
	unsigned long flags;
	int i;

	spin_lock_irqsave(&d->lock, flags);
	d->client_ready = false;
	for (i = 0; i < d->client_nbufs; i++)
		if (d->jobs[i].state == JOB_TAKEN) {
			/* nobody will report it any more */
			d->jobs[i].state = d->jobs[i].orphan ? JOB_FREE : JOB_DONE;
			d->jobs[i].status = DVFEL_DONE_PASSTHROUGH;
			d->jobs[i].orphan = false;
		}
	spin_unlock_irqrestore(&d->lock, flags);
	d->kick_b = true;
	wake_up_interruptible(&d->wq_b);
	wake_up_interruptible(&d->wq_client);

	/* stage B still reads in[] of pending jobs: wait until they are gone */
	for (i = 0; i < 100 && client_jobs_busy(d); i++)
		msleep(10);
	if (client_jobs_busy(d))
		pr_warn(DRV_NAME ": compositor buffers still busy at unregister\n");

	for (i = 0; i < d->client_nbufs; i++) {
		cbuf_put(&d->cin[i]);
		cbuf_put(&d->cout[i]);
		cbuf_put(&d->cel[i]);
		d->jobs[i].state = JOB_FREE;
	}
	d->client_nbufs = 0;
	d->client_el_w = d->client_el_h = 0;
	gpu_boost_set(false);
}

static long ioc_reg_bufs(struct dvfel_dev *d, struct file *f, void __user *arg)
{
	struct dvfel_reg_bufs r;
	size_t size;
	int i, ret;

	if (copy_from_user(&r, arg, sizeof(r)))
		return -EFAULT;
	if (!r.count || r.count > DVFEL_MAX_BUFS || !r.width || !r.height ||
	    r.width > MAX_W || r.height > MAX_H || !wmif_bg_width(r.width))
		return -EINVAL;
	if (r.el_width && (!r.el_height || r.el_width > r.width || r.el_height > r.height ||
			   (r.el_width | r.el_height) & 1 || !wmif_bg_width(r.el_width)))
		return -EINVAL;
	size = LIN_SIZE(r.width, r.height);

	mutex_lock(&d->client_lock);
	if (d->client && d->client != f) {
		mutex_unlock(&d->client_lock);
		return -EBUSY;
	}
	if (d->client_nbufs)
		client_unreg(d);
	for (i = 0; i < r.count; i++) {
		ret = cbuf_get(d, &d->cin[i], r.in_fd[i], size);
		if (!ret)
			ret = cbuf_get(d, &d->cout[i], r.out_fd[i], size);
		if (!ret && r.el_width)
			ret = cbuf_get(d, &d->cel[i], r.el_fd[i], LIN_SIZE(r.el_width, r.el_height));
		if (ret) {
			d->client_nbufs = i + 1;
			client_unreg(d);
			mutex_unlock(&d->client_lock);
			pr_err(DRV_NAME ": buffer %d rejected (need %zu contiguous bytes)\n",
			       i, size);
			return ret;
		}
	}
	d->client = f;
	d->client_w = r.width;
	d->client_h = r.height;
	d->client_nbufs = r.count;
	d->client_el_w = r.el_width;
	d->client_el_h = r.el_width ? r.el_height : 0;
	memset(d->jobs, 0, sizeof(d->jobs));
	d->client_ready = true;
	d->new_stream = true;
	vc_path_apply(d);
	gpu_boost_set(true);
	mutex_unlock(&d->client_lock);
	pr_info(DRV_NAME ": compositor registered %u buffer pairs %ux%u, EL %ux%u\n",
		r.count, r.width, r.height, r.el_width, r.el_height);
	return 0;
}

static bool job_posted(struct dvfel_dev *d, int *idx)
{
	unsigned long flags;
	u32 best = 0;
	int i;

	*idx = -1;
	spin_lock_irqsave(&d->lock, flags);
	for (i = 0; i < d->client_nbufs; i++) {
		struct dvfel_kjob *j = &d->jobs[i];

		if (j->state == JOB_POSTED && (*idx < 0 || (s32)(j->id - best) < 0)) {
			*idx = i;
			best = j->id;
		}
	}
	spin_unlock_irqrestore(&d->lock, flags);
	return *idx >= 0 || !d->client_ready;
}

/* DVFEL_IOC_WAIT_JOB (v2 false) and DVFEL_IOC_WAIT_JOB2 */
static long ioc_wait_job(struct dvfel_dev *d, struct file *f, void __user *arg, bool v2)
{
	struct dvfel_job2 u2;
	struct dvfel_job u;
	unsigned long flags;
	long ret;
	int i;

	if (copy_from_user(&u, arg, sizeof(u)))
		return -EFAULT;
	memset(&u2, 0, sizeof(u2));
	if (d->client != f || !d->client_ready)
		return -ENODEV;
	ret = wait_event_interruptible_timeout(d->wq_client, job_posted(d, &i),
					       msecs_to_jiffies(u.timeout_ms));
	if (ret < 0)
		return ret;
	spin_lock_irqsave(&d->lock, flags);
	if (i < 0 || d->jobs[i].state != JOB_POSTED || !d->client_ready) {
		spin_unlock_irqrestore(&d->lock, flags);
		return d->client_ready ? -ETIMEDOUT : -ENODEV;
	}
	d->jobs[i].state = JOB_TAKEN;
	u.id = d->jobs[i].id;
	u.buf = i;
	u.width = d->client_w;
	u.height = d->client_h;
	u.flags = d->jobs[i].flags;
	u.pts_us = d->jobs[i].pts_us;
	u.bl_au = d->jobs[i].bl_au;
	u.el_au = d->jobs[i].el_au;
	u2.rpu_crc = d->jobs[i].rpu_crc;
	u2.seq = d->jobs[i].seq;
	spin_unlock_irqrestore(&d->lock, flags);
	if (!v2)
		return copy_to_user(arg, &u, sizeof(u)) ? -EFAULT : 0;
	u2.job = u;
	return copy_to_user(arg, &u2, sizeof(u2)) ? -EFAULT : 0;
}

static long ioc_job_done(struct dvfel_dev *d, struct file *f, void __user *arg)
{
	struct dvfel_job_done u;
	unsigned long flags;
	int i, ret = -ENOENT;

	if (copy_from_user(&u, arg, sizeof(u)))
		return -EFAULT;
	if (d->client != f)
		return -ENODEV;
	spin_lock_irqsave(&d->lock, flags);
	for (i = 0; i < d->client_nbufs; i++) {
		struct dvfel_kjob *j = &d->jobs[i];

		if (j->id != u.id || j->state != JOB_TAKEN)
			continue;
		if (j->orphan) {
			j->state = JOB_FREE;
			j->orphan = false;
		} else {
			j->state = JOB_DONE;
			j->status = u.status;
		}
		ret = 0;
		break;
	}
	spin_unlock_irqrestore(&d->lock, flags);
	d->kick_b = true;
	wake_up_interruptible(&d->wq_b);
	dvfel_kick(d);
	return ret;
}

#ifdef DVFEL_KERNEL_54
/* GPU boost: sysfs access from a worker (root credentials) */
static struct work_struct gpu_work;
static bool gpu_want, gpu_boosted;
static char gpu_min_saved[24];

static int gpu_sysfs(const char *attr, char *buf, size_t len, bool write)
{
	char path[128];
	struct file *fp;
	loff_t pos = 0;
	ssize_t n;

	snprintf(path, sizeof(path), "%s/%s", gpu_devfreq, attr);
	fp = filp_open(path, write ? O_WRONLY : O_RDONLY, 0);
	if (IS_ERR(fp))
		return PTR_ERR(fp);
	if (write) {
		n = kernel_write(fp, buf, strlen(buf), &pos);
	} else {
		n = kernel_read(fp, buf, len - 1, &pos);
		buf[n > 0 ? n : 0] = 0;
	}
	filp_close(fp, NULL);
	return n < 0 ? n : 0;
}

static void gpu_work_fn(struct work_struct *work)
{
	char max[24];
	int ret;

	if (gpu_want && !gpu_boosted && gpu_boost) {
		ret = gpu_sysfs("min_freq", gpu_min_saved, sizeof(gpu_min_saved), false);
		if (!ret)
			ret = gpu_sysfs("max_freq", max, sizeof(max), false);
		if (!ret)
			ret = gpu_sysfs("min_freq", max, 0, true);
		gpu_boosted = !ret;
		if (ret)
			pr_warn(DRV_NAME ": GPU boost failed (%d)\n", ret);
		else
			pr_info(DRV_NAME ": GPU min_freq raised to %s", max);
	} else if (!gpu_want && gpu_boosted) {
		ret = gpu_sysfs("min_freq", gpu_min_saved, 0, true);
		gpu_boosted = false;
		pr_info(DRV_NAME ": GPU min_freq restored (%d)\n", ret);
	}
}

static void gpu_boost_set(bool on)
{
	gpu_want = on;
	schedule_work(&gpu_work);
}

static long ioc_el_probe(struct dvfel_dev *d, void __user *arg)
{
	struct dvfel_el_probe r;
	struct dma_buf *db;
	struct vframe_s *vf;

	if (copy_from_user(&r, arg, sizeof(r)))
		return -EFAULT;
	db = dma_buf_get(r.fd);
	if (IS_ERR(db))
		return PTR_ERR(db);
	memset(&r.type, 0, sizeof(r) - offsetof(struct dvfel_el_probe, type));
	if (!dmabuf_is_uvm(db)) {
		dma_buf_put(db);
		return -ENODEV;
	}
	vf = dmabuf_get_vframe(db);
	if (vf) {
		r.type = vf->type;
		r.bitdepth = vf->bitdepth;
		r.flag = vf->flag;
		r.width = vf->width;
		r.height = vf->height;
		r.comp_width = vf->compWidth;
		r.comp_height = vf->compHeight;
		r.index = vf->index;
		r.plane_num = vf->plane_num;
		r.pts_us = vf->pts_us64;
		r.head_addr = vf->compHeadAddr;
		r.body_addr = vf->compBodyAddr;
		dmabuf_put_vframe(db);
	}
	dma_buf_put(db);
	return copy_to_user(arg, &r, sizeof(r)) ? -EFAULT : 0;
}

/* hardware decoded EL on Android: MediaCodec output picture -> linear */
static long ioc_el_import(struct dvfel_dev *d, void __user *arg)
{
	struct dvfel_el_import r;
	struct dvfel_cbuf dst = {};
	struct dma_buf *db;
	struct vframe_s *vf;
	ktime_t t0;
	s64 us;
	int ret;

	if (copy_from_user(&r, arg, sizeof(r)))
		return -EFAULT;
	if (!r.width || !r.height || (r.width | r.height) & 1 || r.width > MAX_W ||
	    r.height > MAX_H || !wmif_bg_width(r.width))
		return -EINVAL;
	db = dma_buf_get(r.src_fd);
	if (IS_ERR(db))
		return PTR_ERR(db);
	if (!dmabuf_is_uvm(db)) {
		dma_buf_put(db);
		return -ENODEV;
	}
	vf = dmabuf_get_vframe(db);
	if (!vf) {
		dma_buf_put(db);
		return -ENOENT;
	}
	if (!frame_supported(vf) || vf->compWidth < r.width || vf->compHeight < r.height) {
		ret = -EPROTO;
		goto out_vf;
	}
	ret = cbuf_get(d, &dst, r.dst_fd, LIN_SIZE(r.width, r.height));
	if (ret)
		goto out_vf;

	/*
	 * Buffer lock: the AFBC sink of a_fbc_sink must stay; the EL may be
	 * decoded before the first base layer frame allocated it.
	 */
	mutex_lock(&d->buf_lock);
	if (!d->bufs_ok && d->client_w)
		dvfel_alloc_bufs(d, d->client_w, d->client_h);
	if (a_fbc_sink && !d->sink_head) {
		ret = -EAGAIN;
	} else {
		t0 = ktime_get();
		ret = vicp_decompress(&d->ctx_el, vf, dst.phys, r.width, r.height);
		us = ktime_us_delta(ktime_get(), t0);
		if (!vicp_ok(d, ret, us, "EL"))
			ret = ret ? ret : -ETIMEDOUT;
		r.us = us;
		d->el_in++;
		d->us_el_sum += us;
		d->us_el_max = max(d->us_el_max, us);
		d->us_el_cnt++;
	}
	mutex_unlock(&d->buf_lock);
	cbuf_put(&dst);
out_vf:
	dmabuf_put_vframe(db);
	dma_buf_put(db);
	if (ret)
		return ret;
	return copy_to_user(arg, &r, sizeof(r)) ? -EFAULT : 0;
}
#endif

static long dvfel_ioctl(struct file *f, unsigned int cmd, unsigned long arg)
{
	struct dvfel_dev *d = gdev;
	void __user *p = (void __user *)arg;

	switch (cmd) {
	case DVFEL_IOC_REG_BUFS:
		return ioc_reg_bufs(d, f, p);
	case DVFEL_IOC_WAIT_JOB:
		return ioc_wait_job(d, f, p, false);
	case DVFEL_IOC_WAIT_JOB2:
		return ioc_wait_job(d, f, p, true);
	case DVFEL_IOC_JOB_DONE:
		return ioc_job_done(d, f, p);
#ifdef DVFEL_KERNEL_54
	case DVFEL_IOC_EL_PROBE:
		return ioc_el_probe(d, p);
	case DVFEL_IOC_EL_IMPORT:
		return ioc_el_import(d, p);
#endif
	case DVFEL_IOC_UNREG_BUFS:
		mutex_lock(&d->client_lock);
		if (d->client == f) {
			client_unreg(d);
			d->client = NULL;
		}
		mutex_unlock(&d->client_lock);
		return 0;
	}
	return -ENOTTY;
}

static int dvfel_release(struct inode *inode, struct file *f)
{
	struct dvfel_dev *d = gdev;

	mutex_lock(&d->client_lock);
	if (d->client == f) {
		client_unreg(d);
		d->client = NULL;
		vc_path_apply(d);
		pr_info(DRV_NAME ": compositor disconnected\n");
	}
	mutex_unlock(&d->client_lock);
	return 0;
}

static const struct file_operations dvfel_fops = {
	.owner = THIS_MODULE,
	.unlocked_ioctl = dvfel_ioctl,
	.compat_ioctl = dvfel_ioctl,
	.release = dvfel_release,
};

/* ------------------------------------------------------------------ */
/* debugfs                                                            */
/* ------------------------------------------------------------------ */

static int stats_show(struct seq_file *m, void *v)
{
	struct dvfel_dev *d = m->private;
	s64 na = d->us_cnt ? d->us_cnt : 1;
	s64 nb = d->us_b_cnt ? d->us_b_cnt : 1;
	s64 ng = d->us_gpu_cnt ? d->us_gpu_cnt : 1;

	seq_printf(m, "mode %d, slots %d, provider %s, buffers %s (%ux%u), compositor %s\n",
		   mode, d->nslots, d->prov_reg ? "registered" : "idle",
		   d->bufs_ok ? "allocated" : "free", d->buf_w, d->buf_h,
		   d->client_ready ? "connected" : "none");
	seq_printf(m, "frames in %llu, processed %llu, passthrough %llu, vicp errors %llu, slot waits %llu, held breaks %llu\n",
		   d->frames_in, d->frames_proc, d->frames_pass, d->vicp_err,
		   d->slot_waits, d->held_breaks);
	seq_printf(m, "gpu jobs %llu, composed %llu, fallback %llu, timeouts %llu\n",
		   d->gpu_jobs, d->gpu_composed, d->gpu_fallback, d->gpu_timeouts);
	seq_printf(m, "VICP A (decompress)  avg %lld us max %lld us\n",
		   d->us_a_sum / na, d->us_a_max);
	seq_printf(m, "VICP B (compress)    avg %lld us max %lld us\n",
		   d->us_b_sum / nb, d->us_b_max);
	seq_printf(m, "GPU job (post->done) avg %lld us max %lld us\n",
		   d->us_gpu_sum / ng, d->us_gpu_max);
	seq_printf(m, "EL (hardware) provider %s, client %ux%u: in %llu, used %llu, dropped %llu, missing %llu, held %d\n",
		   d->el_prov ? "registered" : "idle", d->client_el_w, d->client_el_h,
		   d->el_in, d->el_used, d->el_dropped, d->el_missing, d->el_nhold);
	seq_printf(m, "VICP A EL            avg %lld us max %lld us, EL wait max %lld us\n",
		   d->us_el_sum / (d->us_el_cnt ? d->us_el_cnt : 1), d->us_el_max,
		   d->us_el_wait_max);
	seq_printf(m, "queued %d, pending %d\n", d->outq_cnt, d->pend_cnt);
	{
		static const char * const recv[] = { DRV_NAME, EL_RECV_NAME };
		int i;

		for (i = 0; i < 2; i++) {
			struct vframe_provider_s *p = vf_get_provider(recv[i]);
			struct vframe_states st;

			if (p && !vf_get_states(p, &st))
				seq_printf(m, "%s provider %s: pool %d, avail %d, free %d, recycle %d\n",
					   recv[i], p->name, st.vf_pool_size, st.buf_avail_num,
					   st.buf_free_num, st.buf_recycle_num);
		}
	}
	return 0;
}
DEFINE_SHOW_ATTRIBUTE(stats);

static ssize_t stats_reset_write(struct file *f, const char __user *buf,
				 size_t len, loff_t *ppos)
{
	struct dvfel_dev *d = f->private_data;

	d->frames_in = d->frames_proc = d->frames_pass = d->vicp_err = 0;
	d->slot_waits = d->held_breaks = 0;
	d->gpu_jobs = d->gpu_composed = d->gpu_fallback = d->gpu_timeouts = 0;
	d->us_a_sum = d->us_b_sum = d->us_a_max = d->us_b_max = 0;
	d->us_gpu_sum = d->us_gpu_max = 0;
	d->el_in = d->el_used = d->el_dropped = d->el_missing = 0;
	d->us_el_sum = d->us_el_max = d->us_el_wait_max = d->us_el_cnt = 0;
	d->us_cnt = d->us_b_cnt = d->us_gpu_cnt = 0;
	return len;
}

static const struct file_operations stats_reset_fops = {
	.open = simple_open,
	.write = stats_reset_write,
};

/* write anything: capture the next processed frame */
static ssize_t capture_write(struct file *f, const char __user *buf,
			     size_t len, loff_t *ppos)
{
	struct dvfel_dev *d = f->private_data;

	atomic_set(&d->capture_req, 1);
	return len;
}

/*
 * debug: "echo N > selftest" runs N VICP round trips without the video path:
 * (B) linear -> AFBC of slot 0, (A) that AFBC -> linear. Only while idle.
 */
static ssize_t selftest_write(struct file *f, const char __user *buf,
			      size_t len, loff_t *ppos)
{
	struct dvfel_dev *d = f->private_data;
	struct dvfel_slot *s = &d->slots[0];
	struct vframe_s *tmpl;
	u32 w = MAX_W, h = MAX_H;
	int n, i, ops = 3, en = 0;
	char arg[32];
	ktime_t t0;
	s64 ua = 0, ub = 0;

	/* "N [ops [enable]]": ops bit 0 = (B), bit 1 = (A); enable: vicp_process_enable(1) first */
	if (len >= sizeof(arg) || copy_from_user(arg, buf, len))
		return -EINVAL;
	arg[len] = 0;
	if (sscanf(arg, "%d %d %d", &n, &ops, &en) < 1 || n <= 0 || n > 10000 || !(ops & 3))
		return -EINVAL;
	if (d->prov_reg)
		return -EBUSY;
	if (!ensure_bufs(d, w, h))
		return -ENOMEM;
	tmpl = kzalloc(sizeof(*tmpl), GFP_KERNEL);
	if (!tmpl)
		return -ENOMEM;
	mutex_lock(&d->buf_lock);
#ifdef DVFEL_KERNEL_54
	if (en == 1)
		vicp_process_enable(1);
#endif
	vicp_reset_cache = en == 2;
	build_out_vf(s, tmpl, w, h);
	if (!(ops & 1))		/* A only: one B makes the AFBC source */
		vicp_compress(&d->ctx_a, d->lin_phys, s, w, h);
	for (i = 0; i < n; i++) {
		if (ops & 1) {
			t0 = ktime_get();
			if (!vicp_ok(d, vicp_compress(&d->ctx_a, d->lin_phys, s, w, h),
				     ktime_us_delta(ktime_get(), t0), "selftest B"))
				break;
			ub += ktime_us_delta(ktime_get(), t0);
		}
		if (ops & 2) {
			t0 = ktime_get();
			if (!vicp_ok(d, vicp_decompress(&d->ctx_a, &s->out_vf, d->lin_phys, w, h),
				     ktime_us_delta(ktime_get(), t0), "selftest A"))
				break;
			ua += ktime_us_delta(ktime_get(), t0);
		}
	}
	mutex_unlock(&d->buf_lock);
	kfree(tmpl);
	pr_info(DRV_NAME ": selftest %d/%d round trips ok, A avg %lld us, B avg %lld us\n",
		i, n, i ? ua / i : 0, i ? ub / i : 0);
	return len;
}

static const struct file_operations selftest_fops = {
	.owner = THIS_MODULE,
	.open = simple_open,
	.write = selftest_write,
};

/*
 * read: 64-byte text header "DVFEL444P10 w h stride pts_us nframes",
 * then nframes linear 10-bit 4:4:4 frames
 */
static ssize_t capture_read(struct file *f, char __user *buf,
			    size_t len, loff_t *ppos)
{
	struct dvfel_dev *d = f->private_data;
	size_t frame = (size_t)LIN_STRIDE(d->cap_w) * d->cap_h;
	char hdr[64];
	loff_t pos;
	ssize_t r;
	int hl;

	if (!d->cap_frames)
		return 0;
	if (*ppos < 64) {
		hl = scnprintf(hdr, sizeof(hdr), "DVFEL444P10 %u %u %u %llu %d",
			       d->cap_w, d->cap_h, LIN_STRIDE(d->cap_w),
			       d->cap_pts_us, d->cap_frames);
		memset(hdr + hl, ' ', sizeof(hdr) - hl);
		hdr[63] = '\n';
		return simple_read_from_buffer(buf, len, ppos, hdr, 64);
	}
	pos = *ppos - 64;
	r = simple_read_from_buffer(buf, len, &pos, d->cap_buf, frame * d->cap_frames);
	if (r > 0)
		*ppos += r;
	return r;
}

static const struct file_operations capture_fops = {
	.open = simple_open,
	.read = capture_read,
	.write = capture_write,
	.llseek = default_llseek,
};

/* ------------------------------------------------------------------ */

static int __init dvfel_init(void)
{
	struct dvfel_dev *d;
	int ret;

	d = kzalloc(sizeof(*d), GFP_KERNEL);
	if (!d)
		return -ENOMEM;
	d->nslots = clamp(slots, 2, MAX_SLOTS);
	spin_lock_init(&d->lock);
	spin_lock_init(&d->el_lock);
	mutex_init(&d->buf_lock);
	mutex_init(&d->client_lock);
	init_waitqueue_head(&d->wq_a);
	init_waitqueue_head(&d->wq_b);
	init_waitqueue_head(&d->wq_client);
	INIT_DELAYED_WORK(&d->free_work, dvfel_free_work);
	INIT_WORK(&d->vc_work, vc_path_work);
	atomic_set(&d->capture_req, 0);
	gdev = d;
#ifdef DVFEL_KERNEL_54
	INIT_WORK(&gpu_work, gpu_work_fn);
#endif

	d->misc.minor = MISC_DYNAMIC_MINOR;
	d->misc.name = DRV_NAME;
	d->misc.fops = &dvfel_fops;
	d->misc.mode = 0600;
	ret = misc_register(&d->misc);
	if (ret)
		goto err_free;
	dma_coerce_mask_and_coherent(d->misc.this_device, DMA_BIT_MASK(32));

	vf_receiver_init(&d->recv, DRV_NAME, &dvfel_recv_ops, d);
	vf_provider_init(&d->prov, DRV_NAME, &dvfel_vf_ops, d);

	d->thread_a = kthread_run(dvfel_thread_a, d, DRV_NAME "_a");
	if (IS_ERR(d->thread_a)) {
		ret = PTR_ERR(d->thread_a);
		goto err_misc;
	}
	d->thread_b = kthread_run(dvfel_thread_b, d, DRV_NAME "_b");
	if (IS_ERR(d->thread_b)) {
		ret = PTR_ERR(d->thread_b);
		kthread_stop(d->thread_a);
		goto err_misc;
	}
	vf_reg_receiver(&d->recv);
	vf_receiver_init(&d->el_recv, EL_RECV_NAME, &dvfel_el_recv_ops, d);
	vf_reg_receiver(&d->el_recv);

	d->dbg = debugfs_create_dir(DRV_NAME, NULL);
	debugfs_create_file("stats", 0444, d->dbg, d, &stats_fops);
	debugfs_create_file("stats_reset", 0200, d->dbg, d, &stats_reset_fops);
	debugfs_create_file("capture", 0600, d->dbg, d, &capture_fops);
	debugfs_create_file("selftest", 0200, d->dbg, d, &selftest_fops);

	mutex_lock(&d->client_lock);
	vc_path_apply(d);
	mutex_unlock(&d->client_lock);
	pr_info(DRV_NAME ": loaded, mode %d, %d slots\n", mode, d->nslots);
	return 0;

err_misc:
	misc_deregister(&d->misc);
err_free:
	kfree(d);
	gdev = NULL;
	return ret;
}

static void __exit dvfel_exit(void)
{
	struct dvfel_dev *d = gdev;
	int i;

	/* back to the stock map */
	cancel_work_sync(&d->vc_work);
	vc_path = 0;
	mutex_lock(&d->client_lock);
	vc_path_apply(d);
	mutex_unlock(&d->client_lock);
	if (d->vc_on)
		pr_warn(DRV_NAME ": vfm map %s left routed through dvfel\n", VC_MAP_ID);

	debugfs_remove_recursive(d->dbg);
	vf_unreg_receiver(&d->recv);
	vf_unreg_receiver(&d->el_recv);
	if (d->prov_reg)
		vf_unreg_provider(&d->prov);
	misc_deregister(&d->misc);
	mutex_lock(&d->client_lock);
	if (d->client_nbufs)
		client_unreg(d);
	mutex_unlock(&d->client_lock);
	kthread_stop(d->thread_b);
	kthread_stop(d->thread_a);
#ifdef DVFEL_KERNEL_54
	cancel_work_sync(&gpu_work);
	gpu_want = false;
	gpu_work_fn(&gpu_work);
#endif
	cancel_delayed_work_sync(&d->free_work);
	mutex_lock(&d->buf_lock);
	dvfel_free_bufs(d);
	mutex_unlock(&d->buf_lock);
	/* body_release_cb() must not outlive the module */
	for (i = 0; i < MAX_SLOTS; i++)
		kvfree(d->slots[i].meta);
	if (atomic_read(&bodies_pending)) {
		try_free_keep_video(1);
		for (i = 0; i < 50 && atomic_read(&bodies_pending); i++)
			msleep(20);
		if (atomic_read(&bodies_pending))
			pr_warn(DRV_NAME ": the video keeper still holds a frame\n");
	}
	vfree(d->cap_buf);
	kfree(d);
}

module_init(dvfel_init);
module_exit(dvfel_exit);

MODULE_DESCRIPTION("Dolby Vision FEL composition vfm node for Amlogic S5");
MODULE_LICENSE("GPL");
MODULE_VERSION(DVFEL_VERSION);
MODULE_IMPORT_NS(DMA_BUF);
