{% extends "base.html" %}
{% import "macros.html" as m %}

{% block content %}

<div class="intro">
    Calyx is a compiler infrastructure for languages that target hardware
    accelerators.
    Calyx's control language simplifies encoding of high-level semantics.
    The Calyx compiler automatically optimizes and lowers programs into
    synthesizable hardware designs.
</div>

<section>
    <h1>Frontends</h1>

    <div class="frontends">
        <div class="frontend">
            <div class="logo" style="background-image:url({{get_url(path="img/dahlia-logo.png")}})">
            </div>
            <div class="content">
                <a href="https://capra.cs.cornell.edu/dahlia/"><h3>Dahlia &#187;</h3></a>
                Dahlia is an imperative, loop-based programming language for generating
                hardware accelerators.
            </div>
        </div>

        <div class="frontend">
            <div class="logo" style="background-image:url({{get_url(path="img/systolic.png")}})">
            </div>
            <div class="content">
                <a href="https://capra.cs.cornell.edu/calyx/docs/frontends/systolic-array.html"><h3>Systolic Array &#187;</h3></a>
                Systolic arrays are the class of architectures that power AI chips like
                Google's TPUs.
            </div>
        </div>

        <div class="frontend">
            <div class="logo" style="background-image:url({{get_url(path="img/logo-tvm.png")}})">
            </div>
            <div class="content">
                <a href="https://tvm.apache.org/"><h3>TVM &#187;</h3></a>
                TVM is a compiler for machine learning frameworks that can optimize and
                target kernels to several different backends.
            </div>
        </div>

    </div>
</section>

<section>
    <h1>Language</h1>

    <div class="lang-examples">

        <div class="example">
            <div class="summary">
                <h2>Components</h2>
                <p>
                    Components are the basic building block of Calyx programs. A component
                    has three sections: <em>cells</em>, <em>wires</em>, and <em>control</em>.
                    An empty component does nothing.
                </p>
            </div>
            <div class="code language-futil">
<pre><code>component main() -> () {
  cells { }
  wires { }
  control { }
}</pre></code>
            </div>
        </div>

        <div class="example">
            <div class="summary">
                <h2>
                    Cells
                </h2>
                <p>
                    The <em>cells</em> section instantiates sub-components like adders and registers.
                    These sub-components can be used in this component to define behaviour.
                </p>
            </div>
            <div class="code language-futil">
<pre data-line="2-5"><code>component main() -> () {
  cells {
    // A 32-bit register
    c = std_reg(32);
  }
  wires { }
  control { }
}</pre></code>
            </div>
        </div>

        <div class="example">
            <div class="summary">
                <h2>Assignments & Guards</h2>
                <p>
                    The <em>wires</em> section specifies connections to cells. They are continuously active by default
                    and work like <em>non-blocking</em> assignments in RTL.
                </p>
                <p>
                    Guarded assignments have a boolean expression that controls when the assignment
                    should be active.
                </p>
            </div>
            <div class="code language-futil">
<pre data-line="10-11,14,16"><code>component main() -> () {
  cells {
    // A 1-bit register
    b = std_reg(1);
    // A 32-bit register
    c = std_reg(32);
  }
  wires {
    // write a 1-bit constant to b
    b.in = 1d'1;
    b.write_en = 1'd1;

    // write 1 when b.out == 1
    c.in = b.out ? 32'd1;
    // write 2 when b.out == 0
    c.in = !b.out ? 32'd2;
  }
  control { }
}</pre></code>
            </div>
        </div>

        <div class="example">
            <div class="summary">
                <h2>
                    Groups
                </h2>
                <p>
                    A <em>group</em> is a collection
                    of assignments that are only active when the group is run from
                    the control program. The <code>write_c[done]</code> port is a special
                    port defined on groups that signify when the group has finished.
                </p>
            </div>
            <div class="code language-futil">
<pre data-line="7-12"><code>component main() -> () {
  cells {
    // A 32-bit register
    c = std_reg(32);
  }
  wires {
    group write_c {
      c.in = 32'd1;
      c.write_en = 1'd1;
      // group is done when reg is done
      write_c[done] = c.done;
    }
  }
  control { }
}</pre></code>
            </div>
        </div>

        <div class="example">
            <div class="summary">
                <h2>
                    Control
                </h2>
                <p>
                    The control language specifies the order to run
                    groups. The language has the normal imperative
                    control flow operators: <code>seq</code>, <code>if</code>, and <code>while</code>.
                    It also has <code>par</code> to express parallel composition.
                </p>
            </div>
            <div class="code language-futil">
<pre data-line="11-19"><code>component main() -> () {
  cells {
    a = std_reg(32);
    b = std_reg(32);
  }
  wires {
    group write_a { ... }
    group read_a { ... }
    group write_b { ... }
  }
  control {
    seq {
      write_a;
      par {
        read_a;
        write_b;
      }
    }
  }
}</pre></code>
            </div>
        </div>

        <!-- <div class="example">
             <div class="summary">
             <h2>Counter</h2>
             <p>
             <strong>TODO</strong>
             </p>
             </div>
             <div class="code language-futil">
             <pre><code>component main() -> () {
             cells {
             c = prim std_reg(32); // A 32-bit register
             }
             wires { }
             control { }
             }</pre></code>
             </div>
             </div> -->

    </div>
</section>

{% endblock content %}
