Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jun 13 10:24:41 2021
| Host         : DESKTOP-8TR4F8Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sum_design_wrapper_timing_summary_routed.rpt -pb sum_design_wrapper_timing_summary_routed.pb -rpx sum_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : sum_design_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.806        0.000                      0                 1521        0.044        0.000                      0                 1521        9.020        0.000                       0                   703  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.806        0.000                      0                 1521        0.044        0.000                      0                 1521        9.020        0.000                       0                   703  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.806ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.806ns  (required time - arrival time)
  Source:                 sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.896ns  (logic 8.865ns (49.535%)  route 9.031ns (50.465%))
  Logic Levels:           18  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sum_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sum_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sum_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.698     2.992    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y92         FDRE                                         r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/slv_reg1_reg[10]/Q
                         net (fo=25, routed)          1.080     4.528    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_0[10]
    SLICE_X37Y90         LUT3 (Prop_lut3_I1_O)        0.150     4.678 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_135/O
                         net (fo=4, routed)           0.820     5.499    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_135_n_0
    SLICE_X35Y91         LUT6 (Prop_lut6_I1_O)        0.326     5.825 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_218/O
                         net (fo=3, routed)           0.607     6.432    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_218_n_0
    SLICE_X37Y91         LUT5 (Prop_lut5_I0_O)        0.124     6.556 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_137/O
                         net (fo=26, routed)          0.633     7.189    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/p_17_in[1]
    SLICE_X39Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.313 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_126/O
                         net (fo=34, routed)          0.846     8.159    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/p_9_in[1]
    SLICE_X40Y97         LUT5 (Prop_lut5_I0_O)        0.150     8.309 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_43/O
                         net (fo=5, routed)           1.040     9.349    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/p_2_in[1]
    SLICE_X41Y97         LUT6 (Prop_lut6_I1_O)        0.332     9.681 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_39/O
                         net (fo=3, routed)           0.621    10.302    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_39_n_0
    SLICE_X42Y96         LUT6 (Prop_lut6_I3_O)        0.124    10.426 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_246/O
                         net (fo=1, routed)           0.448    10.874    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_246_n_0
    SLICE_X43Y93         LUT6 (Prop_lut6_I4_O)        0.124    10.998 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_158/O
                         net (fo=1, routed)           0.426    11.424    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_158_n_0
    SLICE_X40Y93         LUT6 (Prop_lut6_I4_O)        0.124    11.548 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_64/O
                         net (fo=1, routed)           0.580    12.128    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_64_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I2_O)        0.124    12.252 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_19/O
                         net (fo=1, routed)           0.435    12.688    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_19_n_0
    SLICE_X36Y88         LUT6 (Prop_lut6_I2_O)        0.124    12.812 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_3/O
                         net (fo=1, routed)           0.681    13.493    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/tmp24_out[3]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    17.344 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1/PCOUT[47]
                         net (fo=1, routed)           0.002    17.346    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.864 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1__0/P[0]
                         net (fo=1, routed)           0.811    19.674    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1__0_n_105
    SLICE_X36Y93         LUT2 (Prop_lut2_I1_O)        0.124    19.798 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    19.798    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__3_i_3_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.331 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.331    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__3_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.448 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.448    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__4_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.565 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.565    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__5_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.888 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__6/O[1]
                         net (fo=1, routed)           0.000    20.888    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0[29]
    SLICE_X36Y96         FDRE                                         r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  sum_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    sum_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  sum_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.479    22.658    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/s00_axi_aclk
    SLICE_X36Y96         FDRE                                         r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data_reg[29]/C
                         clock pessimism              0.229    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X36Y96         FDRE (Setup_fdre_C_D)        0.109    22.694    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data_reg[29]
  -------------------------------------------------------------------
                         required time                         22.694    
                         arrival time                         -20.888    
  -------------------------------------------------------------------
                         slack                                  1.806    

Slack (MET) :             1.814ns  (required time - arrival time)
  Source:                 sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.888ns  (logic 8.857ns (49.513%)  route 9.031ns (50.487%))
  Logic Levels:           18  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sum_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sum_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sum_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.698     2.992    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y92         FDRE                                         r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/slv_reg1_reg[10]/Q
                         net (fo=25, routed)          1.080     4.528    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_0[10]
    SLICE_X37Y90         LUT3 (Prop_lut3_I1_O)        0.150     4.678 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_135/O
                         net (fo=4, routed)           0.820     5.499    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_135_n_0
    SLICE_X35Y91         LUT6 (Prop_lut6_I1_O)        0.326     5.825 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_218/O
                         net (fo=3, routed)           0.607     6.432    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_218_n_0
    SLICE_X37Y91         LUT5 (Prop_lut5_I0_O)        0.124     6.556 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_137/O
                         net (fo=26, routed)          0.633     7.189    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/p_17_in[1]
    SLICE_X39Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.313 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_126/O
                         net (fo=34, routed)          0.846     8.159    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/p_9_in[1]
    SLICE_X40Y97         LUT5 (Prop_lut5_I0_O)        0.150     8.309 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_43/O
                         net (fo=5, routed)           1.040     9.349    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/p_2_in[1]
    SLICE_X41Y97         LUT6 (Prop_lut6_I1_O)        0.332     9.681 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_39/O
                         net (fo=3, routed)           0.621    10.302    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_39_n_0
    SLICE_X42Y96         LUT6 (Prop_lut6_I3_O)        0.124    10.426 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_246/O
                         net (fo=1, routed)           0.448    10.874    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_246_n_0
    SLICE_X43Y93         LUT6 (Prop_lut6_I4_O)        0.124    10.998 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_158/O
                         net (fo=1, routed)           0.426    11.424    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_158_n_0
    SLICE_X40Y93         LUT6 (Prop_lut6_I4_O)        0.124    11.548 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_64/O
                         net (fo=1, routed)           0.580    12.128    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_64_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I2_O)        0.124    12.252 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_19/O
                         net (fo=1, routed)           0.435    12.688    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_19_n_0
    SLICE_X36Y88         LUT6 (Prop_lut6_I2_O)        0.124    12.812 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_3/O
                         net (fo=1, routed)           0.681    13.493    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/tmp24_out[3]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    17.344 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1/PCOUT[47]
                         net (fo=1, routed)           0.002    17.346    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.864 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1__0/P[0]
                         net (fo=1, routed)           0.811    19.674    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1__0_n_105
    SLICE_X36Y93         LUT2 (Prop_lut2_I1_O)        0.124    19.798 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    19.798    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__3_i_3_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.331 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.331    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__3_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.448 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.448    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__4_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.565 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.565    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__5_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.880 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__6/O[3]
                         net (fo=1, routed)           0.000    20.880    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0[31]
    SLICE_X36Y96         FDRE                                         r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  sum_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    sum_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  sum_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.479    22.658    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/s00_axi_aclk
    SLICE_X36Y96         FDRE                                         r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data_reg[31]/C
                         clock pessimism              0.229    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X36Y96         FDRE (Setup_fdre_C_D)        0.109    22.694    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data_reg[31]
  -------------------------------------------------------------------
                         required time                         22.694    
                         arrival time                         -20.880    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             1.890ns  (required time - arrival time)
  Source:                 sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.812ns  (logic 8.781ns (49.297%)  route 9.031ns (50.703%))
  Logic Levels:           18  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sum_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sum_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sum_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.698     2.992    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y92         FDRE                                         r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/slv_reg1_reg[10]/Q
                         net (fo=25, routed)          1.080     4.528    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_0[10]
    SLICE_X37Y90         LUT3 (Prop_lut3_I1_O)        0.150     4.678 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_135/O
                         net (fo=4, routed)           0.820     5.499    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_135_n_0
    SLICE_X35Y91         LUT6 (Prop_lut6_I1_O)        0.326     5.825 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_218/O
                         net (fo=3, routed)           0.607     6.432    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_218_n_0
    SLICE_X37Y91         LUT5 (Prop_lut5_I0_O)        0.124     6.556 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_137/O
                         net (fo=26, routed)          0.633     7.189    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/p_17_in[1]
    SLICE_X39Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.313 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_126/O
                         net (fo=34, routed)          0.846     8.159    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/p_9_in[1]
    SLICE_X40Y97         LUT5 (Prop_lut5_I0_O)        0.150     8.309 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_43/O
                         net (fo=5, routed)           1.040     9.349    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/p_2_in[1]
    SLICE_X41Y97         LUT6 (Prop_lut6_I1_O)        0.332     9.681 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_39/O
                         net (fo=3, routed)           0.621    10.302    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_39_n_0
    SLICE_X42Y96         LUT6 (Prop_lut6_I3_O)        0.124    10.426 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_246/O
                         net (fo=1, routed)           0.448    10.874    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_246_n_0
    SLICE_X43Y93         LUT6 (Prop_lut6_I4_O)        0.124    10.998 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_158/O
                         net (fo=1, routed)           0.426    11.424    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_158_n_0
    SLICE_X40Y93         LUT6 (Prop_lut6_I4_O)        0.124    11.548 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_64/O
                         net (fo=1, routed)           0.580    12.128    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_64_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I2_O)        0.124    12.252 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_19/O
                         net (fo=1, routed)           0.435    12.688    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_19_n_0
    SLICE_X36Y88         LUT6 (Prop_lut6_I2_O)        0.124    12.812 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_3/O
                         net (fo=1, routed)           0.681    13.493    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/tmp24_out[3]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    17.344 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1/PCOUT[47]
                         net (fo=1, routed)           0.002    17.346    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.864 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1__0/P[0]
                         net (fo=1, routed)           0.811    19.674    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1__0_n_105
    SLICE_X36Y93         LUT2 (Prop_lut2_I1_O)        0.124    19.798 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    19.798    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__3_i_3_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.331 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.331    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__3_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.448 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.448    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__4_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.565 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.565    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__5_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.804 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__6/O[2]
                         net (fo=1, routed)           0.000    20.804    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0[30]
    SLICE_X36Y96         FDRE                                         r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  sum_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    sum_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  sum_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.479    22.658    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/s00_axi_aclk
    SLICE_X36Y96         FDRE                                         r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data_reg[30]/C
                         clock pessimism              0.229    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X36Y96         FDRE (Setup_fdre_C_D)        0.109    22.694    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data_reg[30]
  -------------------------------------------------------------------
                         required time                         22.694    
                         arrival time                         -20.804    
  -------------------------------------------------------------------
                         slack                                  1.890    

Slack (MET) :             1.910ns  (required time - arrival time)
  Source:                 sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.792ns  (logic 8.761ns (49.240%)  route 9.031ns (50.760%))
  Logic Levels:           18  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sum_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sum_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sum_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.698     2.992    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y92         FDRE                                         r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/slv_reg1_reg[10]/Q
                         net (fo=25, routed)          1.080     4.528    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_0[10]
    SLICE_X37Y90         LUT3 (Prop_lut3_I1_O)        0.150     4.678 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_135/O
                         net (fo=4, routed)           0.820     5.499    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_135_n_0
    SLICE_X35Y91         LUT6 (Prop_lut6_I1_O)        0.326     5.825 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_218/O
                         net (fo=3, routed)           0.607     6.432    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_218_n_0
    SLICE_X37Y91         LUT5 (Prop_lut5_I0_O)        0.124     6.556 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_137/O
                         net (fo=26, routed)          0.633     7.189    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/p_17_in[1]
    SLICE_X39Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.313 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_126/O
                         net (fo=34, routed)          0.846     8.159    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/p_9_in[1]
    SLICE_X40Y97         LUT5 (Prop_lut5_I0_O)        0.150     8.309 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_43/O
                         net (fo=5, routed)           1.040     9.349    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/p_2_in[1]
    SLICE_X41Y97         LUT6 (Prop_lut6_I1_O)        0.332     9.681 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_39/O
                         net (fo=3, routed)           0.621    10.302    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_39_n_0
    SLICE_X42Y96         LUT6 (Prop_lut6_I3_O)        0.124    10.426 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_246/O
                         net (fo=1, routed)           0.448    10.874    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_246_n_0
    SLICE_X43Y93         LUT6 (Prop_lut6_I4_O)        0.124    10.998 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_158/O
                         net (fo=1, routed)           0.426    11.424    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_158_n_0
    SLICE_X40Y93         LUT6 (Prop_lut6_I4_O)        0.124    11.548 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_64/O
                         net (fo=1, routed)           0.580    12.128    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_64_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I2_O)        0.124    12.252 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_19/O
                         net (fo=1, routed)           0.435    12.688    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_19_n_0
    SLICE_X36Y88         LUT6 (Prop_lut6_I2_O)        0.124    12.812 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_3/O
                         net (fo=1, routed)           0.681    13.493    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/tmp24_out[3]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    17.344 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1/PCOUT[47]
                         net (fo=1, routed)           0.002    17.346    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.864 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1__0/P[0]
                         net (fo=1, routed)           0.811    19.674    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1__0_n_105
    SLICE_X36Y93         LUT2 (Prop_lut2_I1_O)        0.124    19.798 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    19.798    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__3_i_3_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.331 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.331    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__3_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.448 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.448    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__4_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.565 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.565    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__5_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.784 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__6/O[0]
                         net (fo=1, routed)           0.000    20.784    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0[28]
    SLICE_X36Y96         FDRE                                         r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  sum_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    sum_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  sum_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.479    22.658    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/s00_axi_aclk
    SLICE_X36Y96         FDRE                                         r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data_reg[28]/C
                         clock pessimism              0.229    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X36Y96         FDRE (Setup_fdre_C_D)        0.109    22.694    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data_reg[28]
  -------------------------------------------------------------------
                         required time                         22.694    
                         arrival time                         -20.784    
  -------------------------------------------------------------------
                         slack                                  1.910    

Slack (MET) :             1.923ns  (required time - arrival time)
  Source:                 sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.779ns  (logic 8.748ns (49.203%)  route 9.031ns (50.797%))
  Logic Levels:           17  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sum_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sum_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sum_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.698     2.992    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y92         FDRE                                         r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/slv_reg1_reg[10]/Q
                         net (fo=25, routed)          1.080     4.528    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_0[10]
    SLICE_X37Y90         LUT3 (Prop_lut3_I1_O)        0.150     4.678 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_135/O
                         net (fo=4, routed)           0.820     5.499    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_135_n_0
    SLICE_X35Y91         LUT6 (Prop_lut6_I1_O)        0.326     5.825 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_218/O
                         net (fo=3, routed)           0.607     6.432    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_218_n_0
    SLICE_X37Y91         LUT5 (Prop_lut5_I0_O)        0.124     6.556 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_137/O
                         net (fo=26, routed)          0.633     7.189    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/p_17_in[1]
    SLICE_X39Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.313 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_126/O
                         net (fo=34, routed)          0.846     8.159    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/p_9_in[1]
    SLICE_X40Y97         LUT5 (Prop_lut5_I0_O)        0.150     8.309 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_43/O
                         net (fo=5, routed)           1.040     9.349    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/p_2_in[1]
    SLICE_X41Y97         LUT6 (Prop_lut6_I1_O)        0.332     9.681 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_39/O
                         net (fo=3, routed)           0.621    10.302    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_39_n_0
    SLICE_X42Y96         LUT6 (Prop_lut6_I3_O)        0.124    10.426 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_246/O
                         net (fo=1, routed)           0.448    10.874    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_246_n_0
    SLICE_X43Y93         LUT6 (Prop_lut6_I4_O)        0.124    10.998 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_158/O
                         net (fo=1, routed)           0.426    11.424    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_158_n_0
    SLICE_X40Y93         LUT6 (Prop_lut6_I4_O)        0.124    11.548 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_64/O
                         net (fo=1, routed)           0.580    12.128    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_64_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I2_O)        0.124    12.252 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_19/O
                         net (fo=1, routed)           0.435    12.688    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_19_n_0
    SLICE_X36Y88         LUT6 (Prop_lut6_I2_O)        0.124    12.812 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_3/O
                         net (fo=1, routed)           0.681    13.493    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/tmp24_out[3]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    17.344 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1/PCOUT[47]
                         net (fo=1, routed)           0.002    17.346    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.864 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1__0/P[0]
                         net (fo=1, routed)           0.811    19.674    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1__0_n_105
    SLICE_X36Y93         LUT2 (Prop_lut2_I1_O)        0.124    19.798 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    19.798    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__3_i_3_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.331 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.331    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__3_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.448 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.448    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__4_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.771 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__5/O[1]
                         net (fo=1, routed)           0.000    20.771    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0[25]
    SLICE_X36Y95         FDRE                                         r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  sum_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    sum_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  sum_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.479    22.658    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/s00_axi_aclk
    SLICE_X36Y95         FDRE                                         r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data_reg[25]/C
                         clock pessimism              0.229    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X36Y95         FDRE (Setup_fdre_C_D)        0.109    22.694    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data_reg[25]
  -------------------------------------------------------------------
                         required time                         22.694    
                         arrival time                         -20.771    
  -------------------------------------------------------------------
                         slack                                  1.923    

Slack (MET) :             1.931ns  (required time - arrival time)
  Source:                 sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.771ns  (logic 8.740ns (49.180%)  route 9.031ns (50.820%))
  Logic Levels:           17  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sum_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sum_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sum_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.698     2.992    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y92         FDRE                                         r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/slv_reg1_reg[10]/Q
                         net (fo=25, routed)          1.080     4.528    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_0[10]
    SLICE_X37Y90         LUT3 (Prop_lut3_I1_O)        0.150     4.678 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_135/O
                         net (fo=4, routed)           0.820     5.499    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_135_n_0
    SLICE_X35Y91         LUT6 (Prop_lut6_I1_O)        0.326     5.825 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_218/O
                         net (fo=3, routed)           0.607     6.432    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_218_n_0
    SLICE_X37Y91         LUT5 (Prop_lut5_I0_O)        0.124     6.556 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_137/O
                         net (fo=26, routed)          0.633     7.189    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/p_17_in[1]
    SLICE_X39Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.313 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_126/O
                         net (fo=34, routed)          0.846     8.159    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/p_9_in[1]
    SLICE_X40Y97         LUT5 (Prop_lut5_I0_O)        0.150     8.309 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_43/O
                         net (fo=5, routed)           1.040     9.349    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/p_2_in[1]
    SLICE_X41Y97         LUT6 (Prop_lut6_I1_O)        0.332     9.681 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_39/O
                         net (fo=3, routed)           0.621    10.302    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_39_n_0
    SLICE_X42Y96         LUT6 (Prop_lut6_I3_O)        0.124    10.426 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_246/O
                         net (fo=1, routed)           0.448    10.874    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_246_n_0
    SLICE_X43Y93         LUT6 (Prop_lut6_I4_O)        0.124    10.998 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_158/O
                         net (fo=1, routed)           0.426    11.424    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_158_n_0
    SLICE_X40Y93         LUT6 (Prop_lut6_I4_O)        0.124    11.548 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_64/O
                         net (fo=1, routed)           0.580    12.128    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_64_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I2_O)        0.124    12.252 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_19/O
                         net (fo=1, routed)           0.435    12.688    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_19_n_0
    SLICE_X36Y88         LUT6 (Prop_lut6_I2_O)        0.124    12.812 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_3/O
                         net (fo=1, routed)           0.681    13.493    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/tmp24_out[3]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    17.344 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1/PCOUT[47]
                         net (fo=1, routed)           0.002    17.346    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.864 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1__0/P[0]
                         net (fo=1, routed)           0.811    19.674    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1__0_n_105
    SLICE_X36Y93         LUT2 (Prop_lut2_I1_O)        0.124    19.798 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    19.798    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__3_i_3_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.331 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.331    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__3_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.448 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.448    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__4_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.763 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__5/O[3]
                         net (fo=1, routed)           0.000    20.763    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0[27]
    SLICE_X36Y95         FDRE                                         r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  sum_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    sum_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  sum_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.479    22.658    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/s00_axi_aclk
    SLICE_X36Y95         FDRE                                         r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data_reg[27]/C
                         clock pessimism              0.229    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X36Y95         FDRE (Setup_fdre_C_D)        0.109    22.694    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data_reg[27]
  -------------------------------------------------------------------
                         required time                         22.694    
                         arrival time                         -20.763    
  -------------------------------------------------------------------
                         slack                                  1.931    

Slack (MET) :             2.007ns  (required time - arrival time)
  Source:                 sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.695ns  (logic 8.664ns (48.962%)  route 9.031ns (51.038%))
  Logic Levels:           17  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sum_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sum_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sum_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.698     2.992    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y92         FDRE                                         r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/slv_reg1_reg[10]/Q
                         net (fo=25, routed)          1.080     4.528    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_0[10]
    SLICE_X37Y90         LUT3 (Prop_lut3_I1_O)        0.150     4.678 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_135/O
                         net (fo=4, routed)           0.820     5.499    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_135_n_0
    SLICE_X35Y91         LUT6 (Prop_lut6_I1_O)        0.326     5.825 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_218/O
                         net (fo=3, routed)           0.607     6.432    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_218_n_0
    SLICE_X37Y91         LUT5 (Prop_lut5_I0_O)        0.124     6.556 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_137/O
                         net (fo=26, routed)          0.633     7.189    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/p_17_in[1]
    SLICE_X39Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.313 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_126/O
                         net (fo=34, routed)          0.846     8.159    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/p_9_in[1]
    SLICE_X40Y97         LUT5 (Prop_lut5_I0_O)        0.150     8.309 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_43/O
                         net (fo=5, routed)           1.040     9.349    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/p_2_in[1]
    SLICE_X41Y97         LUT6 (Prop_lut6_I1_O)        0.332     9.681 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_39/O
                         net (fo=3, routed)           0.621    10.302    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_39_n_0
    SLICE_X42Y96         LUT6 (Prop_lut6_I3_O)        0.124    10.426 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_246/O
                         net (fo=1, routed)           0.448    10.874    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_246_n_0
    SLICE_X43Y93         LUT6 (Prop_lut6_I4_O)        0.124    10.998 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_158/O
                         net (fo=1, routed)           0.426    11.424    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_158_n_0
    SLICE_X40Y93         LUT6 (Prop_lut6_I4_O)        0.124    11.548 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_64/O
                         net (fo=1, routed)           0.580    12.128    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_64_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I2_O)        0.124    12.252 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_19/O
                         net (fo=1, routed)           0.435    12.688    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_19_n_0
    SLICE_X36Y88         LUT6 (Prop_lut6_I2_O)        0.124    12.812 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_3/O
                         net (fo=1, routed)           0.681    13.493    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/tmp24_out[3]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    17.344 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1/PCOUT[47]
                         net (fo=1, routed)           0.002    17.346    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.864 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1__0/P[0]
                         net (fo=1, routed)           0.811    19.674    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1__0_n_105
    SLICE_X36Y93         LUT2 (Prop_lut2_I1_O)        0.124    19.798 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    19.798    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__3_i_3_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.331 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.331    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__3_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.448 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.448    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__4_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.687 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__5/O[2]
                         net (fo=1, routed)           0.000    20.687    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0[26]
    SLICE_X36Y95         FDRE                                         r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  sum_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    sum_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  sum_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.479    22.658    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/s00_axi_aclk
    SLICE_X36Y95         FDRE                                         r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data_reg[26]/C
                         clock pessimism              0.229    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X36Y95         FDRE (Setup_fdre_C_D)        0.109    22.694    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data_reg[26]
  -------------------------------------------------------------------
                         required time                         22.694    
                         arrival time                         -20.687    
  -------------------------------------------------------------------
                         slack                                  2.007    

Slack (MET) :             2.027ns  (required time - arrival time)
  Source:                 sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.675ns  (logic 8.644ns (48.904%)  route 9.031ns (51.096%))
  Logic Levels:           17  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sum_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sum_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sum_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.698     2.992    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y92         FDRE                                         r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/slv_reg1_reg[10]/Q
                         net (fo=25, routed)          1.080     4.528    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_0[10]
    SLICE_X37Y90         LUT3 (Prop_lut3_I1_O)        0.150     4.678 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_135/O
                         net (fo=4, routed)           0.820     5.499    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_135_n_0
    SLICE_X35Y91         LUT6 (Prop_lut6_I1_O)        0.326     5.825 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_218/O
                         net (fo=3, routed)           0.607     6.432    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_218_n_0
    SLICE_X37Y91         LUT5 (Prop_lut5_I0_O)        0.124     6.556 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_137/O
                         net (fo=26, routed)          0.633     7.189    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/p_17_in[1]
    SLICE_X39Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.313 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_126/O
                         net (fo=34, routed)          0.846     8.159    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/p_9_in[1]
    SLICE_X40Y97         LUT5 (Prop_lut5_I0_O)        0.150     8.309 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_43/O
                         net (fo=5, routed)           1.040     9.349    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/p_2_in[1]
    SLICE_X41Y97         LUT6 (Prop_lut6_I1_O)        0.332     9.681 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_39/O
                         net (fo=3, routed)           0.621    10.302    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_39_n_0
    SLICE_X42Y96         LUT6 (Prop_lut6_I3_O)        0.124    10.426 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_246/O
                         net (fo=1, routed)           0.448    10.874    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_246_n_0
    SLICE_X43Y93         LUT6 (Prop_lut6_I4_O)        0.124    10.998 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_158/O
                         net (fo=1, routed)           0.426    11.424    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_158_n_0
    SLICE_X40Y93         LUT6 (Prop_lut6_I4_O)        0.124    11.548 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_64/O
                         net (fo=1, routed)           0.580    12.128    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_64_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I2_O)        0.124    12.252 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_19/O
                         net (fo=1, routed)           0.435    12.688    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_19_n_0
    SLICE_X36Y88         LUT6 (Prop_lut6_I2_O)        0.124    12.812 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_3/O
                         net (fo=1, routed)           0.681    13.493    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/tmp24_out[3]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    17.344 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1/PCOUT[47]
                         net (fo=1, routed)           0.002    17.346    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.864 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1__0/P[0]
                         net (fo=1, routed)           0.811    19.674    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1__0_n_105
    SLICE_X36Y93         LUT2 (Prop_lut2_I1_O)        0.124    19.798 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    19.798    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__3_i_3_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.331 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.331    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__3_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.448 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.448    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__4_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.667 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__5/O[0]
                         net (fo=1, routed)           0.000    20.667    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0[24]
    SLICE_X36Y95         FDRE                                         r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  sum_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    sum_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  sum_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.479    22.658    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/s00_axi_aclk
    SLICE_X36Y95         FDRE                                         r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data_reg[24]/C
                         clock pessimism              0.229    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X36Y95         FDRE (Setup_fdre_C_D)        0.109    22.694    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data_reg[24]
  -------------------------------------------------------------------
                         required time                         22.694    
                         arrival time                         -20.667    
  -------------------------------------------------------------------
                         slack                                  2.027    

Slack (MET) :             2.040ns  (required time - arrival time)
  Source:                 sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.662ns  (logic 8.631ns (48.867%)  route 9.031ns (51.133%))
  Logic Levels:           16  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sum_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sum_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sum_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.698     2.992    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y92         FDRE                                         r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/slv_reg1_reg[10]/Q
                         net (fo=25, routed)          1.080     4.528    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_0[10]
    SLICE_X37Y90         LUT3 (Prop_lut3_I1_O)        0.150     4.678 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_135/O
                         net (fo=4, routed)           0.820     5.499    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_135_n_0
    SLICE_X35Y91         LUT6 (Prop_lut6_I1_O)        0.326     5.825 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_218/O
                         net (fo=3, routed)           0.607     6.432    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_218_n_0
    SLICE_X37Y91         LUT5 (Prop_lut5_I0_O)        0.124     6.556 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_137/O
                         net (fo=26, routed)          0.633     7.189    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/p_17_in[1]
    SLICE_X39Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.313 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_126/O
                         net (fo=34, routed)          0.846     8.159    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/p_9_in[1]
    SLICE_X40Y97         LUT5 (Prop_lut5_I0_O)        0.150     8.309 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_43/O
                         net (fo=5, routed)           1.040     9.349    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/p_2_in[1]
    SLICE_X41Y97         LUT6 (Prop_lut6_I1_O)        0.332     9.681 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_39/O
                         net (fo=3, routed)           0.621    10.302    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_39_n_0
    SLICE_X42Y96         LUT6 (Prop_lut6_I3_O)        0.124    10.426 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_246/O
                         net (fo=1, routed)           0.448    10.874    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_246_n_0
    SLICE_X43Y93         LUT6 (Prop_lut6_I4_O)        0.124    10.998 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_158/O
                         net (fo=1, routed)           0.426    11.424    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_158_n_0
    SLICE_X40Y93         LUT6 (Prop_lut6_I4_O)        0.124    11.548 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_64/O
                         net (fo=1, routed)           0.580    12.128    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_64_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I2_O)        0.124    12.252 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_19/O
                         net (fo=1, routed)           0.435    12.688    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_19_n_0
    SLICE_X36Y88         LUT6 (Prop_lut6_I2_O)        0.124    12.812 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_3/O
                         net (fo=1, routed)           0.681    13.493    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/tmp24_out[3]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    17.344 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1/PCOUT[47]
                         net (fo=1, routed)           0.002    17.346    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.864 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1__0/P[0]
                         net (fo=1, routed)           0.811    19.674    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1__0_n_105
    SLICE_X36Y93         LUT2 (Prop_lut2_I1_O)        0.124    19.798 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    19.798    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__3_i_3_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.331 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.331    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__3_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.654 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__4/O[1]
                         net (fo=1, routed)           0.000    20.654    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0[21]
    SLICE_X36Y94         FDRE                                         r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  sum_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    sum_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  sum_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.479    22.658    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/s00_axi_aclk
    SLICE_X36Y94         FDRE                                         r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data_reg[21]/C
                         clock pessimism              0.229    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X36Y94         FDRE (Setup_fdre_C_D)        0.109    22.694    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data_reg[21]
  -------------------------------------------------------------------
                         required time                         22.694    
                         arrival time                         -20.654    
  -------------------------------------------------------------------
                         slack                                  2.040    

Slack (MET) :             2.048ns  (required time - arrival time)
  Source:                 sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.654ns  (logic 8.623ns (48.843%)  route 9.031ns (51.157%))
  Logic Levels:           16  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sum_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sum_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sum_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.698     2.992    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y92         FDRE                                         r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/slv_reg1_reg[10]/Q
                         net (fo=25, routed)          1.080     4.528    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_0[10]
    SLICE_X37Y90         LUT3 (Prop_lut3_I1_O)        0.150     4.678 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_135/O
                         net (fo=4, routed)           0.820     5.499    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_135_n_0
    SLICE_X35Y91         LUT6 (Prop_lut6_I1_O)        0.326     5.825 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_218/O
                         net (fo=3, routed)           0.607     6.432    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_218_n_0
    SLICE_X37Y91         LUT5 (Prop_lut5_I0_O)        0.124     6.556 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_137/O
                         net (fo=26, routed)          0.633     7.189    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/p_17_in[1]
    SLICE_X39Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.313 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_126/O
                         net (fo=34, routed)          0.846     8.159    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/p_9_in[1]
    SLICE_X40Y97         LUT5 (Prop_lut5_I0_O)        0.150     8.309 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_43/O
                         net (fo=5, routed)           1.040     9.349    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/p_2_in[1]
    SLICE_X41Y97         LUT6 (Prop_lut6_I1_O)        0.332     9.681 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_39/O
                         net (fo=3, routed)           0.621    10.302    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_39_n_0
    SLICE_X42Y96         LUT6 (Prop_lut6_I3_O)        0.124    10.426 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_246/O
                         net (fo=1, routed)           0.448    10.874    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_246_n_0
    SLICE_X43Y93         LUT6 (Prop_lut6_I4_O)        0.124    10.998 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_158/O
                         net (fo=1, routed)           0.426    11.424    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_158_n_0
    SLICE_X40Y93         LUT6 (Prop_lut6_I4_O)        0.124    11.548 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_64/O
                         net (fo=1, routed)           0.580    12.128    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_64_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I2_O)        0.124    12.252 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_19/O
                         net (fo=1, routed)           0.435    12.688    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_19_n_0
    SLICE_X36Y88         LUT6 (Prop_lut6_I2_O)        0.124    12.812 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_i_3/O
                         net (fo=1, routed)           0.681    13.493    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/tmp24_out[3]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    17.344 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1/PCOUT[47]
                         net (fo=1, routed)           0.002    17.346    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.864 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1__0/P[0]
                         net (fo=1, routed)           0.811    19.674    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1__0_n_105
    SLICE_X36Y93         LUT2 (Prop_lut2_I1_O)        0.124    19.798 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    19.798    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__3_i_3_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.331 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.331    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__3_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.646 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0_carry__4/O[3]
                         net (fo=1, routed)           0.000    20.646    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data0[23]
    SLICE_X36Y94         FDRE                                         r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  sum_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    sum_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  sum_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.479    22.658    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/s00_axi_aclk
    SLICE_X36Y94         FDRE                                         r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data_reg[23]/C
                         clock pessimism              0.229    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X36Y94         FDRE (Setup_fdre_C_D)        0.109    22.694    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data_reg[23]
  -------------------------------------------------------------------
                         required time                         22.694    
                         arrival time                         -20.646    
  -------------------------------------------------------------------
                         slack                                  2.048    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.006%)  route 0.179ns (55.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sum_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sum_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sum_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.656     0.992    sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/Q
                         net (fo=1, routed)           0.179     1.312    sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[14]
    SLICE_X26Y99         SRL16E                                       r  sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sum_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sum_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sum_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.844     1.210    sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.269    sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sum_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sum_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sum_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.575     0.911    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y90         FDRE                                         r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/axi_rdata_reg[11]/Q
                         net (fo=1, routed)           0.056     1.107    sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[11]
    SLICE_X30Y90         SRLC32E                                      r  sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sum_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sum_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sum_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.843     1.209    sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y90         SRLC32E                                      r  sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.285     0.924    
    SLICE_X30Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.041    sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.128ns (38.325%)  route 0.206ns (61.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sum_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sum_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sum_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.656     0.992    sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/Q
                         net (fo=1, routed)           0.206     1.326    sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[13]
    SLICE_X26Y99         SRL16E                                       r  sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sum_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sum_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sum_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.844     1.210    sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     1.231    sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.578%)  route 0.175ns (55.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sum_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sum_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sum_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.573     0.909    sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y87         FDRE                                         r  sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.175     1.225    sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X26Y87         SRLC32E                                      r  sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sum_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sum_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sum_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.839     1.205    sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y87         SRLC32E                                      r  sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.264     0.941    
    SLICE_X26Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.124    sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.128ns (38.223%)  route 0.207ns (61.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sum_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sum_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sum_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.656     0.992    sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/Q
                         net (fo=1, routed)           0.207     1.327    sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[12]
    SLICE_X26Y99         SRL16E                                       r  sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sum_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sum_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sum_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.844     1.210    sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.048     1.223    sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.228%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sum_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sum_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sum_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.577     0.913    sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y97         FDRE                                         r  sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/Q
                         net (fo=1, routed)           0.119     1.173    sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[8]
    SLICE_X26Y97         SRL16E                                       r  sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sum_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sum_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sum_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.844     1.210    sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y97         SRL16E                                       r  sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.063    sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.595%)  route 0.117ns (45.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sum_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sum_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sum_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.577     0.913    sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y97         FDRE                                         r  sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/Q
                         net (fo=1, routed)           0.117     1.171    sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[9]
    SLICE_X26Y97         SRL16E                                       r  sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sum_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sum_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sum_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.844     1.210    sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y97         SRL16E                                       r  sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.061    sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.234%)  route 0.114ns (44.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sum_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sum_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sum_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.559     0.895    sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X33Y98         FDRE                                         r  sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/Q
                         net (fo=1, routed)           0.114     1.150    sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[1]
    SLICE_X34Y99         SRL16E                                       r  sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sum_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sum_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sum_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.826     1.192    sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X34Y99         SRL16E                                       r  sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.264     0.928    
    SLICE_X34Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.037    sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.625%)  route 0.266ns (65.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sum_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sum_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sum_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.656     0.992    sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.266     1.399    sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y99         SRL16E                                       r  sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sum_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sum_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sum_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.844     1.210    sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.283    sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.418%)  route 0.176ns (55.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sum_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sum_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sum_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.575     0.911    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y91         FDRE                                         r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]/Q
                         net (fo=1, routed)           0.176     1.228    sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X30Y91         SRLC32E                                      r  sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sum_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sum_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sum_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.843     1.209    sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y91         SRLC32E                                      r  sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.285     0.924    
    SLICE_X30Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.107    sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sum_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  sum_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         20.000      17.846     DSP48_X2Y37     sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data1__0/CLK
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X36Y89    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X36Y91    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X36Y91    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X36Y92    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X36Y92    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X36Y92    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X36Y92    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X36Y93    sum_design_i/sum_ip_0/inst/sum_ip_v1_0_S00_AXI_inst/UUT/output_data_reg[16]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y87    sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y87    sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y87    sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y87    sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y89    sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y89    sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y91    sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y91    sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y90    sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y90    sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X34Y99    sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X34Y99    sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X34Y99    sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X34Y99    sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y89    sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y89    sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y91    sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y90    sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y90    sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y91    sum_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK



