Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Feb 11 02:27:39 2020
| Host         : DESKTOP-AO3CL7T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 126 register/latch pins with no clock driven by root clock pin: lcd/prescaler9M/outflag_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1743 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 7 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.440        0.000                      0                    7        0.111        0.000                      0                    7        2.000        0.000                       0                    13  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
sys_clk_pin                   {0.000 4.000}        8.000           125.000         
  clk_out1_PLL_clk_wiz_0_0_1  {0.000 2.778}        5.556           180.000         
  clkfbout_PLL_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          
sysclk                        {0.000 4.000}        8.000           125.000         
  clk_out1_PLL_clk_wiz_0_0    {0.000 2.778}        5.556           180.000         
  clkfbout_PLL_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_PLL_clk_wiz_0_0_1        3.442        0.000                      0                    7        0.224        0.000                      0                    7        2.278        0.000                       0                     9  
  clkfbout_PLL_clk_wiz_0_0_1                                                                                                                                                   12.633        0.000                       0                     3  
sysclk                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_PLL_clk_wiz_0_0          3.440        0.000                      0                    7        0.224        0.000                      0                    7        2.278        0.000                       0                     9  
  clkfbout_PLL_clk_wiz_0_0                                                                                                                                                     12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_PLL_clk_wiz_0_0    clk_out1_PLL_clk_wiz_0_0_1        3.440        0.000                      0                    7        0.111        0.000                      0                    7  
clk_out1_PLL_clk_wiz_0_0_1  clk_out1_PLL_clk_wiz_0_0          3.440        0.000                      0                    7        0.111        0.000                      0                    7  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PLL_clk_wiz_0_0_1
  To Clock:  clk_out1_PLL_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.442ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.278ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.442ns  (required time - arrival time)
  Source:                 lcd/prescaler9M/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            lcd/prescaler9M/outflag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@5.556ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 0.766ns (37.225%)  route 1.292ns (62.775%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.093ns = ( 3.462 - 5.556 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.767    -2.457    lcd/prescaler9M/count_reg[0]_0
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y73         FDCE (Prop_fdce_C_Q)         0.518    -1.939 f  lcd/prescaler9M/count_reg[1]/Q
                         net (fo=7, routed)           0.727    -1.213    lcd/prescaler9M/count[1]
    SLICE_X99Y73         LUT6 (Prop_lut6_I1_O)        0.124    -1.089 r  lcd/prescaler9M/outflag/O
                         net (fo=1, routed)           0.565    -0.524    lcd/prescaler9M/p_0_in
    SLICE_X100Y72        LUT2 (Prop_lut2_I0_O)        0.124    -0.400 r  lcd/prescaler9M/outflag_i_1/O
                         net (fo=1, routed)           0.000    -0.400    lcd/prescaler9M/outflag_i_1_n_0
    SLICE_X100Y72        FDCE                                         r  lcd/prescaler9M/outflag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      5.556     5.556 r  
    H16                                               0.000     5.556 r  sysclk (IN)
                         net (fo=0)                   0.000     5.556    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.936 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.117    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.229 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.778    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.869 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.594     3.462    lcd/prescaler9M/count_reg[0]_0
    SLICE_X100Y72        FDCE                                         r  lcd/prescaler9M/outflag_reg/C
                         clock pessimism             -0.385     3.077    
                         clock uncertainty           -0.112     2.965    
    SLICE_X100Y72        FDCE (Setup_fdce_C_D)        0.077     3.042    lcd/prescaler9M/outflag_reg
  -------------------------------------------------------------------
                         required time                          3.042    
                         arrival time                           0.400    
  -------------------------------------------------------------------
                         slack                                  3.442    

Slack (MET) :             3.753ns  (required time - arrival time)
  Source:                 lcd/prescaler9M/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            lcd/prescaler9M/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@5.556ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.698ns  (logic 0.773ns (45.537%)  route 0.925ns (54.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 3.461 - 5.556 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.767    -2.457    lcd/prescaler9M/count_reg[0]_0
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y73         FDCE (Prop_fdce_C_Q)         0.478    -1.979 r  lcd/prescaler9M/count_reg[3]/Q
                         net (fo=6, routed)           0.925    -1.055    lcd/prescaler9M/count[3]
    SLICE_X99Y73         LUT6 (Prop_lut6_I0_O)        0.295    -0.760 r  lcd/prescaler9M/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.760    lcd/prescaler9M/count_0[2]
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      5.556     5.556 r  
    H16                                               0.000     5.556 r  sysclk (IN)
                         net (fo=0)                   0.000     5.556    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.936 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.117    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.229 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.778    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.869 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.593     3.461    lcd/prescaler9M/count_reg[0]_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[2]/C
                         clock pessimism             -0.385     3.076    
                         clock uncertainty           -0.112     2.964    
    SLICE_X99Y73         FDCE (Setup_fdce_C_D)        0.029     2.993    lcd/prescaler9M/count_reg[2]
  -------------------------------------------------------------------
                         required time                          2.993    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  3.753    

Slack (MET) :             3.753ns  (required time - arrival time)
  Source:                 lcd/prescaler9M/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            lcd/prescaler9M/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@5.556ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.700ns  (logic 0.773ns (45.483%)  route 0.927ns (54.517%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 3.461 - 5.556 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.767    -2.457    lcd/prescaler9M/count_reg[0]_0
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y73         FDCE (Prop_fdce_C_Q)         0.478    -1.979 r  lcd/prescaler9M/count_reg[3]/Q
                         net (fo=6, routed)           0.927    -1.053    lcd/prescaler9M/count[3]
    SLICE_X99Y73         LUT6 (Prop_lut6_I0_O)        0.295    -0.758 r  lcd/prescaler9M/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.758    lcd/prescaler9M/count_0[4]
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      5.556     5.556 r  
    H16                                               0.000     5.556 r  sysclk (IN)
                         net (fo=0)                   0.000     5.556    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.936 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.117    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.229 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.778    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.869 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.593     3.461    lcd/prescaler9M/count_reg[0]_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[4]/C
                         clock pessimism             -0.385     3.076    
                         clock uncertainty           -0.112     2.964    
    SLICE_X99Y73         FDCE (Setup_fdce_C_D)        0.031     2.995    lcd/prescaler9M/count_reg[4]
  -------------------------------------------------------------------
                         required time                          2.995    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  3.753    

Slack (MET) :             3.875ns  (required time - arrival time)
  Source:                 lcd/prescaler9M/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            lcd/prescaler9M/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@5.556ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.628ns  (logic 0.580ns (35.624%)  route 1.048ns (64.376%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 3.461 - 5.556 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.767    -2.457    lcd/prescaler9M/count_reg[0]_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y73         FDCE (Prop_fdce_C_Q)         0.456    -2.001 r  lcd/prescaler9M/count_reg[2]/Q
                         net (fo=6, routed)           1.048    -0.953    lcd/prescaler9M/count[2]
    SLICE_X98Y73         LUT6 (Prop_lut6_I5_O)        0.124    -0.829 r  lcd/prescaler9M/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.829    lcd/prescaler9M/count_0[5]
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      5.556     5.556 r  
    H16                                               0.000     5.556 r  sysclk (IN)
                         net (fo=0)                   0.000     5.556    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.936 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.117    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.229 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.778    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.869 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.593     3.461    lcd/prescaler9M/count_reg[0]_0
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[5]/C
                         clock pessimism             -0.385     3.076    
                         clock uncertainty           -0.112     2.964    
    SLICE_X98Y73         FDCE (Setup_fdce_C_D)        0.081     3.045    lcd/prescaler9M/count_reg[5]
  -------------------------------------------------------------------
                         required time                          3.045    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  3.875    

Slack (MET) :             3.876ns  (required time - arrival time)
  Source:                 lcd/prescaler9M/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            lcd/prescaler9M/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@5.556ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 0.606ns (36.416%)  route 1.058ns (63.584%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 3.461 - 5.556 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.767    -2.457    lcd/prescaler9M/count_reg[0]_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y73         FDCE (Prop_fdce_C_Q)         0.456    -2.001 r  lcd/prescaler9M/count_reg[2]/Q
                         net (fo=6, routed)           1.058    -0.943    lcd/prescaler9M/count[2]
    SLICE_X98Y73         LUT4 (Prop_lut4_I3_O)        0.150    -0.793 r  lcd/prescaler9M/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.793    lcd/prescaler9M/count_0[3]
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      5.556     5.556 r  
    H16                                               0.000     5.556 r  sysclk (IN)
                         net (fo=0)                   0.000     5.556    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.936 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.117    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.229 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.778    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.869 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.593     3.461    lcd/prescaler9M/count_reg[0]_0
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[3]/C
                         clock pessimism             -0.385     3.076    
                         clock uncertainty           -0.112     2.964    
    SLICE_X98Y73         FDCE (Setup_fdce_C_D)        0.118     3.082    lcd/prescaler9M/count_reg[3]
  -------------------------------------------------------------------
                         required time                          3.082    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  3.876    

Slack (MET) :             3.977ns  (required time - arrival time)
  Source:                 lcd/prescaler9M/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            lcd/prescaler9M/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@5.556ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.476ns  (logic 0.773ns (52.368%)  route 0.703ns (47.632%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 3.461 - 5.556 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.767    -2.457    lcd/prescaler9M/count_reg[0]_0
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y73         FDCE (Prop_fdce_C_Q)         0.478    -1.979 r  lcd/prescaler9M/count_reg[3]/Q
                         net (fo=6, routed)           0.703    -1.276    lcd/prescaler9M/count[3]
    SLICE_X99Y73         LUT6 (Prop_lut6_I0_O)        0.295    -0.981 r  lcd/prescaler9M/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.981    lcd/prescaler9M/count[0]_i_1_n_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      5.556     5.556 r  
    H16                                               0.000     5.556 r  sysclk (IN)
                         net (fo=0)                   0.000     5.556    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.936 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.117    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.229 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.778    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.869 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.593     3.461    lcd/prescaler9M/count_reg[0]_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[0]/C
                         clock pessimism             -0.385     3.076    
                         clock uncertainty           -0.112     2.964    
    SLICE_X99Y73         FDCE (Setup_fdce_C_D)        0.031     2.995    lcd/prescaler9M/count_reg[0]
  -------------------------------------------------------------------
                         required time                          2.995    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  3.977    

Slack (MET) :             4.011ns  (required time - arrival time)
  Source:                 lcd/prescaler9M/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            lcd/prescaler9M/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@5.556ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.487ns  (logic 0.580ns (38.994%)  route 0.907ns (61.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 3.461 - 5.556 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.767    -2.457    lcd/prescaler9M/count_reg[0]_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y73         FDCE (Prop_fdce_C_Q)         0.456    -2.001 r  lcd/prescaler9M/count_reg[0]/Q
                         net (fo=7, routed)           0.907    -1.094    lcd/prescaler9M/count[0]
    SLICE_X98Y73         LUT2 (Prop_lut2_I0_O)        0.124    -0.970 r  lcd/prescaler9M/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.970    lcd/prescaler9M/count_0[1]
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      5.556     5.556 r  
    H16                                               0.000     5.556 r  sysclk (IN)
                         net (fo=0)                   0.000     5.556    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.936 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.117    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.229 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.778    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.869 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.593     3.461    lcd/prescaler9M/count_reg[0]_0
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[1]/C
                         clock pessimism             -0.385     3.076    
                         clock uncertainty           -0.112     2.964    
    SLICE_X98Y73         FDCE (Setup_fdce_C_D)        0.077     3.041    lcd/prescaler9M/count_reg[1]
  -------------------------------------------------------------------
                         required time                          3.041    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  4.011    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 lcd/prescaler9M/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            lcd/prescaler9M/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.925%)  route 0.172ns (48.075%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.356ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.596    -0.583    lcd/prescaler9M/count_reg[0]_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y73         FDCE (Prop_fdce_C_Q)         0.141    -0.442 r  lcd/prescaler9M/count_reg[4]/Q
                         net (fo=5, routed)           0.172    -0.270    lcd/prescaler9M/count[4]
    SLICE_X98Y73         LUT6 (Prop_lut6_I4_O)        0.045    -0.225 r  lcd/prescaler9M/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    lcd/prescaler9M/count_0[5]
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.863    -0.356    lcd/prescaler9M/count_reg[0]_0
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[5]/C
                         clock pessimism             -0.215    -0.570    
    SLICE_X98Y73         FDCE (Hold_fdce_C_D)         0.121    -0.449    lcd/prescaler9M/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 lcd/prescaler9M/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            lcd/prescaler9M/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.028%)  route 0.140ns (42.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.356ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.596    -0.583    lcd/prescaler9M/count_reg[0]_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y73         FDCE (Prop_fdce_C_Q)         0.141    -0.442 r  lcd/prescaler9M/count_reg[2]/Q
                         net (fo=6, routed)           0.140    -0.302    lcd/prescaler9M/count[2]
    SLICE_X99Y73         LUT6 (Prop_lut6_I5_O)        0.045    -0.257 r  lcd/prescaler9M/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    lcd/prescaler9M/count_0[4]
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.863    -0.356    lcd/prescaler9M/count_reg[0]_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[4]/C
                         clock pessimism             -0.228    -0.583    
    SLICE_X99Y73         FDCE (Hold_fdce_C_D)         0.092    -0.491    lcd/prescaler9M/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 lcd/prescaler9M/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            lcd/prescaler9M/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.854%)  route 0.141ns (43.146%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.356ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.596    -0.583    lcd/prescaler9M/count_reg[0]_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y73         FDCE (Prop_fdce_C_Q)         0.141    -0.442 r  lcd/prescaler9M/count_reg[2]/Q
                         net (fo=6, routed)           0.141    -0.301    lcd/prescaler9M/count[2]
    SLICE_X99Y73         LUT6 (Prop_lut6_I5_O)        0.045    -0.256 r  lcd/prescaler9M/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    lcd/prescaler9M/count_0[2]
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.863    -0.356    lcd/prescaler9M/count_reg[0]_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[2]/C
                         clock pessimism             -0.228    -0.583    
    SLICE_X99Y73         FDCE (Hold_fdce_C_D)         0.091    -0.492    lcd/prescaler9M/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 lcd/prescaler9M/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            lcd/prescaler9M/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.780%)  route 0.166ns (47.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.356ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.596    -0.583    lcd/prescaler9M/count_reg[0]_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y73         FDCE (Prop_fdce_C_Q)         0.141    -0.442 f  lcd/prescaler9M/count_reg[0]/Q
                         net (fo=7, routed)           0.166    -0.276    lcd/prescaler9M/count[0]
    SLICE_X99Y73         LUT6 (Prop_lut6_I5_O)        0.045    -0.231 r  lcd/prescaler9M/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    lcd/prescaler9M/count[0]_i_1_n_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.863    -0.356    lcd/prescaler9M/count_reg[0]_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[0]/C
                         clock pessimism             -0.228    -0.583    
    SLICE_X99Y73         FDCE (Hold_fdce_C_D)         0.092    -0.491    lcd/prescaler9M/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 lcd/prescaler9M/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            lcd/prescaler9M/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.207ns (48.635%)  route 0.219ns (51.365%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.356ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.596    -0.583    lcd/prescaler9M/count_reg[0]_0
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.419 r  lcd/prescaler9M/count_reg[1]/Q
                         net (fo=7, routed)           0.219    -0.201    lcd/prescaler9M/count[1]
    SLICE_X98Y73         LUT4 (Prop_lut4_I2_O)        0.043    -0.158 r  lcd/prescaler9M/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    lcd/prescaler9M/count_0[3]
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.863    -0.356    lcd/prescaler9M/count_reg[0]_0
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[3]/C
                         clock pessimism             -0.228    -0.583    
    SLICE_X98Y73         FDCE (Hold_fdce_C_D)         0.131    -0.452    lcd/prescaler9M/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 lcd/prescaler9M/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            lcd/prescaler9M/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.209ns (48.875%)  route 0.219ns (51.125%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.356ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.596    -0.583    lcd/prescaler9M/count_reg[0]_0
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.419 r  lcd/prescaler9M/count_reg[1]/Q
                         net (fo=7, routed)           0.219    -0.201    lcd/prescaler9M/count[1]
    SLICE_X98Y73         LUT2 (Prop_lut2_I1_O)        0.045    -0.156 r  lcd/prescaler9M/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    lcd/prescaler9M/count_0[1]
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.863    -0.356    lcd/prescaler9M/count_reg[0]_0
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[1]/C
                         clock pessimism             -0.228    -0.583    
    SLICE_X98Y73         FDCE (Hold_fdce_C_D)         0.120    -0.463    lcd/prescaler9M/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 lcd/prescaler9M/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            lcd/prescaler9M/outflag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.254ns (47.351%)  route 0.282ns (52.649%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.354ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.596    -0.583    lcd/prescaler9M/count_reg[0]_0
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.419 f  lcd/prescaler9M/count_reg[5]/Q
                         net (fo=5, routed)           0.096    -0.323    lcd/prescaler9M/count[5]
    SLICE_X99Y73         LUT6 (Prop_lut6_I0_O)        0.045    -0.278 r  lcd/prescaler9M/outflag/O
                         net (fo=1, routed)           0.186    -0.092    lcd/prescaler9M/p_0_in
    SLICE_X100Y72        LUT2 (Prop_lut2_I0_O)        0.045    -0.047 r  lcd/prescaler9M/outflag_i_1/O
                         net (fo=1, routed)           0.000    -0.047    lcd/prescaler9M/outflag_i_1_n_0
    SLICE_X100Y72        FDCE                                         r  lcd/prescaler9M/outflag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.865    -0.354    lcd/prescaler9M/count_reg[0]_0
    SLICE_X100Y72        FDCE                                         r  lcd/prescaler9M/outflag_reg/C
                         clock pessimism             -0.215    -0.568    
    SLICE_X100Y72        FDCE (Hold_fdce_C_D)         0.120    -0.448    lcd/prescaler9M/outflag_reg
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.401    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_PLL_clk_wiz_0_0_1
Waveform(ns):       { 0.000 2.778 }
Period(ns):         5.556
Sources:            { lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         5.556       3.400      BUFGCTRL_X0Y16  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.556       4.307      PLLE2_ADV_X1Y2  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         5.556       4.556      SLICE_X99Y73    lcd/prescaler9M/count_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.556       4.556      SLICE_X98Y73    lcd/prescaler9M/count_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.556       4.556      SLICE_X99Y73    lcd/prescaler9M/count_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.556       4.556      SLICE_X98Y73    lcd/prescaler9M/count_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.556       4.556      SLICE_X99Y73    lcd/prescaler9M/count_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.556       4.556      SLICE_X98Y73    lcd/prescaler9M/count_reg[5]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.556       4.556      SLICE_X100Y72   lcd/prescaler9M/outflag_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.556       154.444    PLLE2_ADV_X1Y2  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C             n/a            0.500         2.778       2.278      SLICE_X99Y73    lcd/prescaler9M/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         2.778       2.278      SLICE_X98Y73    lcd/prescaler9M/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         2.778       2.278      SLICE_X99Y73    lcd/prescaler9M/count_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         2.778       2.278      SLICE_X98Y73    lcd/prescaler9M/count_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         2.778       2.278      SLICE_X99Y73    lcd/prescaler9M/count_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         2.778       2.278      SLICE_X98Y73    lcd/prescaler9M/count_reg[5]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.778       2.278      SLICE_X99Y73    lcd/prescaler9M/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.778       2.278      SLICE_X98Y73    lcd/prescaler9M/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.778       2.278      SLICE_X99Y73    lcd/prescaler9M/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.778       2.278      SLICE_X98Y73    lcd/prescaler9M/count_reg[3]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.778       2.278      SLICE_X99Y73    lcd/prescaler9M/count_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.778       2.278      SLICE_X98Y73    lcd/prescaler9M/count_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.778       2.278      SLICE_X99Y73    lcd/prescaler9M/count_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.778       2.278      SLICE_X98Y73    lcd/prescaler9M/count_reg[3]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.778       2.278      SLICE_X99Y73    lcd/prescaler9M/count_reg[4]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.778       2.278      SLICE_X98Y73    lcd/prescaler9M/count_reg[5]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.778       2.278      SLICE_X100Y72   lcd/prescaler9M/outflag_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.778       2.278      SLICE_X99Y73    lcd/prescaler9M/count_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.778       2.278      SLICE_X98Y73    lcd/prescaler9M/count_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.778       2.278      SLICE_X99Y73    lcd/prescaler9M/count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLL_clk_wiz_0_0_1
  To Clock:  clkfbout_PLL_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLL_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PLL_clk_wiz_0_0
  To Clock:  clk_out1_PLL_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.440ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.278ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.440ns  (required time - arrival time)
  Source:                 lcd/prescaler9M/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            lcd/prescaler9M/outflag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (clk_out1_PLL_clk_wiz_0_0 rise@5.556ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 0.766ns (37.225%)  route 1.292ns (62.775%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.093ns = ( 3.462 - 5.556 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.767    -2.457    lcd/prescaler9M/count_reg[0]_0
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y73         FDCE (Prop_fdce_C_Q)         0.518    -1.939 f  lcd/prescaler9M/count_reg[1]/Q
                         net (fo=7, routed)           0.727    -1.213    lcd/prescaler9M/count[1]
    SLICE_X99Y73         LUT6 (Prop_lut6_I1_O)        0.124    -1.089 r  lcd/prescaler9M/outflag/O
                         net (fo=1, routed)           0.565    -0.524    lcd/prescaler9M/p_0_in
    SLICE_X100Y72        LUT2 (Prop_lut2_I0_O)        0.124    -0.400 r  lcd/prescaler9M/outflag_i_1/O
                         net (fo=1, routed)           0.000    -0.400    lcd/prescaler9M/outflag_i_1_n_0
    SLICE_X100Y72        FDCE                                         r  lcd/prescaler9M/outflag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      5.556     5.556 r  
    H16                                               0.000     5.556 r  sysclk (IN)
                         net (fo=0)                   0.000     5.556    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.936 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.117    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.229 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.778    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.869 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.594     3.462    lcd/prescaler9M/count_reg[0]_0
    SLICE_X100Y72        FDCE                                         r  lcd/prescaler9M/outflag_reg/C
                         clock pessimism             -0.385     3.077    
                         clock uncertainty           -0.113     2.964    
    SLICE_X100Y72        FDCE (Setup_fdce_C_D)        0.077     3.041    lcd/prescaler9M/outflag_reg
  -------------------------------------------------------------------
                         required time                          3.041    
                         arrival time                           0.400    
  -------------------------------------------------------------------
                         slack                                  3.440    

Slack (MET) :             3.752ns  (required time - arrival time)
  Source:                 lcd/prescaler9M/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            lcd/prescaler9M/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (clk_out1_PLL_clk_wiz_0_0 rise@5.556ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.698ns  (logic 0.773ns (45.537%)  route 0.925ns (54.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 3.461 - 5.556 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.767    -2.457    lcd/prescaler9M/count_reg[0]_0
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y73         FDCE (Prop_fdce_C_Q)         0.478    -1.979 r  lcd/prescaler9M/count_reg[3]/Q
                         net (fo=6, routed)           0.925    -1.055    lcd/prescaler9M/count[3]
    SLICE_X99Y73         LUT6 (Prop_lut6_I0_O)        0.295    -0.760 r  lcd/prescaler9M/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.760    lcd/prescaler9M/count_0[2]
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      5.556     5.556 r  
    H16                                               0.000     5.556 r  sysclk (IN)
                         net (fo=0)                   0.000     5.556    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.936 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.117    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.229 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.778    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.869 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.593     3.461    lcd/prescaler9M/count_reg[0]_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[2]/C
                         clock pessimism             -0.385     3.076    
                         clock uncertainty           -0.113     2.963    
    SLICE_X99Y73         FDCE (Setup_fdce_C_D)        0.029     2.992    lcd/prescaler9M/count_reg[2]
  -------------------------------------------------------------------
                         required time                          2.992    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  3.752    

Slack (MET) :             3.752ns  (required time - arrival time)
  Source:                 lcd/prescaler9M/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            lcd/prescaler9M/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (clk_out1_PLL_clk_wiz_0_0 rise@5.556ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.700ns  (logic 0.773ns (45.483%)  route 0.927ns (54.517%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 3.461 - 5.556 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.767    -2.457    lcd/prescaler9M/count_reg[0]_0
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y73         FDCE (Prop_fdce_C_Q)         0.478    -1.979 r  lcd/prescaler9M/count_reg[3]/Q
                         net (fo=6, routed)           0.927    -1.053    lcd/prescaler9M/count[3]
    SLICE_X99Y73         LUT6 (Prop_lut6_I0_O)        0.295    -0.758 r  lcd/prescaler9M/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.758    lcd/prescaler9M/count_0[4]
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      5.556     5.556 r  
    H16                                               0.000     5.556 r  sysclk (IN)
                         net (fo=0)                   0.000     5.556    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.936 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.117    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.229 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.778    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.869 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.593     3.461    lcd/prescaler9M/count_reg[0]_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[4]/C
                         clock pessimism             -0.385     3.076    
                         clock uncertainty           -0.113     2.963    
    SLICE_X99Y73         FDCE (Setup_fdce_C_D)        0.031     2.994    lcd/prescaler9M/count_reg[4]
  -------------------------------------------------------------------
                         required time                          2.994    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  3.752    

Slack (MET) :             3.873ns  (required time - arrival time)
  Source:                 lcd/prescaler9M/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            lcd/prescaler9M/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (clk_out1_PLL_clk_wiz_0_0 rise@5.556ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.628ns  (logic 0.580ns (35.624%)  route 1.048ns (64.376%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 3.461 - 5.556 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.767    -2.457    lcd/prescaler9M/count_reg[0]_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y73         FDCE (Prop_fdce_C_Q)         0.456    -2.001 r  lcd/prescaler9M/count_reg[2]/Q
                         net (fo=6, routed)           1.048    -0.953    lcd/prescaler9M/count[2]
    SLICE_X98Y73         LUT6 (Prop_lut6_I5_O)        0.124    -0.829 r  lcd/prescaler9M/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.829    lcd/prescaler9M/count_0[5]
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      5.556     5.556 r  
    H16                                               0.000     5.556 r  sysclk (IN)
                         net (fo=0)                   0.000     5.556    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.936 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.117    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.229 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.778    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.869 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.593     3.461    lcd/prescaler9M/count_reg[0]_0
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[5]/C
                         clock pessimism             -0.385     3.076    
                         clock uncertainty           -0.113     2.963    
    SLICE_X98Y73         FDCE (Setup_fdce_C_D)        0.081     3.044    lcd/prescaler9M/count_reg[5]
  -------------------------------------------------------------------
                         required time                          3.044    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  3.873    

Slack (MET) :             3.874ns  (required time - arrival time)
  Source:                 lcd/prescaler9M/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            lcd/prescaler9M/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (clk_out1_PLL_clk_wiz_0_0 rise@5.556ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 0.606ns (36.416%)  route 1.058ns (63.584%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 3.461 - 5.556 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.767    -2.457    lcd/prescaler9M/count_reg[0]_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y73         FDCE (Prop_fdce_C_Q)         0.456    -2.001 r  lcd/prescaler9M/count_reg[2]/Q
                         net (fo=6, routed)           1.058    -0.943    lcd/prescaler9M/count[2]
    SLICE_X98Y73         LUT4 (Prop_lut4_I3_O)        0.150    -0.793 r  lcd/prescaler9M/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.793    lcd/prescaler9M/count_0[3]
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      5.556     5.556 r  
    H16                                               0.000     5.556 r  sysclk (IN)
                         net (fo=0)                   0.000     5.556    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.936 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.117    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.229 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.778    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.869 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.593     3.461    lcd/prescaler9M/count_reg[0]_0
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[3]/C
                         clock pessimism             -0.385     3.076    
                         clock uncertainty           -0.113     2.963    
    SLICE_X98Y73         FDCE (Setup_fdce_C_D)        0.118     3.081    lcd/prescaler9M/count_reg[3]
  -------------------------------------------------------------------
                         required time                          3.081    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  3.874    

Slack (MET) :             3.975ns  (required time - arrival time)
  Source:                 lcd/prescaler9M/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            lcd/prescaler9M/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (clk_out1_PLL_clk_wiz_0_0 rise@5.556ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.476ns  (logic 0.773ns (52.368%)  route 0.703ns (47.632%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 3.461 - 5.556 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.767    -2.457    lcd/prescaler9M/count_reg[0]_0
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y73         FDCE (Prop_fdce_C_Q)         0.478    -1.979 r  lcd/prescaler9M/count_reg[3]/Q
                         net (fo=6, routed)           0.703    -1.276    lcd/prescaler9M/count[3]
    SLICE_X99Y73         LUT6 (Prop_lut6_I0_O)        0.295    -0.981 r  lcd/prescaler9M/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.981    lcd/prescaler9M/count[0]_i_1_n_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      5.556     5.556 r  
    H16                                               0.000     5.556 r  sysclk (IN)
                         net (fo=0)                   0.000     5.556    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.936 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.117    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.229 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.778    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.869 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.593     3.461    lcd/prescaler9M/count_reg[0]_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[0]/C
                         clock pessimism             -0.385     3.076    
                         clock uncertainty           -0.113     2.963    
    SLICE_X99Y73         FDCE (Setup_fdce_C_D)        0.031     2.994    lcd/prescaler9M/count_reg[0]
  -------------------------------------------------------------------
                         required time                          2.994    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  3.975    

Slack (MET) :             4.010ns  (required time - arrival time)
  Source:                 lcd/prescaler9M/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            lcd/prescaler9M/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (clk_out1_PLL_clk_wiz_0_0 rise@5.556ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.487ns  (logic 0.580ns (38.994%)  route 0.907ns (61.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 3.461 - 5.556 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.767    -2.457    lcd/prescaler9M/count_reg[0]_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y73         FDCE (Prop_fdce_C_Q)         0.456    -2.001 r  lcd/prescaler9M/count_reg[0]/Q
                         net (fo=7, routed)           0.907    -1.094    lcd/prescaler9M/count[0]
    SLICE_X98Y73         LUT2 (Prop_lut2_I0_O)        0.124    -0.970 r  lcd/prescaler9M/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.970    lcd/prescaler9M/count_0[1]
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      5.556     5.556 r  
    H16                                               0.000     5.556 r  sysclk (IN)
                         net (fo=0)                   0.000     5.556    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.936 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.117    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.229 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.778    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.869 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.593     3.461    lcd/prescaler9M/count_reg[0]_0
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[1]/C
                         clock pessimism             -0.385     3.076    
                         clock uncertainty           -0.113     2.963    
    SLICE_X98Y73         FDCE (Setup_fdce_C_D)        0.077     3.040    lcd/prescaler9M/count_reg[1]
  -------------------------------------------------------------------
                         required time                          3.040    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  4.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 lcd/prescaler9M/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            lcd/prescaler9M/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.925%)  route 0.172ns (48.075%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.356ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.596    -0.583    lcd/prescaler9M/count_reg[0]_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y73         FDCE (Prop_fdce_C_Q)         0.141    -0.442 r  lcd/prescaler9M/count_reg[4]/Q
                         net (fo=5, routed)           0.172    -0.270    lcd/prescaler9M/count[4]
    SLICE_X98Y73         LUT6 (Prop_lut6_I4_O)        0.045    -0.225 r  lcd/prescaler9M/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    lcd/prescaler9M/count_0[5]
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.863    -0.356    lcd/prescaler9M/count_reg[0]_0
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[5]/C
                         clock pessimism             -0.215    -0.570    
    SLICE_X98Y73         FDCE (Hold_fdce_C_D)         0.121    -0.449    lcd/prescaler9M/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 lcd/prescaler9M/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            lcd/prescaler9M/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.028%)  route 0.140ns (42.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.356ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.596    -0.583    lcd/prescaler9M/count_reg[0]_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y73         FDCE (Prop_fdce_C_Q)         0.141    -0.442 r  lcd/prescaler9M/count_reg[2]/Q
                         net (fo=6, routed)           0.140    -0.302    lcd/prescaler9M/count[2]
    SLICE_X99Y73         LUT6 (Prop_lut6_I5_O)        0.045    -0.257 r  lcd/prescaler9M/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    lcd/prescaler9M/count_0[4]
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.863    -0.356    lcd/prescaler9M/count_reg[0]_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[4]/C
                         clock pessimism             -0.228    -0.583    
    SLICE_X99Y73         FDCE (Hold_fdce_C_D)         0.092    -0.491    lcd/prescaler9M/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 lcd/prescaler9M/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            lcd/prescaler9M/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.854%)  route 0.141ns (43.146%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.356ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.596    -0.583    lcd/prescaler9M/count_reg[0]_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y73         FDCE (Prop_fdce_C_Q)         0.141    -0.442 r  lcd/prescaler9M/count_reg[2]/Q
                         net (fo=6, routed)           0.141    -0.301    lcd/prescaler9M/count[2]
    SLICE_X99Y73         LUT6 (Prop_lut6_I5_O)        0.045    -0.256 r  lcd/prescaler9M/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    lcd/prescaler9M/count_0[2]
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.863    -0.356    lcd/prescaler9M/count_reg[0]_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[2]/C
                         clock pessimism             -0.228    -0.583    
    SLICE_X99Y73         FDCE (Hold_fdce_C_D)         0.091    -0.492    lcd/prescaler9M/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 lcd/prescaler9M/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            lcd/prescaler9M/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.780%)  route 0.166ns (47.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.356ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.596    -0.583    lcd/prescaler9M/count_reg[0]_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y73         FDCE (Prop_fdce_C_Q)         0.141    -0.442 f  lcd/prescaler9M/count_reg[0]/Q
                         net (fo=7, routed)           0.166    -0.276    lcd/prescaler9M/count[0]
    SLICE_X99Y73         LUT6 (Prop_lut6_I5_O)        0.045    -0.231 r  lcd/prescaler9M/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    lcd/prescaler9M/count[0]_i_1_n_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.863    -0.356    lcd/prescaler9M/count_reg[0]_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[0]/C
                         clock pessimism             -0.228    -0.583    
    SLICE_X99Y73         FDCE (Hold_fdce_C_D)         0.092    -0.491    lcd/prescaler9M/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 lcd/prescaler9M/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            lcd/prescaler9M/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.207ns (48.635%)  route 0.219ns (51.365%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.356ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.596    -0.583    lcd/prescaler9M/count_reg[0]_0
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.419 r  lcd/prescaler9M/count_reg[1]/Q
                         net (fo=7, routed)           0.219    -0.201    lcd/prescaler9M/count[1]
    SLICE_X98Y73         LUT4 (Prop_lut4_I2_O)        0.043    -0.158 r  lcd/prescaler9M/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    lcd/prescaler9M/count_0[3]
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.863    -0.356    lcd/prescaler9M/count_reg[0]_0
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[3]/C
                         clock pessimism             -0.228    -0.583    
    SLICE_X98Y73         FDCE (Hold_fdce_C_D)         0.131    -0.452    lcd/prescaler9M/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 lcd/prescaler9M/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            lcd/prescaler9M/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.209ns (48.875%)  route 0.219ns (51.125%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.356ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.596    -0.583    lcd/prescaler9M/count_reg[0]_0
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.419 r  lcd/prescaler9M/count_reg[1]/Q
                         net (fo=7, routed)           0.219    -0.201    lcd/prescaler9M/count[1]
    SLICE_X98Y73         LUT2 (Prop_lut2_I1_O)        0.045    -0.156 r  lcd/prescaler9M/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    lcd/prescaler9M/count_0[1]
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.863    -0.356    lcd/prescaler9M/count_reg[0]_0
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[1]/C
                         clock pessimism             -0.228    -0.583    
    SLICE_X98Y73         FDCE (Hold_fdce_C_D)         0.120    -0.463    lcd/prescaler9M/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 lcd/prescaler9M/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            lcd/prescaler9M/outflag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.254ns (47.351%)  route 0.282ns (52.649%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.354ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.596    -0.583    lcd/prescaler9M/count_reg[0]_0
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.419 f  lcd/prescaler9M/count_reg[5]/Q
                         net (fo=5, routed)           0.096    -0.323    lcd/prescaler9M/count[5]
    SLICE_X99Y73         LUT6 (Prop_lut6_I0_O)        0.045    -0.278 r  lcd/prescaler9M/outflag/O
                         net (fo=1, routed)           0.186    -0.092    lcd/prescaler9M/p_0_in
    SLICE_X100Y72        LUT2 (Prop_lut2_I0_O)        0.045    -0.047 r  lcd/prescaler9M/outflag_i_1/O
                         net (fo=1, routed)           0.000    -0.047    lcd/prescaler9M/outflag_i_1_n_0
    SLICE_X100Y72        FDCE                                         r  lcd/prescaler9M/outflag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.865    -0.354    lcd/prescaler9M/count_reg[0]_0
    SLICE_X100Y72        FDCE                                         r  lcd/prescaler9M/outflag_reg/C
                         clock pessimism             -0.215    -0.568    
    SLICE_X100Y72        FDCE (Hold_fdce_C_D)         0.120    -0.448    lcd/prescaler9M/outflag_reg
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.401    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_PLL_clk_wiz_0_0
Waveform(ns):       { 0.000 2.778 }
Period(ns):         5.556
Sources:            { lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         5.556       3.400      BUFGCTRL_X0Y16  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.556       4.307      PLLE2_ADV_X1Y2  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         5.556       4.556      SLICE_X99Y73    lcd/prescaler9M/count_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.556       4.556      SLICE_X98Y73    lcd/prescaler9M/count_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.556       4.556      SLICE_X99Y73    lcd/prescaler9M/count_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.556       4.556      SLICE_X98Y73    lcd/prescaler9M/count_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.556       4.556      SLICE_X99Y73    lcd/prescaler9M/count_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.556       4.556      SLICE_X98Y73    lcd/prescaler9M/count_reg[5]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.556       4.556      SLICE_X100Y72   lcd/prescaler9M/outflag_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.556       154.444    PLLE2_ADV_X1Y2  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C             n/a            0.500         2.778       2.278      SLICE_X99Y73    lcd/prescaler9M/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         2.778       2.278      SLICE_X98Y73    lcd/prescaler9M/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         2.778       2.278      SLICE_X99Y73    lcd/prescaler9M/count_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         2.778       2.278      SLICE_X98Y73    lcd/prescaler9M/count_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         2.778       2.278      SLICE_X99Y73    lcd/prescaler9M/count_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         2.778       2.278      SLICE_X98Y73    lcd/prescaler9M/count_reg[5]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.778       2.278      SLICE_X99Y73    lcd/prescaler9M/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.778       2.278      SLICE_X98Y73    lcd/prescaler9M/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.778       2.278      SLICE_X99Y73    lcd/prescaler9M/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.778       2.278      SLICE_X98Y73    lcd/prescaler9M/count_reg[3]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.778       2.278      SLICE_X99Y73    lcd/prescaler9M/count_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.778       2.278      SLICE_X98Y73    lcd/prescaler9M/count_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.778       2.278      SLICE_X99Y73    lcd/prescaler9M/count_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.778       2.278      SLICE_X98Y73    lcd/prescaler9M/count_reg[3]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.778       2.278      SLICE_X99Y73    lcd/prescaler9M/count_reg[4]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.778       2.278      SLICE_X98Y73    lcd/prescaler9M/count_reg[5]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.778       2.278      SLICE_X100Y72   lcd/prescaler9M/outflag_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.778       2.278      SLICE_X99Y73    lcd/prescaler9M/count_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.778       2.278      SLICE_X98Y73    lcd/prescaler9M/count_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.778       2.278      SLICE_X99Y73    lcd/prescaler9M/count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLL_clk_wiz_0_0
  To Clock:  clkfbout_PLL_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLL_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PLL_clk_wiz_0_0
  To Clock:  clk_out1_PLL_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.440ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.440ns  (required time - arrival time)
  Source:                 lcd/prescaler9M/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            lcd/prescaler9M/outflag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@5.556ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 0.766ns (37.225%)  route 1.292ns (62.775%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.093ns = ( 3.462 - 5.556 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.767    -2.457    lcd/prescaler9M/count_reg[0]_0
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y73         FDCE (Prop_fdce_C_Q)         0.518    -1.939 f  lcd/prescaler9M/count_reg[1]/Q
                         net (fo=7, routed)           0.727    -1.213    lcd/prescaler9M/count[1]
    SLICE_X99Y73         LUT6 (Prop_lut6_I1_O)        0.124    -1.089 r  lcd/prescaler9M/outflag/O
                         net (fo=1, routed)           0.565    -0.524    lcd/prescaler9M/p_0_in
    SLICE_X100Y72        LUT2 (Prop_lut2_I0_O)        0.124    -0.400 r  lcd/prescaler9M/outflag_i_1/O
                         net (fo=1, routed)           0.000    -0.400    lcd/prescaler9M/outflag_i_1_n_0
    SLICE_X100Y72        FDCE                                         r  lcd/prescaler9M/outflag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      5.556     5.556 r  
    H16                                               0.000     5.556 r  sysclk (IN)
                         net (fo=0)                   0.000     5.556    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.936 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.117    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.229 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.778    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.869 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.594     3.462    lcd/prescaler9M/count_reg[0]_0
    SLICE_X100Y72        FDCE                                         r  lcd/prescaler9M/outflag_reg/C
                         clock pessimism             -0.385     3.077    
                         clock uncertainty           -0.113     2.964    
    SLICE_X100Y72        FDCE (Setup_fdce_C_D)        0.077     3.041    lcd/prescaler9M/outflag_reg
  -------------------------------------------------------------------
                         required time                          3.041    
                         arrival time                           0.400    
  -------------------------------------------------------------------
                         slack                                  3.440    

Slack (MET) :             3.752ns  (required time - arrival time)
  Source:                 lcd/prescaler9M/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            lcd/prescaler9M/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@5.556ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.698ns  (logic 0.773ns (45.537%)  route 0.925ns (54.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 3.461 - 5.556 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.767    -2.457    lcd/prescaler9M/count_reg[0]_0
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y73         FDCE (Prop_fdce_C_Q)         0.478    -1.979 r  lcd/prescaler9M/count_reg[3]/Q
                         net (fo=6, routed)           0.925    -1.055    lcd/prescaler9M/count[3]
    SLICE_X99Y73         LUT6 (Prop_lut6_I0_O)        0.295    -0.760 r  lcd/prescaler9M/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.760    lcd/prescaler9M/count_0[2]
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      5.556     5.556 r  
    H16                                               0.000     5.556 r  sysclk (IN)
                         net (fo=0)                   0.000     5.556    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.936 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.117    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.229 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.778    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.869 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.593     3.461    lcd/prescaler9M/count_reg[0]_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[2]/C
                         clock pessimism             -0.385     3.076    
                         clock uncertainty           -0.113     2.963    
    SLICE_X99Y73         FDCE (Setup_fdce_C_D)        0.029     2.992    lcd/prescaler9M/count_reg[2]
  -------------------------------------------------------------------
                         required time                          2.992    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  3.752    

Slack (MET) :             3.752ns  (required time - arrival time)
  Source:                 lcd/prescaler9M/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            lcd/prescaler9M/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@5.556ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.700ns  (logic 0.773ns (45.483%)  route 0.927ns (54.517%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 3.461 - 5.556 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.767    -2.457    lcd/prescaler9M/count_reg[0]_0
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y73         FDCE (Prop_fdce_C_Q)         0.478    -1.979 r  lcd/prescaler9M/count_reg[3]/Q
                         net (fo=6, routed)           0.927    -1.053    lcd/prescaler9M/count[3]
    SLICE_X99Y73         LUT6 (Prop_lut6_I0_O)        0.295    -0.758 r  lcd/prescaler9M/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.758    lcd/prescaler9M/count_0[4]
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      5.556     5.556 r  
    H16                                               0.000     5.556 r  sysclk (IN)
                         net (fo=0)                   0.000     5.556    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.936 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.117    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.229 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.778    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.869 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.593     3.461    lcd/prescaler9M/count_reg[0]_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[4]/C
                         clock pessimism             -0.385     3.076    
                         clock uncertainty           -0.113     2.963    
    SLICE_X99Y73         FDCE (Setup_fdce_C_D)        0.031     2.994    lcd/prescaler9M/count_reg[4]
  -------------------------------------------------------------------
                         required time                          2.994    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  3.752    

Slack (MET) :             3.873ns  (required time - arrival time)
  Source:                 lcd/prescaler9M/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            lcd/prescaler9M/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@5.556ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.628ns  (logic 0.580ns (35.624%)  route 1.048ns (64.376%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 3.461 - 5.556 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.767    -2.457    lcd/prescaler9M/count_reg[0]_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y73         FDCE (Prop_fdce_C_Q)         0.456    -2.001 r  lcd/prescaler9M/count_reg[2]/Q
                         net (fo=6, routed)           1.048    -0.953    lcd/prescaler9M/count[2]
    SLICE_X98Y73         LUT6 (Prop_lut6_I5_O)        0.124    -0.829 r  lcd/prescaler9M/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.829    lcd/prescaler9M/count_0[5]
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      5.556     5.556 r  
    H16                                               0.000     5.556 r  sysclk (IN)
                         net (fo=0)                   0.000     5.556    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.936 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.117    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.229 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.778    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.869 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.593     3.461    lcd/prescaler9M/count_reg[0]_0
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[5]/C
                         clock pessimism             -0.385     3.076    
                         clock uncertainty           -0.113     2.963    
    SLICE_X98Y73         FDCE (Setup_fdce_C_D)        0.081     3.044    lcd/prescaler9M/count_reg[5]
  -------------------------------------------------------------------
                         required time                          3.044    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  3.873    

Slack (MET) :             3.874ns  (required time - arrival time)
  Source:                 lcd/prescaler9M/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            lcd/prescaler9M/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@5.556ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 0.606ns (36.416%)  route 1.058ns (63.584%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 3.461 - 5.556 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.767    -2.457    lcd/prescaler9M/count_reg[0]_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y73         FDCE (Prop_fdce_C_Q)         0.456    -2.001 r  lcd/prescaler9M/count_reg[2]/Q
                         net (fo=6, routed)           1.058    -0.943    lcd/prescaler9M/count[2]
    SLICE_X98Y73         LUT4 (Prop_lut4_I3_O)        0.150    -0.793 r  lcd/prescaler9M/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.793    lcd/prescaler9M/count_0[3]
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      5.556     5.556 r  
    H16                                               0.000     5.556 r  sysclk (IN)
                         net (fo=0)                   0.000     5.556    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.936 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.117    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.229 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.778    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.869 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.593     3.461    lcd/prescaler9M/count_reg[0]_0
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[3]/C
                         clock pessimism             -0.385     3.076    
                         clock uncertainty           -0.113     2.963    
    SLICE_X98Y73         FDCE (Setup_fdce_C_D)        0.118     3.081    lcd/prescaler9M/count_reg[3]
  -------------------------------------------------------------------
                         required time                          3.081    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  3.874    

Slack (MET) :             3.975ns  (required time - arrival time)
  Source:                 lcd/prescaler9M/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            lcd/prescaler9M/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@5.556ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.476ns  (logic 0.773ns (52.368%)  route 0.703ns (47.632%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 3.461 - 5.556 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.767    -2.457    lcd/prescaler9M/count_reg[0]_0
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y73         FDCE (Prop_fdce_C_Q)         0.478    -1.979 r  lcd/prescaler9M/count_reg[3]/Q
                         net (fo=6, routed)           0.703    -1.276    lcd/prescaler9M/count[3]
    SLICE_X99Y73         LUT6 (Prop_lut6_I0_O)        0.295    -0.981 r  lcd/prescaler9M/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.981    lcd/prescaler9M/count[0]_i_1_n_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      5.556     5.556 r  
    H16                                               0.000     5.556 r  sysclk (IN)
                         net (fo=0)                   0.000     5.556    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.936 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.117    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.229 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.778    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.869 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.593     3.461    lcd/prescaler9M/count_reg[0]_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[0]/C
                         clock pessimism             -0.385     3.076    
                         clock uncertainty           -0.113     2.963    
    SLICE_X99Y73         FDCE (Setup_fdce_C_D)        0.031     2.994    lcd/prescaler9M/count_reg[0]
  -------------------------------------------------------------------
                         required time                          2.994    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  3.975    

Slack (MET) :             4.010ns  (required time - arrival time)
  Source:                 lcd/prescaler9M/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            lcd/prescaler9M/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@5.556ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.487ns  (logic 0.580ns (38.994%)  route 0.907ns (61.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 3.461 - 5.556 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.767    -2.457    lcd/prescaler9M/count_reg[0]_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y73         FDCE (Prop_fdce_C_Q)         0.456    -2.001 r  lcd/prescaler9M/count_reg[0]/Q
                         net (fo=7, routed)           0.907    -1.094    lcd/prescaler9M/count[0]
    SLICE_X98Y73         LUT2 (Prop_lut2_I0_O)        0.124    -0.970 r  lcd/prescaler9M/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.970    lcd/prescaler9M/count_0[1]
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      5.556     5.556 r  
    H16                                               0.000     5.556 r  sysclk (IN)
                         net (fo=0)                   0.000     5.556    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.936 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.117    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.229 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.778    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.869 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.593     3.461    lcd/prescaler9M/count_reg[0]_0
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[1]/C
                         clock pessimism             -0.385     3.076    
                         clock uncertainty           -0.113     2.963    
    SLICE_X98Y73         FDCE (Setup_fdce_C_D)        0.077     3.040    lcd/prescaler9M/count_reg[1]
  -------------------------------------------------------------------
                         required time                          3.040    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  4.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 lcd/prescaler9M/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            lcd/prescaler9M/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.925%)  route 0.172ns (48.075%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.356ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.596    -0.583    lcd/prescaler9M/count_reg[0]_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y73         FDCE (Prop_fdce_C_Q)         0.141    -0.442 r  lcd/prescaler9M/count_reg[4]/Q
                         net (fo=5, routed)           0.172    -0.270    lcd/prescaler9M/count[4]
    SLICE_X98Y73         LUT6 (Prop_lut6_I4_O)        0.045    -0.225 r  lcd/prescaler9M/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    lcd/prescaler9M/count_0[5]
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.863    -0.356    lcd/prescaler9M/count_reg[0]_0
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[5]/C
                         clock pessimism             -0.215    -0.570    
                         clock uncertainty            0.113    -0.457    
    SLICE_X98Y73         FDCE (Hold_fdce_C_D)         0.121    -0.336    lcd/prescaler9M/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 lcd/prescaler9M/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            lcd/prescaler9M/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.028%)  route 0.140ns (42.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.356ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.596    -0.583    lcd/prescaler9M/count_reg[0]_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y73         FDCE (Prop_fdce_C_Q)         0.141    -0.442 r  lcd/prescaler9M/count_reg[2]/Q
                         net (fo=6, routed)           0.140    -0.302    lcd/prescaler9M/count[2]
    SLICE_X99Y73         LUT6 (Prop_lut6_I5_O)        0.045    -0.257 r  lcd/prescaler9M/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    lcd/prescaler9M/count_0[4]
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.863    -0.356    lcd/prescaler9M/count_reg[0]_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[4]/C
                         clock pessimism             -0.228    -0.583    
                         clock uncertainty            0.113    -0.470    
    SLICE_X99Y73         FDCE (Hold_fdce_C_D)         0.092    -0.378    lcd/prescaler9M/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 lcd/prescaler9M/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            lcd/prescaler9M/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.854%)  route 0.141ns (43.146%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.356ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.596    -0.583    lcd/prescaler9M/count_reg[0]_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y73         FDCE (Prop_fdce_C_Q)         0.141    -0.442 r  lcd/prescaler9M/count_reg[2]/Q
                         net (fo=6, routed)           0.141    -0.301    lcd/prescaler9M/count[2]
    SLICE_X99Y73         LUT6 (Prop_lut6_I5_O)        0.045    -0.256 r  lcd/prescaler9M/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    lcd/prescaler9M/count_0[2]
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.863    -0.356    lcd/prescaler9M/count_reg[0]_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[2]/C
                         clock pessimism             -0.228    -0.583    
                         clock uncertainty            0.113    -0.470    
    SLICE_X99Y73         FDCE (Hold_fdce_C_D)         0.091    -0.379    lcd/prescaler9M/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 lcd/prescaler9M/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            lcd/prescaler9M/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.780%)  route 0.166ns (47.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.356ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.596    -0.583    lcd/prescaler9M/count_reg[0]_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y73         FDCE (Prop_fdce_C_Q)         0.141    -0.442 f  lcd/prescaler9M/count_reg[0]/Q
                         net (fo=7, routed)           0.166    -0.276    lcd/prescaler9M/count[0]
    SLICE_X99Y73         LUT6 (Prop_lut6_I5_O)        0.045    -0.231 r  lcd/prescaler9M/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    lcd/prescaler9M/count[0]_i_1_n_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.863    -0.356    lcd/prescaler9M/count_reg[0]_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[0]/C
                         clock pessimism             -0.228    -0.583    
                         clock uncertainty            0.113    -0.470    
    SLICE_X99Y73         FDCE (Hold_fdce_C_D)         0.092    -0.378    lcd/prescaler9M/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 lcd/prescaler9M/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            lcd/prescaler9M/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.207ns (48.635%)  route 0.219ns (51.365%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.356ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.596    -0.583    lcd/prescaler9M/count_reg[0]_0
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.419 r  lcd/prescaler9M/count_reg[1]/Q
                         net (fo=7, routed)           0.219    -0.201    lcd/prescaler9M/count[1]
    SLICE_X98Y73         LUT4 (Prop_lut4_I2_O)        0.043    -0.158 r  lcd/prescaler9M/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    lcd/prescaler9M/count_0[3]
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.863    -0.356    lcd/prescaler9M/count_reg[0]_0
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[3]/C
                         clock pessimism             -0.228    -0.583    
                         clock uncertainty            0.113    -0.470    
    SLICE_X98Y73         FDCE (Hold_fdce_C_D)         0.131    -0.339    lcd/prescaler9M/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 lcd/prescaler9M/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            lcd/prescaler9M/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.209ns (48.875%)  route 0.219ns (51.125%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.356ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.596    -0.583    lcd/prescaler9M/count_reg[0]_0
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.419 r  lcd/prescaler9M/count_reg[1]/Q
                         net (fo=7, routed)           0.219    -0.201    lcd/prescaler9M/count[1]
    SLICE_X98Y73         LUT2 (Prop_lut2_I1_O)        0.045    -0.156 r  lcd/prescaler9M/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    lcd/prescaler9M/count_0[1]
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.863    -0.356    lcd/prescaler9M/count_reg[0]_0
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[1]/C
                         clock pessimism             -0.228    -0.583    
                         clock uncertainty            0.113    -0.470    
    SLICE_X98Y73         FDCE (Hold_fdce_C_D)         0.120    -0.350    lcd/prescaler9M/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 lcd/prescaler9M/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            lcd/prescaler9M/outflag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.254ns (47.351%)  route 0.282ns (52.649%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.354ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.596    -0.583    lcd/prescaler9M/count_reg[0]_0
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.419 f  lcd/prescaler9M/count_reg[5]/Q
                         net (fo=5, routed)           0.096    -0.323    lcd/prescaler9M/count[5]
    SLICE_X99Y73         LUT6 (Prop_lut6_I0_O)        0.045    -0.278 r  lcd/prescaler9M/outflag/O
                         net (fo=1, routed)           0.186    -0.092    lcd/prescaler9M/p_0_in
    SLICE_X100Y72        LUT2 (Prop_lut2_I0_O)        0.045    -0.047 r  lcd/prescaler9M/outflag_i_1/O
                         net (fo=1, routed)           0.000    -0.047    lcd/prescaler9M/outflag_i_1_n_0
    SLICE_X100Y72        FDCE                                         r  lcd/prescaler9M/outflag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.865    -0.354    lcd/prescaler9M/count_reg[0]_0
    SLICE_X100Y72        FDCE                                         r  lcd/prescaler9M/outflag_reg/C
                         clock pessimism             -0.215    -0.568    
                         clock uncertainty            0.113    -0.455    
    SLICE_X100Y72        FDCE (Hold_fdce_C_D)         0.120    -0.335    lcd/prescaler9M/outflag_reg
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.288    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PLL_clk_wiz_0_0_1
  To Clock:  clk_out1_PLL_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.440ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.440ns  (required time - arrival time)
  Source:                 lcd/prescaler9M/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            lcd/prescaler9M/outflag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (clk_out1_PLL_clk_wiz_0_0 rise@5.556ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 0.766ns (37.225%)  route 1.292ns (62.775%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.093ns = ( 3.462 - 5.556 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.767    -2.457    lcd/prescaler9M/count_reg[0]_0
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y73         FDCE (Prop_fdce_C_Q)         0.518    -1.939 f  lcd/prescaler9M/count_reg[1]/Q
                         net (fo=7, routed)           0.727    -1.213    lcd/prescaler9M/count[1]
    SLICE_X99Y73         LUT6 (Prop_lut6_I1_O)        0.124    -1.089 r  lcd/prescaler9M/outflag/O
                         net (fo=1, routed)           0.565    -0.524    lcd/prescaler9M/p_0_in
    SLICE_X100Y72        LUT2 (Prop_lut2_I0_O)        0.124    -0.400 r  lcd/prescaler9M/outflag_i_1/O
                         net (fo=1, routed)           0.000    -0.400    lcd/prescaler9M/outflag_i_1_n_0
    SLICE_X100Y72        FDCE                                         r  lcd/prescaler9M/outflag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      5.556     5.556 r  
    H16                                               0.000     5.556 r  sysclk (IN)
                         net (fo=0)                   0.000     5.556    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.936 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.117    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.229 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.778    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.869 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.594     3.462    lcd/prescaler9M/count_reg[0]_0
    SLICE_X100Y72        FDCE                                         r  lcd/prescaler9M/outflag_reg/C
                         clock pessimism             -0.385     3.077    
                         clock uncertainty           -0.113     2.964    
    SLICE_X100Y72        FDCE (Setup_fdce_C_D)        0.077     3.041    lcd/prescaler9M/outflag_reg
  -------------------------------------------------------------------
                         required time                          3.041    
                         arrival time                           0.400    
  -------------------------------------------------------------------
                         slack                                  3.440    

Slack (MET) :             3.752ns  (required time - arrival time)
  Source:                 lcd/prescaler9M/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            lcd/prescaler9M/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (clk_out1_PLL_clk_wiz_0_0 rise@5.556ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.698ns  (logic 0.773ns (45.537%)  route 0.925ns (54.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 3.461 - 5.556 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.767    -2.457    lcd/prescaler9M/count_reg[0]_0
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y73         FDCE (Prop_fdce_C_Q)         0.478    -1.979 r  lcd/prescaler9M/count_reg[3]/Q
                         net (fo=6, routed)           0.925    -1.055    lcd/prescaler9M/count[3]
    SLICE_X99Y73         LUT6 (Prop_lut6_I0_O)        0.295    -0.760 r  lcd/prescaler9M/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.760    lcd/prescaler9M/count_0[2]
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      5.556     5.556 r  
    H16                                               0.000     5.556 r  sysclk (IN)
                         net (fo=0)                   0.000     5.556    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.936 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.117    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.229 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.778    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.869 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.593     3.461    lcd/prescaler9M/count_reg[0]_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[2]/C
                         clock pessimism             -0.385     3.076    
                         clock uncertainty           -0.113     2.963    
    SLICE_X99Y73         FDCE (Setup_fdce_C_D)        0.029     2.992    lcd/prescaler9M/count_reg[2]
  -------------------------------------------------------------------
                         required time                          2.992    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  3.752    

Slack (MET) :             3.752ns  (required time - arrival time)
  Source:                 lcd/prescaler9M/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            lcd/prescaler9M/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (clk_out1_PLL_clk_wiz_0_0 rise@5.556ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.700ns  (logic 0.773ns (45.483%)  route 0.927ns (54.517%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 3.461 - 5.556 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.767    -2.457    lcd/prescaler9M/count_reg[0]_0
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y73         FDCE (Prop_fdce_C_Q)         0.478    -1.979 r  lcd/prescaler9M/count_reg[3]/Q
                         net (fo=6, routed)           0.927    -1.053    lcd/prescaler9M/count[3]
    SLICE_X99Y73         LUT6 (Prop_lut6_I0_O)        0.295    -0.758 r  lcd/prescaler9M/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.758    lcd/prescaler9M/count_0[4]
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      5.556     5.556 r  
    H16                                               0.000     5.556 r  sysclk (IN)
                         net (fo=0)                   0.000     5.556    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.936 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.117    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.229 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.778    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.869 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.593     3.461    lcd/prescaler9M/count_reg[0]_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[4]/C
                         clock pessimism             -0.385     3.076    
                         clock uncertainty           -0.113     2.963    
    SLICE_X99Y73         FDCE (Setup_fdce_C_D)        0.031     2.994    lcd/prescaler9M/count_reg[4]
  -------------------------------------------------------------------
                         required time                          2.994    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  3.752    

Slack (MET) :             3.873ns  (required time - arrival time)
  Source:                 lcd/prescaler9M/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            lcd/prescaler9M/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (clk_out1_PLL_clk_wiz_0_0 rise@5.556ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.628ns  (logic 0.580ns (35.624%)  route 1.048ns (64.376%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 3.461 - 5.556 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.767    -2.457    lcd/prescaler9M/count_reg[0]_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y73         FDCE (Prop_fdce_C_Q)         0.456    -2.001 r  lcd/prescaler9M/count_reg[2]/Q
                         net (fo=6, routed)           1.048    -0.953    lcd/prescaler9M/count[2]
    SLICE_X98Y73         LUT6 (Prop_lut6_I5_O)        0.124    -0.829 r  lcd/prescaler9M/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.829    lcd/prescaler9M/count_0[5]
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      5.556     5.556 r  
    H16                                               0.000     5.556 r  sysclk (IN)
                         net (fo=0)                   0.000     5.556    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.936 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.117    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.229 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.778    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.869 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.593     3.461    lcd/prescaler9M/count_reg[0]_0
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[5]/C
                         clock pessimism             -0.385     3.076    
                         clock uncertainty           -0.113     2.963    
    SLICE_X98Y73         FDCE (Setup_fdce_C_D)        0.081     3.044    lcd/prescaler9M/count_reg[5]
  -------------------------------------------------------------------
                         required time                          3.044    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  3.873    

Slack (MET) :             3.874ns  (required time - arrival time)
  Source:                 lcd/prescaler9M/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            lcd/prescaler9M/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (clk_out1_PLL_clk_wiz_0_0 rise@5.556ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 0.606ns (36.416%)  route 1.058ns (63.584%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 3.461 - 5.556 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.767    -2.457    lcd/prescaler9M/count_reg[0]_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y73         FDCE (Prop_fdce_C_Q)         0.456    -2.001 r  lcd/prescaler9M/count_reg[2]/Q
                         net (fo=6, routed)           1.058    -0.943    lcd/prescaler9M/count[2]
    SLICE_X98Y73         LUT4 (Prop_lut4_I3_O)        0.150    -0.793 r  lcd/prescaler9M/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.793    lcd/prescaler9M/count_0[3]
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      5.556     5.556 r  
    H16                                               0.000     5.556 r  sysclk (IN)
                         net (fo=0)                   0.000     5.556    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.936 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.117    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.229 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.778    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.869 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.593     3.461    lcd/prescaler9M/count_reg[0]_0
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[3]/C
                         clock pessimism             -0.385     3.076    
                         clock uncertainty           -0.113     2.963    
    SLICE_X98Y73         FDCE (Setup_fdce_C_D)        0.118     3.081    lcd/prescaler9M/count_reg[3]
  -------------------------------------------------------------------
                         required time                          3.081    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  3.874    

Slack (MET) :             3.975ns  (required time - arrival time)
  Source:                 lcd/prescaler9M/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            lcd/prescaler9M/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (clk_out1_PLL_clk_wiz_0_0 rise@5.556ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.476ns  (logic 0.773ns (52.368%)  route 0.703ns (47.632%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 3.461 - 5.556 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.767    -2.457    lcd/prescaler9M/count_reg[0]_0
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y73         FDCE (Prop_fdce_C_Q)         0.478    -1.979 r  lcd/prescaler9M/count_reg[3]/Q
                         net (fo=6, routed)           0.703    -1.276    lcd/prescaler9M/count[3]
    SLICE_X99Y73         LUT6 (Prop_lut6_I0_O)        0.295    -0.981 r  lcd/prescaler9M/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.981    lcd/prescaler9M/count[0]_i_1_n_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      5.556     5.556 r  
    H16                                               0.000     5.556 r  sysclk (IN)
                         net (fo=0)                   0.000     5.556    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.936 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.117    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.229 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.778    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.869 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.593     3.461    lcd/prescaler9M/count_reg[0]_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[0]/C
                         clock pessimism             -0.385     3.076    
                         clock uncertainty           -0.113     2.963    
    SLICE_X99Y73         FDCE (Setup_fdce_C_D)        0.031     2.994    lcd/prescaler9M/count_reg[0]
  -------------------------------------------------------------------
                         required time                          2.994    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  3.975    

Slack (MET) :             4.010ns  (required time - arrival time)
  Source:                 lcd/prescaler9M/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            lcd/prescaler9M/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (clk_out1_PLL_clk_wiz_0_0 rise@5.556ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.487ns  (logic 0.580ns (38.994%)  route 0.907ns (61.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 3.461 - 5.556 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.767    -2.457    lcd/prescaler9M/count_reg[0]_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y73         FDCE (Prop_fdce_C_Q)         0.456    -2.001 r  lcd/prescaler9M/count_reg[0]/Q
                         net (fo=7, routed)           0.907    -1.094    lcd/prescaler9M/count[0]
    SLICE_X98Y73         LUT2 (Prop_lut2_I0_O)        0.124    -0.970 r  lcd/prescaler9M/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.970    lcd/prescaler9M/count_0[1]
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      5.556     5.556 r  
    H16                                               0.000     5.556 r  sysclk (IN)
                         net (fo=0)                   0.000     5.556    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.936 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.117    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.229 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.778    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.869 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           1.593     3.461    lcd/prescaler9M/count_reg[0]_0
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[1]/C
                         clock pessimism             -0.385     3.076    
                         clock uncertainty           -0.113     2.963    
    SLICE_X98Y73         FDCE (Setup_fdce_C_D)        0.077     3.040    lcd/prescaler9M/count_reg[1]
  -------------------------------------------------------------------
                         required time                          3.040    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  4.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 lcd/prescaler9M/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            lcd/prescaler9M/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.925%)  route 0.172ns (48.075%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.356ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.596    -0.583    lcd/prescaler9M/count_reg[0]_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y73         FDCE (Prop_fdce_C_Q)         0.141    -0.442 r  lcd/prescaler9M/count_reg[4]/Q
                         net (fo=5, routed)           0.172    -0.270    lcd/prescaler9M/count[4]
    SLICE_X98Y73         LUT6 (Prop_lut6_I4_O)        0.045    -0.225 r  lcd/prescaler9M/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    lcd/prescaler9M/count_0[5]
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.863    -0.356    lcd/prescaler9M/count_reg[0]_0
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[5]/C
                         clock pessimism             -0.215    -0.570    
                         clock uncertainty            0.113    -0.457    
    SLICE_X98Y73         FDCE (Hold_fdce_C_D)         0.121    -0.336    lcd/prescaler9M/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 lcd/prescaler9M/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            lcd/prescaler9M/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.028%)  route 0.140ns (42.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.356ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.596    -0.583    lcd/prescaler9M/count_reg[0]_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y73         FDCE (Prop_fdce_C_Q)         0.141    -0.442 r  lcd/prescaler9M/count_reg[2]/Q
                         net (fo=6, routed)           0.140    -0.302    lcd/prescaler9M/count[2]
    SLICE_X99Y73         LUT6 (Prop_lut6_I5_O)        0.045    -0.257 r  lcd/prescaler9M/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    lcd/prescaler9M/count_0[4]
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.863    -0.356    lcd/prescaler9M/count_reg[0]_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[4]/C
                         clock pessimism             -0.228    -0.583    
                         clock uncertainty            0.113    -0.470    
    SLICE_X99Y73         FDCE (Hold_fdce_C_D)         0.092    -0.378    lcd/prescaler9M/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 lcd/prescaler9M/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            lcd/prescaler9M/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.854%)  route 0.141ns (43.146%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.356ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.596    -0.583    lcd/prescaler9M/count_reg[0]_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y73         FDCE (Prop_fdce_C_Q)         0.141    -0.442 r  lcd/prescaler9M/count_reg[2]/Q
                         net (fo=6, routed)           0.141    -0.301    lcd/prescaler9M/count[2]
    SLICE_X99Y73         LUT6 (Prop_lut6_I5_O)        0.045    -0.256 r  lcd/prescaler9M/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    lcd/prescaler9M/count_0[2]
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.863    -0.356    lcd/prescaler9M/count_reg[0]_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[2]/C
                         clock pessimism             -0.228    -0.583    
                         clock uncertainty            0.113    -0.470    
    SLICE_X99Y73         FDCE (Hold_fdce_C_D)         0.091    -0.379    lcd/prescaler9M/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 lcd/prescaler9M/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            lcd/prescaler9M/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.780%)  route 0.166ns (47.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.356ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.596    -0.583    lcd/prescaler9M/count_reg[0]_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y73         FDCE (Prop_fdce_C_Q)         0.141    -0.442 f  lcd/prescaler9M/count_reg[0]/Q
                         net (fo=7, routed)           0.166    -0.276    lcd/prescaler9M/count[0]
    SLICE_X99Y73         LUT6 (Prop_lut6_I5_O)        0.045    -0.231 r  lcd/prescaler9M/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    lcd/prescaler9M/count[0]_i_1_n_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.863    -0.356    lcd/prescaler9M/count_reg[0]_0
    SLICE_X99Y73         FDCE                                         r  lcd/prescaler9M/count_reg[0]/C
                         clock pessimism             -0.228    -0.583    
                         clock uncertainty            0.113    -0.470    
    SLICE_X99Y73         FDCE (Hold_fdce_C_D)         0.092    -0.378    lcd/prescaler9M/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 lcd/prescaler9M/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            lcd/prescaler9M/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.207ns (48.635%)  route 0.219ns (51.365%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.356ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.596    -0.583    lcd/prescaler9M/count_reg[0]_0
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.419 r  lcd/prescaler9M/count_reg[1]/Q
                         net (fo=7, routed)           0.219    -0.201    lcd/prescaler9M/count[1]
    SLICE_X98Y73         LUT4 (Prop_lut4_I2_O)        0.043    -0.158 r  lcd/prescaler9M/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    lcd/prescaler9M/count_0[3]
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.863    -0.356    lcd/prescaler9M/count_reg[0]_0
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[3]/C
                         clock pessimism             -0.228    -0.583    
                         clock uncertainty            0.113    -0.470    
    SLICE_X98Y73         FDCE (Hold_fdce_C_D)         0.131    -0.339    lcd/prescaler9M/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 lcd/prescaler9M/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            lcd/prescaler9M/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.209ns (48.875%)  route 0.219ns (51.125%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.356ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.596    -0.583    lcd/prescaler9M/count_reg[0]_0
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.419 r  lcd/prescaler9M/count_reg[1]/Q
                         net (fo=7, routed)           0.219    -0.201    lcd/prescaler9M/count[1]
    SLICE_X98Y73         LUT2 (Prop_lut2_I1_O)        0.045    -0.156 r  lcd/prescaler9M/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    lcd/prescaler9M/count_0[1]
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.863    -0.356    lcd/prescaler9M/count_reg[0]_0
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[1]/C
                         clock pessimism             -0.228    -0.583    
                         clock uncertainty            0.113    -0.470    
    SLICE_X98Y73         FDCE (Hold_fdce_C_D)         0.120    -0.350    lcd/prescaler9M/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 lcd/prescaler9M/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            lcd/prescaler9M/outflag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL_clk_wiz_0_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_PLL_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL_clk_wiz_0_0 rise@0.000ns - clk_out1_PLL_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.254ns (47.351%)  route 0.282ns (52.649%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.354ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.596    -0.583    lcd/prescaler9M/count_reg[0]_0
    SLICE_X98Y73         FDCE                                         r  lcd/prescaler9M/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.419 f  lcd/prescaler9M/count_reg[5]/Q
                         net (fo=5, routed)           0.096    -0.323    lcd/prescaler9M/count[5]
    SLICE_X99Y73         LUT6 (Prop_lut6_I0_O)        0.045    -0.278 r  lcd/prescaler9M/outflag/O
                         net (fo=1, routed)           0.186    -0.092    lcd/prescaler9M/p_0_in
    SLICE_X100Y72        LUT2 (Prop_lut2_I0_O)        0.045    -0.047 r  lcd/prescaler9M/outflag_i_1/O
                         net (fo=1, routed)           0.000    -0.047    lcd/prescaler9M/outflag_i_1_n_0
    SLICE_X100Y72        FDCE                                         r  lcd/prescaler9M/outflag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_in1_PLL_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    lcd/PLL180M/PLL_i/clk_wiz_0/inst/clk_out1_PLL_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  lcd/PLL180M/PLL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7, routed)           0.865    -0.354    lcd/prescaler9M/count_reg[0]_0
    SLICE_X100Y72        FDCE                                         r  lcd/prescaler9M/outflag_reg/C
                         clock pessimism             -0.215    -0.568    
                         clock uncertainty            0.113    -0.455    
    SLICE_X100Y72        FDCE (Hold_fdce_C_D)         0.120    -0.335    lcd/prescaler9M/outflag_reg
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.288    





