/**************************************************************************
 * FILE NAME: S32K312.h                                                   *
 * REVISION:  1.1                                                         *
 *                                                                        *
 * DESCRIPTION:                                                           *
 * This file contains all of the register and bit field definitions for   *
 * the S32K312.                                                           *
 *========================================================================*
 * UPDATE HISTORY                                                         *
 * REV      AUTHOR      DATE       DESCRIPTION OF CHANGE                  *
 * ---   -----------  ---------    ---------------------                  *
 * 1.0    Taru Shree   01-Oct-20    1)Initial release based on            * 
 *                                  RM Rev.1.                             *
 *                                  2)TRGMUX-                             *
 *                                  Following register names are changed- *
 *                                  -LPCMP_0 is changed to LPCMP_0r.      *
 *                                  -LPCMP_1 is changed to LPCMP_1r.      *
 *                                  -BCTU is changed to BCTUr.            *
 *                                  -FLEXIO is changed to FLEXIOr.        *
 *                                  -LPI2C_0 is changed to LPI2C_0r.      *
 *                                  -LPSPI_0 is changed to LPSPI_0r.      *
 *                                  -LPSPI_1 is changed to LPSPI_1r.      *
 *                                  -LPSPI_2 is changed to LPSPI_2r.      *
 *                                  -LPUART_0 is changed to LPUART_0r.    *
 *                                  -LPUART_1 is changed to LPUART_1r.    *
 *                                  -LPUART_2 is changed to LPUART_2r.    *
 *                                  -LPUART_3 is changed to LPUART_3r.    *
 *                                                                        * 
 * 1.1    Taru Shree   15-Mar-21    1)Initial release based on            * 
 *                                  RM Rev.2 Draft B.                     *
 *                                  2)ADC-                                *
 *                                  -ICDR registers are converted into    *
 *                                   array.                               *
 *                                  -AMSIO and CAL2 registers are added.  *
 *                                  3)DCM-                                *
 *                                  -DCMSTAT Register:                    *
 *                                   -DCMOTAA and DCMOTAR bitfields are   *
 *                                    removed.                            * 
 *                                   -DCMERR and DCMUTS bitfields are     *
 *                                    added.                              *
 *                                  -DCMMISC Register: DCMDBGE bitfield   *
 *                                   is added.                            *
 *                                  4)FLASH-                              *
 *                                  -ADR Register:                        *
 *                                   A3 and A4 bitfields are removed.     *
 *                                  -AMCR, AMCRS, APEADR, ADATA, ASPELOCK *
 *                                   and ASSPELOCK registers are removed. *
 *                                  5)MDM_AP-                             *
 *                                  -MDMAPSTTS Register:                  *
 *                                   HSEHLT, HSEBPDPSLP, HSEBSLPNG And    *
 *                                   CM0PDBGRST bitfields are removed.    *
 *                                  -MDMAPCTL register:                   *
 *                                   HSEBDBGREQ and CM0PDBGRSRT bitfield  *
 *                                   are removed.                         *
 *                                  6)MSCM-                               *
 *                                  -CP1TYPE, CP1NUM, CP1REV, CP1CFG0,    *
 *                                   CP1CFG1, CP1CFG2 and CP1CFG3         *
 *                                   registers are removed.               * 
 *                                  -IRCPmISRn register:                  *
 *                                   CP1_INT bitfield is removed.         * 
 *                                  -XN_CTRL register is added.           *
 *                                  -ENEDC register is updated.           *
 *                                  -IRSPRC register:                     *
 *                                   M7_1 Bitfield is removed.            *  
 *                                  7)PFLASH-                             *
 *                                  PFCPGM_APEADR_L and PFCPGM_APEADR_P   *
 *                                  registers are removed.                *
 *                                  8)VIRT_WRAPPER-                       *
 *                                  A register array is renamed as REG_A. *
 *                                  9)XRDC instance is added.             *
 *                                  10)FLASH_ALT And PFLASH_ALT instances *
 *                                  are removed.                          *  
 *========================================================================*
 * Copyright 2013-2016 Freescale Semiconductor, Inc.                      *
 * Copyright 2016-2021 NXP                                                *
 *                                                                        *********
 * NXP Confidential. This software is owned or controlled by NXP and may only be  *
 * used strictly in accordance with the applicable license terms. By expressly    *
 * accepting such terms or by downloading, installing, activating and/or otherwise*
 * using the software, you are agreeing that you have read, and that you agree to *
 * comply with and are bound by, such license terms. If you do not agree to be    *
 * bound by the applicable license terms, then you may not retain, install,       *
 * activate or otherwise use the software. The production use license in  *********
 * Section 2.3 is expressly granted for this software.                    *
 *                                                                        *
 **************************************************************************/
/*>>>>>>> NOTE! this file is auto-generated please do not edit it! <<<<<<<*/

/**************************************************************************
 * Example register & bit field write:                                    *
 *                                                                        *
 *  <MODULE>.<REGISTER>.B.<BIT> = 1;                                      *
 *  <MODULE>.<REGISTER>.R       = 0x10000000;                             *
 *                                                                        *
 **************************************************************************/

#ifndef _S32K312_H_
#define _S32K312_H_
#include "std_typedefs.h"
#ifdef __cplusplus
extern "C" {
#endif
#ifdef __MWERKS__
#pragma push
#pragma ANSI_strict off
#endif
#ifdef __ghs__
#pragma ghs nowarning 618
#endif
#ifdef __GNUC__
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wpedantic"
#endif


/* ============================================================================
   =============================== Module: ADC ================================
   ============================================================================ */

typedef union ADC_MCR_union_tag {      /* Main Configuration */
  vuint32_t R;
  struct {
    vuint32_t PWDN:1;                  /* Power Down */
    vuint32_t ADCLKSEL:2;              /* Conversion Clock (AD_clk) Frequency Selection */
    vuint32_t _unused_3:2;
    vuint32_t ACKO:1;                  /* Auto Clock Off */
    vuint32_t ABORT:1;                 /* Abort Conversion */
    vuint32_t ABORTCHAIN:1;            /* Abort Chain */
    vuint32_t _unused_8:1;
    vuint32_t AVGS:2;                  /* Averaging Select */
    vuint32_t AVGEN:1;                 /* Averaging Enable */
    vuint32_t _unused_12:3;
    vuint32_t STCL:1;                  /* Self-Test Configuration Lock */
    vuint32_t BCTU_MODE:1;             /* Body Cross Trigger Unit Mode Select */
    vuint32_t BCTUEN:1;                /* Body Cross Trigger Unit Enable */
    vuint32_t _unused_18:2;
    vuint32_t JSTART:1;                /* Injected Start */
    vuint32_t JEDGE:1;                 /* Injected Trigger Edge Selection */
    vuint32_t JTRGEN:1;                /* Injection Trigger Enable */
    vuint32_t _unused_23:1;
    vuint32_t NSTART:1;                /* Start Normal Conversion */
    vuint32_t XSTRTEN:1;               /* Auxiliary External Start Enable */
    vuint32_t EDGE:1;                  /* External Trigger Edge Selection */
    vuint32_t TRGEN:1;                 /* External Trigger Enable */
    vuint32_t _unused_28:1;
    vuint32_t MODE:1;                  /* Normal Conversion Mode */
    vuint32_t WLSIDE:1;                /* Write Left-Aligned */
    vuint32_t OWREN:1;                 /* Overwrite Enable */
  } B;
} ADC_MCR_tag;

typedef union ADC_MSR_union_tag {      /* Main Status */
  vuint32_t R;
  struct {
    vuint32_t ADCSTATUS:3;             /* ADC State */
    vuint32_t _unused_3:2;
    vuint32_t ACKO:1;                  /* Auto Clock-Off On */
    vuint32_t _unused_6:3;
    vuint32_t CHADDR:7;                /* Input Under Measure */
    vuint32_t BCTUSTART:1;             /* BCTU Conversion Started */
    vuint32_t _unused_17:1;
    vuint32_t SELF_TEST_S:1;
    vuint32_t _unused_19:1;
    vuint32_t JSTART:1;                /* Injected Conversion Started */
    vuint32_t _unused_21:2;
    vuint32_t JABORT:1;                /* Injected Conversion Aborted */
    vuint32_t NSTART:1;                /* Normal Conversion Started */
    vuint32_t _unused_25:6;
    vuint32_t CALIBRTD:1;              /* Calibration Status */
  } B;
} ADC_MSR_tag;

typedef union ADC_ISR_union_tag {      /* Interrupt Status */
  vuint32_t R;
  struct {
    vuint32_t ECH:1;                   /* End Of Chain Conversion */
    vuint32_t EOC:1;                   /* End Of Conversion */
    vuint32_t JECH:1;                  /* End Of Injected Chain Conversion */
    vuint32_t JEOC:1;                  /* End Of Injected Conversion */
    vuint32_t EOBCTU:1;                /* End Of BCTU Conversion */
    vuint32_t _unused_5:27;
  } B;
} ADC_ISR_tag;

typedef union ADC_CEOCFR0_union_tag {  /* Channel End Of Conversion Flag For Precision Inputs */
  vuint32_t R;
  struct {
    vuint32_t PIEOCF0:1;               /* Precision Input End Of Conversion Flag */
    vuint32_t PIEOCF1:1;               /* Precision Input End Of Conversion Flag */
    vuint32_t PIEOCF2:1;               /* Precision Input End Of Conversion Flag */
    vuint32_t PIEOCF3:1;               /* Precision Input End Of Conversion Flag */
    vuint32_t PIEOCF4:1;               /* Precision Input End Of Conversion Flag */
    vuint32_t PIEOCF5:1;               /* Precision Input End Of Conversion Flag */
    vuint32_t PIEOCF6:1;               /* Precision Input End Of Conversion Flag */
    vuint32_t PIEOCF7:1;               /* Precision Input End Of Conversion Flag */
    vuint32_t _unused_8:1;
    vuint32_t _unused_9:1;
    vuint32_t _unused_10:22;
  } B;
} ADC_CEOCFR0_tag;

typedef union ADC_CEOCFR1_union_tag {  /* Channel End Of Conversion Flag For Standard Inputs */
  vuint32_t R;
  struct {
    vuint32_t SIEOCF0:1;               /* Standard Input End Of Conversion Flag */
    vuint32_t SIEOCF1:1;               /* Standard Input End Of Conversion Flag */
    vuint32_t SIEOCF2:1;               /* Standard Input End Of Conversion Flag */
    vuint32_t SIEOCF3:1;               /* Standard Input End Of Conversion Flag */
    vuint32_t SIEOCF4:1;               /* Standard Input End Of Conversion Flag */
    vuint32_t SIEOCF5:1;               /* Standard Input End Of Conversion Flag */
    vuint32_t SIEOCF6:1;               /* Standard Input End Of Conversion Flag */
    vuint32_t SIEOCF7:1;               /* Standard Input End Of Conversion Flag */
    vuint32_t SIEOCF8:1;               /* Standard Input End Of Conversion Flag */
    vuint32_t SIEOCF9:1;               /* Standard Input End Of Conversion Flag */
    vuint32_t SIEOCF10:1;              /* Standard Input End Of Conversion Flag */
    vuint32_t SIEOCF11:1;              /* Standard Input End Of Conversion Flag */
    vuint32_t SIEOCF12:1;              /* Standard Input End Of Conversion Flag */
    vuint32_t SIEOCF13:1;              /* Standard Input End Of Conversion Flag */
    vuint32_t SIEOCF14:1;              /* Standard Input End Of Conversion Flag */
    vuint32_t SIEOCF15:1;              /* Standard Input End Of Conversion Flag */
    vuint32_t SIEOCF16:1;              /* Standard Input End Of Conversion Flag */
    vuint32_t SIEOCF17:1;              /* Standard Input End Of Conversion Flag */
    vuint32_t SIEOCF18:1;              /* Standard Input End Of Conversion Flag */
    vuint32_t SIEOCF19:1;              /* Standard Input End Of Conversion Flag */
    vuint32_t SIEOCF20:1;              /* Standard Input End Of Conversion Flag */
    vuint32_t SIEOCF21:1;              /* Standard Input End Of Conversion Flag */
    vuint32_t SIEOCF22:1;              /* Standard Input End Of Conversion Flag */
    vuint32_t SIEOCF23:1;              /* Standard Input End Of Conversion Flag */
    vuint32_t _unused_24:8;
  } B;
} ADC_CEOCFR1_tag;

typedef union ADC_CEOCFR2_union_tag {  /* Channel End Of Conversion Flag For External Inputs */
  vuint32_t R;
  struct {
    vuint32_t EIEOCF0:1;               /* External Input End Of Conversion Flag */
    vuint32_t EIEOCF1:1;               /* External Input End Of Conversion Flag */
    vuint32_t EIEOCF2:1;               /* External Input End Of Conversion Flag */
    vuint32_t EIEOCF3:1;               /* External Input End Of Conversion Flag */
    vuint32_t EIEOCF4:1;               /* External Input End Of Conversion Flag */
    vuint32_t EIEOCF5:1;               /* External Input End Of Conversion Flag */
    vuint32_t EIEOCF6:1;               /* External Input End Of Conversion Flag */
    vuint32_t EIEOCF7:1;               /* External Input End Of Conversion Flag */
    vuint32_t EIEOCF8:1;               /* External Input End Of Conversion Flag */
    vuint32_t EIEOCF9:1;               /* External Input End Of Conversion Flag */
    vuint32_t EIEOCF10:1;              /* External Input End Of Conversion Flag */
    vuint32_t EIEOCF11:1;              /* External Input End Of Conversion Flag */
    vuint32_t EIEOCF12:1;              /* External Input End Of Conversion Flag */
    vuint32_t EIEOCF13:1;              /* External Input End Of Conversion Flag */
    vuint32_t EIEOCF14:1;              /* External Input End Of Conversion Flag */
    vuint32_t EIEOCF15:1;              /* External Input End Of Conversion Flag */
    vuint32_t EIEOCF16:1;              /* External Input End Of Conversion Flag */
    vuint32_t EIEOCF17:1;              /* External Input End Of Conversion Flag */
    vuint32_t EIEOCF18:1;              /* External Input End Of Conversion Flag */
    vuint32_t EIEOCF19:1;              /* External Input End Of Conversion Flag */
    vuint32_t EIEOCF20:1;              /* External Input End Of Conversion Flag */
    vuint32_t EIEOCF21:1;              /* External Input End Of Conversion Flag */
    vuint32_t EIEOCF22:1;              /* External Input End Of Conversion Flag */
    vuint32_t EIEOCF23:1;              /* External Input End Of Conversion Flag */
    vuint32_t EIEOCF24:1;              /* External Input End Of Conversion Flag */
    vuint32_t EIEOCF25:1;              /* External Input End Of Conversion Flag */
    vuint32_t EIEOCF26:1;              /* External Input End Of Conversion Flag */
    vuint32_t EIEOCF27:1;              /* External Input End Of Conversion Flag */
    vuint32_t EIEOCF28:1;              /* External Input End Of Conversion Flag */
    vuint32_t EIEOCF29:1;              /* External Input End Of Conversion Flag */
    vuint32_t EIEOCF30:1;              /* External Input End Of Conversion Flag */
    vuint32_t EIEOCF31:1;              /* External Input End Of Conversion Flag */
  } B;
} ADC_CEOCFR2_tag;

typedef union ADC_IMR_union_tag {      /* Interrupt Mask */
  vuint32_t R;
  struct {
    vuint32_t MSKECH:1;                /* ECH Interrupt Flag Enable */
    vuint32_t MSKEOC:1;                /* EOC Interrupt Flag Enable */
    vuint32_t MSKJECH:1;               /* JECH Interrupt Flag Enable */
    vuint32_t MSKJEOC:1;               /* JEOC Interrupt Flag Enable */
    vuint32_t MSKEOBCTU:1;             /* EOBCTU Interrupt Flag Enable */
    vuint32_t _unused_5:27;
  } B;
} ADC_IMR_tag;

typedef union ADC_CIMR0_union_tag {    /* EOC Interrupt Enable For Precision Inputs */
  vuint32_t R;
  struct {
    vuint32_t PIEOCIEN0:1;             /* Precision Input EOC Interrupt Enable */
    vuint32_t PIEOCIEN1:1;             /* Precision Input EOC Interrupt Enable */
    vuint32_t PIEOCIEN2:1;             /* Precision Input EOC Interrupt Enable */
    vuint32_t PIEOCIEN3:1;             /* Precision Input EOC Interrupt Enable */
    vuint32_t PIEOCIEN4:1;             /* Precision Input EOC Interrupt Enable */
    vuint32_t PIEOCIEN5:1;             /* Precision Input EOC Interrupt Enable */
    vuint32_t PIEOCIEN6:1;             /* Precision Input EOC Interrupt Enable */
    vuint32_t PIEOCIEN7:1;             /* Precision Input EOC Interrupt Enable */
    vuint32_t _unused_8:1;
    vuint32_t _unused_9:1;
    vuint32_t _unused_10:22;
  } B;
} ADC_CIMR0_tag;

typedef union ADC_CIMR1_union_tag {    /* EOC Interrupt Enable For Standard Inputs */
  vuint32_t R;
  struct {
    vuint32_t SIEOCIEN0:1;             /* Standard Input EOC Interrupt Enable */
    vuint32_t SIEOCIEN1:1;             /* Standard Input EOC Interrupt Enable */
    vuint32_t SIEOCIEN2:1;             /* Standard Input EOC Interrupt Enable */
    vuint32_t SIEOCIEN3:1;             /* Standard Input EOC Interrupt Enable */
    vuint32_t SIEOCIEN4:1;             /* Standard Input EOC Interrupt Enable */
    vuint32_t SIEOCIEN5:1;             /* Standard Input EOC Interrupt Enable */
    vuint32_t SIEOCIEN6:1;             /* Standard Input EOC Interrupt Enable */
    vuint32_t SIEOCIEN7:1;             /* Standard Input EOC Interrupt Enable */
    vuint32_t SIEOCIEN8:1;             /* Standard Input EOC Interrupt Enable */
    vuint32_t SIEOCIEN9:1;             /* Standard Input EOC Interrupt Enable */
    vuint32_t SIEOCIEN10:1;            /* Standard Input EOC Interrupt Enable */
    vuint32_t SIEOCIEN11:1;            /* Standard Input EOC Interrupt Enable */
    vuint32_t SIEOCIEN12:1;            /* Standard Input EOC Interrupt Enable */
    vuint32_t SIEOCIEN13:1;            /* Standard Input EOC Interrupt Enable */
    vuint32_t SIEOCIEN14:1;            /* Standard Input EOC Interrupt Enable */
    vuint32_t SIEOCIEN15:1;            /* Standard Input EOC Interrupt Enable */
    vuint32_t SIEOCIEN16:1;            /* Standard Input EOC Interrupt Enable */
    vuint32_t SIEOCIEN17:1;            /* Standard Input EOC Interrupt Enable */
    vuint32_t SIEOCIEN18:1;            /* Standard Input EOC Interrupt Enable */
    vuint32_t SIEOCIEN19:1;            /* Standard Input EOC Interrupt Enable */
    vuint32_t SIEOCIEN20:1;            /* Standard Input EOC Interrupt Enable */
    vuint32_t SIEOCIEN21:1;            /* Standard Input EOC Interrupt Enable */
    vuint32_t SIEOCIEN22:1;            /* Standard Input EOC Interrupt Enable */
    vuint32_t SIEOCIEN23:1;            /* Standard Input EOC Interrupt Enable */
    vuint32_t _unused_24:8;
  } B;
} ADC_CIMR1_tag;

typedef union ADC_CIMR2_union_tag {    /* EOC Interrupt Enable For External Inputs */
  vuint32_t R;
  struct {
    vuint32_t EIEOCIEN0:1;             /* External Input EOC Interrupt Enable */
    vuint32_t EIEOCIEN1:1;             /* External Input EOC Interrupt Enable */
    vuint32_t EIEOCIEN2:1;             /* External Input EOC Interrupt Enable */
    vuint32_t EIEOCIEN3:1;             /* External Input EOC Interrupt Enable */
    vuint32_t EIEOCIEN4:1;             /* External Input EOC Interrupt Enable */
    vuint32_t EIEOCIEN5:1;             /* External Input EOC Interrupt Enable */
    vuint32_t EIEOCIEN6:1;             /* External Input EOC Interrupt Enable */
    vuint32_t EIEOCIEN7:1;             /* External Input EOC Interrupt Enable */
    vuint32_t EIEOCIEN8:1;             /* External Input EOC Interrupt Enable */
    vuint32_t EIEOCIEN9:1;             /* External Input EOC Interrupt Enable */
    vuint32_t EIEOCIEN10:1;            /* External Input EOC Interrupt Enable */
    vuint32_t EIEOCIEN11:1;            /* External Input EOC Interrupt Enable */
    vuint32_t EIEOCIEN12:1;            /* External Input EOC Interrupt Enable */
    vuint32_t EIEOCIEN13:1;            /* External Input EOC Interrupt Enable */
    vuint32_t EIEOCIEN14:1;            /* External Input EOC Interrupt Enable */
    vuint32_t EIEOCIEN15:1;            /* External Input EOC Interrupt Enable */
    vuint32_t EIEOCIEN16:1;            /* External Input EOC Interrupt Enable */
    vuint32_t EIEOCIEN17:1;            /* External Input EOC Interrupt Enable */
    vuint32_t EIEOCIEN18:1;            /* External Input EOC Interrupt Enable */
    vuint32_t EIEOCIEN19:1;            /* External Input EOC Interrupt Enable */
    vuint32_t EIEOCIEN20:1;            /* External Input EOC Interrupt Enable */
    vuint32_t EIEOCIEN21:1;            /* External Input EOC Interrupt Enable */
    vuint32_t EIEOCIEN22:1;            /* External Input EOC Interrupt Enable */
    vuint32_t EIEOCIEN23:1;            /* External Input EOC Interrupt Enable */
    vuint32_t EIEOCIEN24:1;            /* External Input EOC Interrupt Enable */
    vuint32_t EIEOCIEN25:1;            /* External Input EOC Interrupt Enable */
    vuint32_t EIEOCIEN26:1;            /* External Input EOC Interrupt Enable */
    vuint32_t EIEOCIEN27:1;            /* External Input EOC Interrupt Enable */
    vuint32_t EIEOCIEN28:1;            /* External Input EOC Interrupt Enable */
    vuint32_t EIEOCIEN29:1;            /* External Input EOC Interrupt Enable */
    vuint32_t EIEOCIEN30:1;            /* External Input EOC Interrupt Enable */
    vuint32_t EIEOCIEN31:1;            /* External Input EOC Interrupt Enable */
  } B;
} ADC_CIMR2_tag;

typedef union ADC_WTISR_union_tag {    /* Analog Watchdog Threshold Interrupt Status */
  vuint32_t R;
  struct {
    vuint32_t LAWIF1:1;                /* Low Analog Watchdog Interrupt Flag 1 */
    vuint32_t HAWIF1:1;                /* High Analog Watchdog Interrupt Flag 1 */
    vuint32_t LAWIF2:1;                /* Low Analog Watchdog Interrupt Flag 2 */
    vuint32_t HAWIF2:1;                /* High Analog Watchdog Interrupt Flag 2 */
    vuint32_t LAWIF3:1;                /* Low Analog Watchdog Interrupt Flag 3 */
    vuint32_t HAWIF3:1;                /* High Analog Watchdog Interrupt Flag 3 */
    vuint32_t LAWIF4:1;                /* Low Analog Watchdog Interrupt Flag 4 */
    vuint32_t HAWIF4:1;                /* High Analog Watchdog Interrupt Flag 4 */
    vuint32_t LAWIF5:1;                /* Low Analog Watchdog Interrupt Flag 5 */
    vuint32_t HAWIF5:1;                /* High Analog Watchdog Interrupt Flag 5 */
    vuint32_t LAWIF6:1;                /* Low Analog Watchdog Interrupt Flag 6 */
    vuint32_t HAWIF6:1;                /* High Analog Watchdog Interrupt Flag 6 */
    vuint32_t LAWIF7:1;                /* Low Analog Watchdog Interrupt Flag 7 */
    vuint32_t HAWIF7:1;                /* High Analog Watchdog Interrupt Flag 7 */
    vuint32_t LAWIF8:1;                /* Low Analog Watchdog Interrupt Flag 8 */
    vuint32_t HAWIF8:1;                /* High Analog Watchdog Interrupt Flag 8 */
    vuint32_t LAWIF9:1;                /* Low Analog Watchdog Interrupt Flag 9 */
    vuint32_t HAWIF9:1;                /* High Analog Watchdog Interrupt Flag 9 */
    vuint32_t LAWIF10:1;               /* Low Analog Watchdog Interrupt Flag 10 */
    vuint32_t HAWIF10:1;               /* High Analog Watchdog Interrupt Flag 10 */
    vuint32_t LAWIF11:1;               /* Low Analog Watchdog Interrupt Flag 11 */
    vuint32_t HAWIF11:1;               /* High Analog Watchdog Interrupt Flag 11 */
    vuint32_t LAWIF12:1;               /* Low Analog Watchdog Interrupt Flag 12 */
    vuint32_t HAWIF12:1;               /* High Analog Watchdog Interrupt Flag 12 */
    vuint32_t LAWIF13:1;               /* Low Analog Watchdog Interrupt Flag 13 */
    vuint32_t HAWIF13:1;               /* High Analog Watchdog Interrupt Flag 13 */
    vuint32_t LAWIF14:1;               /* Low Analog Watchdog Interrupt Flag 14 */
    vuint32_t HAWIF14:1;               /* High Analog Watchdog Interrupt Flag 14 */
    vuint32_t LAWIF15:1;               /* Low Analog Watchdog Interrupt Flag 15 */
    vuint32_t HAWIF15:1;               /* High Analog Watchdog Interrupt Flag 15 */
    vuint32_t LAWIF16:1;               /* Low Analog Watchdog Interrupt Flag 16 */
    vuint32_t HAWIF16:1;               /* High Analog Watchdog Interrupt Flag 16 */
  } B;
} ADC_WTISR_tag;

typedef union ADC_WTIMR_union_tag {    /* Analog Watchdog Threshold Interrupt Enable */
  vuint32_t R;
  struct {
    vuint32_t LAWIFEN1:1;              /* Low Analog Watchdog Interrupt Flag Enable 1 */
    vuint32_t HDWIFEN1:1;              /* High Data Watchdog Interrupt Flag Enable 1 */
    vuint32_t LAWIFEN2:1;              /* Low Analog Watchdog Interrupt Flag Enable 2 */
    vuint32_t HDWIFEN2:1;              /* High Data Watchdog Interrupt Flag Enable 2 */
    vuint32_t LAWIFEN3:1;              /* Low Analog Watchdog Interrupt Flag Enable 3 */
    vuint32_t HDWIFEN3:1;              /* High Data Watchdog Interrupt Flag Enable 3 */
    vuint32_t LAWIFEN4:1;              /* Low Analog Watchdog Interrupt Flag Enable 4 */
    vuint32_t HDWIFEN4:1;              /* High Data Watchdog Interrupt Flag Enable 4 */
    vuint32_t _unused_8:24;
  } B;
} ADC_WTIMR_tag;

typedef union ADC_DMAE_union_tag {     /* Direct Memory Access Configuration */
  vuint32_t R;
  struct {
    vuint32_t DMAEN:1;                 /* DMA Enable */
    vuint32_t DCLR:1;                  /* DMA Clear Request */
    vuint32_t _unused_2:30;
  } B;
} ADC_DMAE_tag;

typedef union ADC_DMAR0_union_tag {    /* DMA Request Enable For Precision Inputs */
  vuint32_t R;
  struct {
    vuint32_t PIDMAREN0:1;             /* Precision Input DMA Request Enable n */
    vuint32_t PIDMAREN1:1;             /* Precision Input DMA Request Enable n */
    vuint32_t PIDMAREN2:1;             /* Precision Input DMA Request Enable n */
    vuint32_t PIDMAREN3:1;             /* Precision Input DMA Request Enable n */
    vuint32_t PIDMAREN4:1;             /* Precision Input DMA Request Enable n */
    vuint32_t PIDMAREN5:1;             /* Precision Input DMA Request Enable n */
    vuint32_t PIDMAREN6:1;             /* Precision Input DMA Request Enable n */
    vuint32_t PIDMAREN7:1;             /* Precision Input DMA Request Enable n */
    vuint32_t _unused_8:1;
    vuint32_t _unused_9:1;
    vuint32_t _unused_10:22;
  } B;
} ADC_DMAR0_tag;

typedef union ADC_DMAR1_union_tag {    /* DMA Request Enable For Standard Inputs */
  vuint32_t R;
  struct {
    vuint32_t SIDMAREN0:1;             /* Standard Input DMA Request Enable n */
    vuint32_t SIDMAREN1:1;             /* Standard Input DMA Request Enable n */
    vuint32_t SIDMAREN2:1;             /* Standard Input DMA Request Enable n */
    vuint32_t SIDMAREN3:1;             /* Standard Input DMA Request Enable n */
    vuint32_t SIDMAREN4:1;             /* Standard Input DMA Request Enable n */
    vuint32_t SIDMAREN5:1;             /* Standard Input DMA Request Enable n */
    vuint32_t SIDMAREN6:1;             /* Standard Input DMA Request Enable n */
    vuint32_t SIDMAREN7:1;             /* Standard Input DMA Request Enable n */
    vuint32_t SIDMAREN8:1;             /* Standard Input DMA Request Enable n */
    vuint32_t SIDMAREN9:1;             /* Standard Input DMA Request Enable n */
    vuint32_t SIDMAREN10:1;            /* Standard Input DMA Request Enable n */
    vuint32_t SIDMAREN11:1;            /* Standard Input DMA Request Enable n */
    vuint32_t SIDMAREN12:1;            /* Standard Input DMA Request Enable n */
    vuint32_t SIDMAREN13:1;            /* Standard Input DMA Request Enable n */
    vuint32_t SIDMAREN14:1;            /* Standard Input DMA Request Enable n */
    vuint32_t SIDMAREN15:1;            /* Standard Input DMA Request Enable n */
    vuint32_t SIDMAREN16:1;            /* Standard Input DMA Request Enable n */
    vuint32_t SIDMAREN17:1;            /* Standard Input DMA Request Enable n */
    vuint32_t SIDMAREN18:1;            /* Standard Input DMA Request Enable n */
    vuint32_t SIDMAREN19:1;            /* Standard Input DMA Request Enable n */
    vuint32_t SIDMAREN20:1;            /* Standard Input DMA Request Enable n */
    vuint32_t SIDMAREN21:1;            /* Standard Input DMA Request Enable n */
    vuint32_t SIDMAREN22:1;            /* Standard Input DMA Request Enable n */
    vuint32_t SIDMAREN23:1;            /* Standard Input DMA Request Enable n */
    vuint32_t _unused_24:8;
  } B;
} ADC_DMAR1_tag;

typedef union ADC_DMAR2_union_tag {    /* DMA Request Enable For External Inputs */
  vuint32_t R;
  struct {
    vuint32_t EIDMAREN0:1;             /* External Input DMA Request Enable n */
    vuint32_t EIDMAREN1:1;             /* External Input DMA Request Enable n */
    vuint32_t EIDMAREN2:1;             /* External Input DMA Request Enable n */
    vuint32_t EIDMAREN3:1;             /* External Input DMA Request Enable n */
    vuint32_t EIDMAREN4:1;             /* External Input DMA Request Enable n */
    vuint32_t EIDMAREN5:1;             /* External Input DMA Request Enable n */
    vuint32_t EIDMAREN6:1;             /* External Input DMA Request Enable n */
    vuint32_t EIDMAREN7:1;             /* External Input DMA Request Enable n */
    vuint32_t EIDMAREN8:1;             /* External Input DMA Request Enable n */
    vuint32_t EIDMAREN9:1;             /* External Input DMA Request Enable n */
    vuint32_t EIDMAREN10:1;            /* External Input DMA Request Enable n */
    vuint32_t EIDMAREN11:1;            /* External Input DMA Request Enable n */
    vuint32_t EIDMAREN12:1;            /* External Input DMA Request Enable n */
    vuint32_t EIDMAREN13:1;            /* External Input DMA Request Enable n */
    vuint32_t EIDMAREN14:1;            /* External Input DMA Request Enable n */
    vuint32_t EIDMAREN15:1;            /* External Input DMA Request Enable n */
    vuint32_t EIDMAREN16:1;            /* External Input DMA Request Enable n */
    vuint32_t EIDMAREN17:1;            /* External Input DMA Request Enable n */
    vuint32_t EIDMAREN18:1;            /* External Input DMA Request Enable n */
    vuint32_t EIDMAREN19:1;            /* External Input DMA Request Enable n */
    vuint32_t EIDMAREN20:1;            /* External Input DMA Request Enable n */
    vuint32_t EIDMAREN21:1;            /* External Input DMA Request Enable n */
    vuint32_t EIDMAREN22:1;            /* External Input DMA Request Enable n */
    vuint32_t EIDMAREN23:1;            /* External Input DMA Request Enable n */
    vuint32_t EIDMAREN24:1;            /* External Input DMA Request Enable n */
    vuint32_t EIDMAREN25:1;            /* External Input DMA Request Enable n */
    vuint32_t EIDMAREN26:1;            /* External Input DMA Request Enable n */
    vuint32_t EIDMAREN27:1;            /* External Input DMA Request Enable n */
    vuint32_t EIDMAREN28:1;            /* External Input DMA Request Enable n */
    vuint32_t EIDMAREN29:1;            /* External Input DMA Request Enable n */
    vuint32_t EIDMAREN30:1;            /* External Input DMA Request Enable n */
    vuint32_t EIDMAREN31:1;            /* External Input DMA Request Enable n */
  } B;
} ADC_DMAR2_tag;

typedef union ADC_THRHLR_union_tag {   /* Analog Watchdog Threshold Values */
  vuint32_t R;
  struct {
    vuint32_t THRL:15;                 /* Low Threshold Value */
    vuint32_t _unused_15:1;
    vuint32_t THRH:15;                 /* High Threshold Value */
    vuint32_t _unused_31:1;
  } B;
} ADC_THRHLR_tag;

typedef union ADC_PSCR_union_tag {     /* Presampling Control */
  vuint32_t R;
  struct {
    vuint32_t PRECONV:1;               /* Convert Presampled Value */
    vuint32_t PREVAL0:1;               /* Presampling Voltage Select For Precision Inputs */
    vuint32_t _unused_2:1;
    vuint32_t PREVAL1:1;               /* Presampling Voltage Select For Standard Inputs */
    vuint32_t _unused_4:1;
    vuint32_t PREVAL2:1;               /* Presampling Voltage Select For External Inputs */
    vuint32_t _unused_6:26;
  } B;
} ADC_PSCR_tag;

typedef union ADC_PSR0_union_tag {     /* Presampling Enable For Precision Inputs */
  vuint32_t R;
  struct {
    vuint32_t PRES0:1;                 /* Presampling Enable n */
    vuint32_t PRES1:1;                 /* Presampling Enable n */
    vuint32_t PRES2:1;                 /* Presampling Enable n */
    vuint32_t PRES3:1;                 /* Presampling Enable n */
    vuint32_t PRES4:1;                 /* Presampling Enable n */
    vuint32_t PRES5:1;                 /* Presampling Enable n */
    vuint32_t PRES6:1;                 /* Presampling Enable n */
    vuint32_t PRES7:1;                 /* Presampling Enable n */
    vuint32_t _unused_8:1;
    vuint32_t _unused_9:1;
    vuint32_t _unused_10:22;
  } B;
} ADC_PSR0_tag;

typedef union ADC_PSR1_union_tag {     /* Presampling Enable For Standard Inputs */
  vuint32_t R;
  struct {
    vuint32_t PRES0:1;                 /* Presampling Enable n */
    vuint32_t PRES1:1;                 /* Presampling Enable n */
    vuint32_t PRES2:1;                 /* Presampling Enable n */
    vuint32_t PRES3:1;                 /* Presampling Enable n */
    vuint32_t PRES4:1;                 /* Presampling Enable n */
    vuint32_t PRES5:1;                 /* Presampling Enable n */
    vuint32_t PRES6:1;                 /* Presampling Enable n */
    vuint32_t PRES7:1;                 /* Presampling Enable n */
    vuint32_t PRES8:1;                 /* Presampling Enable n */
    vuint32_t PRES9:1;                 /* Presampling Enable n */
    vuint32_t PRES10:1;                /* Presampling Enable n */
    vuint32_t PRES11:1;                /* Presampling Enable n */
    vuint32_t PRES12:1;                /* Presampling Enable n */
    vuint32_t PRES13:1;                /* Presampling Enable n */
    vuint32_t PRES14:1;                /* Presampling Enable n */
    vuint32_t PRES15:1;                /* Presampling Enable n */
    vuint32_t PRES16:1;                /* Presampling Enable n */
    vuint32_t PRES17:1;                /* Presampling Enable n */
    vuint32_t PRES18:1;                /* Presampling Enable n */
    vuint32_t PRES19:1;                /* Presampling Enable n */
    vuint32_t PRES20:1;                /* Presampling Enable n */
    vuint32_t PRES21:1;                /* Presampling Enable n */
    vuint32_t PRES22:1;                /* Presampling Enable n */
    vuint32_t PRES23:1;                /* Presampling Enable n */
    vuint32_t _unused_24:8;
  } B;
} ADC_PSR1_tag;

typedef union ADC_PSR2_union_tag {     /* Presampling Enable For External Inputs */
  vuint32_t R;
  struct {
    vuint32_t PRES0:1;                 /* Presampling Enable n */
    vuint32_t PRES1:1;                 /* Presampling Enable n */
    vuint32_t PRES2:1;                 /* Presampling Enable n */
    vuint32_t PRES3:1;                 /* Presampling Enable n */
    vuint32_t PRES4:1;                 /* Presampling Enable n */
    vuint32_t PRES5:1;                 /* Presampling Enable n */
    vuint32_t PRES6:1;                 /* Presampling Enable n */
    vuint32_t PRES7:1;                 /* Presampling Enable n */
    vuint32_t PRES8:1;                 /* Presampling Enable n */
    vuint32_t PRES9:1;                 /* Presampling Enable n */
    vuint32_t PRES10:1;                /* Presampling Enable n */
    vuint32_t PRES11:1;                /* Presampling Enable n */
    vuint32_t PRES12:1;                /* Presampling Enable n */
    vuint32_t PRES13:1;                /* Presampling Enable n */
    vuint32_t PRES14:1;                /* Presampling Enable n */
    vuint32_t PRES15:1;                /* Presampling Enable n */
    vuint32_t PRES16:1;                /* Presampling Enable n */
    vuint32_t PRES17:1;                /* Presampling Enable n */
    vuint32_t PRES18:1;                /* Presampling Enable n */
    vuint32_t PRES19:1;                /* Presampling Enable n */
    vuint32_t PRES20:1;                /* Presampling Enable n */
    vuint32_t PRES21:1;                /* Presampling Enable n */
    vuint32_t PRES22:1;                /* Presampling Enable n */
    vuint32_t PRES23:1;                /* Presampling Enable n */
    vuint32_t PRES24:1;                /* Presampling Enable n */
    vuint32_t PRES25:1;                /* Presampling Enable n */
    vuint32_t PRES26:1;                /* Presampling Enable n */
    vuint32_t PRES27:1;                /* Presampling Enable n */
    vuint32_t PRES28:1;                /* Presampling Enable n */
    vuint32_t PRES29:1;                /* Presampling Enable n */
    vuint32_t PRES30:1;                /* Presampling Enable n */
    vuint32_t PRES31:1;                /* Presampling Enable n */
  } B;
} ADC_PSR2_tag;

typedef union ADC_CTR0_union_tag {     /* Conversion Timing For Precision Inputs */
  vuint32_t R;
  struct {
    vuint32_t INPSAMP:8;               /* Input Sample Cycles */
    vuint32_t _unused_8:24;
  } B;
} ADC_CTR0_tag;

typedef union ADC_CTR1_union_tag {     /* Conversion Timing For Standard Inputs */
  vuint32_t R;
  struct {
    vuint32_t TSENSOR_SEL:1;           /* Temperature Sensor Voltage Select */
    vuint32_t INPSAMP:7;
    vuint32_t _unused_8:24;            /* Reserved */
  } B;
} ADC_CTR1_tag;

typedef union ADC_CTR2_union_tag {     /* Conversion Timing For External Inputs */
  vuint32_t R;
  struct {
    vuint32_t INPSAMP:8;               /* Input Sample Cycles */
    vuint32_t _unused_8:24;
  } B;
} ADC_CTR2_tag;

typedef union ADC_NCMR0_union_tag {    /* Normal Conversion Enable For Precision Inputs */
  vuint32_t R;
  struct {
    vuint32_t CH0:1;                   /* Precision Input To Be Converted */
    vuint32_t CH1:1;                   /* Precision Input To Be Converted */
    vuint32_t CH2:1;                   /* Precision Input To Be Converted */
    vuint32_t CH3:1;                   /* Precision Input To Be Converted */
    vuint32_t CH4:1;                   /* Precision Input To Be Converted */
    vuint32_t CH5:1;                   /* Precision Input To Be Converted */
    vuint32_t CH6:1;                   /* Precision Input To Be Converted */
    vuint32_t CH7:1;                   /* Precision Input To Be Converted */
    vuint32_t _unused_8:1;
    vuint32_t _unused_9:1;
    vuint32_t _unused_10:22;
  } B;
} ADC_NCMR0_tag;

typedef union ADC_NCMR1_union_tag {    /* Normal Conversion Enable For Standard Inputs */
  vuint32_t R;
  struct {
    vuint32_t CH32:1;                  /* Standard Input To Be Converted */
    vuint32_t CH33:1;                  /* Standard Input To Be Converted */
    vuint32_t CH34:1;                  /* Standard Input To Be Converted */
    vuint32_t CH35:1;                  /* Standard Input To Be Converted */
    vuint32_t CH36:1;                  /* Standard Input To Be Converted */
    vuint32_t CH37:1;                  /* Standard Input To Be Converted */
    vuint32_t CH38:1;                  /* Standard Input To Be Converted */
    vuint32_t CH39:1;                  /* Standard Input To Be Converted */
    vuint32_t CH40:1;                  /* Standard Input To Be Converted */
    vuint32_t CH41:1;                  /* Standard Input To Be Converted */
    vuint32_t CH42:1;                  /* Standard Input To Be Converted */
    vuint32_t CH43:1;                  /* Standard Input To Be Converted */
    vuint32_t CH44:1;                  /* Standard Input To Be Converted */
    vuint32_t CH45:1;                  /* Standard Input To Be Converted */
    vuint32_t CH46:1;                  /* Standard Input To Be Converted */
    vuint32_t CH47:1;                  /* Standard Input To Be Converted */
    vuint32_t CH48:1;                  /* Standard Input To Be Converted */
    vuint32_t CH49:1;                  /* Standard Input To Be Converted */
    vuint32_t CH50:1;                  /* Standard Input To Be Converted */
    vuint32_t CH51:1;                  /* Standard Input To Be Converted */
    vuint32_t CH52:1;                  /* Standard Input To Be Converted */
    vuint32_t CH53:1;                  /* Standard Input To Be Converted */
    vuint32_t CH54:1;                  /* Standard Input To Be Converted */
    vuint32_t CH55:1;                  /* Standard Input To Be Converted */
    vuint32_t _unused_24:8;
  } B;
} ADC_NCMR1_tag;

typedef union ADC_NCMR2_union_tag {    /* Normal Conversion Enable For External Inputs */
  vuint32_t R;
  struct {
    vuint32_t CH64:1;                  /* External Input To Be Converted */
    vuint32_t CH65:1;                  /* External Input To Be Converted */
    vuint32_t CH66:1;                  /* External Input To Be Converted */
    vuint32_t CH67:1;                  /* External Input To Be Converted */
    vuint32_t CH68:1;                  /* External Input To Be Converted */
    vuint32_t CH69:1;                  /* External Input To Be Converted */
    vuint32_t CH70:1;                  /* External Input To Be Converted */
    vuint32_t CH71:1;                  /* External Input To Be Converted */
    vuint32_t CH72:1;                  /* External Input To Be Converted */
    vuint32_t CH73:1;                  /* External Input To Be Converted */
    vuint32_t CH74:1;                  /* External Input To Be Converted */
    vuint32_t CH75:1;                  /* External Input To Be Converted */
    vuint32_t CH76:1;                  /* External Input To Be Converted */
    vuint32_t CH77:1;                  /* External Input To Be Converted */
    vuint32_t CH78:1;                  /* External Input To Be Converted */
    vuint32_t CH79:1;                  /* External Input To Be Converted */
    vuint32_t CH80:1;                  /* External Input To Be Converted */
    vuint32_t CH81:1;                  /* External Input To Be Converted */
    vuint32_t CH82:1;                  /* External Input To Be Converted */
    vuint32_t CH83:1;                  /* External Input To Be Converted */
    vuint32_t CH84:1;                  /* External Input To Be Converted */
    vuint32_t CH85:1;                  /* External Input To Be Converted */
    vuint32_t CH86:1;                  /* External Input To Be Converted */
    vuint32_t CH87:1;                  /* External Input To Be Converted */
    vuint32_t CH88:1;                  /* External Input To Be Converted */
    vuint32_t CH89:1;                  /* External Input To Be Converted */
    vuint32_t CH90:1;                  /* External Input To Be Converted */
    vuint32_t CH91:1;                  /* External Input To Be Converted */
    vuint32_t CH92:1;                  /* External Input To Be Converted */
    vuint32_t CH93:1;                  /* External Input To Be Converted */
    vuint32_t CH94:1;                  /* External Input To Be Converted */
    vuint32_t CH95:1;                  /* External Input To Be Converted */
  } B;
} ADC_NCMR2_tag;

typedef union ADC_JCMR0_union_tag {    /* Injected Conversion Enable For Precision Inputs */
  vuint32_t R;
  struct {
    vuint32_t CH0:1;                   /* Precision Input To Be Converted */
    vuint32_t CH1:1;                   /* Precision Input To Be Converted */
    vuint32_t CH2:1;                   /* Precision Input To Be Converted */
    vuint32_t CH3:1;                   /* Precision Input To Be Converted */
    vuint32_t CH4:1;                   /* Precision Input To Be Converted */
    vuint32_t CH5:1;                   /* Precision Input To Be Converted */
    vuint32_t CH6:1;                   /* Precision Input To Be Converted */
    vuint32_t CH7:1;                   /* Precision Input To Be Converted */
    vuint32_t _unused_8:1;
    vuint32_t _unused_9:1;
    vuint32_t _unused_10:22;
  } B;
} ADC_JCMR0_tag;

typedef union ADC_JCMR1_union_tag {    /* Injected Conversion Enable For Standard Inputs */
  vuint32_t R;
  struct {
    vuint32_t CH32:1;                  /* Standard Input To Be Converted */
    vuint32_t CH33:1;                  /* Standard Input To Be Converted */
    vuint32_t CH34:1;                  /* Standard Input To Be Converted */
    vuint32_t CH35:1;                  /* Standard Input To Be Converted */
    vuint32_t CH36:1;                  /* Standard Input To Be Converted */
    vuint32_t CH37:1;                  /* Standard Input To Be Converted */
    vuint32_t CH38:1;                  /* Standard Input To Be Converted */
    vuint32_t CH39:1;                  /* Standard Input To Be Converted */
    vuint32_t CH40:1;                  /* Standard Input To Be Converted */
    vuint32_t CH41:1;                  /* Standard Input To Be Converted */
    vuint32_t CH42:1;                  /* Standard Input To Be Converted */
    vuint32_t CH43:1;                  /* Standard Input To Be Converted */
    vuint32_t CH44:1;                  /* Standard Input To Be Converted */
    vuint32_t CH45:1;                  /* Standard Input To Be Converted */
    vuint32_t CH46:1;                  /* Standard Input To Be Converted */
    vuint32_t CH47:1;                  /* Standard Input To Be Converted */
    vuint32_t CH48:1;                  /* Standard Input To Be Converted */
    vuint32_t CH49:1;                  /* Standard Input To Be Converted */
    vuint32_t CH50:1;                  /* Standard Input To Be Converted */
    vuint32_t CH51:1;                  /* Standard Input To Be Converted */
    vuint32_t CH52:1;                  /* Standard Input To Be Converted */
    vuint32_t CH53:1;                  /* Standard Input To Be Converted */
    vuint32_t CH54:1;                  /* Standard Input To Be Converted */
    vuint32_t CH55:1;                  /* Standard Input To Be Converted */
    vuint32_t _unused_24:8;
  } B;
} ADC_JCMR1_tag;

typedef union ADC_JCMR2_union_tag {    /* Injected Conversion Enable For External Inputs */
  vuint32_t R;
  struct {
    vuint32_t CH64:1;                  /* External Input To Be Converted */
    vuint32_t CH65:1;                  /* External Input To Be Converted */
    vuint32_t CH66:1;                  /* External Input To Be Converted */
    vuint32_t CH67:1;                  /* External Input To Be Converted */
    vuint32_t CH68:1;                  /* External Input To Be Converted */
    vuint32_t CH69:1;                  /* External Input To Be Converted */
    vuint32_t CH70:1;                  /* External Input To Be Converted */
    vuint32_t CH71:1;                  /* External Input To Be Converted */
    vuint32_t CH72:1;                  /* External Input To Be Converted */
    vuint32_t CH73:1;                  /* External Input To Be Converted */
    vuint32_t CH74:1;                  /* External Input To Be Converted */
    vuint32_t CH75:1;                  /* External Input To Be Converted */
    vuint32_t CH76:1;                  /* External Input To Be Converted */
    vuint32_t CH77:1;                  /* External Input To Be Converted */
    vuint32_t CH78:1;                  /* External Input To Be Converted */
    vuint32_t CH79:1;                  /* External Input To Be Converted */
    vuint32_t CH80:1;                  /* External Input To Be Converted */
    vuint32_t CH81:1;                  /* External Input To Be Converted */
    vuint32_t CH82:1;                  /* External Input To Be Converted */
    vuint32_t CH83:1;                  /* External Input To Be Converted */
    vuint32_t CH84:1;                  /* External Input To Be Converted */
    vuint32_t CH85:1;                  /* External Input To Be Converted */
    vuint32_t CH86:1;                  /* External Input To Be Converted */
    vuint32_t CH87:1;                  /* External Input To Be Converted */
    vuint32_t CH88:1;                  /* External Input To Be Converted */
    vuint32_t CH89:1;                  /* External Input To Be Converted */
    vuint32_t CH90:1;                  /* External Input To Be Converted */
    vuint32_t CH91:1;                  /* External Input To Be Converted */
    vuint32_t CH92:1;                  /* External Input To Be Converted */
    vuint32_t CH93:1;                  /* External Input To Be Converted */
    vuint32_t CH94:1;                  /* External Input To Be Converted */
    vuint32_t CH95:1;                  /* External Input To Be Converted */
  } B;
} ADC_JCMR2_tag;

typedef union ADC_DSDR_union_tag {     /* Delay Start Of Data Conversion */
  vuint32_t R;
  struct {
    vuint32_t DSD:16;                  /* Delay */
    vuint32_t _unused_16:16;
  } B;
} ADC_DSDR_tag;

typedef union ADC_PDEDR_union_tag {    /* Power-Down Exit Delay */
  vuint32_t R;
  struct {
    vuint32_t PDED:8;                  /* Delay */
    vuint32_t _unused_8:24;
  } B;
} ADC_PDEDR_tag;

typedef union ADC_PCDR0_union_tag {    /* Precision Input n Conversion Data */
  vuint32_t R;
  struct {
    vuint32_t CDATA:16;                /* Conversion Data */
    vuint32_t RESULT:2;                /* Conversion Data Type */
    vuint32_t OVERW:1;                 /* Overwrite Status Flag */
    vuint32_t VALID:1;                 /* Conversion Data Available */
    vuint32_t _unused_20:12;
  } B;
} ADC_PCDR0_tag;

typedef union ADC_PCDR1_union_tag {    /* Precision Input n Conversion Data */
  vuint32_t R;
  struct {
    vuint32_t CDATA:16;                /* Conversion Data */
    vuint32_t RESULT:2;                /* Conversion Data Type */
    vuint32_t OVERW:1;                 /* Overwrite Status Flag */
    vuint32_t VALID:1;                 /* Conversion Data Available */
    vuint32_t _unused_20:12;
  } B;
} ADC_PCDR1_tag;

typedef union ADC_PCDR2_union_tag {    /* Precision Input n Conversion Data */
  vuint32_t R;
  struct {
    vuint32_t CDATA:16;                /* Conversion Data */
    vuint32_t RESULT:2;                /* Conversion Data Type */
    vuint32_t OVERW:1;                 /* Overwrite Status Flag */
    vuint32_t VALID:1;                 /* Conversion Data Available */
    vuint32_t _unused_20:12;
  } B;
} ADC_PCDR2_tag;

typedef union ADC_PCDR3_union_tag {    /* Precision Input n Conversion Data */
  vuint32_t R;
  struct {
    vuint32_t CDATA:16;                /* Conversion Data */
    vuint32_t RESULT:2;                /* Conversion Data Type */
    vuint32_t OVERW:1;                 /* Overwrite Status Flag */
    vuint32_t VALID:1;                 /* Conversion Data Available */
    vuint32_t _unused_20:12;
  } B;
} ADC_PCDR3_tag;

typedef union ADC_PCDR4_union_tag {    /* Precision Input n Conversion Data */
  vuint32_t R;
  struct {
    vuint32_t CDATA:16;                /* Conversion Data */
    vuint32_t RESULT:2;                /* Conversion Data Type */
    vuint32_t OVERW:1;                 /* Overwrite Status Flag */
    vuint32_t VALID:1;                 /* Conversion Data Available */
    vuint32_t _unused_20:12;
  } B;
} ADC_PCDR4_tag;

typedef union ADC_PCDR5_union_tag {    /* Precision Input n Conversion Data */
  vuint32_t R;
  struct {
    vuint32_t CDATA:16;                /* Conversion Data */
    vuint32_t RESULT:2;                /* Conversion Data Type */
    vuint32_t OVERW:1;                 /* Overwrite Status Flag */
    vuint32_t VALID:1;                 /* Conversion Data Available */
    vuint32_t _unused_20:12;
  } B;
} ADC_PCDR5_tag;

typedef union ADC_PCDR6_union_tag {    /* Precision Input n Conversion Data */
  vuint32_t R;
  struct {
    vuint32_t CDATA:16;                /* Conversion Data */
    vuint32_t RESULT:2;                /* Conversion Data Type */
    vuint32_t OVERW:1;                 /* Overwrite Status Flag */
    vuint32_t VALID:1;                 /* Conversion Data Available */
    vuint32_t _unused_20:12;
  } B;
} ADC_PCDR6_tag;

typedef union ADC_PCDR7_union_tag {    /* Precision Input n Conversion Data */
  vuint32_t R;
  struct {
    vuint32_t CDATA:16;                /* Conversion Data */
    vuint32_t RESULT:2;                /* Conversion Data Type */
    vuint32_t OVERW:1;                 /* Overwrite Status Flag */
    vuint32_t VALID:1;                 /* Conversion Data Available */
    vuint32_t _unused_20:12;
  } B;
} ADC_PCDR7_tag;

typedef union ADC_ICDR_union_tag {     /* Standard Input n Conversion Data */
  vuint32_t R;
  struct {
    vuint32_t CDATA:16;                /* Conversion Data */
    vuint32_t RESULT:2;                /* Conversion Data Type */
    vuint32_t OVERW:1;                 /* Overwrite Status Flag */
    vuint32_t VALID:1;                 /* Conversion Data Available */
    vuint32_t _unused_20:12;
  } B;
} ADC_ICDR_tag;

typedef union ADC_ECDR_union_tag {     /* External Input n Conversion Data */
  vuint32_t R;
  struct {
    vuint32_t CDATA:16;                /* Conversion Data */
    vuint32_t RESULT:2;                /* Conversion Data Type */
    vuint32_t OVERW:1;                 /* Overwrite Status Flag */
    vuint32_t VALID:1;                 /* Conversion Data Available */
    vuint32_t _unused_20:12;
  } B;
} ADC_ECDR_tag;

typedef union ADC_CWSELRPI_union_tag { /* Channel Analog Watchdog Select For Precision Inputs */
  vuint32_t R;
  struct {
    vuint32_t WSEL_SI0_0:2;            /* Analog Watchdog Selection */
    vuint32_t _unused_2:2;
    vuint32_t WSEL_SI0_1:2;            /* Analog Watchdog Selection */
    vuint32_t _unused_6:2;
    vuint32_t WSEL_SI0_2:2;            /* Analog Watchdog Selection */
    vuint32_t _unused_10:2;
    vuint32_t WSEL_SI0_3:2;            /* Analog Watchdog Selection */
    vuint32_t _unused_14:2;
    vuint32_t WSEL_SI0_4:2;            /* Analog Watchdog Selection */
    vuint32_t _unused_18:2;
    vuint32_t WSEL_SI0_5:2;            /* Analog Watchdog Selection */
    vuint32_t _unused_22:2;
    vuint32_t WSEL_SI0_6:2;            /* Analog Watchdog Selection */
    vuint32_t _unused_26:2;
    vuint32_t WSEL_SI0_7:2;            /* Analog Watchdog Selection */
    vuint32_t _unused_30:2;
  } B;
} ADC_CWSELRPI_tag;

typedef union ADC_CWSELRSI_union_tag { /* Channel Analog Watchdog Select For Standard Inputs */
  vuint32_t R;
  struct {
    vuint32_t WSEL_SI0_0:2;            /* Analog Watchdog Selection */
    vuint32_t _unused_2:2;
    vuint32_t WSEL_SI1_0:2;            /* Analog Watchdog Selection */
    vuint32_t _unused_6:2;
    vuint32_t WSEL_SI2_0:2;            /* Analog Watchdog Selection */
    vuint32_t _unused_10:2;
    vuint32_t WSEL_SI3_0:2;            /* Analog Watchdog Selection */
    vuint32_t _unused_14:2;
    vuint32_t WSEL_SI4_0:2;            /* Analog Watchdog Selection */
    vuint32_t _unused_18:2;
    vuint32_t WSEL_SI5_0:2;            /* Analog Watchdog Selection */
    vuint32_t _unused_22:2;
    vuint32_t WSEL_SI6_0:2;            /* Analog Watchdog Selection */
    vuint32_t _unused_26:2;
    vuint32_t WSEL_SI7_0:2;            /* Analog Watchdog Selection */
    vuint32_t _unused_30:2;
  } B;
} ADC_CWSELRSI_tag;

typedef union ADC_CWSELREI_union_tag { /* Channel Analog Watchdog Select For External inputs */
  vuint32_t R;
  struct {
    vuint32_t WSEL_SI0_0:2;            /* Analog Watchdog Selection */
    vuint32_t _unused_2:2;
    vuint32_t WSEL_SI0_1:2;            /* Analog Watchdog Selection */
    vuint32_t _unused_6:2;
    vuint32_t WSEL_SI0_2:2;            /* Analog Watchdog Selection */
    vuint32_t _unused_10:2;
    vuint32_t WSEL_SI0_3:2;            /* Analog Watchdog Selection */
    vuint32_t _unused_14:2;
    vuint32_t WSEL_SI0_4:2;            /* Analog Watchdog Selection */
    vuint32_t _unused_18:2;
    vuint32_t WSEL_SI0_5:2;            /* Analog Watchdog Selection */
    vuint32_t _unused_22:2;
    vuint32_t WSEL_SI0_6:2;            /* Analog Watchdog Selection */
    vuint32_t _unused_26:2;
    vuint32_t WSEL_SI0_7:2;            /* Analog Watchdog Selection */
    vuint32_t _unused_30:2;
  } B;
} ADC_CWSELREI_tag;

typedef union ADC_CWENR0_union_tag {   /* Channel Watchdog Enable For Precision Inputs */
  vuint32_t R;
  struct {
    vuint32_t CWEN0:1;                 /* Channel Analog Watchdog Enable */
    vuint32_t CWEN1:1;                 /* Channel Analog Watchdog Enable */
    vuint32_t CWEN2:1;                 /* Channel Analog Watchdog Enable */
    vuint32_t CWEN3:1;                 /* Channel Analog Watchdog Enable */
    vuint32_t CWEN4:1;                 /* Channel Analog Watchdog Enable */
    vuint32_t CWEN5:1;                 /* Channel Analog Watchdog Enable */
    vuint32_t CWEN6:1;                 /* Channel Analog Watchdog Enable */
    vuint32_t CWEN7:1;                 /* Channel Analog Watchdog Enable */
    vuint32_t _unused_8:1;
    vuint32_t _unused_9:1;
    vuint32_t _unused_10:22;
  } B;
} ADC_CWENR0_tag;

typedef union ADC_CWENR1_union_tag {   /* Channel Watchdog Enable For Standard Inputs */
  vuint32_t R;
  struct {
    vuint32_t CWEN32:1;                /* Channel Analog Watchdog Enable For Standard Inputs */
    vuint32_t CWEN33:1;                /* Channel Analog Watchdog Enable For Standard Inputs */
    vuint32_t CWEN34:1;                /* Channel Analog Watchdog Enable For Standard Inputs */
    vuint32_t CWEN35:1;                /* Channel Analog Watchdog Enable For Standard Inputs */
    vuint32_t CWEN36:1;                /* Channel Analog Watchdog Enable For Standard Inputs */
    vuint32_t CWEN37:1;                /* Channel Analog Watchdog Enable For Standard Inputs */
    vuint32_t CWEN38:1;                /* Channel Analog Watchdog Enable For Standard Inputs */
    vuint32_t CWEN39:1;                /* Channel Analog Watchdog Enable For Standard Inputs */
    vuint32_t CWEN40:1;                /* Channel Analog Watchdog Enable For Standard Inputs */
    vuint32_t CWEN41:1;                /* Channel Analog Watchdog Enable For Standard Inputs */
    vuint32_t CWEN42:1;                /* Channel Analog Watchdog Enable For Standard Inputs */
    vuint32_t CWEN43:1;                /* Channel Analog Watchdog Enable For Standard Inputs */
    vuint32_t CWEN44:1;                /* Channel Analog Watchdog Enable For Standard Inputs */
    vuint32_t CWEN45:1;                /* Channel Analog Watchdog Enable For Standard Inputs */
    vuint32_t CWEN46:1;                /* Channel Analog Watchdog Enable For Standard Inputs */
    vuint32_t CWEN47:1;                /* Channel Analog Watchdog Enable For Standard Inputs */
    vuint32_t CWEN48:1;                /* Channel Analog Watchdog Enable For Standard Inputs */
    vuint32_t CWEN49:1;                /* Channel Analog Watchdog Enable For Standard Inputs */
    vuint32_t CWEN50:1;                /* Channel Analog Watchdog Enable For Standard Inputs */
    vuint32_t CWEN51:1;                /* Channel Analog Watchdog Enable For Standard Inputs */
    vuint32_t CWEN52:1;                /* Channel Analog Watchdog Enable For Standard Inputs */
    vuint32_t CWEN53:1;                /* Channel Analog Watchdog Enable For Standard Inputs */
    vuint32_t CWEN54:1;                /* Channel Analog Watchdog Enable For Standard Inputs */
    vuint32_t CWEN55:1;                /* Channel Analog Watchdog Enable For Standard Inputs */
    vuint32_t _unused_24:8;
  } B;
} ADC_CWENR1_tag;

typedef union ADC_CWENR2_union_tag {   /* Channel Watchdog Enable For External Inputs */
  vuint32_t R;
  struct {
    vuint32_t CWEN64:1;                /* Channel Analog Watchdog Enable For External Inputs */
    vuint32_t CWEN65:1;                /* Channel Analog Watchdog Enable For External Inputs */
    vuint32_t CWEN66:1;                /* Channel Analog Watchdog Enable For External Inputs */
    vuint32_t CWEN67:1;                /* Channel Analog Watchdog Enable For External Inputs */
    vuint32_t CWEN68:1;                /* Channel Analog Watchdog Enable For External Inputs */
    vuint32_t CWEN69:1;                /* Channel Analog Watchdog Enable For External Inputs */
    vuint32_t CWEN70:1;                /* Channel Analog Watchdog Enable For External Inputs */
    vuint32_t CWEN71:1;                /* Channel Analog Watchdog Enable For External Inputs */
    vuint32_t CWEN72:1;                /* Channel Analog Watchdog Enable For External Inputs */
    vuint32_t CWEN73:1;                /* Channel Analog Watchdog Enable For External Inputs */
    vuint32_t CWEN74:1;                /* Channel Analog Watchdog Enable For External Inputs */
    vuint32_t CWEN75:1;                /* Channel Analog Watchdog Enable For External Inputs */
    vuint32_t CWEN76:1;                /* Channel Analog Watchdog Enable For External Inputs */
    vuint32_t CWEN77:1;                /* Channel Analog Watchdog Enable For External Inputs */
    vuint32_t CWEN78:1;                /* Channel Analog Watchdog Enable For External Inputs */
    vuint32_t CWEN79:1;                /* Channel Analog Watchdog Enable For External Inputs */
    vuint32_t CWEN80:1;                /* Channel Analog Watchdog Enable For External Inputs */
    vuint32_t CWEN81:1;                /* Channel Analog Watchdog Enable For External Inputs */
    vuint32_t CWEN82:1;                /* Channel Analog Watchdog Enable For External Inputs */
    vuint32_t CWEN83:1;                /* Channel Analog Watchdog Enable For External Inputs */
    vuint32_t CWEN84:1;                /* Channel Analog Watchdog Enable For External Inputs */
    vuint32_t CWEN85:1;                /* Channel Analog Watchdog Enable For External Inputs */
    vuint32_t CWEN86:1;                /* Channel Analog Watchdog Enable For External Inputs */
    vuint32_t CWEN87:1;                /* Channel Analog Watchdog Enable For External Inputs */
    vuint32_t CWEN88:1;                /* Channel Analog Watchdog Enable For External Inputs */
    vuint32_t CWEN89:1;                /* Channel Analog Watchdog Enable For External Inputs */
    vuint32_t CWEN90:1;                /* Channel Analog Watchdog Enable For External Inputs */
    vuint32_t CWEN91:1;                /* Channel Analog Watchdog Enable For External Inputs */
    vuint32_t CWEN92:1;                /* Channel Analog Watchdog Enable For External Inputs */
    vuint32_t CWEN93:1;                /* Channel Analog Watchdog Enable For External Inputs */
    vuint32_t CWEN94:1;                /* Channel Analog Watchdog Enable For External Inputs */
    vuint32_t CWEN95:1;                /* Channel Analog Watchdog Enable For External Inputs */
  } B;
} ADC_CWENR2_tag;

typedef union ADC_AWORR0_union_tag {   /* Analog Watchdog Out Of Range For Precision Inputs */
  vuint32_t R;
  struct {
    vuint32_t AWOR_CH0:1;              /* Analog Watchdog Out Of Range For Precision Inputs */
    vuint32_t AWOR_CH1:1;              /* Analog Watchdog Out Of Range For Precision Inputs */
    vuint32_t AWOR_CH2:1;              /* Analog Watchdog Out Of Range For Precision Inputs */
    vuint32_t AWOR_CH3:1;              /* Analog Watchdog Out Of Range For Precision Inputs */
    vuint32_t AWOR_CH4:1;              /* Analog Watchdog Out Of Range For Precision Inputs */
    vuint32_t AWOR_CH5:1;              /* Analog Watchdog Out Of Range For Precision Inputs */
    vuint32_t AWOR_CH6:1;              /* Analog Watchdog Out Of Range For Precision Inputs */
    vuint32_t AWOR_CH7:1;              /* Analog Watchdog Out Of Range For Precision Inputs */
    vuint32_t _unused_8:1;
    vuint32_t _unused_9:1;
    vuint32_t _unused_10:22;
  } B;
} ADC_AWORR0_tag;

typedef union ADC_AWORR1_union_tag {   /* Analog Watchdog Out Of Range For Standard Inputs */
  vuint32_t R;
  struct {
    vuint32_t AWOR_CH0:1;              /* Analog Watchdog Out Of Range For Standard Inputs */
    vuint32_t AWOR_CH1:1;              /* Analog Watchdog Out Of Range For Standard Inputs */
    vuint32_t AWOR_CH2:1;              /* Analog Watchdog Out Of Range For Standard Inputs */
    vuint32_t AWOR_CH3:1;              /* Analog Watchdog Out Of Range For Standard Inputs */
    vuint32_t AWOR_CH4:1;              /* Analog Watchdog Out Of Range For Standard Inputs */
    vuint32_t AWOR_CH5:1;              /* Analog Watchdog Out Of Range For Standard Inputs */
    vuint32_t AWOR_CH6:1;              /* Analog Watchdog Out Of Range For Standard Inputs */
    vuint32_t AWOR_CH7:1;              /* Analog Watchdog Out Of Range For Standard Inputs */
    vuint32_t AWOR_CH8:1;              /* Analog Watchdog Out Of Range For Standard Inputs */
    vuint32_t AWOR_CH9:1;              /* Analog Watchdog Out Of Range For Standard Inputs */
    vuint32_t AWOR_CH10:1;             /* Analog Watchdog Out Of Range For Standard Inputs */
    vuint32_t AWOR_CH11:1;             /* Analog Watchdog Out Of Range For Standard Inputs */
    vuint32_t AWOR_CH12:1;             /* Analog Watchdog Out Of Range For Standard Inputs */
    vuint32_t AWOR_CH13:1;             /* Analog Watchdog Out Of Range For Standard Inputs */
    vuint32_t AWOR_CH14:1;             /* Analog Watchdog Out Of Range For Standard Inputs */
    vuint32_t AWOR_CH15:1;             /* Analog Watchdog Out Of Range For Standard Inputs */
    vuint32_t AWOR_CH16:1;             /* Analog Watchdog Out Of Range For Standard Inputs */
    vuint32_t AWOR_CH17:1;             /* Analog Watchdog Out Of Range For Standard Inputs */
    vuint32_t AWOR_CH18:1;             /* Analog Watchdog Out Of Range For Standard Inputs */
    vuint32_t AWOR_CH19:1;             /* Analog Watchdog Out Of Range For Standard Inputs */
    vuint32_t AWOR_CH20:1;             /* Analog Watchdog Out Of Range For Standard Inputs */
    vuint32_t AWOR_CH21:1;             /* Analog Watchdog Out Of Range For Standard Inputs */
    vuint32_t AWOR_CH22:1;             /* Analog Watchdog Out Of Range For Standard Inputs */
    vuint32_t AWOR_CH23:1;             /* Analog Watchdog Out Of Range For Standard Inputs */
    vuint32_t _unused_24:8;
  } B;
} ADC_AWORR1_tag;

typedef union ADC_AWORR2_union_tag {   /* Analog Watchdog Out Of Range For External Inputs */
  vuint32_t R;
  struct {
    vuint32_t AWOR_CH0:1;              /* Analog Watchdog Out Of Range For External Inputs */
    vuint32_t AWOR_CH1:1;              /* Analog Watchdog Out Of Range For External Inputs */
    vuint32_t AWOR_CH2:1;              /* Analog Watchdog Out Of Range For External Inputs */
    vuint32_t AWOR_CH3:1;              /* Analog Watchdog Out Of Range For External Inputs */
    vuint32_t AWOR_CH4:1;              /* Analog Watchdog Out Of Range For External Inputs */
    vuint32_t AWOR_CH5:1;              /* Analog Watchdog Out Of Range For External Inputs */
    vuint32_t AWOR_CH6:1;              /* Analog Watchdog Out Of Range For External Inputs */
    vuint32_t AWOR_CH7:1;              /* Analog Watchdog Out Of Range For External Inputs */
    vuint32_t AWOR_CH8:1;              /* Analog Watchdog Out Of Range For External Inputs */
    vuint32_t AWOR_CH9:1;              /* Analog Watchdog Out Of Range For External Inputs */
    vuint32_t AWOR_CH10:1;             /* Analog Watchdog Out Of Range For External Inputs */
    vuint32_t AWOR_CH11:1;             /* Analog Watchdog Out Of Range For External Inputs */
    vuint32_t AWOR_CH12:1;             /* Analog Watchdog Out Of Range For External Inputs */
    vuint32_t AWOR_CH13:1;             /* Analog Watchdog Out Of Range For External Inputs */
    vuint32_t AWOR_CH14:1;             /* Analog Watchdog Out Of Range For External Inputs */
    vuint32_t AWOR_CH15:1;             /* Analog Watchdog Out Of Range For External Inputs */
    vuint32_t AWOR_CH16:1;             /* Analog Watchdog Out Of Range For External Inputs */
    vuint32_t AWOR_CH17:1;             /* Analog Watchdog Out Of Range For External Inputs */
    vuint32_t AWOR_CH18:1;             /* Analog Watchdog Out Of Range For External Inputs */
    vuint32_t AWOR_CH19:1;             /* Analog Watchdog Out Of Range For External Inputs */
    vuint32_t AWOR_CH20:1;             /* Analog Watchdog Out Of Range For External Inputs */
    vuint32_t AWOR_CH21:1;             /* Analog Watchdog Out Of Range For External Inputs */
    vuint32_t AWOR_CH22:1;             /* Analog Watchdog Out Of Range For External Inputs */
    vuint32_t AWOR_CH23:1;             /* Analog Watchdog Out Of Range For External Inputs */
    vuint32_t AWOR_CH24:1;             /* Analog Watchdog Out Of Range For External Inputs */
    vuint32_t AWOR_CH25:1;             /* Analog Watchdog Out Of Range For External Inputs */
    vuint32_t AWOR_CH26:1;             /* Analog Watchdog Out Of Range For External Inputs */
    vuint32_t AWOR_CH27:1;             /* Analog Watchdog Out Of Range For External Inputs */
    vuint32_t AWOR_CH28:1;             /* Analog Watchdog Out Of Range For External Inputs */
    vuint32_t AWOR_CH29:1;             /* Analog Watchdog Out Of Range For External Inputs */
    vuint32_t AWOR_CH30:1;             /* Analog Watchdog Out Of Range For External Inputs */
    vuint32_t AWOR_CH31:1;             /* Analog Watchdog Out Of Range For External Inputs */
  } B;
} ADC_AWORR2_tag;

typedef union ADC_STCR1_union_tag {    /* Self-Test Configuration 1 */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:8;             /* Reserved */
    vuint32_t INPSAMP_S:8;             /* Input Sampling Time Algorithm S */
    vuint32_t _unused_16:8;            /* Reserved */
    vuint32_t INPSAMP_C:8;             /* Input Sampling Time Algorithm C */
  } B;
} ADC_STCR1_tag;

typedef union ADC_STCR2_union_tag {    /* Self-Test Configuration 2 */
  vuint32_t R;
  struct {
    vuint32_t FMA_S:1;                 /* Fault Mapping Algorithm S */
    vuint32_t _unused_1:1;
    vuint32_t FMA_C:1;                 /* Fault Mapping Algorithm C */
    vuint32_t FMA_WDTERR:1;            /* Fault Mapping Self-Test Watchdog Timer Error */
    vuint32_t FMA_WDSERR:1;            /* Fault Mapping Self-Test Watchdog Sequence Error */
    vuint32_t _unused_5:2;
    vuint32_t EN:1;                    /* Self-Test Enable */
    vuint32_t _unused_8:3;
    vuint32_t MSKERR_S0:1;             /* Mask Error Interrupt Algorithm S0 */
    vuint32_t MSKERR_S1:1;             /* Mask Error Interrupt Algorithm S1 */
    vuint32_t MSKERR_S2:1;             /* Mask Error Interrupt Algorithm S2 */
    vuint32_t _unused_14:1;
    vuint32_t MSKERR_C:1;              /* Mask Error Interrupt Algorithm C */
    vuint32_t MSKWDG_EOA_S:1;          /* Mask Error Interrupt End Of Algorithm S */
    vuint32_t _unused_17:1;
    vuint32_t MSKWDG_EOA_C:1;          /* Mask Error Interrupt End Of Algorithm C */
    vuint32_t _unused_19:4;
    vuint32_t MSKST_EOC:1;             /* Mask Interrupt Self-Test End Of Conversion */
    vuint32_t _unused_24:1;
    vuint32_t MSKWDTERR:1;             /* Mask Interrupt Self-Test Watchdog Timer Error */
    vuint32_t SERR:1;                  /* Self-Test Error Injection */
    vuint32_t MSKWDSERR:1;             /* Mask Interrupt Self-Test Watchdog Sequence Error */
    vuint32_t _unused_28:4;
  } B;
} ADC_STCR2_tag;

typedef union ADC_STCR3_union_tag {    /* Self-Test Configuration 3 */
  vuint32_t R;
  struct {
    vuint32_t MSTEP:5;                 /* Algorithm Step */
    vuint32_t _unused_5:3;             /* Reserved */
    vuint32_t ALG:2;                   /* Algorithm Selection */
    vuint32_t _unused_10:22;           /* Reserved */
  } B;
} ADC_STCR3_tag;

typedef union ADC_STBRR_union_tag {    /* Self-Test Baud Rate */
  vuint32_t R;
  struct {
    vuint32_t BR:8;                    /* Baud Rate */
    vuint32_t _unused_8:8;
    vuint32_t WDT:3;                   /* Self-Test Watchdog Timer */
    vuint32_t _unused_19:13;
  } B;
} ADC_STBRR_tag;

typedef union ADC_STSR1_union_tag {    /* Self-Test Status 1 */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:5;
    vuint32_t STEP_C:5;                /* Step Of Algorithm C */
    vuint32_t _unused_10:1;
    vuint32_t ERR_S0:1;                /* Error Algorithm S Step 0 */
    vuint32_t ERR_S1:1;                /* Error Algorithm S Step 1 */
    vuint32_t ERR_S2:1;                /* Error Algorithm S Step 2 */
    vuint32_t _unused_14:1;
    vuint32_t ERR_C:1;                 /* Error Algorithm C */
    vuint32_t WDG_EOA_S:1;             /* Self-Test Watchdog End Of Algorithm S */
    vuint32_t _unused_17:1;
    vuint32_t WDG_EOA_C:1;             /* Self-Test Watchdog End Of Algorithm C */
    vuint32_t _unused_19:4;
    vuint32_t ST_EOC:1;                /* Self-Test End Of Conversion */
    vuint32_t OVERWR:1;                /* Self-Test Error Status Overwrite */
    vuint32_t WDTERR:1;                /* Self-Test Watchdog Timer Error */
    vuint32_t _unused_26:1;
    vuint32_t WDSERR:1;                /* Self-Test Watchdog Sequence Error */
    vuint32_t _unused_28:4;
  } B;
} ADC_STSR1_tag;

typedef union ADC_STSR2_union_tag {    /* Self-Test Status 2 */
  vuint32_t R;
  struct {
    vuint32_t DATA0:15;                /* Conversion Data ERR_S1 */
    vuint32_t _unused_15:1;
    vuint32_t _unused_16:16;
  } B;
} ADC_STSR2_tag;

typedef union ADC_STSR3_union_tag {    /* Self-Test Status 3 */
  vuint32_t R;
  struct {
    vuint32_t DATA0:15;                /* Conversion Data ERR_S0 */
    vuint32_t _unused_15:1;
    vuint32_t DATA1:15;                /* Conversion Data ERR_S2 */
    vuint32_t _unused_31:1;
  } B;
} ADC_STSR3_tag;

typedef union ADC_STSR4_union_tag {    /* Self-Test Status 4 */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:16;
    vuint32_t DATA1:15;                /* Conversion Data ERR_C */
    vuint32_t _unused_31:1;
  } B;
} ADC_STSR4_tag;

typedef union ADC_STDR1_union_tag {    /* Self-Test Conversion Data 1 */
  vuint32_t R;
  struct {
    vuint32_t TCDATA:15;               /* Test Channel Conversion Data */
    vuint32_t _unused_15:1;
    vuint32_t _unused_16:2;
    vuint32_t OWERWR:1;                /* Conversion Data Overwrite Status */
    vuint32_t VALID:1;                 /* Valid Conversion Data */
    vuint32_t _unused_20:12;
  } B;
} ADC_STDR1_tag;

typedef union ADC_STAW0R_union_tag {   /* Self-Test Analog Watchdog S0 */
  vuint32_t R;
  struct {
    vuint32_t THRL:15;                 /* Lower Threshold Value */
    vuint32_t _unused_15:1;
    vuint32_t THRH:14;                 /* Higher Threshold Value */
    vuint32_t WDTE:1;                  /* Self-Test Watchdog Timer Enable */
    vuint32_t AWDE:1;                  /* Self-Test Watchdog Enable */
  } B;
} ADC_STAW0R_tag;

typedef union ADC_STAW1R_union_tag {   /* Self-Test Analog Watchdog S1 */
  vuint32_t R;
  struct {
    vuint32_t THRL:15;                 /* Lower Threshold Value */
    vuint32_t _unused_15:1;
    vuint32_t _unused_16:15;
    vuint32_t AWDE:1;                  /* Self-Test Watchdog Enable */
  } B;
} ADC_STAW1R_tag;

typedef union ADC_STAW2R_union_tag {   /* Self-Test Analog Watchdog S2 */
  vuint32_t R;
  struct {
    vuint32_t THRL:15;                 /* Lower Threshold Value */
    vuint32_t _unused_15:1;
    vuint32_t _unused_16:15;
    vuint32_t AWDE:1;                  /* Self-Test Watchdog Enable */
  } B;
} ADC_STAW2R_tag;

typedef union ADC_STAW4R_union_tag {   /* Self-Test Analog Watchdog C0 */
  vuint32_t R;
  struct {
    vuint32_t THRL:15;                 /* Lower Threshold Value */
    vuint32_t _unused_15:1;
    vuint32_t THRH:14;                 /* Higher Threshold Value */
    vuint32_t WDTE:1;                  /* Self-Test Watchdog Timer Enable */
    vuint32_t AWDE:1;                  /* Self-Test Watchdog Enable */
  } B;
} ADC_STAW4R_tag;

typedef union ADC_STAW5R_union_tag {   /* Self-Test Analog Watchdog C */
  vuint32_t R;
  struct {
    vuint32_t THRL:15;                 /* Lower Threshold Value */
    vuint32_t _unused_15:1;
    vuint32_t THRH:15;                 /* Higher Threshold Value */
    vuint32_t _unused_31:1;
  } B;
} ADC_STAW5R_tag;

typedef union ADC_AMSIO_union_tag {    /* Analog Miscellaneous In/Out register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:12;
    vuint32_t _unused_12:4;
    vuint32_t _unused_16:1;
    vuint32_t HSEN:1;                  /* High-Speed Enable */
    vuint32_t _unused_18:2;
    vuint32_t _unused_20:1;
    vuint32_t _unused_21:2;
    vuint32_t _unused_23:9;
  } B;
} ADC_AMSIO_tag;

typedef union ADC_CALBISTREG_union_tag { /* Control And Calibration Status */
  vuint32_t R;
  struct {
    vuint32_t TEST_EN:1;               /* Calibration Enable */
    vuint32_t _unused_1:2;
    vuint32_t TEST_FAIL:1;             /* Calibration Status */
    vuint32_t AVG_EN:1;                /* Calibration Averaging Enable */
    vuint32_t NR_SMPL:2;               /* Calibration Averaging Number */
    vuint32_t _unused_7:1;             /* Reserved */
    vuint32_t _unused_8:6;             /* Reserved */
    vuint32_t CALSTFUL:1;              /* Calibration And Self-Test Full Range Comparison */
    vuint32_t C_T_BUSY:1;              /* Calibration Busy */
    vuint32_t _unused_16:11;           /* Reserved */
    vuint32_t TSAMP:2;                 /* Sample Period in Calibration */
    vuint32_t RESN:3;                  /* Conversion Resolution */
  } B;
} ADC_CALBISTREG_tag;

typedef union ADC_OFSGNUSR_union_tag { /* Offset And Gain User */
  vuint32_t R;
  struct {
    vuint32_t OFFSET_USER:8;           /* Offset User */
    vuint32_t _unused_8:8;
    vuint32_t GAIN_USER:10;            /* Gain User */
    vuint32_t _unused_26:6;
  } B;
} ADC_OFSGNUSR_tag;

typedef union ADC_CAL2_union_tag {     /* Calibration Value 2 */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:12;
    vuint32_t _unused_12:3;
    vuint32_t ENX:1;                   /* Enable X */
    vuint32_t _unused_16:7;
    vuint32_t _unused_23:1;
    vuint32_t _unused_24:8;
  } B;
} ADC_CAL2_tag;

struct ADC_tag {
  ADC_MCR_tag MCR;                     /* Main Configuration */
  ADC_MSR_tag MSR;                     /* Main Status */
  uint8_t ADC_reserved0[8];
  ADC_ISR_tag ISR;                     /* Interrupt Status */
  ADC_CEOCFR0_tag CEOCFR0;             /* Channel End Of Conversion Flag For Precision Inputs */
  ADC_CEOCFR1_tag CEOCFR1;             /* Channel End Of Conversion Flag For Standard Inputs */
  ADC_CEOCFR2_tag CEOCFR2;             /* Channel End Of Conversion Flag For External Inputs */
  ADC_IMR_tag IMR;                     /* Interrupt Mask */
  ADC_CIMR0_tag CIMR0;                 /* EOC Interrupt Enable For Precision Inputs */
  ADC_CIMR1_tag CIMR1;                 /* EOC Interrupt Enable For Standard Inputs */
  ADC_CIMR2_tag CIMR2;                 /* EOC Interrupt Enable For External Inputs */
  ADC_WTISR_tag WTISR;                 /* Analog Watchdog Threshold Interrupt Status */
  ADC_WTIMR_tag WTIMR;                 /* Analog Watchdog Threshold Interrupt Enable */
  uint8_t ADC_reserved1[8];
  ADC_DMAE_tag DMAE;                   /* Direct Memory Access Configuration */
  ADC_DMAR0_tag DMAR0;                 /* DMA Request Enable For Precision Inputs */
  ADC_DMAR1_tag DMAR1;                 /* DMA Request Enable For Standard Inputs */
  ADC_DMAR2_tag DMAR2;                 /* DMA Request Enable For External Inputs */
  uint8_t ADC_reserved2[16];
  ADC_THRHLR_tag THRHLR[4];            /* Analog Watchdog Threshold Values */
  uint8_t ADC_reserved3[16];
  ADC_PSCR_tag PSCR;                   /* Presampling Control */
  ADC_PSR0_tag PSR0;                   /* Presampling Enable For Precision Inputs */
  ADC_PSR1_tag PSR1;                   /* Presampling Enable For Standard Inputs */
  ADC_PSR2_tag PSR2;                   /* Presampling Enable For External Inputs */
  uint8_t ADC_reserved4[4];
  ADC_CTR0_tag CTR0;                   /* Conversion Timing For Precision Inputs */
  ADC_CTR1_tag CTR1;                   /* Conversion Timing For Standard Inputs */
  ADC_CTR2_tag CTR2;                   /* Conversion Timing For External Inputs */
  uint8_t ADC_reserved5[4];
  ADC_NCMR0_tag NCMR0;                 /* Normal Conversion Enable For Precision Inputs */
  ADC_NCMR1_tag NCMR1;                 /* Normal Conversion Enable For Standard Inputs */
  ADC_NCMR2_tag NCMR2;                 /* Normal Conversion Enable For External Inputs */
  uint8_t ADC_reserved6[4];
  ADC_JCMR0_tag JCMR0;                 /* Injected Conversion Enable For Precision Inputs */
  ADC_JCMR1_tag JCMR1;                 /* Injected Conversion Enable For Standard Inputs */
  ADC_JCMR2_tag JCMR2;                 /* Injected Conversion Enable For External Inputs */
  uint8_t ADC_reserved7[4];
  ADC_DSDR_tag DSDR;                   /* Delay Start Of Data Conversion */
  ADC_PDEDR_tag PDEDR;                 /* Power-Down Exit Delay */
  uint8_t ADC_reserved8[52];
  ADC_PCDR0_tag PCDR0;                 /* Precision Input n Conversion Data */
  ADC_PCDR1_tag PCDR1;                 /* Precision Input n Conversion Data */
  ADC_PCDR2_tag PCDR2;                 /* Precision Input n Conversion Data */
  ADC_PCDR3_tag PCDR3;                 /* Precision Input n Conversion Data */
  ADC_PCDR4_tag PCDR4;                 /* Precision Input n Conversion Data */
  ADC_PCDR5_tag PCDR5;                 /* Precision Input n Conversion Data */
  ADC_PCDR6_tag PCDR6;                 /* Precision Input n Conversion Data */
  ADC_PCDR7_tag PCDR7;                 /* Precision Input n Conversion Data */
  uint8_t ADC_reserved9[96];
  ADC_ICDR_tag ICDR[24];               /* Standard Input n Conversion Data */
  uint8_t ADC_reserved10[32];
  ADC_ECDR_tag ECDR[32];               /* External Input n Conversion Data */
  uint8_t ADC_reserved11[48];
  ADC_CWSELRPI_tag CWSELRPI[2];        /* Channel Analog Watchdog Select For Precision Inputs */
  uint8_t ADC_reserved12[8];
  ADC_CWSELRSI_tag CWSELRSI[3];        /* Channel Analog Watchdog Select For Standard Inputs */
  uint8_t ADC_reserved13[4];
  ADC_CWSELREI_tag CWSELREI[4];        /* Channel Analog Watchdog Select For External inputs */
  ADC_CWENR0_tag CWENR0;               /* Channel Watchdog Enable For Precision Inputs */
  ADC_CWENR1_tag CWENR1;               /* Channel Watchdog Enable For Standard Inputs */
  ADC_CWENR2_tag CWENR2;               /* Channel Watchdog Enable For External Inputs */
  uint8_t ADC_reserved14[4];
  ADC_AWORR0_tag AWORR0;               /* Analog Watchdog Out Of Range For Precision Inputs */
  ADC_AWORR1_tag AWORR1;               /* Analog Watchdog Out Of Range For Standard Inputs */
  ADC_AWORR2_tag AWORR2;               /* Analog Watchdog Out Of Range For External Inputs */
  uint8_t ADC_reserved15[68];
  ADC_STCR1_tag STCR1;                 /* Self-Test Configuration 1 */
  ADC_STCR2_tag STCR2;                 /* Self-Test Configuration 2 */
  ADC_STCR3_tag STCR3;                 /* Self-Test Configuration 3 */
  ADC_STBRR_tag STBRR;                 /* Self-Test Baud Rate */
  ADC_STSR1_tag STSR1;                 /* Self-Test Status 1 */
  ADC_STSR2_tag STSR2;                 /* Self-Test Status 2 */
  ADC_STSR3_tag STSR3;                 /* Self-Test Status 3 */
  ADC_STSR4_tag STSR4;                 /* Self-Test Status 4 */
  uint8_t ADC_reserved16[16];
  ADC_STDR1_tag STDR1;                 /* Self-Test Conversion Data 1 */
  uint8_t ADC_reserved17[12];
  ADC_STAW0R_tag STAW0R;               /* Self-Test Analog Watchdog S0 */
  uint8_t ADC_reserved18[4];
  ADC_STAW1R_tag STAW1R;               /* Self-Test Analog Watchdog S1 */
  ADC_STAW2R_tag STAW2R;               /* Self-Test Analog Watchdog S2 */
  uint8_t ADC_reserved19[4];
  ADC_STAW4R_tag STAW4R;               /* Self-Test Analog Watchdog C0 */
  ADC_STAW5R_tag STAW5R;               /* Self-Test Analog Watchdog C */
  ADC_AMSIO_tag AMSIO;                 /* Analog Miscellaneous In/Out register */
  ADC_CALBISTREG_tag CALBISTREG;       /* Control And Calibration Status */
  uint8_t ADC_reserved20[4];
  ADC_OFSGNUSR_tag OFSGNUSR;           /* Offset And Gain User */
  uint8_t ADC_reserved21[8];
  ADC_CAL2_tag CAL2;                   /* Calibration Value 2 */
};


/* ============================================================================
   =============================== Module: BCTU ===============================
   ============================================================================ */

typedef union BCTU_MCR_union_tag {     /* Module Configuration */
  vuint32_t R;
  struct {
    vuint32_t IEN0:1;                  /* Interrupt Enable For ADC0DR */
    vuint32_t IEN1:1;                  /* Interrupt Enable For ADC1DR */
    vuint32_t _unused_2:3;
    vuint32_t LIST_IEN:1;              /* CL Interrupt Enable */
    vuint32_t _unused_6:1;
    vuint32_t TRGEN:1;                 /* Trigger Interrupt Request Enable */
    vuint32_t _unused_8:8;
    vuint32_t DMA0:1;                  /* Enable ADC0DR DMA */
    vuint32_t DMA1:1;                  /* Enable ADC1DR DMA */
    vuint32_t _unused_18:8;
    vuint32_t GTRGEN:1;                /* Global Trigger Enable */
    vuint32_t _unused_27:2;
    vuint32_t FRZ:1;                   /* Debug Freeze */
    vuint32_t MDIS:1;                  /* Module Disable */
    vuint32_t SOFTWARE_RESET:1;        /* Software Reset */
  } B;
} BCTU_MCR_tag;

typedef union BCTU_MSR_union_tag {     /* Module Status */
  vuint32_t R;
  struct {
    vuint32_t NDATA0:1;                /* New Data 0 */
    vuint32_t NDATA1:1;                /* New Data 1 */
    vuint32_t _unused_2:2;
    vuint32_t DATAOVR0:1;              /* Data Overrun 0 */
    vuint32_t DATAOVR1:1;              /* Data Overrun 1 */
    vuint32_t _unused_6:2;
    vuint32_t LIST0_LAST:1;            /* CL 0 Last Conversion */
    vuint32_t LIST1_LAST:1;            /* CL 1 Last Conversion */
    vuint32_t _unused_10:5;
    vuint32_t TRGF:1;                  /* Trigger Flag */
    vuint32_t NDATA0_CLR:1;            /* New Data Clear */
    vuint32_t NDATA1_CLR:1;            /* New Data Clear */
    vuint32_t _unused_18:2;
    vuint32_t DATAOVR0_CLR:1;          /* DATAOVR0 Clear */
    vuint32_t DATAOVR1_CLR:1;          /* DATAOVR1 Clear */
    vuint32_t _unused_22:2;
    vuint32_t LIST0_LAST_CLR:1;        /* CL 0 Last Clear */
    vuint32_t LIST1_LAST_CLR:1;        /* CL 1 Last Clear */
    vuint32_t _unused_26:5;
    vuint32_t TRGF_CLR:1;              /* TRGF Clear */
  } B;
} BCTU_MSR_tag;

typedef union BCTU_TRGCFG_union_tag {  /* Trigger Configuration */
  vuint32_t R;
  struct {
    vuint32_t CHANNEL_VALUE_OR_LADDR:7; /* Channel or CL Address */
    vuint32_t _unused_7:1;
    vuint32_t ADC_SEL0:1;              /* ADC Select 0 */
    vuint32_t ADC_SEL1:1;              /* ADC Select 1 */
    vuint32_t _unused_10:3;
    vuint32_t TRS:1;                   /* Trigger Resolution */
    vuint32_t TRG_FLAG:1;              /* Trigger Flag */
    vuint32_t TRIGEN:1;                /* Trigger Enable */
    vuint32_t _unused_16:8;
    vuint32_t _unused_24:4;
    vuint32_t DATA_DEST:3;             /* Data Destination */
    vuint32_t LOOP:1;                  /* Loop */
  } B;
} BCTU_TRGCFG_tag;

typedef union BCTU_WRPROT_union_tag {  /* Write Protection */
  vuint32_t R;
  struct {
    vuint32_t PROTEC_CODE:4;           /* Protection Code */
    vuint32_t _unused_4:28;
  } B;
} BCTU_WRPROT_tag;

typedef union BCTU_SFTRGR1_union_tag { /* Software Trigger 1 */
  vuint32_t R;
  struct {
    vuint32_t SFTRG0:1;                /* Software Trigger 0 */
    vuint32_t SFTRG1:1;                /* Software Trigger 1 */
    vuint32_t SFTRG2:1;                /* Software Trigger 2 */
    vuint32_t SFTRG3:1;                /* Software Trigger 3 */
    vuint32_t SFTRG4:1;                /* Software Trigger 4 */
    vuint32_t SFTRG5:1;                /* Software Trigger 5 */
    vuint32_t SFTRG6:1;                /* Software Trigger 6 */
    vuint32_t SFTRG7:1;                /* Software Trigger 7 */
    vuint32_t SFTRG8:1;                /* Software Trigger 8 */
    vuint32_t SFTRG9:1;                /* Software Trigger 9 */
    vuint32_t SFTRG10:1;               /* Software Trigger 10 */
    vuint32_t SFTRG11:1;               /* Software Trigger 11 */
    vuint32_t SFTRG12:1;               /* Software Trigger 12 */
    vuint32_t SFTRG13:1;               /* Software Trigger 13 */
    vuint32_t SFTRG14:1;               /* Software Trigger 14 */
    vuint32_t SFTRG15:1;               /* Software Trigger 15 */
    vuint32_t SFTRG16:1;               /* Software Trigger 16 */
    vuint32_t SFTRG17:1;               /* Software Trigger 17 */
    vuint32_t SFTRG18:1;               /* Software Trigger 18 */
    vuint32_t SFTRG19:1;               /* Software Trigger 19 */
    vuint32_t SFTRG20:1;               /* Software Trigger 20 */
    vuint32_t SFTRG21:1;               /* Software Trigger 21 */
    vuint32_t SFTRG22:1;               /* Software Trigger 22 */
    vuint32_t SFTRG23:1;               /* Software Trigger 23 */
    vuint32_t SFTRG24:1;               /* Software Trigger 24 */
    vuint32_t SFTRG25:1;               /* Software Trigger 25 */
    vuint32_t SFTRG26:1;               /* Software Trigger 26 */
    vuint32_t SFTRG27:1;               /* Software Trigger 27 */
    vuint32_t SFTRG28:1;               /* Software Trigger 28 */
    vuint32_t SFTRG29:1;               /* Software Trigger 29 */
    vuint32_t SFTRG30:1;               /* Software Trigger 30 */
    vuint32_t SFTRG31:1;               /* Software Trigger 31 */
  } B;
} BCTU_SFTRGR1_tag;

typedef union BCTU_SFTRGR2_union_tag { /* Software Trigger 2 */
  vuint32_t R;
  struct {
    vuint32_t SFTRG32:1;               /* Software Trigger 32 */
    vuint32_t SFTRG33:1;               /* Software Trigger 33 */
    vuint32_t SFTRG34:1;               /* Software Trigger 34 */
    vuint32_t SFTRG35:1;               /* Software Trigger 35 */
    vuint32_t SFTRG36:1;               /* Software Trigger 36 */
    vuint32_t SFTRG37:1;               /* Software Trigger 37 */
    vuint32_t SFTRG38:1;               /* Software Trigger 38 */
    vuint32_t SFTRG39:1;               /* Software Trigger 39 */
    vuint32_t SFTRG40:1;               /* Software Trigger 40 */
    vuint32_t SFTRG41:1;               /* Software Trigger 41 */
    vuint32_t SFTRG42:1;               /* Software Trigger 42 */
    vuint32_t SFTRG43:1;               /* Software Trigger 43 */
    vuint32_t SFTRG44:1;               /* Software Trigger 44 */
    vuint32_t SFTRG45:1;               /* Software Trigger 45 */
    vuint32_t SFTRG46:1;               /* Software Trigger 46 */
    vuint32_t SFTRG47:1;               /* Software Trigger 47 */
    vuint32_t _unused_16:16;
  } B;
} BCTU_SFTRGR2_tag;

typedef union BCTU_ADCDR_union_tag {   /* ADC0 Result Data */
  vuint32_t R;
  struct {
    vuint32_t ADC_DATA:15;             /* ADC Data */
    vuint32_t _unused_15:1;
    vuint32_t LAST:1;                  /* Last */
    vuint32_t LIST:1;                  /* List */
    vuint32_t CH:7;                    /* Channel */
    vuint32_t TRG_SRC:7;               /* Trigger Source */
  } B;
} BCTU_ADCDR_tag;

typedef union BCTU_LISTSTAR_union_tag { /* CL Size Status */
  vuint32_t R;
  struct {
    vuint32_t LISTSZ:8;                /* CL Size */
    vuint32_t _unused_8:24;
  } B;
} BCTU_LISTSTAR_tag;

typedef union BCTU_LISTCHR_union_tag { /* CL Channel Address */
  vuint32_t R;
  struct {
    vuint32_t ADC_CHL_Y_PLUS_1:7;      /* ADC Channel Selection Plus 1 */
    vuint32_t _unused_7:1;
    vuint32_t _unused_8:4;
    vuint32_t _unused_12:2;
    vuint32_t NEXT_CH_WAIT_ON_TRIG_Y_PLUS_1:1; /* Next Channel Wait For Trigger Plus 1 */
    vuint32_t LAST_Y_PLUS_1:1;         /* Last Channel Plus 1 */
    vuint32_t ADC_CH_Y:7;              /* ADC Channel Selection */
    vuint32_t _unused_23:1;
    vuint32_t _unused_24:4;
    vuint32_t _unused_28:2;
    vuint32_t NEXT_CH_WAIT_ON_TRIG_Y:1; /* Next Channel Wait For Trigger */
    vuint32_t LAST_Y:1;                /* Last Channel */
  } B;
} BCTU_LISTCHR_tag;

typedef union BCTU_FIFO1DR_union_tag { /* FIFO Result Data */
  vuint32_t R;
  struct {
    vuint32_t ADC_DATA:15;             /* ADC Data */
    vuint32_t _unused_15:1;
    vuint32_t ADC_NUM:2;               /* ADC Number */
    vuint32_t CH:7;                    /* Channel */
    vuint32_t TRG_SRC:7;               /* Trigger Source */
  } B;
} BCTU_FIFO1DR_tag;

typedef union BCTU_FIFO2DR_union_tag { /* FIFO Result Data */
  vuint32_t R;
  struct {
    vuint32_t ADC_DATA:15;             /* ADC Data */
    vuint32_t _unused_15:1;
    vuint32_t ADC_NUM:2;               /* ADC Number */
    vuint32_t CH:7;                    /* Channel */
    vuint32_t TRG_SRC:7;               /* Trigger Source */
  } B;
} BCTU_FIFO2DR_tag;

typedef union BCTU_FIFOCR_union_tag {  /* FIFO Control */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:16;
    vuint32_t IEN_FIFO1:1;             /* FIFO1 Interrupt Enable */
    vuint32_t IEN_FIFO2:1;             /* FIFO2 Interrupt Enable */
    vuint32_t _unused_18:1;
    vuint32_t _unused_19:1;
    vuint32_t _unused_20:4;
    vuint32_t DMA_EN_FIFO1:1;          /* FIFO1 DMA Enable */
    vuint32_t DMA_EN_FIFO2:1;          /* FIFO2 DMA Enable */
    vuint32_t _unused_26:1;
    vuint32_t _unused_27:1;
    vuint32_t _unused_28:4;
  } B;
} BCTU_FIFOCR_tag;

typedef union BCTU_FIFOWM_union_tag {  /* FIFO Watermark Configuration */
  vuint32_t R;
  struct {
    vuint32_t WM_FIFO1:4;              /* FIFO1 Watermark Level */
    vuint32_t _unused_4:4;
    vuint32_t WM_FIFO2:3;              /* FIFO2 Watermark Level */
    vuint32_t _unused_11:5;
    vuint32_t _unused_16:8;
    vuint32_t _unused_24:8;
  } B;
} BCTU_FIFOWM_tag;

typedef union BCTU_FIFOERR_union_tag { /* FIFO Error/Status */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:16;
    vuint32_t WM_INT_FIFO1:1;          /* FIFO Watermark Interrupt Status */
    vuint32_t WM_INT_FIFO2:1;          /* FIFO Watermark Interrupt Status */
    vuint32_t _unused_18:2;
    vuint32_t _unused_20:4;
    vuint32_t OVR_ERR_FIFO1:1;         /* Overrun Error Flag */
    vuint32_t UNDR_ERR_FIFO1:1;        /* Underrun Error Flag */
    vuint32_t OVR_ERR_FIFO2:1;         /* Overrun Error Flag */
    vuint32_t UNDR_ERR_FIFO2:1;        /* Underrun Error Flag */
    vuint32_t _unused_28:2;
    vuint32_t _unused_30:2;
  } B;
} BCTU_FIFOERR_tag;

typedef union BCTU_FIFOSR_union_tag {  /* FIFO Status */
  vuint32_t R;
  struct {
    vuint32_t FULL_FIFO1:1;            /* FIFO Full */
    vuint32_t FULL_FIFO2:1;            /* FIFO Full */
    vuint32_t _unused_2:30;
  } B;
} BCTU_FIFOSR_tag;

typedef union BCTU_FIFOCNTR_union_tag { /* FIFO Counter */
  vuint32_t R;
  struct {
    vuint32_t CNTR_FIFO1:5;            /* FIFO1 Counter */
    vuint32_t _unused_5:3;
    vuint32_t CNTR_FIFO2:4;            /* FIFO2 Counter */
    vuint32_t _unused_12:4;
    vuint32_t _unused_16:8;
    vuint32_t _unused_24:8;
  } B;
} BCTU_FIFOCNTR_tag;

struct BCTU_tag {
  BCTU_MCR_tag MCR;                    /* Module Configuration */
  uint8_t BCTU_reserved0[4];
  BCTU_MSR_tag MSR;                    /* Module Status */
  uint8_t BCTU_reserved1[12];
  BCTU_TRGCFG_tag TRGCFG[48];          /* Trigger Configuration */
  uint8_t BCTU_reserved2[336];
  BCTU_WRPROT_tag WRPROT;              /* Write Protection */
  BCTU_SFTRGR1_tag SFTRGR1;            /* Software Trigger 1 */
  BCTU_SFTRGR2_tag SFTRGR2;            /* Software Trigger 2 */
  uint8_t BCTU_reserved3[8];
  BCTU_ADCDR_tag ADCDR[2];             /* ADC0 Result Data */
  uint8_t BCTU_reserved4[8];
  BCTU_LISTSTAR_tag LISTSTAR;          /* CL Size Status */
  BCTU_LISTCHR_tag LISTCHR[16];        /* CL Channel Address */
  uint8_t BCTU_reserved5[448];
  BCTU_FIFO1DR_tag FIFO1DR;            /* FIFO Result Data */
  BCTU_FIFO2DR_tag FIFO2DR;            /* FIFO Result Data */
  uint8_t BCTU_reserved6[8];
  BCTU_FIFOCR_tag FIFOCR;              /* FIFO Control */
  BCTU_FIFOWM_tag FIFOWM;              /* FIFO Watermark Configuration */
  BCTU_FIFOERR_tag FIFOERR;            /* FIFO Error/Status */
  BCTU_FIFOSR_tag FIFOSR;              /* FIFO Status */
  BCTU_FIFOCNTR_tag FIFOCNTR;          /* FIFO Counter */
};


/* ============================================================================
   =============================== Module: CMU_FC =============================
   ============================================================================ */

typedef union CMU_FC_GCR_union_tag {   /* Global Configuration Register */
  vuint32_t R;
  struct {
    vuint32_t FCE:1;                   /* Frequency Check Enable */
    vuint32_t _unused_1:31;
  } B;
} CMU_FC_GCR_tag;

typedef union CMU_FC_RCCR_union_tag {  /* Reference Count Configuration Register */
  vuint32_t R;
  struct {
    vuint32_t REF_CNT:16;              /* Reference clock count */
    vuint32_t _unused_16:16;
  } B;
} CMU_FC_RCCR_tag;

typedef union CMU_FC_HTCR_union_tag {  /* High Threshold Configuration Register */
  vuint32_t R;
  struct {
    vuint32_t HFREF:24;                /* High frequency reference threshold */
    vuint32_t _unused_24:8;
  } B;
} CMU_FC_HTCR_tag;

typedef union CMU_FC_LTCR_union_tag {  /* Low Threshold Configuration Register */
  vuint32_t R;
  struct {
    vuint32_t LFREF:24;                /* Low Frequency Reference Threshold */
    vuint32_t _unused_24:8;
  } B;
} CMU_FC_LTCR_tag;

typedef union CMU_FC_SR_union_tag {    /* Status Register */
  vuint32_t R;
  struct {
    vuint32_t FLL:1;                   /* Frequency lower than low frequency reference threshold event status */
    vuint32_t FHH:1;                   /* Frequency higher than high frequency reference threshold event status */
    vuint32_t _unused_2:2;
    vuint32_t RS:1;                    /* Run Status */
    vuint32_t _unused_5:27;
  } B;
} CMU_FC_SR_tag;

typedef union CMU_FC_IER_union_tag {   /* Interrupt Enable Register */
  vuint32_t R;
  struct {
    vuint32_t FLLIE:1;                 /* Frequency Lower than Low Frequency Reference Threshold Synchronous Interrupt Enable */
    vuint32_t FHHIE:1;                 /* Frequency Higher than High Frequency Reference Threshold Synchronous Interrupt Enable */
    vuint32_t FLLAIE:1;                /* Frequency Lower than Low Frequency Reference Threshold Asynchronous Interrupt Enable */
    vuint32_t FHHAIE:1;                /* Frequency Higher than High Frequency Reference Threshold Asynchronous Interrupt Enable */
    vuint32_t _unused_4:28;
  } B;
} CMU_FC_IER_tag;

struct CMU_FC_tag {
  CMU_FC_GCR_tag GCR;                  /* Global Configuration Register */
  CMU_FC_RCCR_tag RCCR;                /* Reference Count Configuration Register */
  CMU_FC_HTCR_tag HTCR;                /* High Threshold Configuration Register */
  CMU_FC_LTCR_tag LTCR;                /* Low Threshold Configuration Register */
  CMU_FC_SR_tag SR;                    /* Status Register */
  CMU_FC_IER_tag IER;                  /* Interrupt Enable Register */
};


/* ============================================================================
   =============================== Module: CMU_FM =============================
   ============================================================================ */

typedef union CMU_FM_GCR_union_tag {   /* Global Configuration Register */
  vuint32_t R;
  struct {
    vuint32_t FME:1;                   /* Frequency Meter Enable */
    vuint32_t _unused_1:31;            /* Reserved */
  } B;
} CMU_FM_GCR_tag;

typedef union CMU_FM_RCCR_union_tag {  /* Reference Count Configuration Register */
  vuint32_t R;
  struct {
    vuint32_t REF_CNT:16;              /* Reference Clock Count */
    vuint32_t _unused_16:16;
  } B;
} CMU_FM_RCCR_tag;

typedef union CMU_FM_SR_union_tag {    /* Status Register */
  vuint32_t R;
  struct {
    vuint32_t FMC:1;                   /* Frequency Meter Operation Complete */
    vuint32_t FMTO:1;                  /* Frequency Meter Time Out */
    vuint32_t _unused_2:2;             /* Reserved */
    vuint32_t RS:1;                    /* Run Status */
    vuint32_t _unused_5:3;             /* Reserved */
    vuint32_t MET_CNT:24;              /* Meter Clock Count */
  } B;
} CMU_FM_SR_tag;

typedef union CMU_FM_IER_union_tag {   /* Interrupt Enable Register */
  vuint32_t R;
  struct {
    vuint32_t FMCIE:1;                 /* Frequency Meter Complete Interrupt Enable */
    vuint32_t _unused_1:31;            /* Reserved */
  } B;
} CMU_FM_IER_tag;

struct CMU_FM_tag {
  CMU_FM_GCR_tag GCR;                  /* Global Configuration Register */
  CMU_FM_RCCR_tag RCCR;                /* Reference Count Configuration Register */
  CMU_FM_SR_tag SR;                    /* Status Register */
  CMU_FM_IER_tag IER;                  /* Interrupt Enable Register */
};


/* ============================================================================
   =============================== Module: CONFIGURATION_GPR ==================
   ============================================================================ */

typedef union CONFIGURATION_GPR_CONFIG_REG0_union_tag { /* General Purpose Configuration 0 */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:6;             /* Reserved */
    vuint32_t EDB:1;                   /* Hardware Debugger Attached */
    vuint32_t _unused_7:25;            /* Reserved */
  } B;
} CONFIGURATION_GPR_CONFIG_REG0_tag;

typedef union CONFIGURATION_GPR_CONFIG_REG6_union_tag { /* General Purpose Configuration 6 */
  vuint32_t R;
  struct {
    vuint32_t QUADSPI_SDID_PCTL:1;     /* QuadSPI Clock Gating */
    vuint32_t _unused_1:1;             /* Reserved */
    vuint32_t EMAC_CLOCK_GATE:1;       /* Ethernet Clock Gating */
    vuint32_t _unused_3:1;             /* Reserved */
    vuint32_t FLEXIO_CLOCK_GATE:1;     /* FlexIO Clock Gating */
    vuint32_t SAI_SDID_PCTL:1;         /* SAI0 and SAI1 clock gating */
    vuint32_t _unused_6:1;             /* Reserved */
    vuint32_t _unused_7:24;            /* Reserved */
    vuint32_t HL:1;                    /* Hard Lock */
  } B;
} CONFIGURATION_GPR_CONFIG_REG6_tag;

typedef union CONFIGURATION_GPR_CONFIG_RAMPR_union_tag { /* Configuration RAM Protected Region */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:5;             /* Reserved */
    vuint32_t SECURE_SIZE:16;          /* Secure Size */
    vuint32_t _unused_21:9;            /* Reserved */
    vuint32_t SOFT_LOCK:1;             /* Soft Lock */
    vuint32_t HARD_LOCK:1;             /* Hard Lock */
  } B;
} CONFIGURATION_GPR_CONFIG_RAMPR_tag;

typedef union CONFIGURATION_GPR_CONFIG_CFPRL_union_tag { /* Configuration Code Flash Memory Active Block */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:13;            /* Reserved */
    vuint32_t SECURE_SIZE:8;           /* Secure Size */
    vuint32_t _unused_21:9;            /* Reserved */
    vuint32_t SOFT_LOCK:1;             /* Soft Lock */
    vuint32_t HARD_LOCK:1;             /* Hard Lock */
  } B;
} CONFIGURATION_GPR_CONFIG_CFPRL_tag;

typedef union CONFIGURATION_GPR_CONFIG_CFPRH_union_tag { /* Configuration Code Flash Memory Passive Block */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:13;            /* Reserved */
    vuint32_t SECURE_SIZE:8;           /* Secure Size */
    vuint32_t _unused_21:9;            /* Reserved */
    vuint32_t SOFT_LOCK:1;             /* Soft Lock */
    vuint32_t HARD_LOCK:1;             /* Hard Lock */
  } B;
} CONFIGURATION_GPR_CONFIG_CFPRH_tag;

typedef union CONFIGURATION_GPR_CONFIG_DFPR_union_tag { /* Configuration Data Flash Memory Protected Region */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:13;            /* Reserved */
    vuint32_t SECURE_SIZE:8;           /* Secure Size */
    vuint32_t _unused_21:9;            /* Reserved */
    vuint32_t SOFT_LOCK:1;             /* Soft Lock */
    vuint32_t HARD_LOCK:1;             /* Hard Lock */
  } B;
} CONFIGURATION_GPR_CONFIG_DFPR_tag;

typedef union CONFIGURATION_GPR_CONFIG_PE_LOCK_union_tag { /* Configuration Program and Erase Lock */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:12;            /* Reserved */
    vuint32_t PE_LOCK_BLOCK_0:1;       /* Program/Erase Lock for Block 0 */
    vuint32_t PE_LOCK_BLOCK_1:1;       /* Program/Erase Lock for Block 1 */
    vuint32_t PE_LOCK_BLOCK_2:1;       /* Program/Erase Lock for Block 2 */
    vuint32_t PE_LOCK_BLOCK_3:1;       /* Program/Erase Lock for Block 3 */
    vuint32_t PE_LOCK_BLOCK_4:1;       /* Program/Erase Lock for Block 4 */
    vuint32_t _unused_17:1;            /* Reserved */
    vuint32_t PE_LOCK_UTEST:1;         /* Program/Erase Lock for UTEST */
    vuint32_t _unused_19:13;           /* Reserved */
  } B;
} CONFIGURATION_GPR_CONFIG_PE_LOCK_tag;

typedef union CONFIGURATION_GPR_CONFIG_RAMPR_ALT_union_tag { /* Configuration RAM Protected Region Alternate */
  vuint32_t R;
  struct {
    vuint32_t INVERT_VALUE_RAMPR:32;   /* Invert Value RAMPR */
  } B;
} CONFIGURATION_GPR_CONFIG_RAMPR_ALT_tag;

typedef union CONFIGURATION_GPR_CONFIG_CFPRL_ALT_union_tag { /* Configuration Code Flash Memory Active Block Alternate */
  vuint32_t R;
  struct {
    vuint32_t INVERT_VALUE_CFPRAB:32;  /* Invert Value CFPRAB */
  } B;
} CONFIGURATION_GPR_CONFIG_CFPRL_ALT_tag;

typedef union CONFIGURATION_GPR_CONFIG_CFPRH_ALT_union_tag { /* Configuration Code Flash Memory Passive Block Alternate */
  vuint32_t R;
  struct {
    vuint32_t INVERT_VALUE_CFPRP:32;   /* Invert Value CFPRP */
  } B;
} CONFIGURATION_GPR_CONFIG_CFPRH_ALT_tag;

typedef union CONFIGURATION_GPR_CONFIG_DFPR_ALT_union_tag { /* Configuration Data Flash Memory Protected Region Alternate */
  vuint32_t R;
  struct {
    vuint32_t INVERT_VALUE_DFPR:32;    /* Invert Value CFPRP */
  } B;
} CONFIGURATION_GPR_CONFIG_DFPR_ALT_tag;

typedef union CONFIGURATION_GPR_CONFIG_REG_GPR_union_tag { /* Configuration REG_GPR */
  vuint32_t R;
  struct {
    vuint32_t FIRC_DIV_SEL:2;          /* FIRC Divider */
    vuint32_t _unused_2:27;            /* Reserved */
    vuint32_t APP_CORE_ACC:3;          /* FIRC Divider */
  } B;
} CONFIGURATION_GPR_CONFIG_REG_GPR_tag;

struct CONFIGURATION_GPR_tag {
  uint8_t CONFIGURATION_GPR_reserved0[28];
  CONFIGURATION_GPR_CONFIG_REG0_tag CONFIG_REG0; /* General Purpose Configuration 0 */
  uint8_t CONFIGURATION_GPR_reserved1[20];
  CONFIGURATION_GPR_CONFIG_REG6_tag CONFIG_REG6; /* General Purpose Configuration 6 */
  CONFIGURATION_GPR_CONFIG_RAMPR_tag CONFIG_RAMPR; /* Configuration RAM Protected Region */
  CONFIGURATION_GPR_CONFIG_CFPRL_tag CONFIG_CFPRL; /* Configuration Code Flash Memory Active Block */
  CONFIGURATION_GPR_CONFIG_CFPRH_tag CONFIG_CFPRH; /* Configuration Code Flash Memory Passive Block */
  CONFIGURATION_GPR_CONFIG_DFPR_tag CONFIG_DFPR; /* Configuration Data Flash Memory Protected Region */
  uint8_t CONFIGURATION_GPR_reserved2[8];
  CONFIGURATION_GPR_CONFIG_PE_LOCK_tag CONFIG_PE_LOCK; /* Configuration Program and Erase Lock */
  CONFIGURATION_GPR_CONFIG_RAMPR_ALT_tag CONFIG_RAMPR_ALT; /* Configuration RAM Protected Region Alternate */
  CONFIGURATION_GPR_CONFIG_CFPRL_ALT_tag CONFIG_CFPRL_ALT; /* Configuration Code Flash Memory Active Block Alternate */
  CONFIGURATION_GPR_CONFIG_CFPRH_ALT_tag CONFIG_CFPRH_ALT; /* Configuration Code Flash Memory Passive Block Alternate */
  CONFIGURATION_GPR_CONFIG_DFPR_ALT_tag CONFIG_DFPR_ALT; /* Configuration Data Flash Memory Protected Region Alternate */
  CONFIGURATION_GPR_CONFIG_REG_GPR_tag CONFIG_REG_GPR; /* Configuration REG_GPR */
};


/* ============================================================================
   =============================== Module: CRC ================================
   ============================================================================ */

typedef union CRC_DATA_union_tag {     /* CRC DATA register */
  vuint32_t R;
  struct {
    vuint32_t LL:8;                    /* CRC Low Lower Byte */
    vuint32_t LU:8;                    /* CRC Low Upper Byte */
    vuint32_t HL:8;                    /* CRC High Lower Byte */
    vuint32_t HU:8;                    /* CRC High Upper Byte */
  } B;
} CRC_DATA_tag;

typedef union CRC_GPOLY_union_tag {    /* CRC Polynomial register */
  vuint32_t R;
  struct {
    vuint32_t LOW:16;                  /* Low Polynominal Half-word */
    vuint32_t HIGH:16;                 /* High Polynominal Half-word */
  } B;
} CRC_GPOLY_tag;

typedef union CRC_CTRL_union_tag {     /* CRC Control register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:24;            /* Reserved */
    vuint32_t TCRC:1;                  /* TCRC */
    vuint32_t WAS:1;                   /* Write CRC DATA register As Seed */
    vuint32_t FXOR:1;                  /* Complement Read Of CRC DATA register */
    vuint32_t _unused_27:1;            /* Reserved */
    vuint32_t TOTR:2;                  /* Type Of Transpose For Read */
    vuint32_t TOT:2;                   /* Type Of Transpose For Writes */
  } B;
} CRC_CTRL_tag;

struct CRC_tag {
  CRC_DATA_tag DATA;                   /* CRC DATA register */
  CRC_GPOLY_tag GPOLY;                 /* CRC Polynomial register */
  CRC_CTRL_tag CTRL;                   /* CRC Control register */
};


/* ============================================================================
   =============================== Module: DCM ================================
   ============================================================================ */

typedef union DCM_DCMSTAT_union_tag {  /* DCM Status */
  vuint32_t R;
  struct {
    vuint32_t DCMDONE:1;               /* DCM Scanning Status */
    vuint32_t DCMERR:1;                /* DCM completion with error status (valid only if DCMDONE bit is set) */
    vuint32_t _unused_2:2;             /* Reserved */
    vuint32_t DCMLCST:1;               /* LC Scanning Status */
    vuint32_t _unused_5:3;             /* Reserved */
    vuint32_t DCMUTS:1;                /* DCM Utest DCF Scanning Status (valid only if DCMDONE bit is set) */
    vuint32_t DCMOTAS:1;               /* DCM OTA Scanning Status (valid only when the value of the DCMDONE field is 1) */
    vuint32_t DCMDBGPS:1;              /* Debug Password Scanning Status */
    vuint32_t _unused_11:1;            /* Reserved */
    vuint32_t _unused_12:4;            /* Reserved */
    vuint32_t _unused_16:2;            /* Reserved */
    vuint32_t _unused_18:14;           /* Reserved */
  } B;
} DCM_DCMSTAT_tag;

typedef union DCM_DCMLCC_union_tag {   /* LC and LC Control */
  vuint32_t R;
  struct {
    vuint32_t DCMCLC:3;                /* Current LC */
    vuint32_t DCMLCFN:1;               /* Force LC */
    vuint32_t DCMRLC:3;                /* Real LC */
    vuint32_t _unused_7:1;             /* Reserved */
    vuint32_t DCMFLC:2;                /* Force Next LC */
    vuint32_t _unused_10:22;           /* Reserved */
  } B;
} DCM_DCMLCC_tag;

typedef union DCM_DCMLCS_union_tag {   /* LC Scan Status */
  vuint32_t R;
  struct {
    vuint32_t DCMLCSS1:1;              /* MCU_PROD Scan Status */
    vuint32_t DCMLCC1:3;               /* MCU_PROD Marking */
    vuint32_t DCMLCE1:1;               /* MCU_PROD ECC Errors */
    vuint32_t DCMLCFE1:1;              /* MCU_PROD Flash Memory Error Check */
    vuint32_t DCMLCSS2:1;              /* CUST_DEL Scan Status */
    vuint32_t DCMLCC2:3;               /* CUST_DEL Marking */
    vuint32_t DCMLCE2:1;               /* ECC Errors In CUST_DEL */
    vuint32_t DCMLCFE2:1;              /* CUST_DEL Flash Memory Error Check */
    vuint32_t DCMLCSS3:1;              /* OEM_PROD Scan Status */
    vuint32_t DCMLCC3:3;               /* OEM_PROD Marking */
    vuint32_t DCMLCE3:1;               /* OEM_PROD ECC Errors */
    vuint32_t DCMLCFE3:1;              /* OEM_PROD Flash Memory Error Check */
    vuint32_t DCMLCSS4:1;              /* IN_FIELD Scan Status */
    vuint32_t DCMLCC4:3;               /* IN_FIELD Marking Status */
    vuint32_t DCMLCE4:1;               /* IN_FIELD ECC Errors */
    vuint32_t DCMLCFE4:1;              /* IN_FIELD Flash Memory Error Check */
    vuint32_t DCMLCSS5:1;              /* Pre-FA Scan Status */
    vuint32_t DCMLCC5:3;               /* Pre-FA Marking Status */
    vuint32_t DCMLCE5:1;               /* Pre-FA ECC Errors */
    vuint32_t DCMLCFE5:1;              /* Pre-FA Flash Memory Error Check */
    vuint32_t _unused_30:2;            /* Reserved */
  } B;
} DCM_DCMLCS_tag;

typedef union DCM_DCMMISC_union_tag {  /* DCM Miscellaneous */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:10;            /* Reserved */
    vuint32_t DCMDBGT:1;               /* DBG Section Error */
    vuint32_t DCMDBGE:1;               /* DCM ECC error on DBG sections */
    vuint32_t _unused_12:2;            /* Reserved */
    vuint32_t _unused_14:10;           /* Reserved */
    vuint32_t _unused_24:4;            /* Reserved */
    vuint32_t DCMCERS:1;               /* DCF Client Errors */
    vuint32_t _unused_29:1;            /* Reserved */
    vuint32_t MRKLSTRCHK:1;            /* MRK Local Storage Check */
    vuint32_t _unused_31:1;            /* Reserved */
  } B;
} DCM_DCMMISC_tag;

typedef union DCM_DCMDEB_union_tag {   /* Debug Status and Configuration */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:1;             /* Reserved */
    vuint32_t DCM_APPDBG_STAT:1;       /* DCM Authentication Engine Status */
    vuint32_t _unused_2:4;             /* Reserved */
    vuint32_t _unused_6:2;             /* Reserved */
    vuint32_t _unused_8:1;             /* Reserved */
    vuint32_t _unused_9:1;             /* Reserved */
    vuint32_t _unused_10:2;            /* Reserved */
    vuint32_t _unused_12:1;            /* Reserved */
    vuint32_t _unused_13:1;            /* Reserved */
    vuint32_t _unused_14:1;            /* Reserved */
    vuint32_t _unused_15:1;            /* Reserved */
    vuint32_t APPDBG_STAT_SOC:1;       /* Application Debug Status */
    vuint32_t _unused_17:15;           /* Reserved */
  } B;
} DCM_DCMDEB_tag;

typedef union DCM_DCMEC_union_tag {    /* DCF Error Count */
  vuint32_t R;
  struct {
    vuint32_t DCMECT:16;               /* Error Count */
    vuint32_t _unused_16:16;           /* Reserved */
  } B;
} DCM_DCMEC_tag;

typedef union DCM_DCMSRR_union_tag {   /* DCF Scan Report */
  vuint32_t R;
  struct {
    vuint32_t DCMDCFE1:21;             /* Flash Memory Address */
    vuint32_t _unused_21:3;            /* Reserved */
    vuint32_t DCMDCFF1:3;              /* DCF Record Location */
    vuint32_t DCMESF1:1;               /* Flash Memory Error */
    vuint32_t DCMESD1:1;               /* Chip Side Error */
    vuint32_t DCMDCFT1:1;              /* Scanning Timeout On Flash Memory */
    vuint32_t _unused_30:2;            /* Reserved */
  } B;
} DCM_DCMSRR_tag;

typedef union DCM_DCMLCS_2_union_tag { /* LC Scan Status 2 */
  vuint32_t R;
  struct {
    vuint32_t DCMLCSS6:1;              /* FA Scan Status */
    vuint32_t DCMLCC6:3;               /* FA Marking */
    vuint32_t DCMLCE6:1;               /* FA ECC Errors */
    vuint32_t DCMLCFE6:1;              /* Flash Memory Error Check */
    vuint32_t _unused_6:26;            /* Reserved */
  } B;
} DCM_DCMLCS_2_tag;

struct DCM_tag {
  DCM_DCMSTAT_tag DCMSTAT;             /* DCM Status */
  DCM_DCMLCC_tag DCMLCC;               /* LC and LC Control */
  DCM_DCMLCS_tag DCMLCS;               /* LC Scan Status */
  uint8_t DCM_reserved0[16];
  DCM_DCMMISC_tag DCMMISC;             /* DCM Miscellaneous */
  DCM_DCMDEB_tag DCMDEB;               /* Debug Status and Configuration */
  uint8_t DCM_reserved1[8];
  DCM_DCMEC_tag DCMEC;                 /* DCF Error Count */
  DCM_DCMSRR_tag DCMSRR[16];           /* DCF Scan Report */
  uint8_t DCM_reserved2[16];
  DCM_DCMLCS_2_tag DCMLCS_2;           /* LC Scan Status 2 */
};


/* ============================================================================
   =============================== Module: DCM_GPR ============================
   ============================================================================ */

typedef union DCM_GPR_DCMROD1_union_tag { /* Read Only GPR On Destructive Reset Register */
  vuint32_t R;
  struct {
    vuint32_t PCU_ISO_STATUS:1;        /* PCU Input Isolation status on previous standby entry */
    vuint32_t HSE_DCF_VIO:1;           /* DCF violation from HSE */
    vuint32_t KEY_RESP_READY:1;        /* Key Response Ready */
    vuint32_t _unused_3:29;            /* Reserved */
  } B;
} DCM_GPR_DCMROD1_tag;

typedef union DCM_GPR_DCMROD3_union_tag { /* Read Only GPR On Destructive Reset Register */
  vuint32_t R;
  struct {
    vuint32_t CM7_0_LOCKUP:1;          /* CM7_0 Core Lockup Status. Read this bit to identify the reason of fault in case of FCCU NCF 0. */
    vuint32_t CM7_1_LOCKUP:1;          /* CM7_1 Core Lockup Status. Read this bit to identify the reason of fault in case of FCCU NCF 0. */
    vuint32_t HSE_LOCKUP:1;            /* HSE Core Lockup Status. Read this bit to identify the reason of fault in case of FCCU NCF 0. */
    vuint32_t CM7_RCCU1_ALARM:1;       /* Cortex M7 Cores Lockstep Error Status. Read this bit to identify the reason of fault in case of FCCU NCF 0. */
    vuint32_t CM7_RCCU2_ALARM:1;       /* Cortex M7 Cores Redundant Lockstep Error Status. Read this bit to identify the reason of fault in case of FCCU NCF 0. */
    vuint32_t TCM_GSKT_ALARM:1;        /* TCM IAHB Gasket Monitor Alarm Status. Read this bit to identify the reason of fault in case of FCCU NCF 1. */
    vuint32_t DMA_SYS_GSKT_ALARM:1;
    vuint32_t DMA_PERIPH_GSKT_ALARM:1;
    vuint32_t SYS_AXBS_ALARM:1;        /* System AXBS Safety Alarm Status. Read this bit to identify the reason of fault in case of FCCU NCF 1. */
    vuint32_t DMA_AXBS_ALARM:1;        /* DMA AXBS_Lite Safety Alarm Status. Read this bit to identify the reason of fault in case of FCCU NCF 1. */
    vuint32_t _unused_10:1;            /* Reserved */
    vuint32_t HSE_GSKT_ALARM:1;        /* HSE IAHB Gasket Alarm Status. Read this bit to identify the reason of fault in case of FCCU NCF 1. */
    vuint32_t QSPI_GSKT_ALARM:1;       /* QSPI IAHB Gasket Alarm Status. Read this bit to identify the reason of fault in case of FCCU NCF 1. */
    vuint32_t AIPS1_GSKT_ALARM:1;      /* AIPS1 IAHB Gasket Alarm Status. Read this bit to identify the reason of fault in case of FCCU NCF 1. */
    vuint32_t AIPS2_GSKT_ALARM:1;      /* AIPS2 IAHB Gasket Alarm Status. Read this bit to identify the reason of fault in case of FCCU NCF 1. */
    vuint32_t ADDR_EDC_ERR:1;
    vuint32_t DATA_EDC_ERR:1;
    vuint32_t TCM_AXBS_ALARM:1;        /* TCM AHB Splitter Safety Alarm Status. Read this bit to identify the reason of fault in case of FCCU NCF 1. */
    vuint32_t EMAC_GSKT_ALARM:1;       /* EMAC IAHB Gasket Alarm Status. Read this bit to identify the reason of fault in case of FCCU NCF 1. */
    vuint32_t PERIPH_AXBS_ALARM:1;     /* PERIPH AXBS_Lite Safety Alarm Status. Read this bit to identify the reason of fault in case of FCCU NCF 1. */
    vuint32_t _unused_20:2;            /* Reserved */
    vuint32_t LC_ERR:1;                /* Error in Lifecycle Scanning. Read this bit to identify the reason of fault in case of FCCU NCF 3. */
    vuint32_t _unused_23:1;            /* Reserved */
    vuint32_t PRAM1_ECC_ERR:1;
    vuint32_t PRAM0_ECC_ERR:1;
    vuint32_t CM7_0_DCDATA_ECC_ERR:1;
    vuint32_t CM7_1_DCDATA_ECC_ERR:1;
    vuint32_t CM7_0_DCTAG_ECC_ERR:1;   /* Multi bit ECC error from CM7_0 DCache tag memory. Read this bit to identify the reason of fault in case of FCCU NCF 2. */
    vuint32_t CM7_1_DCTAG_ECC_ERR:1;
    vuint32_t CM7_0_ICDATA_ECC_ERR:1;
    vuint32_t CM7_1_ICDATA_ECC_ERR:1;
  } B;
} DCM_GPR_DCMROD3_tag;

typedef union DCM_GPR_DCMROD4_union_tag { /* Read Only GPR On Destructive Reset Register */
  vuint32_t R;
  struct {
    vuint32_t CM7_0_ICTAG_ECC_ERR:1;
    vuint32_t CM7_1_ICTAG_ECC_ERR:1;
    vuint32_t CM7_0_ITCM_ECC_ERR:1;
    vuint32_t CM7_0_DTCM0_ECC_ERR:1;
    vuint32_t CM7_0_DTCM1_ECC_ERR:1;
    vuint32_t CM7_1_ITCM_ECC_ERR:1;
    vuint32_t CM7_1_DTCM0_ECC_ERR:1;
    vuint32_t CM7_1_DTCM1_ECC_ERR:1;
    vuint32_t DMA_TCD_RAM_ECC_ERR:1;
    vuint32_t PRAM0_FCCU_ALARM:1;
    vuint32_t PRAM1_FCCU_ALARM:1;
    vuint32_t HSE_RAM_ECC_ERR:1;       /* HSE RAM Uncorrectable ECC Status. Read this bit to identify the reason of fault in case of FCCU NCF 2. */
    vuint32_t PF0_CODE_ECC_ERR:1;      /* Flash0 Code ECC Uncorrectable Error */
    vuint32_t PF0_DATA_ECC_ERR:1;      /* Flash0 Data ECC Uncorrectable Error */
    vuint32_t PF1_CODE_ECC_ERR:1;      /* Flash1 Code ECC Uncorrectable Error */
    vuint32_t PF1_DATA_ECC_ERR:1;      /* Flash1 Data ECC Uncorrectable Error */
    vuint32_t PF2_CODE_ECC_ERR:1;      /* Flash2 Code ECC Uncorrectable Error */
    vuint32_t PF2_DATA_ECC_ERR:1;      /* Flash2 Data ECC Uncorrectable Error */
    vuint32_t FLASH_EDC_ERR:1;
    vuint32_t FLASH_ADDR_ENC_ERR:1;    /* Flash Address Encode Error */
    vuint32_t FLASH_REF_ERR:1;
    vuint32_t FLASH_RST_ERR:1;         /* Flash Reset Error Status */
    vuint32_t FLASH_SCAN_ERR:1;
    vuint32_t _unused_23:1;            /* Reserved */
    vuint32_t FLASH_ECC_ERR:1;         /* ECC Error From Flash Controller */
    vuint32_t FLASH_ACCESS_ERR:1;      /* Transaction Monitor Mismatch Error From Flash Controller */
    vuint32_t VDD1P1_GNG_ERR:1;
    vuint32_t VDD2P5_GNG_ERR:1;
    vuint32_t _unused_28:1;            /* Reserved */
    vuint32_t TEST_ACTIVATION_0_ERR:1; /* Accidental Partial Test Activation. Read this bit to identify the reason of fault in case of FCCU NCF 5. */
    vuint32_t TEST_ACTIVATION_1_ERR:1; /* Accidental Partial Test Activation. Read this bit to identify the reason of fault in case of FCCU NCF 5. */
    vuint32_t _unused_31:1;            /* Reserved */
  } B;
} DCM_GPR_DCMROD4_tag;

typedef union DCM_GPR_DCMROD5_union_tag { /* Read Only GPR On Destructive Reset Register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:1;             /* Reserved */
    vuint32_t INTM_0_ERR:1;
    vuint32_t INTM_1_ERR:1;
    vuint32_t INTM_2_ERR:1;
    vuint32_t INTM_3_ERR:1;
    vuint32_t SW_NCF_0:1;              /* Software NCF0 Status */
    vuint32_t SW_NCF_1:1;              /* Software NCF1 Status */
    vuint32_t SW_NCF_2:1;              /* Software NCF2 Status */
    vuint32_t SW_NCF_3:1;              /* Software NCF3 Status */
    vuint32_t STCU_NCF:1;
    vuint32_t MBIST_ACTIVATION_ERR:1;
    vuint32_t STCU_BIST_USER_CF:1;
    vuint32_t MTR_BUS_ERR:1;
    vuint32_t DEBUG_ACTIVATION_ERR:1;
    vuint32_t TCM_RDATA_EDC_ERR:1;
    vuint32_t EMAC_RDATA_EDC_ERR:1;
    vuint32_t _unused_16:1;            /* Reserved */
    vuint32_t DMA_RDATA_EDC_ERR:1;
    vuint32_t CM7_1_AHBP_RDATA_EDC_ERR:1;
    vuint32_t CM7_1_AHBM_RDATA_EDC_ERR:1;
    vuint32_t CM7_0_AHBP_RDATA_EDC_ERR:1;
    vuint32_t CM7_0_AHBM_RDATA_EDC_ERR:1;
    vuint32_t HSE_RDATA_EDC_ERR:1;
    vuint32_t _unused_23:9;            /* Reserved */
  } B;
} DCM_GPR_DCMROD5_tag;

typedef union DCM_GPR_DCMROF1_union_tag { /* Read Only GPR On Functional Reset Register */
  vuint32_t R;
  struct {
    vuint32_t EMAC_MDC_CHID_0:1;       /* EMAC DMA Channel ID0 Status */
    vuint32_t EMAC_MDC_CHID_1:1;       /* EMAC DMA Channel ID1 Status */
    vuint32_t _unused_2:30;            /* Reserved */
  } B;
} DCM_GPR_DCMROF1_tag;

typedef union DCM_GPR_DCMROF2_union_tag { /* Read Only GPR On Functional Reset Register */
  vuint32_t R;
  struct {
    vuint32_t DCF_SDID0:32;            /* Configuration bits of DCF client SDID 0. */
  } B;
} DCM_GPR_DCMROF2_tag;

typedef union DCM_GPR_DCMROF3_union_tag { /* Read Only GPR On Functional Reset Register */
  vuint32_t R;
  struct {
    vuint32_t DCF_SDID1:32;            /* Configuration bits of DCF client SDID 1. */
  } B;
} DCM_GPR_DCMROF3_tag;

typedef union DCM_GPR_DCMROF4_union_tag { /* Read Only GPR On Functional Reset Register */
  vuint32_t R;
  struct {
    vuint32_t DCF_SDID2:32;            /* Configuration bits of DCF client SDID 2. */
  } B;
} DCM_GPR_DCMROF4_tag;

typedef union DCM_GPR_DCMROF5_union_tag { /* Read Only GPR On Functional Reset Register */
  vuint32_t R;
  struct {
    vuint32_t DCF_SDID3:32;            /* Configuration bits of DCF client SDID 3. */
  } B;
} DCM_GPR_DCMROF5_tag;

typedef union DCM_GPR_DCMROF6_union_tag { /* Read Only GPR On Functional Reset Register */
  vuint32_t R;
  struct {
    vuint32_t DCF_SDID4:32;            /* Configuration bits of DCF client SDID 4. */
  } B;
} DCM_GPR_DCMROF6_tag;

typedef union DCM_GPR_DCMROF7_union_tag { /* Read Only GPR On Functional Reset Register */
  vuint32_t R;
  struct {
    vuint32_t DCF_SDID5:32;            /* Configuration bits of DCF client SDID 5. */
  } B;
} DCM_GPR_DCMROF7_tag;

typedef union DCM_GPR_DCMROF8_union_tag { /* Read Only GPR On Functional Reset Register */
  vuint32_t R;
  struct {
    vuint32_t DCF_SDID6:32;            /* Configuration bits of DCF client SDID 6. */
  } B;
} DCM_GPR_DCMROF8_tag;

typedef union DCM_GPR_DCMROF9_union_tag { /* Read Only GPR On Functional Reset Register */
  vuint32_t R;
  struct {
    vuint32_t DCF_SDID7:32;            /* Configuration bits of DCF client SDID 7. */
  } B;
} DCM_GPR_DCMROF9_tag;

typedef union DCM_GPR_DCMROF10_union_tag { /* Read Only GPR On Functional Reset Register */
  vuint32_t R;
  struct {
    vuint32_t DCF_SDID8:32;            /* Configuration bits of DCF client SDID 8. */
  } B;
} DCM_GPR_DCMROF10_tag;

typedef union DCM_GPR_DCMROF11_union_tag { /* Read Only GPR On Functional Reset Register */
  vuint32_t R;
  struct {
    vuint32_t DCF_SDID9:32;            /* Configuration bits of DCF client SDID 9. */
  } B;
} DCM_GPR_DCMROF11_tag;

typedef union DCM_GPR_DCMROF12_union_tag { /* Read Only GPR On Functional Reset Register */
  vuint32_t R;
  struct {
    vuint32_t DCF_SDID10:32;           /* Configuration bits of DCF client SDID 10. */
  } B;
} DCM_GPR_DCMROF12_tag;

typedef union DCM_GPR_DCMROF13_union_tag { /* Read Only GPR On Functional Reset Register */
  vuint32_t R;
  struct {
    vuint32_t DCF_SDID11:32;           /* Configuration bits of DCF client SDID 11. */
  } B;
} DCM_GPR_DCMROF13_tag;

typedef union DCM_GPR_DCMROF14_union_tag { /* Read Only GPR On Functional Reset Register */
  vuint32_t R;
  struct {
    vuint32_t DCF_SDID12:32;           /* Configuration bits of DCF client SDID 12. */
  } B;
} DCM_GPR_DCMROF14_tag;

typedef union DCM_GPR_DCMROF15_union_tag { /* Read Only GPR On Functional Reset Register */
  vuint32_t R;
  struct {
    vuint32_t DCF_SDID13:32;           /* Configuration bits of DCF client SDID 13. */
  } B;
} DCM_GPR_DCMROF15_tag;

typedef union DCM_GPR_DCMROF16_union_tag { /* Read Only GPR On Functional Reset Register */
  vuint32_t R;
  struct {
    vuint32_t DCF_SDID14:32;           /* Configuration bits of DCF client SDID 14. */
  } B;
} DCM_GPR_DCMROF16_tag;

typedef union DCM_GPR_DCMROF17_union_tag { /* Read Only GPR On Functional Reset Register */
  vuint32_t R;
  struct {
    vuint32_t DCF_SDID15:32;           /* Configuration bits of DCF client SDID 15. */
  } B;
} DCM_GPR_DCMROF17_tag;

typedef union DCM_GPR_DCMROF19_union_tag { /* Read Only GPR On Functional Reset Register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:29;            /* Reserved */
    vuint32_t LOCKSTEP_EN:1;           /* Lockstep Enable */
    vuint32_t DCM_DONE:1;              /* DCM Done */
    vuint32_t FCCU_EOUT_DEDICATED:1;   /* FCCU EOUT Dedicated */
  } B;
} DCM_GPR_DCMROF19_tag;

typedef union DCM_GPR_DCMROF20_union_tag { /* Read Only GPR On Functional Reset Register */
  vuint32_t R;
  struct {
    vuint32_t POR_WDG_EN:1;
    vuint32_t LMAUTO_DIS:1;
    vuint32_t CM7_TCM_WS_EN:1;
    vuint32_t DMA_AXBS_IAHB_BYP:1;
    vuint32_t _unused_4:1;             /* Reserved */
    vuint32_t QSPI_IAHB_BYP:1;
    vuint32_t AIPS_IAHB_BYP:1;
    vuint32_t _unused_7:5;             /* Reserved */
    vuint32_t _unused_12:4;            /* Reserved */
    vuint32_t _unused_16:1;            /* Reserved */
    vuint32_t _unused_17:1;            /* Reserved */
    vuint32_t DCF_DEST_RST_ESC:14;
  } B;
} DCM_GPR_DCMROF20_tag;

typedef union DCM_GPR_DCMROF21_union_tag { /* Read Only GPR On Functional Reset Register */
  vuint32_t R;
  struct {
    vuint32_t DCF_DEST_RST_ESC:18;
    vuint32_t _unused_18:1;            /* Reserved */
    vuint32_t HSE_CLK_MODE_OPTION:2;   /* HSE Clock Mode Option */
    vuint32_t _unused_21:11;           /* Reserved */
  } B;
} DCM_GPR_DCMROF21_tag;

typedef union DCM_GPR_DCMRWP1_union_tag { /* Read Write GPR On Power On Reset Register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:1;             /* Reserved */
    vuint32_t _unused_1:2;             /* Reserved */
    vuint32_t CLKOUT_STANDBY:1;        /* Clockout standby expose over functional and destructive reset. */
    vuint32_t _unused_4:2;             /* Reserved */
    vuint32_t _unused_6:1;             /* Reserved */
    vuint32_t _unused_7:1;             /* Reserved */
    vuint32_t STANBDY_PWDOG_DIS:1;     /* Disables the standby entry and exit monitoring window of the POR WDOG. */
    vuint32_t POR_WDOG_TRIM:2;         /* Trims for POR WDG timeout value. */
    vuint32_t _unused_11:21;           /* Reserved */
  } B;
} DCM_GPR_DCMRWP1_tag;

typedef union DCM_GPR_DCMRWP3_union_tag { /* Read Write GPR On Power On Reset Register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:9;             /* Reserved */
    vuint32_t DEST_RST9_AS_IPI:1;      /* Configures a destructive reset to interrupt. */
    vuint32_t _unused_10:22;           /* Reserved */
  } B;
} DCM_GPR_DCMRWP3_tag;

typedef union DCM_GPR_DCMRWD2_union_tag { /* Read Write GPR On Destructive Reset Register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:1;             /* Reserved */
    vuint32_t _unused_1:1;             /* Reserved */
    vuint32_t _unused_2:1;             /* Reserved */
    vuint32_t _unused_3:1;             /* Reserved */
    vuint32_t _unused_4:1;             /* Reserved */
    vuint32_t _unused_5:1;             /* Reserved */
    vuint32_t _unused_6:1;             /* Reserved */
    vuint32_t EOUT_STAT_DUR_STEST:1;   /* Controls the EOUT state during selftest. */
    vuint32_t _unused_8:24;
  } B;
} DCM_GPR_DCMRWD2_tag;

typedef union DCM_GPR_DCMRWD3_union_tag { /* Read Write GPR On Destructive Reset Register */
  vuint32_t R;
  struct {
    vuint32_t CM7_0_LOCKUP_EN:1;
    vuint32_t CM7_1_LOCKUP_EN:1;
    vuint32_t _unused_2:1;             /* Reserved */
    vuint32_t CM7_RCCU1_ALARM_EN:1;
    vuint32_t CM7_RCCU2_ALARM_EN:1;
    vuint32_t TCM_GSKT_ALARM_EN:1;
    vuint32_t DMA_SYS_GSKT_ALARM_EN:1;
    vuint32_t DMA_PERIPH_GSKT_ALARM_EN:1;
    vuint32_t SYS_AXBS_ALARM_EN:1;
    vuint32_t DMA_AXBS_ALARM_EN:1;
    vuint32_t _unused_10:1;            /* Reserved */
    vuint32_t HSE_GSKT_ALARM_EN:1;
    vuint32_t QSPI_GSKT_ALARM_EN:1;
    vuint32_t AIPS1_GSKT_ALARM_EN:1;
    vuint32_t AIPS2_GSKT_ALARM_EN:1;
    vuint32_t ADDR_EDC_ERR_EN:1;
    vuint32_t DATA_EDC_ERR_EN:1;
    vuint32_t TCM_AXBS_ALARM_EN:1;
    vuint32_t EMAC_GSKT_ALARM_EN:1;
    vuint32_t PERIPH_AXBS_ALARM_EN:1;
    vuint32_t _unused_20:2;            /* Reserved */
    vuint32_t LC_ERR_EN:1;
    vuint32_t _unused_23:1;            /* Reserved */
    vuint32_t PRAM1_ECC_ERR_EN:1;
    vuint32_t PRAM0_ECC_ERR_EN:1;
    vuint32_t CM7_0_DCDATA_ECC_ERR_EN:1;
    vuint32_t CM7_1_DCDATA_ECC_ERR_EN:1;
    vuint32_t CM7_0_DCTAG_ECC_ERR_EN:1;
    vuint32_t CM7_1_DCTAG_ECC_ERR_EN:1;
    vuint32_t CM7_0_ICDATA_ECC_ERR_EN:1;
    vuint32_t CM7_1_ICDATA_ECC_ERR_EN:1;
  } B;
} DCM_GPR_DCMRWD3_tag;

typedef union DCM_GPR_DCMRWD4_union_tag { /* Read Write GPR On Destructive Reset Register */
  vuint32_t R;
  struct {
    vuint32_t CM7_0_ICTAG_ECC_ERR_EN:1;
    vuint32_t CM7_1_ICTAG_ECC_ERR_EN:1;
    vuint32_t CM7_0_ITCM_ECC_ERR_EN:1;
    vuint32_t CM7_0_DTCM0_ECC_ERR_EN:1;
    vuint32_t CM7_0_DTCM1_ECC_ERR_EN:1;
    vuint32_t CM7_1_ITCM_ECC_ERR_EN:1;
    vuint32_t CM7_1_DTCM0_ECC_ERR_EN:1;
    vuint32_t CM7_1_DTCM1_ECC_ERR_EN:1;
    vuint32_t DMA_TCD_RAM_ECC_ERR_EN:1;
    vuint32_t PRAM0_FCCU_ALARM_EN:1;
    vuint32_t PRAM1_FCCU_ALARM_EN:1;
    vuint32_t HSE_RAM_ECC_ERR_EN:1;
    vuint32_t PF0_CODE_ECC_ERR_EN:1;
    vuint32_t PF0_DATA_ECC_ERR_EN:1;
    vuint32_t PF1_CODE_ECC_ERR_EN:1;
    vuint32_t PF1_DATA_ECC_ERR_EN:1;
    vuint32_t PF2_CODE_ECC_ERR_EN:1;
    vuint32_t PF2_DATA_ECC_ERR_EN:1;
    vuint32_t FLASH_EDC_ERR_EN:1;
    vuint32_t FLASH_ADDR_ENC_ERR_EN:1;
    vuint32_t FLASH_REF_ERR_EN:1;
    vuint32_t FLASH_RST_ERR_EN:1;
    vuint32_t FLASH_SCAN_ERR_EN:1;
    vuint32_t _unused_23:1;            /* Reserved */
    vuint32_t FLASH_ECC_ERR_EN:1;
    vuint32_t FLASH_ACCESS_ERR_EN:1;
    vuint32_t VDD1P1_GNG_ERR_EN:1;
    vuint32_t VDD2P5_GNG_ERR_EN:1;
    vuint32_t _unused_28:1;            /* Reserved */
    vuint32_t TEST_ACTIVATION_0_ERR_EN:1;
    vuint32_t TEST_ACTIVATION_1_ERR_EN:1;
    vuint32_t _unused_31:1;            /* Reserved */
  } B;
} DCM_GPR_DCMRWD4_tag;

typedef union DCM_GPR_DCMRWD5_union_tag { /* Read Write GPR On Destructive Reset Register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:1;             /* Reserved */
    vuint32_t INTM_0_ERR_EN:1;
    vuint32_t INTM_1_ERR_EN:1;
    vuint32_t INTM_2_ERR_EN:1;
    vuint32_t INTM_3_ERR_EN:1;
    vuint32_t SW_NCF_0_EN:1;
    vuint32_t SW_NCF_1_EN:1;
    vuint32_t SW_NCF_2_EN:1;
    vuint32_t SW_NCF_3_EN:1;
    vuint32_t STCU_NCF_EN:1;
    vuint32_t MBIST_ACTIVATION_ERR_EN:1;
    vuint32_t STCU_BIST_USER_CF_EN:1;
    vuint32_t MTR_BUS_ERR_EN:1;
    vuint32_t DEBUG_ACTIVATION_ERR_EN:1;
    vuint32_t TCM_RDATA_EDC_ERR_EN:1;
    vuint32_t EMAC_RDATA_EDC_ERR_EN:1;
    vuint32_t _unused_16:1;            /* Reserved */
    vuint32_t DMA_RDATA_EDC_ERR_EN:1;
    vuint32_t CM7_1_AHBP_RDATA_EDC_ERR_EN:1;
    vuint32_t CM7_1_AHBM_RDATA_EDC_ERR_EN:1;
    vuint32_t CM7_0_AHBP_RDATA_EDC_ERR_EN:1;
    vuint32_t CM7_0_AHBM_RDATA_EDC_ERR_EN:1;
    vuint32_t HSE_RDATA_EDC_ERR_EN:1;
    vuint32_t _unused_23:9;            /* Reserved */
  } B;
} DCM_GPR_DCMRWD5_tag;

typedef union DCM_GPR_DCMRWD6_union_tag { /* Read Write GPR On Destructive Reset Register */
  vuint32_t R;
  struct {
    vuint32_t EDMA_DBG_DIS_CM7_0:1;
    vuint32_t FCCU_DBG_DIS_CM7_0:1;
    vuint32_t LCU0_DBG_DIS_CM7_0:1;
    vuint32_t LCU1_DBG_DIS_CM7_0:1;
    vuint32_t EMIOS0_DBG_DIS_CM7_0:1;
    vuint32_t EMIOS1_DBG_DIS_CM7_0:1;
    vuint32_t EMIOS2_DBG_DIS_CM7_0:1;
    vuint32_t RTC_DBG_DIS_CM7_0:1;
    vuint32_t SWT0_DBG_DIS_CM7_0:1;
    vuint32_t SWT1_DBG_DIS_CM7_0:1;
    vuint32_t STM0_DBG_DIS_CM7_0:1;
    vuint32_t STM1_DBG_DIS_CM7_0:1;
    vuint32_t PIT0_DBG_DIS_CM7_0:1;
    vuint32_t PIT1_DBG_DIS_CM7_0:1;
    vuint32_t PIT2_DBG_DIS_CM7_0:1;
    vuint32_t LPSPI0_DBG_DIS_CM7_0:1;
    vuint32_t LPSPI1_DBG_DIS_CM7_0:1;
    vuint32_t LPSPI2_DBG_DIS_CM7_0:1;
    vuint32_t LPSPI3_DBG_DIS_CM7_0:1;
    vuint32_t LPSPI4_DBG_DIS_CM7_0:1;
    vuint32_t LPSPI5_DBG_DIS_CM7_0:1;
    vuint32_t LPI2C0_DBG_DIS_CM7_0:1;
    vuint32_t LPI2C1_DBG_DIS_CM7_0:1;
    vuint32_t FLEXIO_DBG_DIS_CM7_0:1;
    vuint32_t FLEXCAN0_DBG_DIS_CM7_0:1;
    vuint32_t FLEXCAN1_DBG_DIS_CM7_0:1;
    vuint32_t FLEXCAN2_DBG_DIS_CM7_0:1;
    vuint32_t FLEXCAN3_DBG_DIS_CM7_0:1;
    vuint32_t FLEXCAN4_DBG_DIS_CM7_0:1;
    vuint32_t FLEXCAN5_DBG_DIS_CM7_0:1;
    vuint32_t SAI0_DBG_DIS_CM7_0:1;
    vuint32_t SAI1_DBG_DIS_CM7_0:1;
  } B;
} DCM_GPR_DCMRWD6_tag;

typedef union DCM_GPR_DCMRWD7_union_tag { /* Read Write GPR On Destructive Reset Register */
  vuint32_t R;
  struct {
    vuint32_t I3C_DBG_DIS_CM7_0:1;
    vuint32_t _unused_1:31;            /* Reserved */
  } B;
} DCM_GPR_DCMRWD7_tag;

typedef union DCM_GPR_DCMRWD8_union_tag { /* Read Write GPR On Destructive Reset Register */
  vuint32_t R;
  struct {
    vuint32_t EDMA_DBG_DIS_CM7_1:1;
    vuint32_t FCCU_DBG_DIS_CM7_1:1;
    vuint32_t LCU0_DBG_DIS_CM7_1:1;
    vuint32_t LCU1_DBG_DIS_CM7_1:1;
    vuint32_t EMIOS0_DBG_DIS_CM7_1:1;
    vuint32_t EMIOS1_DBG_DIS_CM7_1:1;
    vuint32_t EMIOS2_DBG_DIS_CM7_1:1;
    vuint32_t RTC_DBG_DIS_CM7_1:1;
    vuint32_t SWT0_DBG_DIS_CM7_1:1;
    vuint32_t SWT1_DBG_DIS_CM7_1:1;
    vuint32_t STM0_DBG_DIS_CM7_1:1;
    vuint32_t STM1_DBG_DIS_CM7_1:1;
    vuint32_t PIT0_DBG_DIS_CM7_1:1;
    vuint32_t PIT1_DBG_DIS_CM7_1:1;
    vuint32_t PIT2_DBG_DIS_CM7_1:1;
    vuint32_t LPSPI0_DBG_DIS_CM7_1:1;
    vuint32_t LPSPI1_DBG_DIS_CM7_1:1;
    vuint32_t LPSPI2_DBG_DIS_CM7_1:1;
    vuint32_t LPSPI3_DBG_DIS_CM7_1:1;
    vuint32_t LPSPI4_DBG_DIS_CM7_1:1;
    vuint32_t LPSPI5_DBG_DIS_CM7_1:1;
    vuint32_t LPI2C0_DBG_DIS_CM7_1:1;
    vuint32_t LPI2C1_DBG_DIS_CM7_1:1;
    vuint32_t FLEXIO_DBG_DIS_CM7_1:1;
    vuint32_t FLEXCAN0_DBG_DIS_CM7_1:1;
    vuint32_t FLEXCAN1_DBG_DIS_CM7_1:1;
    vuint32_t FLEXCAN2_DBG_DIS_CM7_1:1;
    vuint32_t FLEXCAN3_DBG_DIS_CM7_1:1;
    vuint32_t FLEXCAN4_DBG_DIS_CM7_1:1;
    vuint32_t FLEXCAN5_DBG_DIS_CM7_1:1;
    vuint32_t SAI0_DBG_DIS_CM7_1:1;
    vuint32_t SAI1_DBG_DIS_CM7_1:1;
  } B;
} DCM_GPR_DCMRWD8_tag;

typedef union DCM_GPR_DCMRWD9_union_tag { /* Read Write GPR On Destructive Reset Register */
  vuint32_t R;
  struct {
    vuint32_t I3C_DBG_DIS_CM7_1:1;
    vuint32_t _unused_1:31;            /* Reserved */
  } B;
} DCM_GPR_DCMRWD9_tag;

typedef union DCM_GPR_DCMRWF1_union_tag { /* Read Write GPR On Functional Reset Register */
  vuint32_t R;
  struct {
    vuint32_t CAN_TIMESTAMP_SEL:1;     /* Select between EMAC and STM for CAN timestamping */
    vuint32_t CAN_TIMESTAMP_EN:1;      /* Enables CAN timestamping feature for all flexcans. */
    vuint32_t FCCU_SW_NCF0:1;          /* Control to initiate Software NCF to FCCU. */
    vuint32_t FCCU_SW_NCF1:1;          /* Control to initiate Software NCF to FCCU. */
    vuint32_t FCCU_SW_NCF2:1;          /* Control to initiate Software NCF to FCCU. */
    vuint32_t FCCU_SW_NCF3:1;          /* Control to initiate Software NCF to FCCU. */
    vuint32_t _unused_6:1;             /* Reserved */
    vuint32_t RMII_MII_SEL:1;          /* Selects between MII and RMII mode of ethernet. */
    vuint32_t _unused_8:5;             /* Reserved */
    vuint32_t _unused_13:2;            /* Reserved */
    vuint32_t VDD_HV_B_IO_CTRL_LATCH:1; /* Controls the IO controls latching in low frequency RUN mode to reduce power consumption on VDD_HV_B domain pins. */
    vuint32_t STANDBY_IO_CONFIG:1;     /* Controls the IO state in the standby mode. */
    vuint32_t _unused_17:1;            /* Reserved */
    vuint32_t _unused_18:2;            /* Reserved */
    vuint32_t SUPPLY_MON_EN:1;         /* Enable the supply voltage monitoring by ADC. */
    vuint32_t SUPPLY_MON_SEL:3;
    vuint32_t VSS_LV_ANMUX_EN:1;
    vuint32_t VDD_HV_A_VLT_DVDR_EN:1;  /* Enable for VDD_HV_A 2:1 divider for voltage measurement using supply voltage monitoring by ADC. */
    vuint32_t VDD_HV_B_VLT_DVDR_EN:1;  /* Enable for VDD_HV_B 2:1 divider for voltage measurement using supply voltage monitoring by ADC. */
    vuint32_t VDD_1_5_VLT_DVDR_EN:1;   /* Enable for VDD1P5 2:1 divider for voltage measurement using supply voltage monitoring by ADC. */
    vuint32_t _unused_28:3;            /* Reserved */
    vuint32_t _unused_31:1;            /* Reserved */
  } B;
} DCM_GPR_DCMRWF1_tag;

typedef union DCM_GPR_DCMRWF2_union_tag { /* Read Write GPR On Functional Reset Register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:1;             /* Reserved */
    vuint32_t _unused_1:2;             /* Reserved */
    vuint32_t DCM_SCAN_BYP_STDBY_EXT:1; /* Control to bypass the DCM scanning on standby exit. */
    vuint32_t FIRC_TRIM_BYP_STDBY_EXT:1; /* Control to bypass the FIRC trimming on standby exit. */
    vuint32_t PMC_TRIM_RGM_DCF__BYP_STDBY_EXT:1; /* Control to bypass the PMC trimming and RGM DCF loading on standby exit. */
    vuint32_t SIRC_TRIM_BYP_STDBY_EXT:1; /* Control to bypass the SIRC trimming on standby exit. */
    vuint32_t _unused_7:9;             /* Reserved */
    vuint32_t HSE_GSKT_BYPASS:1;       /* Control to enable the HSE IAHB gasket behavior out of standby mode. */
    vuint32_t _unused_17:15;           /* Reserved */
  } B;
} DCM_GPR_DCMRWF2_tag;

typedef union DCM_GPR_DCMRWF4_union_tag { /* Read Write GPR On Functional Reset Register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:1;             /* Reserved */
    vuint32_t MUX_MODE_EN_ADC0_S8:1;   /* Selects the GPIO45 to drive ADC0 standard channel 8th. */
    vuint32_t MUX_MODE_EN_ADC0_S9:1;   /* Selects the GPIO46 to drive ADC0 standard channel 9th. */
    vuint32_t MUX_MODE_EN_ADC1_S14:1;  /* Selects the GPIO32 to drive ADC1 standard channel 14th. */
    vuint32_t MUX_MODE_EN_ADC1_S15:1;  /* Selects the GPIO33 to drive ADC1 standard channel 15th. */
    vuint32_t MUX_MODE_EN_ADC1_S22:1;  /* Selects the GPIO114 to drive ADC1 standard channel 22nd. */
    vuint32_t MUX_MODE_EN_ADC1_S23:1;  /* Selects the GPIO115 to drive ADC1 standard channel 23rd. */
    vuint32_t _unused_7:2;             /* Reserved */
    vuint32_t MUX_MODE_EN_ADC2_S8:1;   /* Selects the GPIO45 to drive adc2 standard channel 8th. */
    vuint32_t MUX_MODE_EN_ADC2_S9:1;   /* Selects the GPIO46 to drive adc2 standard channel 9th. */
    vuint32_t _unused_11:2;            /* Reserved */
    vuint32_t GLITCH_FIL_TRG_IN0_BYP:1; /* Selects whether to BYPASS or filter out the pulse. */
    vuint32_t GLITCH_FIL_TRG_IN1_BYP:1; /* Selects whether to BYPASS or filter out the pulse. */
    vuint32_t GLITCH_FIL_TRG_IN2_BYP:1; /* Selects whether to BYPASS or filter out the pulse. */
    vuint32_t GLITCH_FIL_TRG_IN3_BYP:1; /* Selects whether to BYPASS or filter out the pulse. */
    vuint32_t CM7_0_CPUWAIT:1;
    vuint32_t CM7_1_CPUWAIT:1;
    vuint32_t _unused_19:13;           /* Reserved */
  } B;
} DCM_GPR_DCMRWF4_tag;

typedef union DCM_GPR_DCMRWF5_union_tag { /* Read Write GPR On Functional Reset Register */
  vuint32_t R;
  struct {
    vuint32_t BOOT_MODE:1;
    vuint32_t BOOT_ADDRESS:31;
  } B;
} DCM_GPR_DCMRWF5_tag;

typedef union DCM_GPR_DCMROPP1_union_tag { /* Read Only GPR On PMCPOR Reset */
  vuint32_t R;
  struct {
    vuint32_t POR_WDG_STAT0:1;         /* This bit captures the status of functional reset sequence process FUNC0 when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT1:1;         /* This bit captures the status of functional reset sequence process FUNC1 when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT2:1;         /* This bit captures the status of functional reset sequence process FUNC2 when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT3:1;         /* This bit captures the status of functional reset sequence process FUNC3 when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT4:1;         /* This bit captures the status of functional reset sequence process FUNC4 when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT5:1;         /* This bit captures the status of functional reset sequence process FUNC5 when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT6:1;         /* This bit captures the status of functional reset sequence process FUNC6 when POR_WDG overflows. */
    vuint32_t _unused_7:1;             /* Reserved */
    vuint32_t _unused_8:1;             /* Reserved */
    vuint32_t _unused_9:1;             /* Reserved */
    vuint32_t POR_WDG_STAT10:1;        /* This bit captures the status of functional reset sequence process FUNC7 when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT11:1;        /* This bit captures the status of functional reset sequence process FUNC7 when POR_WDG overflows. */
    vuint32_t _unused_12:1;            /* Reserved */
    vuint32_t _unused_13:1;            /* Reserved */
    vuint32_t POR_WDG_STAT14:1;        /* This bit captures the status of functional reset sequence process FUNC9 when POR_WDG overflows. */
    vuint32_t _unused_15:1;            /* Reserved */
    vuint32_t _unused_16:1;            /* Reserved */
    vuint32_t POR_WDG_STAT17:1;        /* This bit captures the status of functional reset sequence process FUNC10 when POR_WDG overflows. */
    vuint32_t _unused_18:1;            /* Reserved */
    vuint32_t _unused_19:1;            /* Reserved */
    vuint32_t POR_WDG_STAT20:1;        /* This bit captures the status of functional reset sequence process DEST0 when POR_WDG overflows. */
    vuint32_t _unused_21:1;            /* Reserved */
    vuint32_t _unused_22:1;            /* Reserved */
    vuint32_t _unused_23:1;            /* Reserved */
    vuint32_t _unused_24:1;            /* Reserved */
    vuint32_t _unused_25:1;            /* Reserved */
    vuint32_t _unused_26:1;            /* Reserved */
    vuint32_t _unused_27:1;            /* Reserved */
    vuint32_t _unused_28:1;            /* Reserved */
    vuint32_t POR_WDG_STAT29:1;        /* This bit captures the status of standby entry request initiated by MC_ME when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT30:1;        /* This bit captures the status of standby exit acknowledgement by MC_PCU when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT31:1;        /* This bit captures MC_RGM reset event (if occured) while the device is in STANDBY mode. */
  } B;
} DCM_GPR_DCMROPP1_tag;

typedef union DCM_GPR_DCMROPP2_union_tag { /* Read Only GPR On PMCPOR Reset */
  vuint32_t R;
  struct {
    vuint32_t POR_WDG_STAT32:1;        /* This bit captures MC_RGM functional/external event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT33:1;        /* This bit captures MC_RGM functional/external event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT34:1;        /* This bit captures MC_RGM functional/external event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT35:1;        /* This bit captures MC_RGM functional/external event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT36:1;        /* This bit captures MC_RGM functional/external event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT37:1;        /* This bit captures MC_RGM functional/external event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT38:1;        /* This bit captures MC_RGM functional/external event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT39:1;        /* This bit captures MC_RGM functional/external event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT40:1;        /* This bit captures MC_RGM functional/external event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT41:1;        /* This bit captures MC_RGM functional/external event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT42:1;        /* This bit captures MC_RGM functional/external event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT43:1;        /* This bit captures MC_RGM functional/external event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT44:1;        /* This bit captures MC_RGM functional/external event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT45:1;        /* This bit captures MC_RGM functional/external event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT46:1;        /* This bit captures MC_RGM functional/external event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT47:1;        /* This bit captures MC_RGM functional/external event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT48:1;        /* This bit captures MC_RGM functional/external event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT49:1;        /* This bit captures MC_RGM functional/external event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT50:1;        /* This bit captures MC_RGM functional/external event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT51:1;        /* This bit captures MC_RGM functional/external event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT52:1;        /* This bit captures MC_RGM functional/external event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT53:1;        /* This bit captures MC_RGM functional/external event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT54:1;        /* This bit captures MC_RGM functional/external event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT55:1;        /* This bit captures MC_RGM functional/external event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT56:1;        /* This bit captures MC_RGM functional/external event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT57:1;        /* This bit captures MC_RGM functional/external event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT58:1;        /* This bit captures MC_RGM functional/external event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT59:1;        /* This bit captures MC_RGM functional/external event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT60:1;        /* This bit captures MC_RGM functional/external event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT61:1;        /* This bit captures MC_RGM functional/external event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT62:1;        /* This bit captures MC_RGM functional/external event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT63:1;        /* This bit captures MC_RGM functional/external event status register when POR_WDG overflows. */
  } B;
} DCM_GPR_DCMROPP2_tag;

typedef union DCM_GPR_DCMROPP3_union_tag { /* Read Only GPR On PMCPOR Reset */
  vuint32_t R;
  struct {
    vuint32_t POR_WDG_STAT64:1;        /* This bit captures MC_RGM destructive event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT65:1;        /* This bit captures MC_RGM destructive event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT66:1;        /* This bit captures MC_RGM destructive event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT67:1;        /* This bit captures MC_RGM destructive event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT68:1;        /* This bit captures MC_RGM destructive event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT69:1;        /* This bit captures MC_RGM destructive event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT70:1;        /* This bit captures MC_RGM destructive event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT71:1;        /* This bit captures MC_RGM destructive event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT72:1;        /* This bit captures MC_RGM destructive event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT73:1;        /* This bit captures MC_RGM destructive event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT74:1;        /* This bit captures MC_RGM destructive event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT75:1;        /* This bit captures MC_RGM destructive event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT76:1;        /* This bit captures MC_RGM destructive event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT77:1;        /* This bit captures MC_RGM destructive event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT78:1;        /* This bit captures MC_RGM destructive event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT79:1;        /* This bit captures MC_RGM destructive event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT80:1;        /* This bit captures MC_RGM destructive event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT81:1;        /* This bit captures MC_RGM destructive event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT82:1;        /* This bit captures MC_RGM destructive event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT83:1;        /* This bit captures MC_RGM destructive event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT84:1;        /* This bit captures MC_RGM destructive event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT85:1;        /* This bit captures MC_RGM destructive event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT86:1;        /* This bit captures MC_RGM destructive event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT87:1;        /* This bit captures MC_RGM destructive event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT88:1;        /* This bit captures MC_RGM destructive event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT89:1;        /* This bit captures MC_RGM destructive event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT90:1;        /* This bit captures MC_RGM destructive event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT91:1;        /* This bit captures MC_RGM destructive event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT92:1;        /* This bit captures MC_RGM destructive event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT93:1;        /* This bit captures MC_RGM destructive event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT94:1;        /* This bit captures MC_RGM destructive event status register when POR_WDG overflows. */
    vuint32_t POR_WDG_STAT95:1;        /* This bit captures MC_RGM destructive event status register when POR_WDG overflows. */
  } B;
} DCM_GPR_DCMROPP3_tag;

typedef union DCM_GPR_DCMROPP4_union_tag { /* Read Only GPR On PMCPOR Reset */
  vuint32_t R;
  struct {
    vuint32_t POR_WDG_STAT96:1;        /* This bit captures POR_WDG reset event if POR_WDG initiates a POR sequence. */
    vuint32_t _unused_1:31;            /* Reserved */
  } B;
} DCM_GPR_DCMROPP4_tag;

struct DCM_GPR_tag {
  uint8_t DCM_GPR_reserved0[512];
  DCM_GPR_DCMROD1_tag DCMROD1;         /* Read Only GPR On Destructive Reset Register */
  uint8_t DCM_GPR_reserved1[4];
  DCM_GPR_DCMROD3_tag DCMROD3;         /* Read Only GPR On Destructive Reset Register */
  DCM_GPR_DCMROD4_tag DCMROD4;         /* Read Only GPR On Destructive Reset Register */
  DCM_GPR_DCMROD5_tag DCMROD5;         /* Read Only GPR On Destructive Reset Register */
  uint8_t DCM_GPR_reserved2[236];
  DCM_GPR_DCMROF1_tag DCMROF1;         /* Read Only GPR On Functional Reset Register */
  DCM_GPR_DCMROF2_tag DCMROF2;         /* Read Only GPR On Functional Reset Register */
  DCM_GPR_DCMROF3_tag DCMROF3;         /* Read Only GPR On Functional Reset Register */
  DCM_GPR_DCMROF4_tag DCMROF4;         /* Read Only GPR On Functional Reset Register */
  DCM_GPR_DCMROF5_tag DCMROF5;         /* Read Only GPR On Functional Reset Register */
  DCM_GPR_DCMROF6_tag DCMROF6;         /* Read Only GPR On Functional Reset Register */
  DCM_GPR_DCMROF7_tag DCMROF7;         /* Read Only GPR On Functional Reset Register */
  DCM_GPR_DCMROF8_tag DCMROF8;         /* Read Only GPR On Functional Reset Register */
  DCM_GPR_DCMROF9_tag DCMROF9;         /* Read Only GPR On Functional Reset Register */
  DCM_GPR_DCMROF10_tag DCMROF10;       /* Read Only GPR On Functional Reset Register */
  DCM_GPR_DCMROF11_tag DCMROF11;       /* Read Only GPR On Functional Reset Register */
  DCM_GPR_DCMROF12_tag DCMROF12;       /* Read Only GPR On Functional Reset Register */
  DCM_GPR_DCMROF13_tag DCMROF13;       /* Read Only GPR On Functional Reset Register */
  DCM_GPR_DCMROF14_tag DCMROF14;       /* Read Only GPR On Functional Reset Register */
  DCM_GPR_DCMROF15_tag DCMROF15;       /* Read Only GPR On Functional Reset Register */
  DCM_GPR_DCMROF16_tag DCMROF16;       /* Read Only GPR On Functional Reset Register */
  DCM_GPR_DCMROF17_tag DCMROF17;       /* Read Only GPR On Functional Reset Register */
  uint8_t DCM_GPR_reserved3[4];
  DCM_GPR_DCMROF19_tag DCMROF19;       /* Read Only GPR On Functional Reset Register */
  DCM_GPR_DCMROF20_tag DCMROF20;       /* Read Only GPR On Functional Reset Register */
  DCM_GPR_DCMROF21_tag DCMROF21;       /* Read Only GPR On Functional Reset Register */
  uint8_t DCM_GPR_reserved4[172];
  DCM_GPR_DCMRWP1_tag DCMRWP1;         /* Read Write GPR On Power On Reset Register */
  uint8_t DCM_GPR_reserved5[4];
  DCM_GPR_DCMRWP3_tag DCMRWP3;         /* Read Write GPR On Power On Reset Register */
  uint8_t DCM_GPR_reserved6[248];
  DCM_GPR_DCMRWD2_tag DCMRWD2;         /* Read Write GPR On Destructive Reset Register */
  DCM_GPR_DCMRWD3_tag DCMRWD3;         /* Read Write GPR On Destructive Reset Register */
  DCM_GPR_DCMRWD4_tag DCMRWD4;         /* Read Write GPR On Destructive Reset Register */
  DCM_GPR_DCMRWD5_tag DCMRWD5;         /* Read Write GPR On Destructive Reset Register */
  DCM_GPR_DCMRWD6_tag DCMRWD6;         /* Read Write GPR On Destructive Reset Register */
  DCM_GPR_DCMRWD7_tag DCMRWD7;         /* Read Write GPR On Destructive Reset Register */
  DCM_GPR_DCMRWD8_tag DCMRWD8;         /* Read Write GPR On Destructive Reset Register */
  DCM_GPR_DCMRWD9_tag DCMRWD9;         /* Read Write GPR On Destructive Reset Register */
  uint8_t DCM_GPR_reserved7[220];
  DCM_GPR_DCMRWF1_tag DCMRWF1;         /* Read Write GPR On Functional Reset Register */
  DCM_GPR_DCMRWF2_tag DCMRWF2;         /* Read Write GPR On Functional Reset Register */
  uint8_t DCM_GPR_reserved8[4];
  DCM_GPR_DCMRWF4_tag DCMRWF4;         /* Read Write GPR On Functional Reset Register */
  DCM_GPR_DCMRWF5_tag DCMRWF5;         /* Read Write GPR On Functional Reset Register */
  uint8_t DCM_GPR_reserved9[236];
  DCM_GPR_DCMROPP1_tag DCMROPP1;       /* Read Only GPR On PMCPOR Reset */
  DCM_GPR_DCMROPP2_tag DCMROPP2;       /* Read Only GPR On PMCPOR Reset */
  DCM_GPR_DCMROPP3_tag DCMROPP3;       /* Read Only GPR On PMCPOR Reset */
  DCM_GPR_DCMROPP4_tag DCMROPP4;       /* Read Only GPR On PMCPOR Reset */
};


/* ============================================================================
   =============================== Module: DMAMUX =============================
   ============================================================================ */

typedef union DMAMUX_CHCFG_union_tag { /* Channel Configuration register */
  vuint8_t R;
  struct {
    vuint8_t SOURCE:6;                 /* DMA Channel Source (Slot) */
    vuint8_t TRIG:1;                   /* DMA Channel Trigger Enable */
    vuint8_t ENBL:1;                   /* DMA Channel Enable */
  } B;
} DMAMUX_CHCFG_tag;

struct DMAMUX_tag {
  DMAMUX_CHCFG_tag CHCFG[8];           /* Channel Configuration register */
};


/* ============================================================================
   =============================== Module: EIM ================================
   ============================================================================ */

typedef union EIM_EIMCR_union_tag {    /* Error Injection Module Configuration Register */
  vuint32_t R;
  struct {
    vuint32_t GEIEN:1;                 /* Global Error Injection Enable */
    vuint32_t _unused_1:31;            /* Reserved */
  } B;
} EIM_EIMCR_tag;

typedef union EIM_EICHEN_union_tag {   /* Error Injection Channel Enable register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:1;             /* Reserved */
    vuint32_t EICH30EN:1;              /* Error Injection Channel 30 Enable */
    vuint32_t EICH29EN:1;              /* Error Injection Channel 29 Enable */
    vuint32_t EICH28EN:1;              /* Error Injection Channel 28 Enable */
    vuint32_t _unused_4:1;             /* Reserved */
    vuint32_t _unused_5:1;             /* Reserved */
    vuint32_t EICH25EN:1;              /* Error Injection Channel 25 Enable */
    vuint32_t _unused_7:1;             /* Reserved */
    vuint32_t EICH23EN:1;              /* Error Injection Channel 23 Enable */
    vuint32_t _unused_9:1;             /* Reserved */
    vuint32_t _unused_10:1;            /* Reserved */
    vuint32_t EICH20EN:1;              /* Error Injection Channel 20 Enable */
    vuint32_t _unused_12:1;            /* Reserved */
    vuint32_t _unused_13:1;            /* Reserved */
    vuint32_t _unused_14:1;            /* Reserved */
    vuint32_t _unused_15:1;            /* Reserved */
    vuint32_t EICH15EN:1;              /* Error Injection Channel 15 Enable */
    vuint32_t EICH14EN:1;              /* Error Injection Channel 14 Enable */
    vuint32_t EICH13EN:1;              /* Error Injection Channel 13 Enable */
    vuint32_t _unused_19:1;            /* Reserved */
    vuint32_t _unused_20:1;            /* Reserved */
    vuint32_t _unused_21:1;            /* Reserved */
    vuint32_t _unused_22:1;            /* Reserved */
    vuint32_t _unused_23:1;            /* Reserved */
    vuint32_t EICH7EN:1;               /* Error Injection Channel 7 Enable */
    vuint32_t EICH6EN:1;               /* Error Injection Channel 6 Enable */
    vuint32_t EICH5EN:1;               /* Error Injection Channel 5 Enable */
    vuint32_t EICH4EN:1;               /* Error Injection Channel 4 Enable */
    vuint32_t EICH3EN:1;               /* Error Injection Channel 3 Enable */
    vuint32_t EICH2EN:1;               /* Error Injection Channel 2 Enable */
    vuint32_t _unused_30:1;            /* Reserved */
    vuint32_t EICH0EN:1;               /* Error Injection Channel 0 Enable */
  } B;
} EIM_EICHEN_tag;

typedef union EIM_EICHD0_WORD0_union_tag { /* Error Injection Channel Descriptor 0, Word0 */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:24;
    vuint32_t CHKBIT_MASK:8;           /* Checkbit Mask */
  } B;
} EIM_EICHD0_WORD0_tag;

typedef union EIM_EICHD0_WORD1_union_tag { /* Error Injection Channel Descriptor 0, Word1 */
  vuint32_t R;
  struct {
    vuint32_t B0_3DATA_MASK:32;        /* Data Mask Bytes 0-3 */
  } B;
} EIM_EICHD0_WORD1_tag;

typedef union EIM_EICHD0_WORD2_union_tag { /* Error Injection Channel Descriptor 0, Word2 */
  vuint32_t R;
  struct {
    vuint32_t B4_7DATA_MASK:32;        /* Data Mask Bytes 4-7 */
  } B;
} EIM_EICHD0_WORD2_tag;

typedef union EIM_EICHD2_WORD0_union_tag { /* Error Injection Channel Descriptor 2, Word0 */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:24;
    vuint32_t CHKBIT_MASK:8;           /* Checkbit Mask */
  } B;
} EIM_EICHD2_WORD0_tag;

typedef union EIM_EICHD2_WORD1_union_tag { /* Error Injection Channel Descriptor 2, Word1 */
  vuint32_t R;
  struct {
    vuint32_t B0_3DATA_MASK:32;        /* Data Mask Bytes 0-3 */
  } B;
} EIM_EICHD2_WORD1_tag;

typedef union EIM_EICHD2_WORD2_union_tag { /* Error Injection Channel Descriptor 2, Word2 */
  vuint32_t R;
  struct {
    vuint32_t B4_7DATA_MASK:32;        /* Data Mask Bytes 4-7 */
  } B;
} EIM_EICHD2_WORD2_tag;

typedef union EIM_EICHD3_WORD0_union_tag { /* Error Injection Channel Descriptor 3, Word0 */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:18;
    vuint32_t CHKBIT_MASK:14;          /* Checkbit Mask */
  } B;
} EIM_EICHD3_WORD0_tag;

typedef union EIM_EICHD3_WORD1_union_tag { /* Error Injection Channel Descriptor 3, Word1 */
  vuint32_t R;
  struct {
    vuint32_t B0_3DATA_MASK:12;        /* Data Mask Bytes 0-3 */
    vuint32_t _unused_12:20;
  } B;
} EIM_EICHD3_WORD1_tag;

typedef union EIM_EICHD3_WORD2_union_tag { /* Error Injection Channel Descriptor 3, Word2 */
  vuint32_t R;
  struct {
    vuint32_t B4_7DATA_MASK:32;        /* Data Mask Bytes 4-7 */
  } B;
} EIM_EICHD3_WORD2_tag;

typedef union EIM_EICHD4_WORD0_union_tag { /* Error Injection Channel Descriptor 4, Word0 */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:16;
    vuint32_t CHKBIT_MASK:16;          /* Checkbit Mask */
  } B;
} EIM_EICHD4_WORD0_tag;

typedef union EIM_EICHD4_WORD1_union_tag { /* Error Injection Channel Descriptor 4, Word1 */
  vuint32_t R;
  struct {
    vuint32_t B0_3DATA_MASK:32;        /* Data Mask Bytes 0-3 */
  } B;
} EIM_EICHD4_WORD1_tag;

typedef union EIM_EICHD4_WORD2_union_tag { /* Error Injection Channel Descriptor 4, Word2 */
  vuint32_t R;
  struct {
    vuint32_t B4_7DATA_MASK:32;        /* Data Mask Bytes 4-7 */
  } B;
} EIM_EICHD4_WORD2_tag;

typedef union EIM_EICHD4_WORD3_union_tag { /* Error Injection Channel Descriptor 4, Word3 */
  vuint32_t R;
  struct {
    vuint32_t B8_11DATA_MASK:32;       /* Data Mask Bytes 8-11 */
  } B;
} EIM_EICHD4_WORD3_tag;

typedef union EIM_EICHD4_WORD4_union_tag { /* Error Injection Channel Descriptor 4, Word4 */
  vuint32_t R;
  struct {
    vuint32_t B12_15DATA_MASK:32;      /* Data Mask Bytes 12-15 */
  } B;
} EIM_EICHD4_WORD4_tag;

typedef union EIM_EICHD5_WORD0_union_tag { /* Error Injection Channel Descriptor 5, Word0 */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:4;
    vuint32_t CHKBIT_MASK:28;          /* Checkbit Mask */
  } B;
} EIM_EICHD5_WORD0_tag;

typedef union EIM_EICHD5_WORD1_union_tag { /* Error Injection Channel Descriptor 5, Word1 */
  vuint32_t R;
  struct {
    vuint32_t B0_3DATA_MASK:8;         /* Data Mask Bytes 0-3 */
    vuint32_t _unused_8:24;
  } B;
} EIM_EICHD5_WORD1_tag;

typedef union EIM_EICHD5_WORD2_union_tag { /* Error Injection Channel Descriptor 5, Word2 */
  vuint32_t R;
  struct {
    vuint32_t B4_7DATA_MASK:32;        /* Data Mask Bytes 4-7 */
  } B;
} EIM_EICHD5_WORD2_tag;

typedef union EIM_EICHD5_WORD3_union_tag { /* Error Injection Channel Descriptor 5, Word3 */
  vuint32_t R;
  struct {
    vuint32_t B8_11DATA_MASK:32;       /* Data Mask Bytes 8-11 */
  } B;
} EIM_EICHD5_WORD3_tag;

typedef union EIM_EICHD5_WORD4_union_tag { /* Error Injection Channel Descriptor 5, Word4 */
  vuint32_t R;
  struct {
    vuint32_t B12_15DATA_MASK:32;      /* Data Mask Bytes 12-15 */
  } B;
} EIM_EICHD5_WORD4_tag;

typedef union EIM_EICHD6_WORD0_union_tag { /* Error Injection Channel Descriptor 6, Word0 */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:4;
    vuint32_t CHKBIT_MASK:28;          /* Checkbit Mask */
  } B;
} EIM_EICHD6_WORD0_tag;

typedef union EIM_EICHD6_WORD1_union_tag { /* Error Injection Channel Descriptor 6, Word1 */
  vuint32_t R;
  struct {
    vuint32_t B0_3DATA_MASK:32;        /* Data Mask Bytes 0-3 */
  } B;
} EIM_EICHD6_WORD1_tag;

typedef union EIM_EICHD6_WORD2_union_tag { /* Error Injection Channel Descriptor 6, Word2 */
  vuint32_t R;
  struct {
    vuint32_t B4_7DATA_MASK:32;        /* Data Mask Bytes 4-7 */
  } B;
} EIM_EICHD6_WORD2_tag;

typedef union EIM_EICHD6_WORD3_union_tag { /* Error Injection Channel Descriptor 6, Word3 */
  vuint32_t R;
  struct {
    vuint32_t B8_11DATA_MASK:32;       /* Data Mask Bytes 8-11 */
  } B;
} EIM_EICHD6_WORD3_tag;

typedef union EIM_EICHD6_WORD4_union_tag { /* Error Injection Channel Descriptor 6, Word4 */
  vuint32_t R;
  struct {
    vuint32_t B12_15DATA_MASK:32;      /* Data Mask Bytes 12-15 */
  } B;
} EIM_EICHD6_WORD4_tag;

typedef union EIM_EICHD7_WORD0_union_tag { /* Error Injection Channel Descriptor 7, Word0 */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:4;
    vuint32_t CHKBIT_MASK:28;          /* Checkbit Mask */
  } B;
} EIM_EICHD7_WORD0_tag;

typedef union EIM_EICHD7_WORD1_union_tag { /* Error Injection Channel Descriptor 7, Word1 */
  vuint32_t R;
  struct {
    vuint32_t B0_3DATA_MASK:32;        /* Data Mask Bytes 0-3 */
  } B;
} EIM_EICHD7_WORD1_tag;

typedef union EIM_EICHD7_WORD2_union_tag { /* Error Injection Channel Descriptor 7, Word2 */
  vuint32_t R;
  struct {
    vuint32_t B4_7DATA_MASK:32;        /* Data Mask Bytes 4-7 */
  } B;
} EIM_EICHD7_WORD2_tag;

typedef union EIM_EICHD7_WORD3_union_tag { /* Error Injection Channel Descriptor 7, Word3 */
  vuint32_t R;
  struct {
    vuint32_t B8_11DATA_MASK:32;       /* Data Mask Bytes 8-11 */
  } B;
} EIM_EICHD7_WORD3_tag;

typedef union EIM_EICHD7_WORD4_union_tag { /* Error Injection Channel Descriptor 7, Word4 */
  vuint32_t R;
  struct {
    vuint32_t B12_15DATA_MASK:32;      /* Data Mask Bytes 12-15 */
  } B;
} EIM_EICHD7_WORD4_tag;

typedef union EIM_EICHD13_WORD0_union_tag { /* Error Injection Channel Descriptor 13, Word0 */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:24;
    vuint32_t CHKBIT_MASK:8;           /* Checkbit Mask */
  } B;
} EIM_EICHD13_WORD0_tag;

typedef union EIM_EICHD13_WORD1_union_tag { /* Error Injection Channel Descriptor 13, Word1 */
  vuint32_t R;
  struct {
    vuint32_t B0_3DATA_MASK:32;        /* Data Mask Bytes 0-3 */
  } B;
} EIM_EICHD13_WORD1_tag;

typedef union EIM_EICHD13_WORD2_union_tag { /* Error Injection Channel Descriptor 13, Word2 */
  vuint32_t R;
  struct {
    vuint32_t B4_7DATA_MASK:32;        /* Data Mask Bytes 4-7 */
  } B;
} EIM_EICHD13_WORD2_tag;

typedef union EIM_EICHD14_WORD0_union_tag { /* Error Injection Channel Descriptor 14, Word0 */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:24;
    vuint32_t CHKBIT_MASK:8;           /* Checkbit Mask */
  } B;
} EIM_EICHD14_WORD0_tag;

typedef union EIM_EICHD14_WORD1_union_tag { /* Error Injection Channel Descriptor 14, Word1 */
  vuint32_t R;
  struct {
    vuint32_t B0_3DATA_MASK:32;        /* Data Mask Bytes 0-3 */
  } B;
} EIM_EICHD14_WORD1_tag;

typedef union EIM_EICHD15_WORD0_union_tag { /* Error Injection Channel Descriptor 15, Word0 */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:24;
    vuint32_t CHKBIT_MASK:8;           /* Checkbit Mask */
  } B;
} EIM_EICHD15_WORD0_tag;

typedef union EIM_EICHD15_WORD1_union_tag { /* Error Injection Channel Descriptor 15, Word1 */
  vuint32_t R;
  struct {
    vuint32_t B0_3DATA_MASK:32;        /* Data Mask Bytes 0-3 */
  } B;
} EIM_EICHD15_WORD1_tag;

typedef union EIM_EICHD20_WORD1_union_tag { /* Error Injection Channel Descriptor 20, Word1 */
  vuint32_t R;
  struct {
    vuint32_t B0_3DATA_MASK:28;        /* Data Mask Bytes 0-3 */
    vuint32_t _unused_28:4;
  } B;
} EIM_EICHD20_WORD1_tag;

typedef union EIM_EICHD20_WORD2_union_tag { /* Error Injection Channel Descriptor 20, Word2 */
  vuint32_t R;
  struct {
    vuint32_t B4_7DATA_MASK:32;        /* Data Mask Bytes 4-7 */
  } B;
} EIM_EICHD20_WORD2_tag;

typedef union EIM_EICHD20_WORD3_union_tag { /* Error Injection Channel Descriptor 20, Word3 */
  vuint32_t R;
  struct {
    vuint32_t B8_11DATA_MASK:32;       /* Data Mask Bytes 8-11 */
  } B;
} EIM_EICHD20_WORD3_tag;

typedef union EIM_EICHD20_WORD4_union_tag { /* Error Injection Channel Descriptor 20, Word4 */
  vuint32_t R;
  struct {
    vuint32_t B12_15DATA_MASK:32;      /* Data Mask Bytes 12-15 */
  } B;
} EIM_EICHD20_WORD4_tag;

typedef union EIM_EICHD20_WORD5_union_tag { /* Error Injection Channel Descriptor 20, Word5 */
  vuint32_t R;
  struct {
    vuint32_t B16_19DATA_MASK:32;      /* Data Mask Bytes 16-19 */
  } B;
} EIM_EICHD20_WORD5_tag;

typedef union EIM_EICHD20_WORD6_union_tag { /* Error Injection Channel Descriptor 20, Word6 */
  vuint32_t R;
  struct {
    vuint32_t B20_23DATA_MASK:32;      /* Data Mask Bytes 20-23 */
  } B;
} EIM_EICHD20_WORD6_tag;

typedef union EIM_EICHD23_WORD1_union_tag { /* Error Injection Channel Descriptor 23, Word1 */
  vuint32_t R;
  struct {
    vuint32_t B0_3DATA_MASK:28;        /* Data Mask Bytes 0-3 */
    vuint32_t _unused_28:4;
  } B;
} EIM_EICHD23_WORD1_tag;

typedef union EIM_EICHD23_WORD2_union_tag { /* Error Injection Channel Descriptor 23, Word2 */
  vuint32_t R;
  struct {
    vuint32_t B4_7DATA_MASK:32;        /* Data Mask Bytes 4-7 */
  } B;
} EIM_EICHD23_WORD2_tag;

typedef union EIM_EICHD25_WORD1_union_tag { /* Error Injection Channel Descriptor 25, Word1 */
  vuint32_t R;
  struct {
    vuint32_t B0_3DATA_MASK:28;        /* Data Mask Bytes 0-3 */
    vuint32_t _unused_28:4;
  } B;
} EIM_EICHD25_WORD1_tag;

typedef union EIM_EICHD25_WORD2_union_tag { /* Error Injection Channel Descriptor 25, Word2 */
  vuint32_t R;
  struct {
    vuint32_t B4_7DATA_MASK:32;        /* Data Mask Bytes 4-7 */
  } B;
} EIM_EICHD25_WORD2_tag;

typedef union EIM_EICHD28_WORD1_union_tag { /* Error Injection Channel Descriptor 28, Word1 */
  vuint32_t R;
  struct {
    vuint32_t B0_3DATA_MASK:24;        /* Data Mask Bytes 0-3 */
    vuint32_t _unused_24:8;
  } B;
} EIM_EICHD28_WORD1_tag;

typedef union EIM_EICHD29_WORD1_union_tag { /* Error Injection Channel Descriptor 29, Word1 */
  vuint32_t R;
  struct {
    vuint32_t B0_3DATA_MASK:18;        /* Data Mask Bytes 0-3 */
    vuint32_t _unused_18:14;
  } B;
} EIM_EICHD29_WORD1_tag;

typedef union EIM_EICHD30_WORD1_union_tag { /* Error Injection Channel Descriptor 30, Word1 */
  vuint32_t R;
  struct {
    vuint32_t B0_3DATA_MASK:18;        /* Data Mask Bytes 0-3 */
    vuint32_t _unused_18:14;
  } B;
} EIM_EICHD30_WORD1_tag;

struct EIM_tag {
  EIM_EIMCR_tag EIMCR;                 /* Error Injection Module Configuration Register */
  EIM_EICHEN_tag EICHEN;               /* Error Injection Channel Enable register */
  uint8_t EIM_reserved0[248];
  EIM_EICHD0_WORD0_tag EICHD0_WORD0;   /* Error Injection Channel Descriptor 0, Word0 */
  EIM_EICHD0_WORD1_tag EICHD0_WORD1;   /* Error Injection Channel Descriptor 0, Word1 */
  EIM_EICHD0_WORD2_tag EICHD0_WORD2;   /* Error Injection Channel Descriptor 0, Word2 */
  uint8_t EIM_reserved1[116];
  EIM_EICHD2_WORD0_tag EICHD2_WORD0;   /* Error Injection Channel Descriptor 2, Word0 */
  EIM_EICHD2_WORD1_tag EICHD2_WORD1;   /* Error Injection Channel Descriptor 2, Word1 */
  EIM_EICHD2_WORD2_tag EICHD2_WORD2;   /* Error Injection Channel Descriptor 2, Word2 */
  uint8_t EIM_reserved2[52];
  EIM_EICHD3_WORD0_tag EICHD3_WORD0;   /* Error Injection Channel Descriptor 3, Word0 */
  EIM_EICHD3_WORD1_tag EICHD3_WORD1;   /* Error Injection Channel Descriptor 3, Word1 */
  EIM_EICHD3_WORD2_tag EICHD3_WORD2;   /* Error Injection Channel Descriptor 3, Word2 */
  uint8_t EIM_reserved3[52];
  EIM_EICHD4_WORD0_tag EICHD4_WORD0;   /* Error Injection Channel Descriptor 4, Word0 */
  EIM_EICHD4_WORD1_tag EICHD4_WORD1;   /* Error Injection Channel Descriptor 4, Word1 */
  EIM_EICHD4_WORD2_tag EICHD4_WORD2;   /* Error Injection Channel Descriptor 4, Word2 */
  EIM_EICHD4_WORD3_tag EICHD4_WORD3;   /* Error Injection Channel Descriptor 4, Word3 */
  EIM_EICHD4_WORD4_tag EICHD4_WORD4;   /* Error Injection Channel Descriptor 4, Word4 */
  uint8_t EIM_reserved4[44];
  EIM_EICHD5_WORD0_tag EICHD5_WORD0;   /* Error Injection Channel Descriptor 5, Word0 */
  EIM_EICHD5_WORD1_tag EICHD5_WORD1;   /* Error Injection Channel Descriptor 5, Word1 */
  EIM_EICHD5_WORD2_tag EICHD5_WORD2;   /* Error Injection Channel Descriptor 5, Word2 */
  EIM_EICHD5_WORD3_tag EICHD5_WORD3;   /* Error Injection Channel Descriptor 5, Word3 */
  EIM_EICHD5_WORD4_tag EICHD5_WORD4;   /* Error Injection Channel Descriptor 5, Word4 */
  uint8_t EIM_reserved5[44];
  EIM_EICHD6_WORD0_tag EICHD6_WORD0;   /* Error Injection Channel Descriptor 6, Word0 */
  EIM_EICHD6_WORD1_tag EICHD6_WORD1;   /* Error Injection Channel Descriptor 6, Word1 */
  EIM_EICHD6_WORD2_tag EICHD6_WORD2;   /* Error Injection Channel Descriptor 6, Word2 */
  EIM_EICHD6_WORD3_tag EICHD6_WORD3;   /* Error Injection Channel Descriptor 6, Word3 */
  EIM_EICHD6_WORD4_tag EICHD6_WORD4;   /* Error Injection Channel Descriptor 6, Word4 */
  uint8_t EIM_reserved6[44];
  EIM_EICHD7_WORD0_tag EICHD7_WORD0;   /* Error Injection Channel Descriptor 7, Word0 */
  EIM_EICHD7_WORD1_tag EICHD7_WORD1;   /* Error Injection Channel Descriptor 7, Word1 */
  EIM_EICHD7_WORD2_tag EICHD7_WORD2;   /* Error Injection Channel Descriptor 7, Word2 */
  EIM_EICHD7_WORD3_tag EICHD7_WORD3;   /* Error Injection Channel Descriptor 7, Word3 */
  EIM_EICHD7_WORD4_tag EICHD7_WORD4;   /* Error Injection Channel Descriptor 7, Word4 */
  uint8_t EIM_reserved7[364];
  EIM_EICHD13_WORD0_tag EICHD13_WORD0; /* Error Injection Channel Descriptor 13, Word0 */
  EIM_EICHD13_WORD1_tag EICHD13_WORD1; /* Error Injection Channel Descriptor 13, Word1 */
  EIM_EICHD13_WORD2_tag EICHD13_WORD2; /* Error Injection Channel Descriptor 13, Word2 */
  uint8_t EIM_reserved8[52];
  EIM_EICHD14_WORD0_tag EICHD14_WORD0; /* Error Injection Channel Descriptor 14, Word0 */
  EIM_EICHD14_WORD1_tag EICHD14_WORD1; /* Error Injection Channel Descriptor 14, Word1 */
  uint8_t EIM_reserved9[56];
  EIM_EICHD15_WORD0_tag EICHD15_WORD0; /* Error Injection Channel Descriptor 15, Word0 */
  EIM_EICHD15_WORD1_tag EICHD15_WORD1; /* Error Injection Channel Descriptor 15, Word1 */
  uint8_t EIM_reserved10[316];
  EIM_EICHD20_WORD1_tag EICHD20_WORD1; /* Error Injection Channel Descriptor 20, Word1 */
  EIM_EICHD20_WORD2_tag EICHD20_WORD2; /* Error Injection Channel Descriptor 20, Word2 */
  EIM_EICHD20_WORD3_tag EICHD20_WORD3; /* Error Injection Channel Descriptor 20, Word3 */
  EIM_EICHD20_WORD4_tag EICHD20_WORD4; /* Error Injection Channel Descriptor 20, Word4 */
  EIM_EICHD20_WORD5_tag EICHD20_WORD5; /* Error Injection Channel Descriptor 20, Word5 */
  EIM_EICHD20_WORD6_tag EICHD20_WORD6; /* Error Injection Channel Descriptor 20, Word6 */
  uint8_t EIM_reserved11[168];
  EIM_EICHD23_WORD1_tag EICHD23_WORD1; /* Error Injection Channel Descriptor 23, Word1 */
  EIM_EICHD23_WORD2_tag EICHD23_WORD2; /* Error Injection Channel Descriptor 23, Word2 */
  uint8_t EIM_reserved12[120];
  EIM_EICHD25_WORD1_tag EICHD25_WORD1; /* Error Injection Channel Descriptor 25, Word1 */
  EIM_EICHD25_WORD2_tag EICHD25_WORD2; /* Error Injection Channel Descriptor 25, Word2 */
  uint8_t EIM_reserved13[184];
  EIM_EICHD28_WORD1_tag EICHD28_WORD1; /* Error Injection Channel Descriptor 28, Word1 */
  uint8_t EIM_reserved14[60];
  EIM_EICHD29_WORD1_tag EICHD29_WORD1; /* Error Injection Channel Descriptor 29, Word1 */
  uint8_t EIM_reserved15[60];
  EIM_EICHD30_WORD1_tag EICHD30_WORD1; /* Error Injection Channel Descriptor 30, Word1 */
};


/* ============================================================================
   =============================== Module: ERM ================================
   ============================================================================ */

typedef union ERM_CR0_union_tag {      /* ERM Configuration Register 0 */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:2;             /* Reserved */
    vuint32_t _unused_2:2;             /* Reserved */
    vuint32_t _unused_4:2;             /* Reserved */
    vuint32_t _unused_6:2;             /* Reserved */
    vuint32_t _unused_8:2;             /* Reserved */
    vuint32_t ENCIE5:1;                /* ENCIE5 */
    vuint32_t ESCIE5:1;                /* ESCIE5 */
    vuint32_t _unused_12:2;            /* Reserved */
    vuint32_t ENCIE4:1;                /* ENCIE4 */
    vuint32_t ESCIE4:1;                /* ESCIE4 */
    vuint32_t _unused_16:2;            /* Reserved */
    vuint32_t ENCIE3:1;                /* ENCIE3 */
    vuint32_t ESCIE3:1;                /* ESCIE3 */
    vuint32_t _unused_20:2;            /* Reserved */
    vuint32_t ENCIE2:1;                /* ENCIE2 */
    vuint32_t ESCIE2:1;                /* ESCIE2 */
    vuint32_t _unused_24:2;            /* Reserved */
    vuint32_t _unused_26:2;            /* Reserved */
    vuint32_t _unused_28:2;            /* Reserved */
    vuint32_t ENCIE0:1;                /* ENCIE0 */
    vuint32_t ESCIE0:1;                /* ESCIE0 */
  } B;
} ERM_CR0_tag;

typedef union ERM_CR1_union_tag {      /* ERM Configuration Register 1 */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:2;             /* Reserved */
    vuint32_t _unused_2:2;             /* Reserved */
    vuint32_t _unused_4:2;             /* Reserved */
    vuint32_t _unused_6:2;             /* Reserved */
    vuint32_t _unused_8:2;             /* Reserved */
    vuint32_t _unused_10:2;            /* Reserved */
    vuint32_t _unused_12:2;            /* Reserved */
    vuint32_t ENCIE12:1;               /* ENCIE12 */
    vuint32_t ESCIE12:1;               /* ESCIE12 */
    vuint32_t _unused_16:2;            /* Reserved */
    vuint32_t ENCIE11:1;               /* ENCIE11 */
    vuint32_t ESCIE11:1;               /* ESCIE11 */
    vuint32_t _unused_20:2;            /* Reserved */
    vuint32_t ENCIE10:1;               /* ENCIE10 */
    vuint32_t ESCIE10:1;               /* ESCIE10 */
    vuint32_t _unused_24:2;            /* Reserved */
    vuint32_t _unused_26:2;            /* Reserved */
    vuint32_t _unused_28:2;            /* Reserved */
    vuint32_t _unused_30:2;            /* Reserved */
  } B;
} ERM_CR1_tag;

typedef union ERM_CR2_union_tag {      /* ERM Configuration Register 2 */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:2;             /* Reserved */
    vuint32_t _unused_2:2;             /* Reserved */
    vuint32_t _unused_4:2;             /* Reserved */
    vuint32_t _unused_6:2;             /* Reserved */
    vuint32_t _unused_8:2;             /* Reserved */
    vuint32_t _unused_10:2;            /* Reserved */
    vuint32_t _unused_12:2;            /* Reserved */
    vuint32_t _unused_14:2;            /* Reserved */
    vuint32_t _unused_16:2;            /* Reserved */
    vuint32_t _unused_18:2;            /* Reserved */
    vuint32_t _unused_20:2;            /* Reserved */
    vuint32_t ENCIE18:1;               /* ENCIE18 */
    vuint32_t ESCIE18:1;               /* ESCIE18 */
    vuint32_t _unused_24:2;            /* Reserved */
    vuint32_t ENCIE17:1;               /* ENCIE17 */
    vuint32_t ESCIE17:1;               /* ESCIE17 */
    vuint32_t _unused_28:2;            /* Reserved */
    vuint32_t ENCIE16:1;               /* ENCIE16 */
    vuint32_t ESCIE16:1;               /* ESCIE16 */
  } B;
} ERM_CR2_tag;

typedef union ERM_SR0_union_tag {      /* ERM Status Register 0 */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:4;             /* Reserved */
    vuint32_t _unused_4:4;             /* Reserved */
    vuint32_t _unused_8:2;             /* Reserved */
    vuint32_t NCE5:1;                  /* NCE5 */
    vuint32_t SBC5:1;                  /* SBC5 */
    vuint32_t _unused_12:2;            /* Reserved */
    vuint32_t NCE4:1;                  /* NCE4 */
    vuint32_t SBC4:1;                  /* SBC4 */
    vuint32_t _unused_16:2;            /* Reserved */
    vuint32_t NCE3:1;                  /* NCE3 */
    vuint32_t SBC3:1;                  /* SBC3 */
    vuint32_t _unused_20:2;            /* Reserved */
    vuint32_t NCE2:1;                  /* NCE2 */
    vuint32_t SBC2:1;                  /* SBC2 */
    vuint32_t _unused_24:4;            /* Reserved */
    vuint32_t _unused_28:2;            /* Reserved */
    vuint32_t NCE0:1;                  /* NCE0 */
    vuint32_t SBC0:1;                  /* SBC0 */
  } B;
} ERM_SR0_tag;

typedef union ERM_SR1_union_tag {      /* ERM Status Register 1 */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:4;             /* Reserved */
    vuint32_t _unused_4:4;             /* Reserved */
    vuint32_t _unused_8:4;             /* Reserved */
    vuint32_t _unused_12:2;            /* Reserved */
    vuint32_t NCE12:1;                 /* NCE12 */
    vuint32_t SBC12:1;                 /* SBC12 */
    vuint32_t _unused_16:2;            /* Reserved */
    vuint32_t NCE11:1;                 /* NCE11 */
    vuint32_t SBC11:1;                 /* SBC11 */
    vuint32_t _unused_20:2;            /* Reserved */
    vuint32_t NCE10:1;                 /* NCE10 */
    vuint32_t SBC10:1;                 /* SBC10 */
    vuint32_t _unused_24:4;            /* Reserved */
    vuint32_t _unused_28:4;            /* Reserved */
  } B;
} ERM_SR1_tag;

typedef union ERM_SR2_union_tag {      /* ERM Status Register 2 */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:4;             /* Reserved */
    vuint32_t _unused_4:4;             /* Reserved */
    vuint32_t _unused_8:4;             /* Reserved */
    vuint32_t _unused_12:4;            /* Reserved */
    vuint32_t _unused_16:4;            /* Reserved */
    vuint32_t _unused_20:2;            /* Reserved */
    vuint32_t NCE18:1;                 /* NCE18 */
    vuint32_t SBC18:1;                 /* SBC18 */
    vuint32_t _unused_24:2;            /* Reserved */
    vuint32_t NCE17:1;                 /* NCE17 */
    vuint32_t SBC17:1;                 /* SBC17 */
    vuint32_t _unused_28:2;            /* Reserved */
    vuint32_t NCE16:1;                 /* NCE16 */
    vuint32_t SBC16:1;                 /* SBC16 */
  } B;
} ERM_SR2_tag;

typedef union ERM_EAR0_union_tag {     /* ERM Memory 0 Error Address Register */
  vuint32_t R;
  struct {
    vuint32_t EAR:32;                  /* EAR */
  } B;
} ERM_EAR0_tag;

typedef union ERM_SYN0_union_tag {     /* ERM Memory 0 Syndrome Register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:24;            /* Reserved */
    vuint32_t SYNDROME:8;              /* SYNDROME */
  } B;
} ERM_SYN0_tag;

typedef union ERM_CORR_ERR_CNT0_union_tag { /* ERM Memory 0 Correctable Error Count Register */
  vuint32_t R;
  struct {
    vuint32_t COUNT:8;                 /* Memory n Correctable Error Count */
    vuint32_t _unused_8:24;            /* Reserved */
  } B;
} ERM_CORR_ERR_CNT0_tag;

typedef union ERM_CORR_ERR_CNT2_union_tag { /* ERM Memory 2 Correctable Error Count Register */
  vuint32_t R;
  struct {
    vuint32_t COUNT:8;                 /* Memory n Correctable Error Count */
    vuint32_t _unused_8:24;            /* Reserved */
  } B;
} ERM_CORR_ERR_CNT2_tag;

typedef union ERM_CORR_ERR_CNT3_union_tag { /* ERM Memory 3 Correctable Error Count Register */
  vuint32_t R;
  struct {
    vuint32_t COUNT:8;                 /* Memory n Correctable Error Count */
    vuint32_t _unused_8:24;            /* Reserved */
  } B;
} ERM_CORR_ERR_CNT3_tag;

typedef union ERM_CORR_ERR_CNT4_union_tag { /* ERM Memory 4 Correctable Error Count Register */
  vuint32_t R;
  struct {
    vuint32_t COUNT:8;                 /* Memory n Correctable Error Count */
    vuint32_t _unused_8:24;            /* Reserved */
  } B;
} ERM_CORR_ERR_CNT4_tag;

typedef union ERM_CORR_ERR_CNT5_union_tag { /* ERM Memory 5 Correctable Error Count Register */
  vuint32_t R;
  struct {
    vuint32_t COUNT:8;                 /* Memory n Correctable Error Count */
    vuint32_t _unused_8:24;            /* Reserved */
  } B;
} ERM_CORR_ERR_CNT5_tag;

typedef union ERM_EAR10_union_tag {    /* ERM Memory 10 Error Address Register */
  vuint32_t R;
  struct {
    vuint32_t EAR:32;                  /* EAR */
  } B;
} ERM_EAR10_tag;

typedef union ERM_SYN10_union_tag {    /* ERM Memory 10 Syndrome Register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:24;            /* Reserved */
    vuint32_t SYNDROME:8;              /* SYNDROME */
  } B;
} ERM_SYN10_tag;

typedef union ERM_CORR_ERR_CNT10_union_tag { /* ERM Memory 10 Correctable Error Count Register */
  vuint32_t R;
  struct {
    vuint32_t COUNT:8;                 /* Memory n Correctable Error Count */
    vuint32_t _unused_8:24;            /* Reserved */
  } B;
} ERM_CORR_ERR_CNT10_tag;

typedef union ERM_EAR11_union_tag {    /* ERM Memory 11 Error Address Register */
  vuint32_t R;
  struct {
    vuint32_t EAR:32;                  /* EAR */
  } B;
} ERM_EAR11_tag;

typedef union ERM_SYN11_union_tag {    /* ERM Memory 11 Syndrome Register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:24;            /* Reserved */
    vuint32_t SYNDROME:8;              /* SYNDROME */
  } B;
} ERM_SYN11_tag;

typedef union ERM_CORR_ERR_CNT11_union_tag { /* ERM Memory 11 Correctable Error Count Register */
  vuint32_t R;
  struct {
    vuint32_t COUNT:8;                 /* Memory n Correctable Error Count */
    vuint32_t _unused_8:24;            /* Reserved */
  } B;
} ERM_CORR_ERR_CNT11_tag;

typedef union ERM_EAR12_union_tag {    /* ERM Memory 12 Error Address Register */
  vuint32_t R;
  struct {
    vuint32_t EAR:32;                  /* EAR */
  } B;
} ERM_EAR12_tag;

typedef union ERM_SYN12_union_tag {    /* ERM Memory 12 Syndrome Register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:24;            /* Reserved */
    vuint32_t SYNDROME:8;              /* SYNDROME */
  } B;
} ERM_SYN12_tag;

typedef union ERM_CORR_ERR_CNT12_union_tag { /* ERM Memory 12 Correctable Error Count Register */
  vuint32_t R;
  struct {
    vuint32_t COUNT:8;                 /* Memory n Correctable Error Count */
    vuint32_t _unused_8:24;            /* Reserved */
  } B;
} ERM_CORR_ERR_CNT12_tag;

typedef union ERM_EAR16_union_tag {    /* ERM Memory 16 Error Address Register */
  vuint32_t R;
  struct {
    vuint32_t EAR:32;                  /* EAR */
  } B;
} ERM_EAR16_tag;

typedef union ERM_SYN16_union_tag {    /* ERM Memory 16 Syndrome Register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:24;            /* Reserved */
    vuint32_t SYNDROME:8;              /* SYNDROME */
  } B;
} ERM_SYN16_tag;

typedef union ERM_CORR_ERR_CNT16_union_tag { /* ERM Memory 16 Correctable Error Count Register */
  vuint32_t R;
  struct {
    vuint32_t COUNT:8;                 /* Memory n Correctable Error Count */
    vuint32_t _unused_8:24;            /* Reserved */
  } B;
} ERM_CORR_ERR_CNT16_tag;

typedef union ERM_EAR17_union_tag {    /* ERM Memory 17 Error Address Register */
  vuint32_t R;
  struct {
    vuint32_t EAR:32;                  /* EAR */
  } B;
} ERM_EAR17_tag;

typedef union ERM_CORR_ERR_CNT17_union_tag { /* ERM Memory 17 Correctable Error Count Register */
  vuint32_t R;
  struct {
    vuint32_t COUNT:8;                 /* Memory n Correctable Error Count */
    vuint32_t _unused_8:24;            /* Reserved */
  } B;
} ERM_CORR_ERR_CNT17_tag;

typedef union ERM_EAR18_union_tag {    /* ERM Memory 18 Error Address Register */
  vuint32_t R;
  struct {
    vuint32_t EAR:32;                  /* EAR */
  } B;
} ERM_EAR18_tag;

typedef union ERM_CORR_ERR_CNT18_union_tag { /* ERM Memory 18 Correctable Error Count Register */
  vuint32_t R;
  struct {
    vuint32_t COUNT:8;                 /* Memory n Correctable Error Count */
    vuint32_t _unused_8:24;            /* Reserved */
  } B;
} ERM_CORR_ERR_CNT18_tag;

struct ERM_tag {
  ERM_CR0_tag CR0;                     /* ERM Configuration Register 0 */
  ERM_CR1_tag CR1;                     /* ERM Configuration Register 1 */
  ERM_CR2_tag CR2;                     /* ERM Configuration Register 2 */
  uint8_t ERM_reserved0[4];
  ERM_SR0_tag SR0;                     /* ERM Status Register 0 */
  ERM_SR1_tag SR1;                     /* ERM Status Register 1 */
  ERM_SR2_tag SR2;                     /* ERM Status Register 2 */
  uint8_t ERM_reserved1[228];
  ERM_EAR0_tag EAR0;                   /* ERM Memory 0 Error Address Register */
  ERM_SYN0_tag SYN0;                   /* ERM Memory 0 Syndrome Register */
  ERM_CORR_ERR_CNT0_tag CORR_ERR_CNT0; /* ERM Memory 0 Correctable Error Count Register */
  uint8_t ERM_reserved2[28];
  ERM_CORR_ERR_CNT2_tag CORR_ERR_CNT2; /* ERM Memory 2 Correctable Error Count Register */
  uint8_t ERM_reserved3[12];
  ERM_CORR_ERR_CNT3_tag CORR_ERR_CNT3; /* ERM Memory 3 Correctable Error Count Register */
  uint8_t ERM_reserved4[12];
  ERM_CORR_ERR_CNT4_tag CORR_ERR_CNT4; /* ERM Memory 4 Correctable Error Count Register */
  uint8_t ERM_reserved5[12];
  ERM_CORR_ERR_CNT5_tag CORR_ERR_CNT5; /* ERM Memory 5 Correctable Error Count Register */
  uint8_t ERM_reserved6[68];
  ERM_EAR10_tag EAR10;                 /* ERM Memory 10 Error Address Register */
  ERM_SYN10_tag SYN10;                 /* ERM Memory 10 Syndrome Register */
  ERM_CORR_ERR_CNT10_tag CORR_ERR_CNT10; /* ERM Memory 10 Correctable Error Count Register */
  uint8_t ERM_reserved7[4];
  ERM_EAR11_tag EAR11;                 /* ERM Memory 11 Error Address Register */
  ERM_SYN11_tag SYN11;                 /* ERM Memory 11 Syndrome Register */
  ERM_CORR_ERR_CNT11_tag CORR_ERR_CNT11; /* ERM Memory 11 Correctable Error Count Register */
  uint8_t ERM_reserved8[4];
  ERM_EAR12_tag EAR12;                 /* ERM Memory 12 Error Address Register */
  ERM_SYN12_tag SYN12;                 /* ERM Memory 12 Syndrome Register */
  ERM_CORR_ERR_CNT12_tag CORR_ERR_CNT12; /* ERM Memory 12 Correctable Error Count Register */
  uint8_t ERM_reserved9[52];
  ERM_EAR16_tag EAR16;                 /* ERM Memory 16 Error Address Register */
  ERM_SYN16_tag SYN16;                 /* ERM Memory 16 Syndrome Register */
  ERM_CORR_ERR_CNT16_tag CORR_ERR_CNT16; /* ERM Memory 16 Correctable Error Count Register */
  uint8_t ERM_reserved10[4];
  ERM_EAR17_tag EAR17;                 /* ERM Memory 17 Error Address Register */
  uint8_t ERM_reserved11[4];
  ERM_CORR_ERR_CNT17_tag CORR_ERR_CNT17; /* ERM Memory 17 Correctable Error Count Register */
  uint8_t ERM_reserved12[4];
  ERM_EAR18_tag EAR18;                 /* ERM Memory 18 Error Address Register */
  uint8_t ERM_reserved13[4];
  ERM_CORR_ERR_CNT18_tag CORR_ERR_CNT18; /* ERM Memory 18 Correctable Error Count Register */
};


/* ============================================================================
   =============================== Module: FCCU ===============================
   ============================================================================ */

typedef union FCCU_CTRL_union_tag {    /* Control */
  vuint32_t R;
  struct {
    vuint32_t OPR:5;                   /* Operation Run */
    vuint32_t _unused_5:1;             /* Reserved */
    vuint32_t OPS:2;                   /* Operation Status */
    vuint32_t _unused_8:1;             /* Reserved */
    vuint32_t DEBUG:1;                 /* Debug Mode Enable */
    vuint32_t _unused_10:19;           /* Reserved */
    vuint32_t _unused_29:2;            /* Reserved */
    vuint32_t _unused_31:1;            /* Reserved */
  } B;
} FCCU_CTRL_tag;

typedef union FCCU_CTRLK_union_tag {   /* Control Key */
  vuint32_t R;
  struct {
    vuint32_t CTRLK:32;                /* Locked-Operation Control Key */
  } B;
} FCCU_CTRLK_tag;

typedef union FCCU_CFG_union_tag {     /* Configuration */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:6;             /* Reserved */
    vuint32_t FOM:3;                   /* Fault-Output (EOUT) Mode */
    vuint32_t PS:1;                    /* Fault-Output (EOUT) Polarity Selection */
    vuint32_t _unused_10:1;
    vuint32_t CM:1;                    /* Fault-Output (EOUT) Configuration-Indication Mode */
    vuint32_t _unused_12:1;            /* Reserved */
    vuint32_t _unused_13:2;            /* Reserved */
    vuint32_t _unused_15:1;            /* Reserved */
    vuint32_t _unused_16:4;            /* Reserved */
    vuint32_t _unused_20:2;            /* Reserved */
    vuint32_t FCCU_SET_CLEAR:2;        /* Fault-Output (EOUT) Control */
    vuint32_t FCCU_SET_AFTER_RESET:1;  /* Fault-Output (EOUT) Activate */
    vuint32_t _unused_25:7;            /* Reserved */
  } B;
} FCCU_CFG_tag;

typedef union FCCU_NCF_CFG_union_tag { /* Non-critical Fault Configuration */
  vuint32_t R;
  struct {
    vuint32_t NCFC0:1;                 /* Non-critical Fault Configuration n */
    vuint32_t NCFC1:1;                 /* Non-critical Fault Configuration n */
    vuint32_t NCFC2:1;                 /* Non-critical Fault Configuration n */
    vuint32_t NCFC3:1;                 /* Non-critical Fault Configuration n */
    vuint32_t NCFC4:1;                 /* Non-critical Fault Configuration n */
    vuint32_t NCFC5:1;                 /* Non-critical Fault Configuration n */
    vuint32_t NCFC6:1;                 /* Non-critical Fault Configuration n */
    vuint32_t NCFC7:1;                 /* Non-critical Fault Configuration n */
    vuint32_t _unused_8:24;
  } B;
} FCCU_NCF_CFG_tag;

typedef union FCCU_NCFS_CFG_union_tag { /* Non-critical Fault-State Configuration */
  vuint32_t R;
  struct {
    vuint32_t NCFSC0:2;                /* Non-critical Fault-State Configuration n */
    vuint32_t NCFSC1:2;                /* Non-critical Fault-State Configuration n */
    vuint32_t NCFSC2:2;                /* Non-critical Fault-State Configuration n */
    vuint32_t NCFSC3:2;                /* Non-critical Fault-State Configuration n */
    vuint32_t NCFSC4:2;                /* Non-critical Fault-State Configuration n */
    vuint32_t NCFSC5:2;                /* Non-critical Fault-State Configuration n */
    vuint32_t NCFSC6:2;                /* Non-critical Fault-State Configuration n */
    vuint32_t NCFSC7:2;                /* Non-critical Fault-State Configuration n */
    vuint32_t _unused_16:16;
  } B;
} FCCU_NCFS_CFG_tag;

typedef union FCCU_NCF_S_union_tag {   /* Non-critical Fault Status */
  vuint32_t R;
  struct {
    vuint32_t NCFS0:1;                 /* Non-critical Fault Status n */
    vuint32_t NCFS1:1;                 /* Non-critical Fault Status n */
    vuint32_t NCFS2:1;                 /* Non-critical Fault Status n */
    vuint32_t NCFS3:1;                 /* Non-critical Fault Status n */
    vuint32_t NCFS4:1;                 /* Non-critical Fault Status n */
    vuint32_t NCFS5:1;                 /* Non-critical Fault Status n */
    vuint32_t NCFS6:1;                 /* Non-critical Fault Status n */
    vuint32_t NCFS7:1;                 /* Non-critical Fault Status n */
    vuint32_t _unused_8:24;
  } B;
} FCCU_NCF_S_tag;

typedef union FCCU_NCFK_union_tag {    /* Non-critical Fault Key */
  vuint32_t R;
  struct {
    vuint32_t NCFK:32;                 /* Non-critical Fault Key */
  } B;
} FCCU_NCFK_tag;

typedef union FCCU_NCF_E_union_tag {   /* Non-critical Fault Enable */
  vuint32_t R;
  struct {
    vuint32_t NCFE0:1;                 /* Non-critical Fault Enable n */
    vuint32_t NCFE1:1;                 /* Non-critical Fault Enable n */
    vuint32_t NCFE2:1;                 /* Non-critical Fault Enable n */
    vuint32_t NCFE3:1;                 /* Non-critical Fault Enable n */
    vuint32_t NCFE4:1;                 /* Non-critical Fault Enable n */
    vuint32_t NCFE5:1;                 /* Non-critical Fault Enable n */
    vuint32_t NCFE6:1;                 /* Non-critical Fault Enable n */
    vuint32_t NCFE7:1;                 /* Non-critical Fault Enable n */
    vuint32_t _unused_8:24;
  } B;
} FCCU_NCF_E_tag;

typedef union FCCU_NCF_TOE_union_tag { /* Non-critical-Fault Alarm-State Timeout Enable */
  vuint32_t R;
  struct {
    vuint32_t NCFTOE0:1;               /* Non-critical-Fault Alarm-State Timeout Enable n */
    vuint32_t NCFTOE1:1;               /* Non-critical-Fault Alarm-State Timeout Enable n */
    vuint32_t NCFTOE2:1;               /* Non-critical-Fault Alarm-State Timeout Enable n */
    vuint32_t NCFTOE3:1;               /* Non-critical-Fault Alarm-State Timeout Enable n */
    vuint32_t NCFTOE4:1;               /* Non-critical-Fault Alarm-State Timeout Enable n */
    vuint32_t NCFTOE5:1;               /* Non-critical-Fault Alarm-State Timeout Enable n */
    vuint32_t NCFTOE6:1;               /* Non-critical-Fault Alarm-State Timeout Enable n */
    vuint32_t NCFTOE7:1;               /* Non-critical-Fault Alarm-State Timeout Enable n */
    vuint32_t _unused_8:24;
  } B;
} FCCU_NCF_TOE_tag;

typedef union FCCU_NCF_TO_union_tag {  /* Non-critical-Fault Alarm-State Timeout Interval */
  vuint32_t R;
  struct {
    vuint32_t TO:32;                   /* Non-critical-Fault Alarm-State Timeout Interval */
  } B;
} FCCU_NCF_TO_tag;

typedef union FCCU_CFG_TO_union_tag {  /* Configuration-State Timeout Interval */
  vuint32_t R;
  struct {
    vuint32_t TO:3;                    /* Configuration-State Timeout Interval */
    vuint32_t _unused_3:29;            /* Reserved */
  } B;
} FCCU_CFG_TO_tag;

typedef union FCCU_EINOUT_union_tag {  /* IO Control */
  vuint32_t R;
  struct {
    vuint32_t EOUT0:1;                 /* EOUT0 */
    vuint32_t EOUT1:1;                 /* EOUT1 */
    vuint32_t _unused_2:2;             /* Reserved */
    vuint32_t EIN0:1;                  /* Error Input 0 */
    vuint32_t EIN1:1;                  /* Error Input 1 */
    vuint32_t _unused_6:26;            /* Reserved */
  } B;
} FCCU_EINOUT_tag;

typedef union FCCU_STAT_union_tag {    /* Status */
  vuint32_t R;
  struct {
    vuint32_t STATUS:3;                /* FCCU State */
    vuint32_t ESTAT:1;                 /* FCCU Faulty Condition */
    vuint32_t PHYSICERRORPIN:2;        /* EOUT Signal States */
    vuint32_t _unused_6:26;            /* Reserved */
  } B;
} FCCU_STAT_tag;

typedef union FCCU_N2AF_STATUS_union_tag { /* Normal-to-Alarm Freeze Status */
  vuint32_t R;
  struct {
    vuint32_t NAFS:8;                  /* Normal-to-Alarm Freeze Status */
    vuint32_t _unused_8:24;            /* Reserved */
  } B;
} FCCU_N2AF_STATUS_tag;

typedef union FCCU_A2FF_STATUS_union_tag { /* Alarm-to-Fault Freeze Status */
  vuint32_t R;
  struct {
    vuint32_t AFFS:8;                  /* Alarm-to-Fault Freeze Status */
    vuint32_t AF_SRC:2;                /* Alarm-to-Fault Source */
    vuint32_t _unused_10:22;
  } B;
} FCCU_A2FF_STATUS_tag;

typedef union FCCU_N2FF_STATUS_union_tag { /* Normal-to-Fault Freeze Status */
  vuint32_t R;
  struct {
    vuint32_t NFFS:8;                  /* Normal-to-Fault Freeze Status */
    vuint32_t NF_SRC:2;                /* Normal-to-Fault Source */
    vuint32_t _unused_10:22;           /* Reserved */
  } B;
} FCCU_N2FF_STATUS_tag;

typedef union FCCU_F2AF_STATUS_union_tag { /* Fault-to-Alarm Freeze Status */
  vuint32_t R;
  struct {
    vuint32_t FAFS:9;                  /* Fault-to-Alarm Freeze Status */
    vuint32_t _unused_9:23;            /* Reserved */
  } B;
} FCCU_F2AF_STATUS_tag;

typedef union FCCU_NCFF_union_tag {    /* Non-critical Fault Fake */
  vuint32_t R;
  struct {
    vuint32_t FNCFC:7;                 /* FNCFC */
    vuint32_t _unused_7:25;            /* Reserved */
  } B;
} FCCU_NCFF_tag;

typedef union FCCU_IRQ_STAT_union_tag { /* IRQ Status */
  vuint32_t R;
  struct {
    vuint32_t CFG_TO_STAT:1;           /* Configuration-State Timeout Status */
    vuint32_t ALRM_STAT:1;             /* Alarm Interrupt Status */
    vuint32_t NMI_STAT:1;              /* NMI Interrupt Status */
    vuint32_t _unused_3:1;             /* Reserved */
    vuint32_t _unused_4:1;             /* Reserved */
    vuint32_t _unused_5:27;            /* Reserved */
  } B;
} FCCU_IRQ_STAT_tag;

typedef union FCCU_IRQ_EN_union_tag {  /* IRQ Enable */
  vuint32_t R;
  struct {
    vuint32_t CFG_TO_IEN:1;            /* Configuration-State Timeout Interrupt Enable */
    vuint32_t _unused_1:2;             /* Reserved */
    vuint32_t _unused_3:1;             /* Reserved */
    vuint32_t _unused_4:28;            /* Reserved */
  } B;
} FCCU_IRQ_EN_tag;

typedef union FCCU_TRANS_LOCK_union_tag { /* Transient Configuration Lock */
  vuint32_t R;
  struct {
    vuint32_t TRANSKEY:9;              /* Transient Configuration Lock */
    vuint32_t _unused_9:23;            /* Reserved */
  } B;
} FCCU_TRANS_LOCK_tag;

typedef union FCCU_PERMNT_LOCK_union_tag { /* Permanent Configuration Lock */
  vuint32_t R;
  struct {
    vuint32_t PERMNTKEY:9;             /* Permanent Configuration Lock */
    vuint32_t _unused_9:23;            /* Reserved */
  } B;
} FCCU_PERMNT_LOCK_tag;

typedef union FCCU_DELTA_T_union_tag { /* Delta T */
  vuint32_t R;
  struct {
    vuint32_t DELTA_T:14;              /* Minimum Fault-Output (EOUT) Timer Interval */
    vuint32_t _unused_14:2;            /* Reserved */
    vuint32_t _unused_16:14;           /* Reserved */
    vuint32_t _unused_30:2;            /* Reserved */
  } B;
} FCCU_DELTA_T_tag;

typedef union FCCU_IRQ_ALARM_EN_union_tag { /* Non-critical Alarm-State Interrupt-Request Enable */
  vuint32_t R;
  struct {
    vuint32_t IRQEN0:1;                /* Non-critical Alarm-State Interrupt-Request Enable n */
    vuint32_t IRQEN1:1;                /* Non-critical Alarm-State Interrupt-Request Enable n */
    vuint32_t IRQEN2:1;                /* Non-critical Alarm-State Interrupt-Request Enable n */
    vuint32_t IRQEN3:1;                /* Non-critical Alarm-State Interrupt-Request Enable n */
    vuint32_t IRQEN4:1;                /* Non-critical Alarm-State Interrupt-Request Enable n */
    vuint32_t IRQEN5:1;                /* Non-critical Alarm-State Interrupt-Request Enable n */
    vuint32_t IRQEN6:1;                /* Non-critical Alarm-State Interrupt-Request Enable n */
    vuint32_t IRQEN7:1;                /* Non-critical Alarm-State Interrupt-Request Enable n */
    vuint32_t _unused_8:24;
  } B;
} FCCU_IRQ_ALARM_EN_tag;

typedef union FCCU_NMI_EN_union_tag {  /* Non-critical Fault-State Non-maskable-Interrupt-Request Enable */
  vuint32_t R;
  struct {
    vuint32_t NMIEN0:1;                /* Non-critical Fault-State Non-maskable-Interrupt-Request Enable n */
    vuint32_t NMIEN1:1;                /* Non-critical Fault-State Non-maskable-Interrupt-Request Enable n */
    vuint32_t NMIEN2:1;                /* Non-critical Fault-State Non-maskable-Interrupt-Request Enable n */
    vuint32_t NMIEN3:1;                /* Non-critical Fault-State Non-maskable-Interrupt-Request Enable n */
    vuint32_t NMIEN4:1;                /* Non-critical Fault-State Non-maskable-Interrupt-Request Enable n */
    vuint32_t NMIEN5:1;                /* Non-critical Fault-State Non-maskable-Interrupt-Request Enable n */
    vuint32_t NMIEN6:1;                /* Non-critical Fault-State Non-maskable-Interrupt-Request Enable n */
    vuint32_t NMIEN7:1;                /* Non-critical Fault-State Non-maskable-Interrupt-Request Enable n */
    vuint32_t _unused_8:24;
  } B;
} FCCU_NMI_EN_tag;

typedef union FCCU_EOUT_SIG_EN_union_tag { /* Non-critical Fault-State EOUT Signaling Enable */
  vuint32_t R;
  struct {
    vuint32_t EOUTEN0:1;               /* Non-critical Fault-State EOUT Signaling Enable n */
    vuint32_t EOUTEN1:1;               /* Non-critical Fault-State EOUT Signaling Enable n */
    vuint32_t EOUTEN2:1;               /* Non-critical Fault-State EOUT Signaling Enable n */
    vuint32_t EOUTEN3:1;               /* Non-critical Fault-State EOUT Signaling Enable n */
    vuint32_t EOUTEN4:1;               /* Non-critical Fault-State EOUT Signaling Enable n */
    vuint32_t EOUTEN5:1;               /* Non-critical Fault-State EOUT Signaling Enable n */
    vuint32_t EOUTEN6:1;               /* Non-critical Fault-State EOUT Signaling Enable n */
    vuint32_t EOUTEN7:1;               /* Non-critical Fault-State EOUT Signaling Enable n */
    vuint32_t _unused_8:24;
  } B;
} FCCU_EOUT_SIG_EN_tag;

typedef union FCCU_TMR_ALARM_union_tag { /* Alarm-State Timer */
  vuint32_t R;
  struct {
    vuint32_t COUNT:32;                /* Alarm-State Timer Count */
  } B;
} FCCU_TMR_ALARM_tag;

typedef union FCCU_TMR_CFG_union_tag { /* Configuration-State Timer */
  vuint32_t R;
  struct {
    vuint32_t COUNT:32;                /* Configuration-State Timer Count */
  } B;
} FCCU_TMR_CFG_tag;

typedef union FCCU_TMR_ETMR_union_tag { /* Fault-Output Timer */
  vuint32_t R;
  struct {
    vuint32_t COUNT:32;                /* Fault-Output Timer Count */
  } B;
} FCCU_TMR_ETMR_tag;

struct FCCU_tag {
  FCCU_CTRL_tag CTRL;                  /* Control */
  FCCU_CTRLK_tag CTRLK;                /* Control Key */
  FCCU_CFG_tag CFG;                    /* Configuration */
  uint8_t FCCU_reserved0[16];
  FCCU_NCF_CFG_tag NCF_CFG[1];         /* Non-critical Fault Configuration */
  uint8_t FCCU_reserved1[44];
  FCCU_NCFS_CFG_tag NCFS_CFG[1];       /* Non-critical Fault-State Configuration */
  uint8_t FCCU_reserved2[48];
  FCCU_NCF_S_tag NCF_S[1];             /* Non-critical Fault Status */
  uint8_t FCCU_reserved3[12];
  FCCU_NCFK_tag NCFK;                  /* Non-critical Fault Key */
  FCCU_NCF_E_tag NCF_E[1];             /* Non-critical Fault Enable */
  uint8_t FCCU_reserved4[12];
  FCCU_NCF_TOE_tag NCF_TOE[1];         /* Non-critical-Fault Alarm-State Timeout Enable */
  uint8_t FCCU_reserved5[12];
  FCCU_NCF_TO_tag NCF_TO;              /* Non-critical-Fault Alarm-State Timeout Interval */
  FCCU_CFG_TO_tag CFG_TO;              /* Configuration-State Timeout Interval */
  FCCU_EINOUT_tag EINOUT;              /* IO Control */
  FCCU_STAT_tag STAT;                  /* Status */
  FCCU_N2AF_STATUS_tag N2AF_STATUS;    /* Normal-to-Alarm Freeze Status */
  FCCU_A2FF_STATUS_tag A2FF_STATUS;    /* Alarm-to-Fault Freeze Status */
  FCCU_N2FF_STATUS_tag N2FF_STATUS;    /* Normal-to-Fault Freeze Status */
  FCCU_F2AF_STATUS_tag F2AF_STATUS;    /* Fault-to-Alarm Freeze Status */
  uint8_t FCCU_reserved6[8];
  FCCU_NCFF_tag NCFF;                  /* Non-critical Fault Fake */
  FCCU_IRQ_STAT_tag IRQ_STAT;          /* IRQ Status */
  FCCU_IRQ_EN_tag IRQ_EN;              /* IRQ Enable */
  uint8_t FCCU_reserved7[8];
  FCCU_TRANS_LOCK_tag TRANS_LOCK;      /* Transient Configuration Lock */
  FCCU_PERMNT_LOCK_tag PERMNT_LOCK;    /* Permanent Configuration Lock */
  FCCU_DELTA_T_tag DELTA_T;            /* Delta T */
  FCCU_IRQ_ALARM_EN_tag IRQ_ALARM_EN[1]; /* Non-critical Alarm-State Interrupt-Request Enable */
  uint8_t FCCU_reserved8[12];
  FCCU_NMI_EN_tag NMI_EN[1];           /* Non-critical Fault-State Non-maskable-Interrupt-Request Enable */
  uint8_t FCCU_reserved9[12];
  FCCU_EOUT_SIG_EN_tag EOUT_SIG_EN[1]; /* Non-critical Fault-State EOUT Signaling Enable */
  uint8_t FCCU_reserved10[12];
  FCCU_TMR_ALARM_tag TMR_ALARM;        /* Alarm-State Timer */
  uint8_t FCCU_reserved11[4];
  FCCU_TMR_CFG_tag TMR_CFG;            /* Configuration-State Timer */
  FCCU_TMR_ETMR_tag TMR_ETMR;          /* Fault-Output Timer */
};


/* ============================================================================
   =============================== Module: FIRC ===============================
   ============================================================================ */

typedef union FIRC_STATUS_REGISTER_union_tag { /* Status Register */
  vuint32_t R;
  struct {
    vuint32_t STATUS:1;                /* Status bit for FIRC */
    vuint32_t _unused_1:31;
  } B;
} FIRC_STATUS_REGISTER_tag;

typedef union FIRC_STDBY_ENABLE_union_tag { /* Standby Enable Register */
  vuint32_t R;
  struct {
    vuint32_t STDBY_EN:1;              /* Enables or disables FIRC in chip's Standby mode. */
    vuint32_t _unused_1:31;            /* RESERVED */
  } B;
} FIRC_STDBY_ENABLE_tag;

struct FIRC_tag {
  uint8_t FIRC_reserved0[4];
  FIRC_STATUS_REGISTER_tag STATUS_REGISTER; /* Status Register */
  FIRC_STDBY_ENABLE_tag STDBY_ENABLE;  /* Standby Enable Register */
};


/* ============================================================================
   =============================== Module: FLASH ==============================
   ============================================================================ */

typedef union FLASH_MCR_union_tag {    /* Module Configuration */
  vuint32_t R;
  struct {
    vuint32_t EHV:1;                   /* Enable High Voltage */
    vuint32_t _unused_1:3;             /* Reserved */
    vuint32_t ERS:1;                   /* Erase */
    vuint32_t ESS:1;                   /* Erase Size Select */
    vuint32_t _unused_6:2;             /* Reserved */
    vuint32_t PGM:1;                   /* Program */
    vuint32_t _unused_9:3;             /* Reserved */
    vuint32_t WDIE:1;                  /* Watch Dog Interrupt Enable */
    vuint32_t _unused_13:2;            /* Reserved */
    vuint32_t PECIE:1;                 /* Program/Erase Complete Interrupt Enable */
    vuint32_t PEID:8;                  /* Program and Erase Master/Domain ID */
    vuint32_t _unused_24:8;            /* Reserved */
  } B;
} FLASH_MCR_tag;

typedef union FLASH_MCRS_union_tag {   /* Module Configuration Status */
  vuint32_t R;
  struct {
    vuint32_t RE:1;                    /* Reset Error */
    vuint32_t _unused_1:7;             /* Reserved */
    vuint32_t TSPELOCK:1;              /* UTest NVM Program and Erase Lock */
    vuint32_t EPEG:1;                  /* ECC Enabled Program/Erase Good */
    vuint32_t _unused_10:2;            /* Reserved */
    vuint32_t WDI:1;                   /* Watch Dog Interrupt */
    vuint32_t _unused_13:1;            /* Reserved */
    vuint32_t PEG:1;                   /* Program/Erase Good */
    vuint32_t DONE:1;                  /* State Machine Status */
    vuint32_t PES:1;                   /* Program and Erase Sequence Error */
    vuint32_t PEP:1;                   /* Program and Erase Protection Error */
    vuint32_t _unused_18:2;            /* Reserved */
    vuint32_t RWE:1;                   /* Read-While-Write Event Error */
    vuint32_t _unused_21:3;            /* Reserved */
    vuint32_t RRE:1;                   /* Read Reference Error */
    vuint32_t RVE:1;                   /* Read Voltage Error */
    vuint32_t _unused_26:2;            /* Reserved */
    vuint32_t EEE:1;                   /* EDC after ECC Error */
    vuint32_t AEE:1;                   /* Address Encode Error */
    vuint32_t SBC:1;                   /* Single Bit Correction */
    vuint32_t EER:1;                   /* ECC Event Error */
  } B;
} FLASH_MCRS_tag;

typedef union FLASH_MCRE_union_tag {   /* Extended Module Configuration */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:6;             /* Reserved */
    vuint32_t N256K:2;                 /* Number of 256 KB Blocks */
    vuint32_t _unused_8:6;             /* Reserved */
    vuint32_t N512K:2;                 /* Number of 512 KB Blocks */
    vuint32_t _unused_16:5;            /* Reserved */
    vuint32_t N1M:3;                   /* Number of 1 MB Blocks */
    vuint32_t _unused_24:5;            /* Reserved */
    vuint32_t N2M:3;                   /* Number of 2 MB Blocks */
  } B;
} FLASH_MCRE_tag;

typedef union FLASH_CTL_union_tag {    /* Module Control */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:8;             /* Reserved */
    vuint32_t RWSC:5;                  /* Wait State Control */
    vuint32_t _unused_13:2;            /* Reserved */
    vuint32_t RWSL:1;                  /* Read Wait State Lock */
    vuint32_t _unused_16:16;           /* Reserved */
  } B;
} FLASH_CTL_tag;

typedef union FLASH_ADR_union_tag {    /* Address */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:1;             /* Reserved */
    vuint32_t ADDR:18;                 /* Address */
    vuint32_t A0:1;                    /* Address Region 0 */
    vuint32_t A1:1;                    /* Address Region 1 */
    vuint32_t A2:1;                    /* Address Region 2 */
    vuint32_t _unused_22:2;            /* Reserved */
    vuint32_t A5:1;                    /* Address Region 5 */
    vuint32_t _unused_25:6;            /* Reserved */
    vuint32_t SAD:1;                   /* UTest NVM Address */
  } B;
} FLASH_ADR_tag;

typedef union FLASH_PEADR_union_tag {  /* Program and Erase Address */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:5;             /* Reserved */
    vuint32_t PEADDR:14;               /* Program and Erase Address */
    vuint32_t PEA0:1;                  /* Program and Erase Address Region 0 */
    vuint32_t PEA1:1;                  /* Program and Erase Address Region 1 */
    vuint32_t PEA2:1;                  /* Program and Erase Address Region 2 */
    vuint32_t PEA3:1;                  /* Program and Erase Address Region 3 */
    vuint32_t PEA4:1;                  /* Program and Erase Address Region 4 */
    vuint32_t PEA5:1;                  /* Program and Erase Address Region 5 */
    vuint32_t _unused_25:6;            /* Reserved */
    vuint32_t PEASAD:1;                /* UTest NVM Program and Erase Address */
  } B;
} FLASH_PEADR_tag;

typedef union FLASH_SPELOCK_union_tag { /* Sector Program and Erase Hardware Lock */
  vuint32_t R;
  struct {
    vuint32_t SPELOCK:32;              /* Sector Program and Erase Lock [31:0] */
  } B;
} FLASH_SPELOCK_tag;

typedef union FLASH_SSPELOCK_union_tag { /* Super Sector Program and Erase Hardware Lock */
  vuint32_t R;
  struct {
    vuint32_t SSPELOCK:28;             /* Super Sector Program and Erase Lock [27:0] */
    vuint32_t _unused_28:4;            /* Reserved */
  } B;
} FLASH_SSPELOCK_tag;

typedef union FLASH_XSPELOCK_union_tag { /* Express Sector Program and Erase Hardware Lock */
  vuint32_t R;
  struct {
    vuint32_t XSPELOCK:32;             /* Express Sector Program and Erase Lock [31:0] */
  } B;
} FLASH_XSPELOCK_tag;

typedef union FLASH_XSSPELOCK_union_tag { /* Express Super Sector Program and Erase Hardware Lock */
  vuint32_t R;
  struct {
    vuint32_t XSSPELOCK:28;            /* Express Super Sector Program and Erase Lock [27:0] */
    vuint32_t _unused_28:4;            /* Reserved */
  } B;
} FLASH_XSSPELOCK_tag;

typedef union FLASH_TMD_union_tag {    /* Test Mode Disable Password Check */
  vuint32_t R;
  struct {
    vuint32_t PWD:32;                  /* Password Challenge */
  } B;
} FLASH_TMD_tag;

typedef union FLASH_UT0_union_tag {    /* UTest 0 */
  vuint32_t R;
  struct {
    vuint32_t AID:1;                   /* Array Integrity Done */
    vuint32_t AIE:1;                   /* Array Integrity Enable */
    vuint32_t AIS:1;                   /* Array Integrity Sequence */
    vuint32_t _unused_3:1;             /* Reserved */
    vuint32_t MRV:1;                   /* Margin Read Value */
    vuint32_t MRE:1;                   /* Margin Read Enable */
    vuint32_t AISUS:1;                 /* Array Integrity Suspend */
    vuint32_t _unused_7:1;             /* Reserved */
    vuint32_t AIBPE:1;                 /* Array Integrity Break Point Enable */
    vuint32_t NAIBP:1;                 /* Next Array Integrity Break Point */
    vuint32_t _unused_10:2;            /* Reserved */
    vuint32_t EIE:1;                   /* ECC Data Input Enable */
    vuint32_t EDIE:1;                  /* EDC after ECC Data Input Enable */
    vuint32_t AEIE:1;                  /* Address Encode Invert Enable */
    vuint32_t RRIE:1;                  /* Read Reference Input Enable */
    vuint32_t _unused_16:14;           /* Reserved */
    vuint32_t SBCE:1;                  /* Single Bit Correction Enable */
    vuint32_t UTE:1;                   /* UTest Enable */
  } B;
} FLASH_UT0_tag;

typedef union FLASH_UM_union_tag {     /* UMISRn */
  vuint32_t R;
  struct {
    vuint32_t MISR:32;                 /* MISR[31:0] */
  } B;
} FLASH_UM_tag;

typedef union FLASH_UM9_union_tag {    /* UMISR9 */
  vuint32_t R;
  struct {
    vuint32_t MISR:1;                  /* MISR[288] */
    vuint32_t _unused_1:31;            /* Reserved */
  } B;
} FLASH_UM9_tag;

typedef union FLASH_UD0_union_tag {    /* UTest Data 0 */
  vuint32_t R;
  struct {
    vuint32_t EDATA:32;                /* ECC Data [31:0] */
  } B;
} FLASH_UD0_tag;

typedef union FLASH_UD1_union_tag {    /* UTest Data 1 */
  vuint32_t R;
  struct {
    vuint32_t EDATA:32;                /* ECC Data [63:32] */
  } B;
} FLASH_UD1_tag;

typedef union FLASH_UD2_union_tag {    /* UTest Data 2 */
  vuint32_t R;
  struct {
    vuint32_t EDATAC:8;                /* ECC Data Check Bits [7:0] */
    vuint32_t _unused_8:16;            /* Reserved */
    vuint32_t ED0:1;                   /* ECC Logic Check Double Word 0 */
    vuint32_t ED1:1;                   /* ECC Logic Check Double Word 1 */
    vuint32_t ED2:1;                   /* ECC Logic Check Double Word 2 */
    vuint32_t ED3:1;                   /* ECC Logic Check Double Word 3 */
    vuint32_t _unused_28:4;            /* Reserved */
  } B;
} FLASH_UD2_tag;

typedef union FLASH_UD3_union_tag {    /* UTest Data 3 */
  vuint32_t R;
  struct {
    vuint32_t EDDATA:32;               /* EDC After ECC Data [31:0] */
  } B;
} FLASH_UD3_tag;

typedef union FLASH_UD4_union_tag {    /* UTest Data 4 */
  vuint32_t R;
  struct {
    vuint32_t EDDATA:32;               /* EDC After ECC Data [63:31] */
  } B;
} FLASH_UD4_tag;

typedef union FLASH_UD5_union_tag {    /* UTest Data 5 */
  vuint32_t R;
  struct {
    vuint32_t EDDATAC:8;               /* EDC After ECC Data Check Bits [7:0] */
    vuint32_t _unused_8:16;            /* Reserved */
    vuint32_t EDD0:1;                  /* EDC After ECC Logic Check Double Word 0 */
    vuint32_t EDD1:1;                  /* EDC After ECC Logic Check Double Word 1 */
    vuint32_t EDD2:1;                  /* EDC after ECC Logic Check Double Word 2 */
    vuint32_t EDD3:1;                  /* EDC After ECC Logic Check Double Word 3 */
    vuint32_t _unused_28:4;            /* Reserved */
  } B;
} FLASH_UD5_tag;

typedef union FLASH_UA0_union_tag {    /* UTest Address 0 */
  vuint32_t R;
  struct {
    vuint32_t AEI:32;                  /* Address Encode Invert [31:0] */
  } B;
} FLASH_UA0_tag;

typedef union FLASH_UA1_union_tag {    /* UTest Address 1 */
  vuint32_t R;
  struct {
    vuint32_t AEI:20;                  /* Address Encode Invert [51:32] */
    vuint32_t _unused_20:12;           /* Reserved */
  } B;
} FLASH_UA1_tag;

typedef union FLASH_XMCR_union_tag {   /* Express Module Configuration */
  vuint32_t R;
  struct {
    vuint32_t XEHV:1;                  /* Express Enable High Voltage */
    vuint32_t _unused_1:7;             /* Reserved */
    vuint32_t XPGM:1;                  /* Express Program */
    vuint32_t XEPEG:1;                 /* Express ECC Enabled Program Good */
    vuint32_t _unused_10:1;            /* Reserved */
    vuint32_t XWDIE:1;                 /* Express Watch Dog Interrupt Enable */
    vuint32_t XWDI:1;                  /* Express Watch Dog Interrupt */
    vuint32_t XDOK:1;                  /* Express Data OK */
    vuint32_t XPEG:1;                  /* Express Program Good */
    vuint32_t XDONE:1;                 /* Express State Machine Status */
    vuint32_t XPEID:8;                 /* Express Program Master/Domain ID */
    vuint32_t _unused_24:8;            /* Reserved */
  } B;
} FLASH_XMCR_tag;

typedef union FLASH_XPEADR_union_tag { /* Express Program Address */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:5;             /* Reserved */
    vuint32_t XPEADDR:14;              /* Express Program Address */
    vuint32_t XPEA0:1;                 /* Express Program Address Region 0 */
    vuint32_t XPEA1:1;                 /* Express Program Address Region 1 */
    vuint32_t XPEA2:1;                 /* Express Program Address Region 2 */
    vuint32_t XPEA3:1;                 /* Express Program Address Region 3 */
    vuint32_t XPEA4:1;                 /* Express Program Address Region 4 */
    vuint32_t XPEA5:1;                 /* Express Program Address Region 5 */
    vuint32_t _unused_25:7;            /* Reserved */
  } B;
} FLASH_XPEADR_tag;

typedef union FLASH_DATA_union_tag {   /* Program Data */
  vuint32_t R;
  struct {
    vuint32_t PDATA:32;                /* Program Data */
  } B;
} FLASH_DATA_tag;

struct FLASH_tag {
  FLASH_MCR_tag MCR;                   /* Module Configuration */
  FLASH_MCRS_tag MCRS;                 /* Module Configuration Status */
  FLASH_MCRE_tag MCRE;                 /* Extended Module Configuration */
  FLASH_CTL_tag CTL;                   /* Module Control */
  FLASH_ADR_tag ADR;                   /* Address */
  FLASH_PEADR_tag PEADR;               /* Program and Erase Address */
  uint8_t FLASH_reserved0[56];
  FLASH_SPELOCK_tag SPELOCK;           /* Sector Program and Erase Hardware Lock */
  FLASH_SSPELOCK_tag SSPELOCK;         /* Super Sector Program and Erase Hardware Lock */
  uint8_t FLASH_reserved1[24];
  FLASH_XSPELOCK_tag XSPELOCK;         /* Express Sector Program and Erase Hardware Lock */
  FLASH_XSSPELOCK_tag XSSPELOCK;       /* Express Super Sector Program and Erase Hardware Lock */
  uint8_t FLASH_reserved2[24];
  FLASH_TMD_tag TMD;                   /* Test Mode Disable Password Check */
  FLASH_UT0_tag UT0;                   /* UTest 0 */
  FLASH_UM_tag UM[9];                  /* UMISRn */
  FLASH_UM9_tag UM9;                   /* UMISR9 */
  uint8_t FLASH_reserved3[16];
  FLASH_UD0_tag UD0;                   /* UTest Data 0 */
  FLASH_UD1_tag UD1;                   /* UTest Data 1 */
  FLASH_UD2_tag UD2;                   /* UTest Data 2 */
  FLASH_UD3_tag UD3;                   /* UTest Data 3 */
  FLASH_UD4_tag UD4;                   /* UTest Data 4 */
  FLASH_UD5_tag UD5;                   /* UTest Data 5 */
  FLASH_UA0_tag UA0;                   /* UTest Address 0 */
  FLASH_UA1_tag UA1;                   /* UTest Address 1 */
  FLASH_XMCR_tag XMCR;                 /* Express Module Configuration */
  FLASH_XPEADR_tag XPEADR;             /* Express Program Address */
  uint8_t FLASH_reserved4[8];
  FLASH_DATA_tag DATA[32];             /* Program Data */
};


/* ============================================================================
   =============================== Module: FLEXCAN ============================
   ============================================================================ */

typedef union FLEXCAN_MCR_union_tag {  /* Module Configuration register */
  vuint32_t R;
  struct {
    vuint32_t MAXMB:7;                 /* Number Of The Last Message Buffer */
    vuint32_t _unused_7:1;             /* Reserved */
    vuint32_t IDAM:2;                  /* ID Acceptance Mode */
    vuint32_t _unused_10:1;            /* Reserved */
    vuint32_t FDEN:1;                  /* CAN FD operation enable */
    vuint32_t AEN:1;                   /* Abort Enable */
    vuint32_t LPRIOEN:1;               /* Local Priority Enable */
    vuint32_t _unused_14:1;            /* Reserved */
    vuint32_t DMA:1;                   /* DMA Enable */
    vuint32_t IRMQ:1;                  /* Individual Rx Masking And Queue Enable */
    vuint32_t SRXDIS:1;                /* Self Reception Disable */
    vuint32_t _unused_18:1;            /* Reserved */
    vuint32_t _unused_19:1;            /* Reserved */
    vuint32_t LPMACK:1;                /* Low-Power Mode Acknowledge */
    vuint32_t WRNEN:1;                 /* Warning Interrupt Enable */
    vuint32_t _unused_22:1;            /* Reserved */
    vuint32_t SUPV:1;                  /* Supervisor Mode */
    vuint32_t FRZACK:1;                /* Freeze Mode Acknowledge */
    vuint32_t SOFTRST:1;               /* Soft Reset */
    vuint32_t _unused_26:1;            /* Reserved */
    vuint32_t NOTRDY:1;                /* FlexCAN Not Ready */
    vuint32_t HALT:1;                  /* Halt FlexCAN */
    vuint32_t RFEN:1;                  /* Rx FIFO Enable */
    vuint32_t FRZ:1;                   /* Freeze Enable */
    vuint32_t MDIS:1;                  /* Module Disable */
  } B;
} FLEXCAN_MCR_tag;

typedef union FLEXCAN_CTRL1_union_tag { /* Control 1 register */
  vuint32_t R;
  struct {
    vuint32_t PROPSEG:3;               /* Propagation Segment */
    vuint32_t LOM:1;                   /* Listen-Only Mode */
    vuint32_t LBUF:1;                  /* Lowest Buffer Transmitted First */
    vuint32_t TSYN:1;                  /* Timer Sync */
    vuint32_t BOFFREC:1;               /* Bus Off Recovery */
    vuint32_t SMP:1;                   /* CAN Bit Sampling */
    vuint32_t _unused_8:1;             /* Reserved */
    vuint32_t _unused_9:1;             /* Reserved */
    vuint32_t RWRNMSK:1;               /* Rx Warning Interrupt Mask */
    vuint32_t TWRNMSK:1;               /* Tx Warning Interrupt Mask */
    vuint32_t LPB:1;                   /* Loop Back Mode */
    vuint32_t _unused_13:1;            /* Reserved */
    vuint32_t ERRMSK:1;                /* Error Interrupt Mask */
    vuint32_t BOFFMSK:1;               /* Bus Off Interrupt Mask */
    vuint32_t PSEG2:3;                 /* Phase Segment 2 */
    vuint32_t PSEG1:3;                 /* Phase Segment 1 */
    vuint32_t RJW:2;                   /* Resync Jump Width */
    vuint32_t PRESDIV:8;               /* Prescaler Division Factor */
  } B;
} FLEXCAN_CTRL1_tag;

typedef union FLEXCAN_TIMER_union_tag { /* Free Running Timer */
  vuint32_t R;
  struct {
    vuint32_t TIMER:16;                /* Timer Value */
    vuint32_t _unused_16:16;           /* Reserved */
  } B;
} FLEXCAN_TIMER_tag;

typedef union FLEXCAN_RXMGMASK_union_tag { /* Rx Mailboxes Global Mask register */
  vuint32_t R;
  struct {
    vuint32_t MG:32;                   /* Rx Mailboxes Global Mask Bits */
  } B;
} FLEXCAN_RXMGMASK_tag;

typedef union FLEXCAN_RX14MASK_union_tag { /* Rx 14 Mask register */
  vuint32_t R;
  struct {
    vuint32_t RX14M:32;                /* Rx Buffer 14 Mask Bits */
  } B;
} FLEXCAN_RX14MASK_tag;

typedef union FLEXCAN_RX15MASK_union_tag { /* Rx 15 Mask register */
  vuint32_t R;
  struct {
    vuint32_t RX15M:32;                /* Rx Buffer 15 Mask Bits */
  } B;
} FLEXCAN_RX15MASK_tag;

typedef union FLEXCAN_ECR_union_tag {  /* Error Counter */
  vuint32_t R;
  struct {
    vuint32_t TXERRCNT:8;              /* Transmit Error Counter */
    vuint32_t RXERRCNT:8;              /* Receive Error Counter */
    vuint32_t TXERRCNT_FAST:8;         /* Transmit Error Counter for fast bits */
    vuint32_t RXERRCNT_FAST:8;         /* Receive Error Counter for fast bits */
  } B;
} FLEXCAN_ECR_tag;

typedef union FLEXCAN_ESR1_union_tag { /* Error and Status 1 register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:1;             /* Reserved */
    vuint32_t ERRINT:1;                /* Error Interrupt */
    vuint32_t BOFFINT:1;               /* Bus Off Interrupt */
    vuint32_t RX:1;                    /* FlexCAN In Reception */
    vuint32_t FLTCONF:2;               /* Fault Confinement State */
    vuint32_t TX:1;                    /* FlexCAN In Transmission */
    vuint32_t IDLE:1;                  /* IDLE */
    vuint32_t RXWRN:1;                 /* Rx Error Warning */
    vuint32_t TXWRN:1;                 /* TX Error Warning */
    vuint32_t STFERR:1;                /* Stuffing Error */
    vuint32_t FRMERR:1;                /* Form Error */
    vuint32_t CRCERR:1;                /* Cyclic Redundancy Check Error */
    vuint32_t ACKERR:1;                /* Acknowledge Error */
    vuint32_t BIT0ERR:1;               /* Bit0 Error */
    vuint32_t BIT1ERR:1;               /* Bit1 Error */
    vuint32_t RWRNINT:1;               /* Rx Warning Interrupt Flag */
    vuint32_t TWRNINT:1;               /* Tx Warning Interrupt Flag */
    vuint32_t SYNCH:1;                 /* CAN Synchronization Status */
    vuint32_t BOFFDONEINT:1;           /* Bus Off Done Interrupt */
    vuint32_t ERRINT_FAST:1;           /* Error interrupt for errors detected in Data Phase of CAN FD frames with BRS bit set */
    vuint32_t ERROVR:1;                /* Error Overrun */
    vuint32_t _unused_22:4;            /* Reserved */
    vuint32_t STFERR_FAST:1;           /* Stuffing Error in the Data Phase of CAN FD frames with the BRS bit set */
    vuint32_t FRMERR_FAST:1;           /* Form Error in the Data Phase of CAN FD frames with the BRS bit set */
    vuint32_t CRCERR_FAST:1;           /* Cyclic Redundancy Check Error in the CRC field of CAN FD frames with the BRS bit set */
    vuint32_t _unused_29:1;            /* Reserved */
    vuint32_t BIT0ERR_FAST:1;          /* Bit0 Error in the Data Phase of CAN FD frames with the BRS bit set */
    vuint32_t BIT1ERR_FAST:1;          /* Bit1 Error in the Data Phase of CAN FD frames with the BRS bit set */
  } B;
} FLEXCAN_ESR1_tag;

typedef union FLEXCAN_IMASK1_union_tag { /* Interrupt Masks 1 register */
  vuint32_t R;
  struct {
    vuint32_t BUF31TO0M:32;            /* Buffer MBi Mask */
  } B;
} FLEXCAN_IMASK1_tag;

typedef union FLEXCAN_IFLAG1_union_tag { /* Interrupt Flags 1 register */
  vuint32_t R;
  struct {
    vuint32_t BUF0I:1;                 /* Buffer MB0 Interrupt Or Clear FIFO bit */
    vuint32_t BUF4TO1I:4;              /* Buffer MBi Interrupt Or Reserved */
    vuint32_t BUF5I:1;                 /* Buffer MB5 Interrupt Or Frames available in Rx FIFO */
    vuint32_t BUF6I:1;                 /* Buffer MB6 Interrupt Or Rx FIFO Warning */
    vuint32_t BUF7I:1;                 /* Buffer MB7 Interrupt Or Rx FIFO Overflow */
    vuint32_t BUF31TO8I:24;            /* Buffer MBi Interrupt */
  } B;
} FLEXCAN_IFLAG1_tag;

typedef union FLEXCAN_CTRL2_union_tag { /* Control 2 register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:6;             /* Reserved */
    vuint32_t TSTAMPCAP:2;             /* Time Stamp Capture Point */
    vuint32_t MBTSBASE:2;              /* Message Buffer Time Stamp Base */
    vuint32_t _unused_10:1;            /* Reserved */
    vuint32_t EDFLTDIS:1;              /* Edge Filter Disable */
    vuint32_t ISOCANFDEN:1;            /* ISO CAN FD Enable */
    vuint32_t BTE:1;                   /* Bit Timing Expansion enable */
    vuint32_t PREXCEN:1;               /* Protocol Exception Enable */
    vuint32_t TIMER_SRC:1;             /* Timer Source */
    vuint32_t EACEN:1;                 /* Entire Frame Arbitration Field Comparison Enable For Rx Mailboxes */
    vuint32_t RRS:1;                   /* Remote Request Storing */
    vuint32_t MRP:1;                   /* Mailboxes Reception Priority */
    vuint32_t TASD:5;                  /* Tx Arbitration Start Delay */
    vuint32_t RFFN:4;                  /* Number Of Rx FIFO Filters */
    vuint32_t WRMFRZ:1;                /* Write-Access To Memory In Freeze Mode */
    vuint32_t ECRWRE:1;                /* Error-correction Configuration Register Write Enable */
    vuint32_t BOFFDONEMSK:1;           /* Bus Off Done Interrupt Mask */
    vuint32_t ERRMSK_FAST:1;           /* Error Interrupt Mask for errors detected in the data phase of fast CAN FD frames */
  } B;
} FLEXCAN_CTRL2_tag;

typedef union FLEXCAN_ESR2_union_tag { /* Error and Status 2 register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:13;            /* Reserved */
    vuint32_t IMB:1;                   /* Inactive Mailbox */
    vuint32_t VPS:1;                   /* Valid Priority Status */
    vuint32_t _unused_15:1;            /* Reserved */
    vuint32_t LPTM:7;                  /* Lowest Priority Tx Mailbox */
    vuint32_t _unused_23:9;            /* Reserved */
  } B;
} FLEXCAN_ESR2_tag;

typedef union FLEXCAN_CRCR_union_tag { /* CRC register */
  vuint32_t R;
  struct {
    vuint32_t TXCRC:15;                /* Transmitted CRC value */
    vuint32_t _unused_15:1;            /* Reserved */
    vuint32_t MBCRC:7;                 /* CRC Mailbox */
    vuint32_t _unused_23:9;            /* Reserved */
  } B;
} FLEXCAN_CRCR_tag;

typedef union FLEXCAN_RXFGMASK_union_tag { /* Rx FIFO Global Mask register */
  vuint32_t R;
  struct {
    vuint32_t FGM:32;                  /* Rx FIFO Global Mask Bits */
  } B;
} FLEXCAN_RXFGMASK_tag;

typedef union FLEXCAN_RXFIR_union_tag { /* Rx FIFO Information register */
  vuint32_t R;
  struct {
    vuint32_t IDHIT:9;                 /* Identifier Acceptance Filter Hit Indicator */
    vuint32_t _unused_9:23;            /* Reserved */
  } B;
} FLEXCAN_RXFIR_tag;

typedef union FLEXCAN_CBT_union_tag {  /* CAN Bit Timing register */
  vuint32_t R;
  struct {
    vuint32_t EPSEG2:5;                /* Extended Phase Segment 2 */
    vuint32_t EPSEG1:5;                /* Extended Phase Segment 1 */
    vuint32_t EPROPSEG:6;              /* Extended Propagation Segment */
    vuint32_t ERJW:5;                  /* Extended Resync Jump Width */
    vuint32_t EPRESDIV:10;             /* Extended Prescaler Division Factor */
    vuint32_t BTF:1;                   /* Bit Timing Format Enable */
  } B;
} FLEXCAN_CBT_tag;

typedef union FLEXCAN_MB_CS_union_tag { /* Message Buffer 0 CS Register */
  vuint32_t R;
  struct {
    vuint32_t TIMESTAMP:16;            /* Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus. */
    vuint32_t DLC:4;                   /* Length of the data to be stored/transmitted. */
    vuint32_t RTR:1;                   /* Remote Transmission Request. One/zero for remote/data frame. */
    vuint32_t IDE:1;                   /* ID Extended. One/zero for extended/standard format frame. */
    vuint32_t SRR:1;                   /* Substitute Remote Request. Contains a fixed recessive bit. */
    vuint32_t _unused_23:1;
    vuint32_t CODE:4;                  /* Message Buffer Code */
    vuint32_t _unused_28:1;
    vuint32_t ESI:1;                   /*  Error State Indicator */
    vuint32_t BRS:1;                   /* Bit Rate Switch */
    vuint32_t EDL:1;                   /* Extended Data Length */
  } B;
} FLEXCAN_MB_CS_tag;

typedef union FLEXCAN_MB_ID_union_tag { /* Message Buffer 0 ID Register */
  vuint32_t R;
  struct {
    vuint32_t ID_EXT:18;               /* Frame Identifier Extended */
    vuint32_t ID_STD:11;               /* Frame Identifier Standard */
    vuint32_t PRIO:3;                  /* Local Priority */
  } B;
} FLEXCAN_MB_ID_tag;

typedef union FLEXCAN_MB_DATA_union_tag {
    vuint8_t B[8];
    vuint16_t H[4];
    vuint32_t W[2];
} FLEXCAN_MB_DATA_tag;

typedef struct FLEXCAN_MB_struct_tag {
   FLEXCAN_MB_CS_tag CS;                    /* Message Buffer 0 CS Register */
   FLEXCAN_MB_ID_tag ID;                    /* Message Buffer 0 ID Register */
   FLEXCAN_MB_DATA_tag DATA;
} FLEXCAN_MB_tag;

typedef union FLEXCAN_RXIMR_union_tag { /* Rx Individual Mask registers */
  vuint32_t R;
  struct {
    vuint32_t MI:32;                   /* Individual Mask Bits */
  } B;
} FLEXCAN_RXIMR_tag;

typedef union FLEXCAN_MECR_union_tag { /* Memory Error Control register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:7;             /* Reserved */
    vuint32_t NCEFAFRZ:1;              /* Non-Correctable Errors In FlexCAN Access Put Device In Freeze Mode */
    vuint32_t ECCDIS:1;                /* Error Correction Disable */
    vuint32_t RERRDIS:1;               /* Error Report Disable */
    vuint32_t _unused_10:3;            /* Reserved */
    vuint32_t EXTERRIE:1;              /* Extended Error Injection Enable */
    vuint32_t FAERRIE:1;               /* FlexCAN Access Error Injection Enable */
    vuint32_t HAERRIE:1;               /* Host Access Error Injection Enable */
    vuint32_t CEI_MSK:1;               /* Correctable Errors Interrupt Mask */
    vuint32_t _unused_17:1;            /* Reserved */
    vuint32_t FANCEI_MSK:1;            /* FlexCAN Access With Non-Correctable Errors Interrupt Mask */
    vuint32_t HANCEI_MSK:1;            /* Host Access With Non-Correctable Errors Interrupt Mask */
    vuint32_t _unused_20:11;           /* Reserved */
    vuint32_t ECRWRDIS:1;              /* Error Configuration Register Write Disable */
  } B;
} FLEXCAN_MECR_tag;

typedef union FLEXCAN_ERRIAR_union_tag { /* Error Injection Address register */
  vuint32_t R;
  struct {
    vuint32_t INJADDR_L:2;             /* Error Injection Address Low */
    vuint32_t INJADDR_H:12;            /* Error Injection Address High */
    vuint32_t _unused_14:18;           /* Reserved */
  } B;
} FLEXCAN_ERRIAR_tag;

typedef union FLEXCAN_ERRIDPR_union_tag { /* Error Injection Data Pattern register */
  vuint32_t R;
  struct {
    vuint32_t DFLIP:32;                /* Data flip pattern */
  } B;
} FLEXCAN_ERRIDPR_tag;

typedef union FLEXCAN_ERRIPPR_union_tag { /* Error Injection Parity Pattern register */
  vuint32_t R;
  struct {
    vuint32_t PFLIP0:5;                /* Parity Flip Pattern For Byte 0 (Least Significant) */
    vuint32_t _unused_5:3;             /* Reserved */
    vuint32_t PFLIP1:5;                /* Parity Flip Pattern For Byte 1 */
    vuint32_t _unused_13:3;            /* Reserved */
    vuint32_t PFLIP2:5;                /* Parity Flip Pattern For Byte 2 */
    vuint32_t _unused_21:3;            /* Reserved */
    vuint32_t PFLIP3:5;                /* Parity Flip Pattern For Byte 3 (most significant) */
    vuint32_t _unused_29:3;            /* Reserved */
  } B;
} FLEXCAN_ERRIPPR_tag;

typedef union FLEXCAN_RERRAR_union_tag { /* Error Report Address register */
  vuint32_t R;
  struct {
    vuint32_t ERRADDR:14;              /* Address Where Error Detected */
    vuint32_t _unused_14:2;            /* Reserved */
    vuint32_t SAID:3;                  /* SAID */
    vuint32_t _unused_19:5;            /* Reserved */
    vuint32_t NCE:1;                   /* Non-Correctable Error */
    vuint32_t _unused_25:7;            /* Reserved */
  } B;
} FLEXCAN_RERRAR_tag;

typedef union FLEXCAN_RERRDR_union_tag { /* Error Report Data register */
  vuint32_t R;
  struct {
    vuint32_t RDATA:32;                /* Raw data word read from memory with error */
  } B;
} FLEXCAN_RERRDR_tag;

typedef union FLEXCAN_RERRSYNR_union_tag { /* Error Report Syndrome register */
  vuint32_t R;
  struct {
    vuint32_t SYND0:5;                 /* Error Syndrome For Byte 0 (least significant) */
    vuint32_t _unused_5:2;             /* Reserved */
    vuint32_t BE0:1;                   /* Byte Enabled For Byte 0 (least significant) */
    vuint32_t SYND1:5;                 /* Error Syndrome for Byte 1 */
    vuint32_t _unused_13:2;            /* Reserved */
    vuint32_t BE1:1;                   /* Byte Enabled For Byte 1 */
    vuint32_t SYND2:5;                 /* Error Syndrome For Byte 2 */
    vuint32_t _unused_21:2;            /* Reserved */
    vuint32_t BE2:1;                   /* Byte Enabled For Byte 2 */
    vuint32_t SYND3:5;                 /* Error Syndrome For Byte 3 (most significant) */
    vuint32_t _unused_29:2;            /* Reserved */
    vuint32_t BE3:1;                   /* Byte Enabled For Byte 3 (most significant) */
  } B;
} FLEXCAN_RERRSYNR_tag;

typedef union FLEXCAN_ERRSR_union_tag { /* Error Status register */
  vuint32_t R;
  struct {
    vuint32_t CEIOF:1;                 /* Correctable Error Interrupt Overrun Flag */
    vuint32_t _unused_1:1;             /* Reserved */
    vuint32_t FANCEIOF:1;              /* FlexCAN Access With Non-Correctable Error Interrupt Overrun Flag */
    vuint32_t HANCEIOF:1;              /* Host Access With Non-Correctable Error Interrupt Overrun Flag */
    vuint32_t _unused_4:12;            /* Reserved */
    vuint32_t CEIF:1;                  /* Correctable Error Interrupt Flag */
    vuint32_t _unused_17:1;            /* Reserved */
    vuint32_t FANCEIF:1;               /* FlexCAN Access With Non-Correctable Error Interrupt Flag */
    vuint32_t HANCEIF:1;               /* Host Access With Non-Correctable Error Interrupt Flag */
    vuint32_t _unused_20:12;           /* Reserved */
  } B;
} FLEXCAN_ERRSR_tag;

typedef union FLEXCAN_EPRS_union_tag { /* Enhanced CAN Bit Timing Prescalers */
  vuint32_t R;
  struct {
    vuint32_t ENPRESDIV:10;            /* Extended Nominal Prescaler Division Factor */
    vuint32_t _unused_10:6;            /* Reserved. */
    vuint32_t EDPRESDIV:10;            /* Extended Data Phase Prescaler Division Factor */
    vuint32_t _unused_26:6;
  } B;
} FLEXCAN_EPRS_tag;

typedef union FLEXCAN_ENCBT_union_tag { /* Enhanced Nominal CAN Bit Timing */
  vuint32_t R;
  struct {
    vuint32_t NTSEG1:8;                /* Nominal Time Segment 1 */
    vuint32_t _unused_8:4;
    vuint32_t NTSEG2:7;                /* Nominal Time Segment 2 */
    vuint32_t _unused_19:3;
    vuint32_t NRJW:7;                  /* Nominal Resynchronization Jump Width */
    vuint32_t _unused_29:3;
  } B;
} FLEXCAN_ENCBT_tag;

typedef union FLEXCAN_EDCBT_union_tag { /* Enhanced Data Phase CAN bit Timing */
  vuint32_t R;
  struct {
    vuint32_t DTSEG1:5;                /* Data Phase Segment 1 */
    vuint32_t _unused_5:7;
    vuint32_t DTSEG2:4;                /* Data Phase Time Segment 2 */
    vuint32_t _unused_16:6;
    vuint32_t DRJW:4;                  /* Data Phase Resynchronization Jump Width */
    vuint32_t _unused_26:6;
  } B;
} FLEXCAN_EDCBT_tag;

typedef union FLEXCAN_ETDC_union_tag { /* Enhanced Transceiver Delay Compensation */
  vuint32_t R;
  struct {
    vuint32_t ETDCVAL:8;               /* Enhanced Transceiver Delay Compensation Value */
    vuint32_t _unused_8:7;
    vuint32_t ETDCFAIL:1;              /* Transceiver Delay Compensation Fail */
    vuint32_t ETDCOFF:7;               /* Enhanced Transceiver Delay Compensation Offset */
    vuint32_t _unused_23:7;
    vuint32_t TDMDIS:1;                /* Transceiver Delay Measurement Disable */
    vuint32_t ETDCEN:1;                /* Transceiver Delay Compensation Enable */
  } B;
} FLEXCAN_ETDC_tag;

typedef union FLEXCAN_FDCTRL_union_tag { /* CAN FD Control register */
  vuint32_t R;
  struct {
    vuint32_t TDCVAL:6;                /* Transceiver Delay Compensation Value */
    vuint32_t _unused_6:2;             /* Reserved */
    vuint32_t TDCOFF:5;                /* Transceiver Delay Compensation Offset */
    vuint32_t _unused_13:1;            /* Reserved */
    vuint32_t TDCFAIL:1;               /* Transceiver Delay Compensation Fail */
    vuint32_t TDCEN:1;                 /* Transceiver Delay Compensation Enable */
    vuint32_t MBDSR0:2;                /* Message Buffer Data Size for Region 0 */
    vuint32_t _unused_18:1;            /* Reserved */
    vuint32_t _unused_19:2;            /* Reserved */
    vuint32_t _unused_21:1;            /* Reserved */
    vuint32_t _unused_22:2;            /* Reserved */
    vuint32_t _unused_24:1;            /* Reserved */
    vuint32_t _unused_25:2;            /* Reserved */
    vuint32_t _unused_27:4;            /* Reserved */
    vuint32_t FDRATE:1;                /* Bit Rate Switch Enable */
  } B;
} FLEXCAN_FDCTRL_tag;

typedef union FLEXCAN_FDCBT_union_tag { /* CAN FD Bit Timing register */
  vuint32_t R;
  struct {
    vuint32_t FPSEG2:3;                /* Fast Phase Segment 2 */
    vuint32_t _unused_3:2;             /* Reserved */
    vuint32_t FPSEG1:3;                /* Fast Phase Segment 1 */
    vuint32_t _unused_8:2;             /* Reserved */
    vuint32_t FPROPSEG:5;              /* Fast Propagation Segment */
    vuint32_t _unused_15:1;            /* Reserved */
    vuint32_t FRJW:3;                  /* Fast Resync Jump Width */
    vuint32_t _unused_19:1;            /* Reserved */
    vuint32_t FPRESDIV:10;             /* Fast Prescaler Division Factor */
    vuint32_t _unused_30:2;            /* Reserved */
  } B;
} FLEXCAN_FDCBT_tag;

typedef union FLEXCAN_FDCRC_union_tag { /* CAN FD CRC register */
  vuint32_t R;
  struct {
    vuint32_t FD_TXCRC:21;             /* Extended Transmitted CRC value */
    vuint32_t _unused_21:3;            /* Reserved */
    vuint32_t FD_MBCRC:7;              /* CRC Mailbox Number for FD_TXCRC */
    vuint32_t _unused_31:1;            /* Reserved */
  } B;
} FLEXCAN_FDCRC_tag;

typedef union FLEXCAN_HR_TIME_STAMP_union_tag { /* High Resolution Time Stamp */
  vuint32_t R;
  struct {
    vuint32_t TS:32;                   /* High Resolution Time Stamp */
  } B;
} FLEXCAN_HR_TIME_STAMP_tag;

struct FLEXCAN_tag {
  FLEXCAN_MCR_tag MCR;                 /* Module Configuration register */
  FLEXCAN_CTRL1_tag CTRL1;             /* Control 1 register */
  FLEXCAN_TIMER_tag TIMER;             /* Free Running Timer */
  uint8_t FLEXCAN_reserved0[4];
  FLEXCAN_RXMGMASK_tag RXMGMASK;       /* Rx Mailboxes Global Mask register */
  FLEXCAN_RX14MASK_tag RX14MASK;       /* Rx 14 Mask register */
  FLEXCAN_RX15MASK_tag RX15MASK;       /* Rx 15 Mask register */
  FLEXCAN_ECR_tag ECR;                 /* Error Counter */
  FLEXCAN_ESR1_tag ESR1;               /* Error and Status 1 register */
  uint8_t FLEXCAN_reserved1[4];
  FLEXCAN_IMASK1_tag IMASK1;           /* Interrupt Masks 1 register */
  uint8_t FLEXCAN_reserved2[4];
  FLEXCAN_IFLAG1_tag IFLAG1;           /* Interrupt Flags 1 register */
  FLEXCAN_CTRL2_tag CTRL2;             /* Control 2 register */
  FLEXCAN_ESR2_tag ESR2;               /* Error and Status 2 register */
  uint8_t FLEXCAN_reserved3[8];
  FLEXCAN_CRCR_tag CRCR;               /* CRC register */
  FLEXCAN_RXFGMASK_tag RXFGMASK;       /* Rx FIFO Global Mask register */
  FLEXCAN_RXFIR_tag RXFIR;             /* Rx FIFO Information register */
  FLEXCAN_CBT_tag CBT;                 /* CAN Bit Timing register */
  uint8_t FLEXCAN_reserved4[44];
  FLEXCAN_MB_tag MB[32];
  uint8_t FLEXCAN_reserved5[1536];
  FLEXCAN_RXIMR_tag RXIMR[32];         /* Rx Individual Mask registers */
  uint8_t FLEXCAN_reserved6[480];
  FLEXCAN_MECR_tag MECR;               /* Memory Error Control register */
  FLEXCAN_ERRIAR_tag ERRIAR;           /* Error Injection Address register */
  FLEXCAN_ERRIDPR_tag ERRIDPR;         /* Error Injection Data Pattern register */
  FLEXCAN_ERRIPPR_tag ERRIPPR;         /* Error Injection Parity Pattern register */
  FLEXCAN_RERRAR_tag RERRAR;           /* Error Report Address register */
  FLEXCAN_RERRDR_tag RERRDR;           /* Error Report Data register */
  FLEXCAN_RERRSYNR_tag RERRSYNR;       /* Error Report Syndrome register */
  FLEXCAN_ERRSR_tag ERRSR;             /* Error Status register */
  uint8_t FLEXCAN_reserved7[240];
  FLEXCAN_EPRS_tag EPRS;               /* Enhanced CAN Bit Timing Prescalers */
  FLEXCAN_ENCBT_tag ENCBT;             /* Enhanced Nominal CAN Bit Timing */
  FLEXCAN_EDCBT_tag EDCBT;             /* Enhanced Data Phase CAN bit Timing */
  FLEXCAN_ETDC_tag ETDC;               /* Enhanced Transceiver Delay Compensation */
  FLEXCAN_FDCTRL_tag FDCTRL;           /* CAN FD Control register */
  FLEXCAN_FDCBT_tag FDCBT;             /* CAN FD Bit Timing register */
  FLEXCAN_FDCRC_tag FDCRC;             /* CAN FD CRC register */
  uint8_t FLEXCAN_reserved8[36];
  FLEXCAN_HR_TIME_STAMP_tag HR_TIME_STAMP[32]; /* High Resolution Time Stamp */
};


/* ============================================================================
   =============================== Module: FLEXIO =============================
   ============================================================================ */

typedef union FLEXIO_VERID_union_tag { /* Version ID Register */
  vuint32_t R;
  struct {
    vuint32_t FEATURE:16;              /* Feature Specification Number */
    vuint32_t MINOR:8;                 /* Minor Version Number */
    vuint32_t MAJOR:8;                 /* Major Version Number */
  } B;
} FLEXIO_VERID_tag;

typedef union FLEXIO_PARAM_union_tag { /* Parameter Register */
  vuint32_t R;
  struct {
    vuint32_t SHIFTER:8;               /* Shifter Number */
    vuint32_t TIMER:8;                 /* Timer Number */
    vuint32_t PIN:8;                   /* Pin Number */
    vuint32_t TRIGGER:8;               /* Trigger Number */
  } B;
} FLEXIO_PARAM_tag;

typedef union FLEXIO_CTRL_union_tag {  /* FlexIO Control Register */
  vuint32_t R;
  struct {
    vuint32_t FLEXEN:1;                /* FlexIO Enable */
    vuint32_t SWRST:1;                 /* Software Reset */
    vuint32_t FASTACC:1;               /* Fast Access */
    vuint32_t _unused_3:27;
    vuint32_t DBGE:1;                  /* Debug Enable */
    vuint32_t _unused_31:1;            /* Any write value to this bit must be zero. */
  } B;
} FLEXIO_CTRL_tag;

typedef union FLEXIO_PIN_union_tag {   /* Pin State Register */
  vuint32_t R;
  struct {
    vuint32_t PDI:32;                  /* Pin Data Input */
  } B;
} FLEXIO_PIN_tag;

typedef union FLEXIO_SHIFTSTAT_union_tag { /* Shifter Status Register */
  vuint32_t R;
  struct {
    vuint32_t SSF:8;                   /* Shifter Status Flag */
    vuint32_t _unused_8:24;
  } B;
} FLEXIO_SHIFTSTAT_tag;

typedef union FLEXIO_SHIFTERR_union_tag { /* Shifter Error Register */
  vuint32_t R;
  struct {
    vuint32_t SEF:8;                   /* Shifter Error Flags */
    vuint32_t _unused_8:24;
  } B;
} FLEXIO_SHIFTERR_tag;

typedef union FLEXIO_TIMSTAT_union_tag { /* Timer Status Register */
  vuint32_t R;
  struct {
    vuint32_t TSF:8;                   /* Timer Status Flags */
    vuint32_t _unused_8:24;
  } B;
} FLEXIO_TIMSTAT_tag;

typedef union FLEXIO_SHIFTSIEN_union_tag { /* Shifter Status Interrupt Enable */
  vuint32_t R;
  struct {
    vuint32_t SSIE:8;                  /* Shifter Status Interrupt Enable */
    vuint32_t _unused_8:24;
  } B;
} FLEXIO_SHIFTSIEN_tag;

typedef union FLEXIO_SHIFTEIEN_union_tag { /* Shifter Error Interrupt Enable */
  vuint32_t R;
  struct {
    vuint32_t SEIE:8;                  /* Shifter Error Interrupt Enable */
    vuint32_t _unused_8:24;
  } B;
} FLEXIO_SHIFTEIEN_tag;

typedef union FLEXIO_TIMIEN_union_tag { /* Timer Interrupt Enable Register */
  vuint32_t R;
  struct {
    vuint32_t TEIE:8;                  /* Timer Status Interrupt Enable */
    vuint32_t _unused_8:24;
  } B;
} FLEXIO_TIMIEN_tag;

typedef union FLEXIO_SHIFTSDEN_union_tag { /* Shifter Status DMA Enable */
  vuint32_t R;
  struct {
    vuint32_t SSDE:8;                  /* Shifter Status DMA Enable */
    vuint32_t _unused_8:24;
  } B;
} FLEXIO_SHIFTSDEN_tag;

typedef union FLEXIO_TIMERSDEN_union_tag { /* Timer Status DMA Enable */
  vuint32_t R;
  struct {
    vuint32_t TSDE:8;                  /* Timer Status DMA Enable */
    vuint32_t _unused_8:24;
  } B;
} FLEXIO_TIMERSDEN_tag;

typedef union FLEXIO_SHIFTSTATE_union_tag { /* Shifter State Register */
  vuint32_t R;
  struct {
    vuint32_t STATE:3;                 /* Current State Pointer */
    vuint32_t _unused_3:29;
  } B;
} FLEXIO_SHIFTSTATE_tag;

typedef union FLEXIO_TRGSTAT_union_tag { /* Trigger Status Register */
  vuint32_t R;
  struct {
    vuint32_t ETSF:4;                  /* External Trigger Status Flags */
    vuint32_t _unused_4:28;
  } B;
} FLEXIO_TRGSTAT_tag;

typedef union FLEXIO_TRIGIEN_union_tag { /* External Trigger Interrupt Enable Register */
  vuint32_t R;
  struct {
    vuint32_t TRIE:4;                  /* External Trigger Interrupt Enable */
    vuint32_t _unused_4:28;
  } B;
} FLEXIO_TRIGIEN_tag;

typedef union FLEXIO_PINSTAT_union_tag { /* Pin Status Register */
  vuint32_t R;
  struct {
    vuint32_t PSF:32;                  /* Pin Status Flags */
  } B;
} FLEXIO_PINSTAT_tag;

typedef union FLEXIO_PINIEN_union_tag { /* Pin Interrupt Enable Register */
  vuint32_t R;
  struct {
    vuint32_t PSIE:32;                 /* Pin Status Interrupt Enable */
  } B;
} FLEXIO_PINIEN_tag;

typedef union FLEXIO_PINREN_union_tag { /* Pin Rising Edge Enable Register */
  vuint32_t R;
  struct {
    vuint32_t PRE:32;                  /* Pin Rising Edge */
  } B;
} FLEXIO_PINREN_tag;

typedef union FLEXIO_PINFEN_union_tag { /* Pin Falling Edge Enable Register */
  vuint32_t R;
  struct {
    vuint32_t PFE:32;                  /* Pin Falling Edge */
  } B;
} FLEXIO_PINFEN_tag;

typedef union FLEXIO_PINOUTD_union_tag { /* Pin Output Data Register */
  vuint32_t R;
  struct {
    vuint32_t OUTD:32;                 /* Output Data */
  } B;
} FLEXIO_PINOUTD_tag;

typedef union FLEXIO_PINOUTE_union_tag { /* Pin Output Enable Register */
  vuint32_t R;
  struct {
    vuint32_t OUTE:32;                 /* Output Enable */
  } B;
} FLEXIO_PINOUTE_tag;

typedef union FLEXIO_PINOUTDIS_union_tag { /* Pin Output Disable Register */
  vuint32_t R;
  struct {
    vuint32_t OUTDIS:32;               /* Output Disable */
  } B;
} FLEXIO_PINOUTDIS_tag;

typedef union FLEXIO_PINOUTCLR_union_tag { /* Pin Output Clear Register */
  vuint32_t R;
  struct {
    vuint32_t OUTCLR:32;               /* Output Clear */
  } B;
} FLEXIO_PINOUTCLR_tag;

typedef union FLEXIO_PINOUTSET_union_tag { /* Pin Output Set Register */
  vuint32_t R;
  struct {
    vuint32_t OUTSET:32;               /* Output Set */
  } B;
} FLEXIO_PINOUTSET_tag;

typedef union FLEXIO_PINOUTTOG_union_tag { /* Pin Output Toggle Register */
  vuint32_t R;
  struct {
    vuint32_t OUTTOG:32;               /* Output Toggle */
  } B;
} FLEXIO_PINOUTTOG_tag;

typedef union FLEXIO_SHIFTCTL_union_tag { /* Shifter Control N Register */
  vuint32_t R;
  struct {
    vuint32_t SMOD:3;                  /* Shifter Mode */
    vuint32_t _unused_3:4;
    vuint32_t PINPOL:1;                /* Shifter Pin Polarity */
    vuint32_t PINSEL:5;                /* Shifter Pin Select */
    vuint32_t _unused_13:3;
    vuint32_t PINCFG:2;                /* Shifter Pin Configuration */
    vuint32_t _unused_18:5;
    vuint32_t TIMPOL:1;                /* Timer Polarity */
    vuint32_t TIMSEL:3;                /* Timer Select */
    vuint32_t _unused_27:5;
  } B;
} FLEXIO_SHIFTCTL_tag;

typedef union FLEXIO_SHIFTCFG_union_tag { /* Shifter Configuration N Register */
  vuint32_t R;
  struct {
    vuint32_t SSTART:2;                /* Shifter Start bit */
    vuint32_t _unused_2:2;
    vuint32_t SSTOP:2;                 /* Shifter Stop bit */
    vuint32_t _unused_6:1;
    vuint32_t _unused_7:1;
    vuint32_t INSRC:1;                 /* Input Source */
    vuint32_t LATST:1;                 /* Late Store */
    vuint32_t _unused_10:2;
    vuint32_t SSIZE:1;                 /* Shifter Size */
    vuint32_t _unused_13:3;
    vuint32_t PWIDTH:5;                /* Parallel Width */
    vuint32_t _unused_21:11;
  } B;
} FLEXIO_SHIFTCFG_tag;

typedef union FLEXIO_SHIFTBUF_union_tag { /* Shifter Buffer N Register */
  vuint32_t R;
  struct {
    vuint32_t SHIFTBUF:32;             /* Shift Buffer */
  } B;
} FLEXIO_SHIFTBUF_tag;

typedef union FLEXIO_SHIFTBUFBIS_union_tag { /* Shifter Buffer N Bit Swapped Register */
  vuint32_t R;
  struct {
    vuint32_t SHIFTBUFBIS:32;          /* Shift Buffer */
  } B;
} FLEXIO_SHIFTBUFBIS_tag;

typedef union FLEXIO_SHIFTBUFBYS_union_tag { /* Shifter Buffer N Byte Swapped Register */
  vuint32_t R;
  struct {
    vuint32_t SHIFTBUFBYS:32;          /* Shift Buffer */
  } B;
} FLEXIO_SHIFTBUFBYS_tag;

typedef union FLEXIO_SHIFTBUFBBS_union_tag { /* Shifter Buffer N Bit Byte Swapped Register */
  vuint32_t R;
  struct {
    vuint32_t SHIFTBUFBBS:32;          /* Shift Buffer */
  } B;
} FLEXIO_SHIFTBUFBBS_tag;

typedef union FLEXIO_TIMCTL_union_tag { /* Timer Control N Register */
  vuint32_t R;
  struct {
    vuint32_t TIMOD:3;                 /* Timer Mode */
    vuint32_t _unused_3:2;
    vuint32_t ONETIM:1;                /* Timer One Time Operation */
    vuint32_t PININS:1;                /* Timer Pin Input Select */
    vuint32_t PINPOL:1;                /* Timer Pin Polarity */
    vuint32_t PINSEL:5;                /* Timer Pin Select */
    vuint32_t _unused_13:3;
    vuint32_t PINCFG:2;                /* Timer Pin Configuration */
    vuint32_t _unused_18:4;
    vuint32_t TRGSRC:1;                /* Trigger Source */
    vuint32_t TRGPOL:1;                /* Trigger Polarity */
    vuint32_t TRGSEL:6;                /* Trigger Select */
    vuint32_t _unused_30:2;
  } B;
} FLEXIO_TIMCTL_tag;

typedef union FLEXIO_TIMCFG_union_tag { /* Timer Configuration N Register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:1;
    vuint32_t TSTART:1;                /* Timer Start Bit */
    vuint32_t _unused_2:2;
    vuint32_t TSTOP:2;                 /* Timer Stop Bit */
    vuint32_t _unused_6:2;
    vuint32_t TIMENA:3;                /* Timer Enable */
    vuint32_t _unused_11:1;
    vuint32_t TIMDIS:3;                /* Timer Disable */
    vuint32_t _unused_15:1;
    vuint32_t TIMRST:3;                /* Timer Reset */
    vuint32_t _unused_19:1;
    vuint32_t TIMDEC:3;                /* Timer Decrement */
    vuint32_t _unused_23:1;
    vuint32_t TIMOUT:2;                /* Timer Output */
    vuint32_t _unused_26:6;
  } B;
} FLEXIO_TIMCFG_tag;

typedef union FLEXIO_TIMCMP_union_tag { /* Timer Compare N Register */
  vuint32_t R;
  struct {
    vuint32_t CMP:16;                  /* Timer Compare Value */
    vuint32_t _unused_16:16;
  } B;
} FLEXIO_TIMCMP_tag;

typedef union FLEXIO_SHIFTBUFNBS_union_tag { /* Shifter Buffer N Nibble Byte Swapped Register */
  vuint32_t R;
  struct {
    vuint32_t SHIFTBUFNBS:32;          /* Shift Buffer */
  } B;
} FLEXIO_SHIFTBUFNBS_tag;

typedef union FLEXIO_SHIFTBUFHWS_union_tag { /* Shifter Buffer N Half Word Swapped Register */
  vuint32_t R;
  struct {
    vuint32_t SHIFTBUFHWS:32;          /* Shift Buffer */
  } B;
} FLEXIO_SHIFTBUFHWS_tag;

typedef union FLEXIO_SHIFTBUFNIS_union_tag { /* Shifter Buffer N Nibble Swapped Register */
  vuint32_t R;
  struct {
    vuint32_t SHIFTBUFNIS:32;          /* Shift Buffer */
  } B;
} FLEXIO_SHIFTBUFNIS_tag;

typedef union FLEXIO_SHIFTBUFOES_union_tag { /* Shifter Buffer N Odd Even Swapped Register */
  vuint32_t R;
  struct {
    vuint32_t SHIFTBUFOES:32;          /* Shift Buffer */
  } B;
} FLEXIO_SHIFTBUFOES_tag;

typedef union FLEXIO_SHIFTBUFEOS_union_tag { /* Shifter Buffer N Even Odd Swapped Register */
  vuint32_t R;
  struct {
    vuint32_t SHIFTBUFEOS:32;          /* Shift Buffer */
  } B;
} FLEXIO_SHIFTBUFEOS_tag;

typedef union FLEXIO_SHIFTBUFHBS_union_tag { /* Shifter Buffer N Halfword Byte Swapped Register */
  vuint32_t R;
  struct {
    vuint32_t SHIFTBUFHBS:32;          /* Shift Buffer */
  } B;
} FLEXIO_SHIFTBUFHBS_tag;

struct FLEXIO_tag {
  FLEXIO_VERID_tag VERID;              /* Version ID Register */
  FLEXIO_PARAM_tag PARAM;              /* Parameter Register */
  FLEXIO_CTRL_tag CTRL;                /* FlexIO Control Register */
  FLEXIO_PIN_tag PIN;                  /* Pin State Register */
  FLEXIO_SHIFTSTAT_tag SHIFTSTAT;      /* Shifter Status Register */
  FLEXIO_SHIFTERR_tag SHIFTERR;        /* Shifter Error Register */
  FLEXIO_TIMSTAT_tag TIMSTAT;          /* Timer Status Register */
  uint8_t FLEXIO_reserved0[4];
  FLEXIO_SHIFTSIEN_tag SHIFTSIEN;      /* Shifter Status Interrupt Enable */
  FLEXIO_SHIFTEIEN_tag SHIFTEIEN;      /* Shifter Error Interrupt Enable */
  FLEXIO_TIMIEN_tag TIMIEN;            /* Timer Interrupt Enable Register */
  uint8_t FLEXIO_reserved1[4];
  FLEXIO_SHIFTSDEN_tag SHIFTSDEN;      /* Shifter Status DMA Enable */
  uint8_t FLEXIO_reserved2[4];
  FLEXIO_TIMERSDEN_tag TIMERSDEN;      /* Timer Status DMA Enable */
  uint8_t FLEXIO_reserved3[4];
  FLEXIO_SHIFTSTATE_tag SHIFTSTATE;    /* Shifter State Register */
  uint8_t FLEXIO_reserved4[4];
  FLEXIO_TRGSTAT_tag TRGSTAT;          /* Trigger Status Register */
  FLEXIO_TRIGIEN_tag TRIGIEN;          /* External Trigger Interrupt Enable Register */
  FLEXIO_PINSTAT_tag PINSTAT;          /* Pin Status Register */
  FLEXIO_PINIEN_tag PINIEN;            /* Pin Interrupt Enable Register */
  FLEXIO_PINREN_tag PINREN;            /* Pin Rising Edge Enable Register */
  FLEXIO_PINFEN_tag PINFEN;            /* Pin Falling Edge Enable Register */
  FLEXIO_PINOUTD_tag PINOUTD;          /* Pin Output Data Register */
  FLEXIO_PINOUTE_tag PINOUTE;          /* Pin Output Enable Register */
  FLEXIO_PINOUTDIS_tag PINOUTDIS;      /* Pin Output Disable Register */
  FLEXIO_PINOUTCLR_tag PINOUTCLR;      /* Pin Output Clear Register */
  FLEXIO_PINOUTSET_tag PINOUTSET;      /* Pin Output Set Register */
  FLEXIO_PINOUTTOG_tag PINOUTTOG;      /* Pin Output Toggle Register */
  uint8_t FLEXIO_reserved5[8];
  FLEXIO_SHIFTCTL_tag SHIFTCTL[8];     /* Shifter Control N Register */
  uint8_t FLEXIO_reserved6[96];
  FLEXIO_SHIFTCFG_tag SHIFTCFG[8];     /* Shifter Configuration N Register */
  uint8_t FLEXIO_reserved7[224];
  FLEXIO_SHIFTBUF_tag SHIFTBUF[8];     /* Shifter Buffer N Register */
  uint8_t FLEXIO_reserved8[96];
  FLEXIO_SHIFTBUFBIS_tag SHIFTBUFBIS[8]; /* Shifter Buffer N Bit Swapped Register */
  uint8_t FLEXIO_reserved9[96];
  FLEXIO_SHIFTBUFBYS_tag SHIFTBUFBYS[8]; /* Shifter Buffer N Byte Swapped Register */
  uint8_t FLEXIO_reserved10[96];
  FLEXIO_SHIFTBUFBBS_tag SHIFTBUFBBS[8]; /* Shifter Buffer N Bit Byte Swapped Register */
  uint8_t FLEXIO_reserved11[96];
  FLEXIO_TIMCTL_tag TIMCTL[8];         /* Timer Control N Register */
  uint8_t FLEXIO_reserved12[96];
  FLEXIO_TIMCFG_tag TIMCFG[8];         /* Timer Configuration N Register */
  uint8_t FLEXIO_reserved13[96];
  FLEXIO_TIMCMP_tag TIMCMP[8];         /* Timer Compare N Register */
  uint8_t FLEXIO_reserved14[352];
  FLEXIO_SHIFTBUFNBS_tag SHIFTBUFNBS[8]; /* Shifter Buffer N Nibble Byte Swapped Register */
  uint8_t FLEXIO_reserved15[96];
  FLEXIO_SHIFTBUFHWS_tag SHIFTBUFHWS[8]; /* Shifter Buffer N Half Word Swapped Register */
  uint8_t FLEXIO_reserved16[96];
  FLEXIO_SHIFTBUFNIS_tag SHIFTBUFNIS[8]; /* Shifter Buffer N Nibble Swapped Register */
  uint8_t FLEXIO_reserved17[96];
  FLEXIO_SHIFTBUFOES_tag SHIFTBUFOES[8]; /* Shifter Buffer N Odd Even Swapped Register */
  uint8_t FLEXIO_reserved18[96];
  FLEXIO_SHIFTBUFEOS_tag SHIFTBUFEOS[8]; /* Shifter Buffer N Even Odd Swapped Register */
  uint8_t FLEXIO_reserved19[96];
  FLEXIO_SHIFTBUFHBS_tag SHIFTBUFHBS[8]; /* Shifter Buffer N Halfword Byte Swapped Register */
};


/* ============================================================================
   =============================== Module: FXOSC ==============================
   ============================================================================ */

typedef union FXOSC_CTRL_union_tag {   /* FXOSC Control Register */
  vuint32_t R;
  struct {
    vuint32_t OSCON:1;                 /* Crystal oscillator power-down control */
    vuint32_t _unused_1:1;
    vuint32_t _unused_2:1;
    vuint32_t _unused_3:1;
    vuint32_t GM_SEL:4;                /* Crystal overdrive protection */
    vuint32_t _unused_8:8;
    vuint32_t EOCV:8;                  /* End of count value */
    vuint32_t COMP_EN:1;               /* Comparator enable */
    vuint32_t _unused_25:1;
    vuint32_t _unused_26:4;
    vuint32_t _unused_30:1;
    vuint32_t OSC_BYP:1;               /* Oscillator bypass */
  } B;
} FXOSC_CTRL_tag;

typedef union FXOSC_STAT_union_tag {   /* Oscillator Status Register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:31;
    vuint32_t OSC_STAT:1;              /* Crystal oscillator status */
  } B;
} FXOSC_STAT_tag;

struct FXOSC_tag {
  FXOSC_CTRL_tag CTRL;                 /* FXOSC Control Register */
  FXOSC_STAT_tag STAT;                 /* Oscillator Status Register */
};


/* ============================================================================
   =============================== Module: FlexCAN_0 ==========================
   ============================================================================ */

typedef union FlexCAN_0_MCR_union_tag { /* Module Configuration register */
  vuint32_t R;
  struct {
    vuint32_t MAXMB:7;                 /* Number Of The Last Message Buffer */
    vuint32_t _unused_7:1;             /* Reserved */
    vuint32_t IDAM:2;                  /* ID Acceptance Mode */
    vuint32_t _unused_10:1;            /* Reserved */
    vuint32_t FDEN:1;                  /* CAN FD operation enable */
    vuint32_t AEN:1;                   /* Abort Enable */
    vuint32_t LPRIOEN:1;               /* Local Priority Enable */
    vuint32_t _unused_14:1;            /* Reserved */
    vuint32_t DMA:1;                   /* DMA Enable */
    vuint32_t IRMQ:1;                  /* Individual Rx Masking And Queue Enable */
    vuint32_t SRXDIS:1;                /* Self Reception Disable */
    vuint32_t _unused_18:1;            /* Reserved */
    vuint32_t _unused_19:1;            /* Reserved */
    vuint32_t LPMACK:1;                /* Low-Power Mode Acknowledge */
    vuint32_t WRNEN:1;                 /* Warning Interrupt Enable */
    vuint32_t _unused_22:1;            /* Reserved */
    vuint32_t SUPV:1;                  /* Supervisor Mode */
    vuint32_t FRZACK:1;                /* Freeze Mode Acknowledge */
    vuint32_t SOFTRST:1;               /* Soft Reset */
    vuint32_t _unused_26:1;            /* Reserved */
    vuint32_t NOTRDY:1;                /* FlexCAN Not Ready */
    vuint32_t HALT:1;                  /* Halt FlexCAN */
    vuint32_t RFEN:1;                  /* Legacy Rx FIFO Enable */
    vuint32_t FRZ:1;                   /* Freeze Enable */
    vuint32_t MDIS:1;                  /* Module Disable */
  } B;
} FlexCAN_0_MCR_tag;

typedef union FlexCAN_0_CTRL1_union_tag { /* Control 1 register */
  vuint32_t R;
  struct {
    vuint32_t PROPSEG:3;               /* Propagation Segment */
    vuint32_t LOM:1;                   /* Listen-Only Mode */
    vuint32_t LBUF:1;                  /* Lowest Buffer Transmitted First */
    vuint32_t TSYN:1;                  /* Timer Sync */
    vuint32_t BOFFREC:1;               /* Bus Off Recovery */
    vuint32_t SMP:1;                   /* CAN Bit Sampling */
    vuint32_t _unused_8:1;             /* Reserved */
    vuint32_t _unused_9:1;             /* Reserved */
    vuint32_t RWRNMSK:1;               /* Rx Warning Interrupt Mask */
    vuint32_t TWRNMSK:1;               /* Tx Warning Interrupt Mask */
    vuint32_t LPB:1;                   /* Loop Back Mode */
    vuint32_t _unused_13:1;            /* Reserved */
    vuint32_t ERRMSK:1;                /* Error Interrupt Mask */
    vuint32_t BOFFMSK:1;               /* Bus Off Interrupt Mask */
    vuint32_t PSEG2:3;                 /* Phase Segment 2 */
    vuint32_t PSEG1:3;                 /* Phase Segment 1 */
    vuint32_t RJW:2;                   /* Resync Jump Width */
    vuint32_t PRESDIV:8;               /* Prescaler Division Factor */
  } B;
} FlexCAN_0_CTRL1_tag;

typedef union FlexCAN_0_TIMER_union_tag { /* Free Running Timer */
  vuint32_t R;
  struct {
    vuint32_t TIMER:16;                /* Timer Value */
    vuint32_t _unused_16:16;           /* Reserved */
  } B;
} FlexCAN_0_TIMER_tag;

typedef union FlexCAN_0_RXMGMASK_union_tag { /* Rx Mailboxes Global Mask register */
  vuint32_t R;
  struct {
    vuint32_t MG:32;                   /* Rx Mailboxes Global Mask Bits */
  } B;
} FlexCAN_0_RXMGMASK_tag;

typedef union FlexCAN_0_RX14MASK_union_tag { /* Rx 14 Mask register */
  vuint32_t R;
  struct {
    vuint32_t RX14M:32;                /* Rx Buffer 14 Mask Bits */
  } B;
} FlexCAN_0_RX14MASK_tag;

typedef union FlexCAN_0_RX15MASK_union_tag { /* Rx 15 Mask register */
  vuint32_t R;
  struct {
    vuint32_t RX15M:32;                /* Rx Buffer 15 Mask Bits */
  } B;
} FlexCAN_0_RX15MASK_tag;

typedef union FlexCAN_0_ECR_union_tag { /* Error Counter */
  vuint32_t R;
  struct {
    vuint32_t TXERRCNT:8;              /* Transmit Error Counter */
    vuint32_t RXERRCNT:8;              /* Receive Error Counter */
    vuint32_t TXERRCNT_FAST:8;         /* Transmit Error Counter for fast bits */
    vuint32_t RXERRCNT_FAST:8;         /* Receive Error Counter for fast bits */
  } B;
} FlexCAN_0_ECR_tag;

typedef union FlexCAN_0_ESR1_union_tag { /* Error and Status 1 register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:1;             /* Reserved */
    vuint32_t ERRINT:1;                /* Error Interrupt */
    vuint32_t BOFFINT:1;               /* Bus Off Interrupt */
    vuint32_t RX:1;                    /* FlexCAN In Reception */
    vuint32_t FLTCONF:2;               /* Fault Confinement State */
    vuint32_t TX:1;                    /* FlexCAN In Transmission */
    vuint32_t IDLE:1;                  /* IDLE */
    vuint32_t RXWRN:1;                 /* Rx Error Warning */
    vuint32_t TXWRN:1;                 /* TX Error Warning */
    vuint32_t STFERR:1;                /* Stuffing Error */
    vuint32_t FRMERR:1;                /* Form Error */
    vuint32_t CRCERR:1;                /* Cyclic Redundancy Check Error */
    vuint32_t ACKERR:1;                /* Acknowledge Error */
    vuint32_t BIT0ERR:1;               /* Bit0 Error */
    vuint32_t BIT1ERR:1;               /* Bit1 Error */
    vuint32_t RWRNINT:1;               /* Rx Warning Interrupt Flag */
    vuint32_t TWRNINT:1;               /* Tx Warning Interrupt Flag */
    vuint32_t SYNCH:1;                 /* CAN Synchronization Status */
    vuint32_t BOFFDONEINT:1;           /* Bus Off Done Interrupt */
    vuint32_t ERRINT_FAST:1;           /* Error interrupt for errors detected in Data Phase of CAN FD frames with BRS bit set */
    vuint32_t ERROVR:1;                /* Error Overrun */
    vuint32_t _unused_22:4;            /* Reserved */
    vuint32_t STFERR_FAST:1;           /* Stuffing Error in the Data Phase of CAN FD frames with the BRS bit set */
    vuint32_t FRMERR_FAST:1;           /* Form Error in the Data Phase of CAN FD frames with the BRS bit set */
    vuint32_t CRCERR_FAST:1;           /* Cyclic Redundancy Check Error in the CRC field of CAN FD frames with the BRS bit set */
    vuint32_t _unused_29:1;            /* Reserved */
    vuint32_t BIT0ERR_FAST:1;          /* Bit0 Error in the Data Phase of CAN FD frames with the BRS bit set */
    vuint32_t BIT1ERR_FAST:1;          /* Bit1 Error in the Data Phase of CAN FD frames with the BRS bit set */
  } B;
} FlexCAN_0_ESR1_tag;

typedef union FlexCAN_0_IMASK2_union_tag { /* Interrupt Masks 2 register */
  vuint32_t R;
  struct {
    vuint32_t BUF63TO32M:32;           /* Buffer MBi Mask */
  } B;
} FlexCAN_0_IMASK2_tag;

typedef union FlexCAN_0_IMASK1_union_tag { /* Interrupt Masks 1 register */
  vuint32_t R;
  struct {
    vuint32_t BUF31TO0M:32;            /* Buffer MBi Mask */
  } B;
} FlexCAN_0_IMASK1_tag;

typedef union FlexCAN_0_IFLAG2_union_tag { /* Interrupt Flags 2 register */
  vuint32_t R;
  struct {
    vuint32_t BUF63TO32I:32;           /* Buffer MBi Interrupt */
  } B;
} FlexCAN_0_IFLAG2_tag;

typedef union FlexCAN_0_IFLAG1_union_tag { /* Interrupt Flags 1 register */
  vuint32_t R;
  struct {
    vuint32_t BUF0I:1;                 /* Buffer MB0 Interrupt Or Clear Legacy FIFO bit */
    vuint32_t BUF4TO1I:4;              /* Buffer MBi Interrupt Or Reserved */
    vuint32_t BUF5I:1;                 /* Buffer MB5 Interrupt Or Frames available in Legacy Rx FIFO */
    vuint32_t BUF6I:1;                 /* Buffer MB6 Interrupt Or Legacy Rx FIFO Warning */
    vuint32_t BUF7I:1;                 /* Buffer MB7 Interrupt Or Legacy Rx FIFO Overflow */
    vuint32_t BUF31TO8I:24;            /* Buffer MBi Interrupt */
  } B;
} FlexCAN_0_IFLAG1_tag;

typedef union FlexCAN_0_CTRL2_union_tag { /* Control 2 register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:6;             /* Reserved */
    vuint32_t TSTAMPCAP:2;             /* Time Stamp Capture Point */
    vuint32_t MBTSBASE:2;              /* Message Buffer Time Stamp Base */
    vuint32_t _unused_10:1;            /* Reserved */
    vuint32_t EDFLTDIS:1;              /* Edge Filter Disable */
    vuint32_t ISOCANFDEN:1;            /* ISO CAN FD Enable */
    vuint32_t BTE:1;                   /* Bit Timing Expansion enable */
    vuint32_t PREXCEN:1;               /* Protocol Exception Enable */
    vuint32_t TIMER_SRC:1;             /* Timer Source */
    vuint32_t EACEN:1;                 /* Entire Frame Arbitration Field Comparison Enable For Rx Mailboxes */
    vuint32_t RRS:1;                   /* Remote Request Storing */
    vuint32_t MRP:1;                   /* Mailboxes Reception Priority */
    vuint32_t TASD:5;                  /* Tx Arbitration Start Delay */
    vuint32_t RFFN:4;                  /* Number Of Legacy Rx FIFO Filters */
    vuint32_t WRMFRZ:1;                /* Write-Access To Memory In Freeze Mode */
    vuint32_t ECRWRE:1;                /* Error-correction Configuration Register Write Enable */
    vuint32_t BOFFDONEMSK:1;           /* Bus Off Done Interrupt Mask */
    vuint32_t ERRMSK_FAST:1;           /* Error Interrupt Mask for errors detected in the data phase of fast CAN FD frames */
  } B;
} FlexCAN_0_CTRL2_tag;

typedef union FlexCAN_0_ESR2_union_tag { /* Error and Status 2 register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:13;            /* Reserved */
    vuint32_t IMB:1;                   /* Inactive Mailbox */
    vuint32_t VPS:1;                   /* Valid Priority Status */
    vuint32_t _unused_15:1;            /* Reserved */
    vuint32_t LPTM:7;                  /* Lowest Priority Tx Mailbox */
    vuint32_t _unused_23:9;            /* Reserved */
  } B;
} FlexCAN_0_ESR2_tag;

typedef union FlexCAN_0_CRCR_union_tag { /* CRC register */
  vuint32_t R;
  struct {
    vuint32_t TXCRC:15;                /* Transmitted CRC value */
    vuint32_t _unused_15:1;            /* Reserved */
    vuint32_t MBCRC:7;                 /* CRC Mailbox */
    vuint32_t _unused_23:9;            /* Reserved */
  } B;
} FlexCAN_0_CRCR_tag;

typedef union FlexCAN_0_RXFGMASK_union_tag { /* Legacy Rx FIFO Global Mask register */
  vuint32_t R;
  struct {
    vuint32_t FGM:32;                  /* Legacy Rx FIFO Global Mask Bits */
  } B;
} FlexCAN_0_RXFGMASK_tag;

typedef union FlexCAN_0_RXFIR_union_tag { /* Legacy Rx FIFO Information register */
  vuint32_t R;
  struct {
    vuint32_t IDHIT:9;                 /* Identifier Acceptance Filter Hit Indicator */
    vuint32_t _unused_9:23;            /* Reserved */
  } B;
} FlexCAN_0_RXFIR_tag;

typedef union FlexCAN_0_CBT_union_tag { /* CAN Bit Timing register */
  vuint32_t R;
  struct {
    vuint32_t EPSEG2:5;                /* Extended Phase Segment 2 */
    vuint32_t EPSEG1:5;                /* Extended Phase Segment 1 */
    vuint32_t EPROPSEG:6;              /* Extended Propagation Segment */
    vuint32_t ERJW:5;                  /* Extended Resync Jump Width */
    vuint32_t EPRESDIV:10;             /* Extended Prescaler Division Factor */
    vuint32_t BTF:1;                   /* Bit Timing Format Enable */
  } B;
} FlexCAN_0_CBT_tag;

typedef union FlexCAN_0_MB_CS_union_tag { /* Message Buffer 0 CS Register */
  vuint32_t R;
  struct {
    vuint32_t TIMESTAMP:16;            /* Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus. */
    vuint32_t DLC:4;                   /* Length of the data to be stored/transmitted. */
    vuint32_t RTR:1;                   /* Remote Transmission Request. One/zero for remote/data frame. */
    vuint32_t IDE:1;                   /* ID Extended. One/zero for extended/standard format frame. */
    vuint32_t SRR:1;                   /* Substitute Remote Request. Contains a fixed recessive bit. */
    vuint32_t _unused_23:1;
    vuint32_t CODE:4;                  /* Message Buffer Code */
    vuint32_t _unused_28:1;
    vuint32_t ESI:1;                   /*  Error State Indicator */
    vuint32_t BRS:1;                   /* Bit Rate Switch */
    vuint32_t EDL:1;                   /* Extended Data Length */
  } B;
} FlexCAN_0_MB_CS_tag;

typedef union FlexCAN_0_MB_ID_union_tag { /* Message Buffer 0 ID Register */
  vuint32_t R;
  struct {
    vuint32_t ID_EXT:18;               /* Frame Identifier Extended */
    vuint32_t ID_STD:11;               /* Frame Identifier Standard */
    vuint32_t PRIO:3;                  /* Local Priority */
  } B;
} FlexCAN_0_MB_ID_tag;

typedef union FlexCAN_0_MB_DATA_union_tag {
    vuint8_t B[8];
    vuint16_t H[4];
    vuint32_t W[2];
} FlexCAN_0_MB_DATA_tag;

typedef struct FlexCAN_0_MB_struct_tag {
   FlexCAN_0_MB_CS_tag CS;                    /* Message Buffer 0 CS Register */
   FlexCAN_0_MB_ID_tag ID;                    /* Message Buffer 0 ID Register */
   FlexCAN_0_MB_DATA_tag DATA;
} FlexCAN_0_MB_tag;

typedef union FlexCAN_0_RXIMR_union_tag { /* Rx Individual Mask registers */
  vuint32_t R;
  struct {
    vuint32_t MI:32;                   /* Individual Mask Bits */
  } B;
} FlexCAN_0_RXIMR_tag;

typedef union FlexCAN_0_MECR_union_tag { /* Memory Error Control register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:7;             /* Reserved */
    vuint32_t NCEFAFRZ:1;              /* Non-Correctable Errors In FlexCAN Access Put Device In Freeze Mode */
    vuint32_t ECCDIS:1;                /* Error Correction Disable */
    vuint32_t RERRDIS:1;               /* Error Report Disable */
    vuint32_t _unused_10:3;            /* Reserved */
    vuint32_t EXTERRIE:1;              /* Extended Error Injection Enable */
    vuint32_t FAERRIE:1;               /* FlexCAN Access Error Injection Enable */
    vuint32_t HAERRIE:1;               /* Host Access Error Injection Enable */
    vuint32_t CEI_MSK:1;               /* Correctable Errors Interrupt Mask */
    vuint32_t _unused_17:1;            /* Reserved */
    vuint32_t FANCEI_MSK:1;            /* FlexCAN Access With Non-Correctable Errors Interrupt Mask */
    vuint32_t HANCEI_MSK:1;            /* Host Access With Non-Correctable Errors Interrupt Mask */
    vuint32_t _unused_20:11;           /* Reserved */
    vuint32_t ECRWRDIS:1;              /* Error Configuration Register Write Disable */
  } B;
} FlexCAN_0_MECR_tag;

typedef union FlexCAN_0_ERRIAR_union_tag { /* Error Injection Address register */
  vuint32_t R;
  struct {
    vuint32_t INJADDR_L:2;             /* Error Injection Address Low */
    vuint32_t INJADDR_H:12;            /* Error Injection Address High */
    vuint32_t _unused_14:18;           /* Reserved */
  } B;
} FlexCAN_0_ERRIAR_tag;

typedef union FlexCAN_0_ERRIDPR_union_tag { /* Error Injection Data Pattern register */
  vuint32_t R;
  struct {
    vuint32_t DFLIP:32;                /* Data flip pattern */
  } B;
} FlexCAN_0_ERRIDPR_tag;

typedef union FlexCAN_0_ERRIPPR_union_tag { /* Error Injection Parity Pattern register */
  vuint32_t R;
  struct {
    vuint32_t PFLIP0:5;                /* Parity Flip Pattern For Byte 0 (Least Significant) */
    vuint32_t _unused_5:3;             /* Reserved */
    vuint32_t PFLIP1:5;                /* Parity Flip Pattern For Byte 1 */
    vuint32_t _unused_13:3;            /* Reserved */
    vuint32_t PFLIP2:5;                /* Parity Flip Pattern For Byte 2 */
    vuint32_t _unused_21:3;            /* Reserved */
    vuint32_t PFLIP3:5;                /* Parity Flip Pattern For Byte 3 (most significant) */
    vuint32_t _unused_29:3;            /* Reserved */
  } B;
} FlexCAN_0_ERRIPPR_tag;

typedef union FlexCAN_0_RERRAR_union_tag { /* Error Report Address register */
  vuint32_t R;
  struct {
    vuint32_t ERRADDR:14;              /* Address Where Error Detected */
    vuint32_t _unused_14:2;            /* Reserved */
    vuint32_t SAID:3;                  /* SAID */
    vuint32_t _unused_19:5;            /* Reserved */
    vuint32_t NCE:1;                   /* Non-Correctable Error */
    vuint32_t _unused_25:7;            /* Reserved */
  } B;
} FlexCAN_0_RERRAR_tag;

typedef union FlexCAN_0_RERRDR_union_tag { /* Error Report Data register */
  vuint32_t R;
  struct {
    vuint32_t RDATA:32;                /* Raw data word read from memory with error */
  } B;
} FlexCAN_0_RERRDR_tag;

typedef union FlexCAN_0_RERRSYNR_union_tag { /* Error Report Syndrome register */
  vuint32_t R;
  struct {
    vuint32_t SYND0:5;                 /* Error Syndrome For Byte 0 (least significant) */
    vuint32_t _unused_5:2;             /* Reserved */
    vuint32_t BE0:1;                   /* Byte Enabled For Byte 0 (least significant) */
    vuint32_t SYND1:5;                 /* Error Syndrome for Byte 1 */
    vuint32_t _unused_13:2;            /* Reserved */
    vuint32_t BE1:1;                   /* Byte Enabled For Byte 1 */
    vuint32_t SYND2:5;                 /* Error Syndrome For Byte 2 */
    vuint32_t _unused_21:2;            /* Reserved */
    vuint32_t BE2:1;                   /* Byte Enabled For Byte 2 */
    vuint32_t SYND3:5;                 /* Error Syndrome For Byte 3 (most significant) */
    vuint32_t _unused_29:2;            /* Reserved */
    vuint32_t BE3:1;                   /* Byte Enabled For Byte 3 (most significant) */
  } B;
} FlexCAN_0_RERRSYNR_tag;

typedef union FlexCAN_0_ERRSR_union_tag { /* Error Status register */
  vuint32_t R;
  struct {
    vuint32_t CEIOF:1;                 /* Correctable Error Interrupt Overrun Flag */
    vuint32_t _unused_1:1;             /* Reserved */
    vuint32_t FANCEIOF:1;              /* FlexCAN Access With Non-Correctable Error Interrupt Overrun Flag */
    vuint32_t HANCEIOF:1;              /* Host Access With Non-Correctable Error Interrupt Overrun Flag */
    vuint32_t _unused_4:12;            /* Reserved */
    vuint32_t CEIF:1;                  /* Correctable Error Interrupt Flag */
    vuint32_t _unused_17:1;            /* Reserved */
    vuint32_t FANCEIF:1;               /* FlexCAN Access With Non-Correctable Error Interrupt Flag */
    vuint32_t HANCEIF:1;               /* Host Access With Non-Correctable Error Interrupt Flag */
    vuint32_t _unused_20:12;           /* Reserved */
  } B;
} FlexCAN_0_ERRSR_tag;

typedef union FlexCAN_0_EPRS_union_tag { /* Enhanced CAN Bit Timing Prescalers */
  vuint32_t R;
  struct {
    vuint32_t ENPRESDIV:10;            /* Extended Nominal Prescaler Division Factor */
    vuint32_t _unused_10:6;            /* Reserved. */
    vuint32_t EDPRESDIV:10;            /* Extended Data Phase Prescaler Division Factor */
    vuint32_t _unused_26:6;
  } B;
} FlexCAN_0_EPRS_tag;

typedef union FlexCAN_0_ENCBT_union_tag { /* Enhanced Nominal CAN Bit Timing */
  vuint32_t R;
  struct {
    vuint32_t NTSEG1:8;                /* Nominal Time Segment 1 */
    vuint32_t _unused_8:4;
    vuint32_t NTSEG2:7;                /* Nominal Time Segment 2 */
    vuint32_t _unused_19:3;
    vuint32_t NRJW:7;                  /* Nominal Resynchronization Jump Width */
    vuint32_t _unused_29:3;
  } B;
} FlexCAN_0_ENCBT_tag;

typedef union FlexCAN_0_EDCBT_union_tag { /* Enhanced Data Phase CAN bit Timing */
  vuint32_t R;
  struct {
    vuint32_t DTSEG1:5;                /* Data Phase Segment 1 */
    vuint32_t _unused_5:7;
    vuint32_t DTSEG2:4;                /* Data Phase Time Segment 2 */
    vuint32_t _unused_16:6;
    vuint32_t DRJW:4;                  /* Data Phase Resynchronization Jump Width */
    vuint32_t _unused_26:6;
  } B;
} FlexCAN_0_EDCBT_tag;

typedef union FlexCAN_0_ETDC_union_tag { /* Enhanced Transceiver Delay Compensation */
  vuint32_t R;
  struct {
    vuint32_t ETDCVAL:8;               /* Enhanced Transceiver Delay Compensation Value */
    vuint32_t _unused_8:7;
    vuint32_t ETDCFAIL:1;              /* Transceiver Delay Compensation Fail */
    vuint32_t ETDCOFF:7;               /* Enhanced Transceiver Delay Compensation Offset */
    vuint32_t _unused_23:7;
    vuint32_t TDMDIS:1;                /* Transceiver Delay Measurement Disable */
    vuint32_t ETDCEN:1;                /* Transceiver Delay Compensation Enable */
  } B;
} FlexCAN_0_ETDC_tag;

typedef union FlexCAN_0_FDCTRL_union_tag { /* CAN FD Control register */
  vuint32_t R;
  struct {
    vuint32_t TDCVAL:6;                /* Transceiver Delay Compensation Value */
    vuint32_t _unused_6:2;             /* Reserved */
    vuint32_t TDCOFF:5;                /* Transceiver Delay Compensation Offset */
    vuint32_t _unused_13:1;            /* Reserved */
    vuint32_t TDCFAIL:1;               /* Transceiver Delay Compensation Fail */
    vuint32_t TDCEN:1;                 /* Transceiver Delay Compensation Enable */
    vuint32_t MBDSR0:2;                /* Message Buffer Data Size for Region 0 */
    vuint32_t _unused_18:1;            /* Reserved */
    vuint32_t MBDSR1:2;                /* Message Buffer Data Size for Region 1 */
    vuint32_t _unused_21:1;            /* Reserved */
    vuint32_t _unused_22:2;            /* Reserved */
    vuint32_t _unused_24:1;            /* Reserved */
    vuint32_t _unused_25:2;            /* Reserved */
    vuint32_t _unused_27:4;            /* Reserved */
    vuint32_t FDRATE:1;                /* Bit Rate Switch Enable */
  } B;
} FlexCAN_0_FDCTRL_tag;

typedef union FlexCAN_0_FDCBT_union_tag { /* CAN FD Bit Timing register */
  vuint32_t R;
  struct {
    vuint32_t FPSEG2:3;                /* Fast Phase Segment 2 */
    vuint32_t _unused_3:2;             /* Reserved */
    vuint32_t FPSEG1:3;                /* Fast Phase Segment 1 */
    vuint32_t _unused_8:2;             /* Reserved */
    vuint32_t FPROPSEG:5;              /* Fast Propagation Segment */
    vuint32_t _unused_15:1;            /* Reserved */
    vuint32_t FRJW:3;                  /* Fast Resync Jump Width */
    vuint32_t _unused_19:1;            /* Reserved */
    vuint32_t FPRESDIV:10;             /* Fast Prescaler Division Factor */
    vuint32_t _unused_30:2;            /* Reserved */
  } B;
} FlexCAN_0_FDCBT_tag;

typedef union FlexCAN_0_FDCRC_union_tag { /* CAN FD CRC register */
  vuint32_t R;
  struct {
    vuint32_t FD_TXCRC:21;             /* Extended Transmitted CRC value */
    vuint32_t _unused_21:3;            /* Reserved */
    vuint32_t FD_MBCRC:7;              /* CRC Mailbox Number for FD_TXCRC */
    vuint32_t _unused_31:1;            /* Reserved */
  } B;
} FlexCAN_0_FDCRC_tag;

typedef union FlexCAN_0_ERFCR_union_tag { /* Enhanced Rx FIFO Control register */
  vuint32_t R;
  struct {
    vuint32_t ERFWM:5;                 /* Enhanced Rx FIFO Watermark */
    vuint32_t _unused_5:3;             /* Reserved. */
    vuint32_t NFE:6;                   /* Number of Enhanced Rx FIFO Filter Elements */
    vuint32_t _unused_14:2;            /* Reserved. */
    vuint32_t NEXIF:7;                 /* Number of Extended ID Filter Elements */
    vuint32_t _unused_23:3;            /* Reserved. */
    vuint32_t DMALW:5;                 /* DMA Last Word */
    vuint32_t ERFEN:1;                 /* Enhanced Rx FIFO enable */
  } B;
} FlexCAN_0_ERFCR_tag;

typedef union FlexCAN_0_ERFIER_union_tag { /* Enhanced Rx FIFO Interrupt Enable register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:28;            /* Reserved */
    vuint32_t ERFDAIE:1;               /* Enhanced Rx FIFO Data Available Interrupt Enable */
    vuint32_t ERFWMIIE:1;              /* Enhanced Rx FIFO Watermark Indication Interrupt Enable */
    vuint32_t ERFOVFIE:1;              /* Enhanced Rx FIFO Overflow Interrupt Enable */
    vuint32_t ERFUFWIE:1;              /* Enhanced Rx FIFO Underflow Interrupt Enable */
  } B;
} FlexCAN_0_ERFIER_tag;

typedef union FlexCAN_0_ERFSR_union_tag { /* Enhanced Rx FIFO Status register */
  vuint32_t R;
  struct {
    vuint32_t ERFEL:6;                 /* Enhanced Rx FIFO Elements */
    vuint32_t _unused_6:10;            /* Reserved */
    vuint32_t ERFF:1;                  /* Enhanced Rx FIFO full */
    vuint32_t ERFE:1;                  /* Enhanced Rx FIFO empty */
    vuint32_t _unused_18:9;            /* Reserved */
    vuint32_t ERFCLR:1;                /* Enhanced Rx FIFO Clear */
    vuint32_t ERFDA:1;                 /* Enhanced Rx FIFO Data Available */
    vuint32_t ERFWMI:1;                /* Enhanced Rx FIFO Watermark Indication */
    vuint32_t ERFOVF:1;                /* Enhanced Rx FIFO Overflow */
    vuint32_t ERFUFW:1;                /* Enhanced Rx FIFO Underflow */
  } B;
} FlexCAN_0_ERFSR_tag;

typedef union FlexCAN_0_HR_TIME_STAMP_union_tag { /* High Resolution Time Stamp */
  vuint32_t R;
  struct {
    vuint32_t TS:32;                   /* High Resolution Time Stamp */
  } B;
} FlexCAN_0_HR_TIME_STAMP_tag;

typedef union FlexCAN_0_ERFFEL_union_tag { /* Enhanced Rx FIFO Filter Element */
  vuint32_t R;
  struct {
    vuint32_t FEL:32;                  /* Filter Element Bits */
  } B;
} FlexCAN_0_ERFFEL_tag;

struct FlexCAN_0_tag {
  FlexCAN_0_MCR_tag MCR;               /* Module Configuration register */
  FlexCAN_0_CTRL1_tag CTRL1;           /* Control 1 register */
  FlexCAN_0_TIMER_tag TIMER;           /* Free Running Timer */
  uint8_t FlexCAN_0_reserved0[4];
  FlexCAN_0_RXMGMASK_tag RXMGMASK;     /* Rx Mailboxes Global Mask register */
  FlexCAN_0_RX14MASK_tag RX14MASK;     /* Rx 14 Mask register */
  FlexCAN_0_RX15MASK_tag RX15MASK;     /* Rx 15 Mask register */
  FlexCAN_0_ECR_tag ECR;               /* Error Counter */
  FlexCAN_0_ESR1_tag ESR1;             /* Error and Status 1 register */
  FlexCAN_0_IMASK2_tag IMASK2;         /* Interrupt Masks 2 register */
  FlexCAN_0_IMASK1_tag IMASK1;         /* Interrupt Masks 1 register */
  FlexCAN_0_IFLAG2_tag IFLAG2;         /* Interrupt Flags 2 register */
  FlexCAN_0_IFLAG1_tag IFLAG1;         /* Interrupt Flags 1 register */
  FlexCAN_0_CTRL2_tag CTRL2;           /* Control 2 register */
  FlexCAN_0_ESR2_tag ESR2;             /* Error and Status 2 register */
  uint8_t FlexCAN_0_reserved1[8];
  FlexCAN_0_CRCR_tag CRCR;             /* CRC register */
  FlexCAN_0_RXFGMASK_tag RXFGMASK;     /* Legacy Rx FIFO Global Mask register */
  FlexCAN_0_RXFIR_tag RXFIR;           /* Legacy Rx FIFO Information register */
  FlexCAN_0_CBT_tag CBT;               /* CAN Bit Timing register */
  uint8_t FlexCAN_0_reserved2[44];
  FlexCAN_0_MB_tag MB[96];
  uint8_t FlexCAN_0_reserved3[512];
  FlexCAN_0_RXIMR_tag RXIMR[64];       /* Rx Individual Mask registers */
  uint8_t FlexCAN_0_reserved4[352];
  FlexCAN_0_MECR_tag MECR;             /* Memory Error Control register */
  FlexCAN_0_ERRIAR_tag ERRIAR;         /* Error Injection Address register */
  FlexCAN_0_ERRIDPR_tag ERRIDPR;       /* Error Injection Data Pattern register */
  FlexCAN_0_ERRIPPR_tag ERRIPPR;       /* Error Injection Parity Pattern register */
  FlexCAN_0_RERRAR_tag RERRAR;         /* Error Report Address register */
  FlexCAN_0_RERRDR_tag RERRDR;         /* Error Report Data register */
  FlexCAN_0_RERRSYNR_tag RERRSYNR;     /* Error Report Syndrome register */
  FlexCAN_0_ERRSR_tag ERRSR;           /* Error Status register */
  uint8_t FlexCAN_0_reserved5[240];
  FlexCAN_0_EPRS_tag EPRS;             /* Enhanced CAN Bit Timing Prescalers */
  FlexCAN_0_ENCBT_tag ENCBT;           /* Enhanced Nominal CAN Bit Timing */
  FlexCAN_0_EDCBT_tag EDCBT;           /* Enhanced Data Phase CAN bit Timing */
  FlexCAN_0_ETDC_tag ETDC;             /* Enhanced Transceiver Delay Compensation */
  FlexCAN_0_FDCTRL_tag FDCTRL;         /* CAN FD Control register */
  FlexCAN_0_FDCBT_tag FDCBT;           /* CAN FD Bit Timing register */
  FlexCAN_0_FDCRC_tag FDCRC;           /* CAN FD CRC register */
  FlexCAN_0_ERFCR_tag ERFCR;           /* Enhanced Rx FIFO Control register */
  FlexCAN_0_ERFIER_tag ERFIER;         /* Enhanced Rx FIFO Interrupt Enable register */
  FlexCAN_0_ERFSR_tag ERFSR;           /* Enhanced Rx FIFO Status register */
  uint8_t FlexCAN_0_reserved6[24];
  FlexCAN_0_HR_TIME_STAMP_tag HR_TIME_STAMP[64]; /* High Resolution Time Stamp */
  uint8_t FlexCAN_0_reserved7[8912];
  FlexCAN_0_ERFFEL_tag ERFFEL[128];    /* Enhanced Rx FIFO Filter Element */
};


/* ============================================================================
   =============================== Module: FlexCAN_1 ==========================
   ============================================================================ */

typedef union FlexCAN_1_MCR_union_tag { /* Module Configuration register */
  vuint32_t R;
  struct {
    vuint32_t MAXMB:7;                 /* Number Of The Last Message Buffer */
    vuint32_t _unused_7:1;             /* Reserved */
    vuint32_t IDAM:2;                  /* ID Acceptance Mode */
    vuint32_t _unused_10:1;            /* Reserved */
    vuint32_t FDEN:1;                  /* CAN FD operation enable */
    vuint32_t AEN:1;                   /* Abort Enable */
    vuint32_t LPRIOEN:1;               /* Local Priority Enable */
    vuint32_t _unused_14:1;            /* Reserved */
    vuint32_t DMA:1;                   /* DMA Enable */
    vuint32_t IRMQ:1;                  /* Individual Rx Masking And Queue Enable */
    vuint32_t SRXDIS:1;                /* Self Reception Disable */
    vuint32_t _unused_18:1;            /* Reserved */
    vuint32_t _unused_19:1;            /* Reserved */
    vuint32_t LPMACK:1;                /* Low-Power Mode Acknowledge */
    vuint32_t WRNEN:1;                 /* Warning Interrupt Enable */
    vuint32_t _unused_22:1;            /* Reserved */
    vuint32_t SUPV:1;                  /* Supervisor Mode */
    vuint32_t FRZACK:1;                /* Freeze Mode Acknowledge */
    vuint32_t SOFTRST:1;               /* Soft Reset */
    vuint32_t _unused_26:1;            /* Reserved */
    vuint32_t NOTRDY:1;                /* FlexCAN Not Ready */
    vuint32_t HALT:1;                  /* Halt FlexCAN */
    vuint32_t RFEN:1;                  /* Rx FIFO Enable */
    vuint32_t FRZ:1;                   /* Freeze Enable */
    vuint32_t MDIS:1;                  /* Module Disable */
  } B;
} FlexCAN_1_MCR_tag;

typedef union FlexCAN_1_CTRL1_union_tag { /* Control 1 register */
  vuint32_t R;
  struct {
    vuint32_t PROPSEG:3;               /* Propagation Segment */
    vuint32_t LOM:1;                   /* Listen-Only Mode */
    vuint32_t LBUF:1;                  /* Lowest Buffer Transmitted First */
    vuint32_t TSYN:1;                  /* Timer Sync */
    vuint32_t BOFFREC:1;               /* Bus Off Recovery */
    vuint32_t SMP:1;                   /* CAN Bit Sampling */
    vuint32_t _unused_8:1;             /* Reserved */
    vuint32_t _unused_9:1;             /* Reserved */
    vuint32_t RWRNMSK:1;               /* Rx Warning Interrupt Mask */
    vuint32_t TWRNMSK:1;               /* Tx Warning Interrupt Mask */
    vuint32_t LPB:1;                   /* Loop Back Mode */
    vuint32_t _unused_13:1;            /* Reserved */
    vuint32_t ERRMSK:1;                /* Error Interrupt Mask */
    vuint32_t BOFFMSK:1;               /* Bus Off Interrupt Mask */
    vuint32_t PSEG2:3;                 /* Phase Segment 2 */
    vuint32_t PSEG1:3;                 /* Phase Segment 1 */
    vuint32_t RJW:2;                   /* Resync Jump Width */
    vuint32_t PRESDIV:8;               /* Prescaler Division Factor */
  } B;
} FlexCAN_1_CTRL1_tag;

typedef union FlexCAN_1_TIMER_union_tag { /* Free Running Timer */
  vuint32_t R;
  struct {
    vuint32_t TIMER:16;                /* Timer Value */
    vuint32_t _unused_16:16;           /* Reserved */
  } B;
} FlexCAN_1_TIMER_tag;

typedef union FlexCAN_1_RXMGMASK_union_tag { /* Rx Mailboxes Global Mask register */
  vuint32_t R;
  struct {
    vuint32_t MG:32;                   /* Rx Mailboxes Global Mask Bits */
  } B;
} FlexCAN_1_RXMGMASK_tag;

typedef union FlexCAN_1_RX14MASK_union_tag { /* Rx 14 Mask register */
  vuint32_t R;
  struct {
    vuint32_t RX14M:32;                /* Rx Buffer 14 Mask Bits */
  } B;
} FlexCAN_1_RX14MASK_tag;

typedef union FlexCAN_1_RX15MASK_union_tag { /* Rx 15 Mask register */
  vuint32_t R;
  struct {
    vuint32_t RX15M:32;                /* Rx Buffer 15 Mask Bits */
  } B;
} FlexCAN_1_RX15MASK_tag;

typedef union FlexCAN_1_ECR_union_tag { /* Error Counter */
  vuint32_t R;
  struct {
    vuint32_t TXERRCNT:8;              /* Transmit Error Counter */
    vuint32_t RXERRCNT:8;              /* Receive Error Counter */
    vuint32_t TXERRCNT_FAST:8;         /* Transmit Error Counter for fast bits */
    vuint32_t RXERRCNT_FAST:8;         /* Receive Error Counter for fast bits */
  } B;
} FlexCAN_1_ECR_tag;

typedef union FlexCAN_1_ESR1_union_tag { /* Error and Status 1 register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:1;             /* Reserved */
    vuint32_t ERRINT:1;                /* Error Interrupt */
    vuint32_t BOFFINT:1;               /* Bus Off Interrupt */
    vuint32_t RX:1;                    /* FlexCAN In Reception */
    vuint32_t FLTCONF:2;               /* Fault Confinement State */
    vuint32_t TX:1;                    /* FlexCAN In Transmission */
    vuint32_t IDLE:1;                  /* IDLE */
    vuint32_t RXWRN:1;                 /* Rx Error Warning */
    vuint32_t TXWRN:1;                 /* TX Error Warning */
    vuint32_t STFERR:1;                /* Stuffing Error */
    vuint32_t FRMERR:1;                /* Form Error */
    vuint32_t CRCERR:1;                /* Cyclic Redundancy Check Error */
    vuint32_t ACKERR:1;                /* Acknowledge Error */
    vuint32_t BIT0ERR:1;               /* Bit0 Error */
    vuint32_t BIT1ERR:1;               /* Bit1 Error */
    vuint32_t RWRNINT:1;               /* Rx Warning Interrupt Flag */
    vuint32_t TWRNINT:1;               /* Tx Warning Interrupt Flag */
    vuint32_t SYNCH:1;                 /* CAN Synchronization Status */
    vuint32_t BOFFDONEINT:1;           /* Bus Off Done Interrupt */
    vuint32_t ERRINT_FAST:1;           /* Error interrupt for errors detected in Data Phase of CAN FD frames with BRS bit set */
    vuint32_t ERROVR:1;                /* Error Overrun */
    vuint32_t _unused_22:4;            /* Reserved */
    vuint32_t STFERR_FAST:1;           /* Stuffing Error in the Data Phase of CAN FD frames with the BRS bit set */
    vuint32_t FRMERR_FAST:1;           /* Form Error in the Data Phase of CAN FD frames with the BRS bit set */
    vuint32_t CRCERR_FAST:1;           /* Cyclic Redundancy Check Error in the CRC field of CAN FD frames with the BRS bit set */
    vuint32_t _unused_29:1;            /* Reserved */
    vuint32_t BIT0ERR_FAST:1;          /* Bit0 Error in the Data Phase of CAN FD frames with the BRS bit set */
    vuint32_t BIT1ERR_FAST:1;          /* Bit1 Error in the Data Phase of CAN FD frames with the BRS bit set */
  } B;
} FlexCAN_1_ESR1_tag;

typedef union FlexCAN_1_IMASK2_union_tag { /* Interrupt Masks 2 register */
  vuint32_t R;
  struct {
    vuint32_t BUF63TO32M:32;           /* Buffer MBi Mask */
  } B;
} FlexCAN_1_IMASK2_tag;

typedef union FlexCAN_1_IMASK1_union_tag { /* Interrupt Masks 1 register */
  vuint32_t R;
  struct {
    vuint32_t BUF31TO0M:32;            /* Buffer MBi Mask */
  } B;
} FlexCAN_1_IMASK1_tag;

typedef union FlexCAN_1_IFLAG2_union_tag { /* Interrupt Flags 2 register */
  vuint32_t R;
  struct {
    vuint32_t BUF63TO32I:32;           /* Buffer MBi Interrupt */
  } B;
} FlexCAN_1_IFLAG2_tag;

typedef union FlexCAN_1_IFLAG1_union_tag { /* Interrupt Flags 1 register */
  vuint32_t R;
  struct {
    vuint32_t BUF0I:1;                 /* Buffer MB0 Interrupt Or Clear FIFO bit */
    vuint32_t BUF4TO1I:4;              /* Buffer MBi Interrupt Or Reserved */
    vuint32_t BUF5I:1;                 /* Buffer MB5 Interrupt Or Frames available in Rx FIFO */
    vuint32_t BUF6I:1;                 /* Buffer MB6 Interrupt Or Rx FIFO Warning */
    vuint32_t BUF7I:1;                 /* Buffer MB7 Interrupt Or Rx FIFO Overflow */
    vuint32_t BUF31TO8I:24;            /* Buffer MBi Interrupt */
  } B;
} FlexCAN_1_IFLAG1_tag;

typedef union FlexCAN_1_CTRL2_union_tag { /* Control 2 register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:6;             /* Reserved */
    vuint32_t TSTAMPCAP:2;             /* Time Stamp Capture Point */
    vuint32_t MBTSBASE:2;              /* Message Buffer Time Stamp Base */
    vuint32_t _unused_10:1;            /* Reserved */
    vuint32_t EDFLTDIS:1;              /* Edge Filter Disable */
    vuint32_t ISOCANFDEN:1;            /* ISO CAN FD Enable */
    vuint32_t BTE:1;                   /* Bit Timing Expansion enable */
    vuint32_t PREXCEN:1;               /* Protocol Exception Enable */
    vuint32_t TIMER_SRC:1;             /* Timer Source */
    vuint32_t EACEN:1;                 /* Entire Frame Arbitration Field Comparison Enable For Rx Mailboxes */
    vuint32_t RRS:1;                   /* Remote Request Storing */
    vuint32_t MRP:1;                   /* Mailboxes Reception Priority */
    vuint32_t TASD:5;                  /* Tx Arbitration Start Delay */
    vuint32_t RFFN:4;                  /* Number Of Rx FIFO Filters */
    vuint32_t WRMFRZ:1;                /* Write-Access To Memory In Freeze Mode */
    vuint32_t ECRWRE:1;                /* Error-correction Configuration Register Write Enable */
    vuint32_t BOFFDONEMSK:1;           /* Bus Off Done Interrupt Mask */
    vuint32_t ERRMSK_FAST:1;           /* Error Interrupt Mask for errors detected in the data phase of fast CAN FD frames */
  } B;
} FlexCAN_1_CTRL2_tag;

typedef union FlexCAN_1_ESR2_union_tag { /* Error and Status 2 register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:13;            /* Reserved */
    vuint32_t IMB:1;                   /* Inactive Mailbox */
    vuint32_t VPS:1;                   /* Valid Priority Status */
    vuint32_t _unused_15:1;            /* Reserved */
    vuint32_t LPTM:7;                  /* Lowest Priority Tx Mailbox */
    vuint32_t _unused_23:9;            /* Reserved */
  } B;
} FlexCAN_1_ESR2_tag;

typedef union FlexCAN_1_CRCR_union_tag { /* CRC register */
  vuint32_t R;
  struct {
    vuint32_t TXCRC:15;                /* Transmitted CRC value */
    vuint32_t _unused_15:1;            /* Reserved */
    vuint32_t MBCRC:7;                 /* CRC Mailbox */
    vuint32_t _unused_23:9;            /* Reserved */
  } B;
} FlexCAN_1_CRCR_tag;

typedef union FlexCAN_1_RXFGMASK_union_tag { /* Rx FIFO Global Mask register */
  vuint32_t R;
  struct {
    vuint32_t FGM:32;                  /* Rx FIFO Global Mask Bits */
  } B;
} FlexCAN_1_RXFGMASK_tag;

typedef union FlexCAN_1_RXFIR_union_tag { /* Rx FIFO Information register */
  vuint32_t R;
  struct {
    vuint32_t IDHIT:9;                 /* Identifier Acceptance Filter Hit Indicator */
    vuint32_t _unused_9:23;            /* Reserved */
  } B;
} FlexCAN_1_RXFIR_tag;

typedef union FlexCAN_1_CBT_union_tag { /* CAN Bit Timing register */
  vuint32_t R;
  struct {
    vuint32_t EPSEG2:5;                /* Extended Phase Segment 2 */
    vuint32_t EPSEG1:5;                /* Extended Phase Segment 1 */
    vuint32_t EPROPSEG:6;              /* Extended Propagation Segment */
    vuint32_t ERJW:5;                  /* Extended Resync Jump Width */
    vuint32_t EPRESDIV:10;             /* Extended Prescaler Division Factor */
    vuint32_t BTF:1;                   /* Bit Timing Format Enable */
  } B;
} FlexCAN_1_CBT_tag;

typedef union FlexCAN_1_MB_CS_union_tag { /* Message Buffer 0 CS Register */
  vuint32_t R;
  struct {
    vuint32_t TIMESTAMP:16;            /* Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus. */
    vuint32_t DLC:4;                   /* Length of the data to be stored/transmitted. */
    vuint32_t RTR:1;                   /* Remote Transmission Request. One/zero for remote/data frame. */
    vuint32_t IDE:1;                   /* ID Extended. One/zero for extended/standard format frame. */
    vuint32_t SRR:1;                   /* Substitute Remote Request. Contains a fixed recessive bit. */
    vuint32_t _unused_23:1;
    vuint32_t CODE:4;                  /* Message Buffer Code */
    vuint32_t _unused_28:1;
    vuint32_t ESI:1;                   /*  Error State Indicator */
    vuint32_t BRS:1;                   /* Bit Rate Switch */
    vuint32_t EDL:1;                   /* Extended Data Length */
  } B;
} FlexCAN_1_MB_CS_tag;

typedef union FlexCAN_1_MB_ID_union_tag { /* Message Buffer 0 ID Register */
  vuint32_t R;
  struct {
    vuint32_t ID_EXT:18;               /* Frame Identifier Extended */
    vuint32_t ID_STD:11;               /* Frame Identifier Standard */
    vuint32_t PRIO:3;                  /* Local Priority */
  } B;
} FlexCAN_1_MB_ID_tag;

typedef union FlexCAN_1_MB_DATA_union_tag {
    vuint8_t B[8];
    vuint16_t H[4];
    vuint32_t W[2];
} FlexCAN_1_MB_DATA_tag;

typedef struct FlexCAN_1_MB_struct_tag {
   FlexCAN_1_MB_CS_tag CS;                    /* Message Buffer 0 CS Register */
   FlexCAN_1_MB_ID_tag ID;                    /* Message Buffer 0 ID Register */
   FlexCAN_1_MB_DATA_tag DATA;
} FlexCAN_1_MB_tag;

typedef union FlexCAN_1_RXIMR_union_tag { /* Rx Individual Mask registers */
  vuint32_t R;
  struct {
    vuint32_t MI:32;                   /* Individual Mask Bits */
  } B;
} FlexCAN_1_RXIMR_tag;

typedef union FlexCAN_1_MECR_union_tag { /* Memory Error Control register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:7;             /* Reserved */
    vuint32_t NCEFAFRZ:1;              /* Non-Correctable Errors In FlexCAN Access Put Device In Freeze Mode */
    vuint32_t ECCDIS:1;                /* Error Correction Disable */
    vuint32_t RERRDIS:1;               /* Error Report Disable */
    vuint32_t _unused_10:3;            /* Reserved */
    vuint32_t EXTERRIE:1;              /* Extended Error Injection Enable */
    vuint32_t FAERRIE:1;               /* FlexCAN Access Error Injection Enable */
    vuint32_t HAERRIE:1;               /* Host Access Error Injection Enable */
    vuint32_t CEI_MSK:1;               /* Correctable Errors Interrupt Mask */
    vuint32_t _unused_17:1;            /* Reserved */
    vuint32_t FANCEI_MSK:1;            /* FlexCAN Access With Non-Correctable Errors Interrupt Mask */
    vuint32_t HANCEI_MSK:1;            /* Host Access With Non-Correctable Errors Interrupt Mask */
    vuint32_t _unused_20:11;           /* Reserved */
    vuint32_t ECRWRDIS:1;              /* Error Configuration Register Write Disable */
  } B;
} FlexCAN_1_MECR_tag;

typedef union FlexCAN_1_ERRIAR_union_tag { /* Error Injection Address register */
  vuint32_t R;
  struct {
    vuint32_t INJADDR_L:2;             /* Error Injection Address Low */
    vuint32_t INJADDR_H:12;            /* Error Injection Address High */
    vuint32_t _unused_14:18;           /* Reserved */
  } B;
} FlexCAN_1_ERRIAR_tag;

typedef union FlexCAN_1_ERRIDPR_union_tag { /* Error Injection Data Pattern register */
  vuint32_t R;
  struct {
    vuint32_t DFLIP:32;                /* Data flip pattern */
  } B;
} FlexCAN_1_ERRIDPR_tag;

typedef union FlexCAN_1_ERRIPPR_union_tag { /* Error Injection Parity Pattern register */
  vuint32_t R;
  struct {
    vuint32_t PFLIP0:5;                /* Parity Flip Pattern For Byte 0 (Least Significant) */
    vuint32_t _unused_5:3;             /* Reserved */
    vuint32_t PFLIP1:5;                /* Parity Flip Pattern For Byte 1 */
    vuint32_t _unused_13:3;            /* Reserved */
    vuint32_t PFLIP2:5;                /* Parity Flip Pattern For Byte 2 */
    vuint32_t _unused_21:3;            /* Reserved */
    vuint32_t PFLIP3:5;                /* Parity Flip Pattern For Byte 3 (most significant) */
    vuint32_t _unused_29:3;            /* Reserved */
  } B;
} FlexCAN_1_ERRIPPR_tag;

typedef union FlexCAN_1_RERRAR_union_tag { /* Error Report Address register */
  vuint32_t R;
  struct {
    vuint32_t ERRADDR:14;              /* Address Where Error Detected */
    vuint32_t _unused_14:2;            /* Reserved */
    vuint32_t SAID:3;                  /* SAID */
    vuint32_t _unused_19:5;            /* Reserved */
    vuint32_t NCE:1;                   /* Non-Correctable Error */
    vuint32_t _unused_25:7;            /* Reserved */
  } B;
} FlexCAN_1_RERRAR_tag;

typedef union FlexCAN_1_RERRDR_union_tag { /* Error Report Data register */
  vuint32_t R;
  struct {
    vuint32_t RDATA:32;                /* Raw data word read from memory with error */
  } B;
} FlexCAN_1_RERRDR_tag;

typedef union FlexCAN_1_RERRSYNR_union_tag { /* Error Report Syndrome register */
  vuint32_t R;
  struct {
    vuint32_t SYND0:5;                 /* Error Syndrome For Byte 0 (least significant) */
    vuint32_t _unused_5:2;             /* Reserved */
    vuint32_t BE0:1;                   /* Byte Enabled For Byte 0 (least significant) */
    vuint32_t SYND1:5;                 /* Error Syndrome for Byte 1 */
    vuint32_t _unused_13:2;            /* Reserved */
    vuint32_t BE1:1;                   /* Byte Enabled For Byte 1 */
    vuint32_t SYND2:5;                 /* Error Syndrome For Byte 2 */
    vuint32_t _unused_21:2;            /* Reserved */
    vuint32_t BE2:1;                   /* Byte Enabled For Byte 2 */
    vuint32_t SYND3:5;                 /* Error Syndrome For Byte 3 (most significant) */
    vuint32_t _unused_29:2;            /* Reserved */
    vuint32_t BE3:1;                   /* Byte Enabled For Byte 3 (most significant) */
  } B;
} FlexCAN_1_RERRSYNR_tag;

typedef union FlexCAN_1_ERRSR_union_tag { /* Error Status register */
  vuint32_t R;
  struct {
    vuint32_t CEIOF:1;                 /* Correctable Error Interrupt Overrun Flag */
    vuint32_t _unused_1:1;             /* Reserved */
    vuint32_t FANCEIOF:1;              /* FlexCAN Access With Non-Correctable Error Interrupt Overrun Flag */
    vuint32_t HANCEIOF:1;              /* Host Access With Non-Correctable Error Interrupt Overrun Flag */
    vuint32_t _unused_4:12;            /* Reserved */
    vuint32_t CEIF:1;                  /* Correctable Error Interrupt Flag */
    vuint32_t _unused_17:1;            /* Reserved */
    vuint32_t FANCEIF:1;               /* FlexCAN Access With Non-Correctable Error Interrupt Flag */
    vuint32_t HANCEIF:1;               /* Host Access With Non-Correctable Error Interrupt Flag */
    vuint32_t _unused_20:12;           /* Reserved */
  } B;
} FlexCAN_1_ERRSR_tag;

typedef union FlexCAN_1_EPRS_union_tag { /* Enhanced CAN Bit Timing Prescalers */
  vuint32_t R;
  struct {
    vuint32_t ENPRESDIV:10;            /* Extended Nominal Prescaler Division Factor */
    vuint32_t _unused_10:6;            /* Reserved. */
    vuint32_t EDPRESDIV:10;            /* Extended Data Phase Prescaler Division Factor */
    vuint32_t _unused_26:6;
  } B;
} FlexCAN_1_EPRS_tag;

typedef union FlexCAN_1_ENCBT_union_tag { /* Enhanced Nominal CAN Bit Timing */
  vuint32_t R;
  struct {
    vuint32_t NTSEG1:8;                /* Nominal Time Segment 1 */
    vuint32_t _unused_8:4;
    vuint32_t NTSEG2:7;                /* Nominal Time Segment 2 */
    vuint32_t _unused_19:3;
    vuint32_t NRJW:7;                  /* Nominal Resynchronization Jump Width */
    vuint32_t _unused_29:3;
  } B;
} FlexCAN_1_ENCBT_tag;

typedef union FlexCAN_1_EDCBT_union_tag { /* Enhanced Data Phase CAN bit Timing */
  vuint32_t R;
  struct {
    vuint32_t DTSEG1:5;                /* Data Phase Segment 1 */
    vuint32_t _unused_5:7;
    vuint32_t DTSEG2:4;                /* Data Phase Time Segment 2 */
    vuint32_t _unused_16:6;
    vuint32_t DRJW:4;                  /* Data Phase Resynchronization Jump Width */
    vuint32_t _unused_26:6;
  } B;
} FlexCAN_1_EDCBT_tag;

typedef union FlexCAN_1_ETDC_union_tag { /* Enhanced Transceiver Delay Compensation */
  vuint32_t R;
  struct {
    vuint32_t ETDCVAL:8;               /* Enhanced Transceiver Delay Compensation Value */
    vuint32_t _unused_8:7;
    vuint32_t ETDCFAIL:1;              /* Transceiver Delay Compensation Fail */
    vuint32_t ETDCOFF:7;               /* Enhanced Transceiver Delay Compensation Offset */
    vuint32_t _unused_23:7;
    vuint32_t TDMDIS:1;                /* Transceiver Delay Measurement Disable */
    vuint32_t ETDCEN:1;                /* Transceiver Delay Compensation Enable */
  } B;
} FlexCAN_1_ETDC_tag;

typedef union FlexCAN_1_FDCTRL_union_tag { /* CAN FD Control register */
  vuint32_t R;
  struct {
    vuint32_t TDCVAL:6;                /* Transceiver Delay Compensation Value */
    vuint32_t _unused_6:2;             /* Reserved */
    vuint32_t TDCOFF:5;                /* Transceiver Delay Compensation Offset */
    vuint32_t _unused_13:1;            /* Reserved */
    vuint32_t TDCFAIL:1;               /* Transceiver Delay Compensation Fail */
    vuint32_t TDCEN:1;                 /* Transceiver Delay Compensation Enable */
    vuint32_t MBDSR0:2;                /* Message Buffer Data Size for Region 0 */
    vuint32_t _unused_18:1;            /* Reserved */
    vuint32_t MBDSR1:2;                /* Message Buffer Data Size for Region 1 */
    vuint32_t _unused_21:1;            /* Reserved */
    vuint32_t _unused_22:2;            /* Reserved */
    vuint32_t _unused_24:1;            /* Reserved */
    vuint32_t _unused_25:2;            /* Reserved */
    vuint32_t _unused_27:4;            /* Reserved */
    vuint32_t FDRATE:1;                /* Bit Rate Switch Enable */
  } B;
} FlexCAN_1_FDCTRL_tag;

typedef union FlexCAN_1_FDCBT_union_tag { /* CAN FD Bit Timing register */
  vuint32_t R;
  struct {
    vuint32_t FPSEG2:3;                /* Fast Phase Segment 2 */
    vuint32_t _unused_3:2;             /* Reserved */
    vuint32_t FPSEG1:3;                /* Fast Phase Segment 1 */
    vuint32_t _unused_8:2;             /* Reserved */
    vuint32_t FPROPSEG:5;              /* Fast Propagation Segment */
    vuint32_t _unused_15:1;            /* Reserved */
    vuint32_t FRJW:3;                  /* Fast Resync Jump Width */
    vuint32_t _unused_19:1;            /* Reserved */
    vuint32_t FPRESDIV:10;             /* Fast Prescaler Division Factor */
    vuint32_t _unused_30:2;            /* Reserved */
  } B;
} FlexCAN_1_FDCBT_tag;

typedef union FlexCAN_1_FDCRC_union_tag { /* CAN FD CRC register */
  vuint32_t R;
  struct {
    vuint32_t FD_TXCRC:21;             /* Extended Transmitted CRC value */
    vuint32_t _unused_21:3;            /* Reserved */
    vuint32_t FD_MBCRC:7;              /* CRC Mailbox Number for FD_TXCRC */
    vuint32_t _unused_31:1;            /* Reserved */
  } B;
} FlexCAN_1_FDCRC_tag;

typedef union FlexCAN_1_HR_TIME_STAMP_union_tag { /* High Resolution Time Stamp */
  vuint32_t R;
  struct {
    vuint32_t TS:32;                   /* High Resolution Time Stamp */
  } B;
} FlexCAN_1_HR_TIME_STAMP_tag;

struct FlexCAN_1_tag {
  FlexCAN_1_MCR_tag MCR;               /* Module Configuration register */
  FlexCAN_1_CTRL1_tag CTRL1;           /* Control 1 register */
  FlexCAN_1_TIMER_tag TIMER;           /* Free Running Timer */
  uint8_t FlexCAN_1_reserved0[4];
  FlexCAN_1_RXMGMASK_tag RXMGMASK;     /* Rx Mailboxes Global Mask register */
  FlexCAN_1_RX14MASK_tag RX14MASK;     /* Rx 14 Mask register */
  FlexCAN_1_RX15MASK_tag RX15MASK;     /* Rx 15 Mask register */
  FlexCAN_1_ECR_tag ECR;               /* Error Counter */
  FlexCAN_1_ESR1_tag ESR1;             /* Error and Status 1 register */
  FlexCAN_1_IMASK2_tag IMASK2;         /* Interrupt Masks 2 register */
  FlexCAN_1_IMASK1_tag IMASK1;         /* Interrupt Masks 1 register */
  FlexCAN_1_IFLAG2_tag IFLAG2;         /* Interrupt Flags 2 register */
  FlexCAN_1_IFLAG1_tag IFLAG1;         /* Interrupt Flags 1 register */
  FlexCAN_1_CTRL2_tag CTRL2;           /* Control 2 register */
  FlexCAN_1_ESR2_tag ESR2;             /* Error and Status 2 register */
  uint8_t FlexCAN_1_reserved1[8];
  FlexCAN_1_CRCR_tag CRCR;             /* CRC register */
  FlexCAN_1_RXFGMASK_tag RXFGMASK;     /* Rx FIFO Global Mask register */
  FlexCAN_1_RXFIR_tag RXFIR;           /* Rx FIFO Information register */
  FlexCAN_1_CBT_tag CBT;               /* CAN Bit Timing register */
  uint8_t FlexCAN_1_reserved2[44];
  FlexCAN_1_MB_tag MB[64];
  uint8_t FlexCAN_1_reserved3[1024];
  FlexCAN_1_RXIMR_tag RXIMR[64];       /* Rx Individual Mask registers */
  uint8_t FlexCAN_1_reserved4[352];
  FlexCAN_1_MECR_tag MECR;             /* Memory Error Control register */
  FlexCAN_1_ERRIAR_tag ERRIAR;         /* Error Injection Address register */
  FlexCAN_1_ERRIDPR_tag ERRIDPR;       /* Error Injection Data Pattern register */
  FlexCAN_1_ERRIPPR_tag ERRIPPR;       /* Error Injection Parity Pattern register */
  FlexCAN_1_RERRAR_tag RERRAR;         /* Error Report Address register */
  FlexCAN_1_RERRDR_tag RERRDR;         /* Error Report Data register */
  FlexCAN_1_RERRSYNR_tag RERRSYNR;     /* Error Report Syndrome register */
  FlexCAN_1_ERRSR_tag ERRSR;           /* Error Status register */
  uint8_t FlexCAN_1_reserved5[240];
  FlexCAN_1_EPRS_tag EPRS;             /* Enhanced CAN Bit Timing Prescalers */
  FlexCAN_1_ENCBT_tag ENCBT;           /* Enhanced Nominal CAN Bit Timing */
  FlexCAN_1_EDCBT_tag EDCBT;           /* Enhanced Data Phase CAN bit Timing */
  FlexCAN_1_ETDC_tag ETDC;             /* Enhanced Transceiver Delay Compensation */
  FlexCAN_1_FDCTRL_tag FDCTRL;         /* CAN FD Control register */
  FlexCAN_1_FDCBT_tag FDCBT;           /* CAN FD Bit Timing register */
  FlexCAN_1_FDCRC_tag FDCRC;           /* CAN FD CRC register */
  uint8_t FlexCAN_1_reserved6[36];
  FlexCAN_1_HR_TIME_STAMP_tag HR_TIME_STAMP[64]; /* High Resolution Time Stamp */
};


/* ============================================================================
   =============================== Module: FlexCAN_2 ==========================
   ============================================================================ */

typedef union FlexCAN_2_MCR_union_tag { /* Module Configuration register */
  vuint32_t R;
  struct {
    vuint32_t MAXMB:7;                 /* Number Of The Last Message Buffer */
    vuint32_t _unused_7:1;             /* Reserved */
    vuint32_t IDAM:2;                  /* ID Acceptance Mode */
    vuint32_t _unused_10:1;            /* Reserved */
    vuint32_t FDEN:1;                  /* CAN FD operation enable */
    vuint32_t AEN:1;                   /* Abort Enable */
    vuint32_t LPRIOEN:1;               /* Local Priority Enable */
    vuint32_t _unused_14:1;            /* Reserved */
    vuint32_t DMA:1;                   /* DMA Enable */
    vuint32_t IRMQ:1;                  /* Individual Rx Masking And Queue Enable */
    vuint32_t SRXDIS:1;                /* Self Reception Disable */
    vuint32_t _unused_18:1;            /* Reserved */
    vuint32_t _unused_19:1;            /* Reserved */
    vuint32_t LPMACK:1;                /* Low-Power Mode Acknowledge */
    vuint32_t WRNEN:1;                 /* Warning Interrupt Enable */
    vuint32_t _unused_22:1;            /* Reserved */
    vuint32_t SUPV:1;                  /* Supervisor Mode */
    vuint32_t FRZACK:1;                /* Freeze Mode Acknowledge */
    vuint32_t SOFTRST:1;               /* Soft Reset */
    vuint32_t _unused_26:1;            /* Reserved */
    vuint32_t NOTRDY:1;                /* FlexCAN Not Ready */
    vuint32_t HALT:1;                  /* Halt FlexCAN */
    vuint32_t RFEN:1;                  /* Rx FIFO Enable */
    vuint32_t FRZ:1;                   /* Freeze Enable */
    vuint32_t MDIS:1;                  /* Module Disable */
  } B;
} FlexCAN_2_MCR_tag;

typedef union FlexCAN_2_CTRL1_union_tag { /* Control 1 register */
  vuint32_t R;
  struct {
    vuint32_t PROPSEG:3;               /* Propagation Segment */
    vuint32_t LOM:1;                   /* Listen-Only Mode */
    vuint32_t LBUF:1;                  /* Lowest Buffer Transmitted First */
    vuint32_t TSYN:1;                  /* Timer Sync */
    vuint32_t BOFFREC:1;               /* Bus Off Recovery */
    vuint32_t SMP:1;                   /* CAN Bit Sampling */
    vuint32_t _unused_8:1;             /* Reserved */
    vuint32_t _unused_9:1;             /* Reserved */
    vuint32_t RWRNMSK:1;               /* Rx Warning Interrupt Mask */
    vuint32_t TWRNMSK:1;               /* Tx Warning Interrupt Mask */
    vuint32_t LPB:1;                   /* Loop Back Mode */
    vuint32_t _unused_13:1;            /* Reserved */
    vuint32_t ERRMSK:1;                /* Error Interrupt Mask */
    vuint32_t BOFFMSK:1;               /* Bus Off Interrupt Mask */
    vuint32_t PSEG2:3;                 /* Phase Segment 2 */
    vuint32_t PSEG1:3;                 /* Phase Segment 1 */
    vuint32_t RJW:2;                   /* Resync Jump Width */
    vuint32_t PRESDIV:8;               /* Prescaler Division Factor */
  } B;
} FlexCAN_2_CTRL1_tag;

typedef union FlexCAN_2_TIMER_union_tag { /* Free Running Timer */
  vuint32_t R;
  struct {
    vuint32_t TIMER:16;                /* Timer Value */
    vuint32_t _unused_16:16;           /* Reserved */
  } B;
} FlexCAN_2_TIMER_tag;

typedef union FlexCAN_2_RXMGMASK_union_tag { /* Rx Mailboxes Global Mask register */
  vuint32_t R;
  struct {
    vuint32_t MG:32;                   /* Rx Mailboxes Global Mask Bits */
  } B;
} FlexCAN_2_RXMGMASK_tag;

typedef union FlexCAN_2_RX14MASK_union_tag { /* Rx 14 Mask register */
  vuint32_t R;
  struct {
    vuint32_t RX14M:32;                /* Rx Buffer 14 Mask Bits */
  } B;
} FlexCAN_2_RX14MASK_tag;

typedef union FlexCAN_2_RX15MASK_union_tag { /* Rx 15 Mask register */
  vuint32_t R;
  struct {
    vuint32_t RX15M:32;                /* Rx Buffer 15 Mask Bits */
  } B;
} FlexCAN_2_RX15MASK_tag;

typedef union FlexCAN_2_ECR_union_tag { /* Error Counter */
  vuint32_t R;
  struct {
    vuint32_t TXERRCNT:8;              /* Transmit Error Counter */
    vuint32_t RXERRCNT:8;              /* Receive Error Counter */
    vuint32_t TXERRCNT_FAST:8;         /* Transmit Error Counter for fast bits */
    vuint32_t RXERRCNT_FAST:8;         /* Receive Error Counter for fast bits */
  } B;
} FlexCAN_2_ECR_tag;

typedef union FlexCAN_2_ESR1_union_tag { /* Error and Status 1 register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:1;             /* Reserved */
    vuint32_t ERRINT:1;                /* Error Interrupt */
    vuint32_t BOFFINT:1;               /* Bus Off Interrupt */
    vuint32_t RX:1;                    /* FlexCAN In Reception */
    vuint32_t FLTCONF:2;               /* Fault Confinement State */
    vuint32_t TX:1;                    /* FlexCAN In Transmission */
    vuint32_t IDLE:1;                  /* IDLE */
    vuint32_t RXWRN:1;                 /* Rx Error Warning */
    vuint32_t TXWRN:1;                 /* TX Error Warning */
    vuint32_t STFERR:1;                /* Stuffing Error */
    vuint32_t FRMERR:1;                /* Form Error */
    vuint32_t CRCERR:1;                /* Cyclic Redundancy Check Error */
    vuint32_t ACKERR:1;                /* Acknowledge Error */
    vuint32_t BIT0ERR:1;               /* Bit0 Error */
    vuint32_t BIT1ERR:1;               /* Bit1 Error */
    vuint32_t RWRNINT:1;               /* Rx Warning Interrupt Flag */
    vuint32_t TWRNINT:1;               /* Tx Warning Interrupt Flag */
    vuint32_t SYNCH:1;                 /* CAN Synchronization Status */
    vuint32_t BOFFDONEINT:1;           /* Bus Off Done Interrupt */
    vuint32_t ERRINT_FAST:1;           /* Error interrupt for errors detected in Data Phase of CAN FD frames with BRS bit set */
    vuint32_t ERROVR:1;                /* Error Overrun */
    vuint32_t _unused_22:4;            /* Reserved */
    vuint32_t STFERR_FAST:1;           /* Stuffing Error in the Data Phase of CAN FD frames with the BRS bit set */
    vuint32_t FRMERR_FAST:1;           /* Form Error in the Data Phase of CAN FD frames with the BRS bit set */
    vuint32_t CRCERR_FAST:1;           /* Cyclic Redundancy Check Error in the CRC field of CAN FD frames with the BRS bit set */
    vuint32_t _unused_29:1;            /* Reserved */
    vuint32_t BIT0ERR_FAST:1;          /* Bit0 Error in the Data Phase of CAN FD frames with the BRS bit set */
    vuint32_t BIT1ERR_FAST:1;          /* Bit1 Error in the Data Phase of CAN FD frames with the BRS bit set */
  } B;
} FlexCAN_2_ESR1_tag;

typedef union FlexCAN_2_IMASK2_union_tag { /* Interrupt Masks 2 register */
  vuint32_t R;
  struct {
    vuint32_t BUF63TO32M:32;           /* Buffer MBi Mask */
  } B;
} FlexCAN_2_IMASK2_tag;

typedef union FlexCAN_2_IMASK1_union_tag { /* Interrupt Masks 1 register */
  vuint32_t R;
  struct {
    vuint32_t BUF31TO0M:32;            /* Buffer MBi Mask */
  } B;
} FlexCAN_2_IMASK1_tag;

typedef union FlexCAN_2_IFLAG2_union_tag { /* Interrupt Flags 2 register */
  vuint32_t R;
  struct {
    vuint32_t BUF63TO32I:32;           /* Buffer MBi Interrupt */
  } B;
} FlexCAN_2_IFLAG2_tag;

typedef union FlexCAN_2_IFLAG1_union_tag { /* Interrupt Flags 1 register */
  vuint32_t R;
  struct {
    vuint32_t BUF0I:1;                 /* Buffer MB0 Interrupt Or Clear FIFO bit */
    vuint32_t BUF4TO1I:4;              /* Buffer MBi Interrupt Or Reserved */
    vuint32_t BUF5I:1;                 /* Buffer MB5 Interrupt Or Frames available in Rx FIFO */
    vuint32_t BUF6I:1;                 /* Buffer MB6 Interrupt Or Rx FIFO Warning */
    vuint32_t BUF7I:1;                 /* Buffer MB7 Interrupt Or Rx FIFO Overflow */
    vuint32_t BUF31TO8I:24;            /* Buffer MBi Interrupt */
  } B;
} FlexCAN_2_IFLAG1_tag;

typedef union FlexCAN_2_CTRL2_union_tag { /* Control 2 register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:6;             /* Reserved */
    vuint32_t TSTAMPCAP:2;             /* Time Stamp Capture Point */
    vuint32_t MBTSBASE:2;              /* Message Buffer Time Stamp Base */
    vuint32_t _unused_10:1;            /* Reserved */
    vuint32_t EDFLTDIS:1;              /* Edge Filter Disable */
    vuint32_t ISOCANFDEN:1;            /* ISO CAN FD Enable */
    vuint32_t BTE:1;                   /* Bit Timing Expansion enable */
    vuint32_t PREXCEN:1;               /* Protocol Exception Enable */
    vuint32_t TIMER_SRC:1;             /* Timer Source */
    vuint32_t EACEN:1;                 /* Entire Frame Arbitration Field Comparison Enable For Rx Mailboxes */
    vuint32_t RRS:1;                   /* Remote Request Storing */
    vuint32_t MRP:1;                   /* Mailboxes Reception Priority */
    vuint32_t TASD:5;                  /* Tx Arbitration Start Delay */
    vuint32_t RFFN:4;                  /* Number Of Rx FIFO Filters */
    vuint32_t WRMFRZ:1;                /* Write-Access To Memory In Freeze Mode */
    vuint32_t ECRWRE:1;                /* Error-correction Configuration Register Write Enable */
    vuint32_t BOFFDONEMSK:1;           /* Bus Off Done Interrupt Mask */
    vuint32_t ERRMSK_FAST:1;           /* Error Interrupt Mask for errors detected in the data phase of fast CAN FD frames */
  } B;
} FlexCAN_2_CTRL2_tag;

typedef union FlexCAN_2_ESR2_union_tag { /* Error and Status 2 register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:13;            /* Reserved */
    vuint32_t IMB:1;                   /* Inactive Mailbox */
    vuint32_t VPS:1;                   /* Valid Priority Status */
    vuint32_t _unused_15:1;            /* Reserved */
    vuint32_t LPTM:7;                  /* Lowest Priority Tx Mailbox */
    vuint32_t _unused_23:9;            /* Reserved */
  } B;
} FlexCAN_2_ESR2_tag;

typedef union FlexCAN_2_CRCR_union_tag { /* CRC register */
  vuint32_t R;
  struct {
    vuint32_t TXCRC:15;                /* Transmitted CRC value */
    vuint32_t _unused_15:1;            /* Reserved */
    vuint32_t MBCRC:7;                 /* CRC Mailbox */
    vuint32_t _unused_23:9;            /* Reserved */
  } B;
} FlexCAN_2_CRCR_tag;

typedef union FlexCAN_2_RXFGMASK_union_tag { /* Rx FIFO Global Mask register */
  vuint32_t R;
  struct {
    vuint32_t FGM:32;                  /* Rx FIFO Global Mask Bits */
  } B;
} FlexCAN_2_RXFGMASK_tag;

typedef union FlexCAN_2_RXFIR_union_tag { /* Rx FIFO Information register */
  vuint32_t R;
  struct {
    vuint32_t IDHIT:9;                 /* Identifier Acceptance Filter Hit Indicator */
    vuint32_t _unused_9:23;            /* Reserved */
  } B;
} FlexCAN_2_RXFIR_tag;

typedef union FlexCAN_2_CBT_union_tag { /* CAN Bit Timing register */
  vuint32_t R;
  struct {
    vuint32_t EPSEG2:5;                /* Extended Phase Segment 2 */
    vuint32_t EPSEG1:5;                /* Extended Phase Segment 1 */
    vuint32_t EPROPSEG:6;              /* Extended Propagation Segment */
    vuint32_t ERJW:5;                  /* Extended Resync Jump Width */
    vuint32_t EPRESDIV:10;             /* Extended Prescaler Division Factor */
    vuint32_t BTF:1;                   /* Bit Timing Format Enable */
  } B;
} FlexCAN_2_CBT_tag;

typedef union FlexCAN_2_MB_CS_union_tag { /* Message Buffer 0 CS Register */
  vuint32_t R;
  struct {
    vuint32_t TIMESTAMP:16;            /* Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Running Timer, captured for Tx and Rx frames at the time when the beginning of the Identifier field appears on the CAN bus. */
    vuint32_t DLC:4;                   /* Length of the data to be stored/transmitted. */
    vuint32_t RTR:1;                   /* Remote Transmission Request. One/zero for remote/data frame. */
    vuint32_t IDE:1;                   /* ID Extended. One/zero for extended/standard format frame. */
    vuint32_t SRR:1;                   /* Substitute Remote Request. Contains a fixed recessive bit. */
    vuint32_t _unused_23:1;
    vuint32_t CODE:4;                  /* Message Buffer Code */
    vuint32_t _unused_28:1;
    vuint32_t ESI:1;                   /*  Error State Indicator */
    vuint32_t BRS:1;                   /* Bit Rate Switch */
    vuint32_t EDL:1;                   /* Extended Data Length */
  } B;
} FlexCAN_2_MB_CS_tag;

typedef union FlexCAN_2_MB_ID_union_tag { /* Message Buffer 0 ID Register */
  vuint32_t R;
  struct {
    vuint32_t ID_EXT:18;               /* Frame Identifier Extended */
    vuint32_t ID_STD:11;               /* Frame Identifier Standard */
    vuint32_t PRIO:3;                  /* Local Priority */
  } B;
} FlexCAN_2_MB_ID_tag;

typedef union FlexCAN_2_MB_DATA_union_tag {
    vuint8_t B[8];
    vuint16_t H[4];
    vuint32_t W[2];
} FlexCAN_2_MB_DATA_tag;

typedef struct FlexCAN_2_MB_struct_tag {
   FlexCAN_2_MB_CS_tag CS;                    /* Message Buffer 0 CS Register */
   FlexCAN_2_MB_ID_tag ID;                    /* Message Buffer 0 ID Register */
   FlexCAN_2_MB_DATA_tag DATA;
} FlexCAN_2_MB_tag;

typedef union FlexCAN_2_RXIMR_union_tag { /* Rx Individual Mask registers */
  vuint32_t R;
  struct {
    vuint32_t MI:32;                   /* Individual Mask Bits */
  } B;
} FlexCAN_2_RXIMR_tag;

typedef union FlexCAN_2_MECR_union_tag { /* Memory Error Control register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:7;             /* Reserved */
    vuint32_t NCEFAFRZ:1;              /* Non-Correctable Errors In FlexCAN Access Put Device In Freeze Mode */
    vuint32_t ECCDIS:1;                /* Error Correction Disable */
    vuint32_t RERRDIS:1;               /* Error Report Disable */
    vuint32_t _unused_10:3;            /* Reserved */
    vuint32_t EXTERRIE:1;              /* Extended Error Injection Enable */
    vuint32_t FAERRIE:1;               /* FlexCAN Access Error Injection Enable */
    vuint32_t HAERRIE:1;               /* Host Access Error Injection Enable */
    vuint32_t CEI_MSK:1;               /* Correctable Errors Interrupt Mask */
    vuint32_t _unused_17:1;            /* Reserved */
    vuint32_t FANCEI_MSK:1;            /* FlexCAN Access With Non-Correctable Errors Interrupt Mask */
    vuint32_t HANCEI_MSK:1;            /* Host Access With Non-Correctable Errors Interrupt Mask */
    vuint32_t _unused_20:11;           /* Reserved */
    vuint32_t ECRWRDIS:1;              /* Error Configuration Register Write Disable */
  } B;
} FlexCAN_2_MECR_tag;

typedef union FlexCAN_2_ERRIAR_union_tag { /* Error Injection Address register */
  vuint32_t R;
  struct {
    vuint32_t INJADDR_L:2;             /* Error Injection Address Low */
    vuint32_t INJADDR_H:12;            /* Error Injection Address High */
    vuint32_t _unused_14:18;           /* Reserved */
  } B;
} FlexCAN_2_ERRIAR_tag;

typedef union FlexCAN_2_ERRIDPR_union_tag { /* Error Injection Data Pattern register */
  vuint32_t R;
  struct {
    vuint32_t DFLIP:32;                /* Data flip pattern */
  } B;
} FlexCAN_2_ERRIDPR_tag;

typedef union FlexCAN_2_ERRIPPR_union_tag { /* Error Injection Parity Pattern register */
  vuint32_t R;
  struct {
    vuint32_t PFLIP0:5;                /* Parity Flip Pattern For Byte 0 (Least Significant) */
    vuint32_t _unused_5:3;             /* Reserved */
    vuint32_t PFLIP1:5;                /* Parity Flip Pattern For Byte 1 */
    vuint32_t _unused_13:3;            /* Reserved */
    vuint32_t PFLIP2:5;                /* Parity Flip Pattern For Byte 2 */
    vuint32_t _unused_21:3;            /* Reserved */
    vuint32_t PFLIP3:5;                /* Parity Flip Pattern For Byte 3 (most significant) */
    vuint32_t _unused_29:3;            /* Reserved */
  } B;
} FlexCAN_2_ERRIPPR_tag;

typedef union FlexCAN_2_RERRAR_union_tag { /* Error Report Address register */
  vuint32_t R;
  struct {
    vuint32_t ERRADDR:14;              /* Address Where Error Detected */
    vuint32_t _unused_14:2;            /* Reserved */
    vuint32_t SAID:3;                  /* SAID */
    vuint32_t _unused_19:5;            /* Reserved */
    vuint32_t NCE:1;                   /* Non-Correctable Error */
    vuint32_t _unused_25:7;            /* Reserved */
  } B;
} FlexCAN_2_RERRAR_tag;

typedef union FlexCAN_2_RERRDR_union_tag { /* Error Report Data register */
  vuint32_t R;
  struct {
    vuint32_t RDATA:32;                /* Raw data word read from memory with error */
  } B;
} FlexCAN_2_RERRDR_tag;

typedef union FlexCAN_2_RERRSYNR_union_tag { /* Error Report Syndrome register */
  vuint32_t R;
  struct {
    vuint32_t SYND0:5;                 /* Error Syndrome For Byte 0 (least significant) */
    vuint32_t _unused_5:2;             /* Reserved */
    vuint32_t BE0:1;                   /* Byte Enabled For Byte 0 (least significant) */
    vuint32_t SYND1:5;                 /* Error Syndrome for Byte 1 */
    vuint32_t _unused_13:2;            /* Reserved */
    vuint32_t BE1:1;                   /* Byte Enabled For Byte 1 */
    vuint32_t SYND2:5;                 /* Error Syndrome For Byte 2 */
    vuint32_t _unused_21:2;            /* Reserved */
    vuint32_t BE2:1;                   /* Byte Enabled For Byte 2 */
    vuint32_t SYND3:5;                 /* Error Syndrome For Byte 3 (most significant) */
    vuint32_t _unused_29:2;            /* Reserved */
    vuint32_t BE3:1;                   /* Byte Enabled For Byte 3 (most significant) */
  } B;
} FlexCAN_2_RERRSYNR_tag;

typedef union FlexCAN_2_ERRSR_union_tag { /* Error Status register */
  vuint32_t R;
  struct {
    vuint32_t CEIOF:1;                 /* Correctable Error Interrupt Overrun Flag */
    vuint32_t _unused_1:1;             /* Reserved */
    vuint32_t FANCEIOF:1;              /* FlexCAN Access With Non-Correctable Error Interrupt Overrun Flag */
    vuint32_t HANCEIOF:1;              /* Host Access With Non-Correctable Error Interrupt Overrun Flag */
    vuint32_t _unused_4:12;            /* Reserved */
    vuint32_t CEIF:1;                  /* Correctable Error Interrupt Flag */
    vuint32_t _unused_17:1;            /* Reserved */
    vuint32_t FANCEIF:1;               /* FlexCAN Access With Non-Correctable Error Interrupt Flag */
    vuint32_t HANCEIF:1;               /* Host Access With Non-Correctable Error Interrupt Flag */
    vuint32_t _unused_20:12;           /* Reserved */
  } B;
} FlexCAN_2_ERRSR_tag;

typedef union FlexCAN_2_EPRS_union_tag { /* Enhanced CAN Bit Timing Prescalers */
  vuint32_t R;
  struct {
    vuint32_t ENPRESDIV:10;            /* Extended Nominal Prescaler Division Factor */
    vuint32_t _unused_10:6;            /* Reserved. */
    vuint32_t EDPRESDIV:10;            /* Extended Data Phase Prescaler Division Factor */
    vuint32_t _unused_26:6;
  } B;
} FlexCAN_2_EPRS_tag;

typedef union FlexCAN_2_ENCBT_union_tag { /* Enhanced Nominal CAN Bit Timing */
  vuint32_t R;
  struct {
    vuint32_t NTSEG1:8;                /* Nominal Time Segment 1 */
    vuint32_t _unused_8:4;
    vuint32_t NTSEG2:7;                /* Nominal Time Segment 2 */
    vuint32_t _unused_19:3;
    vuint32_t NRJW:7;                  /* Nominal Resynchronization Jump Width */
    vuint32_t _unused_29:3;
  } B;
} FlexCAN_2_ENCBT_tag;

typedef union FlexCAN_2_EDCBT_union_tag { /* Enhanced Data Phase CAN bit Timing */
  vuint32_t R;
  struct {
    vuint32_t DTSEG1:5;                /* Data Phase Segment 1 */
    vuint32_t _unused_5:7;
    vuint32_t DTSEG2:4;                /* Data Phase Time Segment 2 */
    vuint32_t _unused_16:6;
    vuint32_t DRJW:4;                  /* Data Phase Resynchronization Jump Width */
    vuint32_t _unused_26:6;
  } B;
} FlexCAN_2_EDCBT_tag;

typedef union FlexCAN_2_ETDC_union_tag { /* Enhanced Transceiver Delay Compensation */
  vuint32_t R;
  struct {
    vuint32_t ETDCVAL:8;               /* Enhanced Transceiver Delay Compensation Value */
    vuint32_t _unused_8:7;
    vuint32_t ETDCFAIL:1;              /* Transceiver Delay Compensation Fail */
    vuint32_t ETDCOFF:7;               /* Enhanced Transceiver Delay Compensation Offset */
    vuint32_t _unused_23:7;
    vuint32_t TDMDIS:1;                /* Transceiver Delay Measurement Disable */
    vuint32_t ETDCEN:1;                /* Transceiver Delay Compensation Enable */
  } B;
} FlexCAN_2_ETDC_tag;

typedef union FlexCAN_2_FDCTRL_union_tag { /* CAN FD Control register */
  vuint32_t R;
  struct {
    vuint32_t TDCVAL:6;                /* Transceiver Delay Compensation Value */
    vuint32_t _unused_6:2;             /* Reserved */
    vuint32_t TDCOFF:5;                /* Transceiver Delay Compensation Offset */
    vuint32_t _unused_13:1;            /* Reserved */
    vuint32_t TDCFAIL:1;               /* Transceiver Delay Compensation Fail */
    vuint32_t TDCEN:1;                 /* Transceiver Delay Compensation Enable */
    vuint32_t MBDSR0:2;                /* Message Buffer Data Size for Region 0 */
    vuint32_t _unused_18:1;            /* Reserved */
    vuint32_t MBDSR1:2;                /* Message Buffer Data Size for Region 1 */
    vuint32_t _unused_21:1;            /* Reserved */
    vuint32_t _unused_22:2;            /* Reserved */
    vuint32_t _unused_24:1;            /* Reserved */
    vuint32_t _unused_25:2;            /* Reserved */
    vuint32_t _unused_27:4;            /* Reserved */
    vuint32_t FDRATE:1;                /* Bit Rate Switch Enable */
  } B;
} FlexCAN_2_FDCTRL_tag;

typedef union FlexCAN_2_FDCBT_union_tag { /* CAN FD Bit Timing register */
  vuint32_t R;
  struct {
    vuint32_t FPSEG2:3;                /* Fast Phase Segment 2 */
    vuint32_t _unused_3:2;             /* Reserved */
    vuint32_t FPSEG1:3;                /* Fast Phase Segment 1 */
    vuint32_t _unused_8:2;             /* Reserved */
    vuint32_t FPROPSEG:5;              /* Fast Propagation Segment */
    vuint32_t _unused_15:1;            /* Reserved */
    vuint32_t FRJW:3;                  /* Fast Resync Jump Width */
    vuint32_t _unused_19:1;            /* Reserved */
    vuint32_t FPRESDIV:10;             /* Fast Prescaler Division Factor */
    vuint32_t _unused_30:2;            /* Reserved */
  } B;
} FlexCAN_2_FDCBT_tag;

typedef union FlexCAN_2_FDCRC_union_tag { /* CAN FD CRC register */
  vuint32_t R;
  struct {
    vuint32_t FD_TXCRC:21;             /* Extended Transmitted CRC value */
    vuint32_t _unused_21:3;            /* Reserved */
    vuint32_t FD_MBCRC:7;              /* CRC Mailbox Number for FD_TXCRC */
    vuint32_t _unused_31:1;            /* Reserved */
  } B;
} FlexCAN_2_FDCRC_tag;

typedef union FlexCAN_2_HR_TIME_STAMP_union_tag { /* High Resolution Time Stamp */
  vuint32_t R;
  struct {
    vuint32_t TS:32;                   /* High Resolution Time Stamp */
  } B;
} FlexCAN_2_HR_TIME_STAMP_tag;

struct FlexCAN_2_tag {
  FlexCAN_2_MCR_tag MCR;               /* Module Configuration register */
  FlexCAN_2_CTRL1_tag CTRL1;           /* Control 1 register */
  FlexCAN_2_TIMER_tag TIMER;           /* Free Running Timer */
  uint8_t FlexCAN_2_reserved0[4];
  FlexCAN_2_RXMGMASK_tag RXMGMASK;     /* Rx Mailboxes Global Mask register */
  FlexCAN_2_RX14MASK_tag RX14MASK;     /* Rx 14 Mask register */
  FlexCAN_2_RX15MASK_tag RX15MASK;     /* Rx 15 Mask register */
  FlexCAN_2_ECR_tag ECR;               /* Error Counter */
  FlexCAN_2_ESR1_tag ESR1;             /* Error and Status 1 register */
  FlexCAN_2_IMASK2_tag IMASK2;         /* Interrupt Masks 2 register */
  FlexCAN_2_IMASK1_tag IMASK1;         /* Interrupt Masks 1 register */
  FlexCAN_2_IFLAG2_tag IFLAG2;         /* Interrupt Flags 2 register */
  FlexCAN_2_IFLAG1_tag IFLAG1;         /* Interrupt Flags 1 register */
  FlexCAN_2_CTRL2_tag CTRL2;           /* Control 2 register */
  FlexCAN_2_ESR2_tag ESR2;             /* Error and Status 2 register */
  uint8_t FlexCAN_2_reserved1[8];
  FlexCAN_2_CRCR_tag CRCR;             /* CRC register */
  FlexCAN_2_RXFGMASK_tag RXFGMASK;     /* Rx FIFO Global Mask register */
  FlexCAN_2_RXFIR_tag RXFIR;           /* Rx FIFO Information register */
  FlexCAN_2_CBT_tag CBT;               /* CAN Bit Timing register */
  uint8_t FlexCAN_2_reserved2[44];
  FlexCAN_2_MB_tag MB[64];
  uint8_t FlexCAN_2_reserved3[1024];
  FlexCAN_2_RXIMR_tag RXIMR[64];       /* Rx Individual Mask registers */
  uint8_t FlexCAN_2_reserved4[352];
  FlexCAN_2_MECR_tag MECR;             /* Memory Error Control register */
  FlexCAN_2_ERRIAR_tag ERRIAR;         /* Error Injection Address register */
  FlexCAN_2_ERRIDPR_tag ERRIDPR;       /* Error Injection Data Pattern register */
  FlexCAN_2_ERRIPPR_tag ERRIPPR;       /* Error Injection Parity Pattern register */
  FlexCAN_2_RERRAR_tag RERRAR;         /* Error Report Address register */
  FlexCAN_2_RERRDR_tag RERRDR;         /* Error Report Data register */
  FlexCAN_2_RERRSYNR_tag RERRSYNR;     /* Error Report Syndrome register */
  FlexCAN_2_ERRSR_tag ERRSR;           /* Error Status register */
  uint8_t FlexCAN_2_reserved5[240];
  FlexCAN_2_EPRS_tag EPRS;             /* Enhanced CAN Bit Timing Prescalers */
  FlexCAN_2_ENCBT_tag ENCBT;           /* Enhanced Nominal CAN Bit Timing */
  FlexCAN_2_EDCBT_tag EDCBT;           /* Enhanced Data Phase CAN bit Timing */
  FlexCAN_2_ETDC_tag ETDC;             /* Enhanced Transceiver Delay Compensation */
  FlexCAN_2_FDCTRL_tag FDCTRL;         /* CAN FD Control register */
  FlexCAN_2_FDCBT_tag FDCBT;           /* CAN FD Bit Timing register */
  FlexCAN_2_FDCRC_tag FDCRC;           /* CAN FD CRC register */
  uint8_t FlexCAN_2_reserved6[36];
  FlexCAN_2_HR_TIME_STAMP_tag HR_TIME_STAMP[64]; /* High Resolution Time Stamp */
};


/* ============================================================================
   =============================== Module: I3C ================================
   ============================================================================ */

typedef union I3C_MCONFIG_union_tag {  /* Master Configuration */
  vuint32_t R;
  struct {
    vuint32_t MSTENA:2;                /* Master enable */
    vuint32_t _unused_2:1;             /* Reserved */
    vuint32_t DISTO:1;                 /* Disable Timeout */
    vuint32_t HKEEP:2;                 /* High-Keeper */
    vuint32_t ODSTOP:1;                /* Open drain stop */
    vuint32_t PERLOW:1;                /* Period low */
    vuint32_t PPBAUD:4;                /* Push-pull baud rate */
    vuint32_t PPLOW:4;                 /* Push-Pull low */
    vuint32_t ODBAUD:8;                /* Open drain baud rate */
    vuint32_t ODHPP:1;                 /* Open drain high push-pull */
    vuint32_t SKEW:3;                  /* Skew */
    vuint32_t I2CBAUD:4;               /* I2C baud rate */
  } B;
} I3C_MCONFIG_tag;

typedef union I3C_SCONFIG_union_tag {  /* Slave Configuration */
  vuint32_t R;
  struct {
    vuint32_t SLVENA:1;                /* Slave enable */
    vuint32_t NACK:1;                  /* Not acknowledge */
    vuint32_t MATCHSS:1;               /* Match START or STOP */
    vuint32_t S0IGNORE:1;              /* S0/S1 errors ignore */
    vuint32_t DDROK:1;                 /* Double Data Rate OK */
    vuint32_t _unused_5:2;
    vuint32_t _unused_7:1;             /* Reserved */
    vuint32_t _unused_8:1;
    vuint32_t OFFLINE:1;               /* Offline */
    vuint32_t _unused_10:2;
    vuint32_t _unused_12:4;            /* Reserved */
    vuint32_t BAMATCH:6;               /* Bus available match */
    vuint32_t _unused_22:2;
    vuint32_t _unused_24:1;            /* Reserved */
    vuint32_t SADDR:7;                 /* Static address */
  } B;
} I3C_SCONFIG_tag;

typedef union I3C_SSTATUS_union_tag {  /* Slave Status */
  vuint32_t R;
  struct {
    vuint32_t STNOTSTOP:1;             /* Status not stop */
    vuint32_t STMSG:1;                 /* Status message */
    vuint32_t STCCCH:1;                /* Status Common Command Code Handler */
    vuint32_t STREQRD:1;               /* Status request read */
    vuint32_t STREQWR:1;               /* Status request write */
    vuint32_t STDAA:1;                 /* Status Dynamic Address Assignment */
    vuint32_t STHDR:1;                 /* Status High Data Rate */
    vuint32_t _unused_7:1;             /* Reserved */
    vuint32_t START:1;                 /* Start */
    vuint32_t MATCHED:1;               /* Matched */
    vuint32_t STOP:1;                  /* Stop */
    vuint32_t RX_PEND:1;               /* Received message pending */
    vuint32_t TXNOTFULL:1;             /* Transmit buffer is not full */
    vuint32_t DACHG:1;                 /* DACHG */
    vuint32_t CCC:1;                   /* Common Command Code */
    vuint32_t ERRWARN:1;               /* Error warning */
    vuint32_t HDRMATCH:1;              /* High Data Rate command match */
    vuint32_t CHANDLED:1;              /* Common Command Code handled */
    vuint32_t EVENT:1;                 /* Event */
    vuint32_t _unused_19:1;
    vuint32_t EVDET:2;                 /* Event details */
    vuint32_t _unused_22:2;            /* Reserved */
    vuint32_t IBIDIS:1;                /* In-Band Interrupts are disabled */
    vuint32_t MRDIS:1;                 /* Master requests are disabled */
    vuint32_t _unused_26:1;            /* Reserved */
    vuint32_t HJDIS:1;                 /* Hot-Join is disabled */
    vuint32_t ACTSTATE:2;              /* Activity state from Common Command Codes (CCC) */
    vuint32_t TIMECTRL:2;              /* Time control */
  } B;
} I3C_SSTATUS_tag;

typedef union I3C_SCTRL_union_tag {    /* Slave Control */
  vuint32_t R;
  struct {
    vuint32_t EVENT:2;                 /* EVENT */
    vuint32_t _unused_2:1;             /* Reserved */
    vuint32_t EXTDATA:1;               /* Extended Data */
    vuint32_t MAPIDX:1;                /* Map Index */
    vuint32_t _unused_5:3;
    vuint32_t IBIDATA:8;               /* In-Band Interrupt data */
    vuint32_t PENDINT:4;               /* Pending interrupt */
    vuint32_t ACTSTATE:2;              /* Activity state (of slave) */
    vuint32_t _unused_22:2;            /* Reserved */
    vuint32_t VENDINFO:8;              /* Vendor information */
  } B;
} I3C_SCTRL_tag;

typedef union I3C_SINTSET_union_tag {  /* Slave Interrupt Set */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:8;             /* Reserved */
    vuint32_t START:1;                 /* Start interrupt enable */
    vuint32_t MATCHED:1;               /* Match interrupt enable */
    vuint32_t STOP:1;                  /* Stop interrupt enable */
    vuint32_t RXPEND:1;                /* Receive interrupt enable */
    vuint32_t TXSEND:1;                /* Transmit interrupt enable */
    vuint32_t DACHG:1;                 /* Dynamic address change interrupt enable */
    vuint32_t CCC:1;                   /* Common Command Code (CCC) (that was not handled by I3C module) interrupt enable */
    vuint32_t ERRWARN:1;               /* Error/warning interrupt enable */
    vuint32_t DDRMATCHED:1;            /* Double Data Rate (DDR) interrupt enable */
    vuint32_t CHANDLED:1;              /* Common Command Code (CCC) (that was handled by I3C module) interrupt enable */
    vuint32_t EVENT:1;                 /* Event interrupt enable */
    vuint32_t _unused_19:1;
    vuint32_t _unused_20:12;           /* Reserved */
  } B;
} I3C_SINTSET_tag;

typedef union I3C_SINTCLR_union_tag {  /* Slave Interrupt Clear */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:8;             /* Reserved */
    vuint32_t START:1;                 /* START interrupt enable clear */
    vuint32_t MATCHED:1;               /* MATCHED interrupt enable clear */
    vuint32_t STOP:1;                  /* STOP interrupt enable clear */
    vuint32_t RXPEND:1;                /* RXPEND interrupt enable clear */
    vuint32_t TXSEND:1;                /* TXSEND interrupt enable clear */
    vuint32_t DACHG:1;                 /* DACHG interrupt enable clear */
    vuint32_t CCC:1;                   /* CCC interrupt enable clear */
    vuint32_t ERRWARN:1;               /* ERRWARN interrupt enable clear */
    vuint32_t DDRMATCHED:1;            /* DDRMATCHED interrupt enable clear */
    vuint32_t CHANDLED:1;              /* CHANDLED interrupt enable clear */
    vuint32_t EVENT:1;                 /* EVENT interrupt enable clear */
    vuint32_t _unused_19:1;
    vuint32_t _unused_20:12;           /* Reserved */
  } B;
} I3C_SINTCLR_tag;

typedef union I3C_SINTMASKED_union_tag { /* Slave Interrupt Mask */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:8;             /* Reserved */
    vuint32_t START:1;                 /* START interrupt mask */
    vuint32_t MATCHED:1;               /* MATCHED interrupt mask */
    vuint32_t STOP:1;                  /* STOP interrupt mask */
    vuint32_t RXPEND:1;                /* RXPEND interrupt mask */
    vuint32_t TXSEND:1;                /* TXSEND interrupt mask */
    vuint32_t DACHG:1;                 /* DACHG interrupt mask */
    vuint32_t CCC:1;                   /* CCC interrupt mask */
    vuint32_t ERRWARN:1;               /* ERRWARN interrupt mask */
    vuint32_t DDRMATCHED:1;            /* DDRMATCHED interrupt mask */
    vuint32_t CHANDLED:1;              /* CHANDLED interrupt mask */
    vuint32_t EVENT:1;                 /* EVENT interrupt mask */
    vuint32_t _unused_19:13;           /* Reserved */
  } B;
} I3C_SINTMASKED_tag;

typedef union I3C_SERRWARN_union_tag { /* Slave Errors and Warnings */
  vuint32_t R;
  struct {
    vuint32_t ORUN:1;                  /* Overrun error */
    vuint32_t URUN:1;                  /* Underrun error */
    vuint32_t URUNNACK:1;              /* Underrun and Not Acknowledged (NACKed) error */
    vuint32_t TERM:1;                  /* Terminated error */
    vuint32_t INVSTART:1;              /* Invalid start error */
    vuint32_t _unused_5:3;             /* Reserved */
    vuint32_t SPAR:1;                  /* SDR parity error */
    vuint32_t HPAR:1;                  /* HDR parity error */
    vuint32_t HCRC:1;                  /* HDR-DDR CRC error */
    vuint32_t S0S1:1;                  /* S0 or S1 error */
    vuint32_t _unused_12:1;
    vuint32_t _unused_13:1;
    vuint32_t _unused_14:2;
    vuint32_t OREAD:1;                 /* Over-read error */
    vuint32_t OWRITE:1;                /* Over-write error */
    vuint32_t _unused_18:2;
    vuint32_t _unused_20:1;
    vuint32_t _unused_21:1;
    vuint32_t _unused_22:10;
  } B;
} I3C_SERRWARN_tag;

typedef union I3C_SDMACTRL_union_tag { /* Slave DMA Control */
  vuint32_t R;
  struct {
    vuint32_t DMAFB:2;                 /* DMA Read (From-bus) trigger */
    vuint32_t DMATB:2;                 /* DMA Write (To-bus) trigger */
    vuint32_t DMAWIDTH:2;              /* Width of DMA operations */
    vuint32_t _unused_6:26;            /* Reserved */
  } B;
} I3C_SDMACTRL_tag;

typedef union I3C_SDATACTRL_union_tag { /* Slave Data Control */
  vuint32_t R;
  struct {
    vuint32_t FLUSHTB:1;               /* Flush the to-bus buffer/FIFO */
    vuint32_t FLUSHFB:1;               /* Flushes the from-bus buffer/FIFO */
    vuint32_t _unused_2:1;             /* Reserved */
    vuint32_t UNLOCK:1;                /* Unlock */
    vuint32_t TXTRIG:2;                /* Trigger level for TX FIFO emptiness */
    vuint32_t RXTRIG:2;                /* Trigger level for RX FIFO fullness */
    vuint32_t _unused_8:8;             /* Reserved */
    vuint32_t TXCOUNT:5;               /* Count of bytes in TX */
    vuint32_t _unused_21:1;
    vuint32_t _unused_22:2;
    vuint32_t RXCOUNT:5;               /* Count of bytes in RX */
    vuint32_t _unused_29:1;
    vuint32_t TXFULL:1;                /* TX is full */
    vuint32_t RXEMPTY:1;               /* RX is empty */
  } B;
} I3C_SDATACTRL_tag;

typedef union I3C_SWDATAB_union_tag {  /* Slave Write Data Byte */
  vuint32_t R;
  struct {
    vuint32_t DATA:8;                  /* The data byte to send to the master */
    vuint32_t END:1;                   /* End */
    vuint32_t _unused_9:7;             /* Reserved */
    vuint32_t END_ALSO:1;              /* End also */
    vuint32_t _unused_17:15;           /* Reserved */
  } B;
} I3C_SWDATAB_tag;

typedef union I3C_SWDATABE_union_tag { /* Slave Write Data Byte End */
  vuint32_t R;
  struct {
    vuint32_t DATA:8;                  /* The data byte to send to the master */
    vuint32_t _unused_8:24;            /* Reserved */
  } B;
} I3C_SWDATABE_tag;

typedef union I3C_SWDATAH_union_tag {  /* Slave Write Data Half-word */
  vuint32_t R;
  struct {
    vuint32_t DATA0:8;                 /* The 1st byte to send to the master */
    vuint32_t DATA1:8;                 /* The 2nd byte to send to the master */
    vuint32_t END:1;                   /* End of message */
    vuint32_t _unused_17:15;           /* Reserved */
  } B;
} I3C_SWDATAH_tag;

typedef union I3C_SWDATAHE_union_tag { /* Slave Write Data Half-word End */
  vuint32_t R;
  struct {
    vuint32_t DATA0:8;                 /* The 1st byte to send to the master */
    vuint32_t DATA1:8;                 /* The 2nd byte to send to the master */
    vuint32_t _unused_16:16;           /* Reserved */
  } B;
} I3C_SWDATAHE_tag;

typedef union I3C_SRDATAB_union_tag {  /* Slave Read Data Byte */
  vuint32_t R;
  struct {
    vuint32_t DATA0:8;                 /* Byte read from the master */
    vuint32_t _unused_8:24;            /* Reserved */
  } B;
} I3C_SRDATAB_tag;

typedef union I3C_SRDATAH_union_tag {  /* Slave Read Data Half-word */
  vuint32_t R;
  struct {
    vuint32_t LSB:8;                   /* The 1st byte read from the slave */
    vuint32_t MSB:8;                   /* The 2nd byte read from the slave */
    vuint32_t _unused_16:16;           /* Reserved */
  } B;
} I3C_SRDATAH_tag;

typedef union I3C_SCAPABILITIES2_union_tag { /* Slave Capabilities 2 */
  vuint32_t R;
  struct {
    vuint32_t MAPCNT:4;                /* Map Count */
    vuint32_t I2C10B:1;                /* I2C 10-bit Address */
    vuint32_t I2CRST:1;                /* I2C SW Reset */
    vuint32_t I2CDEVID:1;              /* I2C Device ID */
    vuint32_t _unused_7:1;
    vuint32_t IBIEXT:1;                /* In-Band Interrupt EXTDATA */
    vuint32_t IBIXREG:1;               /* In-Band Interrupt Extended Register */
    vuint32_t _unused_10:6;
    vuint32_t V1_1:1;                  /* Version 1.1 */
    vuint32_t SLVRST:1;                /* Slave Reset */
    vuint32_t GROUP:2;                 /* GROUP */
    vuint32_t _unused_20:1;
    vuint32_t AASA:1;                  /* Supports SETAASA */
    vuint32_t SSTSUB:1;                /* Slave-Slave(s)-Tunnel subscriber capable */
    vuint32_t SSTWR:1;                 /* Slave-Slave(s)-Tunnel write capable */
    vuint32_t _unused_24:8;
  } B;
} I3C_SCAPABILITIES2_tag;

typedef union I3C_SCAPABILITIES_union_tag { /* Slave Capabilities */
  vuint32_t R;
  struct {
    vuint32_t IDENA:2;                 /* ID 48b handler */
    vuint32_t IDREG:4;                 /* ID register */
    vuint32_t HDRSUPP:2;               /* HDR support */
    vuint32_t _unused_8:1;
    vuint32_t MASTER:1;                /* Master */
    vuint32_t SADDR:2;                 /* Static address */
    vuint32_t CCCHANDLE:4;             /* Common Command Codes (CCC) handling */
    vuint32_t IBI_MR_HJ:5;             /* In-Band Interrupts, Master Requests, Hot Join events */
    vuint32_t TIMECTRL:1;              /* Time control */
    vuint32_t _unused_22:1;            /* Reserved */
    vuint32_t EXTFIFO:3;               /* External FIFO */
    vuint32_t FIFOTX:2;                /* FIFO transmit */
    vuint32_t FIFORX:2;                /* FIFO receive */
    vuint32_t INT:1;                   /* INT */
    vuint32_t DMA:1;                   /* DMA */
  } B;
} I3C_SCAPABILITIES_tag;

typedef union I3C_SMAXLIMITS_union_tag { /* Slave Maximum Limits */
  vuint32_t R;
  struct {
    vuint32_t MAXRD:12;                /* Maximum read length */
    vuint32_t _unused_12:4;            /* Reserved */
    vuint32_t MAXWR:12;                /* Maximum write length */
    vuint32_t _unused_28:4;            /* Reserved */
  } B;
} I3C_SMAXLIMITS_tag;

typedef union I3C_SIDPARTNO_union_tag { /* Slave ID Part Number */
  vuint32_t R;
  struct {
    vuint32_t PARTNO:32;               /* Part number */
  } B;
} I3C_SIDPARTNO_tag;

typedef union I3C_SIDEXT_union_tag {   /* Slave ID Extension */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:4;
    vuint32_t _unused_4:3;
    vuint32_t _unused_7:1;             /* Reserved */
    vuint32_t DCR:8;                   /* Device Characteristic Register */
    vuint32_t BCR:8;                   /* Bus Characteristics Register */
    vuint32_t _unused_24:8;            /* Reserved */
  } B;
} I3C_SIDEXT_tag;

typedef union I3C_SVENDORID_union_tag { /* Slave Vendor ID */
  vuint32_t R;
  struct {
    vuint32_t VID:15;                  /* Vendor ID */
    vuint32_t _unused_15:17;           /* Reserved */
  } B;
} I3C_SVENDORID_tag;

typedef union I3C_STCCLOCK_union_tag { /* Slave Time Control Clock */
  vuint32_t R;
  struct {
    vuint32_t ACCURACY:8;              /* Clock accuracy */
    vuint32_t FREQ:8;                  /* Clock frequency */
    vuint32_t _unused_16:16;           /* Reserved */
  } B;
} I3C_STCCLOCK_tag;

typedef union I3C_SMSGMAPADDR_union_tag { /* Slave Message Map Address */
  vuint32_t R;
  struct {
    vuint32_t MAPLAST:4;               /* Matched Address Index */
    vuint32_t LASTSTATIC:1;            /* Last Static Address Matched */
    vuint32_t _unused_5:3;
    vuint32_t MAPLASTM1:4;             /* Matched Previous Address Index 1 */
    vuint32_t _unused_12:4;
    vuint32_t MAPLASTM2:4;             /* Matched Previous Index 2 */
    vuint32_t _unused_20:12;
  } B;
} I3C_SMSGMAPADDR_tag;

typedef union I3C_MCTRL_union_tag {    /* Master Main Control */
  vuint32_t R;
  struct {
    vuint32_t REQUEST:3;               /* Request */
    vuint32_t _unused_3:1;             /* Reserved */
    vuint32_t TYPE:2;                  /* Bus type with EmitStartAddr */
    vuint32_t IBIRESP:2;               /* In-Band Interrupt (IBI) response */
    vuint32_t DIR:1;                   /* DIR */
    vuint32_t ADDR:7;                  /* ADDR */
    vuint32_t RDTERM:8;                /* Read terminate */
    vuint32_t _unused_24:8;            /* Reserved */
  } B;
} I3C_MCTRL_tag;

typedef union I3C_MSTATUS_union_tag {  /* Master Status */
  vuint32_t R;
  struct {
    vuint32_t STATE:3;                 /* State of the master */
    vuint32_t _unused_3:1;             /* Reserved */
    vuint32_t BETWEEN:1;               /* Between messages or Dynamic Address Assignments (DAA) */
    vuint32_t NACKED:1;                /* Not acknowledged */
    vuint32_t IBITYPE:2;               /* In-Band Interrupt (IBI) type */
    vuint32_t SLVSTART:1;              /* Slave start */
    vuint32_t MCTRLDONE:1;             /* Master control done */
    vuint32_t COMPLETE:1;              /* COMPLETE */
    vuint32_t RXPEND:1;                /* RXPEND */
    vuint32_t TXNOTFULL:1;             /* TX buffer/FIFO not yet full */
    vuint32_t IBIWON:1;                /* In-Band Interrupt (IBI) won */
    vuint32_t _unused_14:1;            /* Reserved */
    vuint32_t ERRWARN:1;               /* Error or warning */
    vuint32_t _unused_16:3;            /* Reserved */
    vuint32_t NOWMASTER:1;             /* Now master (now this module is a master) */
    vuint32_t _unused_20:4;            /* Reserved */
    vuint32_t IBIADDR:7;               /* IBI address */
    vuint32_t _unused_31:1;            /* Reserved */
  } B;
} I3C_MSTATUS_tag;

typedef union I3C_MIBIRULES_union_tag { /* Master In-band Interrupt Registry and Rules */
  vuint32_t R;
  struct {
    vuint32_t ADDR0:6;                 /* ADDR0 */
    vuint32_t ADDR1:6;                 /* ADDR1 */
    vuint32_t ADDR2:6;                 /* ADDR2 */
    vuint32_t ADDR3:6;                 /* ADDR3 */
    vuint32_t ADDR4:6;                 /* ADDR4 */
    vuint32_t MSB0:1;                  /* Set Most Significant address Bit to 0 */
    vuint32_t NOBYTE:1;                /* No IBI byte */
  } B;
} I3C_MIBIRULES_tag;

typedef union I3C_MINTSET_union_tag {  /* Master Interrupt Set */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:8;             /* Reserved */
    vuint32_t SLVSTART:1;              /* Slave start interrupt enable */
    vuint32_t MCTRLDONE:1;             /* Master control done interrupt enable */
    vuint32_t COMPLETE:1;              /* Completed message interrupt enable */
    vuint32_t RXPEND:1;                /* RX pending interrupt enable */
    vuint32_t TXNOTFULL:1;             /* TX buffer/FIFO is not full interrupt enable */
    vuint32_t IBIWON:1;                /* In-Band Interrupt (IBI) won interrupt enable */
    vuint32_t _unused_14:1;            /* Reserved */
    vuint32_t ERRWARN:1;               /* Error or warning (ERRWARN) interrupt enable */
    vuint32_t _unused_16:3;            /* Reserved */
    vuint32_t NOWMASTER:1;             /* Now master (now this I3C module is a master) interrupt enable */
    vuint32_t _unused_20:12;           /* Reserved */
  } B;
} I3C_MINTSET_tag;

typedef union I3C_MINTCLR_union_tag {  /* Master Interrupt Clear */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:8;             /* Reserved */
    vuint32_t SLVSTART:1;              /* SLVSTART interrupt enable clear */
    vuint32_t MCTRLDONE:1;             /* MCTRLDONE interrupt enable clear */
    vuint32_t COMPLETE:1;              /* COMPLETE interrupt enable clear */
    vuint32_t RXPEND:1;                /* RXPEND interrupt enable clear */
    vuint32_t TXNOTFULL:1;             /* TXNOTFULL interrupt enable clear */
    vuint32_t IBIWON:1;                /* IBIWON interrupt enable clear */
    vuint32_t _unused_14:1;            /* Reserved */
    vuint32_t ERRWARN:1;               /* ERRWARN interrupt enable clear */
    vuint32_t _unused_16:3;            /* Reserved */
    vuint32_t NOWMASTER:1;             /* NOWMASTER interrupt enable clear */
    vuint32_t _unused_20:12;           /* Reserved */
  } B;
} I3C_MINTCLR_tag;

typedef union I3C_MINTMASKED_union_tag { /* Master Interrupt Mask */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:8;             /* Reserved */
    vuint32_t SLVSTART:1;              /* SLVSTART interrupt mask */
    vuint32_t MCTRLDONE:1;             /* MCTRLDONE interrupt mask */
    vuint32_t COMPLETE:1;              /* COMPLETE interrupt mask */
    vuint32_t RXPEND:1;                /* RXPEND interrupt mask */
    vuint32_t TXNOTFULL:1;             /* TXNOTFULL interrupt mask */
    vuint32_t IBIWON:1;                /* IBIWON interrupt mask */
    vuint32_t _unused_14:1;            /* Reserved */
    vuint32_t ERRWARN:1;               /* ERRWARN interrupt mask */
    vuint32_t _unused_16:3;            /* Reserved */
    vuint32_t NOWMASTER:1;             /* NOWMASTER interrupt mask */
    vuint32_t _unused_20:12;           /* Reserved */
  } B;
} I3C_MINTMASKED_tag;

typedef union I3C_MERRWARN_union_tag { /* Master Errors and Warnings */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:1;             /* Reserved */
    vuint32_t _unused_1:1;             /* Reserved */
    vuint32_t NACK:1;                  /* Not acknowledge (NACK) error */
    vuint32_t WRABT:1;                 /* WRABT (Write abort) error */
    vuint32_t TERM:1;                  /* Terminate error */
    vuint32_t _unused_5:4;             /* Reserved */
    vuint32_t HPAR:1;                  /* High data rate parity */
    vuint32_t HCRC:1;                  /* High data rate CRC error */
    vuint32_t _unused_11:1;            /* Reserved */
    vuint32_t _unused_12:1;
    vuint32_t _unused_13:3;            /* Reserved */
    vuint32_t OREAD:1;                 /* Over-read error */
    vuint32_t OWRITE:1;                /* Over-write error */
    vuint32_t MSGERR:1;                /* Message error */
    vuint32_t INVREQ:1;                /* Invalid request error */
    vuint32_t TIMEOUT:1;               /* TIMEOUT error */
    vuint32_t _unused_21:1;
    vuint32_t _unused_22:10;           /* Reserved */
  } B;
} I3C_MERRWARN_tag;

typedef union I3C_MDMACTRL_union_tag { /* Master DMA Control */
  vuint32_t R;
  struct {
    vuint32_t DMAFB:2;                 /* DMA from bus */
    vuint32_t DMATB:2;                 /* DMA to bus */
    vuint32_t DMAWIDTH:2;              /* DMA width */
    vuint32_t _unused_6:26;            /* Reserved */
  } B;
} I3C_MDMACTRL_tag;

typedef union I3C_MDATACTRL_union_tag { /* Master Data Control */
  vuint32_t R;
  struct {
    vuint32_t FLUSHTB:1;               /* Flush to-bus buffer/FIFO */
    vuint32_t FLUSHFB:1;               /* Flush from-bus buffer/FIFO */
    vuint32_t _unused_2:1;             /* Reserved */
    vuint32_t UNLOCK:1;                /* Unlock */
    vuint32_t TXTRIG:2;                /* TX trigger level */
    vuint32_t RXTRIG:2;                /* RX trigger level */
    vuint32_t _unused_8:8;             /* Reserved */
    vuint32_t TXCOUNT:5;               /* TX byte count */
    vuint32_t _unused_21:1;
    vuint32_t _unused_22:2;
    vuint32_t RXCOUNT:5;               /* RX byte count */
    vuint32_t _unused_29:1;
    vuint32_t TXFULL:1;                /* TX is full */
    vuint32_t RXEMPTY:1;               /* RX is empty */
  } B;
} I3C_MDATACTRL_tag;

typedef union I3C_MWDATAB_union_tag {  /* Master Write Data Byte */
  vuint32_t R;
  struct {
    vuint32_t VALUE:8;                 /* Data byte */
    vuint32_t END:1;                   /* End of message */
    vuint32_t _unused_9:7;             /* Reserved */
    vuint32_t END_ALSO:1;              /* End of message also */
    vuint32_t _unused_17:15;           /* Reserved */
  } B;
} I3C_MWDATAB_tag;

typedef union I3C_MWDATABE_union_tag { /* Master Write Data Byte End */
  vuint32_t R;
  struct {
    vuint32_t VALUE:8;                 /* Data */
    vuint32_t _unused_8:24;            /* Reserved */
  } B;
} I3C_MWDATABE_tag;

typedef union I3C_MWDATAH_union_tag {  /* Master Write Data Half-word */
  vuint32_t R;
  struct {
    vuint32_t DATA0:8;                 /* Data byte 0 */
    vuint32_t DATA1:8;                 /* Data byte 1 */
    vuint32_t END:1;                   /* End of message */
    vuint32_t _unused_17:15;           /* Reserved */
  } B;
} I3C_MWDATAH_tag;

typedef union I3C_MWDATAHE_union_tag { /* Master Write Data Byte End */
  vuint32_t R;
  struct {
    vuint32_t DATA0:8;                 /* DATA 0 */
    vuint32_t DATA1:8;                 /* DATA 1 */
    vuint32_t _unused_16:16;           /* Reserved */
  } B;
} I3C_MWDATAHE_tag;

typedef union I3C_MRDATAB_union_tag {  /* Master Read Data Byte */
  vuint32_t R;
  struct {
    vuint32_t VALUE:8;                 /* VALUE */
    vuint32_t _unused_8:24;            /* Reserved */
  } B;
} I3C_MRDATAB_tag;

typedef union I3C_MRDATAH_union_tag {  /* Master Read Data Half-word */
  vuint32_t R;
  struct {
    vuint32_t LSB:8;                   /* LSB */
    vuint32_t MSB:8;                   /* MSB */
    vuint32_t _unused_16:16;           /* Reserved */
  } B;
} I3C_MRDATAH_tag;

typedef union I3C_MWDATAB1_union_tag { /* Byte-only Write Byte Data (to bus) */
  vuint32_t R;
  struct {
    vuint32_t VALUE:8;                 /* Value */
    vuint32_t _unused_8:24;
  } B;
} I3C_MWDATAB1_tag;

typedef union I3C_MWMSG_SDR_MWMSG_SDR_CONTROL_union_tag { /* Master Write Message in SDR mode */
  vuint32_t R;
  struct {
    vuint32_t DIR:1;                   /* Direction */
    vuint32_t ADDR:7;                  /* Address to be written to */
    vuint32_t END:1;                   /* End of SDR message */
    vuint32_t _unused_9:1;             /* Reserved */
    vuint32_t I2C:1;                   /* I2C */
    vuint32_t LEN:5;                   /* Length */
    vuint32_t _unused_16:16;           /* Reserved */
  } B;
} I3C_MWMSG_SDR_MWMSG_SDR_CONTROL_tag;

typedef union I3C_MWMSG_SDR_MWMSG_SDR_DATA_union_tag { /* Master Write Message Data in SDR mode */
  vuint32_t R;
  struct {
    vuint32_t DATA16B:16;              /* Data */
    vuint32_t _unused_16:1;
    vuint32_t _unused_17:15;           /* Reserved */
  } B;
} I3C_MWMSG_SDR_MWMSG_SDR_DATA_tag;

typedef union I3C_MWMSG_SDR_union_tag {
  I3C_MWMSG_SDR_MWMSG_SDR_CONTROL_tag MWMSG_SDR_CONTROL; /* Master Write Message in SDR mode */
  I3C_MWMSG_SDR_MWMSG_SDR_DATA_tag MWMSG_SDR_DATA; /* Master Write Message Data in SDR mode */
} I3C_MWMSG_SDR_tag;

typedef union I3C_MRMSG_SDR_union_tag { /* Master Read Message in SDR mode */
  vuint32_t R;
  struct {
    vuint32_t DATA:16;                 /* Data */
    vuint32_t _unused_16:16;           /* Reserved */
  } B;
} I3C_MRMSG_SDR_tag;

typedef union I3C_MWMSG_DDR_MWMSG_DDR_CONTROL_union_tag { /* Master Write Message in DDR mode */
  vuint32_t R;
  struct {
    vuint32_t LEN:10;                  /* Length of message */
    vuint32_t _unused_10:4;            /* Reserved */
    vuint32_t END:1;                   /* End of message */
    vuint32_t _unused_15:1;            /* Reserved */
    vuint32_t _unused_16:16;           /* Reserved */
  } B;
} I3C_MWMSG_DDR_MWMSG_DDR_CONTROL_tag;

typedef union I3C_MWMSG_DDR_MWMSG_DDR_DATA_union_tag { /* Master Write Message Data in DDR mode */
  vuint32_t R;
  struct {
    vuint32_t DATA16B:16;              /* Data */
    vuint32_t _unused_16:1;
    vuint32_t _unused_17:15;           /* Reserved */
  } B;
} I3C_MWMSG_DDR_MWMSG_DDR_DATA_tag;

typedef union I3C_MWMSG_DDR_union_tag {
  I3C_MWMSG_DDR_MWMSG_DDR_CONTROL_tag MWMSG_DDR_CONTROL; /* Master Write Message in DDR mode */
  I3C_MWMSG_DDR_MWMSG_DDR_DATA_tag MWMSG_DDR_DATA; /* Master Write Message Data in DDR mode */
} I3C_MWMSG_DDR_tag;

typedef union I3C_MRMSG_DDR_union_tag { /* Master Read Message in DDR mode */
  vuint32_t R;
  struct {
    vuint32_t DATA:16;                 /* Data */
    vuint32_t _unused_16:16;           /* Reserved */
  } B;
} I3C_MRMSG_DDR_tag;

typedef union I3C_MDYNADDR_union_tag { /* Master Dynamic Address */
  vuint32_t R;
  struct {
    vuint32_t DAVALID:1;               /* Dynamic address valid */
    vuint32_t DADDR:7;                 /* Dynamic address */
    vuint32_t _unused_8:24;            /* Reserved */
  } B;
} I3C_MDYNADDR_tag;

typedef union I3C_SCCCMASK_union_tag { /* CCC Mask for Unhandled CCCs */
  vuint32_t R;
  struct {
    vuint32_t BASE:1;                  /* Base */
    vuint32_t BASEBX:1;                /* BASEBX */
    vuint32_t BASEDX:1;                /* BASEDX */
    vuint32_t MEXTB:1;                 /* MEXTB */
    vuint32_t MEXTD:1;                 /* MEXTD */
    vuint32_t VENDB:1;                 /* VENDB */
    vuint32_t VENDD:1;                 /* VENDD */
    vuint32_t _unused_7:25;
  } B;
} I3C_SCCCMASK_tag;

typedef union I3C_SERRWARNMASK_union_tag { /* Mask for SERRWARN reg bits to form status bit */
  vuint32_t R;
  struct {
    vuint32_t ORUN:1;
    vuint32_t URUN:1;
    vuint32_t URUNNACK:1;
    vuint32_t TERM:1;
    vuint32_t INVSTART:1;
    vuint32_t _unused_5:3;
    vuint32_t SPAR:1;
    vuint32_t HPAR:1;
    vuint32_t HCRC:1;
    vuint32_t S0S1:1;
    vuint32_t _unused_12:2;
    vuint32_t _unused_14:18;
  } B;
} I3C_SERRWARNMASK_tag;

typedef union I3C_SMAPCTRL0_union_tag { /* Map Feature Control 0 */
  vuint32_t R;
  struct {
    vuint32_t ENA:1;                   /* Enable */
    vuint32_t DA:7;                    /* Dynamic Address */
    vuint32_t CAUSE:3;                 /* Cause */
    vuint32_t _unused_11:5;
    vuint32_t _unused_16:1;
    vuint32_t _unused_17:15;
  } B;
} I3C_SMAPCTRL0_tag;

typedef union I3C_SMAPCTRL1_union_tag { /* Map Feature Control 1 */
  vuint32_t R;
  struct {
    vuint32_t ENA:1;                   /* Enable */
    vuint32_t ADDR:7;                  /* Address */
    vuint32_t MAPSA:1;                 /* MAP Static Address */
    vuint32_t SA10B:3;                 /* Static Address 10-bit Extension */
    vuint32_t NACK:1;                  /* No Acknowledge */
    vuint32_t _unused_13:1;
    vuint32_t _unused_14:10;
    vuint32_t _unused_24:8;
  } B;
} I3C_SMAPCTRL1_tag;

typedef union I3C_IBIEXT1_union_tag {  /* Extended IBI Data 1 */
  vuint32_t R;
  struct {
    vuint32_t CNT:3;                   /* Count */
    vuint32_t _unused_3:1;
    vuint32_t MAX:3;                   /* Maximum */
    vuint32_t _unused_7:1;
    vuint32_t EXT1:8;                  /* Extra byte 1 */
    vuint32_t EXT2:8;                  /* Extra byte 2 */
    vuint32_t EXT3:8;                  /* Extra byte 3 */
  } B;
} I3C_IBIEXT1_tag;

typedef union I3C_IBIEXT2_union_tag {  /* Extended IBI Data 2 */
  vuint32_t R;
  struct {
    vuint32_t EXT4:8;                  /* Extra byte 4 */
    vuint32_t EXT5:8;                  /* Extra byte 5 */
    vuint32_t EXT6:8;                  /* Extra byte 6 */
    vuint32_t EXT7:8;                  /* Extra byte 7 */
  } B;
} I3C_IBIEXT2_tag;

struct I3C_tag {
  I3C_MCONFIG_tag MCONFIG;             /* Master Configuration */
  I3C_SCONFIG_tag SCONFIG;             /* Slave Configuration */
  I3C_SSTATUS_tag SSTATUS;             /* Slave Status */
  I3C_SCTRL_tag SCTRL;                 /* Slave Control */
  I3C_SINTSET_tag SINTSET;             /* Slave Interrupt Set */
  I3C_SINTCLR_tag SINTCLR;             /* Slave Interrupt Clear */
  I3C_SINTMASKED_tag SINTMASKED;       /* Slave Interrupt Mask */
  I3C_SERRWARN_tag SERRWARN;           /* Slave Errors and Warnings */
  I3C_SDMACTRL_tag SDMACTRL;           /* Slave DMA Control */
  uint8_t I3C_reserved0[8];
  I3C_SDATACTRL_tag SDATACTRL;         /* Slave Data Control */
  I3C_SWDATAB_tag SWDATAB;             /* Slave Write Data Byte */
  I3C_SWDATABE_tag SWDATABE;           /* Slave Write Data Byte End */
  I3C_SWDATAH_tag SWDATAH;             /* Slave Write Data Half-word */
  I3C_SWDATAHE_tag SWDATAHE;           /* Slave Write Data Half-word End */
  I3C_SRDATAB_tag SRDATAB;             /* Slave Read Data Byte */
  uint8_t I3C_reserved1[4];
  I3C_SRDATAH_tag SRDATAH;             /* Slave Read Data Half-word */
  uint8_t I3C_reserved2[16];
  I3C_SCAPABILITIES2_tag SCAPABILITIES2; /* Slave Capabilities 2 */
  I3C_SCAPABILITIES_tag SCAPABILITIES; /* Slave Capabilities */
  uint8_t I3C_reserved3[4];
  I3C_SMAXLIMITS_tag SMAXLIMITS;       /* Slave Maximum Limits */
  I3C_SIDPARTNO_tag SIDPARTNO;         /* Slave ID Part Number */
  I3C_SIDEXT_tag SIDEXT;               /* Slave ID Extension */
  I3C_SVENDORID_tag SVENDORID;         /* Slave Vendor ID */
  I3C_STCCLOCK_tag STCCLOCK;           /* Slave Time Control Clock */
  I3C_SMSGMAPADDR_tag SMSGMAPADDR;     /* Slave Message Map Address */
  uint8_t I3C_reserved4[4];
  I3C_MCTRL_tag MCTRL;                 /* Master Main Control */
  I3C_MSTATUS_tag MSTATUS;             /* Master Status */
  I3C_MIBIRULES_tag MIBIRULES;         /* Master In-band Interrupt Registry and Rules */
  I3C_MINTSET_tag MINTSET;             /* Master Interrupt Set */
  I3C_MINTCLR_tag MINTCLR;             /* Master Interrupt Clear */
  I3C_MINTMASKED_tag MINTMASKED;       /* Master Interrupt Mask */
  I3C_MERRWARN_tag MERRWARN;           /* Master Errors and Warnings */
  I3C_MDMACTRL_tag MDMACTRL;           /* Master DMA Control */
  uint8_t I3C_reserved5[8];
  I3C_MDATACTRL_tag MDATACTRL;         /* Master Data Control */
  I3C_MWDATAB_tag MWDATAB;             /* Master Write Data Byte */
  I3C_MWDATABE_tag MWDATABE;           /* Master Write Data Byte End */
  I3C_MWDATAH_tag MWDATAH;             /* Master Write Data Half-word */
  I3C_MWDATAHE_tag MWDATAHE;           /* Master Write Data Byte End */
  I3C_MRDATAB_tag MRDATAB;             /* Master Read Data Byte */
  uint8_t I3C_reserved6[4];
  I3C_MRDATAH_tag MRDATAH;             /* Master Read Data Half-word */
  I3C_MWDATAB1_tag MWDATAB1;           /* Byte-only Write Byte Data (to bus) */
  I3C_MWMSG_SDR_tag MWMSG_SDR;
  I3C_MRMSG_SDR_tag MRMSG_SDR;         /* Master Read Message in SDR mode */
  I3C_MWMSG_DDR_tag MWMSG_DDR;
  I3C_MRMSG_DDR_tag MRMSG_DDR;         /* Master Read Message in DDR mode */
  uint8_t I3C_reserved7[4];
  I3C_MDYNADDR_tag MDYNADDR;           /* Master Dynamic Address */
  uint8_t I3C_reserved8[36];
  I3C_SCCCMASK_tag SCCCMASK;           /* CCC Mask for Unhandled CCCs */
  I3C_SERRWARNMASK_tag SERRWARNMASK;   /* Mask for SERRWARN reg bits to form status bit */
  uint8_t I3C_reserved9[8];
  I3C_SMAPCTRL0_tag SMAPCTRL0;         /* Map Feature Control 0 */
  I3C_SMAPCTRL1_tag SMAPCTRL1;         /* Map Feature Control 1 */
  uint8_t I3C_reserved10[28];
  I3C_IBIEXT1_tag IBIEXT1;             /* Extended IBI Data 1 */
  I3C_IBIEXT2_tag IBIEXT2;             /* Extended IBI Data 2 */
};


/* ============================================================================
   =============================== Module: INTM ===============================
   ============================================================================ */

typedef union INTM_INTM_MM_union_tag { /* Monitor Mode */
  vuint32_t R;
  struct {
    vuint32_t MM:1;                    /* Monitor Mode */
    vuint32_t _unused_1:31;
  } B;
} INTM_INTM_MM_tag;

typedef union INTM_INTM_IACK_union_tag { /* Interrupt Acknowledge */
  vuint32_t R;
  struct {
    vuint32_t IRQ:10;
    vuint32_t _unused_10:22;
  } B;
} INTM_INTM_IACK_tag;

typedef union INTM_MON_INTM_IRQSEL_union_tag { /* Interrupt Request Select 0 */
  vuint32_t R;
  struct {
    vuint32_t IRQ:10;
    vuint32_t _unused_10:22;
  } B;
} INTM_MON_INTM_IRQSEL_tag;

typedef union INTM_MON_INTM_LATENCY_union_tag { /* INTM_LATENCY0 */
  vuint32_t R;
  struct {
    vuint32_t LAT:24;
    vuint32_t _unused_24:8;
  } B;
} INTM_MON_INTM_LATENCY_tag;

typedef union INTM_MON_INTM_TIMER_union_tag { /* Timer 0 */
  vuint32_t R;
  struct {
    vuint32_t TIMER:24;
    vuint32_t _unused_24:8;
  } B;
} INTM_MON_INTM_TIMER_tag;

typedef union INTM_MON_INTM_STATUS_union_tag { /* Status 0 */
  vuint32_t R;
  struct {
    vuint32_t STATUS:1;                /* Monitor status */
    vuint32_t _unused_1:31;
  } B;
} INTM_MON_INTM_STATUS_tag;

typedef struct INTM_MON_struct_tag {
  INTM_MON_INTM_IRQSEL_tag INTM_IRQSEL; /* Interrupt Request Select 0 */
  INTM_MON_INTM_LATENCY_tag INTM_LATENCY; /* INTM_LATENCY0 */
  INTM_MON_INTM_TIMER_tag INTM_TIMER;  /* Timer 0 */
  INTM_MON_INTM_STATUS_tag INTM_STATUS; /* Status 0 */
} INTM_MON_tag;

struct INTM_tag {
  INTM_INTM_MM_tag INTM_MM;            /* Monitor Mode */
  INTM_INTM_IACK_tag INTM_IACK;        /* Interrupt Acknowledge */
  INTM_MON_tag MON[4];
};


/* ============================================================================
   =============================== Module: JDC ================================
   ============================================================================ */

typedef union JDC_MCR_union_tag {      /* Module Configuration Register */
  vuint32_t R;
  struct {
    vuint32_t JOUT_IEN:1;              /* JOUT Interrupt Enable. */
    vuint32_t _unused_1:15;            /* Reserved */
    vuint32_t JIN_IEN:1;               /* JIN Interrupt Enable. */
    vuint32_t _unused_17:15;           /* Reserved */
  } B;
} JDC_MCR_tag;

typedef union JDC_MSR_union_tag {      /* Module Status Register */
  vuint32_t R;
  struct {
    vuint32_t JOUT_INT:1;              /* JOUT Interrupt. */
    vuint32_t _unused_1:1;             /* Reserved */
    vuint32_t JOUT_RDY:1;              /* JOUT Ready (read only). */
    vuint32_t _unused_3:13;            /* Reserved */
    vuint32_t JIN_INT:1;               /* JIN Interrupt. */
    vuint32_t _unused_17:1;            /* Reserved */
    vuint32_t JIN_RDY:1;               /* JIN Ready (read only). */
    vuint32_t _unused_19:13;           /* Reserved */
  } B;
} JDC_MSR_tag;

typedef union JDC_JOUT_IPS_union_tag { /* JTAG Output Data Register */
  vuint32_t R;
  struct {
    vuint32_t DATA:32;                 /* JOUT_IPS data. */
  } B;
} JDC_JOUT_IPS_tag;

typedef union JDC_JIN_IPS_union_tag {  /* JTAG Input Data Register */
  vuint32_t R;
  struct {
    vuint32_t DATA:32;                 /* JIN_IPS data. */
  } B;
} JDC_JIN_IPS_tag;

struct JDC_tag {
  JDC_MCR_tag MCR;                     /* Module Configuration Register */
  JDC_MSR_tag MSR;                     /* Module Status Register */
  JDC_JOUT_IPS_tag JOUT_IPS;           /* JTAG Output Data Register */
  JDC_JIN_IPS_tag JIN_IPS;             /* JTAG Input Data Register */
};


/* ============================================================================
   =============================== Module: LCU ================================
   ============================================================================ */

typedef union LCU_LC_LUTCTRL_union_tag { /* LC 0 Output 0 LUT Control */
  vuint32_t R;
  struct {
    vuint32_t LUTCTRL:16;              /* LUT Control */
    vuint32_t _unused_16:16;
  } B;
} LCU_LC_LUTCTRL_tag;

typedef union LCU_LC_FILT_union_tag {  /* LC 0 Output 0 Filter */
  vuint32_t R;
  struct {
    vuint32_t LUT_FALL_FILT:16;        /* Fall Filter */
    vuint32_t LUT_RISE_FILT:16;        /* Rise Filter */
  } B;
} LCU_LC_FILT_tag;

typedef union LCU_LC_INTDMAEN_union_tag { /* LC 0 Interrupt and DMA Enable */
  vuint32_t R;
  struct {
    vuint32_t LUT_INT_EN:4;            /* LUT Interrupt Enable */
    vuint32_t _unused_4:4;
    vuint32_t LUT_DMA_EN:4;            /* LUT DMA Enable */
    vuint32_t _unused_12:4;
    vuint32_t FORCE_INT_EN:4;          /* Force Interrupt Enable */
    vuint32_t _unused_20:4;
    vuint32_t FORCE_DMA_EN:4;          /* Force DMA Enable */
    vuint32_t _unused_28:4;
  } B;
} LCU_LC_INTDMAEN_tag;

typedef union LCU_LC_STS_union_tag {   /* LC 0 Status */
  vuint32_t R;
  struct {
    vuint32_t LUT_STS:4;               /* LUT Event */
    vuint32_t _unused_4:4;
    vuint32_t FORCESTS:4;              /* Force Event */
    vuint32_t _unused_12:20;
  } B;
} LCU_LC_STS_tag;

typedef union LCU_LC_OUTPOL_union_tag { /* LC 0 Output Polarity Control */
  vuint32_t R;
  struct {
    vuint32_t OUTPOL:4;                /* Output Polarity */
    vuint32_t _unused_4:28;
  } B;
} LCU_LC_OUTPOL_tag;

typedef union LCU_LC_FFILT_union_tag { /* LC 0 Force Filter */
  vuint32_t R;
  struct {
    vuint32_t FORCE_FILT:8;            /* Force Filter */
    vuint32_t _unused_8:8;
    vuint32_t FORCE_POL:3;             /* Force Input Polarity */
    vuint32_t _unused_19:5;
    vuint32_t COMB_EN:3;               /* Combinational Force Path (CFP) Enable */
    vuint32_t _unused_27:1;
    vuint32_t COMB_FORCE:4;            /* Combined Sensed Force Input */
  } B;
} LCU_LC_FFILT_tag;

typedef union LCU_LC_FCTRL_union_tag { /* LC 0 Force Control */
  vuint32_t R;
  struct {
    vuint32_t FORCE_SENSE0:4;          /* Force Input Sensitivity */
    vuint32_t FORCE_MODE0:2;           /* Force Clearing Mode */
    vuint32_t SYNC_SEL0:2;             /* Sync Select */
    vuint32_t FORCE_SENSE1:4;          /* Force Input Sensitivity */
    vuint32_t FORCE_MODE1:2;           /* Force Clearing Mode */
    vuint32_t SYNC_SEL1:2;             /* Sync Select */
    vuint32_t FORCE_SENSE2:4;          /* Force Input Sensitivity */
    vuint32_t FORCE_MODE2:2;           /* Force Clearing Mode */
    vuint32_t SYNC_SEL2:2;             /* Sync Select */
    vuint32_t FORCE_SENSE3:4;          /* Force Input Sensitivity */
    vuint32_t FORCE_MODE3:2;           /* Force Clearing Mode */
    vuint32_t SYNC_SEL3:2;             /* Sync Select */
  } B;
} LCU_LC_FCTRL_tag;

typedef union LCU_LC_SCTRL_union_tag { /* LC 0 Sync Control */
  vuint32_t R;
  struct {
    vuint32_t SW_MODE:4;               /* Software Sync Mode */
    vuint32_t _unused_4:4;
    vuint32_t SW_SYNC_SEL:2;           /* Software Sync Select */
    vuint32_t _unused_10:22;
  } B;
} LCU_LC_SCTRL_tag;

typedef struct LCU_LC_struct_tag {
  LCU_LC_LUTCTRL_tag LUTCTRL[4];       /* LC 0 Output 0 LUT Control */
  LCU_LC_FILT_tag FILT[4];             /* LC 0 Output 0 Filter */
  LCU_LC_INTDMAEN_tag INTDMAEN;        /* LC 0 Interrupt and DMA Enable */
  LCU_LC_STS_tag STS;                  /* LC 0 Status */
  LCU_LC_OUTPOL_tag OUTPOL;            /* LC 0 Output Polarity Control */
  LCU_LC_FFILT_tag FFILT;              /* LC 0 Force Filter */
  LCU_LC_FCTRL_tag FCTRL;              /* LC 0 Force Control */
  LCU_LC_SCTRL_tag SCTRL;              /* LC 0 Sync Control */
  uint8_t LC_reserved0[8];
} LCU_LC_tag;

typedef union LCU_MUXSEL_union_tag {   /* Mux Select */
  vuint32_t R;
  struct {
    vuint32_t MUXSEL:8;                /* Mux Select */
    vuint32_t _unused_8:24;
  } B;
} LCU_MUXSEL_tag;

typedef union LCU_CFG_union_tag {      /* Configuration */
  vuint32_t R;
  struct {
    vuint32_t WP:1;                    /* Write Protect */
    vuint32_t _unused_1:6;
    vuint32_t INCL_MUXES:1;            /* Input Muxing */
    vuint32_t NUM_SYNCS:8;             /* Sync Inputs */
    vuint32_t NUM_FORCES:8;            /* Force Inputs */
    vuint32_t NUM_LOGIC_CELLS:8;       /* LCs */
  } B;
} LCU_CFG_tag;

typedef union LCU_SWEN_union_tag {     /* Software Override Enable */
  vuint32_t R;
  struct {
    vuint32_t SWEN:12;                 /* Software Override Enable */
    vuint32_t _unused_12:20;
  } B;
} LCU_SWEN_tag;

typedef union LCU_SWVALUE_union_tag {  /* Software Override Value */
  vuint32_t R;
  struct {
    vuint32_t SWVALUE:12;              /* Software Override Value */
    vuint32_t _unused_12:20;
  } B;
} LCU_SWVALUE_tag;

typedef union LCU_OUTEN_union_tag {    /* Output Enable */
  vuint32_t R;
  struct {
    vuint32_t OUTEN:12;                /* Output Enables */
    vuint32_t _unused_12:20;
  } B;
} LCU_OUTEN_tag;

typedef union LCU_LCIN_union_tag {     /* Logic Inputs */
  vuint32_t R;
  struct {
    vuint32_t LC_INPUTS:12;            /* Logic Inputs */
    vuint32_t _unused_12:20;
  } B;
} LCU_LCIN_tag;

typedef union LCU_SWOUT_union_tag {    /* Overridden Inputs */
  vuint32_t R;
  struct {
    vuint32_t SWOUT:12;                /* Overridden Inputs */
    vuint32_t _unused_12:20;           /* Reserved */
  } B;
} LCU_SWOUT_tag;

typedef union LCU_LCOUT_union_tag {    /* Logic Outputs */
  vuint32_t R;
  struct {
    vuint32_t LCOUT:12;                /* Logic Outputs */
    vuint32_t _unused_12:20;           /* Reserved */
  } B;
} LCU_LCOUT_tag;

typedef union LCU_FORCEOUT_union_tag { /* Forced Outputs */
  vuint32_t R;
  struct {
    vuint32_t FORCEOUT:12;             /* Forced Outputs */
    vuint32_t _unused_12:20;
  } B;
} LCU_FORCEOUT_tag;

typedef union LCU_FORCESTS_union_tag { /* Force Status */
  vuint32_t R;
  struct {
    vuint32_t FORCESTS:12;             /* Force Status */
    vuint32_t _unused_12:20;
  } B;
} LCU_FORCESTS_tag;

typedef union LCU_DBGEN_union_tag {    /* Debug Mode Enable */
  vuint32_t R;
  struct {
    vuint32_t DBGEN:12;                /* Debug Mode Enable */
    vuint32_t _unused_12:20;
  } B;
} LCU_DBGEN_tag;

struct LCU_tag {
  LCU_LC_tag LC[3];
  uint8_t LCU_reserved0[320];
  LCU_MUXSEL_tag MUXSEL[12];           /* Mux Select */
  uint8_t LCU_reserved1[80];
  LCU_CFG_tag CFG;                     /* Configuration */
  LCU_SWEN_tag SWEN;                   /* Software Override Enable */
  LCU_SWVALUE_tag SWVALUE;             /* Software Override Value */
  LCU_OUTEN_tag OUTEN;                 /* Output Enable */
  LCU_LCIN_tag LCIN;                   /* Logic Inputs */
  LCU_SWOUT_tag SWOUT;                 /* Overridden Inputs */
  LCU_LCOUT_tag LCOUT;                 /* Logic Outputs */
  LCU_FORCEOUT_tag FORCEOUT;           /* Forced Outputs */
  LCU_FORCESTS_tag FORCESTS;           /* Force Status */
  uint8_t LCU_reserved2[4];
  LCU_DBGEN_tag DBGEN;                 /* Debug Mode Enable */
};


/* ============================================================================
   =============================== Module: LPCMP ==============================
   ============================================================================ */

typedef union LPCMP_VERID_union_tag {  /* Version ID Register */
  vuint32_t R;
  struct {
    vuint32_t FEATURE:16;              /* Feature Specification Number */
    vuint32_t MINOR:8;                 /* Minor Version Number */
    vuint32_t MAJOR:8;                 /* Major Version Number */
  } B;
} LPCMP_VERID_tag;

typedef union LPCMP_PARAM_union_tag {  /* Parameter Register */
  vuint32_t R;
  struct {
    vuint32_t DAC_RES:4;               /* DAC Resolution */
    vuint32_t _unused_4:28;
  } B;
} LPCMP_PARAM_tag;

typedef union LPCMP_CCR0_union_tag {   /* Comparator Control Register 0 */
  vuint32_t R;
  struct {
    vuint32_t CMP_EN:1;                /* Comparator Enable */
    vuint32_t CMP_STOP_EN:1;           /* Comparator STANDBY Mode Enable */
    vuint32_t LINKEN:1;                /* CMP-to-DAC Link Enable */
    vuint32_t _unused_3:29;            /* Reserved */
  } B;
} LPCMP_CCR0_tag;

typedef union LPCMP_CCR1_union_tag {   /* Comparator Control Register 1 */
  vuint32_t R;
  struct {
    vuint32_t WINDOW_EN:1;             /* Windowing Enable */
    vuint32_t SAMPLE_EN:1;             /* Sampling Enable */
    vuint32_t DMA_EN:1;                /* DMA Enable */
    vuint32_t COUT_INV:1;              /* Comparator Invert */
    vuint32_t COUT_SEL:1;              /* Comparator Output Select */
    vuint32_t COUT_PEN:1;              /* Comparator Output Pin Enable */
    vuint32_t COUTA_OWEN:1;            /* COUTA_OW Enable */
    vuint32_t COUTA_OW:1;              /* COUTA Output Level for Closed Window */
    vuint32_t WINDOW_INV:1;            /* WINDOW/SAMPLE Signal Invert */
    vuint32_t WINDOW_CLS:1;            /* CMPO Event Window Close */
    vuint32_t EVT_SEL:2;               /* CMPO Event Select */
    vuint32_t _unused_12:4;            /* Reserved */
    vuint32_t FILT_CNT:3;              /* Filter Sample Count */
    vuint32_t _unused_19:5;            /* Reserved */
    vuint32_t FILT_PER:8;              /* Filter Sample Period */
  } B;
} LPCMP_CCR1_tag;

typedef union LPCMP_CCR2_union_tag {   /* Comparator Control Register 2 */
  vuint32_t R;
  struct {
    vuint32_t CMP_HPMD:1;              /* CMP High Power Mode Select */
    vuint32_t _unused_1:1;             /* Reserved */
    vuint32_t OFFSET:1;                /* Comparator Offset Control */
    vuint32_t _unused_3:1;             /* Reserved */
    vuint32_t HYSTCTR:2;               /* Comparator Hysteresis Control */
    vuint32_t _unused_6:10;            /* Reserved */
    vuint32_t PSEL:3;                  /* Plus Input MUX Select */
    vuint32_t _unused_19:1;            /* Reserved */
    vuint32_t MSEL:3;                  /* Minus Input MUX Select */
    vuint32_t _unused_23:1;            /* Reserved */
    vuint32_t INPSEL:2;                /* Input Plus Select */
    vuint32_t _unused_26:2;            /* Reserved */
    vuint32_t INMSEL:2;                /* Input Minus Select */
    vuint32_t _unused_30:2;            /* Reserved */
  } B;
} LPCMP_CCR2_tag;

typedef union LPCMP_DCR_union_tag {    /* DAC Control Register */
  vuint32_t R;
  struct {
    vuint32_t DAC_EN:1;                /* DAC Enable */
    vuint32_t _unused_1:1;             /* Reserved */
    vuint32_t _unused_2:6;             /* Reserved */
    vuint32_t VRSEL:1;                 /* DAC Reference High Voltage Source Select */
    vuint32_t _unused_9:6;             /* Reserved */
    vuint32_t _unused_15:1;            /* Reserved */
    vuint32_t DAC_DATA:8;              /* DAC Output Voltage Select */
    vuint32_t _unused_24:8;            /* Reserved */
  } B;
} LPCMP_DCR_tag;

typedef union LPCMP_IER_union_tag {    /* Interrupt Enable Register */
  vuint32_t R;
  struct {
    vuint32_t CFR_IE:1;                /* Comparator Flag Rising Interrupt Enable */
    vuint32_t CFF_IE:1;                /* Comparator Flag Falling Interrupt Enable */
    vuint32_t RRF_IE:1;                /* Round-Robin Flag Interrupt Enable */
    vuint32_t _unused_3:29;            /* Reserved */
  } B;
} LPCMP_IER_tag;

typedef union LPCMP_CSR_union_tag {    /* Comparator Status Register */
  vuint32_t R;
  struct {
    vuint32_t CFR:1;                   /* Analog Comparator Flag Rising */
    vuint32_t CFF:1;                   /* Analog Comparator Flag Falling */
    vuint32_t RRF:1;                   /* Round-Robin Flag */
    vuint32_t _unused_3:5;             /* Reserved */
    vuint32_t COUT:1;                  /* Analog Comparator Output */
    vuint32_t _unused_9:23;            /* Reserved */
  } B;
} LPCMP_CSR_tag;

typedef union LPCMP_RRCR0_union_tag {  /* Round Robin Control Register 0 */
  vuint32_t R;
  struct {
    vuint32_t RR_EN:1;                 /* Round-Robin Enable */
    vuint32_t _unused_1:1;             /* Reserved */
    vuint32_t _unused_2:6;             /* Reserved */
    vuint32_t RR_NSAM:2;               /* Number of Sample Clocks */
    vuint32_t _unused_10:6;            /* Reserved */
    vuint32_t RR_INITMOD:6;            /* Initialization Delay Modulus */
    vuint32_t _unused_22:2;            /* Reserved */
    vuint32_t _unused_24:8;            /* Reserved */
  } B;
} LPCMP_RRCR0_tag;

typedef union LPCMP_RRCR1_union_tag {  /* Round Robin Control Register 1 */
  vuint32_t R;
  struct {
    vuint32_t RR_CH0EN:1;              /* Channel 0 Input Enable in Trigger Mode */
    vuint32_t RR_CH1EN:1;              /* Channel 1 Input Enable in Trigger Mode */
    vuint32_t RR_CH2EN:1;              /* Channel 2 Input Enable in Trigger Mode */
    vuint32_t RR_CH3EN:1;              /* Channel 3 Input Enable in Trigger Mode */
    vuint32_t RR_CH4EN:1;              /* Channel 4 Input Enable in Trigger Mode */
    vuint32_t RR_CH5EN:1;              /* Channel 5 Input Enable in Trigger Mode */
    vuint32_t RR_CH6EN:1;              /* Channel 6 Input Enable in Trigger Mode */
    vuint32_t RR_CH7EN:1;              /* Channel 7 Input Enable in Trigger Mode */
    vuint32_t _unused_8:8;             /* Reserved */
    vuint32_t FIXP:1;                  /* Fixed Port */
    vuint32_t _unused_17:3;            /* Reserved */
    vuint32_t FIXCH:3;                 /* Fixed Channel Select */
    vuint32_t _unused_23:9;            /* Reserved */
  } B;
} LPCMP_RRCR1_tag;

typedef union LPCMP_RRCSR_union_tag {  /* Round Robin Control and Status Register */
  vuint32_t R;
  struct {
    vuint32_t RR_CH0OUT:1;             /* Comparison Result for Channel 0 */
    vuint32_t RR_CH1OUT:1;             /* Comparison Result for Channel 1 */
    vuint32_t RR_CH2OUT:1;             /* Comparison Result for Channel 2 */
    vuint32_t RR_CH3OUT:1;             /* Comparison Result for Channel 3 */
    vuint32_t RR_CH4OUT:1;             /* Comparison Result for Channel 4 */
    vuint32_t RR_CH5OUT:1;             /* Comparison Result for Channel 5 */
    vuint32_t RR_CH6OUT:1;             /* Comparison Result for Channel 6 */
    vuint32_t RR_CH7OUT:1;             /* Comparison Result for Channel 7 */
    vuint32_t _unused_8:24;            /* Reserved */
  } B;
} LPCMP_RRCSR_tag;

typedef union LPCMP_RRSR_union_tag {   /* Round Robin Status Register */
  vuint32_t R;
  struct {
    vuint32_t RR_CH0F:1;               /* Channel 0 Input Changed Flag */
    vuint32_t RR_CH1F:1;               /* Channel 1 Input Changed Flag */
    vuint32_t RR_CH2F:1;               /* Channel 2 Input Changed Flag */
    vuint32_t RR_CH3F:1;               /* Channel 3 Input Changed Flag */
    vuint32_t RR_CH4F:1;               /* Channel 4 Input Changed Flag */
    vuint32_t RR_CH5F:1;               /* Channel 5 Input Changed Flag */
    vuint32_t RR_CH6F:1;               /* Channel 6 Input Changed Flag */
    vuint32_t RR_CH7F:1;               /* Channel 7 Input Changed Flag */
    vuint32_t _unused_8:24;            /* Reserved */
  } B;
} LPCMP_RRSR_tag;

struct LPCMP_tag {
  LPCMP_VERID_tag VERID;               /* Version ID Register */
  LPCMP_PARAM_tag PARAM;               /* Parameter Register */
  LPCMP_CCR0_tag CCR0;                 /* Comparator Control Register 0 */
  LPCMP_CCR1_tag CCR1;                 /* Comparator Control Register 1 */
  LPCMP_CCR2_tag CCR2;                 /* Comparator Control Register 2 */
  uint8_t LPCMP_reserved0[4];
  LPCMP_DCR_tag DCR;                   /* DAC Control Register */
  LPCMP_IER_tag IER;                   /* Interrupt Enable Register */
  LPCMP_CSR_tag CSR;                   /* Comparator Status Register */
  LPCMP_RRCR0_tag RRCR0;               /* Round Robin Control Register 0 */
  LPCMP_RRCR1_tag RRCR1;               /* Round Robin Control Register 1 */
  LPCMP_RRCSR_tag RRCSR;               /* Round Robin Control and Status Register */
  LPCMP_RRSR_tag RRSR;                 /* Round Robin Status Register */
};


/* ============================================================================
   =============================== Module: LPI2C ==============================
   ============================================================================ */

typedef union LPI2C_VERID_union_tag {  /* Version ID */
  vuint32_t R;
  struct {
    vuint32_t FEATURE:16;              /* Feature Specification Number */
    vuint32_t MINOR:8;                 /* Minor Version Number */
    vuint32_t MAJOR:8;                 /* Major Version Number */
  } B;
} LPI2C_VERID_tag;

typedef union LPI2C_PARAM_union_tag {  /* Parameter */
  vuint32_t R;
  struct {
    vuint32_t MTXFIFO:4;               /* Master Transmit FIFO Size */
    vuint32_t _unused_4:4;             /* Reserved */
    vuint32_t MRXFIFO:4;               /* Master Receive FIFO Size */
    vuint32_t _unused_12:4;            /* Reserved */
    vuint32_t _unused_16:16;           /* Reserved */
  } B;
} LPI2C_PARAM_tag;

typedef union LPI2C_MCR_union_tag {    /* Master Control */
  vuint32_t R;
  struct {
    vuint32_t MEN:1;                   /* Master Enable */
    vuint32_t RST:1;                   /* Software Reset */
    vuint32_t DOZEN:1;                 /* Doze mode enable */
    vuint32_t DBGEN:1;                 /* Debug Enable */
    vuint32_t _unused_4:4;             /* Reserved */
    vuint32_t RTF:1;                   /* Reset Transmit FIFO */
    vuint32_t RRF:1;                   /* Reset Receive FIFO */
    vuint32_t _unused_10:22;           /* Reserved */
  } B;
} LPI2C_MCR_tag;

typedef union LPI2C_MSR_union_tag {    /* Master Status */
  vuint32_t R;
  struct {
    vuint32_t TDF:1;                   /* Transmit Data Flag */
    vuint32_t RDF:1;                   /* Receive Data Flag */
    vuint32_t _unused_2:6;             /* Reserved */
    vuint32_t EPF:1;                   /* End Packet Flag */
    vuint32_t SDF:1;                   /* STOP Detect Flag */
    vuint32_t NDF:1;                   /* NACK Detect Flag */
    vuint32_t ALF:1;                   /* Arbitration Lost Flag */
    vuint32_t FEF:1;                   /* FIFO Error Flag */
    vuint32_t PLTF:1;                  /* Pin Low Timeout Flag */
    vuint32_t DMF:1;                   /* Data Match Flag */
    vuint32_t _unused_15:1;            /* Reserved */
    vuint32_t _unused_16:8;            /* Reserved */
    vuint32_t MBF:1;                   /* Master Busy Flag */
    vuint32_t BBF:1;                   /* Bus Busy Flag */
    vuint32_t _unused_26:6;            /* Reserved */
  } B;
} LPI2C_MSR_tag;

typedef union LPI2C_MIER_union_tag {   /* Master Interrupt Enable */
  vuint32_t R;
  struct {
    vuint32_t TDIE:1;                  /* Transmit Data Interrupt Enable */
    vuint32_t RDIE:1;                  /* Receive Data Interrupt Enable */
    vuint32_t _unused_2:6;             /* Reserved */
    vuint32_t EPIE:1;                  /* End Packet Interrupt Enable */
    vuint32_t SDIE:1;                  /* STOP Detect Interrupt Enable */
    vuint32_t NDIE:1;                  /* NACK Detect Interrupt Enable */
    vuint32_t ALIE:1;                  /* Arbitration Lost Interrupt Enable */
    vuint32_t FEIE:1;                  /* FIFO Error Interrupt Enable */
    vuint32_t PLTIE:1;                 /* Pin Low Timeout Interrupt Enable */
    vuint32_t DMIE:1;                  /* Data Match Interrupt Enable */
    vuint32_t _unused_15:1;            /* Reserved */
    vuint32_t _unused_16:16;           /* Reserved */
  } B;
} LPI2C_MIER_tag;

typedef union LPI2C_MDER_union_tag {   /* Master DMA Enable */
  vuint32_t R;
  struct {
    vuint32_t TDDE:1;                  /* Transmit Data DMA Enable */
    vuint32_t RDDE:1;                  /* Receive Data DMA Enable */
    vuint32_t _unused_2:30;            /* Reserved */
  } B;
} LPI2C_MDER_tag;

typedef union LPI2C_MCFGR0_union_tag { /* Master Configuration 0 */
  vuint32_t R;
  struct {
    vuint32_t HREN:1;                  /* Host Request Enable */
    vuint32_t HRPOL:1;                 /* Host Request Polarity */
    vuint32_t HRSEL:1;                 /* Host Request Select */
    vuint32_t _unused_3:1;             /* Reserved */
    vuint32_t _unused_4:4;             /* Reserved */
    vuint32_t CIRFIFO:1;               /* Circular FIFO Enable */
    vuint32_t RDMO:1;                  /* Receive Data Match Only */
    vuint32_t _unused_10:6;            /* Reserved */
    vuint32_t _unused_16:2;            /* Reserved */
    vuint32_t _unused_18:14;           /* Reserved */
  } B;
} LPI2C_MCFGR0_tag;

typedef union LPI2C_MCFGR1_union_tag { /* Master Configuration 1 */
  vuint32_t R;
  struct {
    vuint32_t PRESCALE:3;              /* Prescaler */
    vuint32_t _unused_3:5;             /* Reserved */
    vuint32_t AUTOSTOP:1;              /* Automatic STOP Generation */
    vuint32_t IGNACK:1;                /* IGNACK */
    vuint32_t TIMECFG:1;               /* Timeout Configuration */
    vuint32_t _unused_11:2;            /* Reserved */
    vuint32_t _unused_13:3;            /* Reserved */
    vuint32_t MATCFG:3;                /* Match Configuration */
    vuint32_t _unused_19:5;            /* Reserved */
    vuint32_t PINCFG:3;                /* Pin Configuration */
    vuint32_t FRCHS:1;                 /* Force HS-mode */
    vuint32_t _unused_28:4;            /* Reserved */
  } B;
} LPI2C_MCFGR1_tag;

typedef union LPI2C_MCFGR2_union_tag { /* Master Configuration 2 */
  vuint32_t R;
  struct {
    vuint32_t BUSIDLE:12;              /* Bus Idle Timeout */
    vuint32_t _unused_12:4;            /* Reserved */
    vuint32_t FILTSCL:4;               /* Glitch Filter SCL */
    vuint32_t _unused_20:4;            /* Reserved */
    vuint32_t FILTSDA:4;               /* Glitch Filter SDA */
    vuint32_t _unused_28:4;            /* Reserved */
  } B;
} LPI2C_MCFGR2_tag;

typedef union LPI2C_MCFGR3_union_tag { /* Master Configuration 3 */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:8;             /* Reserved */
    vuint32_t PINLOW:12;               /* Pin Low Timeout */
    vuint32_t _unused_20:12;           /* Reserved */
  } B;
} LPI2C_MCFGR3_tag;

typedef union LPI2C_MDMR_union_tag {   /* Master Data Match */
  vuint32_t R;
  struct {
    vuint32_t MATCH0:8;                /* Match 0 Value */
    vuint32_t _unused_8:8;             /* Reserved */
    vuint32_t MATCH1:8;                /* Match 1 Value */
    vuint32_t _unused_24:8;            /* Reserved */
  } B;
} LPI2C_MDMR_tag;

typedef union LPI2C_MCCR0_union_tag {  /* Master Clock Configuration 0 */
  vuint32_t R;
  struct {
    vuint32_t CLKLO:6;                 /* Clock Low Period */
    vuint32_t _unused_6:2;             /* Reserved */
    vuint32_t CLKHI:6;                 /* Clock High Period */
    vuint32_t _unused_14:2;            /* Reserved */
    vuint32_t SETHOLD:6;               /* Setup Hold Delay */
    vuint32_t _unused_22:2;            /* Reserved */
    vuint32_t DATAVD:6;                /* Data Valid Delay */
    vuint32_t _unused_30:2;            /* Reserved */
  } B;
} LPI2C_MCCR0_tag;

typedef union LPI2C_MCCR1_union_tag {  /* Master Clock Configuration 1 */
  vuint32_t R;
  struct {
    vuint32_t CLKLO:6;                 /* Clock Low Period */
    vuint32_t _unused_6:2;             /* Reserved */
    vuint32_t CLKHI:6;                 /* Clock High Period */
    vuint32_t _unused_14:2;            /* Reserved */
    vuint32_t SETHOLD:6;               /* Setup Hold Delay */
    vuint32_t _unused_22:2;            /* Reserved */
    vuint32_t DATAVD:6;                /* Data Valid Delay */
    vuint32_t _unused_30:2;            /* Reserved */
  } B;
} LPI2C_MCCR1_tag;

typedef union LPI2C_MFCR_union_tag {   /* Master FIFO Control */
  vuint32_t R;
  struct {
    vuint32_t TXWATER:2;               /* Transmit FIFO Watermark */
    vuint32_t _unused_2:14;            /* Reserved */
    vuint32_t RXWATER:2;               /* Receive FIFO Watermark */
    vuint32_t _unused_18:14;           /* Reserved */
  } B;
} LPI2C_MFCR_tag;

typedef union LPI2C_MFSR_union_tag {   /* Master FIFO Status */
  vuint32_t R;
  struct {
    vuint32_t TXCOUNT:3;               /* Transmit FIFO Count */
    vuint32_t _unused_3:13;            /* Reserved */
    vuint32_t RXCOUNT:3;               /* Receive FIFO Count */
    vuint32_t _unused_19:13;           /* Reserved */
  } B;
} LPI2C_MFSR_tag;

typedef union LPI2C_MTDR_union_tag {   /* Master Transmit Data */
  vuint32_t R;
  struct {
    vuint32_t DATA:8;                  /* Transmit Data */
    vuint32_t CMD:3;                   /* Command Data */
    vuint32_t _unused_11:21;           /* Reserved */
  } B;
} LPI2C_MTDR_tag;

typedef union LPI2C_MRDR_union_tag {   /* Master Receive Data */
  vuint32_t R;
  struct {
    vuint32_t DATA:8;                  /* Receive Data */
    vuint32_t _unused_8:6;             /* Reserved */
    vuint32_t RXEMPTY:1;               /* RX Empty */
    vuint32_t _unused_15:17;           /* Reserved */
  } B;
} LPI2C_MRDR_tag;

typedef union LPI2C_SCR_union_tag {    /* Slave Control */
  vuint32_t R;
  struct {
    vuint32_t SEN:1;                   /* Slave Enable */
    vuint32_t RST:1;                   /* Software Reset */
    vuint32_t _unused_2:2;             /* Reserved */
    vuint32_t FILTEN:1;                /* Filter Enable */
    vuint32_t FILTDZ:1;                /* Filter Doze Enable */
    vuint32_t _unused_6:2;             /* Reserved */
    vuint32_t RTF:1;                   /* Reset Transmit FIFO */
    vuint32_t RRF:1;                   /* Reset Receive FIFO */
    vuint32_t _unused_10:22;           /* Reserved */
  } B;
} LPI2C_SCR_tag;

typedef union LPI2C_SSR_union_tag {    /* Slave Status */
  vuint32_t R;
  struct {
    vuint32_t TDF:1;                   /* Transmit Data Flag */
    vuint32_t RDF:1;                   /* Receive Data Flag */
    vuint32_t AVF:1;                   /* Address Valid Flag */
    vuint32_t TAF:1;                   /* Transmit ACK Flag */
    vuint32_t _unused_4:4;             /* Reserved */
    vuint32_t RSF:1;                   /* Repeated Start Flag */
    vuint32_t SDF:1;                   /* STOP Detect Flag */
    vuint32_t BEF:1;                   /* Bit Error Flag */
    vuint32_t FEF:1;                   /* FIFO Error Flag */
    vuint32_t AM0F:1;                  /* Address Match 0 Flag */
    vuint32_t AM1F:1;                  /* Address Match 1 Flag */
    vuint32_t GCF:1;                   /* General Call Flag */
    vuint32_t SARF:1;                  /* SMBus Alert Response Flag */
    vuint32_t _unused_16:8;            /* Reserved */
    vuint32_t SBF:1;                   /* Slave Busy Flag */
    vuint32_t BBF:1;                   /* Bus Busy Flag */
    vuint32_t _unused_26:6;            /* Reserved */
  } B;
} LPI2C_SSR_tag;

typedef union LPI2C_SIER_union_tag {   /* Slave Interrupt Enable */
  vuint32_t R;
  struct {
    vuint32_t TDIE:1;                  /* Transmit Data Interrupt Enable */
    vuint32_t RDIE:1;                  /* Receive Data Interrupt Enable */
    vuint32_t AVIE:1;                  /* Address Valid Interrupt Enable */
    vuint32_t TAIE:1;                  /* Transmit ACK Interrupt Enable */
    vuint32_t _unused_4:4;             /* Reserved */
    vuint32_t RSIE:1;                  /* Repeated Start Interrupt Enable */
    vuint32_t SDIE:1;                  /* STOP Detect Interrupt Enable */
    vuint32_t BEIE:1;                  /* Bit Error Interrupt Enable */
    vuint32_t FEIE:1;                  /* FIFO Error Interrupt Enable */
    vuint32_t AM0IE:1;                 /* Address Match 0 Interrupt Enable */
    vuint32_t AM1IE:1;                 /* Address Match 1 Interrupt Enable */
    vuint32_t GCIE:1;                  /* General Call Interrupt Enable */
    vuint32_t SARIE:1;                 /* SMBus Alert Response Interrupt Enable */
    vuint32_t _unused_16:16;           /* Reserved */
  } B;
} LPI2C_SIER_tag;

typedef union LPI2C_SDER_union_tag {   /* Slave DMA Enable */
  vuint32_t R;
  struct {
    vuint32_t TDDE:1;                  /* Transmit Data DMA Enable */
    vuint32_t RDDE:1;                  /* Receive Data DMA Enable */
    vuint32_t AVDE:1;                  /* Address Valid DMA Enable */
    vuint32_t _unused_3:29;            /* Reserved */
  } B;
} LPI2C_SDER_tag;

typedef union LPI2C_SCFGR1_union_tag { /* Slave Configuration 1 */
  vuint32_t R;
  struct {
    vuint32_t ADRSTALL:1;              /* Address SCL Stall */
    vuint32_t RXSTALL:1;               /* RX SCL Stall */
    vuint32_t TXDSTALL:1;              /* TX Data SCL Stall */
    vuint32_t ACKSTALL:1;              /* ACK SCL Stall */
    vuint32_t _unused_4:1;             /* Reserved */
    vuint32_t _unused_5:3;             /* Reserved */
    vuint32_t GCEN:1;                  /* General Call Enable */
    vuint32_t SAEN:1;                  /* SMBus Alert Enable */
    vuint32_t TXCFG:1;                 /* Transmit Flag Configuration */
    vuint32_t RXCFG:1;                 /* Receive Data Configuration */
    vuint32_t IGNACK:1;                /* Ignore NACK */
    vuint32_t HSMEN:1;                 /* High Speed Mode Enable */
    vuint32_t _unused_14:2;            /* Reserved */
    vuint32_t ADDRCFG:3;               /* Address Configuration */
    vuint32_t _unused_19:5;            /* Reserved */
    vuint32_t _unused_24:3;            /* Reserved */
    vuint32_t _unused_27:5;            /* Reserved */
  } B;
} LPI2C_SCFGR1_tag;

typedef union LPI2C_SCFGR2_union_tag { /* Slave Configuration 2 */
  vuint32_t R;
  struct {
    vuint32_t CLKHOLD:4;               /* Clock Hold Time */
    vuint32_t _unused_4:4;             /* Reserved */
    vuint32_t DATAVD:6;                /* Data Valid Delay */
    vuint32_t _unused_14:2;            /* Reserved */
    vuint32_t FILTSCL:4;               /* Glitch Filter SCL */
    vuint32_t _unused_20:4;            /* Reserved */
    vuint32_t FILTSDA:4;               /* Glitch Filter SDA */
    vuint32_t _unused_28:4;            /* Reserved */
  } B;
} LPI2C_SCFGR2_tag;

typedef union LPI2C_SAMR_union_tag {   /* Slave Address Match */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:1;             /* Reserved */
    vuint32_t ADDR0:10;                /* Address 0 Value */
    vuint32_t _unused_11:6;            /* Reserved */
    vuint32_t ADDR1:10;                /* Address 1 Value */
    vuint32_t _unused_27:5;            /* Reserved */
  } B;
} LPI2C_SAMR_tag;

typedef union LPI2C_SASR_union_tag {   /* Slave Address Status */
  vuint32_t R;
  struct {
    vuint32_t RADDR:11;                /* Received Address */
    vuint32_t _unused_11:3;            /* Reserved */
    vuint32_t ANV:1;                   /* Address Not Valid */
    vuint32_t _unused_15:17;           /* Reserved */
  } B;
} LPI2C_SASR_tag;

typedef union LPI2C_STAR_union_tag {   /* Slave Transmit ACK */
  vuint32_t R;
  struct {
    vuint32_t TXNACK:1;                /* Transmit NACK */
    vuint32_t _unused_1:31;            /* Reserved */
  } B;
} LPI2C_STAR_tag;

typedef union LPI2C_STDR_union_tag {   /* Slave Transmit Data */
  vuint32_t R;
  struct {
    vuint32_t DATA:8;                  /* Transmit Data */
    vuint32_t _unused_8:24;            /* Reserved */
  } B;
} LPI2C_STDR_tag;

typedef union LPI2C_SRDR_union_tag {   /* Slave Receive Data */
  vuint32_t R;
  struct {
    vuint32_t DATA:8;                  /* Receive Data */
    vuint32_t _unused_8:6;             /* Reserved */
    vuint32_t RXEMPTY:1;               /* RX Empty */
    vuint32_t SOF:1;                   /* Start Of Frame */
    vuint32_t _unused_16:16;           /* Reserved */
  } B;
} LPI2C_SRDR_tag;

struct LPI2C_tag {
  LPI2C_VERID_tag VERID;               /* Version ID */
  LPI2C_PARAM_tag PARAM;               /* Parameter */
  uint8_t LPI2C_reserved0[8];
  LPI2C_MCR_tag MCR;                   /* Master Control */
  LPI2C_MSR_tag MSR;                   /* Master Status */
  LPI2C_MIER_tag MIER;                 /* Master Interrupt Enable */
  LPI2C_MDER_tag MDER;                 /* Master DMA Enable */
  LPI2C_MCFGR0_tag MCFGR0;             /* Master Configuration 0 */
  LPI2C_MCFGR1_tag MCFGR1;             /* Master Configuration 1 */
  LPI2C_MCFGR2_tag MCFGR2;             /* Master Configuration 2 */
  LPI2C_MCFGR3_tag MCFGR3;             /* Master Configuration 3 */
  uint8_t LPI2C_reserved1[16];
  LPI2C_MDMR_tag MDMR;                 /* Master Data Match */
  uint8_t LPI2C_reserved2[4];
  LPI2C_MCCR0_tag MCCR0;               /* Master Clock Configuration 0 */
  uint8_t LPI2C_reserved3[4];
  LPI2C_MCCR1_tag MCCR1;               /* Master Clock Configuration 1 */
  uint8_t LPI2C_reserved4[4];
  LPI2C_MFCR_tag MFCR;                 /* Master FIFO Control */
  LPI2C_MFSR_tag MFSR;                 /* Master FIFO Status */
  LPI2C_MTDR_tag MTDR;                 /* Master Transmit Data */
  uint8_t LPI2C_reserved5[12];
  LPI2C_MRDR_tag MRDR;                 /* Master Receive Data */
  uint8_t LPI2C_reserved6[156];
  LPI2C_SCR_tag SCR;                   /* Slave Control */
  LPI2C_SSR_tag SSR;                   /* Slave Status */
  LPI2C_SIER_tag SIER;                 /* Slave Interrupt Enable */
  LPI2C_SDER_tag SDER;                 /* Slave DMA Enable */
  uint8_t LPI2C_reserved7[4];
  LPI2C_SCFGR1_tag SCFGR1;             /* Slave Configuration 1 */
  LPI2C_SCFGR2_tag SCFGR2;             /* Slave Configuration 2 */
  uint8_t LPI2C_reserved8[20];
  LPI2C_SAMR_tag SAMR;                 /* Slave Address Match */
  uint8_t LPI2C_reserved9[12];
  LPI2C_SASR_tag SASR;                 /* Slave Address Status */
  LPI2C_STAR_tag STAR;                 /* Slave Transmit ACK */
  uint8_t LPI2C_reserved10[8];
  LPI2C_STDR_tag STDR;                 /* Slave Transmit Data */
  uint8_t LPI2C_reserved11[12];
  LPI2C_SRDR_tag SRDR;                 /* Slave Receive Data */
};


/* ============================================================================
   =============================== Module: LPSPI ==============================
   ============================================================================ */

typedef union LPSPI_VERID_union_tag {  /* Version ID */
  vuint32_t R;
  struct {
    vuint32_t FEATURE:16;              /* Module Identification Number */
    vuint32_t MINOR:8;                 /* Minor Version Number */
    vuint32_t MAJOR:8;                 /* Major Version Number */
  } B;
} LPSPI_VERID_tag;

typedef union LPSPI_PARAM_union_tag {  /* Parameter */
  vuint32_t R;
  struct {
    vuint32_t TXFIFO:8;                /* Transmit FIFO Size */
    vuint32_t RXFIFO:8;                /* Receive FIFO Size */
    vuint32_t PCSNUM:8;                /* PCS Number */
    vuint32_t _unused_24:8;            /* Reserved */
  } B;
} LPSPI_PARAM_tag;

typedef union LPSPI_CR_union_tag {     /* Control */
  vuint32_t R;
  struct {
    vuint32_t MEN:1;                   /* Module Enable */
    vuint32_t RST:1;                   /* Software Reset */
    vuint32_t _unused_2:1;             /* Reserved */
    vuint32_t DBGEN:1;                 /* Debug Enable */
    vuint32_t _unused_4:4;             /* Reserved */
    vuint32_t RTF:1;                   /* Reset Transmit FIFO */
    vuint32_t RRF:1;                   /* Reset Receive FIFO */
    vuint32_t _unused_10:22;           /* Reserved */
  } B;
} LPSPI_CR_tag;

typedef union LPSPI_SR_union_tag {     /* Status */
  vuint32_t R;
  struct {
    vuint32_t TDF:1;                   /* Transmit Data Flag */
    vuint32_t RDF:1;                   /* Receive Data Flag */
    vuint32_t _unused_2:6;             /* Reserved */
    vuint32_t WCF:1;                   /* Word Complete Flag */
    vuint32_t FCF:1;                   /* Frame Complete Flag */
    vuint32_t TCF:1;                   /* Transfer Complete Flag */
    vuint32_t TEF:1;                   /* Transmit Error Flag */
    vuint32_t REF:1;                   /* Receive Error Flag */
    vuint32_t DMF:1;                   /* Data Match Flag */
    vuint32_t _unused_14:10;           /* Reserved */
    vuint32_t MBF:1;                   /* Module Busy Flag */
    vuint32_t _unused_25:7;            /* Reserved */
  } B;
} LPSPI_SR_tag;

typedef union LPSPI_IER_union_tag {    /* Interrupt Enable */
  vuint32_t R;
  struct {
    vuint32_t TDIE:1;                  /* Transmit Data Interrupt Enable */
    vuint32_t RDIE:1;                  /* Receive Data Interrupt Enable */
    vuint32_t _unused_2:6;             /* Reserved */
    vuint32_t WCIE:1;                  /* Word Complete Interrupt Enable */
    vuint32_t FCIE:1;                  /* Frame Complete Interrupt Enable */
    vuint32_t TCIE:1;                  /* Transfer Complete Interrupt Enable */
    vuint32_t TEIE:1;                  /* Transmit Error Interrupt Enable */
    vuint32_t REIE:1;                  /* Receive Error Interrupt Enable */
    vuint32_t DMIE:1;                  /* Data Match Interrupt Enable */
    vuint32_t _unused_14:18;           /* Reserved */
  } B;
} LPSPI_IER_tag;

typedef union LPSPI_DER_union_tag {    /* DMA Enable */
  vuint32_t R;
  struct {
    vuint32_t TDDE:1;                  /* Transmit Data DMA Enable */
    vuint32_t RDDE:1;                  /* Receive Data DMA Enable */
    vuint32_t _unused_2:30;            /* Reserved */
  } B;
} LPSPI_DER_tag;

typedef union LPSPI_CFGR0_union_tag {  /* Configuration 0 */
  vuint32_t R;
  struct {
    vuint32_t HREN:1;                  /* Host Request Enable */
    vuint32_t HRPOL:1;                 /* Host Request Polarity */
    vuint32_t HRSEL:1;                 /* Host Request Select */
    vuint32_t HRDIR:1;                 /* Host Request Direction */
    vuint32_t _unused_4:4;             /* Reserved */
    vuint32_t CIRFIFO:1;               /* Circular FIFO Enable */
    vuint32_t RDMO:1;                  /* Receive Data Match Only */
    vuint32_t _unused_10:22;           /* Reserved */
  } B;
} LPSPI_CFGR0_tag;

typedef union LPSPI_CFGR1_union_tag {  /* Configuration 1 */
  vuint32_t R;
  struct {
    vuint32_t MASTER:1;                /* Master Mode */
    vuint32_t SAMPLE:1;                /* Sample Point */
    vuint32_t AUTOPCS:1;               /* Automatic PCS */
    vuint32_t NOSTALL:1;               /* No Stall */
    vuint32_t PARTIAL:1;               /* Partial Enable */
    vuint32_t _unused_5:3;             /* Reserved */
    vuint32_t PCSPOL:8;                /* Peripheral Chip Select Polarity, merged from more bitFields with different positions or sizes */
    vuint32_t MATCFG:3;                /* Match Configuration */
    vuint32_t _unused_19:5;            /* Reserved */
    vuint32_t PINCFG:2;                /* Pin Configuration */
    vuint32_t OUTCFG:1;                /* Output Configuration */
    vuint32_t PCSCFG:2;                /* Peripheral Chip Select Configuration, merged from more bitFields with different positions or sizes */
    vuint32_t _unused_29:3;            /* Reserved */
  } B;
} LPSPI_CFGR1_tag;

typedef union LPSPI_DMR0_union_tag {   /* Data Match 0 */
  vuint32_t R;
  struct {
    vuint32_t MATCH0:32;               /* Match 0 Value */
  } B;
} LPSPI_DMR0_tag;

typedef union LPSPI_DMR1_union_tag {   /* Data Match 1 */
  vuint32_t R;
  struct {
    vuint32_t MATCH1:32;               /* Match 1 Value */
  } B;
} LPSPI_DMR1_tag;

typedef union LPSPI_CCR_union_tag {    /* Clock Configuration */
  vuint32_t R;
  struct {
    vuint32_t SCKDIV:8;                /* SCK Divider */
    vuint32_t DBT:8;                   /* Delay Between Transfers */
    vuint32_t PCSSCK:8;                /* PCS-to-SCK Delay */
    vuint32_t SCKPCS:8;                /* SCK-to-PCS Delay */
  } B;
} LPSPI_CCR_tag;

typedef union LPSPI_CCR1_union_tag {   /* Clock Configuration 1 */
  vuint32_t R;
  struct {
    vuint32_t SCKSET:8;                /* SCK Setup */
    vuint32_t SCKHLD:8;                /* SCK Hold */
    vuint32_t PCSPCS:8;                /* PCS to PCS delay */
    vuint32_t SCKSCK:8;                /* SCK Inter-Frame Delay */
  } B;
} LPSPI_CCR1_tag;

typedef union LPSPI_FCR_union_tag {    /* FIFO Control */
  vuint32_t R;
  struct {
    vuint32_t TXWATER:2;               /* Transmit FIFO Watermark */
    vuint32_t _unused_2:6;             /* Reserved */
    vuint32_t _unused_8:8;             /* Reserved */
    vuint32_t RXWATER:2;               /* Receive FIFO Watermark */
    vuint32_t _unused_18:6;            /* Reserved */
    vuint32_t _unused_24:8;            /* Reserved */
  } B;
} LPSPI_FCR_tag;

typedef union LPSPI_FSR_union_tag {    /* FIFO Status */
  vuint32_t R;
  struct {
    vuint32_t TXCOUNT:3;               /* Transmit FIFO Count */
    vuint32_t _unused_3:5;             /* Reserved */
    vuint32_t _unused_8:8;             /* Reserved */
    vuint32_t RXCOUNT:3;               /* Receive FIFO Count */
    vuint32_t _unused_19:5;            /* Reserved */
    vuint32_t _unused_24:8;            /* Reserved */
  } B;
} LPSPI_FSR_tag;

typedef union LPSPI_TCR_union_tag {    /* Transmit Command */
  vuint32_t R;
  struct {
    vuint32_t FRAMESZ:12;              /* Frame Size */
    vuint32_t _unused_12:4;            /* Reserved */
    vuint32_t WIDTH:2;                 /* Transfer Width */
    vuint32_t TXMSK:1;                 /* Transmit Data Mask */
    vuint32_t RXMSK:1;                 /* Receive Data Mask */
    vuint32_t CONTC:1;                 /* Continuing Command */
    vuint32_t CONT:1;                  /* Continuous Transfer */
    vuint32_t BYSW:1;                  /* Byte Swap */
    vuint32_t LSBF:1;                  /* LSB First */
    vuint32_t PCS:3;                   /* Peripheral Chip Select, merged from more bitFields with different positions or sizes */
    vuint32_t PRESCALE:3;              /* Prescaler Value */
    vuint32_t CPHA:1;                  /* Clock Phase */
    vuint32_t CPOL:1;                  /* Clock Polarity */
  } B;
} LPSPI_TCR_tag;

typedef union LPSPI_TDR_union_tag {    /* Transmit Data */
  vuint32_t R;
  struct {
    vuint32_t DATA:32;                 /* Transmit Data */
  } B;
} LPSPI_TDR_tag;

typedef union LPSPI_RSR_union_tag {    /* Receive Status */
  vuint32_t R;
  struct {
    vuint32_t SOF:1;                   /* Start Of Frame */
    vuint32_t RXEMPTY:1;               /* RX FIFO Empty */
    vuint32_t _unused_2:30;            /* Reserved */
  } B;
} LPSPI_RSR_tag;

typedef union LPSPI_RDR_union_tag {    /* Receive Data */
  vuint32_t R;
  struct {
    vuint32_t DATA:32;                 /* Receive Data */
  } B;
} LPSPI_RDR_tag;

typedef union LPSPI_RDROR_union_tag {  /* Receive Data Read Only */
  vuint32_t R;
  struct {
    vuint32_t DATA:32;                 /* Receive Data */
  } B;
} LPSPI_RDROR_tag;

typedef union LPSPI_TCBR_union_tag {   /* Transmit Command Burst */
  vuint32_t R;
  struct {
    vuint32_t DATA:32;                 /* Command Data */
  } B;
} LPSPI_TCBR_tag;

typedef union LPSPI_TDBR_union_tag {   /* Transmit Data Burst */
  vuint32_t R;
  struct {
    vuint32_t DATA:32;                 /* Data */
  } B;
} LPSPI_TDBR_tag;

typedef union LPSPI_RDBR_union_tag {   /* Receive Data Burst */
  vuint32_t R;
  struct {
    vuint32_t DATA:32;                 /* Data */
  } B;
} LPSPI_RDBR_tag;

struct LPSPI_tag {
  LPSPI_VERID_tag VERID;               /* Version ID */
  LPSPI_PARAM_tag PARAM;               /* Parameter */
  uint8_t LPSPI_reserved0[8];
  LPSPI_CR_tag CR;                     /* Control */
  LPSPI_SR_tag SR;                     /* Status */
  LPSPI_IER_tag IER;                   /* Interrupt Enable */
  LPSPI_DER_tag DER;                   /* DMA Enable */
  LPSPI_CFGR0_tag CFGR0;               /* Configuration 0 */
  LPSPI_CFGR1_tag CFGR1;               /* Configuration 1 */
  uint8_t LPSPI_reserved1[8];
  LPSPI_DMR0_tag DMR0;                 /* Data Match 0 */
  LPSPI_DMR1_tag DMR1;                 /* Data Match 1 */
  uint8_t LPSPI_reserved2[8];
  LPSPI_CCR_tag CCR;                   /* Clock Configuration */
  LPSPI_CCR1_tag CCR1;                 /* Clock Configuration 1 */
  uint8_t LPSPI_reserved3[16];
  LPSPI_FCR_tag FCR;                   /* FIFO Control */
  LPSPI_FSR_tag FSR;                   /* FIFO Status */
  LPSPI_TCR_tag TCR;                   /* Transmit Command */
  LPSPI_TDR_tag TDR;                   /* Transmit Data */
  uint8_t LPSPI_reserved4[8];
  LPSPI_RSR_tag RSR;                   /* Receive Status */
  LPSPI_RDR_tag RDR;                   /* Receive Data */
  LPSPI_RDROR_tag RDROR;               /* Receive Data Read Only */
  uint8_t LPSPI_reserved5[896];
  LPSPI_TCBR_tag TCBR;                 /* Transmit Command Burst */
  LPSPI_TDBR_tag TDBR[128];            /* Transmit Data Burst */
  LPSPI_RDBR_tag RDBR[128];            /* Receive Data Burst */
};


/* ============================================================================
   =============================== Module: LPUART =============================
   ============================================================================ */

typedef union LPUART_VERID_union_tag { /* Version ID Register */
  vuint32_t R;
  struct {
    vuint32_t FEATURE:16;              /* Feature Identification Number */
    vuint32_t MINOR:8;                 /* Minor Version Number */
    vuint32_t MAJOR:8;                 /* Major Version Number */
  } B;
} LPUART_VERID_tag;

typedef union LPUART_PARAM_union_tag { /* Parameter Register */
  vuint32_t R;
  struct {
    vuint32_t TXFIFO:8;                /* Transmit FIFO Size */
    vuint32_t RXFIFO:8;                /* Receive FIFO Size */
    vuint32_t _unused_16:16;           /* Reserved */
  } B;
} LPUART_PARAM_tag;

typedef union LPUART_GLOBAL_union_tag { /* LPUART Global Register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:1;             /* Reserved */
    vuint32_t RST:1;                   /* Software Reset */
    vuint32_t _unused_2:30;            /* Reserved */
  } B;
} LPUART_GLOBAL_tag;

typedef union LPUART_PINCFG_union_tag { /* LPUART Pin Configuration Register */
  vuint32_t R;
  struct {
    vuint32_t TRGSEL:2;                /* Trigger Select */
    vuint32_t _unused_2:30;            /* Reserved */
  } B;
} LPUART_PINCFG_tag;

typedef union LPUART_BAUD_union_tag {  /* LPUART Baud Rate Register */
  vuint32_t R;
  struct {
    vuint32_t SBR:13;                  /* Baud Rate Modulo Divisor. */
    vuint32_t SBNS:1;                  /* Stop Bit Number Select */
    vuint32_t RXEDGIE:1;               /* RX Input Active Edge Interrupt Enable */
    vuint32_t LBKDIE:1;                /* LIN Break Detect Interrupt Enable */
    vuint32_t RESYNCDIS:1;             /* Resynchronization Disable */
    vuint32_t BOTHEDGE:1;              /* Both Edge Sampling */
    vuint32_t MATCFG:2;                /* Match Configuration */
    vuint32_t RIDMAE:1;                /* Receiver Idle DMA Enable */
    vuint32_t RDMAE:1;                 /* Receiver Full DMA Enable */
    vuint32_t _unused_22:1;            /* Reserved */
    vuint32_t TDMAE:1;                 /* Transmitter DMA Enable */
    vuint32_t OSR:5;                   /* Oversampling Ratio */
    vuint32_t M10:1;                   /* 10-bit Mode select */
    vuint32_t MAEN2:1;                 /* Match Address Mode Enable 2 */
    vuint32_t MAEN1:1;                 /* Match Address Mode Enable 1 */
  } B;
} LPUART_BAUD_tag;

typedef union LPUART_STAT_union_tag {  /* LPUART Status Register */
  vuint32_t R;
  struct {
    vuint32_t LBKFE:1;                 /* LIN Break Flag Enable */
    vuint32_t AME:1;                   /* Address Mark Enable */
    vuint32_t _unused_2:6;             /* Reserved */
    vuint32_t _unused_8:2;             /* Reserved */
    vuint32_t _unused_10:4;            /* Reserved */
    vuint32_t MA2F:1;                  /* Match 2 Flag */
    vuint32_t MA1F:1;                  /* Match 1 Flag */
    vuint32_t PF:1;                    /* Parity Error Flag */
    vuint32_t FE:1;                    /* Framing Error Flag */
    vuint32_t NF:1;                    /* Noise Flag */
    vuint32_t OR:1;                    /* Receiver Overrun Flag */
    vuint32_t IDLE:1;                  /* Idle Line Flag */
    vuint32_t RDRF:1;                  /* Receive Data Register Full Flag */
    vuint32_t TC:1;                    /* Transmission Complete Flag */
    vuint32_t TDRE:1;                  /* Transmit Data Register Empty Flag */
    vuint32_t RAF:1;                   /* Receiver Active Flag */
    vuint32_t LBKDE:1;                 /* LIN Break Detection Enable */
    vuint32_t BRK13:1;                 /* Break Character Generation Length */
    vuint32_t RWUID:1;                 /* Receive Wake Up Idle Detect */
    vuint32_t RXINV:1;                 /* Receive Data Inversion */
    vuint32_t MSBF:1;                  /* MSB First */
    vuint32_t RXEDGIF:1;               /* RXD Pin Active Edge Interrupt Flag */
    vuint32_t LBKDIF:1;                /* LIN Break Detect Interrupt Flag */
  } B;
} LPUART_STAT_tag;

typedef union LPUART_CTRL_union_tag {  /* LPUART Control Register */
  vuint32_t R;
  struct {
    vuint32_t PT:1;                    /* Parity Type */
    vuint32_t PE:1;                    /* Parity Enable */
    vuint32_t ILT:1;                   /* Idle Line Type Select */
    vuint32_t WAKE:1;                  /* Receiver Wakeup Method Select */
    vuint32_t M:1;                     /* 9-Bit or 8-Bit Mode Select */
    vuint32_t RSRC:1;                  /* Receiver Source Select */
    vuint32_t DOZEEN:1;                /* Doze Enable */
    vuint32_t LOOPS:1;                 /* Loop Mode Select */
    vuint32_t IDLECFG:3;               /* Idle Configuration */
    vuint32_t M7:1;                    /* 7-Bit Mode Select */
    vuint32_t _unused_12:2;            /* Reserved */
    vuint32_t MA2IE:1;                 /* Match 2 Interrupt Enable */
    vuint32_t MA1IE:1;                 /* Match 1 Interrupt Enable */
    vuint32_t SBK:1;                   /* Send Break */
    vuint32_t RWU:1;                   /* Receiver Wakeup Control */
    vuint32_t RE:1;                    /* Receiver Enable */
    vuint32_t TE:1;                    /* Transmitter Enable */
    vuint32_t ILIE:1;                  /* Idle Line Interrupt Enable */
    vuint32_t RIE:1;                   /* Receiver Interrupt Enable */
    vuint32_t TCIE:1;                  /* Transmission Complete Interrupt Enable for */
    vuint32_t TIE:1;                   /* Transmit Interrupt Enable */
    vuint32_t PEIE:1;                  /* Parity Error Interrupt Enable */
    vuint32_t FEIE:1;                  /* Framing Error Interrupt Enable */
    vuint32_t NEIE:1;                  /* Noise Error Interrupt Enable */
    vuint32_t ORIE:1;                  /* Overrun Interrupt Enable */
    vuint32_t TXINV:1;                 /* Transmit Data Inversion */
    vuint32_t TXDIR:1;                 /* TXD Pin Direction in Single-Wire Mode */
    vuint32_t R9T8:1;                  /* Receive Bit 9 / Transmit Bit 8 */
    vuint32_t R8T9:1;                  /* Receive Bit 8 / Transmit Bit 9 */
  } B;
} LPUART_CTRL_tag;

typedef union LPUART_DATA_union_tag {  /* LPUART Data Register */
  vuint32_t R;
  struct {
    vuint32_t R0T0:1;                  /* R0T0 */
    vuint32_t R1T1:1;                  /* R1T1 */
    vuint32_t R2T2:1;                  /* R2T2 */
    vuint32_t R3T3:1;                  /* R3T3 */
    vuint32_t R4T4:1;                  /* R4T4 */
    vuint32_t R5T5:1;                  /* R5T5 */
    vuint32_t R6T6:1;                  /* R6T6 */
    vuint32_t R7T7:1;                  /* R7T7 */
    vuint32_t R8T8:1;                  /* R8T8 */
    vuint32_t R9T9:1;                  /* R9T9 */
    vuint32_t LINBRK:1;                /* LIN Break */
    vuint32_t IDLINE:1;                /* Idle Line */
    vuint32_t RXEMPT:1;                /* Receive Buffer Empty */
    vuint32_t FRETSC:1;                /* Frame Error / Transmit Special Character */
    vuint32_t PARITYE:1;               /* Parity Error */
    vuint32_t NOISY:1;                 /* Noisy Data Received */
    vuint32_t _unused_16:16;           /* Reserved */
  } B;
} LPUART_DATA_tag;

typedef union LPUART_MATCH_union_tag { /* LPUART Match Address Register */
  vuint32_t R;
  struct {
    vuint32_t MA1:10;                  /* Match Address 1 */
    vuint32_t _unused_10:6;            /* Reserved */
    vuint32_t MA2:10;                  /* Match Address 2 */
    vuint32_t _unused_26:6;            /* Reserved */
  } B;
} LPUART_MATCH_tag;

typedef union LPUART_MODIR_union_tag { /* LPUART Modem IrDA Register */
  vuint32_t R;
  struct {
    vuint32_t TXCTSE:1;                /* Transmitter clear-to-send enable */
    vuint32_t TXRTSE:1;                /* Transmitter request-to-send enable */
    vuint32_t TXRTSPOL:1;              /* Transmitter request-to-send polarity */
    vuint32_t RXRTSE:1;                /* Receiver request-to-send enable */
    vuint32_t TXCTSC:1;                /* Transmit CTS Configuration */
    vuint32_t TXCTSSRC:1;              /* Transmit CTS Source */
    vuint32_t _unused_6:2;             /* Reserved */
    vuint32_t RTSWATER:2;              /* Receive RTS Configuration */
    vuint32_t _unused_10:6;            /* Reserved */
    vuint32_t TNP:2;                   /* Transmitter narrow pulse */
    vuint32_t IREN:1;                  /* Infrared enable */
    vuint32_t _unused_19:13;           /* Reserved */
  } B;
} LPUART_MODIR_tag;

typedef union LPUART_FIFO_union_tag {  /* LPUART FIFO Register */
  vuint32_t R;
  struct {
    vuint32_t RXFIFOSIZE:3;            /* Receive FIFO Buffer Depth */
    vuint32_t RXFE:1;                  /* Receive FIFO Enable */
    vuint32_t TXFIFOSIZE:3;            /* Transmit FIFO Buffer Depth */
    vuint32_t TXFE:1;                  /* Transmit FIFO Enable */
    vuint32_t RXUFE:1;                 /* Receive FIFO Underflow Interrupt Enable */
    vuint32_t TXOFE:1;                 /* Transmit FIFO Overflow Interrupt Enable */
    vuint32_t RXIDEN:3;                /* Receiver Idle Empty Enable */
    vuint32_t _unused_13:1;            /* Reserved */
    vuint32_t RXFLUSH:1;               /* Receive FIFO Flush */
    vuint32_t TXFLUSH:1;               /* Transmit FIFO Flush */
    vuint32_t RXUF:1;                  /* Receiver FIFO Underflow Flag */
    vuint32_t TXOF:1;                  /* Transmitter FIFO Overflow Flag */
    vuint32_t _unused_18:4;            /* Reserved */
    vuint32_t RXEMPT:1;                /* Receive FIFO/Buffer Empty */
    vuint32_t TXEMPT:1;                /* Transmit FIFO/Buffer Empty */
    vuint32_t _unused_24:8;            /* Reserved */
  } B;
} LPUART_FIFO_tag;

typedef union LPUART_WATER_union_tag { /* LPUART Watermark Register */
  vuint32_t R;
  struct {
    vuint32_t TXWATER:2;               /* Transmit Watermark */
    vuint32_t _unused_2:6;             /* Reserved */
    vuint32_t TXCOUNT:3;               /* Transmit Counter */
    vuint32_t _unused_11:5;            /* Reserved */
    vuint32_t RXWATER:2;               /* Receive Watermark */
    vuint32_t _unused_18:6;            /* Reserved */
    vuint32_t RXCOUNT:3;               /* Receive Counter */
    vuint32_t _unused_27:5;            /* Reserved */
  } B;
} LPUART_WATER_tag;

typedef union LPUART_DATARO_union_tag { /* Data read-only Register */
  vuint32_t R;
  struct {
    vuint32_t DATA:16;                 /* Receive Data */
    vuint32_t _unused_16:16;           /* Reserved */
  } B;
} LPUART_DATARO_tag;

struct LPUART_tag {
  LPUART_VERID_tag VERID;              /* Version ID Register */
  LPUART_PARAM_tag PARAM;              /* Parameter Register */
  LPUART_GLOBAL_tag GLOBAL;            /* LPUART Global Register */
  LPUART_PINCFG_tag PINCFG;            /* LPUART Pin Configuration Register */
  LPUART_BAUD_tag BAUD;                /* LPUART Baud Rate Register */
  LPUART_STAT_tag STAT;                /* LPUART Status Register */
  LPUART_CTRL_tag CTRL;                /* LPUART Control Register */
  LPUART_DATA_tag DATA;                /* LPUART Data Register */
  LPUART_MATCH_tag MATCH;              /* LPUART Match Address Register */
  LPUART_MODIR_tag MODIR;              /* LPUART Modem IrDA Register */
  LPUART_FIFO_tag FIFO;                /* LPUART FIFO Register */
  LPUART_WATER_tag WATER;              /* LPUART Watermark Register */
  LPUART_DATARO_tag DATARO;            /* Data read-only Register */
};


/* ============================================================================
   =============================== Module: MCM_CM7 ============================
   ============================================================================ */

typedef union MCM_CM7_PLREV_union_tag { /* SoC-defined Platform Revision */
  vuint16_t R;
  struct {
    vuint16_t PLREV:16;                /* The PLREV[15:0] field is specified by a platform input signal to define a software-visible revision number. */
  } B;
} MCM_CM7_PLREV_tag;

typedef union MCM_CM7_PCT_union_tag {  /* Processor Core Type */
  vuint16_t R;
  struct {
    vuint16_t PCT:16;                  /* This MCM design supports the Arm Cortex M7 core. The following value identifies this core complex. */
  } B;
} MCM_CM7_PCT_tag;

typedef union MCM_CM7_CPCR_union_tag { /* Core Platform Control */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:9;
    vuint32_t _unused_9:1;
    vuint32_t _unused_10:1;
    vuint32_t _unused_11:16;
    vuint32_t CM7_AHBSPRI:1;           /* AHB Slave Priority */
    vuint32_t _unused_28:4;
  } B;
} MCM_CM7_CPCR_tag;

typedef union MCM_CM7_ISCR_union_tag { /* Interrupt Status and Control */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:5;
    vuint32_t WABS:1;                  /* Write Abort on Slave */
    vuint32_t WABSO:1;                 /* Write Abort on Slave Overrun */
    vuint32_t _unused_7:1;
    vuint32_t FIOC:1;                  /* FPU Invalid Operation Interrupt Status */
    vuint32_t FDZC:1;                  /* FPU Divide-by-Zero Interrupt Status */
    vuint32_t FOFC:1;                  /* FPU Overflow Interrupt Status */
    vuint32_t FUFC:1;                  /* FPU Underflow Interrupt Status */
    vuint32_t FIXC:1;                  /* FPU Inexact Interrupt Status */
    vuint32_t _unused_13:2;
    vuint32_t FIDC:1;                  /* FPU Input Denormal Interrupt Status */
    vuint32_t _unused_16:5;
    vuint32_t WABE:1;                  /* TCM Write Abort Interrupt Enable */
    vuint32_t _unused_22:2;
    vuint32_t FIOCE:1;                 /* FPU Invalid Operation Interrupt Enable */
    vuint32_t FDZCE:1;                 /* FPU Divide-by-Zero Interrupt Enable */
    vuint32_t FOFCE:1;                 /* FPU Overflow Interrupt Enable */
    vuint32_t FUFCE:1;                 /* FPU Underflow Interrupt Enable */
    vuint32_t FIXCE:1;                 /* FPU Inexact Interrupt Enable */
    vuint32_t _unused_29:2;
    vuint32_t FIDCE:1;                 /* FPU Input Denormal Interrupt Enable */
  } B;
} MCM_CM7_ISCR_tag;

typedef union MCM_CM7_LMEM_DESC_union_tag { /* Local Memory Descriptor 0 */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:2;
    vuint32_t _unused_2:2;
    vuint32_t _unused_4:9;
    vuint32_t MT:3;                    /* Memory Type */
    vuint32_t _unused_16:1;
    vuint32_t DPW:3;                   /* Data Path Width */
    vuint32_t WY:4;                    /* Level 1 Cache Ways */
    vuint32_t LMSZ:4;                  /* Local Memory Size */
    vuint32_t LMSZH:1;                 /* LMEM Size Hole */
    vuint32_t _unused_29:2;
    vuint32_t LMV:1;                   /* Local Memory Valid */
  } B;
} MCM_CM7_LMEM_DESC_tag;

struct MCM_CM7_tag {
  MCM_CM7_PLREV_tag PLREV;             /* SoC-defined Platform Revision */
  MCM_CM7_PCT_tag PCT;                 /* Processor Core Type */
  uint8_t MCM_CM7_reserved0[8];
  MCM_CM7_CPCR_tag CPCR;               /* Core Platform Control */
  MCM_CM7_ISCR_tag ISCR;               /* Interrupt Status and Control */
  uint8_t MCM_CM7_reserved1[1004];
  MCM_CM7_LMEM_DESC_tag LMEM_DESC[5];  /* Local Memory Descriptor 0 */
};


/* ============================================================================
   =============================== Module: MC_CGM =============================
   ============================================================================ */

typedef union MC_CGM_PCFS_SDUR_union_tag { /* PCFS Step Duration */
  vuint32_t R;
  struct {
    vuint32_t SDUR:16;                 /* Step duration */
    vuint32_t _unused_16:16;
  } B;
} MC_CGM_PCFS_SDUR_tag;

typedef union MC_CGM_PCFS_DIVC8_union_tag { /* PCFS Divider Change 8 Register */
  vuint32_t R;
  struct {
    vuint32_t RATE:8;                  /* Divider change rate */
    vuint32_t _unused_8:8;
    vuint32_t INIT:16;                 /* Divider change initial value */
  } B;
} MC_CGM_PCFS_DIVC8_tag;

typedef union MC_CGM_PCFS_DIVE8_union_tag { /* PCFS Divider End 8 Register */
  vuint32_t R;
  struct {
    vuint32_t DIVE:20;                 /* Divider end value */
    vuint32_t _unused_20:12;
  } B;
} MC_CGM_PCFS_DIVE8_tag;

typedef union MC_CGM_PCFS_DIVS8_union_tag { /* PCFS Divider Start 8 Register */
  vuint32_t R;
  struct {
    vuint32_t DIVS:20;                 /* Divider start value */
    vuint32_t _unused_20:12;
  } B;
} MC_CGM_PCFS_DIVS8_tag;

typedef union MC_CGM_MUX_0_CSC_union_tag { /* Clock Mux 0 Select Control Register */
  vuint32_t R;
  struct {
    vuint32_t RAMPUP:1;                /* PCFS ramp-up */
    vuint32_t RAMPDOWN:1;              /* PCFS ramp-down */
    vuint32_t CLK_SW:1;                /* Clock switch */
    vuint32_t SAFE_SW:1;               /* Safe clock request */
    vuint32_t _unused_4:20;
    vuint32_t SELCTL:4;                /* Clock source selection control */
    vuint32_t _unused_28:4;
  } B;
} MC_CGM_MUX_0_CSC_tag;

typedef union MC_CGM_MUX_0_CSS_union_tag { /* Clock Mux 0 Select Status Register */
  vuint32_t R;
  struct {
    vuint32_t RAMPUP:1;                /* PCFS ramp-up */
    vuint32_t RAMPDOWN:1;              /* PCFS ramp-down */
    vuint32_t CLK_SW:1;                /* Clock switch */
    vuint32_t SAFE_SW:1;               /* Safe clock request */
    vuint32_t _unused_4:12;
    vuint32_t SWIP:1;                  /* Switch in progress */
    vuint32_t SWTRG:3;                 /* Switch trigger cause */
    vuint32_t _unused_20:4;
    vuint32_t SELSTAT:4;               /* Clock source selection status */
    vuint32_t _unused_28:4;
  } B;
} MC_CGM_MUX_0_CSS_tag;

typedef union MC_CGM_MUX_0_DC_0_union_tag { /* Clock Mux 0 Divider 0 Control Register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:16;
    vuint32_t DIV:3;                   /* Division value */
    vuint32_t _unused_19:12;
    vuint32_t DE:1;                    /* Divider enable */
  } B;
} MC_CGM_MUX_0_DC_0_tag;

typedef union MC_CGM_MUX_0_DC_1_union_tag { /* Clock Mux 0 Divider 1 Control Register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:16;
    vuint32_t DIV:3;                   /* Division value */
    vuint32_t _unused_19:12;
    vuint32_t DE:1;                    /* Divider enable */
  } B;
} MC_CGM_MUX_0_DC_1_tag;

typedef union MC_CGM_MUX_0_DC_2_union_tag { /* Clock Mux 0 Divider 2 Control Register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:16;
    vuint32_t DIV:4;                   /* Division value */
    vuint32_t _unused_20:11;
    vuint32_t DE:1;                    /* Divider enable */
  } B;
} MC_CGM_MUX_0_DC_2_tag;

typedef union MC_CGM_MUX_0_DC_3_union_tag { /* Clock Mux 0 Divider 3 Control Register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:16;
    vuint32_t DIV:3;                   /* Division value */
    vuint32_t _unused_19:12;
    vuint32_t DE:1;                    /* Divider enable */
  } B;
} MC_CGM_MUX_0_DC_3_tag;

typedef union MC_CGM_MUX_0_DC_4_union_tag { /* Clock Mux 0 Divider 4 Control Register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:16;
    vuint32_t DIV:3;                   /* Division value */
    vuint32_t _unused_19:12;
    vuint32_t DE:1;                    /* Divider enable */
  } B;
} MC_CGM_MUX_0_DC_4_tag;

typedef union MC_CGM_MUX_0_DIV_TRIG_CTRL_union_tag { /* Clock Mux 0 Divider Trigger Control Register */
  vuint32_t R;
  struct {
    vuint32_t TCTL:1;                  /* Trigger control */
    vuint32_t _unused_1:30;
    vuint32_t HHEN:1;                  /* Halt handshake enable */
  } B;
} MC_CGM_MUX_0_DIV_TRIG_CTRL_tag;

typedef union MC_CGM_MUX_0_DIV_TRIG_union_tag { /* Clock Mux 0 Divider Trigger Register */
  vuint32_t R;
  struct {
    vuint32_t TRIGGER:32;              /* Trigger for divider update */
  } B;
} MC_CGM_MUX_0_DIV_TRIG_tag;

typedef union MC_CGM_MUX_0_DIV_UPD_STAT_union_tag { /* Clock Mux 0 Divider Update Status Register */
  vuint32_t R;
  struct {
    vuint32_t DIV_STAT:1;              /* Divider status for clock mux 0 */
    vuint32_t _unused_1:31;
  } B;
} MC_CGM_MUX_0_DIV_UPD_STAT_tag;

typedef union MC_CGM_MUX_1_CSC_union_tag { /* Clock Mux 1 Select Control Register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:2;
    vuint32_t CLK_SW:1;                /* Clock switch */
    vuint32_t SAFE_SW:1;               /* Safe clock request */
    vuint32_t _unused_4:20;
    vuint32_t SELCTL:5;                /* Clock source selection control */
    vuint32_t _unused_29:3;
  } B;
} MC_CGM_MUX_1_CSC_tag;

typedef union MC_CGM_MUX_1_CSS_union_tag { /* Clock Mux 1 Select Status Register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:2;
    vuint32_t CLK_SW:1;                /* Clock switch */
    vuint32_t SAFE_SW:1;               /* Safe clock request */
    vuint32_t _unused_4:12;
    vuint32_t SWIP:1;                  /* Switch in progress */
    vuint32_t SWTRG:3;                 /* Switch trigger cause */
    vuint32_t _unused_20:4;
    vuint32_t SELSTAT:5;               /* Clock source selection status */
    vuint32_t _unused_29:3;
  } B;
} MC_CGM_MUX_1_CSS_tag;

typedef union MC_CGM_MUX_1_DC_0_union_tag { /* Clock Mux 1 Divider 0 Control Register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:16;
    vuint32_t DIV:1;                   /* Division value */
    vuint32_t _unused_17:14;
    vuint32_t DE:1;                    /* Divider enable */
  } B;
} MC_CGM_MUX_1_DC_0_tag;

typedef union MC_CGM_MUX_1_DIV_UPD_STAT_union_tag { /* Clock Mux 1 Divider Update Status Register */
  vuint32_t R;
  struct {
    vuint32_t DIV_STAT:1;              /* Divider status for clock mux 1 */
    vuint32_t _unused_1:31;
  } B;
} MC_CGM_MUX_1_DIV_UPD_STAT_tag;

typedef union MC_CGM_MUX_3_CSC_union_tag { /* Clock Mux 3 Select Control Register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:2;
    vuint32_t CLK_SW:1;                /* Clock switch */
    vuint32_t SAFE_SW:1;               /* Safe clock request */
    vuint32_t _unused_4:20;
    vuint32_t SELCTL:5;                /* Clock source selection control */
    vuint32_t _unused_29:3;
  } B;
} MC_CGM_MUX_3_CSC_tag;

typedef union MC_CGM_MUX_3_CSS_union_tag { /* Clock Mux 3 Select Status Register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:2;
    vuint32_t CLK_SW:1;                /* Clock switch */
    vuint32_t SAFE_SW:1;               /* Safe clock request */
    vuint32_t _unused_4:12;
    vuint32_t SWIP:1;                  /* Switch in progress */
    vuint32_t SWTRG:3;                 /* Switch trigger cause */
    vuint32_t _unused_20:4;
    vuint32_t SELSTAT:5;               /* Clock source selection status */
    vuint32_t _unused_29:3;
  } B;
} MC_CGM_MUX_3_CSS_tag;

typedef union MC_CGM_MUX_3_DC_0_union_tag { /* Clock Mux 3 Divider 0 Control Register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:16;
    vuint32_t DIV:2;                   /* Division value */
    vuint32_t _unused_18:13;
    vuint32_t DE:1;                    /* Divider enable */
  } B;
} MC_CGM_MUX_3_DC_0_tag;

typedef union MC_CGM_MUX_3_DIV_UPD_STAT_union_tag { /* Clock Mux 3 Divider Update Status Register */
  vuint32_t R;
  struct {
    vuint32_t DIV_STAT:1;              /* Divider status for clock mux 3 */
    vuint32_t _unused_1:31;
  } B;
} MC_CGM_MUX_3_DIV_UPD_STAT_tag;

typedef union MC_CGM_MUX_4_CSC_union_tag { /* Clock Mux 4 Select Control Register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:2;
    vuint32_t CLK_SW:1;                /* Clock switch */
    vuint32_t SAFE_SW:1;               /* Safe clock request */
    vuint32_t _unused_4:20;
    vuint32_t SELCTL:5;                /* Clock source selection control */
    vuint32_t _unused_29:3;
  } B;
} MC_CGM_MUX_4_CSC_tag;

typedef union MC_CGM_MUX_4_CSS_union_tag { /* Clock Mux 4 Select Status Register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:2;
    vuint32_t CLK_SW:1;                /* Clock switch */
    vuint32_t SAFE_SW:1;               /* Safe clock request */
    vuint32_t _unused_4:12;
    vuint32_t SWIP:1;                  /* Switch in progress */
    vuint32_t SWTRG:3;                 /* Switch trigger cause */
    vuint32_t _unused_20:4;
    vuint32_t SELSTAT:5;               /* Clock source selection status */
    vuint32_t _unused_29:3;
  } B;
} MC_CGM_MUX_4_CSS_tag;

typedef union MC_CGM_MUX_4_DC_0_union_tag { /* Clock Mux 4 Divider 0 Control Register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:16;
    vuint32_t DIV:2;                   /* Division value */
    vuint32_t _unused_18:13;
    vuint32_t DE:1;                    /* Divider enable */
  } B;
} MC_CGM_MUX_4_DC_0_tag;

typedef union MC_CGM_MUX_4_DIV_UPD_STAT_union_tag { /* Clock Mux 4 Divider Update Status Register */
  vuint32_t R;
  struct {
    vuint32_t DIV_STAT:1;              /* Divider status for clock mux 4 */
    vuint32_t _unused_1:31;
  } B;
} MC_CGM_MUX_4_DIV_UPD_STAT_tag;

typedef union MC_CGM_MUX_5_CSC_union_tag { /* Clock Mux 5 Select Control Register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:2;
    vuint32_t CG:1;                    /* Clock gate */
    vuint32_t FCG:1;                   /* Force clock gate */
    vuint32_t _unused_4:20;
    vuint32_t SELCTL:6;                /* Clock source selection control */
    vuint32_t _unused_30:2;
  } B;
} MC_CGM_MUX_5_CSC_tag;

typedef union MC_CGM_MUX_5_CSS_union_tag { /* Clock Mux 5 Select Status Register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:16;
    vuint32_t GRIP:1;                  /* Gating request is in progress. */
    vuint32_t CS:1;                    /* Clock status */
    vuint32_t _unused_18:2;
    vuint32_t _unused_20:4;
    vuint32_t SELSTAT:6;               /* Clock source selection status */
    vuint32_t _unused_30:2;
  } B;
} MC_CGM_MUX_5_CSS_tag;

typedef union MC_CGM_MUX_5_DC_0_union_tag { /* Clock Mux 5 Divider 0 Control Register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:16;
    vuint32_t DIV:3;                   /* Division value */
    vuint32_t _unused_19:12;
    vuint32_t DE:1;                    /* Divider enable */
  } B;
} MC_CGM_MUX_5_DC_0_tag;

typedef union MC_CGM_MUX_5_DIV_UPD_STAT_union_tag { /* Clock Mux 5 Divider Update Status Register */
  vuint32_t R;
  struct {
    vuint32_t DIV_STAT:1;              /* Divider status for clock mux 5 */
    vuint32_t _unused_1:31;
  } B;
} MC_CGM_MUX_5_DIV_UPD_STAT_tag;

typedef union MC_CGM_MUX_6_CSC_union_tag { /* Clock Mux 6 Select Control Register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:2;
    vuint32_t CG:1;                    /* Clock gate */
    vuint32_t FCG:1;                   /* Force clock gate */
    vuint32_t _unused_4:20;
    vuint32_t SELCTL:6;                /* Clock source selection control */
    vuint32_t _unused_30:2;
  } B;
} MC_CGM_MUX_6_CSC_tag;

typedef union MC_CGM_MUX_6_CSS_union_tag { /* Clock Mux 6 Select Status Register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:16;
    vuint32_t GRIP:1;                  /* Gating request is in progress. */
    vuint32_t CS:1;                    /* Clock status */
    vuint32_t _unused_18:2;
    vuint32_t _unused_20:4;
    vuint32_t SELSTAT:6;               /* Clock source selection status */
    vuint32_t _unused_30:2;
  } B;
} MC_CGM_MUX_6_CSS_tag;

typedef union MC_CGM_MUX_6_DC_0_union_tag { /* Clock Mux 6 Divider 0 Control Register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:16;
    vuint32_t DIV:6;                   /* Division value */
    vuint32_t _unused_22:9;
    vuint32_t DE:1;                    /* Divider enable */
  } B;
} MC_CGM_MUX_6_DC_0_tag;

typedef union MC_CGM_MUX_6_DIV_UPD_STAT_union_tag { /* Clock Mux 6 Divider Update Status Register */
  vuint32_t R;
  struct {
    vuint32_t DIV_STAT:1;              /* Divider status for clock mux 6 */
    vuint32_t _unused_1:31;
  } B;
} MC_CGM_MUX_6_DIV_UPD_STAT_tag;

typedef union MC_CGM_MUX_11_CSC_union_tag { /* Clock Mux 11 Select Control Register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:2;
    vuint32_t CG:1;                    /* Clock gate */
    vuint32_t FCG:1;                   /* Force clock gate */
    vuint32_t _unused_4:20;
    vuint32_t SELCTL:4;                /* Clock source selection control */
    vuint32_t _unused_28:4;
  } B;
} MC_CGM_MUX_11_CSC_tag;

typedef union MC_CGM_MUX_11_CSS_union_tag { /* Clock Mux 11 Select Status Register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:16;
    vuint32_t GRIP:1;                  /* Gating request is in progress. */
    vuint32_t CS:1;                    /* Clock status */
    vuint32_t _unused_18:2;
    vuint32_t _unused_20:4;
    vuint32_t SELSTAT:4;               /* Clock source selection status */
    vuint32_t _unused_28:4;
  } B;
} MC_CGM_MUX_11_CSS_tag;

typedef union MC_CGM_MUX_11_DC_0_union_tag { /* Clock Mux 11 Divider 0 Control Register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:16;
    vuint32_t DIV:3;                   /* Division value */
    vuint32_t _unused_19:12;
    vuint32_t DE:1;                    /* Divider enable */
  } B;
} MC_CGM_MUX_11_DC_0_tag;

typedef union MC_CGM_MUX_11_DIV_UPD_STAT_union_tag { /* Clock Mux 11 Divider Update Status Register */
  vuint32_t R;
  struct {
    vuint32_t DIV_STAT:1;              /* Divider status for clock mux 11 */
    vuint32_t _unused_1:31;
  } B;
} MC_CGM_MUX_11_DIV_UPD_STAT_tag;

struct MC_CGM_tag {
  MC_CGM_PCFS_SDUR_tag PCFS_SDUR;      /* PCFS Step Duration */
  uint8_t MC_CGM_reserved0[84];
  MC_CGM_PCFS_DIVC8_tag PCFS_DIVC8;    /* PCFS Divider Change 8 Register */
  MC_CGM_PCFS_DIVE8_tag PCFS_DIVE8;    /* PCFS Divider End 8 Register */
  MC_CGM_PCFS_DIVS8_tag PCFS_DIVS8;    /* PCFS Divider Start 8 Register */
  uint8_t MC_CGM_reserved1[668];
  MC_CGM_MUX_0_CSC_tag MUX_0_CSC;      /* Clock Mux 0 Select Control Register */
  MC_CGM_MUX_0_CSS_tag MUX_0_CSS;      /* Clock Mux 0 Select Status Register */
  MC_CGM_MUX_0_DC_0_tag MUX_0_DC_0;    /* Clock Mux 0 Divider 0 Control Register */
  MC_CGM_MUX_0_DC_1_tag MUX_0_DC_1;    /* Clock Mux 0 Divider 1 Control Register */
  MC_CGM_MUX_0_DC_2_tag MUX_0_DC_2;    /* Clock Mux 0 Divider 2 Control Register */
  MC_CGM_MUX_0_DC_3_tag MUX_0_DC_3;    /* Clock Mux 0 Divider 3 Control Register */
  MC_CGM_MUX_0_DC_4_tag MUX_0_DC_4;    /* Clock Mux 0 Divider 4 Control Register */
  uint8_t MC_CGM_reserved2[24];
  MC_CGM_MUX_0_DIV_TRIG_CTRL_tag MUX_0_DIV_TRIG_CTRL; /* Clock Mux 0 Divider Trigger Control Register */
  MC_CGM_MUX_0_DIV_TRIG_tag MUX_0_DIV_TRIG; /* Clock Mux 0 Divider Trigger Register */
  MC_CGM_MUX_0_DIV_UPD_STAT_tag MUX_0_DIV_UPD_STAT; /* Clock Mux 0 Divider Update Status Register */
  MC_CGM_MUX_1_CSC_tag MUX_1_CSC;      /* Clock Mux 1 Select Control Register */
  MC_CGM_MUX_1_CSS_tag MUX_1_CSS;      /* Clock Mux 1 Select Status Register */
  MC_CGM_MUX_1_DC_0_tag MUX_1_DC_0;    /* Clock Mux 1 Divider 0 Control Register */
  uint8_t MC_CGM_reserved3[48];
  MC_CGM_MUX_1_DIV_UPD_STAT_tag MUX_1_DIV_UPD_STAT; /* Clock Mux 1 Divider Update Status Register */
  uint8_t MC_CGM_reserved4[64];
  MC_CGM_MUX_3_CSC_tag MUX_3_CSC;      /* Clock Mux 3 Select Control Register */
  MC_CGM_MUX_3_CSS_tag MUX_3_CSS;      /* Clock Mux 3 Select Status Register */
  MC_CGM_MUX_3_DC_0_tag MUX_3_DC_0;    /* Clock Mux 3 Divider 0 Control Register */
  uint8_t MC_CGM_reserved5[48];
  MC_CGM_MUX_3_DIV_UPD_STAT_tag MUX_3_DIV_UPD_STAT; /* Clock Mux 3 Divider Update Status Register */
  MC_CGM_MUX_4_CSC_tag MUX_4_CSC;      /* Clock Mux 4 Select Control Register */
  MC_CGM_MUX_4_CSS_tag MUX_4_CSS;      /* Clock Mux 4 Select Status Register */
  MC_CGM_MUX_4_DC_0_tag MUX_4_DC_0;    /* Clock Mux 4 Divider 0 Control Register */
  uint8_t MC_CGM_reserved6[48];
  MC_CGM_MUX_4_DIV_UPD_STAT_tag MUX_4_DIV_UPD_STAT; /* Clock Mux 4 Divider Update Status Register */
  MC_CGM_MUX_5_CSC_tag MUX_5_CSC;      /* Clock Mux 5 Select Control Register */
  MC_CGM_MUX_5_CSS_tag MUX_5_CSS;      /* Clock Mux 5 Select Status Register */
  MC_CGM_MUX_5_DC_0_tag MUX_5_DC_0;    /* Clock Mux 5 Divider 0 Control Register */
  uint8_t MC_CGM_reserved7[48];
  MC_CGM_MUX_5_DIV_UPD_STAT_tag MUX_5_DIV_UPD_STAT; /* Clock Mux 5 Divider Update Status Register */
  MC_CGM_MUX_6_CSC_tag MUX_6_CSC;      /* Clock Mux 6 Select Control Register */
  MC_CGM_MUX_6_CSS_tag MUX_6_CSS;      /* Clock Mux 6 Select Status Register */
  MC_CGM_MUX_6_DC_0_tag MUX_6_DC_0;    /* Clock Mux 6 Divider 0 Control Register */
  uint8_t MC_CGM_reserved8[48];
  MC_CGM_MUX_6_DIV_UPD_STAT_tag MUX_6_DIV_UPD_STAT; /* Clock Mux 6 Divider Update Status Register */
  uint8_t MC_CGM_reserved9[256];
  MC_CGM_MUX_11_CSC_tag MUX_11_CSC;    /* Clock Mux 11 Select Control Register */
  MC_CGM_MUX_11_CSS_tag MUX_11_CSS;    /* Clock Mux 11 Select Status Register */
  MC_CGM_MUX_11_DC_0_tag MUX_11_DC_0;  /* Clock Mux 11 Divider 0 Control Register */
  uint8_t MC_CGM_reserved10[48];
  MC_CGM_MUX_11_DIV_UPD_STAT_tag MUX_11_DIV_UPD_STAT; /* Clock Mux 11 Divider Update Status Register */
};


/* ============================================================================
   =============================== Module: MC_ME ==============================
   ============================================================================ */

typedef union MC_ME_CTL_KEY_union_tag { /* Control Key Register */
  vuint32_t R;
  struct {
    vuint32_t KEY:16;                  /* Control key */
    vuint32_t _unused_16:16;           /* Reserved */
  } B;
} MC_ME_CTL_KEY_tag;

typedef union MC_ME_MODE_CONF_union_tag { /* Mode Configuration Register */
  vuint32_t R;
  struct {
    vuint32_t DEST_RST:1;              /* Destructive reset request */
    vuint32_t FUNC_RST:1;              /* Functional reset request */
    vuint32_t _unused_2:13;            /* Reserved */
    vuint32_t STANDBY:1;               /* Standby request */
    vuint32_t _unused_16:16;           /* Reserved */
  } B;
} MC_ME_MODE_CONF_tag;

typedef union MC_ME_MODE_UPD_union_tag { /* Mode Update Register */
  vuint32_t R;
  struct {
    vuint32_t MODE_UPD:1;              /* Mode update */
    vuint32_t _unused_1:31;            /* Reserved */
  } B;
} MC_ME_MODE_UPD_tag;

typedef union MC_ME_MODE_STAT_union_tag { /* Mode Status Register */
  vuint32_t R;
  struct {
    vuint32_t PREV_MODE:1;             /* Previous mode */
    vuint32_t _unused_1:31;            /* Reserved */
  } B;
} MC_ME_MODE_STAT_tag;

typedef union MC_ME_MAIN_COREID_union_tag { /* Main Core ID Register */
  vuint32_t R;
  struct {
    vuint32_t CIDX:3;                  /* Core index */
    vuint32_t _unused_3:5;             /* Reserved */
    vuint32_t PIDX:5;                  /* Partition index */
    vuint32_t _unused_13:19;           /* Reserved */
  } B;
} MC_ME_MAIN_COREID_tag;

typedef union MC_ME_PRTN0_PCONF_union_tag { /* Partition 0 Process Configuration Register */
  vuint32_t R;
  struct {
    vuint32_t PCE:1;                   /* Partition clock enable */
    vuint32_t _unused_1:1;             /* Reserved */
    vuint32_t _unused_2:1;             /* Reserved */
    vuint32_t _unused_3:1;             /* Reserved */
    vuint32_t _unused_4:1;             /* Reserved */
    vuint32_t _unused_5:1;             /* Reserved */
    vuint32_t _unused_6:1;             /* Reserved */
    vuint32_t _unused_7:25;            /* Reserved */
  } B;
} MC_ME_PRTN0_PCONF_tag;

typedef union MC_ME_PRTN0_PUPD_union_tag { /* Partition 0 Process Update Register */
  vuint32_t R;
  struct {
    vuint32_t PCUD:1;                  /* Partition clock update */
    vuint32_t _unused_1:1;             /* Reserved */
    vuint32_t _unused_2:1;             /* Reserved */
    vuint32_t _unused_3:1;             /* Reserved */
    vuint32_t _unused_4:1;             /* Reserved */
    vuint32_t _unused_5:1;             /* Reserved */
    vuint32_t _unused_6:1;             /* Reserved */
    vuint32_t _unused_7:25;            /* Reserved */
  } B;
} MC_ME_PRTN0_PUPD_tag;

typedef union MC_ME_PRTN0_STAT_union_tag { /* Partition 0 Status Register */
  vuint32_t R;
  struct {
    vuint32_t PCS:1;                   /* Partition clock status */
    vuint32_t _unused_1:1;             /* Reserved */
    vuint32_t _unused_2:1;             /* Reserved */
    vuint32_t _unused_3:1;             /* Reserved */
    vuint32_t _unused_4:1;             /* Reserved */
    vuint32_t _unused_5:1;             /* Reserved */
    vuint32_t _unused_6:1;             /* Reserved */
    vuint32_t _unused_7:25;            /* Reserved */
  } B;
} MC_ME_PRTN0_STAT_tag;

typedef union MC_ME_PRTN0_COFB1_STAT_union_tag { /* Partition 0 COFB Set 1 Clock Status Register */
  vuint32_t R;
  struct {
    vuint32_t BLOCK32:1;               /* IP block status */
    vuint32_t BLOCK33:1;               /* IP block status */
    vuint32_t BLOCK34:1;               /* IP block status */
    vuint32_t BLOCK35:1;               /* IP block status */
    vuint32_t _unused_4:1;             /* Reserved */
    vuint32_t _unused_5:1;             /* Reserved */
    vuint32_t BLOCK38:1;               /* IP block status */
    vuint32_t BLOCK39:1;               /* IP block status */
    vuint32_t BLOCK40:1;               /* IP block status */
    vuint32_t BLOCK41:1;               /* IP block status */
    vuint32_t _unused_10:1;            /* Reserved */
    vuint32_t _unused_11:1;            /* Reserved */
    vuint32_t BLOCK44:1;               /* IP block status */
    vuint32_t BLOCK45:1;               /* IP block status */
    vuint32_t _unused_14:1;            /* Reserved */
    vuint32_t _unused_15:1;            /* Reserved */
    vuint32_t BLOCK48:1;               /* IP block status */
    vuint32_t _unused_17:1;            /* Reserved */
    vuint32_t _unused_18:1;            /* Reserved */
    vuint32_t _unused_19:1;            /* Reserved */
    vuint32_t _unused_20:1;            /* Reserved */
    vuint32_t _unused_21:1;            /* Reserved */
    vuint32_t _unused_22:1;            /* Reserved */
    vuint32_t _unused_23:1;            /* Reserved */
    vuint32_t _unused_24:1;            /* Reserved */
    vuint32_t _unused_25:1;            /* Reserved */
    vuint32_t _unused_26:1;            /* Reserved */
    vuint32_t _unused_27:1;            /* Reserved */
    vuint32_t _unused_28:1;            /* Reserved */
    vuint32_t _unused_29:1;            /* Reserved */
    vuint32_t BLOCK62:1;               /* IP block status */
    vuint32_t _unused_31:1;            /* Reserved */
  } B;
} MC_ME_PRTN0_COFB1_STAT_tag;

typedef union MC_ME_PRTN0_COFB1_CLKEN_union_tag { /* Partition 0 COFB Set 1 Clock Enable Register */
  vuint32_t R;
  struct {
    vuint32_t REQ32:1;                 /* Clock enable */
    vuint32_t REQ33:1;                 /* Clock enable */
    vuint32_t REQ34:1;                 /* Clock enable */
    vuint32_t REQ35:1;                 /* Clock enable */
    vuint32_t _unused_4:1;             /* Reserved */
    vuint32_t _unused_5:1;             /* Reserved */
    vuint32_t REQ38:1;                 /* Clock enable */
    vuint32_t REQ39:1;                 /* Clock enable */
    vuint32_t REQ40:1;                 /* Clock enable */
    vuint32_t REQ41:1;                 /* Clock enable */
    vuint32_t _unused_10:1;            /* Reserved */
    vuint32_t _unused_11:1;            /* Reserved */
    vuint32_t REQ44:1;                 /* Clock enable */
    vuint32_t REQ45:1;                 /* Clock enable */
    vuint32_t _unused_14:1;            /* Reserved */
    vuint32_t _unused_15:1;            /* Reserved */
    vuint32_t REQ48:1;                 /* Clock enable */
    vuint32_t _unused_17:1;            /* Reserved */
    vuint32_t _unused_18:1;            /* Reserved */
    vuint32_t _unused_19:1;            /* Reserved */
    vuint32_t _unused_20:1;            /* Reserved */
    vuint32_t _unused_21:1;            /* Reserved */
    vuint32_t _unused_22:1;            /* Reserved */
    vuint32_t _unused_23:1;            /* Reserved */
    vuint32_t _unused_24:1;            /* Reserved */
    vuint32_t _unused_25:1;            /* Reserved */
    vuint32_t _unused_26:1;            /* Reserved */
    vuint32_t _unused_27:1;            /* Reserved */
    vuint32_t _unused_28:1;            /* Reserved */
    vuint32_t _unused_29:1;            /* Reserved */
    vuint32_t REQ62:1;                 /* Clock enable */
    vuint32_t _unused_31:1;            /* Reserved */
  } B;
} MC_ME_PRTN0_COFB1_CLKEN_tag;

typedef union MC_ME_PRTN0_CORE0_PCONF_union_tag { /* Partition 0 Core 0 Process Configuration Register */
  vuint32_t R;
  struct {
    vuint32_t CCE:1;                   /* Core 0 clock enable */
    vuint32_t _unused_1:31;            /* Reserved */
  } B;
} MC_ME_PRTN0_CORE0_PCONF_tag;

typedef union MC_ME_PRTN0_CORE0_PUPD_union_tag { /* Partition 0 Core 0 Process Update Register */
  vuint32_t R;
  struct {
    vuint32_t CCUPD:1;                 /* Core 0 clock update */
    vuint32_t _unused_1:31;            /* Reserved */
  } B;
} MC_ME_PRTN0_CORE0_PUPD_tag;

typedef union MC_ME_PRTN0_CORE0_STAT_union_tag { /* Partition 0 Core 0 Status Register */
  vuint32_t R;
  struct {
    vuint32_t CCS:1;                   /* Core 0 clock process status */
    vuint32_t _unused_1:30;            /* Reserved */
    vuint32_t WFI:1;                   /* Wait for interrupt status */
  } B;
} MC_ME_PRTN0_CORE0_STAT_tag;

typedef union MC_ME_PRTN0_CORE0_ADDR_union_tag { /* Partition 0 Core 0 Address Register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:2;             /* Reserved */
    vuint32_t ADDR:30;                 /* Address */
  } B;
} MC_ME_PRTN0_CORE0_ADDR_tag;

typedef union MC_ME_PRTN0_CORE2_STAT_union_tag { /* Partition 0 Core 2 Status Register */
  vuint32_t R;
  struct {
    vuint32_t CCS:1;                   /* Core 2 clock process status */
    vuint32_t _unused_1:30;            /* Reserved */
    vuint32_t WFI:1;                   /* Wait for interrupt status */
  } B;
} MC_ME_PRTN0_CORE2_STAT_tag;

typedef union MC_ME_PRTN0_CORE2_ADDR_union_tag { /* Partition 0 Core 2 Address Register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:2;             /* Reserved */
    vuint32_t ADDR:30;                 /* Address */
  } B;
} MC_ME_PRTN0_CORE2_ADDR_tag;

typedef union MC_ME_PRTN1_PCONF_union_tag { /* Partition 1 Process Configuration Register */
  vuint32_t R;
  struct {
    vuint32_t PCE:1;                   /* Partition clock enable */
    vuint32_t _unused_1:1;             /* Reserved */
    vuint32_t _unused_2:1;             /* Reserved */
    vuint32_t _unused_3:1;             /* Reserved */
    vuint32_t _unused_4:1;             /* Reserved */
    vuint32_t _unused_5:1;             /* Reserved */
    vuint32_t _unused_6:1;             /* Reserved */
    vuint32_t _unused_7:25;            /* Reserved */
  } B;
} MC_ME_PRTN1_PCONF_tag;

typedef union MC_ME_PRTN1_PUPD_union_tag { /* Partition 1 Process Update Register */
  vuint32_t R;
  struct {
    vuint32_t PCUD:1;                  /* Partition clock update */
    vuint32_t _unused_1:1;             /* Reserved */
    vuint32_t _unused_2:1;             /* Reserved */
    vuint32_t _unused_3:1;             /* Reserved */
    vuint32_t _unused_4:1;             /* Reserved */
    vuint32_t _unused_5:1;             /* Reserved */
    vuint32_t _unused_6:1;             /* Reserved */
    vuint32_t _unused_7:25;            /* Reserved */
  } B;
} MC_ME_PRTN1_PUPD_tag;

typedef union MC_ME_PRTN1_STAT_union_tag { /* Partition 1 Status Register */
  vuint32_t R;
  struct {
    vuint32_t PCS:1;                   /* Partition clock status */
    vuint32_t _unused_1:1;             /* Reserved */
    vuint32_t _unused_2:1;             /* Reserved */
    vuint32_t _unused_3:1;             /* Reserved */
    vuint32_t _unused_4:1;             /* Reserved */
    vuint32_t _unused_5:1;             /* Reserved */
    vuint32_t _unused_6:1;             /* Reserved */
    vuint32_t _unused_7:25;            /* Reserved */
  } B;
} MC_ME_PRTN1_STAT_tag;

typedef union MC_ME_PRTN1_COFB0_STAT_union_tag { /* Partition 1 COFB Set 0 Clock Status Register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:1;             /* Reserved */
    vuint32_t BLOCK1:1;                /* IP block status */
    vuint32_t _unused_2:1;             /* Reserved */
    vuint32_t BLOCK3:1;                /* IP block status */
    vuint32_t BLOCK4:1;                /* IP block status */
    vuint32_t BLOCK5:1;                /* IP block status */
    vuint32_t BLOCK6:1;                /* IP block status */
    vuint32_t BLOCK7:1;                /* IP block status */
    vuint32_t BLOCK8:1;                /* IP block status */
    vuint32_t BLOCK9:1;                /* IP block status */
    vuint32_t BLOCK10:1;               /* IP block status */
    vuint32_t BLOCK11:1;               /* IP block status */
    vuint32_t BLOCK12:1;               /* IP block status */
    vuint32_t BLOCK13:1;               /* IP block status */
    vuint32_t BLOCK14:1;               /* IP block status */
    vuint32_t BLOCK15:1;               /* IP block status */
    vuint32_t BLOCK16:1;               /* IP block status */
    vuint32_t BLOCK17:1;               /* IP block status */
    vuint32_t BLOCK18:1;               /* IP block status */
    vuint32_t BLOCK19:1;               /* IP block status */
    vuint32_t BLOCK20:1;               /* IP block status */
    vuint32_t BLOCK21:1;               /* IP block status */
    vuint32_t BLOCK22:1;               /* IP block status */
    vuint32_t BLOCK23:1;               /* IP block status */
    vuint32_t BLOCK24:1;               /* IP block status */
    vuint32_t BLOCK25:1;               /* IP block status */
    vuint32_t BLOCK26:1;               /* IP block status */
    vuint32_t BLOCK27:1;               /* IP block status */
    vuint32_t BLOCK28:1;               /* IP block status */
    vuint32_t BLOCK29:1;               /* IP block status */
    vuint32_t BLOCK30:1;               /* IP block status */
    vuint32_t BLOCK31:1;               /* IP block status */
  } B;
} MC_ME_PRTN1_COFB0_STAT_tag;

typedef union MC_ME_PRTN1_COFB1_STAT_union_tag { /* Partition 1 COFB Set 1 Clock Status Register */
  vuint32_t R;
  struct {
    vuint32_t BLOCK32:1;               /* IP block status */
    vuint32_t BLOCK33:1;               /* IP block status */
    vuint32_t BLOCK34:1;               /* IP block status */
    vuint32_t BLOCK35:1;               /* IP block status */
    vuint32_t BLOCK36:1;               /* IP block status */
    vuint32_t BLOCK37:1;               /* IP block status */
    vuint32_t BLOCK38:1;               /* IP block status */
    vuint32_t BLOCK39:1;               /* IP block status */
    vuint32_t _unused_8:1;             /* Reserved */
    vuint32_t _unused_9:1;             /* Reserved */
    vuint32_t BLOCK42:1;               /* IP block status */
    vuint32_t BLOCK43:1;               /* IP block status */
    vuint32_t _unused_12:1;            /* Reserved */
    vuint32_t BLOCK45:1;               /* IP block status */
    vuint32_t _unused_14:1;            /* Reserved */
    vuint32_t BLOCK47:1;               /* IP block status */
    vuint32_t _unused_16:1;            /* Reserved */
    vuint32_t BLOCK49:1;               /* IP block status */
    vuint32_t BLOCK50:1;               /* IP block status */
    vuint32_t BLOCK51:1;               /* IP block status */
    vuint32_t BLOCK52:1;               /* IP block status */
    vuint32_t BLOCK53:1;               /* IP block status */
    vuint32_t BLOCK54:1;               /* IP block status */
    vuint32_t BLOCK55:1;               /* IP block status */
    vuint32_t BLOCK56:1;               /* IP block status */
    vuint32_t _unused_25:1;            /* Reserved */
    vuint32_t BLOCK58:1;               /* IP block status */
    vuint32_t BLOCK59:1;               /* IP block status */
    vuint32_t BLOCK60:1;               /* IP block status */
    vuint32_t _unused_29:1;            /* Reserved */
    vuint32_t _unused_30:1;            /* Reserved */
    vuint32_t _unused_31:1;            /* Reserved */
  } B;
} MC_ME_PRTN1_COFB1_STAT_tag;

typedef union MC_ME_PRTN1_COFB2_STAT_union_tag { /* Partition 1 COFB Set 2 Clock Status Register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:1;             /* Reserved */
    vuint32_t BLOCK65:1;               /* IP block status */
    vuint32_t BLOCK66:1;               /* IP block status */
    vuint32_t BLOCK67:1;               /* IP block status */
    vuint32_t BLOCK68:1;               /* IP block status */
    vuint32_t BLOCK69:1;               /* IP block status */
    vuint32_t BLOCK70:1;               /* IP block status */
    vuint32_t _unused_7:1;             /* Reserved */
    vuint32_t _unused_8:1;             /* Reserved */
    vuint32_t BLOCK73:1;               /* IP block status */
    vuint32_t BLOCK74:1;               /* IP block status */
    vuint32_t BLOCK75:1;               /* IP block status */
    vuint32_t BLOCK76:1;               /* IP block status */
    vuint32_t BLOCK77:1;               /* IP block status */
    vuint32_t BLOCK78:1;               /* IP block status */
    vuint32_t BLOCK79:1;               /* IP block status */
    vuint32_t BLOCK80:1;               /* IP block status */
    vuint32_t BLOCK81:1;               /* IP block status */
    vuint32_t _unused_18:1;            /* Reserved */
    vuint32_t _unused_19:1;            /* Reserved */
    vuint32_t BLOCK84:1;               /* IP block status */
    vuint32_t BLOCK85:1;               /* IP block status */
    vuint32_t BLOCK86:1;               /* IP block status */
    vuint32_t BLOCK87:1;               /* IP block status */
    vuint32_t BLOCK88:1;               /* IP block status */
    vuint32_t BLOCK89:1;               /* IP block status */
    vuint32_t _unused_26:1;            /* Reserved */
    vuint32_t _unused_27:1;            /* Reserved */
    vuint32_t BLOCK92:1;               /* IP block status */
    vuint32_t BLOCK93:1;               /* IP block status */
    vuint32_t _unused_30:1;            /* Reserved */
    vuint32_t BLOCK95:1;               /* IP block status */
  } B;
} MC_ME_PRTN1_COFB2_STAT_tag;

typedef union MC_ME_PRTN1_COFB3_STAT_union_tag { /* Partition 1 COFB Set 3 Clock Status Register */
  vuint32_t R;
  struct {
    vuint32_t BLOCK96:1;               /* IP block status */
    vuint32_t BLOCK97:1;               /* IP block status */
    vuint32_t BLOCK98:1;               /* IP block status */
    vuint32_t BLOCK99:1;               /* IP block status */
    vuint32_t BLOCK100:1;              /* IP block status */
    vuint32_t BLOCK101:1;              /* IP block status */
    vuint32_t BLOCK102:1;              /* IP block status */
    vuint32_t BLOCK103:1;              /* IP block status */
    vuint32_t BLOCK104:1;              /* IP block status */
    vuint32_t BLOCK105:1;              /* IP block status */
    vuint32_t BLOCK106:1;              /* IP block status */
    vuint32_t BLOCK107:1;              /* IP block status */
    vuint32_t _unused_12:1;            /* Reserved */
    vuint32_t BLOCK109:1;              /* IP block status */
    vuint32_t _unused_14:1;            /* Reserved */
    vuint32_t _unused_15:1;            /* Reserved */
    vuint32_t _unused_16:1;            /* Reserved */
    vuint32_t _unused_17:1;            /* Reserved */
    vuint32_t _unused_18:1;            /* Reserved */
    vuint32_t _unused_19:1;            /* Reserved */
    vuint32_t _unused_20:1;            /* Reserved */
    vuint32_t _unused_21:1;            /* Reserved */
    vuint32_t _unused_22:1;            /* Reserved */
    vuint32_t _unused_23:1;            /* Reserved */
    vuint32_t _unused_24:1;            /* Reserved */
    vuint32_t _unused_25:1;            /* Reserved */
    vuint32_t _unused_26:1;            /* Reserved */
    vuint32_t _unused_27:1;            /* Reserved */
    vuint32_t _unused_28:1;            /* Reserved */
    vuint32_t _unused_29:1;            /* Reserved */
    vuint32_t _unused_30:1;            /* Reserved */
    vuint32_t _unused_31:1;            /* Reserved */
  } B;
} MC_ME_PRTN1_COFB3_STAT_tag;

typedef union MC_ME_PRTN1_COFB0_CLKEN_union_tag { /* Partition 1 COFB Set 0 Clock Enable Register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:1;             /* Reserved */
    vuint32_t _unused_1:1;             /* Reserved */
    vuint32_t _unused_2:1;             /* Reserved */
    vuint32_t REQ3:1;                  /* Clock enable */
    vuint32_t REQ4:1;                  /* Clock enable */
    vuint32_t REQ5:1;                  /* Clock enable */
    vuint32_t REQ6:1;                  /* Clock enable */
    vuint32_t REQ7:1;                  /* Clock enable */
    vuint32_t REQ8:1;                  /* Clock enable */
    vuint32_t REQ9:1;                  /* Clock enable */
    vuint32_t REQ10:1;                 /* Clock enable */
    vuint32_t REQ11:1;                 /* Clock enable */
    vuint32_t REQ12:1;                 /* Clock enable */
    vuint32_t REQ13:1;                 /* Clock enable */
    vuint32_t REQ14:1;                 /* Clock enable */
    vuint32_t REQ15:1;                 /* Clock enable */
    vuint32_t _unused_16:1;            /* Reserved */
    vuint32_t _unused_17:1;            /* Reserved */
    vuint32_t _unused_18:1;            /* Reserved */
    vuint32_t _unused_19:1;            /* Reserved */
    vuint32_t _unused_20:1;            /* Reserved */
    vuint32_t REQ21:1;                 /* Clock enable */
    vuint32_t REQ22:1;                 /* Clock enable */
    vuint32_t REQ23:1;                 /* Clock enable */
    vuint32_t REQ24:1;                 /* Clock enable */
    vuint32_t _unused_25:1;            /* Reserved */
    vuint32_t _unused_26:1;            /* Reserved */
    vuint32_t _unused_27:1;            /* Reserved */
    vuint32_t REQ28:1;                 /* Clock enable */
    vuint32_t REQ29:1;                 /* Clock enable */
    vuint32_t _unused_30:1;            /* Reserved */
    vuint32_t REQ31:1;                 /* Clock enable */
  } B;
} MC_ME_PRTN1_COFB0_CLKEN_tag;

typedef union MC_ME_PRTN1_COFB1_CLKEN_union_tag { /* Partition 1 COFB Set 1 Clock Enable Register */
  vuint32_t R;
  struct {
    vuint32_t REQ32:1;                 /* Clock enable */
    vuint32_t REQ33:1;                 /* Clock enable */
    vuint32_t REQ34:1;                 /* Clock enable */
    vuint32_t _unused_3:1;             /* Reserved */
    vuint32_t _unused_4:1;             /* Reserved */
    vuint32_t _unused_5:1;             /* Reserved */
    vuint32_t _unused_6:1;             /* Reserved */
    vuint32_t _unused_7:1;             /* Reserved */
    vuint32_t _unused_8:1;             /* Reserved */
    vuint32_t _unused_9:1;             /* Reserved */
    vuint32_t REQ42:1;                 /* Clock enable */
    vuint32_t _unused_11:1;            /* Reserved */
    vuint32_t _unused_12:1;            /* Reserved */
    vuint32_t REQ45:1;                 /* Clock enable */
    vuint32_t _unused_14:1;            /* Reserved */
    vuint32_t REQ47:1;                 /* Clock enable */
    vuint32_t _unused_16:1;            /* Reserved */
    vuint32_t REQ49:1;                 /* Clock enable */
    vuint32_t _unused_18:1;            /* Reserved */
    vuint32_t REQ51:1;                 /* Clock enable */
    vuint32_t _unused_20:1;            /* Reserved */
    vuint32_t REQ53:1;                 /* Clock enable */
    vuint32_t _unused_22:1;            /* Reserved */
    vuint32_t _unused_23:1;            /* Reserved */
    vuint32_t REQ56:1;                 /* Clock enable */
    vuint32_t _unused_25:1;            /* Reserved */
    vuint32_t _unused_26:1;            /* Reserved */
    vuint32_t _unused_27:1;            /* Reserved */
    vuint32_t _unused_28:1;            /* Reserved */
    vuint32_t _unused_29:1;            /* Reserved */
    vuint32_t _unused_30:1;            /* Reserved */
    vuint32_t _unused_31:1;            /* Reserved */
  } B;
} MC_ME_PRTN1_COFB1_CLKEN_tag;

typedef union MC_ME_PRTN1_COFB2_CLKEN_union_tag { /* Partition 1 COFB Set 2 Clock Enable Register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:1;             /* Reserved */
    vuint32_t REQ65:1;                 /* Clock enable */
    vuint32_t REQ66:1;                 /* Clock enable */
    vuint32_t REQ67:1;                 /* Clock enable */
    vuint32_t REQ68:1;                 /* Clock enable */
    vuint32_t REQ69:1;                 /* Clock enable */
    vuint32_t REQ70:1;                 /* Clock enable */
    vuint32_t _unused_7:1;             /* Reserved */
    vuint32_t _unused_8:1;             /* Reserved */
    vuint32_t REQ73:1;                 /* Clock enable */
    vuint32_t REQ74:1;                 /* Clock enable */
    vuint32_t REQ75:1;                 /* Clock enable */
    vuint32_t REQ76:1;                 /* Clock enable */
    vuint32_t REQ77:1;                 /* Clock enable */
    vuint32_t REQ78:1;                 /* Clock enable */
    vuint32_t REQ79:1;                 /* Clock enable */
    vuint32_t REQ80:1;                 /* Clock enable */
    vuint32_t REQ81:1;                 /* Clock enable */
    vuint32_t _unused_18:1;            /* Reserved */
    vuint32_t _unused_19:1;            /* Reserved */
    vuint32_t REQ84:1;                 /* Clock enable */
    vuint32_t REQ85:1;                 /* Clock enable */
    vuint32_t REQ86:1;                 /* Clock enable */
    vuint32_t REQ87:1;                 /* Clock enable */
    vuint32_t REQ88:1;                 /* Clock enable */
    vuint32_t REQ89:1;                 /* Clock enable */
    vuint32_t _unused_26:1;            /* Reserved */
    vuint32_t _unused_27:1;            /* Reserved */
    vuint32_t REQ92:1;                 /* Clock enable */
    vuint32_t REQ93:1;                 /* Clock enable */
    vuint32_t _unused_30:1;            /* Reserved */
    vuint32_t REQ95:1;                 /* Clock enable */
  } B;
} MC_ME_PRTN1_COFB2_CLKEN_tag;

typedef union MC_ME_PRTN1_COFB3_CLKEN_union_tag { /* Partition 1 COFB Set 3 Clock Enable Register */
  vuint32_t R;
  struct {
    vuint32_t REQ96:1;                 /* Clock enable */
    vuint32_t _unused_1:1;             /* Reserved */
    vuint32_t _unused_2:1;             /* Reserved */
    vuint32_t _unused_3:1;             /* Reserved */
    vuint32_t _unused_4:1;             /* Reserved */
    vuint32_t _unused_5:1;             /* Reserved */
    vuint32_t REQ102:1;                /* Clock enable */
    vuint32_t _unused_7:1;             /* Reserved */
    vuint32_t REQ104:1;                /* Clock enable */
    vuint32_t _unused_9:1;             /* Reserved */
    vuint32_t _unused_10:1;            /* Reserved */
    vuint32_t _unused_11:1;            /* Reserved */
    vuint32_t _unused_12:1;            /* Reserved */
    vuint32_t _unused_13:1;            /* Reserved */
    vuint32_t _unused_14:1;            /* Reserved */
    vuint32_t _unused_15:1;            /* Reserved */
    vuint32_t _unused_16:1;            /* Reserved */
    vuint32_t _unused_17:1;            /* Reserved */
    vuint32_t _unused_18:1;            /* Reserved */
    vuint32_t _unused_19:1;            /* Reserved */
    vuint32_t _unused_20:1;            /* Reserved */
    vuint32_t _unused_21:1;            /* Reserved */
    vuint32_t _unused_22:1;            /* Reserved */
    vuint32_t _unused_23:1;            /* Reserved */
    vuint32_t _unused_24:1;            /* Reserved */
    vuint32_t _unused_25:1;            /* Reserved */
    vuint32_t _unused_26:1;            /* Reserved */
    vuint32_t _unused_27:1;            /* Reserved */
    vuint32_t _unused_28:1;            /* Reserved */
    vuint32_t _unused_29:1;            /* Reserved */
    vuint32_t _unused_30:1;            /* Reserved */
    vuint32_t _unused_31:1;            /* Reserved */
  } B;
} MC_ME_PRTN1_COFB3_CLKEN_tag;

struct MC_ME_tag {
  MC_ME_CTL_KEY_tag CTL_KEY;           /* Control Key Register */
  MC_ME_MODE_CONF_tag MODE_CONF;       /* Mode Configuration Register */
  MC_ME_MODE_UPD_tag MODE_UPD;         /* Mode Update Register */
  MC_ME_MODE_STAT_tag MODE_STAT;       /* Mode Status Register */
  MC_ME_MAIN_COREID_tag MAIN_COREID;   /* Main Core ID Register */
  uint8_t MC_ME_reserved0[236];
  MC_ME_PRTN0_PCONF_tag PRTN0_PCONF;   /* Partition 0 Process Configuration Register */
  MC_ME_PRTN0_PUPD_tag PRTN0_PUPD;     /* Partition 0 Process Update Register */
  MC_ME_PRTN0_STAT_tag PRTN0_STAT;     /* Partition 0 Status Register */
  uint8_t MC_ME_reserved1[8];
  MC_ME_PRTN0_COFB1_STAT_tag PRTN0_COFB1_STAT; /* Partition 0 COFB Set 1 Clock Status Register */
  uint8_t MC_ME_reserved2[28];
  MC_ME_PRTN0_COFB1_CLKEN_tag PRTN0_COFB1_CLKEN; /* Partition 0 COFB Set 1 Clock Enable Register */
  uint8_t MC_ME_reserved3[8];
  MC_ME_PRTN0_CORE0_PCONF_tag PRTN0_CORE0_PCONF; /* Partition 0 Core 0 Process Configuration Register */
  MC_ME_PRTN0_CORE0_PUPD_tag PRTN0_CORE0_PUPD; /* Partition 0 Core 0 Process Update Register */
  MC_ME_PRTN0_CORE0_STAT_tag PRTN0_CORE0_STAT; /* Partition 0 Core 0 Status Register */
  MC_ME_PRTN0_CORE0_ADDR_tag PRTN0_CORE0_ADDR; /* Partition 0 Core 0 Address Register */
  uint8_t MC_ME_reserved4[56];
  MC_ME_PRTN0_CORE2_STAT_tag PRTN0_CORE2_STAT; /* Partition 0 Core 2 Status Register */
  MC_ME_PRTN0_CORE2_ADDR_tag PRTN0_CORE2_ADDR; /* Partition 0 Core 2 Address Register */
  uint8_t MC_ME_reserved5[368];
  MC_ME_PRTN1_PCONF_tag PRTN1_PCONF;   /* Partition 1 Process Configuration Register */
  MC_ME_PRTN1_PUPD_tag PRTN1_PUPD;     /* Partition 1 Process Update Register */
  MC_ME_PRTN1_STAT_tag PRTN1_STAT;     /* Partition 1 Status Register */
  uint8_t MC_ME_reserved6[4];
  MC_ME_PRTN1_COFB0_STAT_tag PRTN1_COFB0_STAT; /* Partition 1 COFB Set 0 Clock Status Register */
  MC_ME_PRTN1_COFB1_STAT_tag PRTN1_COFB1_STAT; /* Partition 1 COFB Set 1 Clock Status Register */
  MC_ME_PRTN1_COFB2_STAT_tag PRTN1_COFB2_STAT; /* Partition 1 COFB Set 2 Clock Status Register */
  MC_ME_PRTN1_COFB3_STAT_tag PRTN1_COFB3_STAT; /* Partition 1 COFB Set 3 Clock Status Register */
  uint8_t MC_ME_reserved7[16];
  MC_ME_PRTN1_COFB0_CLKEN_tag PRTN1_COFB0_CLKEN; /* Partition 1 COFB Set 0 Clock Enable Register */
  MC_ME_PRTN1_COFB1_CLKEN_tag PRTN1_COFB1_CLKEN; /* Partition 1 COFB Set 1 Clock Enable Register */
  MC_ME_PRTN1_COFB2_CLKEN_tag PRTN1_COFB2_CLKEN; /* Partition 1 COFB Set 2 Clock Enable Register */
  MC_ME_PRTN1_COFB3_CLKEN_tag PRTN1_COFB3_CLKEN; /* Partition 1 COFB Set 3 Clock Enable Register */
};


/* ============================================================================
   =============================== Module: MC_RGM =============================
   ============================================================================ */

typedef union MC_RGM_DES_union_tag {   /* Destructive Event Status Register */
  vuint32_t R;
  struct {
    vuint32_t F_POR:1;                 /* Flag for power-on reset */
    vuint32_t _unused_1:1;
    vuint32_t _unused_2:1;
    vuint32_t FCCU_FTR:1;              /* Flag for 'Destructive' Reset FCCU_FTR */
    vuint32_t STCU_URF:1;              /* Flag for 'Destructive' Reset STCU_URF */
    vuint32_t _unused_5:1;
    vuint32_t MC_RGM_FRE:1;            /* Flag for 'Destructive' Reset MC_RGM_FRE */
    vuint32_t _unused_7:1;
    vuint32_t FXOSC_FAIL:1;            /* Flag for 'Destructive' Reset FXOSC_FAIL */
    vuint32_t PLL_LOL:1;               /* Flag for 'Destructive' Reset PLL_LOL */
    vuint32_t CORE_CLK_FAIL:1;         /* Flag for 'Destructive' Reset CORE_CLK_FAIL */
    vuint32_t _unused_11:1;
    vuint32_t AIPS_PLAT_CLK_FAIL:1;    /* Flag for 'Destructive' Reset AIPS_PLAT_CLK_FAIL */
    vuint32_t _unused_13:1;
    vuint32_t HSE_CLK_FAIL:1;          /* Flag for 'Destructive' Reset HSE_CLK_FAIL */
    vuint32_t SYS_DIV_FAIL:1;          /* Flag for 'Destructive' Reset SYS_DIV_FAIL */
    vuint32_t _unused_16:1;
    vuint32_t HSE_TMPR_RST:1;          /* Flag for 'Destructive' Reset HSE_TMPR_RST */
    vuint32_t HSE_SNVS_RST:1;          /* Flag for 'Destructive' Reset HSE_SNVS_RST */
    vuint32_t _unused_19:1;
    vuint32_t _unused_20:1;
    vuint32_t _unused_21:1;
    vuint32_t _unused_22:1;
    vuint32_t _unused_23:1;
    vuint32_t _unused_24:1;
    vuint32_t _unused_25:1;
    vuint32_t _unused_26:1;
    vuint32_t _unused_27:1;
    vuint32_t _unused_28:1;
    vuint32_t SW_DEST:1;               /* Flag for 'Destructive' Reset SW_DEST */
    vuint32_t DEBUG_DEST:1;            /* Flag for 'Destructive' Reset DEBUG_DEST */
    vuint32_t _unused_31:1;
  } B;
} MC_RGM_DES_tag;

typedef union MC_RGM_FES_union_tag {   /* Functional /External Reset Status Register */
  vuint32_t R;
  struct {
    vuint32_t F_EXR:1;                 /* Flag for External Reset */
    vuint32_t _unused_1:1;
    vuint32_t _unused_2:1;
    vuint32_t FCCU_RST:1;              /* Flag for 'Functional' Reset FCCU_RST */
    vuint32_t ST_DONE:1;               /* Flag for 'Functional' Reset ST_DONE */
    vuint32_t _unused_5:1;
    vuint32_t SWT0_RST:1;              /* Flag for 'Functional' Reset SWT0_RST */
    vuint32_t _unused_7:1;
    vuint32_t _unused_8:1;
    vuint32_t JTAG_RST:1;              /* Flag for 'Functional' Reset JTAG_RST */
    vuint32_t _unused_10:1;
    vuint32_t _unused_11:1;
    vuint32_t _unused_12:1;
    vuint32_t _unused_13:1;
    vuint32_t _unused_14:1;
    vuint32_t _unused_15:1;
    vuint32_t HSE_SWT_RST:1;           /* Flag for 'Functional' Reset HSE_SWT_RST */
    vuint32_t _unused_17:1;
    vuint32_t _unused_18:1;
    vuint32_t _unused_19:1;
    vuint32_t HSE_BOOT_RST:1;          /* Flag for 'Functional' Reset HSE_BOOT_RST */
    vuint32_t _unused_21:1;
    vuint32_t _unused_22:1;
    vuint32_t _unused_23:1;
    vuint32_t _unused_24:1;
    vuint32_t _unused_25:1;
    vuint32_t _unused_26:1;
    vuint32_t _unused_27:1;
    vuint32_t _unused_28:1;
    vuint32_t SW_FUNC:1;               /* Flag for 'Functional' Reset SW_FUNC */
    vuint32_t DEBUG_FUNC:1;            /* Flag for 'Functional' Reset DEBUG_FUNC */
    vuint32_t _unused_31:1;
  } B;
} MC_RGM_FES_tag;

typedef union MC_RGM_FERD_union_tag {  /* Functional Event Reset Disable Register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:1;
    vuint32_t _unused_1:1;
    vuint32_t _unused_2:1;
    vuint32_t D_FCCU_RST:1;            /* FCCU_RST Disable Control */
    vuint32_t _unused_4:1;
    vuint32_t _unused_5:1;
    vuint32_t D_SWT0_RST:1;            /* SWT0_RST Disable Control */
    vuint32_t _unused_7:1;
    vuint32_t _unused_8:1;
    vuint32_t D_JTAG_RST:1;            /* JTAG_RST Disable Control */
    vuint32_t _unused_10:1;
    vuint32_t _unused_11:1;
    vuint32_t _unused_12:1;
    vuint32_t _unused_13:1;
    vuint32_t _unused_14:1;
    vuint32_t _unused_15:1;
    vuint32_t _unused_16:1;
    vuint32_t _unused_17:1;
    vuint32_t _unused_18:1;
    vuint32_t _unused_19:1;
    vuint32_t _unused_20:1;
    vuint32_t _unused_21:1;
    vuint32_t _unused_22:1;
    vuint32_t _unused_23:1;
    vuint32_t _unused_24:1;
    vuint32_t _unused_25:1;
    vuint32_t _unused_26:1;
    vuint32_t _unused_27:1;
    vuint32_t _unused_28:1;
    vuint32_t _unused_29:1;
    vuint32_t D_DEBUG_FUNC:1;          /* DEBUG_FUNC Disable Control */
    vuint32_t _unused_31:1;
  } B;
} MC_RGM_FERD_tag;

typedef union MC_RGM_FBRE_union_tag {  /* Functional Bidirectional Reset Enable Register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:1;
    vuint32_t _unused_1:1;
    vuint32_t _unused_2:1;
    vuint32_t BE_FCCU_RST:1;           /* Bidirectional Reset Enables for 'Functional' Reset FCCU_RST */
    vuint32_t BE_ST_DONE:1;            /* Bidirectional Reset Enables for 'Functional' Reset ST_DONE */
    vuint32_t _unused_5:1;
    vuint32_t BE_SWT0_RST:1;           /* Bidirectional Reset Enables for 'Functional' Reset SWT0_RST */
    vuint32_t _unused_7:1;
    vuint32_t _unused_8:1;
    vuint32_t BE_JTAG_RST:1;           /* Bidirectional Reset Enables for 'Functional' Reset JTAG_RST */
    vuint32_t _unused_10:1;
    vuint32_t _unused_11:1;
    vuint32_t _unused_12:1;
    vuint32_t _unused_13:1;
    vuint32_t _unused_14:1;
    vuint32_t _unused_15:1;
    vuint32_t BE_HSE_SWT_RST:1;        /* Bidirectional Reset Enables for 'Functional' Reset HSE_SWT_RST */
    vuint32_t _unused_17:1;
    vuint32_t _unused_18:1;
    vuint32_t _unused_19:1;
    vuint32_t BE_HSE_BOOT_RST:1;       /* Bidirectional Reset Enables for 'Functional' Reset HSE_BOOT_RST */
    vuint32_t _unused_21:1;
    vuint32_t _unused_22:1;
    vuint32_t _unused_23:1;
    vuint32_t _unused_24:1;
    vuint32_t _unused_25:1;
    vuint32_t _unused_26:1;
    vuint32_t _unused_27:1;
    vuint32_t _unused_28:1;
    vuint32_t BE_SW_FUNC:1;            /* Bidirectional Reset Enables for 'Functional' Reset SW_FUNC */
    vuint32_t BE_DEBUG_FUNC:1;         /* Bidirectional Reset Enables for 'Functional' Reset DEBUG_FUNC */
    vuint32_t _unused_31:1;
  } B;
} MC_RGM_FBRE_tag;

typedef union MC_RGM_FREC_union_tag {  /* Functional Reset Escalation Counter Register */
  vuint32_t R;
  struct {
    vuint32_t FREC:4;                  /* Functional' Reset Escalation Counter */
    vuint32_t _unused_4:28;
  } B;
} MC_RGM_FREC_tag;

typedef union MC_RGM_FRET_union_tag {  /* Functional Reset Escalation Threshold Register */
  vuint32_t R;
  struct {
    vuint32_t FRET:4;                  /* 'Functional' Reset Escalation Threshold */
    vuint32_t _unused_4:28;
  } B;
} MC_RGM_FRET_tag;

typedef union MC_RGM_DRET_union_tag {  /* Destructive Reset Escalation Threshold Register */
  vuint32_t R;
  struct {
    vuint32_t DRET:4;                  /* 'Destructive' Reset Escalation Threshold */
    vuint32_t _unused_4:28;
  } B;
} MC_RGM_DRET_tag;

typedef union MC_RGM_ERCTRL_union_tag { /* External Reset Control Register */
  vuint32_t R;
  struct {
    vuint32_t ERASSERT:1;              /* ERASSERT */
    vuint32_t _unused_1:31;
  } B;
} MC_RGM_ERCTRL_tag;

typedef union MC_RGM_RDSS_union_tag {  /* Reset During Standby Status Register */
  vuint32_t R;
  struct {
    vuint32_t DES_RES:1;               /* DES_RES */
    vuint32_t FES_RES:1;               /* FES_RES */
    vuint32_t _unused_2:30;
  } B;
} MC_RGM_RDSS_tag;

typedef union MC_RGM_FRENTC_union_tag { /* Functional Reset Entry Timeout Control Register */
  vuint32_t R;
  struct {
    vuint32_t FRET_EN:1;               /* Functional Reset Entry Timer Enable/Disable */
    vuint32_t FRET_TIMEOUT:31;         /* Functional Reset Entry Timer Value */
  } B;
} MC_RGM_FRENTC_tag;

typedef union MC_RGM_LPDEBUG_union_tag { /* Low Power Debug Control Register */
  vuint32_t R;
  struct {
    vuint32_t LP_DBG_EN:1;             /* Low-Power Debug Enable/Disable Control */
    vuint32_t _unused_1:31;
  } B;
} MC_RGM_LPDEBUG_tag;

struct MC_RGM_tag {
  MC_RGM_DES_tag DES;                  /* Destructive Event Status Register */
  uint8_t MC_RGM_reserved0[4];
  MC_RGM_FES_tag FES;                  /* Functional /External Reset Status Register */
  MC_RGM_FERD_tag FERD;                /* Functional Event Reset Disable Register */
  MC_RGM_FBRE_tag FBRE;                /* Functional Bidirectional Reset Enable Register */
  MC_RGM_FREC_tag FREC;                /* Functional Reset Escalation Counter Register */
  MC_RGM_FRET_tag FRET;                /* Functional Reset Escalation Threshold Register */
  MC_RGM_DRET_tag DRET;                /* Destructive Reset Escalation Threshold Register */
  MC_RGM_ERCTRL_tag ERCTRL;            /* External Reset Control Register */
  MC_RGM_RDSS_tag RDSS;                /* Reset During Standby Status Register */
  MC_RGM_FRENTC_tag FRENTC;            /* Functional Reset Entry Timeout Control Register */
  MC_RGM_LPDEBUG_tag LPDEBUG;          /* Low Power Debug Control Register */
};


/* ============================================================================
   =============================== Module: MDM_AP =============================
   ============================================================================ */

typedef union MDM_AP_MDMAPSTTS_union_tag { /* Status */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:1;             /* Reserved */
    vuint32_t DESTRST:1;               /* Destructive Reset */
    vuint32_t FUNCRST:1;               /* Functional Reset */
    vuint32_t _unused_3:9;             /* Reserved */
    vuint32_t CM70HLT:1;               /* Cortex-M7_0 Halted */
    vuint32_t CM71HLT:1;               /* CM7_1 Debug Halted */
    vuint32_t _unused_14:1;            /* Reserved */
    vuint32_t _unused_15:1;
    vuint32_t CM70DPSLP:1;             /* Cortex-M7_0 Deep Sleep */
    vuint32_t CM71DPSLP:1;             /* Cortex-M7_1 Deep Sleep */
    vuint32_t _unused_18:1;            /* Reserved */
    vuint32_t _unused_19:1;
    vuint32_t CM70SLPNG:1;             /* Cortex-M7_0 Sleeping */
    vuint32_t CM71SLPNG:1;             /* CM7_1 Sleeping */
    vuint32_t _unused_22:1;
    vuint32_t _unused_23:1;
    vuint32_t _unused_24:4;            /* Reserved */
    vuint32_t CM70DBGRSTRD:1;          /* Cortex-M7_0 Debug Restarted */
    vuint32_t CM71DBGRSTRD:1;          /* Cortex-M7_1 Debug Restarted */
    vuint32_t _unused_30:1;
    vuint32_t _unused_31:1;
  } B;
} MDM_AP_MDMAPSTTS_tag;

typedef union MDM_AP_MDMAPCTL_union_tag { /* Control */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:4;             /* Reserved */
    vuint32_t SYSRESETREQ:1;           /* System Destructive Reset */
    vuint32_t SYSFUNCRST:1;            /* System Functional Reset */
    vuint32_t _unused_6:2;             /* Reserved */
    vuint32_t CM70DBGREQ:1;            /* Cortex-M7_0 Debug Request */
    vuint32_t CM71DBGREQ:1;            /* Cortex-M7_1 Debug Request */
    vuint32_t _unused_10:1;
    vuint32_t _unused_11:1;
    vuint32_t DBGRSTSLOWPAD:1;         /* Debug Over Reset Via Slow Pads */
    vuint32_t DBGRSTFASTPAD:1;         /* Debug Over Reset Via Fast Pads */
    vuint32_t _unused_14:1;            /* Reserved */
    vuint32_t POR_WDG_DIS:1;           /* Power Watchdog Status */
    vuint32_t _unused_16:1;
    vuint32_t _unused_17:1;
    vuint32_t _unused_18:2;
    vuint32_t TRIUOVRD:1;              /* TPIU Override */
    vuint32_t _unused_21:1;            /* Reserved */
    vuint32_t SWOOVRD:1;               /* SWO Override */
    vuint32_t _unused_23:5;            /* Reserved */
    vuint32_t CM70DBGRSRT:1;           /* Cortex-M7_0 Debug Restart */
    vuint32_t CM71DBGRSRT:1;           /* Cortex-M7_1 Debug Restart */
    vuint32_t _unused_30:1;
    vuint32_t _unused_31:1;
  } B;
} MDM_AP_MDMAPCTL_tag;

typedef union MDM_AP_MDMAPWIREN_union_tag { /* WIR Enable */
  vuint32_t R;
  struct {
    vuint32_t LWPWREN:1;               /* Low Power Debug Enable */
    vuint32_t LWPRSTPRVT:1;            /* Low-Power Entry */
    vuint32_t _unused_2:30;            /* Reserved */
  } B;
} MDM_AP_MDMAPWIREN_tag;

typedef union MDM_AP_MDMAPWIRSTTS_union_tag { /* WIR Status */
  vuint32_t R;
  struct {
    vuint32_t MDM_DAP_WIR_STATUS:32;   /* MDM_AP WIR Status */
  } B;
} MDM_AP_MDMAPWIRSTTS_tag;

typedef union MDM_AP_MDMAPWIRREL_union_tag { /* WIR Release */
  vuint32_t R;
  struct {
    vuint32_t WTRSTRGM:1;              /* Wait In Reset B */
    vuint32_t PRVNTRSTRGM:1;           /* Prevent Reset */
    vuint32_t _unused_2:30;            /* Reserved */
  } B;
} MDM_AP_MDMAPWIRREL_tag;

typedef union MDM_AP_ID_union_tag {    /* Identity */
  vuint32_t R;
  struct {
    vuint32_t ID:32;                   /* Identity */
  } B;
} MDM_AP_ID_tag;

struct MDM_AP_tag {
  MDM_AP_MDMAPSTTS_tag MDMAPSTTS;      /* Status */
  MDM_AP_MDMAPCTL_tag MDMAPCTL;        /* Control */
  uint8_t MDM_AP_reserved0[40];
  MDM_AP_MDMAPWIREN_tag MDMAPWIREN;    /* WIR Enable */
  MDM_AP_MDMAPWIRSTTS_tag MDMAPWIRSTTS; /* WIR Status */
  MDM_AP_MDMAPWIRREL_tag MDMAPWIRREL;  /* WIR Release */
  uint8_t MDM_AP_reserved1[192];
  MDM_AP_ID_tag ID;                    /* Identity */
};


/* ============================================================================
   =============================== Module: MSCM ===============================
   ============================================================================ */

typedef union MSCM_CPXTYPE_union_tag { /* Processor X Type */
  vuint32_t R;
  struct {
    vuint32_t PERSONALITY:32;          /* Personality of CPx */
  } B;
} MSCM_CPXTYPE_tag;

typedef union MSCM_CPXNUM_union_tag {  /* Processor X Number */
  vuint32_t R;
  struct {
    vuint32_t CPN:2;                   /* Processor Number */
    vuint32_t _unused_2:30;            /* Reserved */
  } B;
} MSCM_CPXNUM_tag;

typedef union MSCM_CPXREV_union_tag {  /* Processor X Revision */
  vuint32_t R;
  struct {
    vuint32_t RYPZ:8;                  /* Processor Revision */
    vuint32_t _unused_8:24;            /* Reserved */
  } B;
} MSCM_CPXREV_tag;

typedef union MSCM_CPXCFG0_union_tag { /* Processor X Configuration 0 */
  vuint32_t R;
  struct {
    vuint32_t DCWY:8;                  /* L1 Data Cache Ways */
    vuint32_t DCSZ:8;                  /* L1 Data Cache Size */
    vuint32_t ICWY:8;                  /* L1 Instruction Cache Ways */
    vuint32_t ICSZ:8;                  /* Level 1 Instruction Cache Size */
  } B;
} MSCM_CPXCFG0_tag;

typedef union MSCM_CPXCFG1_union_tag { /* Processor X Configuration 1 */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:16;            /* Reserved */
    vuint32_t L2WY:8;                  /* L2 Cache Ways */
    vuint32_t L2SZ:8;                  /* L2 Cache Size */
  } B;
} MSCM_CPXCFG1_tag;

typedef union MSCM_CPXCFG2_union_tag { /* Processor X Configuration 2 */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:16;            /* Reserved */
    vuint32_t ITCMSZ:8;                /* Instruction Tightly Coupled Memory Size */
    vuint32_t DTCMSZ:8;                /* Tightly Coupled Data Memory Size */
  } B;
} MSCM_CPXCFG2_tag;

typedef union MSCM_CPXCFG3_union_tag { /* Processor x Configuration 3 */
  vuint32_t R;
  struct {
    vuint32_t FPU:1;                   /* Floating Point Unit */
    vuint32_t SIMD:1;                  /* SIMD/NEON Instruction Support */
    vuint32_t MMU:1;                   /* Memory Management Unit */
    vuint32_t CMP:1;                   /* Core Memory Protection Unit */
    vuint32_t CPY:1;                   /* Cryptography */
    vuint32_t _unused_5:27;            /* Reserved */
  } B;
} MSCM_CPXCFG3_tag;

typedef union MSCM_CP0TYPE_union_tag { /* Processor 0 Type */
  vuint32_t R;
  struct {
    vuint32_t PERSONALITY:32;          /* Processor Personality */
  } B;
} MSCM_CP0TYPE_tag;

typedef union MSCM_CP0NUM_union_tag {  /* Processor 0 Number */
  vuint32_t R;
  struct {
    vuint32_t CPN:2;                   /* Processor Number */
    vuint32_t _unused_2:30;            /* Reserved */
  } B;
} MSCM_CP0NUM_tag;

typedef union MSCM_CP0REV_union_tag {  /* Processor 0 Count */
  vuint32_t R;
  struct {
    vuint32_t RYPZ:8;                  /* Processor Revision */
    vuint32_t _unused_8:24;            /* Reserved */
  } B;
} MSCM_CP0REV_tag;

typedef union MSCM_CP0CFG0_union_tag { /* Processor 0 Configuration 0 */
  vuint32_t R;
  struct {
    vuint32_t DCWY:8;                  /* L1 Data Cache Ways */
    vuint32_t DCSZ:8;                  /* L1 Data Cache Size */
    vuint32_t ICWY:8;                  /* L1 Instruction Cache Ways */
    vuint32_t ICSZ:8;                  /* Level 1 Instruction Cache Size */
  } B;
} MSCM_CP0CFG0_tag;

typedef union MSCM_CP0CFG1_union_tag { /* Processor 0 Configuration 1 */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:16;            /* Reserved */
    vuint32_t L2WY:8;                  /* L2 Cache Ways */
    vuint32_t L2SZ:8;                  /* L2 Cache Size */
  } B;
} MSCM_CP0CFG1_tag;

typedef union MSCM_CP0CFG2_union_tag { /* Processor 0 Configuration 2 */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:16;            /* Reserved */
    vuint32_t ITCMSZ:8;                /* Instruction Tightly Coupled Memory Size */
    vuint32_t DTCMSZ:8;                /* Tightly Coupled Data Memory Size */
  } B;
} MSCM_CP0CFG2_tag;

typedef union MSCM_CP0CFG3_union_tag { /* Processor 0 Configuration 3 */
  vuint32_t R;
  struct {
    vuint32_t FPU:1;                   /* Floating Point Unit */
    vuint32_t SIMD:1;                  /* SIMD/NEON Instruction Support */
    vuint32_t MMU:1;                   /* Memory Management Unit */
    vuint32_t CMP:1;                   /* Core Memory Protection Unit */
    vuint32_t CPY:1;                   /* Cryptography */
    vuint32_t _unused_5:27;            /* Reserved */
  } B;
} MSCM_CP0CFG3_tag;

typedef union MSCM_IRCP0ISR0_union_tag { /* Interrupt Router CP0 Interrupt Status */
  vuint32_t R;
  struct {
    vuint32_t CP0_INT:1;               /* CP0-to-CPn Interrupt */
    vuint32_t _unused_1:1;             /* Reserved */
    vuint32_t _unused_2:30;            /* Reserved */
  } B;
} MSCM_IRCP0ISR0_tag;

typedef union MSCM_IRCP0IGR0_union_tag { /* Interrupt Router CP0 Interrupt Generation */
  vuint32_t R;
  struct {
    vuint32_t INT_EN:1;                /* Interrupt Enable */
    vuint32_t _unused_1:31;            /* Reserved */
  } B;
} MSCM_IRCP0IGR0_tag;

typedef union MSCM_IRCP0ISR1_union_tag { /* Interrupt Router CP0 Interrupt Status */
  vuint32_t R;
  struct {
    vuint32_t CP0_INT:1;               /* CP0-to-CPn Interrupt */
    vuint32_t _unused_1:1;             /* Reserved */
    vuint32_t _unused_2:30;            /* Reserved */
  } B;
} MSCM_IRCP0ISR1_tag;

typedef union MSCM_IRCP0IGR1_union_tag { /* Interrupt Router CP0 Interrupt Generation */
  vuint32_t R;
  struct {
    vuint32_t INT_EN:1;                /* Interrupt Enable */
    vuint32_t _unused_1:31;            /* Reserved */
  } B;
} MSCM_IRCP0IGR1_tag;

typedef union MSCM_IRCP0ISR2_union_tag { /* Interrupt Router CP0 Interrupt Status */
  vuint32_t R;
  struct {
    vuint32_t CP0_INT:1;               /* CP0-to-CPn Interrupt */
    vuint32_t _unused_1:1;             /* Reserved */
    vuint32_t _unused_2:30;            /* Reserved */
  } B;
} MSCM_IRCP0ISR2_tag;

typedef union MSCM_IRCP0IGR2_union_tag { /* Interrupt Router CP0 Interrupt Generation */
  vuint32_t R;
  struct {
    vuint32_t INT_EN:1;                /* Interrupt Enable */
    vuint32_t _unused_1:31;            /* Reserved */
  } B;
} MSCM_IRCP0IGR2_tag;

typedef union MSCM_IRCP0ISR3_union_tag { /* Interrupt Router CP0 Interrupt Status */
  vuint32_t R;
  struct {
    vuint32_t CP0_INT:1;               /* CP0-to-CPn Interrupt */
    vuint32_t _unused_1:1;             /* Reserved */
    vuint32_t _unused_2:30;            /* Reserved */
  } B;
} MSCM_IRCP0ISR3_tag;

typedef union MSCM_IRCP0IGR3_union_tag { /* Interrupt Router CP0 Interrupt Generation */
  vuint32_t R;
  struct {
    vuint32_t INT_EN:1;                /* Interrupt Enable */
    vuint32_t _unused_1:31;            /* Reserved */
  } B;
} MSCM_IRCP0IGR3_tag;

typedef union MSCM_IRCP1ISR0_union_tag { /* Interrupt Router CP1 Interrupt Status */
  vuint32_t R;
  struct {
    vuint32_t CP0_INT:1;               /* CP0-to-CPn Interrupt */
    vuint32_t _unused_1:1;             /* Reserved */
    vuint32_t _unused_2:30;            /* Reserved */
  } B;
} MSCM_IRCP1ISR0_tag;

typedef union MSCM_IRCP1IGR0_union_tag { /* Interrupt Router CP1 Interrupt Generation */
  vuint32_t R;
  struct {
    vuint32_t INT_EN:1;                /* Interrupt Enable */
    vuint32_t _unused_1:31;            /* Reserved */
  } B;
} MSCM_IRCP1IGR0_tag;

typedef union MSCM_IRCP1ISR1_union_tag { /* Interrupt Router CP1 Interrupt Status */
  vuint32_t R;
  struct {
    vuint32_t CP0_INT:1;               /* CP0-to-CPn Interrupt */
    vuint32_t _unused_1:1;             /* Reserved */
    vuint32_t _unused_2:30;            /* Reserved */
  } B;
} MSCM_IRCP1ISR1_tag;

typedef union MSCM_IRCP1IGR1_union_tag { /* Interrupt Router CP1 Interrupt Generation */
  vuint32_t R;
  struct {
    vuint32_t INT_EN:1;                /* Interrupt Enable */
    vuint32_t _unused_1:31;            /* Reserved */
  } B;
} MSCM_IRCP1IGR1_tag;

typedef union MSCM_IRCP1ISR2_union_tag { /* Interrupt Router CP1 Interrupt Status */
  vuint32_t R;
  struct {
    vuint32_t CP0_INT:1;               /* CP0-to-CPn Interrupt */
    vuint32_t _unused_1:1;             /* Reserved */
    vuint32_t _unused_2:30;            /* Reserved */
  } B;
} MSCM_IRCP1ISR2_tag;

typedef union MSCM_IRCP1IGR2_union_tag { /* Interrupt Router CP1 Interrupt Generation */
  vuint32_t R;
  struct {
    vuint32_t INT_EN:1;                /* Interrupt Enable */
    vuint32_t _unused_1:31;            /* Reserved */
  } B;
} MSCM_IRCP1IGR2_tag;

typedef union MSCM_IRCP1ISR3_union_tag { /* Interrupt Router CP1 Interrupt Status */
  vuint32_t R;
  struct {
    vuint32_t CP0_INT:1;               /* CP0-to-CPn Interrupt */
    vuint32_t _unused_1:1;             /* Reserved */
    vuint32_t _unused_2:30;            /* Reserved */
  } B;
} MSCM_IRCP1ISR3_tag;

typedef union MSCM_IRCP1IGR3_union_tag { /* Interrupt Router CP1 Interrupt Generation */
  vuint32_t R;
  struct {
    vuint32_t INT_EN:1;                /* Interrupt Enable */
    vuint32_t _unused_1:31;            /* Reserved */
  } B;
} MSCM_IRCP1IGR3_tag;

typedef union MSCM_IRCPCFG_union_tag { /* Interrupt Router Configuration */
  vuint32_t R;
  struct {
    vuint32_t CP0_TR:1;                /* CP0 as Trusted Core */
    vuint32_t _unused_1:1;             /* Reserved */
    vuint32_t _unused_2:29;            /* Reserved */
    vuint32_t LOCK:1;                  /* Lock */
  } B;
} MSCM_IRCPCFG_tag;

typedef union MSCM_XN_CTRL_union_tag { /* Memory Execution Control */
  vuint32_t R;
  struct {
    vuint32_t SRAM0_XN:1;              /* SRAM 0 Controller Access Execution Control */
    vuint32_t SRAM1_XN:1;              /* SRAM 1 Controller Access Execution Control */
    vuint32_t _unused_2:6;             /* Reserved */
    vuint32_t ITCM0_XN:1;              /* ITCM Core 0 Direct Access Execution Control */
    vuint32_t ITCM1_XN:1;              /* ITCM Core 1 Direct Access Execution Control */
    vuint32_t _unused_10:2;            /* Reserved */
    vuint32_t ITCM0_BK_XN:1;           /* ITCM Core 0 Backdoor Access Execution Control */
    vuint32_t ITCM1_BK_XN:1;           /* ITCM Core 1 Backdoor Access Execution Control */
    vuint32_t _unused_14:2;            /* Reserved */
    vuint32_t DTCM0_XN:1;              /* DTCM Core 0 Direct Access Execution Control */
    vuint32_t DTCM1_XN:1;              /* DTCM Core 1 Direct Access Execution Control */
    vuint32_t _unused_18:2;            /* Reserved */
    vuint32_t DTCM0_BK_XN:1;           /* DTCM Core 0 Backdoor Access Execution Control */
    vuint32_t DTCM1_BK_XN:1;           /* DTCM Core 1 Backdoor Access Execution Control */
    vuint32_t _unused_22:8;            /* Reserved */
    vuint32_t SLK:1;                   /* Soft Lock */
    vuint32_t HLK:1;                   /* Hard Lock */
  } B;
} MSCM_XN_CTRL_tag;

typedef union MSCM_ENEDC_union_tag {   /* Enable Interconnect Error Detection */
  vuint32_t R;
  struct {
    vuint32_t EN_RD_CM7_0_AHBM:1;      /* Enable Read Data Check Cortex-M7_0_AHBM */
    vuint32_t EN_RD_CM7_0_AHBP:1;      /* Enable Read Data Check Cortex-M7_0_AHBP */
    vuint32_t EN_RD_EDMA:1;            /* Enable Read Data Check eDMA */
    vuint32_t _unused_3:1;             /* Reserved */
    vuint32_t EN_RD_HSE:1;             /* Enable Read Data Check HSE */
    vuint32_t EN_RD_EMAC:1;            /* Enable Read Data Check EMAC */
    vuint32_t EN_RD_CM7_1_AHBM:1;      /* Enable Read Data Check Cortex-M7_1_AHBM */
    vuint32_t EN_RD_CM7_1_AHBP:1;      /* Enable Read Data Check Cortex-M7_1_AHBP */
    vuint32_t EN_RD_TCM:1;             /* Enable Read Data Check TCM */
    vuint32_t EN_ADD_PFLASH_PORT0:1;   /* Enable Address Check P_FLASH_PORT0 */
    vuint32_t EN_ADD_PFLASH_PORT1:1;   /* Enable Address Check P_FLASH_PORT1 */
    vuint32_t EN_ADD_PFLASH_PORT2:1;   /* Enable Address Check P_FLASH_PORT2 */
    vuint32_t EN_WR_PRAM0:1;           /* Enable Write Data Check PRAM0 */
    vuint32_t EN_ADD_PRAM0:1;          /* Enable Address Check PRAM0 */
    vuint32_t EN_WR_PRAM1:1;           /* Enable Write Data Check PRAM1 */
    vuint32_t EN_ADD_PRAM1:1;          /* Enable Address Check PRAM1 */
    vuint32_t EN_WR_TCM:1;             /* Enable Write Data Check TCM */
    vuint32_t EN_ADD_TCM:1;            /* Enable Address Check TCM */
    vuint32_t _unused_18:1;            /* Reserved */
    vuint32_t EN_ADD_QSPI:1;           /* Enable Address Check QuadSPI */
    vuint32_t EN_WR_AIPS0:1;           /* Enable Write Data Check AIPS0 */
    vuint32_t EN_ADD_AIPS0:1;          /* Enable Address Check AIPS0 */
    vuint32_t EN_WR_AIPS1:1;           /* Enable Write Data Check AIPS1 */
    vuint32_t EN_ADD_AIPS1:1;          /* Enable Address Check AIPS1 */
    vuint32_t EN_WR_AIPS2:1;           /* Enable Write Data Check AIPS2 */
    vuint32_t EN_ADD_AIPS2:1;          /* Enable Address Check AIPS2 */
    vuint32_t EN_WR_CM7_0_TCM:1;       /* Enable Write Data Check Cortex-M7_0_TCM */
    vuint32_t EN_ADD_CM7_0_TCM:1;      /* Enable Address Check Cortex-M7_0_TCM */
    vuint32_t EN_WR_CM7_1_TCM:1;       /* Enable Write Data Check Cortex-M7_1_TCM */
    vuint32_t EN_ADD_CM7_1_TCM:1;      /* Enable Address Check Cortex-M7_1_TCM */
    vuint32_t EN_ADD_DMA_S0:1;         /* Enable DMA AXBS S0 Port */
    vuint32_t EN_ADD_DMA_S1:1;         /* Enable DMA AXBS S1 Port */
  } B;
} MSCM_ENEDC_tag;

typedef union MSCM_IAHBCFGREG_union_tag { /* AHB Gasket Configuration */
  vuint32_t R;
  struct {
    vuint32_t EMAC_DIS_WR_OPT:1;
    vuint32_t _unused_1:3;             /* Reserved */
    vuint32_t DMA_AXBS_S0_DIS_WR_OPT:1;
    vuint32_t _unused_5:3;             /* Reserved */
    vuint32_t DMA_AXBS_S1_DIS_WR_OPT:1;
    vuint32_t _unused_9:3;             /* Reserved */
    vuint32_t HSE_DIS_WR_OPT:1;
    vuint32_t _unused_13:3;            /* Reserved */
    vuint32_t TCM_DIS_WR_OPT:1;
    vuint32_t _unused_17:3;            /* Reserved */
    vuint32_t QSPI_DIS_WR_OPT:1;
    vuint32_t _unused_21:3;            /* Reserved */
    vuint32_t AIPS1_DIS_WR_OPT:1;
    vuint32_t _unused_25:3;            /* Reserved */
    vuint32_t AIPS2_DIS_WR_OPT:1;
    vuint32_t _unused_29:3;            /* Reserved */
  } B;
} MSCM_IAHBCFGREG_tag;

typedef union MSCM_IRSPRC_union_tag {  /* Interrupt Router Shared Peripheral Routing Control */
  vuint16_t R;
  struct {
    vuint16_t M7_0:1;                  /* Enable Cortex-M7_0 Interrupt Steering */
    vuint16_t _unused_1:1;             /* Reserved */
    vuint16_t _unused_2:13;            /* Reserved */
    vuint16_t LOCK:1;                  /* Lock */
  } B;
} MSCM_IRSPRC_tag;

struct MSCM_tag {
  MSCM_CPXTYPE_tag CPXTYPE;            /* Processor X Type */
  MSCM_CPXNUM_tag CPXNUM;              /* Processor X Number */
  MSCM_CPXREV_tag CPXREV;              /* Processor X Revision */
  MSCM_CPXCFG0_tag CPXCFG0;            /* Processor X Configuration 0 */
  MSCM_CPXCFG1_tag CPXCFG1;            /* Processor X Configuration 1 */
  MSCM_CPXCFG2_tag CPXCFG2;            /* Processor X Configuration 2 */
  MSCM_CPXCFG3_tag CPXCFG3;            /* Processor x Configuration 3 */
  uint8_t MSCM_reserved0[4];
  MSCM_CP0TYPE_tag CP0TYPE;            /* Processor 0 Type */
  MSCM_CP0NUM_tag CP0NUM;              /* Processor 0 Number */
  MSCM_CP0REV_tag CP0REV;              /* Processor 0 Count */
  MSCM_CP0CFG0_tag CP0CFG0;            /* Processor 0 Configuration 0 */
  MSCM_CP0CFG1_tag CP0CFG1;            /* Processor 0 Configuration 1 */
  MSCM_CP0CFG2_tag CP0CFG2;            /* Processor 0 Configuration 2 */
  MSCM_CP0CFG3_tag CP0CFG3;            /* Processor 0 Configuration 3 */
  uint8_t MSCM_reserved1[452];
  MSCM_IRCP0ISR0_tag IRCP0ISR0;        /* Interrupt Router CP0 Interrupt Status */
  MSCM_IRCP0IGR0_tag IRCP0IGR0;        /* Interrupt Router CP0 Interrupt Generation */
  MSCM_IRCP0ISR1_tag IRCP0ISR1;        /* Interrupt Router CP0 Interrupt Status */
  MSCM_IRCP0IGR1_tag IRCP0IGR1;        /* Interrupt Router CP0 Interrupt Generation */
  MSCM_IRCP0ISR2_tag IRCP0ISR2;        /* Interrupt Router CP0 Interrupt Status */
  MSCM_IRCP0IGR2_tag IRCP0IGR2;        /* Interrupt Router CP0 Interrupt Generation */
  MSCM_IRCP0ISR3_tag IRCP0ISR3;        /* Interrupt Router CP0 Interrupt Status */
  MSCM_IRCP0IGR3_tag IRCP0IGR3;        /* Interrupt Router CP0 Interrupt Generation */
  MSCM_IRCP1ISR0_tag IRCP1ISR0;        /* Interrupt Router CP1 Interrupt Status */
  MSCM_IRCP1IGR0_tag IRCP1IGR0;        /* Interrupt Router CP1 Interrupt Generation */
  MSCM_IRCP1ISR1_tag IRCP1ISR1;        /* Interrupt Router CP1 Interrupt Status */
  MSCM_IRCP1IGR1_tag IRCP1IGR1;        /* Interrupt Router CP1 Interrupt Generation */
  MSCM_IRCP1ISR2_tag IRCP1ISR2;        /* Interrupt Router CP1 Interrupt Status */
  MSCM_IRCP1IGR2_tag IRCP1IGR2;        /* Interrupt Router CP1 Interrupt Generation */
  MSCM_IRCP1ISR3_tag IRCP1ISR3;        /* Interrupt Router CP1 Interrupt Status */
  MSCM_IRCP1IGR3_tag IRCP1IGR3;        /* Interrupt Router CP1 Interrupt Generation */
  uint8_t MSCM_reserved2[448];
  MSCM_IRCPCFG_tag IRCPCFG;            /* Interrupt Router Configuration */
  uint8_t MSCM_reserved3[252];
  MSCM_XN_CTRL_tag XN_CTRL;            /* Memory Execution Control */
  uint8_t MSCM_reserved4[252];
  MSCM_ENEDC_tag ENEDC;                /* Enable Interconnect Error Detection */
  uint8_t MSCM_reserved5[252];
  MSCM_IAHBCFGREG_tag IAHBCFGREG;      /* AHB Gasket Configuration */
  uint8_t MSCM_reserved6[380];
  MSCM_IRSPRC_tag IRSPRC[240];         /* Interrupt Router Shared Peripheral Routing Control */
};


/* ============================================================================
   =============================== Module: MU =================================
   ============================================================================ */

typedef union MU_VER_union_tag {       /* Version ID Register */
  vuint32_t R;
  struct {
    vuint32_t FEATURE:16;              /* Feature Set Number */
    vuint32_t MINOR:8;                 /* Minor Version Number */
    vuint32_t MAJOR:8;                 /* Major Version Number */
  } B;
} MU_VER_tag;

typedef union MU_PAR_union_tag {       /* Parameter Register */
  vuint32_t R;
  struct {
    vuint32_t TR_NUM:8;                /* Transmit Register Number */
    vuint32_t RR_NUM:8;                /* RR Number */
    vuint32_t GIR_NUM:8;               /* General Interrupt Request Number */
    vuint32_t FLAG_WIDTH:8;            /* Flag Width */
  } B;
} MU_PAR_tag;

typedef union MU_CR_union_tag {        /* Control Register */
  vuint32_t R;
  struct {
    vuint32_t MUR:1;                   /* MU Reset */
    vuint32_t MURIE:1;                 /* MUB Reset Interrupt Enable */
    vuint32_t _unused_2:30;            /* Reserved */
  } B;
} MU_CR_tag;

typedef union MU_SR_union_tag {        /* Status Register */
  vuint32_t R;
  struct {
    vuint32_t MURS:1;                  /* MUA and MUB Reset State */
    vuint32_t MURIP:1;                 /* MU Reset Interrupt Pending */
    vuint32_t EP:1;                    /* MUB Side Event Pending */
    vuint32_t FUP:1;                   /* MUB Flags Update Pending */
    vuint32_t GIRP:1;                  /* MUB General Interrupt Pending */
    vuint32_t TEP:1;                   /* MUB Transmit Empty Pending */
    vuint32_t RFP:1;                   /* MUB Receive Full Pending Flag */
    vuint32_t _unused_7:1;             /* Reserved */
    vuint32_t _unused_8:24;            /* Reserved */
  } B;
} MU_SR_tag;

typedef union MU_CCR0_union_tag {      /* Core Control Register 0 */
  vuint32_t R;
  struct {
    vuint32_t NMI:1;                   /* MUA Non-maskable Interrupt Request */
    vuint32_t _unused_1:1;             /* Reserved */
    vuint32_t _unused_2:1;             /* Reserved */
    vuint32_t _unused_3:1;             /* Reserved */
    vuint32_t _unused_4:1;             /* Reserved */
    vuint32_t _unused_5:2;             /* Reserved */
    vuint32_t _unused_7:25;            /* Reserved */
  } B;
} MU_CCR0_tag;

typedef union MU_CSSR0_union_tag {     /* Core Sticky Status Register 0 */
  vuint32_t R;
  struct {
    vuint32_t NMIC:1;                  /* Processor B Non-Maskable-Interrupt Clear */
    vuint32_t _unused_1:1;             /* Reserved */
    vuint32_t _unused_2:1;             /* Reserved */
    vuint32_t _unused_3:1;             /* Reserved */
    vuint32_t _unused_4:1;             /* Reserved */
    vuint32_t _unused_5:1;             /* Reserved */
    vuint32_t _unused_6:1;             /* Reserved */
    vuint32_t _unused_7:1;             /* Reserved */
    vuint32_t _unused_8:24;            /* Reserved */
  } B;
} MU_CSSR0_tag;

typedef union MU_FCR_union_tag {       /* Flag Control Register */
  vuint32_t R;
  struct {
    vuint32_t F0:1;                    /* MUB to MUA Flag n */
    vuint32_t F1:1;                    /* MUB to MUA Flag n */
    vuint32_t F2:1;                    /* MUB to MUA Flag n */
    vuint32_t F3:1;                    /* MUB to MUA Flag n */
    vuint32_t F4:1;                    /* MUB to MUA Flag n */
    vuint32_t F5:1;                    /* MUB to MUA Flag n */
    vuint32_t F6:1;                    /* MUB to MUA Flag n */
    vuint32_t F7:1;                    /* MUB to MUA Flag n */
    vuint32_t F8:1;                    /* MUB to MUA Flag n */
    vuint32_t F9:1;                    /* MUB to MUA Flag n */
    vuint32_t F10:1;                   /* MUB to MUA Flag n */
    vuint32_t F11:1;                   /* MUB to MUA Flag n */
    vuint32_t F12:1;                   /* MUB to MUA Flag n */
    vuint32_t F13:1;                   /* MUB to MUA Flag n */
    vuint32_t F14:1;                   /* MUB to MUA Flag n */
    vuint32_t F15:1;                   /* MUB to MUA Flag n */
    vuint32_t F16:1;                   /* MUB to MUA Flag n */
    vuint32_t F17:1;                   /* MUB to MUA Flag n */
    vuint32_t F18:1;                   /* MUB to MUA Flag n */
    vuint32_t F19:1;                   /* MUB to MUA Flag n */
    vuint32_t F20:1;                   /* MUB to MUA Flag n */
    vuint32_t F21:1;                   /* MUB to MUA Flag n */
    vuint32_t F22:1;                   /* MUB to MUA Flag n */
    vuint32_t F23:1;                   /* MUB to MUA Flag n */
    vuint32_t F24:1;                   /* MUB to MUA Flag n */
    vuint32_t F25:1;                   /* MUB to MUA Flag n */
    vuint32_t F26:1;                   /* MUB to MUA Flag n */
    vuint32_t F27:1;                   /* MUB to MUA Flag n */
    vuint32_t F28:1;                   /* MUB to MUA Flag n */
    vuint32_t F29:1;                   /* MUB to MUA Flag n */
    vuint32_t F30:1;                   /* MUB to MUA Flag n */
    vuint32_t F31:1;                   /* MUB to MUA Flag n */
  } B;
} MU_FCR_tag;

typedef union MU_FSR_union_tag {       /* Flag Status Register */
  vuint32_t R;
  struct {
    vuint32_t F0:1;                    /* MUA to MUB Side Flag n */
    vuint32_t F1:1;                    /* MUA to MUB Side Flag n */
    vuint32_t F2:1;                    /* MUA to MUB Side Flag n */
    vuint32_t F3:1;                    /* MUA to MUB Side Flag n */
    vuint32_t F4:1;                    /* MUA to MUB Side Flag n */
    vuint32_t F5:1;                    /* MUA to MUB Side Flag n */
    vuint32_t F6:1;                    /* MUA to MUB Side Flag n */
    vuint32_t F7:1;                    /* MUA to MUB Side Flag n */
    vuint32_t F8:1;                    /* MUA to MUB Side Flag n */
    vuint32_t F9:1;                    /* MUA to MUB Side Flag n */
    vuint32_t F10:1;                   /* MUA to MUB Side Flag n */
    vuint32_t F11:1;                   /* MUA to MUB Side Flag n */
    vuint32_t F12:1;                   /* MUA to MUB Side Flag n */
    vuint32_t F13:1;                   /* MUA to MUB Side Flag n */
    vuint32_t F14:1;                   /* MUA to MUB Side Flag n */
    vuint32_t F15:1;                   /* MUA to MUB Side Flag n */
    vuint32_t F16:1;                   /* MUA to MUB Side Flag n */
    vuint32_t F17:1;                   /* MUA to MUB Side Flag n */
    vuint32_t F18:1;                   /* MUA to MUB Side Flag n */
    vuint32_t F19:1;                   /* MUA to MUB Side Flag n */
    vuint32_t F20:1;                   /* MUA to MUB Side Flag n */
    vuint32_t F21:1;                   /* MUA to MUB Side Flag n */
    vuint32_t F22:1;                   /* MUA to MUB Side Flag n */
    vuint32_t F23:1;                   /* MUA to MUB Side Flag n */
    vuint32_t F24:1;                   /* MUA to MUB Side Flag n */
    vuint32_t F25:1;                   /* MUA to MUB Side Flag n */
    vuint32_t F26:1;                   /* MUA to MUB Side Flag n */
    vuint32_t F27:1;                   /* MUA to MUB Side Flag n */
    vuint32_t F28:1;                   /* MUA to MUB Side Flag n */
    vuint32_t F29:1;                   /* MUA to MUB Side Flag n */
    vuint32_t F30:1;                   /* MUA to MUB Side Flag n */
    vuint32_t F31:1;                   /* MUA to MUB Side Flag n */
  } B;
} MU_FSR_tag;

typedef union MU_GIER_union_tag {      /* General Interrupt Enable Register */
  vuint32_t R;
  struct {
    vuint32_t GIE0:1;                  /* MUB General Purpose Interrupt Enable n */
    vuint32_t GIE1:1;                  /* MUB General Purpose Interrupt Enable n */
    vuint32_t GIE2:1;                  /* MUB General Purpose Interrupt Enable n */
    vuint32_t GIE3:1;                  /* MUB General Purpose Interrupt Enable n */
    vuint32_t GIE4:1;                  /* MUB General Purpose Interrupt Enable n */
    vuint32_t GIE5:1;                  /* MUB General Purpose Interrupt Enable n */
    vuint32_t GIE6:1;                  /* MUB General Purpose Interrupt Enable n */
    vuint32_t GIE7:1;                  /* MUB General Purpose Interrupt Enable n */
    vuint32_t GIE8:1;                  /* MUB General Purpose Interrupt Enable n */
    vuint32_t GIE9:1;                  /* MUB General Purpose Interrupt Enable n */
    vuint32_t GIE10:1;                 /* MUB General Purpose Interrupt Enable n */
    vuint32_t GIE11:1;                 /* MUB General Purpose Interrupt Enable n */
    vuint32_t GIE12:1;                 /* MUB General Purpose Interrupt Enable n */
    vuint32_t GIE13:1;                 /* MUB General Purpose Interrupt Enable n */
    vuint32_t GIE14:1;                 /* MUB General Purpose Interrupt Enable n */
    vuint32_t GIE15:1;                 /* MUB General Purpose Interrupt Enable n */
    vuint32_t GIE16:1;                 /* MUB General Purpose Interrupt Enable n */
    vuint32_t GIE17:1;                 /* MUB General Purpose Interrupt Enable n */
    vuint32_t GIE18:1;                 /* MUB General Purpose Interrupt Enable n */
    vuint32_t GIE19:1;                 /* MUB General Purpose Interrupt Enable n */
    vuint32_t GIE20:1;                 /* MUB General Purpose Interrupt Enable n */
    vuint32_t GIE21:1;                 /* MUB General Purpose Interrupt Enable n */
    vuint32_t GIE22:1;                 /* MUB General Purpose Interrupt Enable n */
    vuint32_t GIE23:1;                 /* MUB General Purpose Interrupt Enable n */
    vuint32_t GIE24:1;                 /* MUB General Purpose Interrupt Enable n */
    vuint32_t GIE25:1;                 /* MUB General Purpose Interrupt Enable n */
    vuint32_t GIE26:1;                 /* MUB General Purpose Interrupt Enable n */
    vuint32_t GIE27:1;                 /* MUB General Purpose Interrupt Enable n */
    vuint32_t GIE28:1;                 /* MUB General Purpose Interrupt Enable n */
    vuint32_t GIE29:1;                 /* MUB General Purpose Interrupt Enable n */
    vuint32_t GIE30:1;                 /* MUB General Purpose Interrupt Enable n */
    vuint32_t GIE31:1;                 /* MUB General Purpose Interrupt Enable n */
  } B;
} MU_GIER_tag;

typedef union MU_GCR_union_tag {       /* General Control Register */
  vuint32_t R;
  struct {
    vuint32_t GIR0:1;                  /* MUB General Purpose Interrupt Request n */
    vuint32_t GIR1:1;                  /* MUB General Purpose Interrupt Request n */
    vuint32_t GIR2:1;                  /* MUB General Purpose Interrupt Request n */
    vuint32_t GIR3:1;                  /* MUB General Purpose Interrupt Request n */
    vuint32_t GIR4:1;                  /* MUB General Purpose Interrupt Request n */
    vuint32_t GIR5:1;                  /* MUB General Purpose Interrupt Request n */
    vuint32_t GIR6:1;                  /* MUB General Purpose Interrupt Request n */
    vuint32_t GIR7:1;                  /* MUB General Purpose Interrupt Request n */
    vuint32_t GIR8:1;                  /* MUB General Purpose Interrupt Request n */
    vuint32_t GIR9:1;                  /* MUB General Purpose Interrupt Request n */
    vuint32_t GIR10:1;                 /* MUB General Purpose Interrupt Request n */
    vuint32_t GIR11:1;                 /* MUB General Purpose Interrupt Request n */
    vuint32_t GIR12:1;                 /* MUB General Purpose Interrupt Request n */
    vuint32_t GIR13:1;                 /* MUB General Purpose Interrupt Request n */
    vuint32_t GIR14:1;                 /* MUB General Purpose Interrupt Request n */
    vuint32_t GIR15:1;                 /* MUB General Purpose Interrupt Request n */
    vuint32_t GIR16:1;                 /* MUB General Purpose Interrupt Request n */
    vuint32_t GIR17:1;                 /* MUB General Purpose Interrupt Request n */
    vuint32_t GIR18:1;                 /* MUB General Purpose Interrupt Request n */
    vuint32_t GIR19:1;                 /* MUB General Purpose Interrupt Request n */
    vuint32_t GIR20:1;                 /* MUB General Purpose Interrupt Request n */
    vuint32_t GIR21:1;                 /* MUB General Purpose Interrupt Request n */
    vuint32_t GIR22:1;                 /* MUB General Purpose Interrupt Request n */
    vuint32_t GIR23:1;                 /* MUB General Purpose Interrupt Request n */
    vuint32_t GIR24:1;                 /* MUB General Purpose Interrupt Request n */
    vuint32_t GIR25:1;                 /* MUB General Purpose Interrupt Request n */
    vuint32_t GIR26:1;                 /* MUB General Purpose Interrupt Request n */
    vuint32_t GIR27:1;                 /* MUB General Purpose Interrupt Request n */
    vuint32_t GIR28:1;                 /* MUB General Purpose Interrupt Request n */
    vuint32_t GIR29:1;                 /* MUB General Purpose Interrupt Request n */
    vuint32_t GIR30:1;                 /* MUB General Purpose Interrupt Request n */
    vuint32_t GIR31:1;                 /* MUB General Purpose Interrupt Request n */
  } B;
} MU_GCR_tag;

typedef union MU_GSR_union_tag {       /* General Status Register */
  vuint32_t R;
  struct {
    vuint32_t GIP0:1;                  /* MUB General Interrupt Request Pending n */
    vuint32_t GIP1:1;                  /* MUB General Interrupt Request Pending n */
    vuint32_t GIP2:1;                  /* MUB General Interrupt Request Pending n */
    vuint32_t GIP3:1;                  /* MUB General Interrupt Request Pending n */
    vuint32_t GIP4:1;                  /* MUB General Interrupt Request Pending n */
    vuint32_t GIP5:1;                  /* MUB General Interrupt Request Pending n */
    vuint32_t GIP6:1;                  /* MUB General Interrupt Request Pending n */
    vuint32_t GIP7:1;                  /* MUB General Interrupt Request Pending n */
    vuint32_t GIP8:1;                  /* MUB General Interrupt Request Pending n */
    vuint32_t GIP9:1;                  /* MUB General Interrupt Request Pending n */
    vuint32_t GIP10:1;                 /* MUB General Interrupt Request Pending n */
    vuint32_t GIP11:1;                 /* MUB General Interrupt Request Pending n */
    vuint32_t GIP12:1;                 /* MUB General Interrupt Request Pending n */
    vuint32_t GIP13:1;                 /* MUB General Interrupt Request Pending n */
    vuint32_t GIP14:1;                 /* MUB General Interrupt Request Pending n */
    vuint32_t GIP15:1;                 /* MUB General Interrupt Request Pending n */
    vuint32_t GIP16:1;                 /* MUB General Interrupt Request Pending n */
    vuint32_t GIP17:1;                 /* MUB General Interrupt Request Pending n */
    vuint32_t GIP18:1;                 /* MUB General Interrupt Request Pending n */
    vuint32_t GIP19:1;                 /* MUB General Interrupt Request Pending n */
    vuint32_t GIP20:1;                 /* MUB General Interrupt Request Pending n */
    vuint32_t GIP21:1;                 /* MUB General Interrupt Request Pending n */
    vuint32_t GIP22:1;                 /* MUB General Interrupt Request Pending n */
    vuint32_t GIP23:1;                 /* MUB General Interrupt Request Pending n */
    vuint32_t GIP24:1;                 /* MUB General Interrupt Request Pending n */
    vuint32_t GIP25:1;                 /* MUB General Interrupt Request Pending n */
    vuint32_t GIP26:1;                 /* MUB General Interrupt Request Pending n */
    vuint32_t GIP27:1;                 /* MUB General Interrupt Request Pending n */
    vuint32_t GIP28:1;                 /* MUB General Interrupt Request Pending n */
    vuint32_t GIP29:1;                 /* MUB General Interrupt Request Pending n */
    vuint32_t GIP30:1;                 /* MUB General Interrupt Request Pending n */
    vuint32_t GIP31:1;                 /* MUB General Interrupt Request Pending n */
  } B;
} MU_GSR_tag;

typedef union MU_TCR_union_tag {       /* Transmit Control Register */
  vuint32_t R;
  struct {
    vuint32_t TIE0:1;                  /* MUB Transmit Interrupt Enable n */
    vuint32_t TIE1:1;                  /* MUB Transmit Interrupt Enable n */
    vuint32_t TIE2:1;                  /* MUB Transmit Interrupt Enable n */
    vuint32_t TIE3:1;                  /* MUB Transmit Interrupt Enable n */
    vuint32_t _unused_4:28;            /* Reserved */
  } B;
} MU_TCR_tag;

typedef union MU_TSR_union_tag {       /* Transmit Status Register */
  vuint32_t R;
  struct {
    vuint32_t TE0:1;                   /* MUB Transmit Register n Empty */
    vuint32_t TE1:1;                   /* MUB Transmit Register n Empty */
    vuint32_t TE2:1;                   /* MUB Transmit Register n Empty */
    vuint32_t TE3:1;                   /* MUB Transmit Register n Empty */
    vuint32_t _unused_4:28;            /* Reserved */
  } B;
} MU_TSR_tag;

typedef union MU_RCR_union_tag {       /* Receive Control Register */
  vuint32_t R;
  struct {
    vuint32_t RIE0:1;                  /* MUB Receive Interrupt Enable n */
    vuint32_t RIE1:1;                  /* MUB Receive Interrupt Enable n */
    vuint32_t RIE2:1;                  /* MUB Receive Interrupt Enable n */
    vuint32_t RIE3:1;                  /* MUB Receive Interrupt Enable n */
    vuint32_t _unused_4:28;            /* Reserved */
  } B;
} MU_RCR_tag;

typedef union MU_RSR_union_tag {       /* Receive Status Register */
  vuint32_t R;
  struct {
    vuint32_t RF0:1;                   /* MUB Receive Register n Full */
    vuint32_t RF1:1;                   /* MUB Receive Register n Full */
    vuint32_t RF2:1;                   /* MUB Receive Register n Full */
    vuint32_t RF3:1;                   /* MUB Receive Register n Full */
    vuint32_t _unused_4:28;            /* Reserved */
  } B;
} MU_RSR_tag;

typedef union MU_TR_union_tag {        /* Transmit Register */
  vuint32_t R;
  struct {
    vuint32_t TR_DATA:32;              /* MUB Transmit Data */
  } B;
} MU_TR_tag;

typedef union MU_RR_union_tag {        /* Receive Register */
  vuint32_t R;
  struct {
    vuint32_t RR_DATA:32;              /* MUB Receive Data */
  } B;
} MU_RR_tag;

struct MU_tag {
  MU_VER_tag VER;                      /* Version ID Register */
  MU_PAR_tag PAR;                      /* Parameter Register */
  MU_CR_tag CR;                        /* Control Register */
  MU_SR_tag SR;                        /* Status Register */
  MU_CCR0_tag CCR0;                    /* Core Control Register 0 */
  uint8_t MU_reserved0[4];
  MU_CSSR0_tag CSSR0;                  /* Core Sticky Status Register 0 */
  uint8_t MU_reserved1[228];
  MU_FCR_tag FCR;                      /* Flag Control Register */
  MU_FSR_tag FSR;                      /* Flag Status Register */
  uint8_t MU_reserved2[8];
  MU_GIER_tag GIER;                    /* General Interrupt Enable Register */
  MU_GCR_tag GCR;                      /* General Control Register */
  MU_GSR_tag GSR;                      /* General Status Register */
  uint8_t MU_reserved3[4];
  MU_TCR_tag TCR;                      /* Transmit Control Register */
  MU_TSR_tag TSR;                      /* Transmit Status Register */
  MU_RCR_tag RCR;                      /* Receive Control Register */
  MU_RSR_tag RSR;                      /* Receive Status Register */
  uint8_t MU_reserved4[208];
  MU_TR_tag TR[4];                     /* Transmit Register */
  uint8_t MU_reserved5[112];
  MU_RR_tag RR[4];                     /* Receive Register */
};


/* ============================================================================
   =============================== Module: PFLASH =============================
   ============================================================================ */

typedef union PFLASH_PFCR_union_tag {  /* Platform Flash Memory Configuration 0 */
  vuint32_t R;
  struct {
    vuint32_t P0_CBFEN:1;              /* Port0 PFLASH Line Read Code Buffers Enable */
    vuint32_t P0_DBFEN:1;              /* Port0 PFLASH Line Read Data Buffers Enable */
    vuint32_t _unused_2:2;             /* Reserved */
    vuint32_t P0_CPFEN:1;              /* Port0 Code Prefetch Enable */
    vuint32_t P0_DPFEN:1;              /* Port0 Data Prefetch Enable */
    vuint32_t _unused_6:26;            /* Reserved */
  } B;
} PFLASH_PFCR_tag;

typedef union PFLASH_PFCR4_union_tag { /* Platform Flash Memory Configuration 4 */
  vuint32_t R;
  struct {
    vuint32_t DERR_SUP:1;              /* Data Error Suppression */
    vuint32_t BLK4_PS:3;               /* Block 4 Pipe Select */
    vuint32_t _unused_4:3;             /* Reserved */
    vuint32_t DMEEE:1;                 /* Disable Multi-Bit ECC Error Exception */
    vuint32_t _unused_8:24;            /* Reserved */
  } B;
} PFLASH_PFCR4_tag;

typedef union PFLASH_PFAPR_union_tag { /* Platform Flash Memory Access Protection */
  vuint32_t R;
  struct {
    vuint32_t M15AP:2;                 /* Master n Access Protection */
    vuint32_t M14AP:2;                 /* Master n Access Protection */
    vuint32_t M13AP:2;                 /* Master n Access Protection */
    vuint32_t M12AP:2;                 /* Master n Access Protection */
    vuint32_t M11AP:2;                 /* Master n Access Protection */
    vuint32_t M10AP:2;                 /* Master n Access Protection */
    vuint32_t M9AP:2;                  /* Master n Access Protection */
    vuint32_t M8AP:2;                  /* Master n Access Protection */
    vuint32_t M7AP:2;                  /* Master n Access Protection */
    vuint32_t M6AP:2;                  /* Master n Access Protection */
    vuint32_t M5AP:2;                  /* Master n Access Protection */
    vuint32_t M4AP:2;                  /* Master n Access Protection */
    vuint32_t _unused_24:2;            /* Master n Access Protection */
    vuint32_t M2AP:2;                  /* Master n Access Protection */
    vuint32_t M1AP:2;                  /* Master n Access Protection */
    vuint32_t M0AP:2;                  /* Master n Access Protection */
  } B;
} PFLASH_PFAPR_tag;

typedef union PFLASH_PFCPGM_PEADR_L_union_tag { /* Platform Flash Memory Program Erase Address Logical */
  vuint32_t R;
  struct {
    vuint32_t PEADR_L:32;              /* Program Erase Address Logical */
  } B;
} PFLASH_PFCPGM_PEADR_L_tag;

typedef union PFLASH_PFCPGM_PEADR_P_union_tag { /* Platform Flash Memory Program Erase Address Physical */
  vuint32_t R;
  struct {
    vuint32_t PEADR_P:32;              /* Program Erase Address Physical */
  } B;
} PFLASH_PFCPGM_PEADR_P_tag;

typedef union PFLASH_PFCPGM_XPEADR_L_union_tag { /* Platform Flash Memory Express Program Erase Address Logical */
  vuint32_t R;
  struct {
    vuint32_t XPEADR_L:32;             /* Express Program Erase Address Logical */
  } B;
} PFLASH_PFCPGM_XPEADR_L_tag;

typedef union PFLASH_PFCPGM_XPEADR_P_union_tag { /* Platform Flash Memory Express Program Erase Address Physical */
  vuint32_t R;
  struct {
    vuint32_t XPEADR_P:32;             /* Express Program Erase Address Physical */
  } B;
} PFLASH_PFCPGM_XPEADR_P_tag;

typedef union PFLASH_PFCBLK_SPELOCK_union_tag { /* Block n Sector Program Erase Lock */
  vuint32_t R;
  struct {
    vuint32_t SLCK:32;                 /* Sector Lock */
  } B;
} PFLASH_PFCBLK_SPELOCK_tag;

typedef union PFLASH_PFCBLKU_SPELOCK_union_tag { /* Block UTEST Sector Program Erase Lock */
  vuint32_t R;
  struct {
    vuint32_t SLCK:1;                  /* Sector Lock */
    vuint32_t _unused_1:31;
  } B;
} PFLASH_PFCBLKU_SPELOCK_tag;

typedef union PFLASH_PFCBLK_SSPELOCK_union_tag { /* Block n Super Sector Program Erase Lock */
  vuint32_t R;
  struct {
    vuint32_t SSLCK:12;                /* Super Sector Lock */
    vuint32_t _unused_12:20;
  } B;
} PFLASH_PFCBLK_SSPELOCK_tag;

typedef union PFLASH_PFCBLK_SETSLOCK_union_tag { /* Block n Set Sector Lock */
  vuint32_t R;
  struct {
    vuint32_t SETSLCK:32;
  } B;
} PFLASH_PFCBLK_SETSLOCK_tag;

typedef union PFLASH_PFCBLKU_SETSLOCK_union_tag { /* Block UTEST Set Sector Lock */
  vuint32_t R;
  struct {
    vuint32_t SETSLCK:1;               /* Set Sector Lock */
    vuint32_t _unused_1:31;
  } B;
} PFLASH_PFCBLKU_SETSLOCK_tag;

typedef union PFLASH_PFCBLK_SSETSLOCK_union_tag { /* Block n Set Super Sector Lock */
  vuint32_t R;
  struct {
    vuint32_t SSETSLCK:12;             /* Set Super Sector Lock */
    vuint32_t _unused_12:20;
  } B;
} PFLASH_PFCBLK_SSETSLOCK_tag;

typedef union PFLASH_PFCBLK_LOCKMASTER_S_union_tag { /* Block a Lock Master Sectorb */
  vuint32_t R;
  struct {
    vuint32_t LOCKMASTER_S:32;         /* Block a Lock Master Sectorb */
  } B;
} PFLASH_PFCBLK_LOCKMASTER_S_tag;

typedef union PFLASH_PFCBLKU_LOCKMASTER_S_union_tag { /* Block UTEST Lock Master Sector */
  vuint32_t R;
  struct {
    vuint32_t LOCKMASTER_S:8;          /* Lock Master Sector */
    vuint32_t _unused_8:24;
  } B;
} PFLASH_PFCBLKU_LOCKMASTER_S_tag;

typedef union PFLASH_PFCBLKI_LOCKMASTER_SS_PFCBLK_LOCKMASTER_SS_union_tag { /* Block m Lock Master Super Sector n */
  vuint32_t R;
  struct {
    vuint32_t LOCKMASTER_SS:32;        /* Block a Lock Master Super Sectorb */
  } B;
} PFLASH_PFCBLKI_LOCKMASTER_SS_PFCBLK_LOCKMASTER_SS_tag;

typedef struct PFLASH_PFCBLKI_LOCKMASTER_SS_struct_tag {
  PFLASH_PFCBLKI_LOCKMASTER_SS_PFCBLK_LOCKMASTER_SS_tag PFCBLK_LOCKMASTER_SS[3]; /* Block m Lock Master Super Sector n */
  uint8_t PFCBLKI_LOCKMASTER_SS_reserved0[4];
} PFLASH_PFCBLKI_LOCKMASTER_SS_tag;

struct PFLASH_tag {
  PFLASH_PFCR_tag PFCR[3];             /* Platform Flash Memory Configuration 0 */
  uint8_t PFLASH_reserved0[4];
  PFLASH_PFCR4_tag PFCR4;              /* Platform Flash Memory Configuration 4 */
  PFLASH_PFAPR_tag PFAPR;              /* Platform Flash Memory Access Protection */
  uint8_t PFLASH_reserved1[744];
  PFLASH_PFCPGM_PEADR_L_tag PFCPGM_PEADR_L; /* Platform Flash Memory Program Erase Address Logical */
  PFLASH_PFCPGM_PEADR_P_tag PFCPGM_PEADR_P; /* Platform Flash Memory Program Erase Address Physical */
  PFLASH_PFCPGM_XPEADR_L_tag PFCPGM_XPEADR_L; /* Platform Flash Memory Express Program Erase Address Logical */
  PFLASH_PFCPGM_XPEADR_P_tag PFCPGM_XPEADR_P; /* Platform Flash Memory Express Program Erase Address Physical */
  uint8_t PFLASH_reserved2[48];
  PFLASH_PFCBLK_SPELOCK_tag PFCBLK_SPELOCK[3]; /* Block n Sector Program Erase Lock */
  uint8_t PFLASH_reserved3[12];
  PFLASH_PFCBLKU_SPELOCK_tag PFCBLKU_SPELOCK[1]; /* Block UTEST Sector Program Erase Lock */
  PFLASH_PFCBLK_SSPELOCK_tag PFCBLK_SSPELOCK[2]; /* Block n Super Sector Program Erase Lock */
  uint8_t PFLASH_reserved4[28];
  PFLASH_PFCBLK_SETSLOCK_tag PFCBLK_SETSLOCK[3]; /* Block n Set Sector Lock */
  uint8_t PFLASH_reserved5[12];
  PFLASH_PFCBLKU_SETSLOCK_tag PFCBLKU_SETSLOCK[1]; /* Block UTEST Set Sector Lock */
  PFLASH_PFCBLK_SSETSLOCK_tag PFCBLK_SSETSLOCK[2]; /* Block n Set Super Sector Lock */
  uint8_t PFLASH_reserved6[28];
  PFLASH_PFCBLK_LOCKMASTER_S_tag PFCBLK_LOCKMASTER_S[3][8]; /* Block a Lock Master Sectorb */
  uint8_t PFLASH_reserved7[96];
  PFLASH_PFCBLKU_LOCKMASTER_S_tag PFCBLKU_LOCKMASTER_S[1]; /* Block UTEST Lock Master Sector */
  PFLASH_PFCBLKI_LOCKMASTER_SS_tag PFCBLKI_LOCKMASTER_SS[2];
};


/* ============================================================================
   =============================== Module: PIT ================================
   ============================================================================ */

typedef union PIT_MCR_union_tag {      /* PIT Module Control Register */
  vuint32_t R;
  struct {
    vuint32_t FRZ:1;                   /* Freeze */
    vuint32_t MDIS:1;                  /* Module Disable for PIT */
    vuint32_t MDIS_RTI:1;              /* Module Disable for RTI */
    vuint32_t _unused_3:29;            /* Reserved */
  } B;
} PIT_MCR_tag;

typedef union PIT_LTMR64H_union_tag {  /* PIT Upper Lifetime Timer Register */
  vuint32_t R;
  struct {
    vuint32_t LTH:32;                  /* Life Timer value */
  } B;
} PIT_LTMR64H_tag;

typedef union PIT_LTMR64L_union_tag {  /* PIT Lower Lifetime Timer Register */
  vuint32_t R;
  struct {
    vuint32_t LTL:32;                  /* Life Timer value */
  } B;
} PIT_LTMR64L_tag;

typedef union PIT_RTI_LDVAL_STAT_union_tag { /* RTI Timer Load Value Sync Status Register */
  vuint32_t R;
  struct {
    vuint32_t RT_STAT:1;               /* RTI Timer Load Value Sync Status */
    vuint32_t _unused_1:31;            /* Reserved */
  } B;
} PIT_RTI_LDVAL_STAT_tag;

typedef union PIT_RTI_LDVAL_union_tag { /* Timer Load Value Register */
  vuint32_t R;
  struct {
    vuint32_t TSV:32;                  /* Timer Start Value */
  } B;
} PIT_RTI_LDVAL_tag;

typedef union PIT_RTI_CVAL_union_tag { /* Current Timer Value Register */
  vuint32_t R;
  struct {
    vuint32_t TVL:32;                  /* Current Timer Value */
  } B;
} PIT_RTI_CVAL_tag;

typedef union PIT_RTI_TCTRL_union_tag { /* Timer Control Register */
  vuint32_t R;
  struct {
    vuint32_t TEN:1;                   /* Timer Enable Bit */
    vuint32_t TIE:1;                   /* Timer Interrupt Enable */
    vuint32_t CHN:1;                   /* Chain Mode */
    vuint32_t _unused_3:29;            /* Reserved */
  } B;
} PIT_RTI_TCTRL_tag;

typedef union PIT_RTI_TFLG_union_tag { /* Timer Flag Register */
  vuint32_t R;
  struct {
    vuint32_t TIF:1;                   /* Timer Interrupt Flag */
    vuint32_t _unused_1:31;            /* Reserved */
  } B;
} PIT_RTI_TFLG_tag;

typedef union PIT_TIMER_LDVAL_union_tag { /* Timer Load Value Register */
  vuint32_t R;
  struct {
    vuint32_t TSV:32;                  /* Timer Start Value */
  } B;
} PIT_TIMER_LDVAL_tag;

typedef union PIT_TIMER_CVAL_union_tag { /* Current Timer Value Register */
  vuint32_t R;
  struct {
    vuint32_t TVL:32;                  /* Current Timer Value */
  } B;
} PIT_TIMER_CVAL_tag;

typedef union PIT_TIMER_TCTRL_union_tag { /* Timer Control Register */
  vuint32_t R;
  struct {
    vuint32_t TEN:1;                   /* Timer Enable */
    vuint32_t TIE:1;                   /* Timer Interrupt Enable */
    vuint32_t CHN:1;                   /* Chain Mode */
    vuint32_t _unused_3:29;            /* Reserved */
  } B;
} PIT_TIMER_TCTRL_tag;

typedef union PIT_TIMER_TFLG_union_tag { /* Timer Flag Register */
  vuint32_t R;
  struct {
    vuint32_t TIF:1;                   /* Timer Interrupt Flag */
    vuint32_t _unused_1:31;            /* Reserved */
  } B;
} PIT_TIMER_TFLG_tag;

typedef struct PIT_TIMER_struct_tag {
  PIT_TIMER_LDVAL_tag LDVAL;           /* Timer Load Value Register */
  PIT_TIMER_CVAL_tag CVAL;             /* Current Timer Value Register */
  PIT_TIMER_TCTRL_tag TCTRL;           /* Timer Control Register */
  PIT_TIMER_TFLG_tag TFLG;             /* Timer Flag Register */
} PIT_TIMER_tag;

struct PIT_tag {
  PIT_MCR_tag MCR;                     /* PIT Module Control Register */
  uint8_t PIT_reserved0[220];
  PIT_LTMR64H_tag LTMR64H;             /* PIT Upper Lifetime Timer Register */
  PIT_LTMR64L_tag LTMR64L;             /* PIT Lower Lifetime Timer Register */
  uint8_t PIT_reserved1[4];
  PIT_RTI_LDVAL_STAT_tag RTI_LDVAL_STAT; /* RTI Timer Load Value Sync Status Register */
  PIT_RTI_LDVAL_tag RTI_LDVAL;         /* Timer Load Value Register */
  PIT_RTI_CVAL_tag RTI_CVAL;           /* Current Timer Value Register */
  PIT_RTI_TCTRL_tag RTI_TCTRL;         /* Timer Control Register */
  PIT_RTI_TFLG_tag RTI_TFLG;           /* Timer Flag Register */
  PIT_TIMER_tag TIMER[4];
};


/* ============================================================================
   =============================== Module: PLL ================================
   ============================================================================ */

typedef union PLL_PLLCR_union_tag {    /* PLL Control */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:31;            /* Reserved */
    vuint32_t PLLPD:1;                 /* PLL Power Down */
  } B;
} PLL_PLLCR_tag;

typedef union PLL_PLLSR_union_tag {    /* PLL Status */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:2;
    vuint32_t LOCK:1;                  /* Lock Status */
    vuint32_t LOL:1;                   /* Loss-Of-Lock Flag */
    vuint32_t _unused_4:4;
    vuint32_t _unused_8:3;
    vuint32_t _unused_11:21;
  } B;
} PLL_PLLSR_tag;

typedef union PLL_PLLDV_union_tag {    /* PLL Divider */
  vuint32_t R;
  struct {
    vuint32_t MFI:8;                   /* Integer Portion Of Loop Divider */
    vuint32_t _unused_8:4;
    vuint32_t RDIV:3;                  /* Input Clock Predivider */
    vuint32_t _unused_15:1;
    vuint32_t _unused_16:6;
    vuint32_t _unused_22:3;
    vuint32_t ODIV2:6;                 /* Output frequency divider for raw PLL clock. */
    vuint32_t _unused_31:1;
  } B;
} PLL_PLLDV_tag;

typedef union PLL_PLLFM_union_tag {    /* PLL Frequency Modulation */
  vuint32_t R;
  struct {
    vuint32_t STEPNO:11;               /* Number Of Steps Of Modulation Period Or Frequency Modulation */
    vuint32_t _unused_11:5;
    vuint32_t STEPSIZE:10;             /* Frequency Modulation Step Size */
    vuint32_t _unused_26:3;
    vuint32_t SPREADCTL:1;             /* Modulation Type Selection */
    vuint32_t SSCGBYP:1;               /* Frequency Modulation (Spread Spectrum Clock Generation) Bypass */
    vuint32_t _unused_31:1;
  } B;
} PLL_PLLFM_tag;

typedef union PLL_PLLFD_union_tag {    /* PLL Fractional Divider */
  vuint32_t R;
  struct {
    vuint32_t MFN:15;                  /* Numerator Of Fractional Loop Division Factor */
    vuint32_t _unused_15:1;
    vuint32_t _unused_16:1;
    vuint32_t _unused_17:1;
    vuint32_t _unused_18:4;
    vuint32_t _unused_22:6;
    vuint32_t SDM3:1;                  /* Fractional Mode Configuration */
    vuint32_t SDM2:1;                  /* Fractional Mode Configuration */
    vuint32_t SDMEN:1;                 /* Fractional Mode Enable */
    vuint32_t _unused_31:1;
  } B;
} PLL_PLLFD_tag;

typedef union PLL_PLLCAL2_union_tag {  /* PLL Calibration Register 2 */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:7;             /* Reserved */
    vuint32_t ULKCTL:2;                /* Unlock Control Accuracy */
    vuint32_t _unused_9:7;             /* Reserved */
    vuint32_t _unused_16:3;            /* Reserved */
    vuint32_t _unused_19:3;            /* Reserved */
    vuint32_t _unused_22:10;           /* Reserved */
  } B;
} PLL_PLLCAL2_tag;

typedef union PLL_PLLODIV_union_tag {  /* PLL Output Divider */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:2;             /* Reserved */
    vuint32_t _unused_2:14;
    vuint32_t DIV:4;                   /* Division Value */
    vuint32_t _unused_20:11;
    vuint32_t DE:1;                    /* Divider Enable */
  } B;
} PLL_PLLODIV_tag;

struct PLL_tag {
  PLL_PLLCR_tag PLLCR;                 /* PLL Control */
  PLL_PLLSR_tag PLLSR;                 /* PLL Status */
  PLL_PLLDV_tag PLLDV;                 /* PLL Divider */
  PLL_PLLFM_tag PLLFM;                 /* PLL Frequency Modulation */
  PLL_PLLFD_tag PLLFD;                 /* PLL Fractional Divider */
  uint8_t PLL_reserved0[4];
  PLL_PLLCAL2_tag PLLCAL2;             /* PLL Calibration Register 2 */
  uint8_t PLL_reserved1[100];
  PLL_PLLODIV_tag PLLODIV[2];          /* PLL Output Divider */
};


/* ============================================================================
   =============================== Module: PMC ================================
   ============================================================================ */

typedef union PMC_LVSC_union_tag {     /* Low Voltage Status and Control Register */
  vuint32_t R;
  struct {
    vuint32_t HVDAF:1;                 /* HVDA flag on VDD_HV_A domain in FPM */
    vuint32_t _unused_1:1;
    vuint32_t HVD25F:1;                /* HVD25 flag on V25 domain in FPM */
    vuint32_t HVD11F:1;                /* HVD11 flag on V11 domain in FPM */
    vuint32_t LVD5AF:1;                /* LVD5A flag on VDD_HV_A domain in FPM */
    vuint32_t _unused_5:3;
    vuint32_t HVDAS:1;                 /* HVDA status on VDD_HV_A domain in FPM */
    vuint32_t _unused_9:1;
    vuint32_t HVD25S:1;                /* HVD25 status on V25 domain in FPM */
    vuint32_t HVD11S:1;                /* HVD11 status on V11 domain in FPM */
    vuint32_t LVD5AS:1;                /* LVD5A status on VDD_HV_A domain in FPM */
    vuint32_t _unused_13:3;
    vuint32_t LVRAF:1;                 /* LVRA flag on VDD_HV_A domain in FPM */
    vuint32_t LVRALPF:1;               /* LVRALP flag on VDD_HV_A domain */
    vuint32_t _unused_18:2;
    vuint32_t LVR25F:1;                /* LVR25 flag on V25 domain in FPM */
    vuint32_t LVR25LPF:1;              /* LVR25LP flag on V25 domain */
    vuint32_t LVR11F:1;                /* LVR11 flag on V11 domain in FPM */
    vuint32_t LVR11LPF:1;              /* LVR11LP flag on V11 domain */
    vuint32_t GNG25OSCF:1;             /* GO/NoGo detect flag on Osc part of V25 domain */
    vuint32_t GNG11OSCF:1;             /* Go/NoGo detect flag on Osc part of V11 domain */
    vuint32_t _unused_26:5;
    vuint32_t PORF:1;                  /* POR flag */
  } B;
} PMC_LVSC_tag;

typedef union PMC_CONFIG_union_tag {   /* PMC Configuration Register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:2;
    vuint32_t FASTREC:1;               /* Fast recovery from LPM enable bit */
    vuint32_t LPM25EN:1;               /* V25 domain enable bit during LPM */
    vuint32_t _unused_4:4;
    vuint32_t HVDIE:1;                 /* High voltage detect interrupt enable */
    vuint32_t LVDIE:1;                 /* Low voltage detect interrupt enable */
    vuint32_t _unused_10:22;
  } B;
} PMC_CONFIG_tag;

typedef union PMC_VERID_union_tag {    /* Version ID register */
  vuint32_t R;
  struct {
    vuint32_t LMFEAT:1;                /* Last Mile Regulator Feature */
    vuint32_t _unused_1:15;
    vuint32_t MINOR:8;                 /* Minor version number */
    vuint32_t MAJOR:8;                 /* Major version number */
  } B;
} PMC_VERID_tag;

struct PMC_tag {
  PMC_LVSC_tag LVSC;                   /* Low Voltage Status and Control Register */
  PMC_CONFIG_tag CONFIG;               /* PMC Configuration Register */
  uint8_t PMC_reserved0[4];
  PMC_VERID_tag VERID;                 /* Version ID register */
};


/* ============================================================================
   =============================== Module: PRAMC ==============================
   ============================================================================ */

typedef union PRAMC_PRCR1_union_tag {  /* Platform RAM Configuration register 1 */
  vuint32_t R;
  struct {
    vuint32_t FT_DIS:1;                /* Flow-through disabled */
    vuint32_t _unused_1:5;             /* Reserved */
    vuint32_t P0_BO_DIS:1;             /* Port p0 read burst optimization disable. */
    vuint32_t _unused_7:1;             /* Reserved */
    vuint32_t _unused_8:2;             /* Reserved */
    vuint32_t _unused_10:22;           /* Reserved */
  } B;
} PRAMC_PRCR1_tag;

struct PRAMC_tag {
  PRAMC_PRCR1_tag PRCR1;               /* Platform RAM Configuration register 1 */
};


/* ============================================================================
   =============================== Module: RTC ================================
   ============================================================================ */

typedef union RTC_RTCSUPV_union_tag {  /* RTC Supervisor control register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:31;            /* Reserved */
    vuint32_t SUPV:1;                  /* RTC Supervisor Bit. */
  } B;
} RTC_RTCSUPV_tag;

typedef union RTC_RTCC_union_tag {     /* RTC Control register */
  vuint32_t R;
  struct {
    vuint32_t TRIG_EN:1;               /* Trigger enable for Analog Comparator */
    vuint32_t _unused_1:9;             /* Reserved. */
    vuint32_t DIV32EN:1;               /* Divide by 32 enable. */
    vuint32_t DIV512EN:1;              /* Divide by 512 enable */
    vuint32_t CLKSEL:2;                /* Clock select */
    vuint32_t APIIE:1;                 /* API Interrupt Enable. */
    vuint32_t APIEN:1;                 /* Autonomous Periodic Interrupt Enable. */
    vuint32_t _unused_16:12;           /* Reserved. */
    vuint32_t ROVREN:1;                /* Counter Roll Over wakeup/Interrupt Enable. */
    vuint32_t FRZEN:1;                 /* Freeze Enable Bit */
    vuint32_t RTCIE:1;                 /* RTC Interrupt Enable. */
    vuint32_t CNTEN:1;                 /* Counter Enable */
  } B;
} RTC_RTCC_tag;

typedef union RTC_RTCS_union_tag {     /* RTC Status register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:10;            /* Reserved */
    vuint32_t ROVRF:1;                 /* Counter Roll Over Interrupt Flag. */
    vuint32_t _unused_11:2;            /* Reserved */
    vuint32_t APIF:1;                  /* API Interrupt Flag. */
    vuint32_t _unused_14:2;            /* Reserved */
    vuint32_t _unused_16:1;            /* Reserved */
    vuint32_t INV_API:1;               /* Invalid APIVAL write */
    vuint32_t INV_RTC:1;               /* Invalid RTC write */
    vuint32_t _unused_19:10;           /* Reserved */
    vuint32_t RTCF:1;                  /* RTC Interrupt Flag */
    vuint32_t _unused_30:2;            /* Reserved */
  } B;
} RTC_RTCS_tag;

typedef union RTC_RTCCNT_union_tag {   /* RTC Counter register */
  vuint32_t R;
  struct {
    vuint32_t RTCCNT:32;               /* RTC Counter Value */
  } B;
} RTC_RTCCNT_tag;

typedef union RTC_APIVAL_union_tag {   /* API Compare value register */
  vuint32_t R;
  struct {
    vuint32_t APIVAL:32;               /* API Compare Value. */
  } B;
} RTC_APIVAL_tag;

typedef union RTC_RTCVAL_union_tag {   /* RTC Compare value register */
  vuint32_t R;
  struct {
    vuint32_t RTCVAL:32;               /* RTC Compare Value. */
  } B;
} RTC_RTCVAL_tag;

struct RTC_tag {
  RTC_RTCSUPV_tag RTCSUPV;             /* RTC Supervisor control register */
  RTC_RTCC_tag RTCC;                   /* RTC Control register */
  RTC_RTCS_tag RTCS;                   /* RTC Status register */
  RTC_RTCCNT_tag RTCCNT;               /* RTC Counter register */
  RTC_APIVAL_tag APIVAL;               /* API Compare value register */
  RTC_RTCVAL_tag RTCVAL;               /* RTC Compare value register */
};


/* ============================================================================
   =============================== Module: SDA_AP =============================
   ============================================================================ */

typedef union SDA_AP_AUTHSTTS_union_tag { /* Authentication Status */
  vuint32_t R;
  struct {
    vuint32_t CHALRDY:1;               /* Challenge Ready */
    vuint32_t _unused_1:1;
    vuint32_t UIDSTATUS:1;             /* User Identification Status */
    vuint32_t SWAPPDBG:1;              /* Software Application Debug */
    vuint32_t _unused_4:26;
    vuint32_t APPDBGEN:1;              /* Application Debug Enabled or Disabled */
    vuint32_t _unused_31:1;
  } B;
} SDA_AP_AUTHSTTS_tag;

typedef union SDA_AP_AUTHCTL_union_tag { /* Authentication Control */
  vuint32_t R;
  struct {
    vuint32_t HSEAUTHREQ:1;            /* Debug Enablement Authentication Request */
    vuint32_t HSENEWDATACTL:1;         /* New Data Control */
    vuint32_t _unused_2:30;            /* Reserved */
  } B;
} SDA_AP_AUTHCTL_tag;

typedef union SDA_AP_KEYCHAL_union_tag { /* Key Challenge */
  vuint32_t R;
  struct {
    vuint32_t KEYCHAL:32;              /* Debug Enablement Key Challenge */
  } B;
} SDA_AP_KEYCHAL_tag;

typedef union SDA_AP_KEYRESP_union_tag { /* Key Response */
  vuint32_t R;
  struct {
    vuint32_t KEYRESP:32;              /* Debug Enablement Key Response */
  } B;
} SDA_AP_KEYRESP_tag;

typedef union SDA_AP_UID0_union_tag {  /* User Identification 0 */
  vuint32_t R;
  struct {
    vuint32_t UID0:32;                 /* User ID 0 */
  } B;
} SDA_AP_UID0_tag;

typedef union SDA_AP_UID1_union_tag {  /* User Identification 1 */
  vuint32_t R;
  struct {
    vuint32_t UID1:32;                 /* User ID 1 */
  } B;
} SDA_AP_UID1_tag;

typedef union SDA_AP_DBGENCTRL_union_tag { /* Debug Enable Control */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:4;             /* Reserved */
    vuint32_t GDBGEN:1;                /* Global Debug Enable */
    vuint32_t GNIDEN:1;                /* Global Non-Invasive Debug Enable */
    vuint32_t GSPIDEN:1;               /* Global Secure Privileged Debug Enable */
    vuint32_t GSPNIDEN:1;              /* Global Secure Privileged Non-Invasive Debug Enable */
    vuint32_t _unused_8:20;            /* Reserved */
    vuint32_t CDBGEN:1;                /* Core Debug Enable */
    vuint32_t CNIDEN:1;                /* Core Non-Invasive Debug Enable */
    vuint32_t _unused_30:2;            /* Reserved */
  } B;
} SDA_AP_DBGENCTRL_tag;

typedef union SDA_AP_SDAAPRSTCTRL_union_tag { /* Reset Control */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:25;            /* Reserved */
    vuint32_t RSTRELTLCM70:1;          /* Reset Release Cortex-M7_0 */
    vuint32_t RSTRELTLCM71:1;          /* Reset Release Cortex-M7_1 */
    vuint32_t _unused_27:5;            /* Reserved */
  } B;
} SDA_AP_SDAAPRSTCTRL_tag;

typedef union SDA_AP_SDAAPGENSTATUS0_union_tag { /* SDA_AP Generic Status */
  vuint32_t R;
  struct {
    vuint32_t SDAAPGENSTATUS:32;       /* DAP Generic Status */
  } B;
} SDA_AP_SDAAPGENSTATUS0_tag;

typedef union SDA_AP_SDAAPGENCTRL0_union_tag { /* Generic Control 0 */
  vuint32_t R;
  struct {
    vuint32_t JTAG_CR_EN:1;            /* JTAG CR Enable */
    vuint32_t _unused_1:31;            /* Reserved */
  } B;
} SDA_AP_SDAAPGENCTRL0_tag;

typedef union SDA_AP_SDAAPGENSTATUS1_union_tag { /* SDA_AP Generic Status */
  vuint32_t R;
  struct {
    vuint32_t SDAAPGENSTATUS:32;       /* DAP Generic Status */
  } B;
} SDA_AP_SDAAPGENSTATUS1_tag;

typedef union SDA_AP_SDAAPGENSTATUS2_union_tag { /* SDA_AP Generic Status */
  vuint32_t R;
  struct {
    vuint32_t SDAAPGENSTATUS:32;       /* DAP Generic Status */
  } B;
} SDA_AP_SDAAPGENSTATUS2_tag;

typedef union SDA_AP_SDAAPGENSTATUS3_union_tag { /* SDA_AP Generic Status */
  vuint32_t R;
  struct {
    vuint32_t SDAAPGENSTATUS:32;       /* DAP Generic Status */
  } B;
} SDA_AP_SDAAPGENSTATUS3_tag;

typedef union SDA_AP_SDAAPGENSTATUS4_union_tag { /* SDA_AP Generic Status */
  vuint32_t R;
  struct {
    vuint32_t SDAAPGENSTATUS:32;       /* DAP Generic Status */
  } B;
} SDA_AP_SDAAPGENSTATUS4_tag;

typedef union SDA_AP_ID_union_tag {    /* Identity */
  vuint32_t R;
  struct {
    vuint32_t ID:32;                   /* Identity */
  } B;
} SDA_AP_ID_tag;

struct SDA_AP_tag {
  SDA_AP_AUTHSTTS_tag AUTHSTTS;        /* Authentication Status */
  SDA_AP_AUTHCTL_tag AUTHCTL;          /* Authentication Control */
  uint8_t SDA_AP_reserved0[8];
  SDA_AP_KEYCHAL_tag KEYCHAL[8];       /* Key Challenge */
  uint8_t SDA_AP_reserved1[16];
  SDA_AP_KEYRESP_tag KEYRESP[8];       /* Key Response */
  uint8_t SDA_AP_reserved2[16];
  SDA_AP_UID0_tag UID0;                /* User Identification 0 */
  SDA_AP_UID1_tag UID1;                /* User Identification 1 */
  uint8_t SDA_AP_reserved3[8];
  SDA_AP_DBGENCTRL_tag DBGENCTRL;      /* Debug Enable Control */
  uint8_t SDA_AP_reserved4[12];
  SDA_AP_SDAAPRSTCTRL_tag SDAAPRSTCTRL; /* Reset Control */
  uint8_t SDA_AP_reserved5[12];
  SDA_AP_SDAAPGENSTATUS0_tag SDAAPGENSTATUS0; /* SDA_AP Generic Status */
  SDA_AP_SDAAPGENCTRL0_tag SDAAPGENCTRL0; /* Generic Control 0 */
  uint8_t SDA_AP_reserved6[8];
  SDA_AP_SDAAPGENSTATUS1_tag SDAAPGENSTATUS1; /* SDA_AP Generic Status */
  uint8_t SDA_AP_reserved7[12];
  SDA_AP_SDAAPGENSTATUS2_tag SDAAPGENSTATUS2; /* SDA_AP Generic Status */
  uint8_t SDA_AP_reserved8[12];
  SDA_AP_SDAAPGENSTATUS3_tag SDAAPGENSTATUS3; /* SDA_AP Generic Status */
  uint8_t SDA_AP_reserved9[12];
  SDA_AP_SDAAPGENSTATUS4_tag SDAAPGENSTATUS4; /* SDA_AP Generic Status */
  uint8_t SDA_AP_reserved10[24];
  SDA_AP_ID_tag ID;                    /* Identity */
};


/* ============================================================================
   =============================== Module: SIRC ===============================
   ============================================================================ */

typedef union SIRC_SR_union_tag {      /* Status Register */
  vuint32_t R;
  struct {
    vuint32_t STATUS:1;                /* Status bit for SIRC */
    vuint32_t _unused_1:31;
  } B;
} SIRC_SR_tag;

typedef union SIRC_MISCELLANEOUS_IN_union_tag { /* Miscellaneous input */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:4;
    vuint32_t _unused_4:4;
    vuint32_t STANDBY_ENABLE:1;        /* Standby Enable for SIRC */
    vuint32_t _unused_9:23;
  } B;
} SIRC_MISCELLANEOUS_IN_tag;

struct SIRC_tag {
  uint8_t SIRC_reserved0[4];
  SIRC_SR_tag SR;                      /* Status Register */
  uint8_t SIRC_reserved1[4];
  SIRC_MISCELLANEOUS_IN_tag MISCELLANEOUS_IN; /* Miscellaneous input */
};


/* ============================================================================
   =============================== Module: SIUL2 ==============================
   ============================================================================ */

typedef union SIUL2_MIDR1_union_tag {  /* SIUL2 MCU ID Register #1 */
  vuint32_t R;
  struct {
    vuint32_t MINOR_MASK:4;            /* Minor Mask Revision */
    vuint32_t MAJOR_MASK:4;            /* Major Mask Revision */
    vuint32_t _unused_8:8;             /* Reserved */
    vuint32_t PART_NO:10;              /* MCU Part Number */
    vuint32_t PRODUCT_LINE_LETTER:6;   /* Product Line Letter */
  } B;
} SIUL2_MIDR1_tag;

typedef union SIUL2_MIDR2_union_tag {  /* SIUL2 MCU ID Register #2 */
  vuint32_t R;
  struct {
    vuint32_t FLASH_SIZE_CODE:8;       /* Flash Size Code */
    vuint32_t FLASH_SIZE_DATA:4;       /* Flash Size Data */
    vuint32_t FLASH_DATA:2;            /* Flash Data */
    vuint32_t FLASH_CODE:2;            /* Flash Code */
    vuint32_t FREQUENCY:4;             /* Frequency */
    vuint32_t PACKAGE:6;               /* Package */
    vuint32_t TEMPERATURE:3;           /* Temperature */
    vuint32_t TECHNOLOGY:3;            /* Technology */
  } B;
} SIUL2_MIDR2_tag;

typedef union SIUL2_DISR0_union_tag {  /* SIUL2 DMA/Interrupt Status Flag Register0 */
  vuint32_t R;
  struct {
    vuint32_t EIF0:1;                  /* External Interrupt Status Flag 0 */
    vuint32_t EIF1:1;                  /* External Interrupt Status Flag 1 */
    vuint32_t EIF2:1;                  /* External Interrupt Status Flag 2 */
    vuint32_t EIF3:1;                  /* External Interrupt Status Flag 3 */
    vuint32_t EIF4:1;                  /* External Interrupt Status Flag 4 */
    vuint32_t EIF5:1;                  /* External Interrupt Status Flag 5 */
    vuint32_t EIF6:1;                  /* External Interrupt Status Flag 6 */
    vuint32_t EIF7:1;                  /* External Interrupt Status Flag 7 */
    vuint32_t EIF8:1;                  /* External Interrupt Status Flag 8 */
    vuint32_t EIF9:1;                  /* External Interrupt Status Flag 9 */
    vuint32_t EIF10:1;                 /* External Interrupt Status Flag 10 */
    vuint32_t EIF11:1;                 /* External Interrupt Status Flag 11 */
    vuint32_t EIF12:1;                 /* External Interrupt Status Flag 12 */
    vuint32_t EIF13:1;                 /* External Interrupt Status Flag 13 */
    vuint32_t EIF14:1;                 /* External Interrupt Status Flag 14 */
    vuint32_t EIF15:1;                 /* External Interrupt Status Flag 15 */
    vuint32_t EIF16:1;                 /* External Interrupt Status Flag 16 */
    vuint32_t EIF17:1;                 /* External Interrupt Status Flag 17 */
    vuint32_t EIF18:1;                 /* External Interrupt Status Flag 18 */
    vuint32_t EIF19:1;                 /* External Interrupt Status Flag 19 */
    vuint32_t EIF20:1;                 /* External Interrupt Status Flag 20 */
    vuint32_t EIF21:1;                 /* External Interrupt Status Flag 21 */
    vuint32_t EIF22:1;                 /* External Interrupt Status Flag 22 */
    vuint32_t EIF23:1;                 /* External Interrupt Status Flag 23 */
    vuint32_t EIF24:1;                 /* External Interrupt Status Flag 24 */
    vuint32_t EIF25:1;                 /* External Interrupt Status Flag 25 */
    vuint32_t EIF26:1;                 /* External Interrupt Status Flag 26 */
    vuint32_t EIF27:1;                 /* External Interrupt Status Flag 27 */
    vuint32_t EIF28:1;                 /* External Interrupt Status Flag 28 */
    vuint32_t EIF29:1;                 /* External Interrupt Status Flag 29 */
    vuint32_t EIF30:1;                 /* External Interrupt Status Flag 30 */
    vuint32_t EIF31:1;                 /* External Interrupt Status Flag 31 */
  } B;
} SIUL2_DISR0_tag;

typedef union SIUL2_DIRER0_union_tag { /* SIUL2 DMA/Interrupt Request Enable Register0 */
  vuint32_t R;
  struct {
    vuint32_t EIRE0:1;                 /* External Interrupt Request Enable */
    vuint32_t EIRE1:1;                 /* External Interrupt Request Enable */
    vuint32_t EIRE2:1;                 /* External Interrupt Request Enable */
    vuint32_t EIRE3:1;                 /* External Interrupt Request Enable */
    vuint32_t EIRE4:1;                 /* External Interrupt Request Enable */
    vuint32_t EIRE5:1;                 /* External Interrupt Request Enable */
    vuint32_t EIRE6:1;                 /* External Interrupt Request Enable */
    vuint32_t EIRE7:1;                 /* External Interrupt Request Enable */
    vuint32_t EIRE8:1;                 /* External Interrupt Request Enable */
    vuint32_t EIRE9:1;                 /* External Interrupt Request Enable */
    vuint32_t EIRE10:1;                /* External Interrupt Request Enable */
    vuint32_t EIRE11:1;                /* External Interrupt Request Enable */
    vuint32_t EIRE12:1;                /* External Interrupt Request Enable */
    vuint32_t EIRE13:1;                /* External Interrupt Request Enable */
    vuint32_t EIRE14:1;                /* External Interrupt Request Enable */
    vuint32_t EIRE15:1;                /* External Interrupt Request Enable */
    vuint32_t EIRE16:1;                /* External Interrupt Request Enable */
    vuint32_t EIRE17:1;                /* External Interrupt Request Enable */
    vuint32_t EIRE18:1;                /* External Interrupt Request Enable */
    vuint32_t EIRE19:1;                /* External Interrupt Request Enable */
    vuint32_t EIRE20:1;                /* External Interrupt Request Enable */
    vuint32_t EIRE21:1;                /* External Interrupt Request Enable */
    vuint32_t EIRE22:1;                /* External Interrupt Request Enable */
    vuint32_t EIRE23:1;                /* External Interrupt Request Enable */
    vuint32_t EIRE24:1;                /* External Interrupt Request Enable */
    vuint32_t EIRE25:1;                /* External Interrupt Request Enable */
    vuint32_t EIRE26:1;                /* External Interrupt Request Enable */
    vuint32_t EIRE27:1;                /* External Interrupt Request Enable */
    vuint32_t EIRE28:1;                /* External Interrupt Request Enable */
    vuint32_t EIRE29:1;                /* External Interrupt Request Enable */
    vuint32_t EIRE30:1;                /* External Interrupt Request Enable */
    vuint32_t EIRE31:1;                /* External Interrupt Request Enable */
  } B;
} SIUL2_DIRER0_tag;

typedef union SIUL2_DIRSR0_union_tag { /* SIUL2 DMA/Interrupt Request Select Register0 */
  vuint32_t R;
  struct {
    vuint32_t DIRSR0:1;                /* DMA/Interrupt Request Select Register */
    vuint32_t DIRSR1:1;                /* DMA/Interrupt Request Select Register */
    vuint32_t DIRSR2:1;                /* DMA/Interrupt Request Select Register */
    vuint32_t DIRSR3:1;                /* DMA/Interrupt Request Select Register */
    vuint32_t DIRSR4:1;                /* DMA/Interrupt Request Select Register */
    vuint32_t DIRSR5:1;                /* DMA/Interrupt Request Select Register */
    vuint32_t DIRSR6:1;                /* DMA/Interrupt Request Select Register */
    vuint32_t DIRSR7:1;                /* DMA/Interrupt Request Select Register */
    vuint32_t DIRSR8:1;                /* DMA/Interrupt Request Select Register */
    vuint32_t DIRSR9:1;                /* DMA/Interrupt Request Select Register */
    vuint32_t DIRSR10:1;               /* DMA/Interrupt Request Select Register */
    vuint32_t DIRSR11:1;               /* DMA/Interrupt Request Select Register */
    vuint32_t DIRSR12:1;               /* DMA/Interrupt Request Select Register */
    vuint32_t DIRSR13:1;               /* DMA/Interrupt Request Select Register */
    vuint32_t DIRSR14:1;               /* DMA/Interrupt Request Select Register */
    vuint32_t DIRSR15:1;               /* DMA/Interrupt Request Select Register */
    vuint32_t DIRSR16:1;               /* DMA/Interrupt Request Select Register */
    vuint32_t DIRSR17:1;               /* DMA/Interrupt Request Select Register */
    vuint32_t DIRSR18:1;               /* DMA/Interrupt Request Select Register */
    vuint32_t DIRSR19:1;               /* DMA/Interrupt Request Select Register */
    vuint32_t DIRSR20:1;               /* DMA/Interrupt Request Select Register */
    vuint32_t DIRSR21:1;               /* DMA/Interrupt Request Select Register */
    vuint32_t DIRSR22:1;               /* DMA/Interrupt Request Select Register */
    vuint32_t DIRSR23:1;               /* DMA/Interrupt Request Select Register */
    vuint32_t DIRSR24:1;               /* DMA/Interrupt Request Select Register */
    vuint32_t DIRSR25:1;               /* DMA/Interrupt Request Select Register */
    vuint32_t DIRSR26:1;               /* DMA/Interrupt Request Select Register */
    vuint32_t DIRSR27:1;               /* DMA/Interrupt Request Select Register */
    vuint32_t DIRSR28:1;               /* DMA/Interrupt Request Select Register */
    vuint32_t DIRSR29:1;               /* DMA/Interrupt Request Select Register */
    vuint32_t DIRSR30:1;               /* DMA/Interrupt Request Select Register */
    vuint32_t DIRSR31:1;               /* DMA/Interrupt Request Select Register */
  } B;
} SIUL2_DIRSR0_tag;

typedef union SIUL2_IREER0_union_tag { /* SIUL2 Interrupt Rising-Edge Event Enable Register 0 */
  vuint32_t R;
  struct {
    vuint32_t IREE0:1;                 /* Enables rising-edge events to set DISR0[EIF0]. */
    vuint32_t IREE1:1;                 /* Enables rising-edge events to set DISR0[EIF1]. */
    vuint32_t IREE2:1;                 /* Enables rising-edge events to set DISR0[EIF2]. */
    vuint32_t IREE3:1;                 /* Enables rising-edge events to set DISR0[EIF3]. */
    vuint32_t IREE4:1;                 /* Enables rising-edge events to set DISR0[EIF4]. */
    vuint32_t IREE5:1;                 /* Enables rising-edge events to set DISR0[EIF5]. */
    vuint32_t IREE6:1;                 /* Enables rising-edge events to set DISR0[EIF6]. */
    vuint32_t IREE7:1;                 /* Enables rising-edge events to set DISR0[EIF7]. */
    vuint32_t IREE8:1;                 /* Enables rising-edge events to set DISR0[EIF8]. */
    vuint32_t IREE9:1;                 /* Enables rising-edge events to set DISR0[EIF9]. */
    vuint32_t IREE10:1;                /* Enables rising-edge events to set DISR0[EIF10]. */
    vuint32_t IREE11:1;                /* Enables rising-edge events to set DISR0[EIF11]. */
    vuint32_t IREE12:1;                /* Enables rising-edge events to set DISR0[EIF12]. */
    vuint32_t IREE13:1;                /* Enables rising-edge events to set DISR0[EIF13]. */
    vuint32_t IREE14:1;                /* Enables rising-edge events to set DISR0[EIF14]. */
    vuint32_t IREE15:1;                /* Enables rising-edge events to set DISR0[EIF15]. */
    vuint32_t IREE16:1;                /* Enables rising-edge events to set DISR0[EIF16]. */
    vuint32_t IREE17:1;                /* Enables rising-edge events to set DISR0[EIF17]. */
    vuint32_t IREE18:1;                /* Enables rising-edge events to set DISR0[EIF18]. */
    vuint32_t IREE19:1;                /* Enables rising-edge events to set DISR0[EIF19]. */
    vuint32_t IREE20:1;                /* Enables rising-edge events to set DISR0[EIF20]. */
    vuint32_t IREE21:1;                /* Enables rising-edge events to set DISR0[EIF21]. */
    vuint32_t IREE22:1;                /* Enables rising-edge events to set DISR0[EIF22]. */
    vuint32_t IREE23:1;                /* Enables rising-edge events to set DISR0[EIF23]. */
    vuint32_t IREE24:1;                /* Enables rising-edge events to set DISR0[EIF24]. */
    vuint32_t IREE25:1;                /* Enables rising-edge events to set DISR0[EIF25]. */
    vuint32_t IREE26:1;                /* Enables rising-edge events to set DISR0[EIF26]. */
    vuint32_t IREE27:1;                /* Enables rising-edge events to set DISR0[EIF27]. */
    vuint32_t IREE28:1;                /* Enables rising-edge events to set DISR0[EIF28]. */
    vuint32_t IREE29:1;                /* Enables rising-edge events to set DISR0[EIF29]. */
    vuint32_t IREE30:1;                /* Enables rising-edge events to set DISR0[EIF30]. */
    vuint32_t IREE31:1;                /* Enables rising-edge events to set DISR0[EIF31]. */
  } B;
} SIUL2_IREER0_tag;

typedef union SIUL2_IFEER0_union_tag { /* SIUL2 Interrupt Falling-Edge Event Enable Register 0 */
  vuint32_t R;
  struct {
    vuint32_t IFEE0:1;                 /* Enables falling-edge events to set DISR0[EIF0]. */
    vuint32_t IFEE1:1;                 /* Enables falling-edge events to set DISR0[EIF1]. */
    vuint32_t IFEE2:1;                 /* Enables falling-edge events to set DISR0[EIF2]. */
    vuint32_t IFEE3:1;                 /* Enables falling-edge events to set DISR0[EIF3]. */
    vuint32_t IFEE4:1;                 /* Enables falling-edge events to set DISR0[EIF4]. */
    vuint32_t IFEE5:1;                 /* Enables falling-edge events to set DISR0[EIF5]. */
    vuint32_t IFEE6:1;                 /* Enables falling-edge events to set DISR0[EIF6]. */
    vuint32_t IFEE7:1;                 /* Enables falling-edge events to set DISR0[EIF7]. */
    vuint32_t IFEE8:1;                 /* Enables falling-edge events to set DISR0[EIF8]. */
    vuint32_t IFEE9:1;                 /* Enables falling-edge events to set DISR0[EIF9]. */
    vuint32_t IFEE10:1;                /* Enables falling-edge events to set DISR0[EIF10]. */
    vuint32_t IFEE11:1;                /* Enables falling-edge events to set DISR0[EIF11]. */
    vuint32_t IFEE12:1;                /* Enables falling-edge events to set DISR0[EIF12]. */
    vuint32_t IFEE13:1;                /* Enables falling-edge events to set DISR0[EIF13]. */
    vuint32_t IFEE14:1;                /* Enables falling-edge events to set DISR0[EIF14]. */
    vuint32_t IFEE15:1;                /* Enables falling-edge events to set DISR0[EIF15]. */
    vuint32_t IFEE16:1;                /* Enables falling-edge events to set DISR0[EIF16]. */
    vuint32_t IFEE17:1;                /* Enables falling-edge events to set DISR0[EIF17]. */
    vuint32_t IFEE18:1;                /* Enables falling-edge events to set DISR0[EIF18]. */
    vuint32_t IFEE19:1;                /* Enables falling-edge events to set DISR0[EIF19]. */
    vuint32_t IFEE20:1;                /* Enables falling-edge events to set DISR0[EIF20]. */
    vuint32_t IFEE21:1;                /* Enables falling-edge events to set DISR0[EIF21]. */
    vuint32_t IFEE22:1;                /* Enables falling-edge events to set DISR0[EIF22]. */
    vuint32_t IFEE23:1;                /* Enables falling-edge events to set DISR0[EIF23]. */
    vuint32_t IFEE24:1;                /* Enables falling-edge events to set DISR0[EIF24]. */
    vuint32_t IFEE25:1;                /* Enables falling-edge events to set DISR0[EIF25]. */
    vuint32_t IFEE26:1;                /* Enables falling-edge events to set DISR0[EIF26]. */
    vuint32_t IFEE27:1;                /* Enables falling-edge events to set DISR0[EIF27]. */
    vuint32_t IFEE28:1;                /* Enables falling-edge events to set DISR0[EIF28]. */
    vuint32_t IFEE29:1;                /* Enables falling-edge events to set DISR0[EIF29]. */
    vuint32_t IFEE30:1;                /* Enables falling-edge events to set DISR0[EIF30]. */
    vuint32_t IFEE31:1;                /* Enables falling-edge events to set DISR0[EIF31]. */
  } B;
} SIUL2_IFEER0_tag;

typedef union SIUL2_IFER0_union_tag {  /* SIUL2 Interrupt Filter Enable Register 0 */
  vuint32_t R;
  struct {
    vuint32_t IFE0:1;                  /* Enables digital glitch filter on the interrupt pad input. */
    vuint32_t IFE1:1;                  /* Enables digital glitch filter on the interrupt pad input. */
    vuint32_t IFE2:1;                  /* Enables digital glitch filter on the interrupt pad input. */
    vuint32_t IFE3:1;                  /* Enables digital glitch filter on the interrupt pad input. */
    vuint32_t IFE4:1;                  /* Enables digital glitch filter on the interrupt pad input. */
    vuint32_t IFE5:1;                  /* Enables digital glitch filter on the interrupt pad input. */
    vuint32_t IFE6:1;                  /* Enables digital glitch filter on the interrupt pad input. */
    vuint32_t IFE7:1;                  /* Enables digital glitch filter on the interrupt pad input. */
    vuint32_t IFE8:1;                  /* Enables digital glitch filter on the interrupt pad input. */
    vuint32_t IFE9:1;                  /* Enables digital glitch filter on the interrupt pad input. */
    vuint32_t IFE10:1;                 /* Enables digital glitch filter on the interrupt pad input. */
    vuint32_t IFE11:1;                 /* Enables digital glitch filter on the interrupt pad input. */
    vuint32_t IFE12:1;                 /* Enables digital glitch filter on the interrupt pad input. */
    vuint32_t IFE13:1;                 /* Enables digital glitch filter on the interrupt pad input. */
    vuint32_t IFE14:1;                 /* Enables digital glitch filter on the interrupt pad input. */
    vuint32_t IFE15:1;                 /* Enables digital glitch filter on the interrupt pad input. */
    vuint32_t IFE16:1;                 /* Enables digital glitch filter on the interrupt pad input. */
    vuint32_t IFE17:1;                 /* Enables digital glitch filter on the interrupt pad input. */
    vuint32_t IFE18:1;                 /* Enables digital glitch filter on the interrupt pad input. */
    vuint32_t IFE19:1;                 /* Enables digital glitch filter on the interrupt pad input. */
    vuint32_t IFE20:1;                 /* Enables digital glitch filter on the interrupt pad input. */
    vuint32_t IFE21:1;                 /* Enables digital glitch filter on the interrupt pad input. */
    vuint32_t IFE22:1;                 /* Enables digital glitch filter on the interrupt pad input. */
    vuint32_t IFE23:1;                 /* Enables digital glitch filter on the interrupt pad input. */
    vuint32_t IFE24:1;                 /* Enables digital glitch filter on the interrupt pad input. */
    vuint32_t IFE25:1;                 /* Enables digital glitch filter on the interrupt pad input. */
    vuint32_t IFE26:1;                 /* Enables digital glitch filter on the interrupt pad input. */
    vuint32_t IFE27:1;                 /* Enables digital glitch filter on the interrupt pad input. */
    vuint32_t IFE28:1;                 /* Enables digital glitch filter on the interrupt pad input. */
    vuint32_t IFE29:1;                 /* Enables digital glitch filter on the interrupt pad input. */
    vuint32_t IFE30:1;                 /* Enables digital glitch filter on the interrupt pad input. */
    vuint32_t IFE31:1;                 /* Enables digital glitch filter on the interrupt pad input. */
  } B;
} SIUL2_IFER0_tag;

typedef union SIUL2_IFMCR_union_tag {  /* SIUL2 Interrupt Filter Maximum Counter Register */
  vuint32_t R;
  struct {
    vuint32_t MAXCNT:4;                /* Maximum Interrupt Filter Counter setting */
    vuint32_t _unused_4:28;            /* Reserved */
  } B;
} SIUL2_IFMCR_tag;

typedef union SIUL2_IFCPR_union_tag {  /* SIUL2 Interrupt Filter Clock Prescaler Register */
  vuint32_t R;
  struct {
    vuint32_t IFCP:4;                  /* Interrupt Filter Clock Prescaler setting */
    vuint32_t _unused_4:28;            /* Reserved */
  } B;
} SIUL2_IFCPR_tag;

typedef union SIUL2_UDR1_union_tag {   /* SIUL2 User Defined Register */
  vuint16_t R;
  struct {
    vuint16_t UDR0:1;                  /* UDR0 */
    vuint16_t UDR1:1;                  /* UDR1 */
    vuint16_t UDR2:1;                  /* UDR2 */
    vuint16_t UDR3:1;                  /* UDR3 */
    vuint16_t UDR4:1;                  /* UDR4 */
    vuint16_t UDR5:1;                  /* UDR5 */
    vuint16_t UDR6:1;                  /* UDR6 */
    vuint16_t UDR7:1;                  /* UDR7 */
    vuint16_t UDR8:1;                  /* UDR8 */
    vuint16_t UDR9:1;                  /* UDR9 */
    vuint16_t UDR10:1;                 /* UDR10 */
    vuint16_t UDR11:1;                 /* UDR11 */
    vuint16_t UDR12:1;                 /* UDR12 */
    vuint16_t UDR13:1;                 /* UDR13 */
    vuint16_t UDR14:1;                 /* UDR14 */
    vuint16_t UDR15:1;                 /* UDR15 */
  } B;
} SIUL2_UDR1_tag;

typedef union SIUL2_UDR0_union_tag {   /* SIUL2 User Defined Register */
  vuint16_t R;
  struct {
    vuint16_t UDR0:1;                  /* UDR0 */
    vuint16_t UDR1:1;                  /* UDR1 */
    vuint16_t UDR2:1;                  /* UDR2 */
    vuint16_t UDR3:1;                  /* UDR3 */
    vuint16_t UDR4:1;                  /* UDR4 */
    vuint16_t UDR5:1;                  /* UDR5 */
    vuint16_t UDR6:1;                  /* UDR6 */
    vuint16_t UDR7:1;                  /* UDR7 */
    vuint16_t UDR8:1;                  /* UDR8 */
    vuint16_t UDR9:1;                  /* UDR9 */
    vuint16_t UDR10:1;                 /* UDR10 */
    vuint16_t UDR11:1;                 /* UDR11 */
    vuint16_t UDR12:1;                 /* UDR12 */
    vuint16_t UDR13:1;                 /* UDR13 */
    vuint16_t UDR14:1;                 /* UDR14 */
    vuint16_t UDR15:1;                 /* UDR15 */
  } B;
} SIUL2_UDR0_tag;

typedef union SIUL2_UDR3_union_tag {   /* SIUL2 User Defined Register */
  vuint16_t R;
  struct {
    vuint16_t UDR0:1;                  /* UDR0 */
    vuint16_t UDR1:1;                  /* UDR1 */
    vuint16_t UDR2:1;                  /* UDR2 */
    vuint16_t UDR3:1;                  /* UDR3 */
    vuint16_t UDR4:1;                  /* UDR4 */
    vuint16_t UDR5:1;                  /* UDR5 */
    vuint16_t UDR6:1;                  /* UDR6 */
    vuint16_t UDR7:1;                  /* UDR7 */
    vuint16_t UDR8:1;                  /* UDR8 */
    vuint16_t UDR9:1;                  /* UDR9 */
    vuint16_t UDR10:1;                 /* UDR10 */
    vuint16_t UDR11:1;                 /* UDR11 */
    vuint16_t UDR12:1;                 /* UDR12 */
    vuint16_t UDR13:1;                 /* UDR13 */
    vuint16_t UDR14:1;                 /* UDR14 */
    vuint16_t UDR15:1;                 /* UDR15 */
  } B;
} SIUL2_UDR3_tag;

typedef union SIUL2_UDR2_union_tag {   /* SIUL2 User Defined Register */
  vuint16_t R;
  struct {
    vuint16_t UDR0:1;                  /* UDR0 */
    vuint16_t UDR1:1;                  /* UDR1 */
    vuint16_t UDR2:1;                  /* UDR2 */
    vuint16_t UDR3:1;                  /* UDR3 */
    vuint16_t UDR4:1;                  /* UDR4 */
    vuint16_t UDR5:1;                  /* UDR5 */
    vuint16_t UDR6:1;                  /* UDR6 */
    vuint16_t UDR7:1;                  /* UDR7 */
    vuint16_t UDR8:1;                  /* UDR8 */
    vuint16_t UDR9:1;                  /* UDR9 */
    vuint16_t UDR10:1;                 /* UDR10 */
    vuint16_t UDR11:1;                 /* UDR11 */
    vuint16_t UDR12:1;                 /* UDR12 */
    vuint16_t UDR13:1;                 /* UDR13 */
    vuint16_t UDR14:1;                 /* UDR14 */
    vuint16_t UDR15:1;                 /* UDR15 */
  } B;
} SIUL2_UDR2_tag;

typedef union SIUL2_UDR5_union_tag {   /* SIUL2 User Defined Register */
  vuint16_t R;
  struct {
    vuint16_t UDR0:1;                  /* UDR0 */
    vuint16_t UDR1:1;                  /* UDR1 */
    vuint16_t UDR2:1;                  /* UDR2 */
    vuint16_t UDR3:1;                  /* UDR3 */
    vuint16_t UDR4:1;                  /* UDR4 */
    vuint16_t UDR5:1;                  /* UDR5 */
    vuint16_t UDR6:1;                  /* UDR6 */
    vuint16_t UDR7:1;                  /* UDR7 */
    vuint16_t UDR8:1;                  /* UDR8 */
    vuint16_t UDR9:1;                  /* UDR9 */
    vuint16_t UDR10:1;                 /* UDR10 */
    vuint16_t UDR11:1;                 /* UDR11 */
    vuint16_t UDR12:1;                 /* UDR12 */
    vuint16_t UDR13:1;                 /* UDR13 */
    vuint16_t UDR14:1;                 /* UDR14 */
    vuint16_t UDR15:1;                 /* UDR15 */
  } B;
} SIUL2_UDR5_tag;

typedef union SIUL2_UDR4_union_tag {   /* SIUL2 User Defined Register */
  vuint16_t R;
  struct {
    vuint16_t UDR0:1;                  /* UDR0 */
    vuint16_t UDR1:1;                  /* UDR1 */
    vuint16_t UDR2:1;                  /* UDR2 */
    vuint16_t UDR3:1;                  /* UDR3 */
    vuint16_t UDR4:1;                  /* UDR4 */
    vuint16_t UDR5:1;                  /* UDR5 */
    vuint16_t UDR6:1;                  /* UDR6 */
    vuint16_t UDR7:1;                  /* UDR7 */
    vuint16_t UDR8:1;                  /* UDR8 */
    vuint16_t UDR9:1;                  /* UDR9 */
    vuint16_t UDR10:1;                 /* UDR10 */
    vuint16_t UDR11:1;                 /* UDR11 */
    vuint16_t UDR12:1;                 /* UDR12 */
    vuint16_t UDR13:1;                 /* UDR13 */
    vuint16_t UDR14:1;                 /* UDR14 */
    vuint16_t UDR15:1;                 /* UDR15 */
  } B;
} SIUL2_UDR4_tag;

typedef union SIUL2_UDR7_union_tag {   /* SIUL2 User Defined Register */
  vuint16_t R;
  struct {
    vuint16_t UDR0:1;                  /* UDR0 */
    vuint16_t UDR1:1;                  /* UDR1 */
    vuint16_t UDR2:1;                  /* UDR2 */
    vuint16_t UDR3:1;                  /* UDR3 */
    vuint16_t UDR4:1;                  /* UDR4 */
    vuint16_t UDR5:1;                  /* UDR5 */
    vuint16_t UDR6:1;                  /* UDR6 */
    vuint16_t UDR7:1;                  /* UDR7 */
    vuint16_t UDR8:1;                  /* UDR8 */
    vuint16_t UDR9:1;                  /* UDR9 */
    vuint16_t UDR10:1;                 /* UDR10 */
    vuint16_t UDR11:1;                 /* UDR11 */
    vuint16_t UDR12:1;                 /* UDR12 */
    vuint16_t UDR13:1;                 /* UDR13 */
    vuint16_t UDR14:1;                 /* UDR14 */
    vuint16_t UDR15:1;                 /* UDR15 */
  } B;
} SIUL2_UDR7_tag;

typedef union SIUL2_UDR6_union_tag {   /* SIUL2 User Defined Register */
  vuint16_t R;
  struct {
    vuint16_t UDR0:1;                  /* UDR0 */
    vuint16_t UDR1:1;                  /* UDR1 */
    vuint16_t UDR2:1;                  /* UDR2 */
    vuint16_t UDR3:1;                  /* UDR3 */
    vuint16_t UDR4:1;                  /* UDR4 */
    vuint16_t UDR5:1;                  /* UDR5 */
    vuint16_t UDR6:1;                  /* UDR6 */
    vuint16_t UDR7:1;                  /* UDR7 */
    vuint16_t UDR8:1;                  /* UDR8 */
    vuint16_t UDR9:1;                  /* UDR9 */
    vuint16_t UDR10:1;                 /* UDR10 */
    vuint16_t UDR11:1;                 /* UDR11 */
    vuint16_t UDR12:1;                 /* UDR12 */
    vuint16_t UDR13:1;                 /* UDR13 */
    vuint16_t UDR14:1;                 /* UDR14 */
    vuint16_t UDR15:1;                 /* UDR15 */
  } B;
} SIUL2_UDR6_tag;

typedef union SIUL2_MIDR3_union_tag {  /* SIUL2 MCU ID Register #3 */
  vuint32_t R;
  struct {
    vuint32_t SYS_RAM_SIZE:6;          /* System RAM Size */
    vuint32_t _unused_6:4;             /* Reserved */
    vuint32_t PART_NO_SUF:6;           /* Part Number Suffix */
    vuint32_t PROD_FAM_NO:10;          /* Product Family Number */
    vuint32_t PROD_FAM_LET:6;          /* Product Family Letter */
  } B;
} SIUL2_MIDR3_tag;

typedef union SIUL2_MIDR4_union_tag {  /* SIUL2 MCU ID Register #4 */
  vuint32_t R;
  struct {
    vuint32_t CORE_PLAT_FET:3;         /* Core Platform Options Feature */
    vuint32_t EMAC_FET:2;              /* Ethernet Feature */
    vuint32_t SEC_FET:2;               /* Security Feature */
    vuint32_t _unused_7:7;             /* Reserved */
    vuint32_t _unused_14:2;            /* Reserved */
    vuint32_t _unused_16:16;           /* Reserved */
  } B;
} SIUL2_MIDR4_tag;

typedef union SIUL2_MSCR_union_tag {   /* SIUL2 Multiplexed Signal Configuration Register */
  vuint32_t R;
  struct {
    vuint32_t SSS_0:1;                 /* Source Signal Select_0 */
    vuint32_t SSS_1:1;                 /* Source Signal Select_1 */
    vuint32_t SSS_2:1;                 /* Source Signal Select_2 */
    vuint32_t _unused_3:2;             /* Reserved */
    vuint32_t SMC:1;                   /* Safe Mode Control */
    vuint32_t IFE:1;                   /* IFE */
    vuint32_t _unused_7:1;             /* Reserved */
    vuint32_t DSE:1;                   /* DSE */
    vuint32_t _unused_9:2;             /* Reserved */
    vuint32_t PUS:1;                   /* Pull Select */
    vuint32_t _unused_12:1;            /* Reserved */
    vuint32_t PUE:1;                   /* Pull Enable */
    vuint32_t SRC:1;                   /* Slew Rate Control */
    vuint32_t _unused_15:1;            /* Reserved */
    vuint32_t PKE:1;                   /* Pad keeping enable */
    vuint32_t INV:1;                   /* Invert */
    vuint32_t _unused_18:1;            /* Reserved */
    vuint32_t IBE:1;                   /* Input Buffer Enable */
    vuint32_t _unused_20:1;            /* Reserved */
    vuint32_t OBE:1;                   /* GPIO Output Buffer Enable */
    vuint32_t _unused_22:10;           /* Reserved */
  } B;
} SIUL2_MSCR_tag;

typedef union SIUL2_IMCR_union_tag {   /* SIUL2 Input Multiplexed Signal Configuration Register */
  vuint32_t R;
  struct {
    vuint32_t SSS:4;                   /* Source Signal Select */
    vuint32_t _unused_4:28;            /* Reserved */
  } B;
} SIUL2_IMCR_tag;

typedef union SIUL2_GPDO3_union_tag {  /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO3_tag;

typedef union SIUL2_GPDO2_union_tag {  /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO2_tag;

typedef union SIUL2_GPDO1_union_tag {  /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO1_tag;

typedef union SIUL2_GPDO0_union_tag {  /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO0_tag;

typedef union SIUL2_GPDO7_union_tag {  /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO7_tag;

typedef union SIUL2_GPDO6_union_tag {  /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO6_tag;

typedef union SIUL2_GPDO5_union_tag {  /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO5_tag;

typedef union SIUL2_GPDO4_union_tag {  /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO4_tag;

typedef union SIUL2_GPDO11_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO11_tag;

typedef union SIUL2_GPDO10_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO10_tag;

typedef union SIUL2_GPDO9_union_tag {  /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO9_tag;

typedef union SIUL2_GPDO8_union_tag {  /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO8_tag;

typedef union SIUL2_GPDO15_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO15_tag;

typedef union SIUL2_GPDO14_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO14_tag;

typedef union SIUL2_GPDO13_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO13_tag;

typedef union SIUL2_GPDO12_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO12_tag;

typedef union SIUL2_GPDO19_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO19_tag;

typedef union SIUL2_GPDO18_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO18_tag;

typedef union SIUL2_GPDO17_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO17_tag;

typedef union SIUL2_GPDO16_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO16_tag;

typedef union SIUL2_GPDO21_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO21_tag;

typedef union SIUL2_GPDO20_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO20_tag;

typedef union SIUL2_GPDO27_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO27_tag;

typedef union SIUL2_GPDO26_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO26_tag;

typedef union SIUL2_GPDO25_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO25_tag;

typedef union SIUL2_GPDO24_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO24_tag;

typedef union SIUL2_GPDO31_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO31_tag;

typedef union SIUL2_GPDO30_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO30_tag;

typedef union SIUL2_GPDO29_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO29_tag;

typedef union SIUL2_GPDO28_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO28_tag;

typedef union SIUL2_GPDO35_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO35_tag;

typedef union SIUL2_GPDO34_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO34_tag;

typedef union SIUL2_GPDO33_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO33_tag;

typedef union SIUL2_GPDO32_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO32_tag;

typedef union SIUL2_GPDO37_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO37_tag;

typedef union SIUL2_GPDO36_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO36_tag;

typedef union SIUL2_GPDO43_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO43_tag;

typedef union SIUL2_GPDO42_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO42_tag;

typedef union SIUL2_GPDO41_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO41_tag;

typedef union SIUL2_GPDO40_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO40_tag;

typedef union SIUL2_GPDO47_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO47_tag;

typedef union SIUL2_GPDO46_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO46_tag;

typedef union SIUL2_GPDO45_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO45_tag;

typedef union SIUL2_GPDO44_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO44_tag;

typedef union SIUL2_GPDO51_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO51_tag;

typedef union SIUL2_GPDO50_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO50_tag;

typedef union SIUL2_GPDO49_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO49_tag;

typedef union SIUL2_GPDO48_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO48_tag;

typedef union SIUL2_GPDO55_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO55_tag;

typedef union SIUL2_GPDO54_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO54_tag;

typedef union SIUL2_GPDO53_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO53_tag;

typedef union SIUL2_GPDO52_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO52_tag;

typedef union SIUL2_GPDO59_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO59_tag;

typedef union SIUL2_GPDO58_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO58_tag;

typedef union SIUL2_GPDO57_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO57_tag;

typedef union SIUL2_GPDO56_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO56_tag;

typedef union SIUL2_GPDO62_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO62_tag;

typedef union SIUL2_GPDO61_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO61_tag;

typedef union SIUL2_GPDO60_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO60_tag;

typedef union SIUL2_GPDO67_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO67_tag;

typedef union SIUL2_GPDO66_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO66_tag;

typedef union SIUL2_GPDO65_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO65_tag;

typedef union SIUL2_GPDO64_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO64_tag;

typedef union SIUL2_GPDO71_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO71_tag;

typedef union SIUL2_GPDO70_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO70_tag;

typedef union SIUL2_GPDO69_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO69_tag;

typedef union SIUL2_GPDO68_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO68_tag;

typedef union SIUL2_GPDO75_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO75_tag;

typedef union SIUL2_GPDO74_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO74_tag;

typedef union SIUL2_GPDO73_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO73_tag;

typedef union SIUL2_GPDO72_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO72_tag;

typedef union SIUL2_GPDO79_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO79_tag;

typedef union SIUL2_GPDO78_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO78_tag;

typedef union SIUL2_GPDO77_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO77_tag;

typedef union SIUL2_GPDO76_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO76_tag;

typedef union SIUL2_GPDO83_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO83_tag;

typedef union SIUL2_GPDO82_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO82_tag;

typedef union SIUL2_GPDO81_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO81_tag;

typedef union SIUL2_GPDO80_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO80_tag;

typedef union SIUL2_GPDO87_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO87_tag;

typedef union SIUL2_GPDO85_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO85_tag;

typedef union SIUL2_GPDO84_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO84_tag;

typedef union SIUL2_GPDO91_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO91_tag;

typedef union SIUL2_GPDO90_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO90_tag;

typedef union SIUL2_GPDO89_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO89_tag;

typedef union SIUL2_GPDO88_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO88_tag;

typedef union SIUL2_GPDO95_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO95_tag;

typedef union SIUL2_GPDO94_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO94_tag;

typedef union SIUL2_GPDO93_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO93_tag;

typedef union SIUL2_GPDO92_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO92_tag;

typedef union SIUL2_GPDO99_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO99_tag;

typedef union SIUL2_GPDO98_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO98_tag;

typedef union SIUL2_GPDO97_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO97_tag;

typedef union SIUL2_GPDO96_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO96_tag;

typedef union SIUL2_GPDO103_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO103_tag;

typedef union SIUL2_GPDO102_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO102_tag;

typedef union SIUL2_GPDO101_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO101_tag;

typedef union SIUL2_GPDO100_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO100_tag;

typedef union SIUL2_GPDO107_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO107_tag;

typedef union SIUL2_GPDO106_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO106_tag;

typedef union SIUL2_GPDO105_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO105_tag;

typedef union SIUL2_GPDO104_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO104_tag;

typedef union SIUL2_GPDO111_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO111_tag;

typedef union SIUL2_GPDO110_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO110_tag;

typedef union SIUL2_GPDO109_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO109_tag;

typedef union SIUL2_GPDO108_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO108_tag;

typedef union SIUL2_GPDO114_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO114_tag;

typedef union SIUL2_GPDO113_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO113_tag;

typedef union SIUL2_GPDO112_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO112_tag;

typedef union SIUL2_GPDO119_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO119_tag;

typedef union SIUL2_GPDO118_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO118_tag;

typedef union SIUL2_GPDO117_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO117_tag;

typedef union SIUL2_GPDO116_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO116_tag;

typedef union SIUL2_GPDO123_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO123_tag;

typedef union SIUL2_GPDO122_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO122_tag;

typedef union SIUL2_GPDO120_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO120_tag;

typedef union SIUL2_GPDO127_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO127_tag;

typedef union SIUL2_GPDO126_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO126_tag;

typedef union SIUL2_GPDO125_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO125_tag;

typedef union SIUL2_GPDO124_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO124_tag;

typedef union SIUL2_GPDO131_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO131_tag;

typedef union SIUL2_GPDO130_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO130_tag;

typedef union SIUL2_GPDO129_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO129_tag;

typedef union SIUL2_GPDO128_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO128_tag;

typedef union SIUL2_GPDO135_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO135_tag;

typedef union SIUL2_GPDO134_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO134_tag;

typedef union SIUL2_GPDO133_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO133_tag;

typedef union SIUL2_GPDO132_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO132_tag;

typedef union SIUL2_GPDO139_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO139_tag;

typedef union SIUL2_GPDO138_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO138_tag;

typedef union SIUL2_GPDO137_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO137_tag;

typedef union SIUL2_GPDO136_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO136_tag;

typedef union SIUL2_GPDO143_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO143_tag;

typedef union SIUL2_GPDO142_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO142_tag;

typedef union SIUL2_GPDO141_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO141_tag;

typedef union SIUL2_GPDO140_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO140_tag;

typedef union SIUL2_GPDO147_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO147_tag;

typedef union SIUL2_GPDO146_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO146_tag;

typedef union SIUL2_GPDO145_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO145_tag;

typedef union SIUL2_GPDO144_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO144_tag;

typedef union SIUL2_GPDO151_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO151_tag;

typedef union SIUL2_GPDO150_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO150_tag;

typedef union SIUL2_GPDO149_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO149_tag;

typedef union SIUL2_GPDO154_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO154_tag;

typedef union SIUL2_GPDO153_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO153_tag;

typedef union SIUL2_GPDO152_union_tag { /* SIUL2 GPIO Pad Data Output Register */
  vuint8_t R;
  struct {
    vuint8_t PDO_N:1;                  /* Pad Data Out */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDO152_tag;

typedef union SIUL2_GPDI3_union_tag {  /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI3_tag;

typedef union SIUL2_GPDI2_union_tag {  /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI2_tag;

typedef union SIUL2_GPDI1_union_tag {  /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI1_tag;

typedef union SIUL2_GPDI0_union_tag {  /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI0_tag;

typedef union SIUL2_GPDI7_union_tag {  /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI7_tag;

typedef union SIUL2_GPDI6_union_tag {  /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI6_tag;

typedef union SIUL2_GPDI5_union_tag {  /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI5_tag;

typedef union SIUL2_GPDI4_union_tag {  /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI4_tag;

typedef union SIUL2_GPDI11_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI11_tag;

typedef union SIUL2_GPDI10_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI10_tag;

typedef union SIUL2_GPDI9_union_tag {  /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI9_tag;

typedef union SIUL2_GPDI8_union_tag {  /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI8_tag;

typedef union SIUL2_GPDI15_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI15_tag;

typedef union SIUL2_GPDI14_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI14_tag;

typedef union SIUL2_GPDI13_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI13_tag;

typedef union SIUL2_GPDI12_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI12_tag;

typedef union SIUL2_GPDI19_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI19_tag;

typedef union SIUL2_GPDI18_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI18_tag;

typedef union SIUL2_GPDI17_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI17_tag;

typedef union SIUL2_GPDI16_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI16_tag;

typedef union SIUL2_GPDI21_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI21_tag;

typedef union SIUL2_GPDI20_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI20_tag;

typedef union SIUL2_GPDI27_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI27_tag;

typedef union SIUL2_GPDI26_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI26_tag;

typedef union SIUL2_GPDI25_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI25_tag;

typedef union SIUL2_GPDI24_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI24_tag;

typedef union SIUL2_GPDI31_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI31_tag;

typedef union SIUL2_GPDI30_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI30_tag;

typedef union SIUL2_GPDI29_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI29_tag;

typedef union SIUL2_GPDI28_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI28_tag;

typedef union SIUL2_GPDI35_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI35_tag;

typedef union SIUL2_GPDI34_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI34_tag;

typedef union SIUL2_GPDI33_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI33_tag;

typedef union SIUL2_GPDI32_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI32_tag;

typedef union SIUL2_GPDI37_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI37_tag;

typedef union SIUL2_GPDI36_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI36_tag;

typedef union SIUL2_GPDI43_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI43_tag;

typedef union SIUL2_GPDI42_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI42_tag;

typedef union SIUL2_GPDI41_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI41_tag;

typedef union SIUL2_GPDI40_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI40_tag;

typedef union SIUL2_GPDI47_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI47_tag;

typedef union SIUL2_GPDI46_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI46_tag;

typedef union SIUL2_GPDI45_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI45_tag;

typedef union SIUL2_GPDI44_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI44_tag;

typedef union SIUL2_GPDI51_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI51_tag;

typedef union SIUL2_GPDI50_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI50_tag;

typedef union SIUL2_GPDI49_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI49_tag;

typedef union SIUL2_GPDI48_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI48_tag;

typedef union SIUL2_GPDI55_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI55_tag;

typedef union SIUL2_GPDI54_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI54_tag;

typedef union SIUL2_GPDI53_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI53_tag;

typedef union SIUL2_GPDI52_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI52_tag;

typedef union SIUL2_GPDI59_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI59_tag;

typedef union SIUL2_GPDI58_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI58_tag;

typedef union SIUL2_GPDI57_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI57_tag;

typedef union SIUL2_GPDI56_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI56_tag;

typedef union SIUL2_GPDI62_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI62_tag;

typedef union SIUL2_GPDI61_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI61_tag;

typedef union SIUL2_GPDI60_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI60_tag;

typedef union SIUL2_GPDI67_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI67_tag;

typedef union SIUL2_GPDI66_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI66_tag;

typedef union SIUL2_GPDI65_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI65_tag;

typedef union SIUL2_GPDI64_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI64_tag;

typedef union SIUL2_GPDI71_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI71_tag;

typedef union SIUL2_GPDI70_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI70_tag;

typedef union SIUL2_GPDI69_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI69_tag;

typedef union SIUL2_GPDI68_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI68_tag;

typedef union SIUL2_GPDI75_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI75_tag;

typedef union SIUL2_GPDI74_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI74_tag;

typedef union SIUL2_GPDI73_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI73_tag;

typedef union SIUL2_GPDI72_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI72_tag;

typedef union SIUL2_GPDI79_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI79_tag;

typedef union SIUL2_GPDI78_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI78_tag;

typedef union SIUL2_GPDI77_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI77_tag;

typedef union SIUL2_GPDI76_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI76_tag;

typedef union SIUL2_GPDI83_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI83_tag;

typedef union SIUL2_GPDI82_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI82_tag;

typedef union SIUL2_GPDI81_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI81_tag;

typedef union SIUL2_GPDI80_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI80_tag;

typedef union SIUL2_GPDI87_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI87_tag;

typedef union SIUL2_GPDI85_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI85_tag;

typedef union SIUL2_GPDI84_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI84_tag;

typedef union SIUL2_GPDI91_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI91_tag;

typedef union SIUL2_GPDI90_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI90_tag;

typedef union SIUL2_GPDI89_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI89_tag;

typedef union SIUL2_GPDI88_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI88_tag;

typedef union SIUL2_GPDI95_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI95_tag;

typedef union SIUL2_GPDI94_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI94_tag;

typedef union SIUL2_GPDI93_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI93_tag;

typedef union SIUL2_GPDI92_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI92_tag;

typedef union SIUL2_GPDI99_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI99_tag;

typedef union SIUL2_GPDI98_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI98_tag;

typedef union SIUL2_GPDI97_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI97_tag;

typedef union SIUL2_GPDI96_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI96_tag;

typedef union SIUL2_GPDI103_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI103_tag;

typedef union SIUL2_GPDI102_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI102_tag;

typedef union SIUL2_GPDI101_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI101_tag;

typedef union SIUL2_GPDI100_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI100_tag;

typedef union SIUL2_GPDI107_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI107_tag;

typedef union SIUL2_GPDI106_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI106_tag;

typedef union SIUL2_GPDI105_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI105_tag;

typedef union SIUL2_GPDI104_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI104_tag;

typedef union SIUL2_GPDI111_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI111_tag;

typedef union SIUL2_GPDI110_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI110_tag;

typedef union SIUL2_GPDI109_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI109_tag;

typedef union SIUL2_GPDI108_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI108_tag;

typedef union SIUL2_GPDI114_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI114_tag;

typedef union SIUL2_GPDI113_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI113_tag;

typedef union SIUL2_GPDI112_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI112_tag;

typedef union SIUL2_GPDI119_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI119_tag;

typedef union SIUL2_GPDI118_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI118_tag;

typedef union SIUL2_GPDI117_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI117_tag;

typedef union SIUL2_GPDI116_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI116_tag;

typedef union SIUL2_GPDI123_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI123_tag;

typedef union SIUL2_GPDI122_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI122_tag;

typedef union SIUL2_GPDI120_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI120_tag;

typedef union SIUL2_GPDI127_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI127_tag;

typedef union SIUL2_GPDI126_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI126_tag;

typedef union SIUL2_GPDI125_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI125_tag;

typedef union SIUL2_GPDI124_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI124_tag;

typedef union SIUL2_GPDI131_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI131_tag;

typedef union SIUL2_GPDI130_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI130_tag;

typedef union SIUL2_GPDI129_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI129_tag;

typedef union SIUL2_GPDI128_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI128_tag;

typedef union SIUL2_GPDI135_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI135_tag;

typedef union SIUL2_GPDI134_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI134_tag;

typedef union SIUL2_GPDI133_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI133_tag;

typedef union SIUL2_GPDI132_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI132_tag;

typedef union SIUL2_GPDI139_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI139_tag;

typedef union SIUL2_GPDI138_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI138_tag;

typedef union SIUL2_GPDI137_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI137_tag;

typedef union SIUL2_GPDI136_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI136_tag;

typedef union SIUL2_GPDI143_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI143_tag;

typedef union SIUL2_GPDI142_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI142_tag;

typedef union SIUL2_GPDI141_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI141_tag;

typedef union SIUL2_GPDI140_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI140_tag;

typedef union SIUL2_GPDI147_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI147_tag;

typedef union SIUL2_GPDI146_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI146_tag;

typedef union SIUL2_GPDI145_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI145_tag;

typedef union SIUL2_GPDI144_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI144_tag;

typedef union SIUL2_GPDI151_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI151_tag;

typedef union SIUL2_GPDI150_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI150_tag;

typedef union SIUL2_GPDI149_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI149_tag;

typedef union SIUL2_GPDI154_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI154_tag;

typedef union SIUL2_GPDI153_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI153_tag;

typedef union SIUL2_GPDI152_union_tag { /* SIUL2 GPIO Pad Data Input Register */
  vuint8_t R;
  struct {
    vuint8_t PDI_N:1;                  /* Pad Data In */
    vuint8_t _unused_1:7;              /* Reserved */
  } B;
} SIUL2_GPDI152_tag;

typedef union SIUL2_PGPDO1_union_tag { /* SIUL2 Parallel GPIO Pad Data Out Register */
  vuint16_t R;
  struct {
    vuint16_t PPDO0:1;                 /* Parallel Pad Data Out 0 */
    vuint16_t PPDO1:1;                 /* Parallel Pad Data Out 1 */
    vuint16_t PPDO2:1;                 /* Parallel Pad Data Out 2 */
    vuint16_t PPDO3:1;                 /* Parallel Pad Data Out 3 */
    vuint16_t PPDO4:1;                 /* Parallel Pad Data Out 4 */
    vuint16_t PPDO5:1;                 /* Parallel Pad Data Out 5 */
    vuint16_t PPDO6:1;                 /* Parallel Pad Data Out 6 */
    vuint16_t PPDO7:1;                 /* Parallel Pad Data Out 7 */
    vuint16_t _unused_8:1;             /* Reserved */
    vuint16_t _unused_9:1;             /* Reserved */
    vuint16_t PPDO10:1;                /* Parallel Pad Data Out 10 */
    vuint16_t PPDO11:1;                /* Parallel Pad Data Out 11 */
    vuint16_t PPDO12:1;                /* Parallel Pad Data Out 12 */
    vuint16_t PPDO13:1;                /* Parallel Pad Data Out 13 */
    vuint16_t PPDO14:1;                /* Parallel Pad Data Out 14 */
    vuint16_t PPDO15:1;                /* Parallel Pad Data Out 15 */
  } B;
} SIUL2_PGPDO1_tag;

typedef union SIUL2_PGPDO0_union_tag { /* SIUL2 Parallel GPIO Pad Data Out Register */
  vuint16_t R;
  struct {
    vuint16_t PPDO0:1;                 /* Parallel Pad Data Out 0 */
    vuint16_t PPDO1:1;                 /* Parallel Pad Data Out 1 */
    vuint16_t PPDO2:1;                 /* Parallel Pad Data Out 2 */
    vuint16_t PPDO3:1;                 /* Parallel Pad Data Out 3 */
    vuint16_t PPDO4:1;                 /* Parallel Pad Data Out 4 */
    vuint16_t PPDO5:1;                 /* Parallel Pad Data Out 5 */
    vuint16_t PPDO6:1;                 /* Parallel Pad Data Out 6 */
    vuint16_t PPDO7:1;                 /* Parallel Pad Data Out 7 */
    vuint16_t PPDO8:1;                 /* Parallel Pad Data Out 8 */
    vuint16_t PPDO9:1;                 /* Parallel Pad Data Out 9 */
    vuint16_t PPDO10:1;                /* Parallel Pad Data Out 10 */
    vuint16_t PPDO11:1;                /* Parallel Pad Data Out 11 */
    vuint16_t PPDO12:1;                /* Parallel Pad Data Out 12 */
    vuint16_t PPDO13:1;                /* Parallel Pad Data Out 13 */
    vuint16_t PPDO14:1;                /* Parallel Pad Data Out 14 */
    vuint16_t PPDO15:1;                /* Parallel Pad Data Out 15 */
  } B;
} SIUL2_PGPDO0_tag;

typedef union SIUL2_PGPDO3_union_tag { /* SIUL2 Parallel GPIO Pad Data Out Register */
  vuint16_t R;
  struct {
    vuint16_t _unused_0:1;             /* Reserved */
    vuint16_t PPDO1:1;                 /* Parallel Pad Data Out 1 */
    vuint16_t PPDO2:1;                 /* Parallel Pad Data Out 2 */
    vuint16_t PPDO3:1;                 /* Parallel Pad Data Out 3 */
    vuint16_t PPDO4:1;                 /* Parallel Pad Data Out 4 */
    vuint16_t PPDO5:1;                 /* Parallel Pad Data Out 5 */
    vuint16_t PPDO6:1;                 /* Parallel Pad Data Out 6 */
    vuint16_t PPDO7:1;                 /* Parallel Pad Data Out 7 */
    vuint16_t PPDO8:1;                 /* Parallel Pad Data Out 8 */
    vuint16_t PPDO9:1;                 /* Parallel Pad Data Out 9 */
    vuint16_t PPDO10:1;                /* Parallel Pad Data Out 10 */
    vuint16_t PPDO11:1;                /* Parallel Pad Data Out 11 */
    vuint16_t PPDO12:1;                /* Parallel Pad Data Out 12 */
    vuint16_t PPDO13:1;                /* Parallel Pad Data Out 13 */
    vuint16_t PPDO14:1;                /* Parallel Pad Data Out 14 */
    vuint16_t PPDO15:1;                /* Parallel Pad Data Out 15 */
  } B;
} SIUL2_PGPDO3_tag;

typedef union SIUL2_PGPDO2_union_tag { /* SIUL2 Parallel GPIO Pad Data Out Register */
  vuint16_t R;
  struct {
    vuint16_t PPDO0:1;                 /* Parallel Pad Data Out 0 */
    vuint16_t PPDO1:1;                 /* Parallel Pad Data Out 1 */
    vuint16_t PPDO2:1;                 /* Parallel Pad Data Out 2 */
    vuint16_t PPDO3:1;                 /* Parallel Pad Data Out 3 */
    vuint16_t PPDO4:1;                 /* Parallel Pad Data Out 4 */
    vuint16_t PPDO5:1;                 /* Parallel Pad Data Out 5 */
    vuint16_t PPDO6:1;                 /* Parallel Pad Data Out 6 */
    vuint16_t PPDO7:1;                 /* Parallel Pad Data Out 7 */
    vuint16_t _unused_8:1;             /* Reserved */
    vuint16_t _unused_9:1;             /* Reserved */
    vuint16_t PPDO10:1;                /* Parallel Pad Data Out 10 */
    vuint16_t PPDO11:1;                /* Parallel Pad Data Out 11 */
    vuint16_t PPDO12:1;                /* Parallel Pad Data Out 12 */
    vuint16_t PPDO13:1;                /* Parallel Pad Data Out 13 */
    vuint16_t PPDO14:1;                /* Parallel Pad Data Out 14 */
    vuint16_t PPDO15:1;                /* Parallel Pad Data Out 15 */
  } B;
} SIUL2_PGPDO2_tag;

typedef union SIUL2_PGPDO5_union_tag { /* SIUL2 Parallel GPIO Pad Data Out Register */
  vuint16_t R;
  struct {
    vuint16_t PPDO0:1;                 /* Parallel Pad Data Out 0 */
    vuint16_t PPDO1:1;                 /* Parallel Pad Data Out 1 */
    vuint16_t PPDO2:1;                 /* Parallel Pad Data Out 2 */
    vuint16_t PPDO3:1;                 /* Parallel Pad Data Out 3 */
    vuint16_t PPDO4:1;                 /* Parallel Pad Data Out 4 */
    vuint16_t PPDO5:1;                 /* Parallel Pad Data Out 5 */
    vuint16_t PPDO6:1;                 /* Parallel Pad Data Out 6 */
    vuint16_t PPDO7:1;                 /* Parallel Pad Data Out 7 */
    vuint16_t PPDO8:1;                 /* Parallel Pad Data Out 8 */
    vuint16_t _unused_9:1;             /* Reserved */
    vuint16_t PPDO10:1;                /* Parallel Pad Data Out 10 */
    vuint16_t PPDO11:1;                /* Parallel Pad Data Out 11 */
    vuint16_t PPDO12:1;                /* Parallel Pad Data Out 12 */
    vuint16_t PPDO13:1;                /* Parallel Pad Data Out 13 */
    vuint16_t PPDO14:1;                /* Parallel Pad Data Out 14 */
    vuint16_t PPDO15:1;                /* Parallel Pad Data Out 15 */
  } B;
} SIUL2_PGPDO5_tag;

typedef union SIUL2_PGPDO4_union_tag { /* SIUL2 Parallel GPIO Pad Data Out Register */
  vuint16_t R;
  struct {
    vuint16_t PPDO0:1;                 /* Parallel Pad Data Out 0 */
    vuint16_t PPDO1:1;                 /* Parallel Pad Data Out 1 */
    vuint16_t PPDO2:1;                 /* Parallel Pad Data Out 2 */
    vuint16_t PPDO3:1;                 /* Parallel Pad Data Out 3 */
    vuint16_t PPDO4:1;                 /* Parallel Pad Data Out 4 */
    vuint16_t PPDO5:1;                 /* Parallel Pad Data Out 5 */
    vuint16_t PPDO6:1;                 /* Parallel Pad Data Out 6 */
    vuint16_t PPDO7:1;                 /* Parallel Pad Data Out 7 */
    vuint16_t PPDO8:1;                 /* Parallel Pad Data Out 8 */
    vuint16_t PPDO9:1;                 /* Parallel Pad Data Out 9 */
    vuint16_t PPDO10:1;                /* Parallel Pad Data Out 10 */
    vuint16_t PPDO11:1;                /* Parallel Pad Data Out 11 */
    vuint16_t PPDO12:1;                /* Parallel Pad Data Out 12 */
    vuint16_t PPDO13:1;                /* Parallel Pad Data Out 13 */
    vuint16_t PPDO14:1;                /* Parallel Pad Data Out 14 */
    vuint16_t PPDO15:1;                /* Parallel Pad Data Out 15 */
  } B;
} SIUL2_PGPDO4_tag;

typedef union SIUL2_PGPDO7_union_tag { /* SIUL2 Parallel GPIO Pad Data Out Register */
  vuint16_t R;
  struct {
    vuint16_t PPDO0:1;                 /* Parallel Pad Data Out 0 */
    vuint16_t PPDO1:1;                 /* Parallel Pad Data Out 1 */
    vuint16_t PPDO2:1;                 /* Parallel Pad Data Out 2 */
    vuint16_t PPDO3:1;                 /* Parallel Pad Data Out 3 */
    vuint16_t PPDO4:1;                 /* Parallel Pad Data Out 4 */
    vuint16_t PPDO5:1;                 /* Parallel Pad Data Out 5 */
    vuint16_t _unused_6:1;             /* Reserved */
    vuint16_t PPDO7:1;                 /* Parallel Pad Data Out 7 */
    vuint16_t PPDO8:1;                 /* Parallel Pad Data Out 8 */
    vuint16_t PPDO9:1;                 /* Parallel Pad Data Out 9 */
    vuint16_t PPDO10:1;                /* Parallel Pad Data Out 10 */
    vuint16_t PPDO11:1;                /* Parallel Pad Data Out 11 */
    vuint16_t _unused_12:1;            /* Reserved */
    vuint16_t PPDO13:1;                /* Parallel Pad Data Out 13 */
    vuint16_t PPDO14:1;                /* Parallel Pad Data Out 14 */
    vuint16_t PPDO15:1;                /* Parallel Pad Data Out 15 */
  } B;
} SIUL2_PGPDO7_tag;

typedef union SIUL2_PGPDO6_union_tag { /* SIUL2 Parallel GPIO Pad Data Out Register */
  vuint16_t R;
  struct {
    vuint16_t PPDO0:1;                 /* Parallel Pad Data Out 0 */
    vuint16_t PPDO1:1;                 /* Parallel Pad Data Out 1 */
    vuint16_t PPDO2:1;                 /* Parallel Pad Data Out 2 */
    vuint16_t PPDO3:1;                 /* Parallel Pad Data Out 3 */
    vuint16_t PPDO4:1;                 /* Parallel Pad Data Out 4 */
    vuint16_t PPDO5:1;                 /* Parallel Pad Data Out 5 */
    vuint16_t PPDO6:1;                 /* Parallel Pad Data Out 6 */
    vuint16_t PPDO7:1;                 /* Parallel Pad Data Out 7 */
    vuint16_t PPDO8:1;                 /* Parallel Pad Data Out 8 */
    vuint16_t PPDO9:1;                 /* Parallel Pad Data Out 9 */
    vuint16_t PPDO10:1;                /* Parallel Pad Data Out 10 */
    vuint16_t PPDO11:1;                /* Parallel Pad Data Out 11 */
    vuint16_t PPDO12:1;                /* Parallel Pad Data Out 12 */
    vuint16_t PPDO13:1;                /* Parallel Pad Data Out 13 */
    vuint16_t PPDO14:1;                /* Parallel Pad Data Out 14 */
    vuint16_t PPDO15:1;                /* Parallel Pad Data Out 15 */
  } B;
} SIUL2_PGPDO6_tag;

typedef union SIUL2_PGPDO9_union_tag { /* SIUL2 Parallel GPIO Pad Data Out Register */
  vuint16_t R;
  struct {
    vuint16_t _unused_0:1;             /* Reserved */
    vuint16_t _unused_1:1;             /* Reserved */
    vuint16_t _unused_2:1;             /* Reserved */
    vuint16_t _unused_3:1;             /* Reserved */
    vuint16_t _unused_4:1;             /* Reserved */
    vuint16_t PPDO5:1;                 /* Parallel Pad Data Out 5 */
    vuint16_t PPDO6:1;                 /* Parallel Pad Data Out 6 */
    vuint16_t PPDO7:1;                 /* Parallel Pad Data Out 7 */
    vuint16_t PPDO8:1;                 /* Parallel Pad Data Out 8 */
    vuint16_t PPDO9:1;                 /* Parallel Pad Data Out 9 */
    vuint16_t PPDO10:1;                /* Parallel Pad Data Out 10 */
    vuint16_t _unused_11:1;            /* Reserved */
    vuint16_t PPDO12:1;                /* Parallel Pad Data Out 12 */
    vuint16_t PPDO13:1;                /* Parallel Pad Data Out 13 */
    vuint16_t PPDO14:1;                /* Parallel Pad Data Out 14 */
    vuint16_t PPDO15:1;                /* Parallel Pad Data Out 15 */
  } B;
} SIUL2_PGPDO9_tag;

typedef union SIUL2_PGPDO8_union_tag { /* SIUL2 Parallel GPIO Pad Data Out Register */
  vuint16_t R;
  struct {
    vuint16_t PPDO0:1;                 /* Parallel Pad Data Out 0 */
    vuint16_t PPDO1:1;                 /* Parallel Pad Data Out 1 */
    vuint16_t PPDO2:1;                 /* Parallel Pad Data Out 2 */
    vuint16_t PPDO3:1;                 /* Parallel Pad Data Out 3 */
    vuint16_t PPDO4:1;                 /* Parallel Pad Data Out 4 */
    vuint16_t PPDO5:1;                 /* Parallel Pad Data Out 5 */
    vuint16_t PPDO6:1;                 /* Parallel Pad Data Out 6 */
    vuint16_t PPDO7:1;                 /* Parallel Pad Data Out 7 */
    vuint16_t PPDO8:1;                 /* Parallel Pad Data Out 8 */
    vuint16_t PPDO9:1;                 /* Parallel Pad Data Out 9 */
    vuint16_t PPDO10:1;                /* Parallel Pad Data Out 10 */
    vuint16_t PPDO11:1;                /* Parallel Pad Data Out 11 */
    vuint16_t PPDO12:1;                /* Parallel Pad Data Out 12 */
    vuint16_t PPDO13:1;                /* Parallel Pad Data Out 13 */
    vuint16_t PPDO14:1;                /* Parallel Pad Data Out 14 */
    vuint16_t PPDO15:1;                /* Parallel Pad Data Out 15 */
  } B;
} SIUL2_PGPDO8_tag;

typedef union SIUL2_PGPDI1_union_tag { /* SIUL2 Parallel GPIO Pad Data In Register */
  vuint16_t R;
  struct {
    vuint16_t PPDI0:1;                 /* Parallel Pad Data In 0 */
    vuint16_t PPDI1:1;                 /* Parallel Pad Data In 1 */
    vuint16_t PPDI2:1;                 /* Parallel Pad Data In 2 */
    vuint16_t PPDI3:1;                 /* Parallel Pad Data In 3 */
    vuint16_t PPDI4:1;                 /* Parallel Pad Data In 4 */
    vuint16_t PPDI5:1;                 /* Parallel Pad Data In 5 */
    vuint16_t PPDI6:1;                 /* Parallel Pad Data In 6 */
    vuint16_t PPDI7:1;                 /* Parallel Pad Data In 7 */
    vuint16_t _unused_8:1;             /* Reserved */
    vuint16_t _unused_9:1;             /* Reserved */
    vuint16_t PPDI10:1;                /* Parallel Pad Data In 10 */
    vuint16_t PPDI11:1;                /* Parallel Pad Data In 11 */
    vuint16_t PPDI12:1;                /* Parallel Pad Data In 12 */
    vuint16_t PPDI13:1;                /* Parallel Pad Data In 13 */
    vuint16_t PPDI14:1;                /* Parallel Pad Data In 14 */
    vuint16_t PPDI15:1;                /* Parallel Pad Data In 15 */
  } B;
} SIUL2_PGPDI1_tag;

typedef union SIUL2_PGPDI0_union_tag { /* SIUL2 Parallel GPIO Pad Data In Register */
  vuint16_t R;
  struct {
    vuint16_t PPDI0:1;                 /* Parallel Pad Data In 0 */
    vuint16_t PPDI1:1;                 /* Parallel Pad Data In 1 */
    vuint16_t PPDI2:1;                 /* Parallel Pad Data In 2 */
    vuint16_t PPDI3:1;                 /* Parallel Pad Data In 3 */
    vuint16_t PPDI4:1;                 /* Parallel Pad Data In 4 */
    vuint16_t PPDI5:1;                 /* Parallel Pad Data In 5 */
    vuint16_t PPDI6:1;                 /* Parallel Pad Data In 6 */
    vuint16_t PPDI7:1;                 /* Parallel Pad Data In 7 */
    vuint16_t PPDI8:1;                 /* Parallel Pad Data In 8 */
    vuint16_t PPDI9:1;                 /* Parallel Pad Data In 9 */
    vuint16_t PPDI10:1;                /* Parallel Pad Data In 10 */
    vuint16_t PPDI11:1;                /* Parallel Pad Data In 11 */
    vuint16_t PPDI12:1;                /* Parallel Pad Data In 12 */
    vuint16_t PPDI13:1;                /* Parallel Pad Data In 13 */
    vuint16_t PPDI14:1;                /* Parallel Pad Data In 14 */
    vuint16_t PPDI15:1;                /* Parallel Pad Data In 15 */
  } B;
} SIUL2_PGPDI0_tag;

typedef union SIUL2_PGPDI3_union_tag { /* SIUL2 Parallel GPIO Pad Data In Register */
  vuint16_t R;
  struct {
    vuint16_t _unused_0:1;             /* Reserved */
    vuint16_t PPDI1:1;                 /* Parallel Pad Data In 1 */
    vuint16_t PPDI2:1;                 /* Parallel Pad Data In 2 */
    vuint16_t PPDI3:1;                 /* Parallel Pad Data In 3 */
    vuint16_t PPDI4:1;                 /* Parallel Pad Data In 4 */
    vuint16_t PPDI5:1;                 /* Parallel Pad Data In 5 */
    vuint16_t PPDI6:1;                 /* Parallel Pad Data In 6 */
    vuint16_t PPDI7:1;                 /* Parallel Pad Data In 7 */
    vuint16_t PPDI8:1;                 /* Parallel Pad Data In 8 */
    vuint16_t PPDI9:1;                 /* Parallel Pad Data In 9 */
    vuint16_t PPDI10:1;                /* Parallel Pad Data In 10 */
    vuint16_t PPDI11:1;                /* Parallel Pad Data In 11 */
    vuint16_t PPDI12:1;                /* Parallel Pad Data In 12 */
    vuint16_t PPDI13:1;                /* Parallel Pad Data In 13 */
    vuint16_t PPDI14:1;                /* Parallel Pad Data In 14 */
    vuint16_t PPDI15:1;                /* Parallel Pad Data In 15 */
  } B;
} SIUL2_PGPDI3_tag;

typedef union SIUL2_PGPDI2_union_tag { /* SIUL2 Parallel GPIO Pad Data In Register */
  vuint16_t R;
  struct {
    vuint16_t PPDI0:1;                 /* Parallel Pad Data In 0 */
    vuint16_t PPDI1:1;                 /* Parallel Pad Data In 1 */
    vuint16_t PPDI2:1;                 /* Parallel Pad Data In 2 */
    vuint16_t PPDI3:1;                 /* Parallel Pad Data In 3 */
    vuint16_t PPDI4:1;                 /* Parallel Pad Data In 4 */
    vuint16_t PPDI5:1;                 /* Parallel Pad Data In 5 */
    vuint16_t PPDI6:1;                 /* Parallel Pad Data In 6 */
    vuint16_t PPDI7:1;                 /* Parallel Pad Data In 7 */
    vuint16_t _unused_8:1;             /* Reserved */
    vuint16_t _unused_9:1;             /* Reserved */
    vuint16_t PPDI10:1;                /* Parallel Pad Data In 10 */
    vuint16_t PPDI11:1;                /* Parallel Pad Data In 11 */
    vuint16_t PPDI12:1;                /* Parallel Pad Data In 12 */
    vuint16_t PPDI13:1;                /* Parallel Pad Data In 13 */
    vuint16_t PPDI14:1;                /* Parallel Pad Data In 14 */
    vuint16_t PPDI15:1;                /* Parallel Pad Data In 15 */
  } B;
} SIUL2_PGPDI2_tag;

typedef union SIUL2_PGPDI5_union_tag { /* SIUL2 Parallel GPIO Pad Data In Register */
  vuint16_t R;
  struct {
    vuint16_t PPDI0:1;                 /* Parallel Pad Data In 0 */
    vuint16_t PPDI1:1;                 /* Parallel Pad Data In 1 */
    vuint16_t PPDI2:1;                 /* Parallel Pad Data In 2 */
    vuint16_t PPDI3:1;                 /* Parallel Pad Data In 3 */
    vuint16_t PPDI4:1;                 /* Parallel Pad Data In 4 */
    vuint16_t PPDI5:1;                 /* Parallel Pad Data In 5 */
    vuint16_t PPDI6:1;                 /* Parallel Pad Data In 6 */
    vuint16_t PPDI7:1;                 /* Parallel Pad Data In 7 */
    vuint16_t PPDI8:1;                 /* Parallel Pad Data In 8 */
    vuint16_t _unused_9:1;             /* Reserved */
    vuint16_t PPDI10:1;                /* Parallel Pad Data In 10 */
    vuint16_t PPDI11:1;                /* Parallel Pad Data In 11 */
    vuint16_t PPDI12:1;                /* Parallel Pad Data In 12 */
    vuint16_t PPDI13:1;                /* Parallel Pad Data In 13 */
    vuint16_t PPDI14:1;                /* Parallel Pad Data In 14 */
    vuint16_t PPDI15:1;                /* Parallel Pad Data In 15 */
  } B;
} SIUL2_PGPDI5_tag;

typedef union SIUL2_PGPDI4_union_tag { /* SIUL2 Parallel GPIO Pad Data In Register */
  vuint16_t R;
  struct {
    vuint16_t PPDI0:1;                 /* Parallel Pad Data In 0 */
    vuint16_t PPDI1:1;                 /* Parallel Pad Data In 1 */
    vuint16_t PPDI2:1;                 /* Parallel Pad Data In 2 */
    vuint16_t PPDI3:1;                 /* Parallel Pad Data In 3 */
    vuint16_t PPDI4:1;                 /* Parallel Pad Data In 4 */
    vuint16_t PPDI5:1;                 /* Parallel Pad Data In 5 */
    vuint16_t PPDI6:1;                 /* Parallel Pad Data In 6 */
    vuint16_t PPDI7:1;                 /* Parallel Pad Data In 7 */
    vuint16_t PPDI8:1;                 /* Parallel Pad Data In 8 */
    vuint16_t PPDI9:1;                 /* Parallel Pad Data In 9 */
    vuint16_t PPDI10:1;                /* Parallel Pad Data In 10 */
    vuint16_t PPDI11:1;                /* Parallel Pad Data In 11 */
    vuint16_t PPDI12:1;                /* Parallel Pad Data In 12 */
    vuint16_t PPDI13:1;                /* Parallel Pad Data In 13 */
    vuint16_t PPDI14:1;                /* Parallel Pad Data In 14 */
    vuint16_t PPDI15:1;                /* Parallel Pad Data In 15 */
  } B;
} SIUL2_PGPDI4_tag;

typedef union SIUL2_PGPDI7_union_tag { /* SIUL2 Parallel GPIO Pad Data In Register */
  vuint16_t R;
  struct {
    vuint16_t PPDI0:1;                 /* Parallel Pad Data In 0 */
    vuint16_t PPDI1:1;                 /* Parallel Pad Data In 1 */
    vuint16_t PPDI2:1;                 /* Parallel Pad Data In 2 */
    vuint16_t PPDI3:1;                 /* Parallel Pad Data In 3 */
    vuint16_t PPDI4:1;                 /* Parallel Pad Data In 4 */
    vuint16_t PPDI5:1;                 /* Parallel Pad Data In 5 */
    vuint16_t _unused_6:1;             /* Reserved */
    vuint16_t PPDI7:1;                 /* Parallel Pad Data In 7 */
    vuint16_t PPDI8:1;                 /* Parallel Pad Data In 8 */
    vuint16_t PPDI9:1;                 /* Parallel Pad Data In 9 */
    vuint16_t PPDI10:1;                /* Parallel Pad Data In 10 */
    vuint16_t PPDI11:1;                /* Parallel Pad Data In 11 */
    vuint16_t _unused_12:1;            /* Reserved */
    vuint16_t PPDI13:1;                /* Parallel Pad Data In 13 */
    vuint16_t PPDI14:1;                /* Parallel Pad Data In 14 */
    vuint16_t PPDI15:1;                /* Parallel Pad Data In 15 */
  } B;
} SIUL2_PGPDI7_tag;

typedef union SIUL2_PGPDI6_union_tag { /* SIUL2 Parallel GPIO Pad Data In Register */
  vuint16_t R;
  struct {
    vuint16_t PPDI0:1;                 /* Parallel Pad Data In 0 */
    vuint16_t PPDI1:1;                 /* Parallel Pad Data In 1 */
    vuint16_t PPDI2:1;                 /* Parallel Pad Data In 2 */
    vuint16_t PPDI3:1;                 /* Parallel Pad Data In 3 */
    vuint16_t PPDI4:1;                 /* Parallel Pad Data In 4 */
    vuint16_t PPDI5:1;                 /* Parallel Pad Data In 5 */
    vuint16_t PPDI6:1;                 /* Parallel Pad Data In 6 */
    vuint16_t PPDI7:1;                 /* Parallel Pad Data In 7 */
    vuint16_t PPDI8:1;                 /* Parallel Pad Data In 8 */
    vuint16_t PPDI9:1;                 /* Parallel Pad Data In 9 */
    vuint16_t PPDI10:1;                /* Parallel Pad Data In 10 */
    vuint16_t PPDI11:1;                /* Parallel Pad Data In 11 */
    vuint16_t PPDI12:1;                /* Parallel Pad Data In 12 */
    vuint16_t PPDI13:1;                /* Parallel Pad Data In 13 */
    vuint16_t PPDI14:1;                /* Parallel Pad Data In 14 */
    vuint16_t PPDI15:1;                /* Parallel Pad Data In 15 */
  } B;
} SIUL2_PGPDI6_tag;

typedef union SIUL2_PGPDI9_union_tag { /* SIUL2 Parallel GPIO Pad Data In Register */
  vuint16_t R;
  struct {
    vuint16_t _unused_0:1;             /* Reserved */
    vuint16_t _unused_1:1;             /* Reserved */
    vuint16_t _unused_2:1;             /* Reserved */
    vuint16_t _unused_3:1;             /* Reserved */
    vuint16_t _unused_4:1;             /* Reserved */
    vuint16_t PPDI5:1;                 /* Parallel Pad Data In 5 */
    vuint16_t PPDI6:1;                 /* Parallel Pad Data In 6 */
    vuint16_t PPDI7:1;                 /* Parallel Pad Data In 7 */
    vuint16_t PPDI8:1;                 /* Parallel Pad Data In 8 */
    vuint16_t PPDI9:1;                 /* Parallel Pad Data In 9 */
    vuint16_t PPDI10:1;                /* Parallel Pad Data In 10 */
    vuint16_t _unused_11:1;            /* Reserved */
    vuint16_t PPDI12:1;                /* Parallel Pad Data In 12 */
    vuint16_t PPDI13:1;                /* Parallel Pad Data In 13 */
    vuint16_t PPDI14:1;                /* Parallel Pad Data In 14 */
    vuint16_t PPDI15:1;                /* Parallel Pad Data In 15 */
  } B;
} SIUL2_PGPDI9_tag;

typedef union SIUL2_PGPDI8_union_tag { /* SIUL2 Parallel GPIO Pad Data In Register */
  vuint16_t R;
  struct {
    vuint16_t PPDI0:1;                 /* Parallel Pad Data In 0 */
    vuint16_t PPDI1:1;                 /* Parallel Pad Data In 1 */
    vuint16_t PPDI2:1;                 /* Parallel Pad Data In 2 */
    vuint16_t PPDI3:1;                 /* Parallel Pad Data In 3 */
    vuint16_t PPDI4:1;                 /* Parallel Pad Data In 4 */
    vuint16_t PPDI5:1;                 /* Parallel Pad Data In 5 */
    vuint16_t PPDI6:1;                 /* Parallel Pad Data In 6 */
    vuint16_t PPDI7:1;                 /* Parallel Pad Data In 7 */
    vuint16_t PPDI8:1;                 /* Parallel Pad Data In 8 */
    vuint16_t PPDI9:1;                 /* Parallel Pad Data In 9 */
    vuint16_t PPDI10:1;                /* Parallel Pad Data In 10 */
    vuint16_t PPDI11:1;                /* Parallel Pad Data In 11 */
    vuint16_t PPDI12:1;                /* Parallel Pad Data In 12 */
    vuint16_t PPDI13:1;                /* Parallel Pad Data In 13 */
    vuint16_t PPDI14:1;                /* Parallel Pad Data In 14 */
    vuint16_t PPDI15:1;                /* Parallel Pad Data In 15 */
  } B;
} SIUL2_PGPDI8_tag;

typedef union SIUL2_MPGPDO_union_tag { /* SIUL2 Masked Parallel GPIO Pad Data Out Register */
  vuint32_t R;
  struct {
    vuint32_t MPPDO0:1;                /* Masked Parallel Pad Data Out 0 */
    vuint32_t MPPDO1:1;                /* Masked Parallel Pad Data Out 1 */
    vuint32_t MPPDO2:1;                /* Masked Parallel Pad Data Out 2 */
    vuint32_t MPPDO3:1;                /* Masked Parallel Pad Data Out 3 */
    vuint32_t MPPDO4:1;                /* Masked Parallel Pad Data Out 4 */
    vuint32_t MPPDO5:1;                /* Masked Parallel Pad Data Out 5 */
    vuint32_t MPPDO6:1;                /* Masked Parallel Pad Data Out 6 */
    vuint32_t MPPDO7:1;                /* Masked Parallel Pad Data Out 7 */
    vuint32_t MPPDO8:1;                /* Masked Parallel Pad Data Out 8 */
    vuint32_t MPPDO9:1;                /* Masked Parallel Pad Data Out 9 */
    vuint32_t MPPDO10:1;               /* Masked Parallel Pad Data Out 10 */
    vuint32_t MPPDO11:1;               /* Masked Parallel Pad Data Out 11 */
    vuint32_t MPPDO12:1;               /* Masked Parallel Pad Data Out 12 */
    vuint32_t MPPDO13:1;               /* Masked Parallel Pad Data Out 13 */
    vuint32_t MPPDO14:1;               /* Masked Parallel Pad Data Out 14 */
    vuint32_t MPPDO15:1;               /* Masked Parallel Pad Data Out 15 */
    vuint32_t MASK0:1;                 /* Mask Field 0 */
    vuint32_t MASK1:1;                 /* Mask Field 1 */
    vuint32_t MASK2:1;                 /* Mask Field 2 */
    vuint32_t MASK3:1;                 /* Mask Field 3 */
    vuint32_t MASK4:1;                 /* Mask Field 4 */
    vuint32_t MASK5:1;                 /* Mask Field 5 */
    vuint32_t MASK6:1;                 /* Mask Field 6 */
    vuint32_t MASK7:1;                 /* Mask Field 7 */
    vuint32_t MASK8:1;                 /* Mask Field 8 */
    vuint32_t MASK9:1;                 /* Mask Field 9 */
    vuint32_t MASK10:1;                /* Mask Field 10 */
    vuint32_t MASK11:1;                /* Mask Field 11 */
    vuint32_t MASK12:1;                /* Mask Field 12 */
    vuint32_t MASK13:1;                /* Mask Field 13 */
    vuint32_t MASK14:1;                /* Mask Field 14 */
    vuint32_t MASK15:1;                /* Mask Field 15 */
  } B;
} SIUL2_MPGPDO_tag;

struct SIUL2_tag {
  uint8_t SIUL2_reserved0[4];
  SIUL2_MIDR1_tag MIDR1;               /* SIUL2 MCU ID Register #1 */
  SIUL2_MIDR2_tag MIDR2;               /* SIUL2 MCU ID Register #2 */
  uint8_t SIUL2_reserved1[4];
  SIUL2_DISR0_tag DISR0;               /* SIUL2 DMA/Interrupt Status Flag Register0 */
  uint8_t SIUL2_reserved2[4];
  SIUL2_DIRER0_tag DIRER0;             /* SIUL2 DMA/Interrupt Request Enable Register0 */
  uint8_t SIUL2_reserved3[4];
  SIUL2_DIRSR0_tag DIRSR0;             /* SIUL2 DMA/Interrupt Request Select Register0 */
  uint8_t SIUL2_reserved4[4];
  SIUL2_IREER0_tag IREER0;             /* SIUL2 Interrupt Rising-Edge Event Enable Register 0 */
  uint8_t SIUL2_reserved5[4];
  SIUL2_IFEER0_tag IFEER0;             /* SIUL2 Interrupt Falling-Edge Event Enable Register 0 */
  uint8_t SIUL2_reserved6[4];
  SIUL2_IFER0_tag IFER0;               /* SIUL2 Interrupt Filter Enable Register 0 */
  uint8_t SIUL2_reserved7[4];
  SIUL2_IFMCR_tag IFMCR[32];           /* SIUL2 Interrupt Filter Maximum Counter Register */
  SIUL2_IFCPR_tag IFCPR;               /* SIUL2 Interrupt Filter Clock Prescaler Register */
  uint8_t SIUL2_reserved8[60];
  SIUL2_UDR1_tag UDR1;                 /* SIUL2 User Defined Register */
  SIUL2_UDR0_tag UDR0;                 /* SIUL2 User Defined Register */
  SIUL2_UDR3_tag UDR3;                 /* SIUL2 User Defined Register */
  SIUL2_UDR2_tag UDR2;                 /* SIUL2 User Defined Register */
  SIUL2_UDR5_tag UDR5;                 /* SIUL2 User Defined Register */
  SIUL2_UDR4_tag UDR4;                 /* SIUL2 User Defined Register */
  SIUL2_UDR7_tag UDR7;                 /* SIUL2 User Defined Register */
  SIUL2_UDR6_tag UDR6;                 /* SIUL2 User Defined Register */
  uint8_t SIUL2_reserved9[240];
  SIUL2_MIDR3_tag MIDR3;               /* SIUL2 MCU ID Register #3 */
  SIUL2_MIDR4_tag MIDR4;               /* SIUL2 MCU ID Register #4 */
  uint8_t SIUL2_reserved10[56];
  SIUL2_MSCR_tag MSCR[155];            /* SIUL2 Multiplexed Signal Configuration Register; Valid array indices: 0-21, 24-37, 40-62, 64-85, 87-114, 116-120, 122-147, 149-154 */
  uint8_t SIUL2_reserved11[1428];
  SIUL2_IMCR_tag IMCR[409];            /* SIUL2 Input Multiplexed Signal Configuration Register; Valid array indices: 0-5, 16-71, 80-103, 148-149, 152-194, 211-254, 343-372, 379-385, 399-408 */
  uint8_t SIUL2_reserved12[604];
  SIUL2_GPDO3_tag GPDO3;               /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO2_tag GPDO2;               /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO1_tag GPDO1;               /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO0_tag GPDO0;               /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO7_tag GPDO7;               /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO6_tag GPDO6;               /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO5_tag GPDO5;               /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO4_tag GPDO4;               /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO11_tag GPDO11;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO10_tag GPDO10;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO9_tag GPDO9;               /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO8_tag GPDO8;               /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO15_tag GPDO15;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO14_tag GPDO14;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO13_tag GPDO13;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO12_tag GPDO12;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO19_tag GPDO19;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO18_tag GPDO18;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO17_tag GPDO17;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO16_tag GPDO16;             /* SIUL2 GPIO Pad Data Output Register */
  uint8_t SIUL2_reserved13[2];
  SIUL2_GPDO21_tag GPDO21;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO20_tag GPDO20;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO27_tag GPDO27;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO26_tag GPDO26;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO25_tag GPDO25;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO24_tag GPDO24;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO31_tag GPDO31;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO30_tag GPDO30;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO29_tag GPDO29;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO28_tag GPDO28;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO35_tag GPDO35;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO34_tag GPDO34;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO33_tag GPDO33;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO32_tag GPDO32;             /* SIUL2 GPIO Pad Data Output Register */
  uint8_t SIUL2_reserved14[2];
  SIUL2_GPDO37_tag GPDO37;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO36_tag GPDO36;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO43_tag GPDO43;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO42_tag GPDO42;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO41_tag GPDO41;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO40_tag GPDO40;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO47_tag GPDO47;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO46_tag GPDO46;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO45_tag GPDO45;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO44_tag GPDO44;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO51_tag GPDO51;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO50_tag GPDO50;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO49_tag GPDO49;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO48_tag GPDO48;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO55_tag GPDO55;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO54_tag GPDO54;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO53_tag GPDO53;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO52_tag GPDO52;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO59_tag GPDO59;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO58_tag GPDO58;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO57_tag GPDO57;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO56_tag GPDO56;             /* SIUL2 GPIO Pad Data Output Register */
  uint8_t SIUL2_reserved15[1];
  SIUL2_GPDO62_tag GPDO62;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO61_tag GPDO61;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO60_tag GPDO60;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO67_tag GPDO67;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO66_tag GPDO66;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO65_tag GPDO65;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO64_tag GPDO64;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO71_tag GPDO71;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO70_tag GPDO70;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO69_tag GPDO69;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO68_tag GPDO68;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO75_tag GPDO75;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO74_tag GPDO74;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO73_tag GPDO73;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO72_tag GPDO72;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO79_tag GPDO79;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO78_tag GPDO78;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO77_tag GPDO77;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO76_tag GPDO76;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO83_tag GPDO83;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO82_tag GPDO82;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO81_tag GPDO81;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO80_tag GPDO80;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO87_tag GPDO87;             /* SIUL2 GPIO Pad Data Output Register */
  uint8_t SIUL2_reserved16[1];
  SIUL2_GPDO85_tag GPDO85;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO84_tag GPDO84;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO91_tag GPDO91;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO90_tag GPDO90;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO89_tag GPDO89;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO88_tag GPDO88;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO95_tag GPDO95;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO94_tag GPDO94;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO93_tag GPDO93;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO92_tag GPDO92;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO99_tag GPDO99;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO98_tag GPDO98;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO97_tag GPDO97;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO96_tag GPDO96;             /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO103_tag GPDO103;           /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO102_tag GPDO102;           /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO101_tag GPDO101;           /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO100_tag GPDO100;           /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO107_tag GPDO107;           /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO106_tag GPDO106;           /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO105_tag GPDO105;           /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO104_tag GPDO104;           /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO111_tag GPDO111;           /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO110_tag GPDO110;           /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO109_tag GPDO109;           /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO108_tag GPDO108;           /* SIUL2 GPIO Pad Data Output Register */
  uint8_t SIUL2_reserved17[1];
  SIUL2_GPDO114_tag GPDO114;           /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO113_tag GPDO113;           /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO112_tag GPDO112;           /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO119_tag GPDO119;           /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO118_tag GPDO118;           /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO117_tag GPDO117;           /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO116_tag GPDO116;           /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO123_tag GPDO123;           /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO122_tag GPDO122;           /* SIUL2 GPIO Pad Data Output Register */
  uint8_t SIUL2_reserved18[1];
  SIUL2_GPDO120_tag GPDO120;           /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO127_tag GPDO127;           /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO126_tag GPDO126;           /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO125_tag GPDO125;           /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO124_tag GPDO124;           /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO131_tag GPDO131;           /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO130_tag GPDO130;           /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO129_tag GPDO129;           /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO128_tag GPDO128;           /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO135_tag GPDO135;           /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO134_tag GPDO134;           /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO133_tag GPDO133;           /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO132_tag GPDO132;           /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO139_tag GPDO139;           /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO138_tag GPDO138;           /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO137_tag GPDO137;           /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO136_tag GPDO136;           /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO143_tag GPDO143;           /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO142_tag GPDO142;           /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO141_tag GPDO141;           /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO140_tag GPDO140;           /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO147_tag GPDO147;           /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO146_tag GPDO146;           /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO145_tag GPDO145;           /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO144_tag GPDO144;           /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO151_tag GPDO151;           /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO150_tag GPDO150;           /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO149_tag GPDO149;           /* SIUL2 GPIO Pad Data Output Register */
  uint8_t SIUL2_reserved19[2];
  SIUL2_GPDO154_tag GPDO154;           /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO153_tag GPDO153;           /* SIUL2 GPIO Pad Data Output Register */
  SIUL2_GPDO152_tag GPDO152;           /* SIUL2 GPIO Pad Data Output Register */
  uint8_t SIUL2_reserved20[356];
  SIUL2_GPDI3_tag GPDI3;               /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI2_tag GPDI2;               /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI1_tag GPDI1;               /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI0_tag GPDI0;               /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI7_tag GPDI7;               /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI6_tag GPDI6;               /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI5_tag GPDI5;               /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI4_tag GPDI4;               /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI11_tag GPDI11;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI10_tag GPDI10;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI9_tag GPDI9;               /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI8_tag GPDI8;               /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI15_tag GPDI15;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI14_tag GPDI14;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI13_tag GPDI13;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI12_tag GPDI12;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI19_tag GPDI19;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI18_tag GPDI18;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI17_tag GPDI17;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI16_tag GPDI16;             /* SIUL2 GPIO Pad Data Input Register */
  uint8_t SIUL2_reserved21[2];
  SIUL2_GPDI21_tag GPDI21;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI20_tag GPDI20;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI27_tag GPDI27;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI26_tag GPDI26;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI25_tag GPDI25;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI24_tag GPDI24;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI31_tag GPDI31;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI30_tag GPDI30;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI29_tag GPDI29;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI28_tag GPDI28;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI35_tag GPDI35;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI34_tag GPDI34;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI33_tag GPDI33;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI32_tag GPDI32;             /* SIUL2 GPIO Pad Data Input Register */
  uint8_t SIUL2_reserved22[2];
  SIUL2_GPDI37_tag GPDI37;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI36_tag GPDI36;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI43_tag GPDI43;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI42_tag GPDI42;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI41_tag GPDI41;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI40_tag GPDI40;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI47_tag GPDI47;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI46_tag GPDI46;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI45_tag GPDI45;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI44_tag GPDI44;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI51_tag GPDI51;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI50_tag GPDI50;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI49_tag GPDI49;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI48_tag GPDI48;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI55_tag GPDI55;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI54_tag GPDI54;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI53_tag GPDI53;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI52_tag GPDI52;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI59_tag GPDI59;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI58_tag GPDI58;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI57_tag GPDI57;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI56_tag GPDI56;             /* SIUL2 GPIO Pad Data Input Register */
  uint8_t SIUL2_reserved23[1];
  SIUL2_GPDI62_tag GPDI62;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI61_tag GPDI61;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI60_tag GPDI60;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI67_tag GPDI67;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI66_tag GPDI66;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI65_tag GPDI65;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI64_tag GPDI64;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI71_tag GPDI71;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI70_tag GPDI70;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI69_tag GPDI69;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI68_tag GPDI68;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI75_tag GPDI75;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI74_tag GPDI74;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI73_tag GPDI73;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI72_tag GPDI72;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI79_tag GPDI79;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI78_tag GPDI78;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI77_tag GPDI77;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI76_tag GPDI76;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI83_tag GPDI83;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI82_tag GPDI82;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI81_tag GPDI81;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI80_tag GPDI80;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI87_tag GPDI87;             /* SIUL2 GPIO Pad Data Input Register */
  uint8_t SIUL2_reserved24[1];
  SIUL2_GPDI85_tag GPDI85;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI84_tag GPDI84;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI91_tag GPDI91;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI90_tag GPDI90;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI89_tag GPDI89;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI88_tag GPDI88;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI95_tag GPDI95;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI94_tag GPDI94;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI93_tag GPDI93;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI92_tag GPDI92;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI99_tag GPDI99;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI98_tag GPDI98;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI97_tag GPDI97;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI96_tag GPDI96;             /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI103_tag GPDI103;           /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI102_tag GPDI102;           /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI101_tag GPDI101;           /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI100_tag GPDI100;           /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI107_tag GPDI107;           /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI106_tag GPDI106;           /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI105_tag GPDI105;           /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI104_tag GPDI104;           /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI111_tag GPDI111;           /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI110_tag GPDI110;           /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI109_tag GPDI109;           /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI108_tag GPDI108;           /* SIUL2 GPIO Pad Data Input Register */
  uint8_t SIUL2_reserved25[1];
  SIUL2_GPDI114_tag GPDI114;           /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI113_tag GPDI113;           /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI112_tag GPDI112;           /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI119_tag GPDI119;           /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI118_tag GPDI118;           /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI117_tag GPDI117;           /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI116_tag GPDI116;           /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI123_tag GPDI123;           /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI122_tag GPDI122;           /* SIUL2 GPIO Pad Data Input Register */
  uint8_t SIUL2_reserved26[1];
  SIUL2_GPDI120_tag GPDI120;           /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI127_tag GPDI127;           /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI126_tag GPDI126;           /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI125_tag GPDI125;           /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI124_tag GPDI124;           /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI131_tag GPDI131;           /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI130_tag GPDI130;           /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI129_tag GPDI129;           /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI128_tag GPDI128;           /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI135_tag GPDI135;           /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI134_tag GPDI134;           /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI133_tag GPDI133;           /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI132_tag GPDI132;           /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI139_tag GPDI139;           /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI138_tag GPDI138;           /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI137_tag GPDI137;           /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI136_tag GPDI136;           /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI143_tag GPDI143;           /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI142_tag GPDI142;           /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI141_tag GPDI141;           /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI140_tag GPDI140;           /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI147_tag GPDI147;           /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI146_tag GPDI146;           /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI145_tag GPDI145;           /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI144_tag GPDI144;           /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI151_tag GPDI151;           /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI150_tag GPDI150;           /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI149_tag GPDI149;           /* SIUL2 GPIO Pad Data Input Register */
  uint8_t SIUL2_reserved27[2];
  SIUL2_GPDI154_tag GPDI154;           /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI153_tag GPDI153;           /* SIUL2 GPIO Pad Data Input Register */
  SIUL2_GPDI152_tag GPDI152;           /* SIUL2 GPIO Pad Data Input Register */
  uint8_t SIUL2_reserved28[356];
  SIUL2_PGPDO1_tag PGPDO1;             /* SIUL2 Parallel GPIO Pad Data Out Register */
  SIUL2_PGPDO0_tag PGPDO0;             /* SIUL2 Parallel GPIO Pad Data Out Register */
  SIUL2_PGPDO3_tag PGPDO3;             /* SIUL2 Parallel GPIO Pad Data Out Register */
  SIUL2_PGPDO2_tag PGPDO2;             /* SIUL2 Parallel GPIO Pad Data Out Register */
  SIUL2_PGPDO5_tag PGPDO5;             /* SIUL2 Parallel GPIO Pad Data Out Register */
  SIUL2_PGPDO4_tag PGPDO4;             /* SIUL2 Parallel GPIO Pad Data Out Register */
  SIUL2_PGPDO7_tag PGPDO7;             /* SIUL2 Parallel GPIO Pad Data Out Register */
  SIUL2_PGPDO6_tag PGPDO6;             /* SIUL2 Parallel GPIO Pad Data Out Register */
  SIUL2_PGPDO9_tag PGPDO9;             /* SIUL2 Parallel GPIO Pad Data Out Register */
  SIUL2_PGPDO8_tag PGPDO8;             /* SIUL2 Parallel GPIO Pad Data Out Register */
  uint8_t SIUL2_reserved29[44];
  SIUL2_PGPDI1_tag PGPDI1;             /* SIUL2 Parallel GPIO Pad Data In Register */
  SIUL2_PGPDI0_tag PGPDI0;             /* SIUL2 Parallel GPIO Pad Data In Register */
  SIUL2_PGPDI3_tag PGPDI3;             /* SIUL2 Parallel GPIO Pad Data In Register */
  SIUL2_PGPDI2_tag PGPDI2;             /* SIUL2 Parallel GPIO Pad Data In Register */
  SIUL2_PGPDI5_tag PGPDI5;             /* SIUL2 Parallel GPIO Pad Data In Register */
  SIUL2_PGPDI4_tag PGPDI4;             /* SIUL2 Parallel GPIO Pad Data In Register */
  SIUL2_PGPDI7_tag PGPDI7;             /* SIUL2 Parallel GPIO Pad Data In Register */
  SIUL2_PGPDI6_tag PGPDI6;             /* SIUL2 Parallel GPIO Pad Data In Register */
  SIUL2_PGPDI9_tag PGPDI9;             /* SIUL2 Parallel GPIO Pad Data In Register */
  SIUL2_PGPDI8_tag PGPDI8;             /* SIUL2 Parallel GPIO Pad Data In Register */
  uint8_t SIUL2_reserved30[44];
  SIUL2_MPGPDO_tag MPGPDO[10];         /* SIUL2 Masked Parallel GPIO Pad Data Out Register */
};


/* ============================================================================
   =============================== Module: STCU ===============================
   ============================================================================ */

typedef union STCU_RUNSW_union_tag {   /* STCU2 Run Software */
  vuint32_t R;
  struct {
    vuint32_t RUNSW:1;
    vuint32_t _unused_1:1;             /* Reserved */
    vuint32_t _unused_2:6;             /* Reserved */
    vuint32_t LBSWPLLEN:1;
    vuint32_t MBSWPLLEN:1;
    vuint32_t _unused_10:1;            /* Reserved */
    vuint32_t _unused_11:1;            /* Reserved */
    vuint32_t _unused_12:20;           /* Reserved */
  } B;
} STCU_RUNSW_tag;

typedef union STCU_SKC_union_tag {     /* STCU2 SK Code */
  vuint32_t R;
  struct {
    vuint32_t SKC:32;                  /* STCU2 SK Code */
  } B;
} STCU_SKC_tag;

typedef union STCU_CFG_union_tag {     /* STCU2 Configuration */
  vuint32_t R;
  struct {
    vuint32_t CLK_CFG:3;
    vuint32_t _unused_3:1;             /* Reserved */
    vuint32_t _unused_4:1;             /* Reserved */
    vuint32_t _unused_5:1;             /* Reserved */
    vuint32_t _unused_6:2;             /* Reserved */
    vuint32_t WRP:1;
    vuint32_t _unused_9:4;             /* Reserved */
    vuint32_t LB_DELAY:8;
    vuint32_t PTR:10;
    vuint32_t _unused_31:1;            /* Reserved */
  } B;
} STCU_CFG_tag;

typedef union STCU_WDG_union_tag {     /* STCU2 Watchdog Granularity */
  vuint32_t R;
  struct {
    vuint32_t WDGEOC:32;
  } B;
} STCU_WDG_tag;

typedef union STCU_ERR_STAT_union_tag { /* STCU2 Error */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:5;             /* Reserved */
    vuint32_t _unused_5:3;             /* Reserved */
    vuint32_t RFSF:1;
    vuint32_t UFSF:1;
    vuint32_t _unused_10:6;            /* Reserved */
    vuint32_t INVPSW:1;
    vuint32_t ENGESW:1;
    vuint32_t _unused_18:1;            /* Reserved */
    vuint32_t WDTOSW:1;
    vuint32_t LOCKESW:1;
    vuint32_t _unused_21:3;            /* Reserved */
    vuint32_t _unused_24:1;            /* Reserved */
    vuint32_t _unused_25:1;            /* Reserved */
    vuint32_t _unused_26:6;            /* Reserved */
  } B;
} STCU_ERR_STAT_tag;

typedef union STCU_ERR_FM_union_tag {  /* STCU2 Error FM */
  vuint32_t R;
  struct {
    vuint32_t INVPUFM:1;
    vuint32_t ENGEUFM:1;
    vuint32_t _unused_2:1;             /* Reserved */
    vuint32_t WDTOUFM:1;
    vuint32_t LOCKEUFM:1;
    vuint32_t _unused_5:27;            /* Reserved */
  } B;
} STCU_ERR_FM_tag;

typedef union STCU_LBSSW0_union_tag {  /* STCU2 Online LBIST Status */
  vuint32_t R;
  struct {
    vuint32_t LBSSW0:1;                /* LBSSW0 */
    vuint32_t _unused_1:31;            /* Reserved */
  } B;
} STCU_LBSSW0_tag;

typedef union STCU_LBESW0_union_tag {  /* STCU2 Online LBIST End Flag */
  vuint32_t R;
  struct {
    vuint32_t LBESW0:1;                /* LBESW */
    vuint32_t _unused_1:31;            /* Reserved */
  } B;
} STCU_LBESW0_tag;

typedef union STCU_LBRMSW0_union_tag { /* STCU2 Online LBIST Reset Management */
  vuint32_t R;
  struct {
    vuint32_t LBRMSW0:1;               /* LBRMSW */
    vuint32_t _unused_1:31;            /* Reserved */
  } B;
} STCU_LBRMSW0_tag;

typedef union STCU_LBUFM0_union_tag {  /* STCU2 Online LBIST Unrecoverable FM */
  vuint32_t R;
  struct {
    vuint32_t LBUFM0:1;
    vuint32_t _unused_1:31;            /* Reserved */
  } B;
} STCU_LBUFM0_tag;

typedef union STCU_MBSSW0_union_tag {  /* STCU2 Online MBIST Status */
  vuint32_t R;
  struct {
    vuint32_t MBSSW0:1;                /* MBSSW */
    vuint32_t MBSSW1:1;                /* MBSSW */
    vuint32_t MBSSW2:1;                /* MBSSW */
    vuint32_t MBSSW3:1;                /* MBSSW */
    vuint32_t MBSSW4:1;                /* MBSSW */
    vuint32_t MBSSW5:1;                /* MBSSW */
    vuint32_t MBSSW6:1;                /* MBSSW */
    vuint32_t MBSSW7:1;                /* MBSSW */
    vuint32_t MBSSW8:1;                /* MBSSW */
    vuint32_t MBSSW9:1;                /* MBSSW */
    vuint32_t MBSSW10:1;               /* MBSSW */
    vuint32_t MBSSW11:1;               /* MBSSW */
    vuint32_t _unused_12:20;           /* Reserved */
  } B;
} STCU_MBSSW0_tag;

typedef union STCU_MBESW0_union_tag {  /* STCU2 Online MBIST End Flag */
  vuint32_t R;
  struct {
    vuint32_t MBESW0:1;
    vuint32_t MBESW1:1;
    vuint32_t MBESW2:1;
    vuint32_t MBESW3:1;
    vuint32_t MBESW4:1;
    vuint32_t MBESW5:1;
    vuint32_t MBESW6:1;
    vuint32_t MBESW7:1;
    vuint32_t MBESW8:1;
    vuint32_t MBESW9:1;
    vuint32_t MBESW10:1;
    vuint32_t MBESW11:1;
    vuint32_t _unused_12:20;           /* Reserved */
  } B;
} STCU_MBESW0_tag;

typedef union STCU_MBUFM0_union_tag {  /* STCU2 MBIST Unrecoverable FM */
  vuint32_t R;
  struct {
    vuint32_t MBUFM0:1;                /* MBESW */
    vuint32_t MBUFM1:1;                /* MBESW */
    vuint32_t MBUFM2:1;                /* MBESW */
    vuint32_t MBUFM3:1;                /* MBESW */
    vuint32_t MBUFM4:1;                /* MBESW */
    vuint32_t MBUFM5:1;                /* MBESW */
    vuint32_t MBUFM6:1;                /* MBESW */
    vuint32_t MBUFM7:1;                /* MBESW */
    vuint32_t MBUFM8:1;                /* MBESW */
    vuint32_t MBUFM9:1;                /* MBESW */
    vuint32_t MBUFM10:1;               /* MBESW */
    vuint32_t MBUFM11:1;               /* MBESW */
    vuint32_t _unused_12:20;           /* Reserved */
  } B;
} STCU_MBUFM0_tag;

typedef union STCU_LB_CTRL_union_tag { /* STCU2 LBIST Control */
  vuint32_t R;
  struct {
    vuint32_t CWS:6;
    vuint32_t _unused_6:1;             /* Reserved */
    vuint32_t _unused_7:1;             /* Reserved */
    vuint32_t SCEN_ON:4;
    vuint32_t SCEN_OFF:4;
    vuint32_t SHS:3;
    vuint32_t _unused_19:1;            /* Reserved */
    vuint32_t _unused_20:1;            /* Reserved */
    vuint32_t PTR:10;
    vuint32_t CSM:1;
  } B;
} STCU_LB_CTRL_tag;

typedef union STCU_LB_PCS_union_tag {  /* STCU2 LBIST PC Stop */
  vuint32_t R;
  struct {
    vuint32_t PCS:26;                  /* PCS */
    vuint32_t _unused_26:6;            /* Reserved */
  } B;
} STCU_LB_PCS_tag;

typedef union STCU_LB_MISRELSW_union_tag { /* STCU2 Online LBIST MISR Expected Low */
  vuint32_t R;
  struct {
    vuint32_t MISRESWX:32;
  } B;
} STCU_LB_MISRELSW_tag;

typedef union STCU_LB_MISREHSW_union_tag { /* STCU2 Online LBIST MISR Expected High */
  vuint32_t R;
  struct {
    vuint32_t MISRESWX:32;
  } B;
} STCU_LB_MISREHSW_tag;

typedef union STCU_LB_MISRRLSW_union_tag { /* STCU2 Online LBIST MISR Read Low */
  vuint32_t R;
  struct {
    vuint32_t MISRRSWX:32;             /* MISRRSWx */
  } B;
} STCU_LB_MISRRLSW_tag;

typedef union STCU_LB_MISRRHSW_union_tag { /* STCU2 Online LBIST MISR Read High */
  vuint32_t R;
  struct {
    vuint32_t MISRRSWX:32;             /* MISRRSWx */
  } B;
} STCU_LB_MISRRHSW_tag;

typedef struct STCU_LB_struct_tag {
  STCU_LB_CTRL_tag CTRL;               /* STCU2 LBIST Control */
  STCU_LB_PCS_tag PCS;                 /* STCU2 LBIST PC Stop */
  uint8_t LB_reserved0[24];
  STCU_LB_MISRELSW_tag MISRELSW;       /* STCU2 Online LBIST MISR Expected Low */
  STCU_LB_MISREHSW_tag MISREHSW;       /* STCU2 Online LBIST MISR Expected High */
  STCU_LB_MISRRLSW_tag MISRRLSW;       /* STCU2 Online LBIST MISR Read Low */
  STCU_LB_MISRRHSW_tag MISRRHSW;       /* STCU2 Online LBIST MISR Read High */
} STCU_LB_tag;

typedef union STCU_ALGOSEL_union_tag { /* STCU2 Algorithm Select */
  vuint32_t R;
  struct {
    vuint32_t ALGOSEL0:1;              /* Algorithm Select */
    vuint32_t ALGOSEL1:1;              /* Algorithm Select */
    vuint32_t ALGOSEL2:1;              /* Algorithm Select */
    vuint32_t ALGOSEL3:1;              /* Algorithm Select */
    vuint32_t ALGOSEL4:1;              /* Algorithm Select */
    vuint32_t ALGOSEL5:1;              /* Algorithm Select */
    vuint32_t ALGOSEL6:1;              /* Algorithm Select */
    vuint32_t ALGOSEL7:1;              /* Algorithm Select */
    vuint32_t ALGOSEL8:1;              /* Algorithm Select */
    vuint32_t ALGOSEL9:1;              /* Algorithm Select */
    vuint32_t ALGOSEL10:1;             /* Algorithm Select */
    vuint32_t ALGOSEL11:1;             /* Algorithm Select */
    vuint32_t ALGOSEL12:1;             /* Algorithm Select */
    vuint32_t ALGOSEL13:1;             /* Algorithm Select */
    vuint32_t ALGOSEL14:1;             /* Algorithm Select */
    vuint32_t ALGOSEL15:1;             /* Algorithm Select */
    vuint32_t ALGOSEL16:1;             /* Algorithm Select */
    vuint32_t ALGOSEL17:1;             /* Algorithm Select */
    vuint32_t ALGOSEL18:1;             /* Algorithm Select */
    vuint32_t ALGOSEL19:1;             /* Algorithm Select */
    vuint32_t ALGOSEL20:1;             /* Algorithm Select */
    vuint32_t ALGOSEL21:1;             /* Algorithm Select */
    vuint32_t ALGOSEL22:1;             /* Algorithm Select */
    vuint32_t ALGOSEL23:1;             /* Algorithm Select */
    vuint32_t ALGOSEL24:1;             /* Algorithm Select */
    vuint32_t ALGOSEL25:1;             /* Algorithm Select */
    vuint32_t ALGOSEL26:1;             /* Algorithm Select */
    vuint32_t ALGOSEL27:1;             /* Algorithm Select */
    vuint32_t ALGOSEL28:1;             /* Algorithm Select */
    vuint32_t ALGOSEL29:1;             /* Algorithm Select */
    vuint32_t ALGOSEL30:1;             /* Algorithm Select */
    vuint32_t ALGOSEL31:1;             /* Algorithm Select */
  } B;
} STCU_ALGOSEL_tag;

typedef union STCU_STGGR_union_tag {   /* STCU2 MBIST Stagger */
  vuint32_t R;
  struct {
    vuint32_t STAG:32;                 /* STAG */
  } B;
} STCU_STGGR_tag;

typedef union STCU_BSTART_union_tag {  /* STCU2 BIST Start */
  vuint32_t R;
  struct {
    vuint32_t BSTART0:1;               /* BIST Start */
    vuint32_t BSTART1:1;               /* BIST Start */
    vuint32_t BSTART2:1;               /* BIST Start */
    vuint32_t BSTART3:1;               /* BIST Start */
    vuint32_t BSTART4:1;               /* BIST Start */
    vuint32_t BSTART5:1;               /* BIST Start */
    vuint32_t BSTART6:1;               /* BIST Start */
    vuint32_t BSTART7:1;               /* BIST Start */
    vuint32_t BSTART8:1;               /* BIST Start */
    vuint32_t BSTART9:1;               /* BIST Start */
    vuint32_t BSTART10:1;              /* BIST Start */
    vuint32_t BSTART11:1;              /* BIST Start */
    vuint32_t BSTART12:1;              /* BIST Start */
    vuint32_t BSTART13:1;              /* BIST Start */
    vuint32_t BSTART14:1;              /* BIST Start */
    vuint32_t BSTART15:1;              /* BIST Start */
    vuint32_t BSTART16:1;              /* BIST Start */
    vuint32_t BSTART17:1;              /* BIST Start */
    vuint32_t BSTART18:1;              /* BIST Start */
    vuint32_t BSTART19:1;              /* BIST Start */
    vuint32_t BSTART20:1;              /* BIST Start */
    vuint32_t BSTART21:1;              /* BIST Start */
    vuint32_t BSTART22:1;              /* BIST Start */
    vuint32_t BSTART23:1;              /* BIST Start */
    vuint32_t BSTART24:1;              /* BIST Start */
    vuint32_t BSTART25:1;              /* BIST Start */
    vuint32_t BSTART26:1;              /* BIST Start */
    vuint32_t BSTART27:1;              /* BIST Start */
    vuint32_t BSTART28:1;              /* BIST Start */
    vuint32_t BSTART29:1;              /* BIST Start */
    vuint32_t BSTART30:1;              /* BIST Start */
    vuint32_t BSTART31:1;              /* BIST Start */
  } B;
} STCU_BSTART_tag;

typedef union STCU_MB_CTRL_union_tag { /* STCU2 MBIST Control */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:20;            /* Reserved */
    vuint32_t BSEL:1;                  /* BSEL */
    vuint32_t PTR:10;                  /* PTR */
    vuint32_t CSM:1;                   /* CSM */
  } B;
} STCU_MB_CTRL_tag;

struct STCU_tag {
  uint8_t STCU_reserved0[4];
  STCU_RUNSW_tag RUNSW;                /* STCU2 Run Software */
  STCU_SKC_tag SKC;                    /* STCU2 SK Code */
  STCU_CFG_tag CFG;                    /* STCU2 Configuration */
  uint8_t STCU_reserved1[4];
  STCU_WDG_tag WDG;                    /* STCU2 Watchdog Granularity */
  uint8_t STCU_reserved2[12];
  STCU_ERR_STAT_tag ERR_STAT;          /* STCU2 Error */
  STCU_ERR_FM_tag ERR_FM;              /* STCU2 Error FM */
  uint8_t STCU_reserved3[32];
  STCU_LBSSW0_tag LBSSW0;              /* STCU2 Online LBIST Status */
  uint8_t STCU_reserved4[12];
  STCU_LBESW0_tag LBESW0;              /* STCU2 Online LBIST End Flag */
  uint8_t STCU_reserved5[12];
  STCU_LBRMSW0_tag LBRMSW0;            /* STCU2 Online LBIST Reset Management */
  uint8_t STCU_reserved6[12];
  STCU_LBUFM0_tag LBUFM0;              /* STCU2 Online LBIST Unrecoverable FM */
  uint8_t STCU_reserved7[140];
  STCU_MBSSW0_tag MBSSW0;              /* STCU2 Online MBIST Status */
  uint8_t STCU_reserved8[60];
  STCU_MBESW0_tag MBESW0;              /* STCU2 Online MBIST End Flag */
  uint8_t STCU_reserved9[60];
  STCU_MBUFM0_tag MBUFM0;              /* STCU2 MBIST Unrecoverable FM */
  uint8_t STCU_reserved10[112];
  STCU_LB_tag LB[1];
  uint8_t STCU_reserved11[8144];
  STCU_ALGOSEL_tag ALGOSEL;            /* STCU2 Algorithm Select */
  uint8_t STCU_reserved12[8];
  STCU_STGGR_tag STGGR;                /* STCU2 MBIST Stagger */
  STCU_BSTART_tag BSTART;              /* STCU2 BIST Start */
  STCU_MB_CTRL_tag MB_CTRL[12];        /* STCU2 MBIST Control */
};


/* ============================================================================
   =============================== Module: STM ================================
   ============================================================================ */

typedef union STM_CR_union_tag {       /* Control */
  vuint32_t R;
  struct {
    vuint32_t TEN:1;                   /* Timer Enable */
    vuint32_t FRZ:1;                   /* Freeze */
    vuint32_t _unused_2:6;             /* Reserved */
    vuint32_t CPS:8;                   /* Counter Prescaler */
    vuint32_t _unused_16:16;           /* Reserved */
  } B;
} STM_CR_tag;

typedef union STM_CNT_union_tag {      /* Count */
  vuint32_t R;
  struct {
    vuint32_t CNT:32;                  /* Timer Count */
  } B;
} STM_CNT_tag;

typedef union STM_CHANNEL_CCR_union_tag { /* Channel Control */
  vuint32_t R;
  struct {
    vuint32_t CEN:1;                   /* Channel Enable */
    vuint32_t _unused_1:31;            /* Reserved */
  } B;
} STM_CHANNEL_CCR_tag;

typedef union STM_CHANNEL_CIR_union_tag { /* Channel Interrupt */
  vuint32_t R;
  struct {
    vuint32_t CIF:1;                   /* Channel Interrupt Flag */
    vuint32_t _unused_1:31;            /* Reserved */
  } B;
} STM_CHANNEL_CIR_tag;

typedef union STM_CHANNEL_CMP_union_tag { /* Channel Compare */
  vuint32_t R;
  struct {
    vuint32_t CMP:32;                  /* Channel Compare */
  } B;
} STM_CHANNEL_CMP_tag;

typedef struct STM_CHANNEL_struct_tag {
  STM_CHANNEL_CCR_tag CCR;             /* Channel Control */
  STM_CHANNEL_CIR_tag CIR;             /* Channel Interrupt */
  STM_CHANNEL_CMP_tag CMP;             /* Channel Compare */
  uint8_t CHANNEL_reserved0[4];
} STM_CHANNEL_tag;

struct STM_tag {
  STM_CR_tag CR;                       /* Control */
  STM_CNT_tag CNT;                     /* Count */
  uint8_t STM_reserved0[8];
  STM_CHANNEL_tag CHANNEL[4];
};


/* ============================================================================
   =============================== Module: SWT ================================
   ============================================================================ */

typedef union SWT_CR_union_tag {       /* Control */
  vuint32_t R;
  struct {
    vuint32_t WEN:1;                   /* Watchdog Enable */
    vuint32_t FRZ:1;                   /* Debug Mode Control */
    vuint32_t STP:1;                   /* Stop Mode Control */
    vuint32_t _unused_3:1;             /* Reserved */
    vuint32_t SLK:1;                   /* Soft Lock */
    vuint32_t HLK:1;                   /* Hard Lock */
    vuint32_t ITR:1;                   /* Interrupt Then Reset Request */
    vuint32_t WND:1;                   /* Window Mode */
    vuint32_t RIA:1;                   /* Reset on Invalid Access */
    vuint32_t SMD:2;                   /* Service Mode */
    vuint32_t _unused_11:13;           /* Reserved */
    vuint32_t MAP7:1;                  /* Master Access Protection 7 */
    vuint32_t MAP6:1;                  /* Master Access Protection 6 */
    vuint32_t MAP5:1;                  /* Master Access Protection 5 */
    vuint32_t MAP4:1;                  /* Master Access Protection 4 */
    vuint32_t MAP3:1;                  /* Master Access Protection 3 */
    vuint32_t MAP2:1;                  /* Master Access Protection 2 */
    vuint32_t MAP1:1;                  /* Master Access Protection 1 */
    vuint32_t MAP0:1;                  /* Master Access Protection 0 */
  } B;
} SWT_CR_tag;

typedef union SWT_IR_union_tag {       /* Interrupt */
  vuint32_t R;
  struct {
    vuint32_t TIF:1;                   /* Timeout Interrupt Flag */
    vuint32_t _unused_1:31;            /* Reserved */
  } B;
} SWT_IR_tag;

typedef union SWT_TO_union_tag {       /* Timeout */
  vuint32_t R;
  struct {
    vuint32_t WTO:32;                  /* Watchdog Timeout */
  } B;
} SWT_TO_tag;

typedef union SWT_WN_union_tag {       /* Window */
  vuint32_t R;
  struct {
    vuint32_t WST:32;                  /* Window Start Value */
  } B;
} SWT_WN_tag;

typedef union SWT_SR_union_tag {       /* Service */
  vuint32_t R;
  struct {
    vuint32_t WSC:16;                  /* Watchdog Service Code */
    vuint32_t _unused_16:16;           /* Reserved */
  } B;
} SWT_SR_tag;

typedef union SWT_CO_union_tag {       /* Counter Output */
  vuint32_t R;
  struct {
    vuint32_t CNT:32;                  /* Watchdog Count */
  } B;
} SWT_CO_tag;

typedef union SWT_SK_union_tag {       /* Service Key */
  vuint32_t R;
  struct {
    vuint32_t SK:16;                   /* Service Key */
    vuint32_t _unused_16:16;           /* Reserved */
  } B;
} SWT_SK_tag;

typedef union SWT_RRR_union_tag {      /* Event Request */
  vuint32_t R;
  struct {
    vuint32_t RRF:1;                   /* Reset Request Flag */
    vuint32_t _unused_1:31;            /* Reserved */
  } B;
} SWT_RRR_tag;

struct SWT_tag {
  SWT_CR_tag CR;                       /* Control */
  SWT_IR_tag IR;                       /* Interrupt */
  SWT_TO_tag TO;                       /* Timeout */
  SWT_WN_tag WN;                       /* Window */
  SWT_SR_tag SR;                       /* Service */
  SWT_CO_tag CO;                       /* Counter Output */
  SWT_SK_tag SK;                       /* Service Key */
  SWT_RRR_tag RRR;                     /* Event Request */
};


/* ============================================================================
   =============================== Module: SXOSC ==============================
   ============================================================================ */

typedef union SXOSC_SXOSC_CTRL_union_tag { /* Oscillator Control */
  vuint32_t R;
  struct {
    vuint32_t OSCON:1;                 /* Crystal Oscillator Power-Down Control */
    vuint32_t _unused_1:5;
    vuint32_t _unused_6:2;
    vuint32_t _unused_8:8;
    vuint32_t EOCV:8;                  /* End Of Count Value */
    vuint32_t _unused_24:2;
    vuint32_t _unused_26:2;
    vuint32_t _unused_28:4;
  } B;
} SXOSC_SXOSC_CTRL_tag;

typedef union SXOSC_SXOSC_STAT_union_tag { /* Oscillator Status */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:31;
    vuint32_t OSC_STAT:1;              /* Crystal Oscillator Status */
  } B;
} SXOSC_SXOSC_STAT_tag;

struct SXOSC_tag {
  SXOSC_SXOSC_CTRL_tag SXOSC_CTRL;     /* Oscillator Control */
  SXOSC_SXOSC_STAT_tag SXOSC_STAT;     /* Oscillator Status */
};


/* ============================================================================
   =============================== Module: TCD ================================
   ============================================================================ */

typedef union TCD_CH0_CSR_union_tag {  /* Channel Control and Status */
  vuint32_t R;
  struct {
    vuint32_t ERQ:1;                   /* Enable DMA Request */
    vuint32_t EARQ:1;                  /* Enable Asynchronous DMA Request In Stop Mode For Channel */
    vuint32_t EEI:1;                   /* Enable Error Interrupt */
    vuint32_t EBW:1;                   /* Enable Buffered Writes */
    vuint32_t _unused_4:26;            /* Reserved */
    vuint32_t DONE:1;                  /* Channel Done */
    vuint32_t ACTIVE:1;                /* Channel Active */
  } B;
} TCD_CH0_CSR_tag;

typedef union TCD_CH0_ES_union_tag {   /* Channel Error Status */
  vuint32_t R;
  struct {
    vuint32_t DBE:1;                   /* Destination Bus Error */
    vuint32_t SBE:1;                   /* Source Bus Error */
    vuint32_t SGE:1;                   /* Scatter/Gather Configuration Error */
    vuint32_t NCE:1;                   /* NBYTES/CITER Configuration Error */
    vuint32_t DOE:1;                   /* Destination Offset Error */
    vuint32_t DAE:1;                   /* Destination Address Error */
    vuint32_t SOE:1;                   /* Source Offset Error */
    vuint32_t SAE:1;                   /* Source Address Error */
    vuint32_t _unused_8:23;            /* Reserved */
    vuint32_t ERR:1;                   /* Error In Channel */
  } B;
} TCD_CH0_ES_tag;

typedef union TCD_CH0_INT_union_tag {  /* Channel Interrupt Status */
  vuint32_t R;
  struct {
    vuint32_t INT:1;                   /* Interrupt Request */
    vuint32_t _unused_1:31;            /* Reserved */
  } B;
} TCD_CH0_INT_tag;

typedef union TCD_CH0_SBR_union_tag {  /* Channel System Bus */
  vuint32_t R;
  struct {
    vuint32_t MID:4;                   /* Master ID */
    vuint32_t _unused_4:11;            /* Reserved */
    vuint32_t PAL:1;                   /* Privileged Access Level */
    vuint32_t EMI:1;                   /* Enable Master ID Replication */
    vuint32_t ATTR:3;                  /* Attribute Output */
    vuint32_t _unused_20:12;           /* Reserved */
  } B;
} TCD_CH0_SBR_tag;

typedef union TCD_CH0_PRI_union_tag {  /* Channel Priority */
  vuint32_t R;
  struct {
    vuint32_t APL:3;                   /* Arbitration Priority Level */
    vuint32_t _unused_3:27;            /* Reserved */
    vuint32_t DPA:1;                   /* Disable Preempt Ability */
    vuint32_t ECP:1;                   /* Enable Channel Preemption */
  } B;
} TCD_CH0_PRI_tag;

typedef union TCD_TCD0_SADDR_union_tag { /* TCD Source Address */
  vuint32_t R;
  struct {
    vuint32_t SADDR:32;                /* Source Address */
  } B;
} TCD_TCD0_SADDR_tag;

typedef union TCD_TCD0_SOFF_union_tag { /* TCD Signed Source Address Offset */
  vuint16_t R;
  struct {
    vuint16_t SOFF:16;                 /* Source Address Signed Offset */
  } B;
} TCD_TCD0_SOFF_tag;

typedef union TCD_TCD0_ATTR_union_tag { /* TCD Transfer Attributes */
  vuint16_t R;
  struct {
    vuint16_t DSIZE:3;                 /* Destination Data Transfer Size */
    vuint16_t DMOD:5;                  /* Destination Address Modulo */
    vuint16_t SSIZE:3;                 /* Source Data Transfer Size */
    vuint16_t SMOD:5;                  /* Source Address Modulo */
  } B;
} TCD_TCD0_ATTR_tag;

typedef union TCD_NBYTES0_TCD0_NBYTES_MLOFFNO_union_tag { /* TCD Transfer Size Without Minor Loop Offsets */
  vuint32_t R;
  struct {
    vuint32_t NBYTES:30;               /* Number of Bytes To Transfer Per Service Request */
    vuint32_t DMLOE:1;                 /* Destination Minor Loop Offset Enable */
    vuint32_t SMLOE:1;                 /* Source Minor Loop Offset Enable */
  } B;
} TCD_NBYTES0_TCD0_NBYTES_MLOFFNO_tag;

typedef union TCD_NBYTES0_TCD0_NBYTES_MLOFFYES_union_tag { /* TCD Transfer Size with Minor Loop Offsets */
  vuint32_t R;
  struct {
    vuint32_t NBYTES:10;               /* Number of Bytes To Transfer Per Service Request */
    vuint32_t MLOFF:20;                /* Minor Loop Offset */
    vuint32_t DMLOE:1;                 /* Destination Minor Loop Offset Enable */
    vuint32_t SMLOE:1;                 /* Source Minor Loop Offset Enable */
  } B;
} TCD_NBYTES0_TCD0_NBYTES_MLOFFYES_tag;

typedef union TCD_NBYTES0_union_tag {
  TCD_NBYTES0_TCD0_NBYTES_MLOFFNO_tag TCD0_NBYTES_MLOFFNO; /* TCD Transfer Size Without Minor Loop Offsets */
  TCD_NBYTES0_TCD0_NBYTES_MLOFFYES_tag TCD0_NBYTES_MLOFFYES; /* TCD Transfer Size with Minor Loop Offsets */
} TCD_NBYTES0_tag;

typedef union TCD_TCD0_SLAST_SDA_union_tag { /* TCD Last Source Address Adjustment / Store DADDR Address */
  vuint32_t R;
  struct {
    vuint32_t SLAST_SDA:32;            /* Last Source Address Adjustment / Store DADDR Address */
  } B;
} TCD_TCD0_SLAST_SDA_tag;

typedef union TCD_TCD0_DADDR_union_tag { /* TCD Destination Address */
  vuint32_t R;
  struct {
    vuint32_t DADDR:32;                /* Destination Address */
  } B;
} TCD_TCD0_DADDR_tag;

typedef union TCD_TCD0_DOFF_union_tag { /* TCD Signed Destination Address Offset */
  vuint16_t R;
  struct {
    vuint16_t DOFF:16;                 /* Destination Address Signed Offset */
  } B;
} TCD_TCD0_DOFF_tag;

typedef union TCD_CITER0_TCD0_CITER_ELINKNO_union_tag { /* TCD Current Major Loop Count (Minor Loop Channel Linking Disabled) */
  vuint16_t R;
  struct {
    vuint16_t CITER:15;                /* Current Major Iteration Count */
    vuint16_t ELINK:1;                 /* Enable Link */
  } B;
} TCD_CITER0_TCD0_CITER_ELINKNO_tag;

typedef union TCD_CITER0_TCD0_CITER_ELINKYES_union_tag { /* TCD Current Major Loop Count (Minor Loop Channel Linking Enabled) */
  vuint16_t R;
  struct {
    vuint16_t CITER:9;                 /* Current Major Iteration Count */
    vuint16_t LINKCH:4;                /* Minor Loop Link Channel Number */
    vuint16_t _unused_13:2;            /* Reserved */
    vuint16_t ELINK:1;                 /* Enable Link */
  } B;
} TCD_CITER0_TCD0_CITER_ELINKYES_tag;

typedef union TCD_CITER0_union_tag {
  TCD_CITER0_TCD0_CITER_ELINKNO_tag TCD0_CITER_ELINKNO; /* TCD Current Major Loop Count (Minor Loop Channel Linking Disabled) */
  TCD_CITER0_TCD0_CITER_ELINKYES_tag TCD0_CITER_ELINKYES; /* TCD Current Major Loop Count (Minor Loop Channel Linking Enabled) */
} TCD_CITER0_tag;

typedef union TCD_TCD0_DLAST_SGA_union_tag { /* TCD Last Destination Address Adjustment / Scatter Gather Address */
  vuint32_t R;
  struct {
    vuint32_t DLAST_SGA:32;            /* Last Destination Address Adjustment / Scatter Gather Address */
  } B;
} TCD_TCD0_DLAST_SGA_tag;

typedef union TCD_TCD0_CSR_union_tag { /* TCD Control and Status */
  vuint16_t R;
  struct {
    vuint16_t START:1;                 /* Channel Start */
    vuint16_t INTMAJOR:1;              /* Enable Interrupt If Major count complete */
    vuint16_t INTHALF:1;               /* Enable Interrupt If Major Counter Half-complete */
    vuint16_t DREQ:1;                  /* Disable Request */
    vuint16_t ESG:1;                   /* Enable Scatter/Gather Processing */
    vuint16_t MAJORELINK:1;            /* Enable Link When Major Loop Complete */
    vuint16_t EEOP:1;                  /* Enable End-Of-Packet Processing */
    vuint16_t ESDA:1;                  /* Enable Store Destination Address */
    vuint16_t MAJORLINKCH:4;           /* Major Loop Link Channel Number */
    vuint16_t _unused_12:2;            /* Reserved */
    vuint16_t BWC:2;                   /* Bandwidth Control */
  } B;
} TCD_TCD0_CSR_tag;

typedef union TCD_BITER0_TCD0_BITER_ELINKNO_union_tag { /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Disabled) */
  vuint16_t R;
  struct {
    vuint16_t BITER:15;                /* Starting Major Iteration Count */
    vuint16_t ELINK:1;                 /* Enables Link */
  } B;
} TCD_BITER0_TCD0_BITER_ELINKNO_tag;

typedef union TCD_BITER0_TCD0_BITER_ELINKYES_union_tag { /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Enabled) */
  vuint16_t R;
  struct {
    vuint16_t BITER:9;                 /* Starting Major Iteration Count */
    vuint16_t LINKCH:4;                /* Link Channel Number */
    vuint16_t _unused_13:2;            /* Reserved */
    vuint16_t ELINK:1;                 /* Enable Link */
  } B;
} TCD_BITER0_TCD0_BITER_ELINKYES_tag;

typedef union TCD_BITER0_union_tag {
  TCD_BITER0_TCD0_BITER_ELINKNO_tag TCD0_BITER_ELINKNO; /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Disabled) */
  TCD_BITER0_TCD0_BITER_ELINKYES_tag TCD0_BITER_ELINKYES; /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Enabled) */
} TCD_BITER0_tag;

typedef union TCD_CH1_CSR_union_tag {  /* Channel Control and Status */
  vuint32_t R;
  struct {
    vuint32_t ERQ:1;                   /* Enable DMA Request */
    vuint32_t EARQ:1;                  /* Enable Asynchronous DMA Request In Stop Mode For Channel */
    vuint32_t EEI:1;                   /* Enable Error Interrupt */
    vuint32_t EBW:1;                   /* Enable Buffered Writes */
    vuint32_t _unused_4:26;            /* Reserved */
    vuint32_t DONE:1;                  /* Channel Done */
    vuint32_t ACTIVE:1;                /* Channel Active */
  } B;
} TCD_CH1_CSR_tag;

typedef union TCD_CH1_ES_union_tag {   /* Channel Error Status */
  vuint32_t R;
  struct {
    vuint32_t DBE:1;                   /* Destination Bus Error */
    vuint32_t SBE:1;                   /* Source Bus Error */
    vuint32_t SGE:1;                   /* Scatter/Gather Configuration Error */
    vuint32_t NCE:1;                   /* NBYTES/CITER Configuration Error */
    vuint32_t DOE:1;                   /* Destination Offset Error */
    vuint32_t DAE:1;                   /* Destination Address Error */
    vuint32_t SOE:1;                   /* Source Offset Error */
    vuint32_t SAE:1;                   /* Source Address Error */
    vuint32_t _unused_8:23;            /* Reserved */
    vuint32_t ERR:1;                   /* Error In Channel */
  } B;
} TCD_CH1_ES_tag;

typedef union TCD_CH1_INT_union_tag {  /* Channel Interrupt Status */
  vuint32_t R;
  struct {
    vuint32_t INT:1;                   /* Interrupt Request */
    vuint32_t _unused_1:31;            /* Reserved */
  } B;
} TCD_CH1_INT_tag;

typedef union TCD_CH1_SBR_union_tag {  /* Channel System Bus */
  vuint32_t R;
  struct {
    vuint32_t MID:4;                   /* Master ID */
    vuint32_t _unused_4:11;            /* Reserved */
    vuint32_t PAL:1;                   /* Privileged Access Level */
    vuint32_t EMI:1;                   /* Enable Master ID Replication */
    vuint32_t ATTR:3;                  /* Attribute Output */
    vuint32_t _unused_20:12;           /* Reserved */
  } B;
} TCD_CH1_SBR_tag;

typedef union TCD_CH1_PRI_union_tag {  /* Channel Priority */
  vuint32_t R;
  struct {
    vuint32_t APL:3;                   /* Arbitration Priority Level */
    vuint32_t _unused_3:27;            /* Reserved */
    vuint32_t DPA:1;                   /* Disable Preempt Ability */
    vuint32_t ECP:1;                   /* Enable Channel Preemption */
  } B;
} TCD_CH1_PRI_tag;

typedef union TCD_TCD1_SADDR_union_tag { /* TCD Source Address */
  vuint32_t R;
  struct {
    vuint32_t SADDR:32;                /* Source Address */
  } B;
} TCD_TCD1_SADDR_tag;

typedef union TCD_TCD1_SOFF_union_tag { /* TCD Signed Source Address Offset */
  vuint16_t R;
  struct {
    vuint16_t SOFF:16;                 /* Source Address Signed Offset */
  } B;
} TCD_TCD1_SOFF_tag;

typedef union TCD_TCD1_ATTR_union_tag { /* TCD Transfer Attributes */
  vuint16_t R;
  struct {
    vuint16_t DSIZE:3;                 /* Destination Data Transfer Size */
    vuint16_t DMOD:5;                  /* Destination Address Modulo */
    vuint16_t SSIZE:3;                 /* Source Data Transfer Size */
    vuint16_t SMOD:5;                  /* Source Address Modulo */
  } B;
} TCD_TCD1_ATTR_tag;

typedef union TCD_NBYTES1_TCD1_NBYTES_MLOFFNO_union_tag { /* TCD Transfer Size Without Minor Loop Offsets */
  vuint32_t R;
  struct {
    vuint32_t NBYTES:30;               /* Number of Bytes To Transfer Per Service Request */
    vuint32_t DMLOE:1;                 /* Destination Minor Loop Offset Enable */
    vuint32_t SMLOE:1;                 /* Source Minor Loop Offset Enable */
  } B;
} TCD_NBYTES1_TCD1_NBYTES_MLOFFNO_tag;

typedef union TCD_NBYTES1_TCD1_NBYTES_MLOFFYES_union_tag { /* TCD Transfer Size with Minor Loop Offsets */
  vuint32_t R;
  struct {
    vuint32_t NBYTES:10;               /* Number of Bytes To Transfer Per Service Request */
    vuint32_t MLOFF:20;                /* Minor Loop Offset */
    vuint32_t DMLOE:1;                 /* Destination Minor Loop Offset Enable */
    vuint32_t SMLOE:1;                 /* Source Minor Loop Offset Enable */
  } B;
} TCD_NBYTES1_TCD1_NBYTES_MLOFFYES_tag;

typedef union TCD_NBYTES1_union_tag {
  TCD_NBYTES1_TCD1_NBYTES_MLOFFNO_tag TCD1_NBYTES_MLOFFNO; /* TCD Transfer Size Without Minor Loop Offsets */
  TCD_NBYTES1_TCD1_NBYTES_MLOFFYES_tag TCD1_NBYTES_MLOFFYES; /* TCD Transfer Size with Minor Loop Offsets */
} TCD_NBYTES1_tag;

typedef union TCD_TCD1_SLAST_SDA_union_tag { /* TCD Last Source Address Adjustment / Store DADDR Address */
  vuint32_t R;
  struct {
    vuint32_t SLAST_SDA:32;            /* Last Source Address Adjustment / Store DADDR Address */
  } B;
} TCD_TCD1_SLAST_SDA_tag;

typedef union TCD_TCD1_DADDR_union_tag { /* TCD Destination Address */
  vuint32_t R;
  struct {
    vuint32_t DADDR:32;                /* Destination Address */
  } B;
} TCD_TCD1_DADDR_tag;

typedef union TCD_TCD1_DOFF_union_tag { /* TCD Signed Destination Address Offset */
  vuint16_t R;
  struct {
    vuint16_t DOFF:16;                 /* Destination Address Signed Offset */
  } B;
} TCD_TCD1_DOFF_tag;

typedef union TCD_CITER1_TCD1_CITER_ELINKNO_union_tag { /* TCD Current Major Loop Count (Minor Loop Channel Linking Disabled) */
  vuint16_t R;
  struct {
    vuint16_t CITER:15;                /* Current Major Iteration Count */
    vuint16_t ELINK:1;                 /* Enable Link */
  } B;
} TCD_CITER1_TCD1_CITER_ELINKNO_tag;

typedef union TCD_CITER1_TCD1_CITER_ELINKYES_union_tag { /* TCD Current Major Loop Count (Minor Loop Channel Linking Enabled) */
  vuint16_t R;
  struct {
    vuint16_t CITER:9;                 /* Current Major Iteration Count */
    vuint16_t LINKCH:4;                /* Minor Loop Link Channel Number */
    vuint16_t _unused_13:2;            /* Reserved */
    vuint16_t ELINK:1;                 /* Enable Link */
  } B;
} TCD_CITER1_TCD1_CITER_ELINKYES_tag;

typedef union TCD_CITER1_union_tag {
  TCD_CITER1_TCD1_CITER_ELINKNO_tag TCD1_CITER_ELINKNO; /* TCD Current Major Loop Count (Minor Loop Channel Linking Disabled) */
  TCD_CITER1_TCD1_CITER_ELINKYES_tag TCD1_CITER_ELINKYES; /* TCD Current Major Loop Count (Minor Loop Channel Linking Enabled) */
} TCD_CITER1_tag;

typedef union TCD_TCD1_DLAST_SGA_union_tag { /* TCD Last Destination Address Adjustment / Scatter Gather Address */
  vuint32_t R;
  struct {
    vuint32_t DLAST_SGA:32;            /* Last Destination Address Adjustment / Scatter Gather Address */
  } B;
} TCD_TCD1_DLAST_SGA_tag;

typedef union TCD_TCD1_CSR_union_tag { /* TCD Control and Status */
  vuint16_t R;
  struct {
    vuint16_t START:1;                 /* Channel Start */
    vuint16_t INTMAJOR:1;              /* Enable Interrupt If Major count complete */
    vuint16_t INTHALF:1;               /* Enable Interrupt If Major Counter Half-complete */
    vuint16_t DREQ:1;                  /* Disable Request */
    vuint16_t ESG:1;                   /* Enable Scatter/Gather Processing */
    vuint16_t MAJORELINK:1;            /* Enable Link When Major Loop Complete */
    vuint16_t EEOP:1;                  /* Enable End-Of-Packet Processing */
    vuint16_t ESDA:1;                  /* Enable Store Destination Address */
    vuint16_t MAJORLINKCH:4;           /* Major Loop Link Channel Number */
    vuint16_t _unused_12:2;            /* Reserved */
    vuint16_t BWC:2;                   /* Bandwidth Control */
  } B;
} TCD_TCD1_CSR_tag;

typedef union TCD_BITER1_TCD1_BITER_ELINKNO_union_tag { /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Disabled) */
  vuint16_t R;
  struct {
    vuint16_t BITER:15;                /* Starting Major Iteration Count */
    vuint16_t ELINK:1;                 /* Enables Link */
  } B;
} TCD_BITER1_TCD1_BITER_ELINKNO_tag;

typedef union TCD_BITER1_TCD1_BITER_ELINKYES_union_tag { /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Enabled) */
  vuint16_t R;
  struct {
    vuint16_t BITER:9;                 /* Starting Major Iteration Count */
    vuint16_t LINKCH:4;                /* Link Channel Number */
    vuint16_t _unused_13:2;            /* Reserved */
    vuint16_t ELINK:1;                 /* Enable Link */
  } B;
} TCD_BITER1_TCD1_BITER_ELINKYES_tag;

typedef union TCD_BITER1_union_tag {
  TCD_BITER1_TCD1_BITER_ELINKNO_tag TCD1_BITER_ELINKNO; /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Disabled) */
  TCD_BITER1_TCD1_BITER_ELINKYES_tag TCD1_BITER_ELINKYES; /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Enabled) */
} TCD_BITER1_tag;

typedef union TCD_CH2_CSR_union_tag {  /* Channel Control and Status */
  vuint32_t R;
  struct {
    vuint32_t ERQ:1;                   /* Enable DMA Request */
    vuint32_t EARQ:1;                  /* Enable Asynchronous DMA Request In Stop Mode For Channel */
    vuint32_t EEI:1;                   /* Enable Error Interrupt */
    vuint32_t EBW:1;                   /* Enable Buffered Writes */
    vuint32_t _unused_4:26;            /* Reserved */
    vuint32_t DONE:1;                  /* Channel Done */
    vuint32_t ACTIVE:1;                /* Channel Active */
  } B;
} TCD_CH2_CSR_tag;

typedef union TCD_CH2_ES_union_tag {   /* Channel Error Status */
  vuint32_t R;
  struct {
    vuint32_t DBE:1;                   /* Destination Bus Error */
    vuint32_t SBE:1;                   /* Source Bus Error */
    vuint32_t SGE:1;                   /* Scatter/Gather Configuration Error */
    vuint32_t NCE:1;                   /* NBYTES/CITER Configuration Error */
    vuint32_t DOE:1;                   /* Destination Offset Error */
    vuint32_t DAE:1;                   /* Destination Address Error */
    vuint32_t SOE:1;                   /* Source Offset Error */
    vuint32_t SAE:1;                   /* Source Address Error */
    vuint32_t _unused_8:23;            /* Reserved */
    vuint32_t ERR:1;                   /* Error In Channel */
  } B;
} TCD_CH2_ES_tag;

typedef union TCD_CH2_INT_union_tag {  /* Channel Interrupt Status */
  vuint32_t R;
  struct {
    vuint32_t INT:1;                   /* Interrupt Request */
    vuint32_t _unused_1:31;            /* Reserved */
  } B;
} TCD_CH2_INT_tag;

typedef union TCD_CH2_SBR_union_tag {  /* Channel System Bus */
  vuint32_t R;
  struct {
    vuint32_t MID:4;                   /* Master ID */
    vuint32_t _unused_4:11;            /* Reserved */
    vuint32_t PAL:1;                   /* Privileged Access Level */
    vuint32_t EMI:1;                   /* Enable Master ID Replication */
    vuint32_t ATTR:3;                  /* Attribute Output */
    vuint32_t _unused_20:12;           /* Reserved */
  } B;
} TCD_CH2_SBR_tag;

typedef union TCD_CH2_PRI_union_tag {  /* Channel Priority */
  vuint32_t R;
  struct {
    vuint32_t APL:3;                   /* Arbitration Priority Level */
    vuint32_t _unused_3:27;            /* Reserved */
    vuint32_t DPA:1;                   /* Disable Preempt Ability */
    vuint32_t ECP:1;                   /* Enable Channel Preemption */
  } B;
} TCD_CH2_PRI_tag;

typedef union TCD_TCD2_SADDR_union_tag { /* TCD Source Address */
  vuint32_t R;
  struct {
    vuint32_t SADDR:32;                /* Source Address */
  } B;
} TCD_TCD2_SADDR_tag;

typedef union TCD_TCD2_SOFF_union_tag { /* TCD Signed Source Address Offset */
  vuint16_t R;
  struct {
    vuint16_t SOFF:16;                 /* Source Address Signed Offset */
  } B;
} TCD_TCD2_SOFF_tag;

typedef union TCD_TCD2_ATTR_union_tag { /* TCD Transfer Attributes */
  vuint16_t R;
  struct {
    vuint16_t DSIZE:3;                 /* Destination Data Transfer Size */
    vuint16_t DMOD:5;                  /* Destination Address Modulo */
    vuint16_t SSIZE:3;                 /* Source Data Transfer Size */
    vuint16_t SMOD:5;                  /* Source Address Modulo */
  } B;
} TCD_TCD2_ATTR_tag;

typedef union TCD_NBYTES2_TCD2_NBYTES_MLOFFNO_union_tag { /* TCD Transfer Size Without Minor Loop Offsets */
  vuint32_t R;
  struct {
    vuint32_t NBYTES:30;               /* Number of Bytes To Transfer Per Service Request */
    vuint32_t DMLOE:1;                 /* Destination Minor Loop Offset Enable */
    vuint32_t SMLOE:1;                 /* Source Minor Loop Offset Enable */
  } B;
} TCD_NBYTES2_TCD2_NBYTES_MLOFFNO_tag;

typedef union TCD_NBYTES2_TCD2_NBYTES_MLOFFYES_union_tag { /* TCD Transfer Size with Minor Loop Offsets */
  vuint32_t R;
  struct {
    vuint32_t NBYTES:10;               /* Number of Bytes To Transfer Per Service Request */
    vuint32_t MLOFF:20;                /* Minor Loop Offset */
    vuint32_t DMLOE:1;                 /* Destination Minor Loop Offset Enable */
    vuint32_t SMLOE:1;                 /* Source Minor Loop Offset Enable */
  } B;
} TCD_NBYTES2_TCD2_NBYTES_MLOFFYES_tag;

typedef union TCD_NBYTES2_union_tag {
  TCD_NBYTES2_TCD2_NBYTES_MLOFFNO_tag TCD2_NBYTES_MLOFFNO; /* TCD Transfer Size Without Minor Loop Offsets */
  TCD_NBYTES2_TCD2_NBYTES_MLOFFYES_tag TCD2_NBYTES_MLOFFYES; /* TCD Transfer Size with Minor Loop Offsets */
} TCD_NBYTES2_tag;

typedef union TCD_TCD2_SLAST_SDA_union_tag { /* TCD Last Source Address Adjustment / Store DADDR Address */
  vuint32_t R;
  struct {
    vuint32_t SLAST_SDA:32;            /* Last Source Address Adjustment / Store DADDR Address */
  } B;
} TCD_TCD2_SLAST_SDA_tag;

typedef union TCD_TCD2_DADDR_union_tag { /* TCD Destination Address */
  vuint32_t R;
  struct {
    vuint32_t DADDR:32;                /* Destination Address */
  } B;
} TCD_TCD2_DADDR_tag;

typedef union TCD_TCD2_DOFF_union_tag { /* TCD Signed Destination Address Offset */
  vuint16_t R;
  struct {
    vuint16_t DOFF:16;                 /* Destination Address Signed Offset */
  } B;
} TCD_TCD2_DOFF_tag;

typedef union TCD_CITER2_TCD2_CITER_ELINKNO_union_tag { /* TCD Current Major Loop Count (Minor Loop Channel Linking Disabled) */
  vuint16_t R;
  struct {
    vuint16_t CITER:15;                /* Current Major Iteration Count */
    vuint16_t ELINK:1;                 /* Enable Link */
  } B;
} TCD_CITER2_TCD2_CITER_ELINKNO_tag;

typedef union TCD_CITER2_TCD2_CITER_ELINKYES_union_tag { /* TCD Current Major Loop Count (Minor Loop Channel Linking Enabled) */
  vuint16_t R;
  struct {
    vuint16_t CITER:9;                 /* Current Major Iteration Count */
    vuint16_t LINKCH:4;                /* Minor Loop Link Channel Number */
    vuint16_t _unused_13:2;            /* Reserved */
    vuint16_t ELINK:1;                 /* Enable Link */
  } B;
} TCD_CITER2_TCD2_CITER_ELINKYES_tag;

typedef union TCD_CITER2_union_tag {
  TCD_CITER2_TCD2_CITER_ELINKNO_tag TCD2_CITER_ELINKNO; /* TCD Current Major Loop Count (Minor Loop Channel Linking Disabled) */
  TCD_CITER2_TCD2_CITER_ELINKYES_tag TCD2_CITER_ELINKYES; /* TCD Current Major Loop Count (Minor Loop Channel Linking Enabled) */
} TCD_CITER2_tag;

typedef union TCD_TCD2_DLAST_SGA_union_tag { /* TCD Last Destination Address Adjustment / Scatter Gather Address */
  vuint32_t R;
  struct {
    vuint32_t DLAST_SGA:32;            /* Last Destination Address Adjustment / Scatter Gather Address */
  } B;
} TCD_TCD2_DLAST_SGA_tag;

typedef union TCD_TCD2_CSR_union_tag { /* TCD Control and Status */
  vuint16_t R;
  struct {
    vuint16_t START:1;                 /* Channel Start */
    vuint16_t INTMAJOR:1;              /* Enable Interrupt If Major count complete */
    vuint16_t INTHALF:1;               /* Enable Interrupt If Major Counter Half-complete */
    vuint16_t DREQ:1;                  /* Disable Request */
    vuint16_t ESG:1;                   /* Enable Scatter/Gather Processing */
    vuint16_t MAJORELINK:1;            /* Enable Link When Major Loop Complete */
    vuint16_t EEOP:1;                  /* Enable End-Of-Packet Processing */
    vuint16_t ESDA:1;                  /* Enable Store Destination Address */
    vuint16_t MAJORLINKCH:4;           /* Major Loop Link Channel Number */
    vuint16_t _unused_12:2;            /* Reserved */
    vuint16_t BWC:2;                   /* Bandwidth Control */
  } B;
} TCD_TCD2_CSR_tag;

typedef union TCD_BITER2_TCD2_BITER_ELINKNO_union_tag { /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Disabled) */
  vuint16_t R;
  struct {
    vuint16_t BITER:15;                /* Starting Major Iteration Count */
    vuint16_t ELINK:1;                 /* Enables Link */
  } B;
} TCD_BITER2_TCD2_BITER_ELINKNO_tag;

typedef union TCD_BITER2_TCD2_BITER_ELINKYES_union_tag { /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Enabled) */
  vuint16_t R;
  struct {
    vuint16_t BITER:9;                 /* Starting Major Iteration Count */
    vuint16_t LINKCH:4;                /* Link Channel Number */
    vuint16_t _unused_13:2;            /* Reserved */
    vuint16_t ELINK:1;                 /* Enable Link */
  } B;
} TCD_BITER2_TCD2_BITER_ELINKYES_tag;

typedef union TCD_BITER2_union_tag {
  TCD_BITER2_TCD2_BITER_ELINKNO_tag TCD2_BITER_ELINKNO; /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Disabled) */
  TCD_BITER2_TCD2_BITER_ELINKYES_tag TCD2_BITER_ELINKYES; /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Enabled) */
} TCD_BITER2_tag;

typedef union TCD_CH3_CSR_union_tag {  /* Channel Control and Status */
  vuint32_t R;
  struct {
    vuint32_t ERQ:1;                   /* Enable DMA Request */
    vuint32_t EARQ:1;                  /* Enable Asynchronous DMA Request In Stop Mode For Channel */
    vuint32_t EEI:1;                   /* Enable Error Interrupt */
    vuint32_t EBW:1;                   /* Enable Buffered Writes */
    vuint32_t _unused_4:26;            /* Reserved */
    vuint32_t DONE:1;                  /* Channel Done */
    vuint32_t ACTIVE:1;                /* Channel Active */
  } B;
} TCD_CH3_CSR_tag;

typedef union TCD_CH3_ES_union_tag {   /* Channel Error Status */
  vuint32_t R;
  struct {
    vuint32_t DBE:1;                   /* Destination Bus Error */
    vuint32_t SBE:1;                   /* Source Bus Error */
    vuint32_t SGE:1;                   /* Scatter/Gather Configuration Error */
    vuint32_t NCE:1;                   /* NBYTES/CITER Configuration Error */
    vuint32_t DOE:1;                   /* Destination Offset Error */
    vuint32_t DAE:1;                   /* Destination Address Error */
    vuint32_t SOE:1;                   /* Source Offset Error */
    vuint32_t SAE:1;                   /* Source Address Error */
    vuint32_t _unused_8:23;            /* Reserved */
    vuint32_t ERR:1;                   /* Error In Channel */
  } B;
} TCD_CH3_ES_tag;

typedef union TCD_CH3_INT_union_tag {  /* Channel Interrupt Status */
  vuint32_t R;
  struct {
    vuint32_t INT:1;                   /* Interrupt Request */
    vuint32_t _unused_1:31;            /* Reserved */
  } B;
} TCD_CH3_INT_tag;

typedef union TCD_CH3_SBR_union_tag {  /* Channel System Bus */
  vuint32_t R;
  struct {
    vuint32_t MID:4;                   /* Master ID */
    vuint32_t _unused_4:11;            /* Reserved */
    vuint32_t PAL:1;                   /* Privileged Access Level */
    vuint32_t EMI:1;                   /* Enable Master ID Replication */
    vuint32_t ATTR:3;                  /* Attribute Output */
    vuint32_t _unused_20:12;           /* Reserved */
  } B;
} TCD_CH3_SBR_tag;

typedef union TCD_CH3_PRI_union_tag {  /* Channel Priority */
  vuint32_t R;
  struct {
    vuint32_t APL:3;                   /* Arbitration Priority Level */
    vuint32_t _unused_3:27;            /* Reserved */
    vuint32_t DPA:1;                   /* Disable Preempt Ability */
    vuint32_t ECP:1;                   /* Enable Channel Preemption */
  } B;
} TCD_CH3_PRI_tag;

typedef union TCD_TCD3_SADDR_union_tag { /* TCD Source Address */
  vuint32_t R;
  struct {
    vuint32_t SADDR:32;                /* Source Address */
  } B;
} TCD_TCD3_SADDR_tag;

typedef union TCD_TCD3_SOFF_union_tag { /* TCD Signed Source Address Offset */
  vuint16_t R;
  struct {
    vuint16_t SOFF:16;                 /* Source Address Signed Offset */
  } B;
} TCD_TCD3_SOFF_tag;

typedef union TCD_TCD3_ATTR_union_tag { /* TCD Transfer Attributes */
  vuint16_t R;
  struct {
    vuint16_t DSIZE:3;                 /* Destination Data Transfer Size */
    vuint16_t DMOD:5;                  /* Destination Address Modulo */
    vuint16_t SSIZE:3;                 /* Source Data Transfer Size */
    vuint16_t SMOD:5;                  /* Source Address Modulo */
  } B;
} TCD_TCD3_ATTR_tag;

typedef union TCD_NBYTES3_TCD3_NBYTES_MLOFFNO_union_tag { /* TCD Transfer Size Without Minor Loop Offsets */
  vuint32_t R;
  struct {
    vuint32_t NBYTES:30;               /* Number of Bytes To Transfer Per Service Request */
    vuint32_t DMLOE:1;                 /* Destination Minor Loop Offset Enable */
    vuint32_t SMLOE:1;                 /* Source Minor Loop Offset Enable */
  } B;
} TCD_NBYTES3_TCD3_NBYTES_MLOFFNO_tag;

typedef union TCD_NBYTES3_TCD3_NBYTES_MLOFFYES_union_tag { /* TCD Transfer Size with Minor Loop Offsets */
  vuint32_t R;
  struct {
    vuint32_t NBYTES:10;               /* Number of Bytes To Transfer Per Service Request */
    vuint32_t MLOFF:20;                /* Minor Loop Offset */
    vuint32_t DMLOE:1;                 /* Destination Minor Loop Offset Enable */
    vuint32_t SMLOE:1;                 /* Source Minor Loop Offset Enable */
  } B;
} TCD_NBYTES3_TCD3_NBYTES_MLOFFYES_tag;

typedef union TCD_NBYTES3_union_tag {
  TCD_NBYTES3_TCD3_NBYTES_MLOFFNO_tag TCD3_NBYTES_MLOFFNO; /* TCD Transfer Size Without Minor Loop Offsets */
  TCD_NBYTES3_TCD3_NBYTES_MLOFFYES_tag TCD3_NBYTES_MLOFFYES; /* TCD Transfer Size with Minor Loop Offsets */
} TCD_NBYTES3_tag;

typedef union TCD_TCD3_SLAST_SDA_union_tag { /* TCD Last Source Address Adjustment / Store DADDR Address */
  vuint32_t R;
  struct {
    vuint32_t SLAST_SDA:32;            /* Last Source Address Adjustment / Store DADDR Address */
  } B;
} TCD_TCD3_SLAST_SDA_tag;

typedef union TCD_TCD3_DADDR_union_tag { /* TCD Destination Address */
  vuint32_t R;
  struct {
    vuint32_t DADDR:32;                /* Destination Address */
  } B;
} TCD_TCD3_DADDR_tag;

typedef union TCD_TCD3_DOFF_union_tag { /* TCD Signed Destination Address Offset */
  vuint16_t R;
  struct {
    vuint16_t DOFF:16;                 /* Destination Address Signed Offset */
  } B;
} TCD_TCD3_DOFF_tag;

typedef union TCD_CITER3_TCD3_CITER_ELINKNO_union_tag { /* TCD Current Major Loop Count (Minor Loop Channel Linking Disabled) */
  vuint16_t R;
  struct {
    vuint16_t CITER:15;                /* Current Major Iteration Count */
    vuint16_t ELINK:1;                 /* Enable Link */
  } B;
} TCD_CITER3_TCD3_CITER_ELINKNO_tag;

typedef union TCD_CITER3_TCD3_CITER_ELINKYES_union_tag { /* TCD Current Major Loop Count (Minor Loop Channel Linking Enabled) */
  vuint16_t R;
  struct {
    vuint16_t CITER:9;                 /* Current Major Iteration Count */
    vuint16_t LINKCH:4;                /* Minor Loop Link Channel Number */
    vuint16_t _unused_13:2;            /* Reserved */
    vuint16_t ELINK:1;                 /* Enable Link */
  } B;
} TCD_CITER3_TCD3_CITER_ELINKYES_tag;

typedef union TCD_CITER3_union_tag {
  TCD_CITER3_TCD3_CITER_ELINKNO_tag TCD3_CITER_ELINKNO; /* TCD Current Major Loop Count (Minor Loop Channel Linking Disabled) */
  TCD_CITER3_TCD3_CITER_ELINKYES_tag TCD3_CITER_ELINKYES; /* TCD Current Major Loop Count (Minor Loop Channel Linking Enabled) */
} TCD_CITER3_tag;

typedef union TCD_TCD3_DLAST_SGA_union_tag { /* TCD Last Destination Address Adjustment / Scatter Gather Address */
  vuint32_t R;
  struct {
    vuint32_t DLAST_SGA:32;            /* Last Destination Address Adjustment / Scatter Gather Address */
  } B;
} TCD_TCD3_DLAST_SGA_tag;

typedef union TCD_TCD3_CSR_union_tag { /* TCD Control and Status */
  vuint16_t R;
  struct {
    vuint16_t START:1;                 /* Channel Start */
    vuint16_t INTMAJOR:1;              /* Enable Interrupt If Major count complete */
    vuint16_t INTHALF:1;               /* Enable Interrupt If Major Counter Half-complete */
    vuint16_t DREQ:1;                  /* Disable Request */
    vuint16_t ESG:1;                   /* Enable Scatter/Gather Processing */
    vuint16_t MAJORELINK:1;            /* Enable Link When Major Loop Complete */
    vuint16_t EEOP:1;                  /* Enable End-Of-Packet Processing */
    vuint16_t ESDA:1;                  /* Enable Store Destination Address */
    vuint16_t MAJORLINKCH:4;           /* Major Loop Link Channel Number */
    vuint16_t _unused_12:2;            /* Reserved */
    vuint16_t BWC:2;                   /* Bandwidth Control */
  } B;
} TCD_TCD3_CSR_tag;

typedef union TCD_BITER3_TCD3_BITER_ELINKNO_union_tag { /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Disabled) */
  vuint16_t R;
  struct {
    vuint16_t BITER:15;                /* Starting Major Iteration Count */
    vuint16_t ELINK:1;                 /* Enables Link */
  } B;
} TCD_BITER3_TCD3_BITER_ELINKNO_tag;

typedef union TCD_BITER3_TCD3_BITER_ELINKYES_union_tag { /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Enabled) */
  vuint16_t R;
  struct {
    vuint16_t BITER:9;                 /* Starting Major Iteration Count */
    vuint16_t LINKCH:4;                /* Link Channel Number */
    vuint16_t _unused_13:2;            /* Reserved */
    vuint16_t ELINK:1;                 /* Enable Link */
  } B;
} TCD_BITER3_TCD3_BITER_ELINKYES_tag;

typedef union TCD_BITER3_union_tag {
  TCD_BITER3_TCD3_BITER_ELINKNO_tag TCD3_BITER_ELINKNO; /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Disabled) */
  TCD_BITER3_TCD3_BITER_ELINKYES_tag TCD3_BITER_ELINKYES; /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Enabled) */
} TCD_BITER3_tag;

typedef union TCD_CH4_CSR_union_tag {  /* Channel Control and Status */
  vuint32_t R;
  struct {
    vuint32_t ERQ:1;                   /* Enable DMA Request */
    vuint32_t EARQ:1;                  /* Enable Asynchronous DMA Request In Stop Mode For Channel */
    vuint32_t EEI:1;                   /* Enable Error Interrupt */
    vuint32_t EBW:1;                   /* Enable Buffered Writes */
    vuint32_t _unused_4:26;            /* Reserved */
    vuint32_t DONE:1;                  /* Channel Done */
    vuint32_t ACTIVE:1;                /* Channel Active */
  } B;
} TCD_CH4_CSR_tag;

typedef union TCD_CH4_ES_union_tag {   /* Channel Error Status */
  vuint32_t R;
  struct {
    vuint32_t DBE:1;                   /* Destination Bus Error */
    vuint32_t SBE:1;                   /* Source Bus Error */
    vuint32_t SGE:1;                   /* Scatter/Gather Configuration Error */
    vuint32_t NCE:1;                   /* NBYTES/CITER Configuration Error */
    vuint32_t DOE:1;                   /* Destination Offset Error */
    vuint32_t DAE:1;                   /* Destination Address Error */
    vuint32_t SOE:1;                   /* Source Offset Error */
    vuint32_t SAE:1;                   /* Source Address Error */
    vuint32_t _unused_8:23;            /* Reserved */
    vuint32_t ERR:1;                   /* Error In Channel */
  } B;
} TCD_CH4_ES_tag;

typedef union TCD_CH4_INT_union_tag {  /* Channel Interrupt Status */
  vuint32_t R;
  struct {
    vuint32_t INT:1;                   /* Interrupt Request */
    vuint32_t _unused_1:31;            /* Reserved */
  } B;
} TCD_CH4_INT_tag;

typedef union TCD_CH4_SBR_union_tag {  /* Channel System Bus */
  vuint32_t R;
  struct {
    vuint32_t MID:4;                   /* Master ID */
    vuint32_t _unused_4:11;            /* Reserved */
    vuint32_t PAL:1;                   /* Privileged Access Level */
    vuint32_t EMI:1;                   /* Enable Master ID Replication */
    vuint32_t ATTR:3;                  /* Attribute Output */
    vuint32_t _unused_20:12;           /* Reserved */
  } B;
} TCD_CH4_SBR_tag;

typedef union TCD_CH4_PRI_union_tag {  /* Channel Priority */
  vuint32_t R;
  struct {
    vuint32_t APL:3;                   /* Arbitration Priority Level */
    vuint32_t _unused_3:27;            /* Reserved */
    vuint32_t DPA:1;                   /* Disable Preempt Ability */
    vuint32_t ECP:1;                   /* Enable Channel Preemption */
  } B;
} TCD_CH4_PRI_tag;

typedef union TCD_TCD4_SADDR_union_tag { /* TCD Source Address */
  vuint32_t R;
  struct {
    vuint32_t SADDR:32;                /* Source Address */
  } B;
} TCD_TCD4_SADDR_tag;

typedef union TCD_TCD4_SOFF_union_tag { /* TCD Signed Source Address Offset */
  vuint16_t R;
  struct {
    vuint16_t SOFF:16;                 /* Source Address Signed Offset */
  } B;
} TCD_TCD4_SOFF_tag;

typedef union TCD_TCD4_ATTR_union_tag { /* TCD Transfer Attributes */
  vuint16_t R;
  struct {
    vuint16_t DSIZE:3;                 /* Destination Data Transfer Size */
    vuint16_t DMOD:5;                  /* Destination Address Modulo */
    vuint16_t SSIZE:3;                 /* Source Data Transfer Size */
    vuint16_t SMOD:5;                  /* Source Address Modulo */
  } B;
} TCD_TCD4_ATTR_tag;

typedef union TCD_NBYTES4_TCD4_NBYTES_MLOFFNO_union_tag { /* TCD Transfer Size Without Minor Loop Offsets */
  vuint32_t R;
  struct {
    vuint32_t NBYTES:30;               /* Number of Bytes To Transfer Per Service Request */
    vuint32_t DMLOE:1;                 /* Destination Minor Loop Offset Enable */
    vuint32_t SMLOE:1;                 /* Source Minor Loop Offset Enable */
  } B;
} TCD_NBYTES4_TCD4_NBYTES_MLOFFNO_tag;

typedef union TCD_NBYTES4_TCD4_NBYTES_MLOFFYES_union_tag { /* TCD Transfer Size with Minor Loop Offsets */
  vuint32_t R;
  struct {
    vuint32_t NBYTES:10;               /* Number of Bytes To Transfer Per Service Request */
    vuint32_t MLOFF:20;                /* Minor Loop Offset */
    vuint32_t DMLOE:1;                 /* Destination Minor Loop Offset Enable */
    vuint32_t SMLOE:1;                 /* Source Minor Loop Offset Enable */
  } B;
} TCD_NBYTES4_TCD4_NBYTES_MLOFFYES_tag;

typedef union TCD_NBYTES4_union_tag {
  TCD_NBYTES4_TCD4_NBYTES_MLOFFNO_tag TCD4_NBYTES_MLOFFNO; /* TCD Transfer Size Without Minor Loop Offsets */
  TCD_NBYTES4_TCD4_NBYTES_MLOFFYES_tag TCD4_NBYTES_MLOFFYES; /* TCD Transfer Size with Minor Loop Offsets */
} TCD_NBYTES4_tag;

typedef union TCD_TCD4_SLAST_SDA_union_tag { /* TCD Last Source Address Adjustment / Store DADDR Address */
  vuint32_t R;
  struct {
    vuint32_t SLAST_SDA:32;            /* Last Source Address Adjustment / Store DADDR Address */
  } B;
} TCD_TCD4_SLAST_SDA_tag;

typedef union TCD_TCD4_DADDR_union_tag { /* TCD Destination Address */
  vuint32_t R;
  struct {
    vuint32_t DADDR:32;                /* Destination Address */
  } B;
} TCD_TCD4_DADDR_tag;

typedef union TCD_TCD4_DOFF_union_tag { /* TCD Signed Destination Address Offset */
  vuint16_t R;
  struct {
    vuint16_t DOFF:16;                 /* Destination Address Signed Offset */
  } B;
} TCD_TCD4_DOFF_tag;

typedef union TCD_CITER4_TCD4_CITER_ELINKNO_union_tag { /* TCD Current Major Loop Count (Minor Loop Channel Linking Disabled) */
  vuint16_t R;
  struct {
    vuint16_t CITER:15;                /* Current Major Iteration Count */
    vuint16_t ELINK:1;                 /* Enable Link */
  } B;
} TCD_CITER4_TCD4_CITER_ELINKNO_tag;

typedef union TCD_CITER4_TCD4_CITER_ELINKYES_union_tag { /* TCD Current Major Loop Count (Minor Loop Channel Linking Enabled) */
  vuint16_t R;
  struct {
    vuint16_t CITER:9;                 /* Current Major Iteration Count */
    vuint16_t LINKCH:4;                /* Minor Loop Link Channel Number */
    vuint16_t _unused_13:2;            /* Reserved */
    vuint16_t ELINK:1;                 /* Enable Link */
  } B;
} TCD_CITER4_TCD4_CITER_ELINKYES_tag;

typedef union TCD_CITER4_union_tag {
  TCD_CITER4_TCD4_CITER_ELINKNO_tag TCD4_CITER_ELINKNO; /* TCD Current Major Loop Count (Minor Loop Channel Linking Disabled) */
  TCD_CITER4_TCD4_CITER_ELINKYES_tag TCD4_CITER_ELINKYES; /* TCD Current Major Loop Count (Minor Loop Channel Linking Enabled) */
} TCD_CITER4_tag;

typedef union TCD_TCD4_DLAST_SGA_union_tag { /* TCD Last Destination Address Adjustment / Scatter Gather Address */
  vuint32_t R;
  struct {
    vuint32_t DLAST_SGA:32;            /* Last Destination Address Adjustment / Scatter Gather Address */
  } B;
} TCD_TCD4_DLAST_SGA_tag;

typedef union TCD_TCD4_CSR_union_tag { /* TCD Control and Status */
  vuint16_t R;
  struct {
    vuint16_t START:1;                 /* Channel Start */
    vuint16_t INTMAJOR:1;              /* Enable Interrupt If Major count complete */
    vuint16_t INTHALF:1;               /* Enable Interrupt If Major Counter Half-complete */
    vuint16_t DREQ:1;                  /* Disable Request */
    vuint16_t ESG:1;                   /* Enable Scatter/Gather Processing */
    vuint16_t MAJORELINK:1;            /* Enable Link When Major Loop Complete */
    vuint16_t EEOP:1;                  /* Enable End-Of-Packet Processing */
    vuint16_t ESDA:1;                  /* Enable Store Destination Address */
    vuint16_t MAJORLINKCH:4;           /* Major Loop Link Channel Number */
    vuint16_t _unused_12:2;            /* Reserved */
    vuint16_t BWC:2;                   /* Bandwidth Control */
  } B;
} TCD_TCD4_CSR_tag;

typedef union TCD_BITER4_TCD4_BITER_ELINKNO_union_tag { /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Disabled) */
  vuint16_t R;
  struct {
    vuint16_t BITER:15;                /* Starting Major Iteration Count */
    vuint16_t ELINK:1;                 /* Enables Link */
  } B;
} TCD_BITER4_TCD4_BITER_ELINKNO_tag;

typedef union TCD_BITER4_TCD4_BITER_ELINKYES_union_tag { /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Enabled) */
  vuint16_t R;
  struct {
    vuint16_t BITER:9;                 /* Starting Major Iteration Count */
    vuint16_t LINKCH:4;                /* Link Channel Number */
    vuint16_t _unused_13:2;            /* Reserved */
    vuint16_t ELINK:1;                 /* Enable Link */
  } B;
} TCD_BITER4_TCD4_BITER_ELINKYES_tag;

typedef union TCD_BITER4_union_tag {
  TCD_BITER4_TCD4_BITER_ELINKNO_tag TCD4_BITER_ELINKNO; /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Disabled) */
  TCD_BITER4_TCD4_BITER_ELINKYES_tag TCD4_BITER_ELINKYES; /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Enabled) */
} TCD_BITER4_tag;

typedef union TCD_CH5_CSR_union_tag {  /* Channel Control and Status */
  vuint32_t R;
  struct {
    vuint32_t ERQ:1;                   /* Enable DMA Request */
    vuint32_t EARQ:1;                  /* Enable Asynchronous DMA Request In Stop Mode For Channel */
    vuint32_t EEI:1;                   /* Enable Error Interrupt */
    vuint32_t EBW:1;                   /* Enable Buffered Writes */
    vuint32_t _unused_4:26;            /* Reserved */
    vuint32_t DONE:1;                  /* Channel Done */
    vuint32_t ACTIVE:1;                /* Channel Active */
  } B;
} TCD_CH5_CSR_tag;

typedef union TCD_CH5_ES_union_tag {   /* Channel Error Status */
  vuint32_t R;
  struct {
    vuint32_t DBE:1;                   /* Destination Bus Error */
    vuint32_t SBE:1;                   /* Source Bus Error */
    vuint32_t SGE:1;                   /* Scatter/Gather Configuration Error */
    vuint32_t NCE:1;                   /* NBYTES/CITER Configuration Error */
    vuint32_t DOE:1;                   /* Destination Offset Error */
    vuint32_t DAE:1;                   /* Destination Address Error */
    vuint32_t SOE:1;                   /* Source Offset Error */
    vuint32_t SAE:1;                   /* Source Address Error */
    vuint32_t _unused_8:23;            /* Reserved */
    vuint32_t ERR:1;                   /* Error In Channel */
  } B;
} TCD_CH5_ES_tag;

typedef union TCD_CH5_INT_union_tag {  /* Channel Interrupt Status */
  vuint32_t R;
  struct {
    vuint32_t INT:1;                   /* Interrupt Request */
    vuint32_t _unused_1:31;            /* Reserved */
  } B;
} TCD_CH5_INT_tag;

typedef union TCD_CH5_SBR_union_tag {  /* Channel System Bus */
  vuint32_t R;
  struct {
    vuint32_t MID:4;                   /* Master ID */
    vuint32_t _unused_4:11;            /* Reserved */
    vuint32_t PAL:1;                   /* Privileged Access Level */
    vuint32_t EMI:1;                   /* Enable Master ID Replication */
    vuint32_t ATTR:3;                  /* Attribute Output */
    vuint32_t _unused_20:12;           /* Reserved */
  } B;
} TCD_CH5_SBR_tag;

typedef union TCD_CH5_PRI_union_tag {  /* Channel Priority */
  vuint32_t R;
  struct {
    vuint32_t APL:3;                   /* Arbitration Priority Level */
    vuint32_t _unused_3:27;            /* Reserved */
    vuint32_t DPA:1;                   /* Disable Preempt Ability */
    vuint32_t ECP:1;                   /* Enable Channel Preemption */
  } B;
} TCD_CH5_PRI_tag;

typedef union TCD_TCD5_SADDR_union_tag { /* TCD Source Address */
  vuint32_t R;
  struct {
    vuint32_t SADDR:32;                /* Source Address */
  } B;
} TCD_TCD5_SADDR_tag;

typedef union TCD_TCD5_SOFF_union_tag { /* TCD Signed Source Address Offset */
  vuint16_t R;
  struct {
    vuint16_t SOFF:16;                 /* Source Address Signed Offset */
  } B;
} TCD_TCD5_SOFF_tag;

typedef union TCD_TCD5_ATTR_union_tag { /* TCD Transfer Attributes */
  vuint16_t R;
  struct {
    vuint16_t DSIZE:3;                 /* Destination Data Transfer Size */
    vuint16_t DMOD:5;                  /* Destination Address Modulo */
    vuint16_t SSIZE:3;                 /* Source Data Transfer Size */
    vuint16_t SMOD:5;                  /* Source Address Modulo */
  } B;
} TCD_TCD5_ATTR_tag;

typedef union TCD_NBYTES5_TCD5_NBYTES_MLOFFNO_union_tag { /* TCD Transfer Size Without Minor Loop Offsets */
  vuint32_t R;
  struct {
    vuint32_t NBYTES:30;               /* Number of Bytes To Transfer Per Service Request */
    vuint32_t DMLOE:1;                 /* Destination Minor Loop Offset Enable */
    vuint32_t SMLOE:1;                 /* Source Minor Loop Offset Enable */
  } B;
} TCD_NBYTES5_TCD5_NBYTES_MLOFFNO_tag;

typedef union TCD_NBYTES5_TCD5_NBYTES_MLOFFYES_union_tag { /* TCD Transfer Size with Minor Loop Offsets */
  vuint32_t R;
  struct {
    vuint32_t NBYTES:10;               /* Number of Bytes To Transfer Per Service Request */
    vuint32_t MLOFF:20;                /* Minor Loop Offset */
    vuint32_t DMLOE:1;                 /* Destination Minor Loop Offset Enable */
    vuint32_t SMLOE:1;                 /* Source Minor Loop Offset Enable */
  } B;
} TCD_NBYTES5_TCD5_NBYTES_MLOFFYES_tag;

typedef union TCD_NBYTES5_union_tag {
  TCD_NBYTES5_TCD5_NBYTES_MLOFFNO_tag TCD5_NBYTES_MLOFFNO; /* TCD Transfer Size Without Minor Loop Offsets */
  TCD_NBYTES5_TCD5_NBYTES_MLOFFYES_tag TCD5_NBYTES_MLOFFYES; /* TCD Transfer Size with Minor Loop Offsets */
} TCD_NBYTES5_tag;

typedef union TCD_TCD5_SLAST_SDA_union_tag { /* TCD Last Source Address Adjustment / Store DADDR Address */
  vuint32_t R;
  struct {
    vuint32_t SLAST_SDA:32;            /* Last Source Address Adjustment / Store DADDR Address */
  } B;
} TCD_TCD5_SLAST_SDA_tag;

typedef union TCD_TCD5_DADDR_union_tag { /* TCD Destination Address */
  vuint32_t R;
  struct {
    vuint32_t DADDR:32;                /* Destination Address */
  } B;
} TCD_TCD5_DADDR_tag;

typedef union TCD_TCD5_DOFF_union_tag { /* TCD Signed Destination Address Offset */
  vuint16_t R;
  struct {
    vuint16_t DOFF:16;                 /* Destination Address Signed Offset */
  } B;
} TCD_TCD5_DOFF_tag;

typedef union TCD_CITER5_TCD5_CITER_ELINKNO_union_tag { /* TCD Current Major Loop Count (Minor Loop Channel Linking Disabled) */
  vuint16_t R;
  struct {
    vuint16_t CITER:15;                /* Current Major Iteration Count */
    vuint16_t ELINK:1;                 /* Enable Link */
  } B;
} TCD_CITER5_TCD5_CITER_ELINKNO_tag;

typedef union TCD_CITER5_TCD5_CITER_ELINKYES_union_tag { /* TCD Current Major Loop Count (Minor Loop Channel Linking Enabled) */
  vuint16_t R;
  struct {
    vuint16_t CITER:9;                 /* Current Major Iteration Count */
    vuint16_t LINKCH:4;                /* Minor Loop Link Channel Number */
    vuint16_t _unused_13:2;            /* Reserved */
    vuint16_t ELINK:1;                 /* Enable Link */
  } B;
} TCD_CITER5_TCD5_CITER_ELINKYES_tag;

typedef union TCD_CITER5_union_tag {
  TCD_CITER5_TCD5_CITER_ELINKNO_tag TCD5_CITER_ELINKNO; /* TCD Current Major Loop Count (Minor Loop Channel Linking Disabled) */
  TCD_CITER5_TCD5_CITER_ELINKYES_tag TCD5_CITER_ELINKYES; /* TCD Current Major Loop Count (Minor Loop Channel Linking Enabled) */
} TCD_CITER5_tag;

typedef union TCD_TCD5_DLAST_SGA_union_tag { /* TCD Last Destination Address Adjustment / Scatter Gather Address */
  vuint32_t R;
  struct {
    vuint32_t DLAST_SGA:32;            /* Last Destination Address Adjustment / Scatter Gather Address */
  } B;
} TCD_TCD5_DLAST_SGA_tag;

typedef union TCD_TCD5_CSR_union_tag { /* TCD Control and Status */
  vuint16_t R;
  struct {
    vuint16_t START:1;                 /* Channel Start */
    vuint16_t INTMAJOR:1;              /* Enable Interrupt If Major count complete */
    vuint16_t INTHALF:1;               /* Enable Interrupt If Major Counter Half-complete */
    vuint16_t DREQ:1;                  /* Disable Request */
    vuint16_t ESG:1;                   /* Enable Scatter/Gather Processing */
    vuint16_t MAJORELINK:1;            /* Enable Link When Major Loop Complete */
    vuint16_t EEOP:1;                  /* Enable End-Of-Packet Processing */
    vuint16_t ESDA:1;                  /* Enable Store Destination Address */
    vuint16_t MAJORLINKCH:4;           /* Major Loop Link Channel Number */
    vuint16_t _unused_12:2;            /* Reserved */
    vuint16_t BWC:2;                   /* Bandwidth Control */
  } B;
} TCD_TCD5_CSR_tag;

typedef union TCD_BITER5_TCD5_BITER_ELINKNO_union_tag { /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Disabled) */
  vuint16_t R;
  struct {
    vuint16_t BITER:15;                /* Starting Major Iteration Count */
    vuint16_t ELINK:1;                 /* Enables Link */
  } B;
} TCD_BITER5_TCD5_BITER_ELINKNO_tag;

typedef union TCD_BITER5_TCD5_BITER_ELINKYES_union_tag { /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Enabled) */
  vuint16_t R;
  struct {
    vuint16_t BITER:9;                 /* Starting Major Iteration Count */
    vuint16_t LINKCH:4;                /* Link Channel Number */
    vuint16_t _unused_13:2;            /* Reserved */
    vuint16_t ELINK:1;                 /* Enable Link */
  } B;
} TCD_BITER5_TCD5_BITER_ELINKYES_tag;

typedef union TCD_BITER5_union_tag {
  TCD_BITER5_TCD5_BITER_ELINKNO_tag TCD5_BITER_ELINKNO; /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Disabled) */
  TCD_BITER5_TCD5_BITER_ELINKYES_tag TCD5_BITER_ELINKYES; /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Enabled) */
} TCD_BITER5_tag;

typedef union TCD_CH6_CSR_union_tag {  /* Channel Control and Status */
  vuint32_t R;
  struct {
    vuint32_t ERQ:1;                   /* Enable DMA Request */
    vuint32_t EARQ:1;                  /* Enable Asynchronous DMA Request In Stop Mode For Channel */
    vuint32_t EEI:1;                   /* Enable Error Interrupt */
    vuint32_t EBW:1;                   /* Enable Buffered Writes */
    vuint32_t _unused_4:26;            /* Reserved */
    vuint32_t DONE:1;                  /* Channel Done */
    vuint32_t ACTIVE:1;                /* Channel Active */
  } B;
} TCD_CH6_CSR_tag;

typedef union TCD_CH6_ES_union_tag {   /* Channel Error Status */
  vuint32_t R;
  struct {
    vuint32_t DBE:1;                   /* Destination Bus Error */
    vuint32_t SBE:1;                   /* Source Bus Error */
    vuint32_t SGE:1;                   /* Scatter/Gather Configuration Error */
    vuint32_t NCE:1;                   /* NBYTES/CITER Configuration Error */
    vuint32_t DOE:1;                   /* Destination Offset Error */
    vuint32_t DAE:1;                   /* Destination Address Error */
    vuint32_t SOE:1;                   /* Source Offset Error */
    vuint32_t SAE:1;                   /* Source Address Error */
    vuint32_t _unused_8:23;            /* Reserved */
    vuint32_t ERR:1;                   /* Error In Channel */
  } B;
} TCD_CH6_ES_tag;

typedef union TCD_CH6_INT_union_tag {  /* Channel Interrupt Status */
  vuint32_t R;
  struct {
    vuint32_t INT:1;                   /* Interrupt Request */
    vuint32_t _unused_1:31;            /* Reserved */
  } B;
} TCD_CH6_INT_tag;

typedef union TCD_CH6_SBR_union_tag {  /* Channel System Bus */
  vuint32_t R;
  struct {
    vuint32_t MID:4;                   /* Master ID */
    vuint32_t _unused_4:11;            /* Reserved */
    vuint32_t PAL:1;                   /* Privileged Access Level */
    vuint32_t EMI:1;                   /* Enable Master ID Replication */
    vuint32_t ATTR:3;                  /* Attribute Output */
    vuint32_t _unused_20:12;           /* Reserved */
  } B;
} TCD_CH6_SBR_tag;

typedef union TCD_CH6_PRI_union_tag {  /* Channel Priority */
  vuint32_t R;
  struct {
    vuint32_t APL:3;                   /* Arbitration Priority Level */
    vuint32_t _unused_3:27;            /* Reserved */
    vuint32_t DPA:1;                   /* Disable Preempt Ability */
    vuint32_t ECP:1;                   /* Enable Channel Preemption */
  } B;
} TCD_CH6_PRI_tag;

typedef union TCD_TCD6_SADDR_union_tag { /* TCD Source Address */
  vuint32_t R;
  struct {
    vuint32_t SADDR:32;                /* Source Address */
  } B;
} TCD_TCD6_SADDR_tag;

typedef union TCD_TCD6_SOFF_union_tag { /* TCD Signed Source Address Offset */
  vuint16_t R;
  struct {
    vuint16_t SOFF:16;                 /* Source Address Signed Offset */
  } B;
} TCD_TCD6_SOFF_tag;

typedef union TCD_TCD6_ATTR_union_tag { /* TCD Transfer Attributes */
  vuint16_t R;
  struct {
    vuint16_t DSIZE:3;                 /* Destination Data Transfer Size */
    vuint16_t DMOD:5;                  /* Destination Address Modulo */
    vuint16_t SSIZE:3;                 /* Source Data Transfer Size */
    vuint16_t SMOD:5;                  /* Source Address Modulo */
  } B;
} TCD_TCD6_ATTR_tag;

typedef union TCD_NBYTES6_TCD6_NBYTES_MLOFFNO_union_tag { /* TCD Transfer Size Without Minor Loop Offsets */
  vuint32_t R;
  struct {
    vuint32_t NBYTES:30;               /* Number of Bytes To Transfer Per Service Request */
    vuint32_t DMLOE:1;                 /* Destination Minor Loop Offset Enable */
    vuint32_t SMLOE:1;                 /* Source Minor Loop Offset Enable */
  } B;
} TCD_NBYTES6_TCD6_NBYTES_MLOFFNO_tag;

typedef union TCD_NBYTES6_TCD6_NBYTES_MLOFFYES_union_tag { /* TCD Transfer Size with Minor Loop Offsets */
  vuint32_t R;
  struct {
    vuint32_t NBYTES:10;               /* Number of Bytes To Transfer Per Service Request */
    vuint32_t MLOFF:20;                /* Minor Loop Offset */
    vuint32_t DMLOE:1;                 /* Destination Minor Loop Offset Enable */
    vuint32_t SMLOE:1;                 /* Source Minor Loop Offset Enable */
  } B;
} TCD_NBYTES6_TCD6_NBYTES_MLOFFYES_tag;

typedef union TCD_NBYTES6_union_tag {
  TCD_NBYTES6_TCD6_NBYTES_MLOFFNO_tag TCD6_NBYTES_MLOFFNO; /* TCD Transfer Size Without Minor Loop Offsets */
  TCD_NBYTES6_TCD6_NBYTES_MLOFFYES_tag TCD6_NBYTES_MLOFFYES; /* TCD Transfer Size with Minor Loop Offsets */
} TCD_NBYTES6_tag;

typedef union TCD_TCD6_SLAST_SDA_union_tag { /* TCD Last Source Address Adjustment / Store DADDR Address */
  vuint32_t R;
  struct {
    vuint32_t SLAST_SDA:32;            /* Last Source Address Adjustment / Store DADDR Address */
  } B;
} TCD_TCD6_SLAST_SDA_tag;

typedef union TCD_TCD6_DADDR_union_tag { /* TCD Destination Address */
  vuint32_t R;
  struct {
    vuint32_t DADDR:32;                /* Destination Address */
  } B;
} TCD_TCD6_DADDR_tag;

typedef union TCD_TCD6_DOFF_union_tag { /* TCD Signed Destination Address Offset */
  vuint16_t R;
  struct {
    vuint16_t DOFF:16;                 /* Destination Address Signed Offset */
  } B;
} TCD_TCD6_DOFF_tag;

typedef union TCD_CITER6_TCD6_CITER_ELINKNO_union_tag { /* TCD Current Major Loop Count (Minor Loop Channel Linking Disabled) */
  vuint16_t R;
  struct {
    vuint16_t CITER:15;                /* Current Major Iteration Count */
    vuint16_t ELINK:1;                 /* Enable Link */
  } B;
} TCD_CITER6_TCD6_CITER_ELINKNO_tag;

typedef union TCD_CITER6_TCD6_CITER_ELINKYES_union_tag { /* TCD Current Major Loop Count (Minor Loop Channel Linking Enabled) */
  vuint16_t R;
  struct {
    vuint16_t CITER:9;                 /* Current Major Iteration Count */
    vuint16_t LINKCH:4;                /* Minor Loop Link Channel Number */
    vuint16_t _unused_13:2;            /* Reserved */
    vuint16_t ELINK:1;                 /* Enable Link */
  } B;
} TCD_CITER6_TCD6_CITER_ELINKYES_tag;

typedef union TCD_CITER6_union_tag {
  TCD_CITER6_TCD6_CITER_ELINKNO_tag TCD6_CITER_ELINKNO; /* TCD Current Major Loop Count (Minor Loop Channel Linking Disabled) */
  TCD_CITER6_TCD6_CITER_ELINKYES_tag TCD6_CITER_ELINKYES; /* TCD Current Major Loop Count (Minor Loop Channel Linking Enabled) */
} TCD_CITER6_tag;

typedef union TCD_TCD6_DLAST_SGA_union_tag { /* TCD Last Destination Address Adjustment / Scatter Gather Address */
  vuint32_t R;
  struct {
    vuint32_t DLAST_SGA:32;            /* Last Destination Address Adjustment / Scatter Gather Address */
  } B;
} TCD_TCD6_DLAST_SGA_tag;

typedef union TCD_TCD6_CSR_union_tag { /* TCD Control and Status */
  vuint16_t R;
  struct {
    vuint16_t START:1;                 /* Channel Start */
    vuint16_t INTMAJOR:1;              /* Enable Interrupt If Major count complete */
    vuint16_t INTHALF:1;               /* Enable Interrupt If Major Counter Half-complete */
    vuint16_t DREQ:1;                  /* Disable Request */
    vuint16_t ESG:1;                   /* Enable Scatter/Gather Processing */
    vuint16_t MAJORELINK:1;            /* Enable Link When Major Loop Complete */
    vuint16_t EEOP:1;                  /* Enable End-Of-Packet Processing */
    vuint16_t ESDA:1;                  /* Enable Store Destination Address */
    vuint16_t MAJORLINKCH:4;           /* Major Loop Link Channel Number */
    vuint16_t _unused_12:2;            /* Reserved */
    vuint16_t BWC:2;                   /* Bandwidth Control */
  } B;
} TCD_TCD6_CSR_tag;

typedef union TCD_BITER6_TCD6_BITER_ELINKNO_union_tag { /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Disabled) */
  vuint16_t R;
  struct {
    vuint16_t BITER:15;                /* Starting Major Iteration Count */
    vuint16_t ELINK:1;                 /* Enables Link */
  } B;
} TCD_BITER6_TCD6_BITER_ELINKNO_tag;

typedef union TCD_BITER6_TCD6_BITER_ELINKYES_union_tag { /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Enabled) */
  vuint16_t R;
  struct {
    vuint16_t BITER:9;                 /* Starting Major Iteration Count */
    vuint16_t LINKCH:4;                /* Link Channel Number */
    vuint16_t _unused_13:2;            /* Reserved */
    vuint16_t ELINK:1;                 /* Enable Link */
  } B;
} TCD_BITER6_TCD6_BITER_ELINKYES_tag;

typedef union TCD_BITER6_union_tag {
  TCD_BITER6_TCD6_BITER_ELINKNO_tag TCD6_BITER_ELINKNO; /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Disabled) */
  TCD_BITER6_TCD6_BITER_ELINKYES_tag TCD6_BITER_ELINKYES; /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Enabled) */
} TCD_BITER6_tag;

typedef union TCD_CH7_CSR_union_tag {  /* Channel Control and Status */
  vuint32_t R;
  struct {
    vuint32_t ERQ:1;                   /* Enable DMA Request */
    vuint32_t EARQ:1;                  /* Enable Asynchronous DMA Request In Stop Mode For Channel */
    vuint32_t EEI:1;                   /* Enable Error Interrupt */
    vuint32_t EBW:1;                   /* Enable Buffered Writes */
    vuint32_t _unused_4:26;            /* Reserved */
    vuint32_t DONE:1;                  /* Channel Done */
    vuint32_t ACTIVE:1;                /* Channel Active */
  } B;
} TCD_CH7_CSR_tag;

typedef union TCD_CH7_ES_union_tag {   /* Channel Error Status */
  vuint32_t R;
  struct {
    vuint32_t DBE:1;                   /* Destination Bus Error */
    vuint32_t SBE:1;                   /* Source Bus Error */
    vuint32_t SGE:1;                   /* Scatter/Gather Configuration Error */
    vuint32_t NCE:1;                   /* NBYTES/CITER Configuration Error */
    vuint32_t DOE:1;                   /* Destination Offset Error */
    vuint32_t DAE:1;                   /* Destination Address Error */
    vuint32_t SOE:1;                   /* Source Offset Error */
    vuint32_t SAE:1;                   /* Source Address Error */
    vuint32_t _unused_8:23;            /* Reserved */
    vuint32_t ERR:1;                   /* Error In Channel */
  } B;
} TCD_CH7_ES_tag;

typedef union TCD_CH7_INT_union_tag {  /* Channel Interrupt Status */
  vuint32_t R;
  struct {
    vuint32_t INT:1;                   /* Interrupt Request */
    vuint32_t _unused_1:31;            /* Reserved */
  } B;
} TCD_CH7_INT_tag;

typedef union TCD_CH7_SBR_union_tag {  /* Channel System Bus */
  vuint32_t R;
  struct {
    vuint32_t MID:4;                   /* Master ID */
    vuint32_t _unused_4:11;            /* Reserved */
    vuint32_t PAL:1;                   /* Privileged Access Level */
    vuint32_t EMI:1;                   /* Enable Master ID Replication */
    vuint32_t ATTR:3;                  /* Attribute Output */
    vuint32_t _unused_20:12;           /* Reserved */
  } B;
} TCD_CH7_SBR_tag;

typedef union TCD_CH7_PRI_union_tag {  /* Channel Priority */
  vuint32_t R;
  struct {
    vuint32_t APL:3;                   /* Arbitration Priority Level */
    vuint32_t _unused_3:27;            /* Reserved */
    vuint32_t DPA:1;                   /* Disable Preempt Ability */
    vuint32_t ECP:1;                   /* Enable Channel Preemption */
  } B;
} TCD_CH7_PRI_tag;

typedef union TCD_TCD7_SADDR_union_tag { /* TCD Source Address */
  vuint32_t R;
  struct {
    vuint32_t SADDR:32;                /* Source Address */
  } B;
} TCD_TCD7_SADDR_tag;

typedef union TCD_TCD7_SOFF_union_tag { /* TCD Signed Source Address Offset */
  vuint16_t R;
  struct {
    vuint16_t SOFF:16;                 /* Source Address Signed Offset */
  } B;
} TCD_TCD7_SOFF_tag;

typedef union TCD_TCD7_ATTR_union_tag { /* TCD Transfer Attributes */
  vuint16_t R;
  struct {
    vuint16_t DSIZE:3;                 /* Destination Data Transfer Size */
    vuint16_t DMOD:5;                  /* Destination Address Modulo */
    vuint16_t SSIZE:3;                 /* Source Data Transfer Size */
    vuint16_t SMOD:5;                  /* Source Address Modulo */
  } B;
} TCD_TCD7_ATTR_tag;

typedef union TCD_NBYTES7_TCD7_NBYTES_MLOFFNO_union_tag { /* TCD Transfer Size Without Minor Loop Offsets */
  vuint32_t R;
  struct {
    vuint32_t NBYTES:30;               /* Number of Bytes To Transfer Per Service Request */
    vuint32_t DMLOE:1;                 /* Destination Minor Loop Offset Enable */
    vuint32_t SMLOE:1;                 /* Source Minor Loop Offset Enable */
  } B;
} TCD_NBYTES7_TCD7_NBYTES_MLOFFNO_tag;

typedef union TCD_NBYTES7_TCD7_NBYTES_MLOFFYES_union_tag { /* TCD Transfer Size with Minor Loop Offsets */
  vuint32_t R;
  struct {
    vuint32_t NBYTES:10;               /* Number of Bytes To Transfer Per Service Request */
    vuint32_t MLOFF:20;                /* Minor Loop Offset */
    vuint32_t DMLOE:1;                 /* Destination Minor Loop Offset Enable */
    vuint32_t SMLOE:1;                 /* Source Minor Loop Offset Enable */
  } B;
} TCD_NBYTES7_TCD7_NBYTES_MLOFFYES_tag;

typedef union TCD_NBYTES7_union_tag {
  TCD_NBYTES7_TCD7_NBYTES_MLOFFNO_tag TCD7_NBYTES_MLOFFNO; /* TCD Transfer Size Without Minor Loop Offsets */
  TCD_NBYTES7_TCD7_NBYTES_MLOFFYES_tag TCD7_NBYTES_MLOFFYES; /* TCD Transfer Size with Minor Loop Offsets */
} TCD_NBYTES7_tag;

typedef union TCD_TCD7_SLAST_SDA_union_tag { /* TCD Last Source Address Adjustment / Store DADDR Address */
  vuint32_t R;
  struct {
    vuint32_t SLAST_SDA:32;            /* Last Source Address Adjustment / Store DADDR Address */
  } B;
} TCD_TCD7_SLAST_SDA_tag;

typedef union TCD_TCD7_DADDR_union_tag { /* TCD Destination Address */
  vuint32_t R;
  struct {
    vuint32_t DADDR:32;                /* Destination Address */
  } B;
} TCD_TCD7_DADDR_tag;

typedef union TCD_TCD7_DOFF_union_tag { /* TCD Signed Destination Address Offset */
  vuint16_t R;
  struct {
    vuint16_t DOFF:16;                 /* Destination Address Signed Offset */
  } B;
} TCD_TCD7_DOFF_tag;

typedef union TCD_CITER7_TCD7_CITER_ELINKNO_union_tag { /* TCD Current Major Loop Count (Minor Loop Channel Linking Disabled) */
  vuint16_t R;
  struct {
    vuint16_t CITER:15;                /* Current Major Iteration Count */
    vuint16_t ELINK:1;                 /* Enable Link */
  } B;
} TCD_CITER7_TCD7_CITER_ELINKNO_tag;

typedef union TCD_CITER7_TCD7_CITER_ELINKYES_union_tag { /* TCD Current Major Loop Count (Minor Loop Channel Linking Enabled) */
  vuint16_t R;
  struct {
    vuint16_t CITER:9;                 /* Current Major Iteration Count */
    vuint16_t LINKCH:4;                /* Minor Loop Link Channel Number */
    vuint16_t _unused_13:2;            /* Reserved */
    vuint16_t ELINK:1;                 /* Enable Link */
  } B;
} TCD_CITER7_TCD7_CITER_ELINKYES_tag;

typedef union TCD_CITER7_union_tag {
  TCD_CITER7_TCD7_CITER_ELINKNO_tag TCD7_CITER_ELINKNO; /* TCD Current Major Loop Count (Minor Loop Channel Linking Disabled) */
  TCD_CITER7_TCD7_CITER_ELINKYES_tag TCD7_CITER_ELINKYES; /* TCD Current Major Loop Count (Minor Loop Channel Linking Enabled) */
} TCD_CITER7_tag;

typedef union TCD_TCD7_DLAST_SGA_union_tag { /* TCD Last Destination Address Adjustment / Scatter Gather Address */
  vuint32_t R;
  struct {
    vuint32_t DLAST_SGA:32;            /* Last Destination Address Adjustment / Scatter Gather Address */
  } B;
} TCD_TCD7_DLAST_SGA_tag;

typedef union TCD_TCD7_CSR_union_tag { /* TCD Control and Status */
  vuint16_t R;
  struct {
    vuint16_t START:1;                 /* Channel Start */
    vuint16_t INTMAJOR:1;              /* Enable Interrupt If Major count complete */
    vuint16_t INTHALF:1;               /* Enable Interrupt If Major Counter Half-complete */
    vuint16_t DREQ:1;                  /* Disable Request */
    vuint16_t ESG:1;                   /* Enable Scatter/Gather Processing */
    vuint16_t MAJORELINK:1;            /* Enable Link When Major Loop Complete */
    vuint16_t EEOP:1;                  /* Enable End-Of-Packet Processing */
    vuint16_t ESDA:1;                  /* Enable Store Destination Address */
    vuint16_t MAJORLINKCH:4;           /* Major Loop Link Channel Number */
    vuint16_t _unused_12:2;            /* Reserved */
    vuint16_t BWC:2;                   /* Bandwidth Control */
  } B;
} TCD_TCD7_CSR_tag;

typedef union TCD_BITER7_TCD7_BITER_ELINKNO_union_tag { /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Disabled) */
  vuint16_t R;
  struct {
    vuint16_t BITER:15;                /* Starting Major Iteration Count */
    vuint16_t ELINK:1;                 /* Enables Link */
  } B;
} TCD_BITER7_TCD7_BITER_ELINKNO_tag;

typedef union TCD_BITER7_TCD7_BITER_ELINKYES_union_tag { /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Enabled) */
  vuint16_t R;
  struct {
    vuint16_t BITER:9;                 /* Starting Major Iteration Count */
    vuint16_t LINKCH:4;                /* Link Channel Number */
    vuint16_t _unused_13:2;            /* Reserved */
    vuint16_t ELINK:1;                 /* Enable Link */
  } B;
} TCD_BITER7_TCD7_BITER_ELINKYES_tag;

typedef union TCD_BITER7_union_tag {
  TCD_BITER7_TCD7_BITER_ELINKNO_tag TCD7_BITER_ELINKNO; /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Disabled) */
  TCD_BITER7_TCD7_BITER_ELINKYES_tag TCD7_BITER_ELINKYES; /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Enabled) */
} TCD_BITER7_tag;

typedef union TCD_CH8_CSR_union_tag {  /* Channel Control and Status */
  vuint32_t R;
  struct {
    vuint32_t ERQ:1;                   /* Enable DMA Request */
    vuint32_t EARQ:1;                  /* Enable Asynchronous DMA Request In Stop Mode For Channel */
    vuint32_t EEI:1;                   /* Enable Error Interrupt */
    vuint32_t EBW:1;                   /* Enable Buffered Writes */
    vuint32_t _unused_4:26;            /* Reserved */
    vuint32_t DONE:1;                  /* Channel Done */
    vuint32_t ACTIVE:1;                /* Channel Active */
  } B;
} TCD_CH8_CSR_tag;

typedef union TCD_CH8_ES_union_tag {   /* Channel Error Status */
  vuint32_t R;
  struct {
    vuint32_t DBE:1;                   /* Destination Bus Error */
    vuint32_t SBE:1;                   /* Source Bus Error */
    vuint32_t SGE:1;                   /* Scatter/Gather Configuration Error */
    vuint32_t NCE:1;                   /* NBYTES/CITER Configuration Error */
    vuint32_t DOE:1;                   /* Destination Offset Error */
    vuint32_t DAE:1;                   /* Destination Address Error */
    vuint32_t SOE:1;                   /* Source Offset Error */
    vuint32_t SAE:1;                   /* Source Address Error */
    vuint32_t _unused_8:23;            /* Reserved */
    vuint32_t ERR:1;                   /* Error In Channel */
  } B;
} TCD_CH8_ES_tag;

typedef union TCD_CH8_INT_union_tag {  /* Channel Interrupt Status */
  vuint32_t R;
  struct {
    vuint32_t INT:1;                   /* Interrupt Request */
    vuint32_t _unused_1:31;            /* Reserved */
  } B;
} TCD_CH8_INT_tag;

typedef union TCD_CH8_SBR_union_tag {  /* Channel System Bus */
  vuint32_t R;
  struct {
    vuint32_t MID:4;                   /* Master ID */
    vuint32_t _unused_4:11;            /* Reserved */
    vuint32_t PAL:1;                   /* Privileged Access Level */
    vuint32_t EMI:1;                   /* Enable Master ID Replication */
    vuint32_t ATTR:3;                  /* Attribute Output */
    vuint32_t _unused_20:12;           /* Reserved */
  } B;
} TCD_CH8_SBR_tag;

typedef union TCD_CH8_PRI_union_tag {  /* Channel Priority */
  vuint32_t R;
  struct {
    vuint32_t APL:3;                   /* Arbitration Priority Level */
    vuint32_t _unused_3:27;            /* Reserved */
    vuint32_t DPA:1;                   /* Disable Preempt Ability */
    vuint32_t ECP:1;                   /* Enable Channel Preemption */
  } B;
} TCD_CH8_PRI_tag;

typedef union TCD_TCD8_SADDR_union_tag { /* TCD Source Address */
  vuint32_t R;
  struct {
    vuint32_t SADDR:32;                /* Source Address */
  } B;
} TCD_TCD8_SADDR_tag;

typedef union TCD_TCD8_SOFF_union_tag { /* TCD Signed Source Address Offset */
  vuint16_t R;
  struct {
    vuint16_t SOFF:16;                 /* Source Address Signed Offset */
  } B;
} TCD_TCD8_SOFF_tag;

typedef union TCD_TCD8_ATTR_union_tag { /* TCD Transfer Attributes */
  vuint16_t R;
  struct {
    vuint16_t DSIZE:3;                 /* Destination Data Transfer Size */
    vuint16_t DMOD:5;                  /* Destination Address Modulo */
    vuint16_t SSIZE:3;                 /* Source Data Transfer Size */
    vuint16_t SMOD:5;                  /* Source Address Modulo */
  } B;
} TCD_TCD8_ATTR_tag;

typedef union TCD_NBYTES8_TCD8_NBYTES_MLOFFNO_union_tag { /* TCD Transfer Size Without Minor Loop Offsets */
  vuint32_t R;
  struct {
    vuint32_t NBYTES:30;               /* Number of Bytes To Transfer Per Service Request */
    vuint32_t DMLOE:1;                 /* Destination Minor Loop Offset Enable */
    vuint32_t SMLOE:1;                 /* Source Minor Loop Offset Enable */
  } B;
} TCD_NBYTES8_TCD8_NBYTES_MLOFFNO_tag;

typedef union TCD_NBYTES8_TCD8_NBYTES_MLOFFYES_union_tag { /* TCD Transfer Size with Minor Loop Offsets */
  vuint32_t R;
  struct {
    vuint32_t NBYTES:10;               /* Number of Bytes To Transfer Per Service Request */
    vuint32_t MLOFF:20;                /* Minor Loop Offset */
    vuint32_t DMLOE:1;                 /* Destination Minor Loop Offset Enable */
    vuint32_t SMLOE:1;                 /* Source Minor Loop Offset Enable */
  } B;
} TCD_NBYTES8_TCD8_NBYTES_MLOFFYES_tag;

typedef union TCD_NBYTES8_union_tag {
  TCD_NBYTES8_TCD8_NBYTES_MLOFFNO_tag TCD8_NBYTES_MLOFFNO; /* TCD Transfer Size Without Minor Loop Offsets */
  TCD_NBYTES8_TCD8_NBYTES_MLOFFYES_tag TCD8_NBYTES_MLOFFYES; /* TCD Transfer Size with Minor Loop Offsets */
} TCD_NBYTES8_tag;

typedef union TCD_TCD8_SLAST_SDA_union_tag { /* TCD Last Source Address Adjustment / Store DADDR Address */
  vuint32_t R;
  struct {
    vuint32_t SLAST_SDA:32;            /* Last Source Address Adjustment / Store DADDR Address */
  } B;
} TCD_TCD8_SLAST_SDA_tag;

typedef union TCD_TCD8_DADDR_union_tag { /* TCD Destination Address */
  vuint32_t R;
  struct {
    vuint32_t DADDR:32;                /* Destination Address */
  } B;
} TCD_TCD8_DADDR_tag;

typedef union TCD_TCD8_DOFF_union_tag { /* TCD Signed Destination Address Offset */
  vuint16_t R;
  struct {
    vuint16_t DOFF:16;                 /* Destination Address Signed Offset */
  } B;
} TCD_TCD8_DOFF_tag;

typedef union TCD_CITER8_TCD8_CITER_ELINKNO_union_tag { /* TCD Current Major Loop Count (Minor Loop Channel Linking Disabled) */
  vuint16_t R;
  struct {
    vuint16_t CITER:15;                /* Current Major Iteration Count */
    vuint16_t ELINK:1;                 /* Enable Link */
  } B;
} TCD_CITER8_TCD8_CITER_ELINKNO_tag;

typedef union TCD_CITER8_TCD8_CITER_ELINKYES_union_tag { /* TCD Current Major Loop Count (Minor Loop Channel Linking Enabled) */
  vuint16_t R;
  struct {
    vuint16_t CITER:9;                 /* Current Major Iteration Count */
    vuint16_t LINKCH:4;                /* Minor Loop Link Channel Number */
    vuint16_t _unused_13:2;            /* Reserved */
    vuint16_t ELINK:1;                 /* Enable Link */
  } B;
} TCD_CITER8_TCD8_CITER_ELINKYES_tag;

typedef union TCD_CITER8_union_tag {
  TCD_CITER8_TCD8_CITER_ELINKNO_tag TCD8_CITER_ELINKNO; /* TCD Current Major Loop Count (Minor Loop Channel Linking Disabled) */
  TCD_CITER8_TCD8_CITER_ELINKYES_tag TCD8_CITER_ELINKYES; /* TCD Current Major Loop Count (Minor Loop Channel Linking Enabled) */
} TCD_CITER8_tag;

typedef union TCD_TCD8_DLAST_SGA_union_tag { /* TCD Last Destination Address Adjustment / Scatter Gather Address */
  vuint32_t R;
  struct {
    vuint32_t DLAST_SGA:32;            /* Last Destination Address Adjustment / Scatter Gather Address */
  } B;
} TCD_TCD8_DLAST_SGA_tag;

typedef union TCD_TCD8_CSR_union_tag { /* TCD Control and Status */
  vuint16_t R;
  struct {
    vuint16_t START:1;                 /* Channel Start */
    vuint16_t INTMAJOR:1;              /* Enable Interrupt If Major count complete */
    vuint16_t INTHALF:1;               /* Enable Interrupt If Major Counter Half-complete */
    vuint16_t DREQ:1;                  /* Disable Request */
    vuint16_t ESG:1;                   /* Enable Scatter/Gather Processing */
    vuint16_t MAJORELINK:1;            /* Enable Link When Major Loop Complete */
    vuint16_t EEOP:1;                  /* Enable End-Of-Packet Processing */
    vuint16_t ESDA:1;                  /* Enable Store Destination Address */
    vuint16_t MAJORLINKCH:4;           /* Major Loop Link Channel Number */
    vuint16_t _unused_12:2;            /* Reserved */
    vuint16_t BWC:2;                   /* Bandwidth Control */
  } B;
} TCD_TCD8_CSR_tag;

typedef union TCD_BITER8_TCD8_BITER_ELINKNO_union_tag { /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Disabled) */
  vuint16_t R;
  struct {
    vuint16_t BITER:15;                /* Starting Major Iteration Count */
    vuint16_t ELINK:1;                 /* Enables Link */
  } B;
} TCD_BITER8_TCD8_BITER_ELINKNO_tag;

typedef union TCD_BITER8_TCD8_BITER_ELINKYES_union_tag { /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Enabled) */
  vuint16_t R;
  struct {
    vuint16_t BITER:9;                 /* Starting Major Iteration Count */
    vuint16_t LINKCH:4;                /* Link Channel Number */
    vuint16_t _unused_13:2;            /* Reserved */
    vuint16_t ELINK:1;                 /* Enable Link */
  } B;
} TCD_BITER8_TCD8_BITER_ELINKYES_tag;

typedef union TCD_BITER8_union_tag {
  TCD_BITER8_TCD8_BITER_ELINKNO_tag TCD8_BITER_ELINKNO; /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Disabled) */
  TCD_BITER8_TCD8_BITER_ELINKYES_tag TCD8_BITER_ELINKYES; /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Enabled) */
} TCD_BITER8_tag;

typedef union TCD_CH9_CSR_union_tag {  /* Channel Control and Status */
  vuint32_t R;
  struct {
    vuint32_t ERQ:1;                   /* Enable DMA Request */
    vuint32_t EARQ:1;                  /* Enable Asynchronous DMA Request In Stop Mode For Channel */
    vuint32_t EEI:1;                   /* Enable Error Interrupt */
    vuint32_t EBW:1;                   /* Enable Buffered Writes */
    vuint32_t _unused_4:26;            /* Reserved */
    vuint32_t DONE:1;                  /* Channel Done */
    vuint32_t ACTIVE:1;                /* Channel Active */
  } B;
} TCD_CH9_CSR_tag;

typedef union TCD_CH9_ES_union_tag {   /* Channel Error Status */
  vuint32_t R;
  struct {
    vuint32_t DBE:1;                   /* Destination Bus Error */
    vuint32_t SBE:1;                   /* Source Bus Error */
    vuint32_t SGE:1;                   /* Scatter/Gather Configuration Error */
    vuint32_t NCE:1;                   /* NBYTES/CITER Configuration Error */
    vuint32_t DOE:1;                   /* Destination Offset Error */
    vuint32_t DAE:1;                   /* Destination Address Error */
    vuint32_t SOE:1;                   /* Source Offset Error */
    vuint32_t SAE:1;                   /* Source Address Error */
    vuint32_t _unused_8:23;            /* Reserved */
    vuint32_t ERR:1;                   /* Error In Channel */
  } B;
} TCD_CH9_ES_tag;

typedef union TCD_CH9_INT_union_tag {  /* Channel Interrupt Status */
  vuint32_t R;
  struct {
    vuint32_t INT:1;                   /* Interrupt Request */
    vuint32_t _unused_1:31;            /* Reserved */
  } B;
} TCD_CH9_INT_tag;

typedef union TCD_CH9_SBR_union_tag {  /* Channel System Bus */
  vuint32_t R;
  struct {
    vuint32_t MID:4;                   /* Master ID */
    vuint32_t _unused_4:11;            /* Reserved */
    vuint32_t PAL:1;                   /* Privileged Access Level */
    vuint32_t EMI:1;                   /* Enable Master ID Replication */
    vuint32_t ATTR:3;                  /* Attribute Output */
    vuint32_t _unused_20:12;           /* Reserved */
  } B;
} TCD_CH9_SBR_tag;

typedef union TCD_CH9_PRI_union_tag {  /* Channel Priority */
  vuint32_t R;
  struct {
    vuint32_t APL:3;                   /* Arbitration Priority Level */
    vuint32_t _unused_3:27;            /* Reserved */
    vuint32_t DPA:1;                   /* Disable Preempt Ability */
    vuint32_t ECP:1;                   /* Enable Channel Preemption */
  } B;
} TCD_CH9_PRI_tag;

typedef union TCD_TCD9_SADDR_union_tag { /* TCD Source Address */
  vuint32_t R;
  struct {
    vuint32_t SADDR:32;                /* Source Address */
  } B;
} TCD_TCD9_SADDR_tag;

typedef union TCD_TCD9_SOFF_union_tag { /* TCD Signed Source Address Offset */
  vuint16_t R;
  struct {
    vuint16_t SOFF:16;                 /* Source Address Signed Offset */
  } B;
} TCD_TCD9_SOFF_tag;

typedef union TCD_TCD9_ATTR_union_tag { /* TCD Transfer Attributes */
  vuint16_t R;
  struct {
    vuint16_t DSIZE:3;                 /* Destination Data Transfer Size */
    vuint16_t DMOD:5;                  /* Destination Address Modulo */
    vuint16_t SSIZE:3;                 /* Source Data Transfer Size */
    vuint16_t SMOD:5;                  /* Source Address Modulo */
  } B;
} TCD_TCD9_ATTR_tag;

typedef union TCD_NBYTES9_TCD9_NBYTES_MLOFFNO_union_tag { /* TCD Transfer Size Without Minor Loop Offsets */
  vuint32_t R;
  struct {
    vuint32_t NBYTES:30;               /* Number of Bytes To Transfer Per Service Request */
    vuint32_t DMLOE:1;                 /* Destination Minor Loop Offset Enable */
    vuint32_t SMLOE:1;                 /* Source Minor Loop Offset Enable */
  } B;
} TCD_NBYTES9_TCD9_NBYTES_MLOFFNO_tag;

typedef union TCD_NBYTES9_TCD9_NBYTES_MLOFFYES_union_tag { /* TCD Transfer Size with Minor Loop Offsets */
  vuint32_t R;
  struct {
    vuint32_t NBYTES:10;               /* Number of Bytes To Transfer Per Service Request */
    vuint32_t MLOFF:20;                /* Minor Loop Offset */
    vuint32_t DMLOE:1;                 /* Destination Minor Loop Offset Enable */
    vuint32_t SMLOE:1;                 /* Source Minor Loop Offset Enable */
  } B;
} TCD_NBYTES9_TCD9_NBYTES_MLOFFYES_tag;

typedef union TCD_NBYTES9_union_tag {
  TCD_NBYTES9_TCD9_NBYTES_MLOFFNO_tag TCD9_NBYTES_MLOFFNO; /* TCD Transfer Size Without Minor Loop Offsets */
  TCD_NBYTES9_TCD9_NBYTES_MLOFFYES_tag TCD9_NBYTES_MLOFFYES; /* TCD Transfer Size with Minor Loop Offsets */
} TCD_NBYTES9_tag;

typedef union TCD_TCD9_SLAST_SDA_union_tag { /* TCD Last Source Address Adjustment / Store DADDR Address */
  vuint32_t R;
  struct {
    vuint32_t SLAST_SDA:32;            /* Last Source Address Adjustment / Store DADDR Address */
  } B;
} TCD_TCD9_SLAST_SDA_tag;

typedef union TCD_TCD9_DADDR_union_tag { /* TCD Destination Address */
  vuint32_t R;
  struct {
    vuint32_t DADDR:32;                /* Destination Address */
  } B;
} TCD_TCD9_DADDR_tag;

typedef union TCD_TCD9_DOFF_union_tag { /* TCD Signed Destination Address Offset */
  vuint16_t R;
  struct {
    vuint16_t DOFF:16;                 /* Destination Address Signed Offset */
  } B;
} TCD_TCD9_DOFF_tag;

typedef union TCD_CITER9_TCD9_CITER_ELINKNO_union_tag { /* TCD Current Major Loop Count (Minor Loop Channel Linking Disabled) */
  vuint16_t R;
  struct {
    vuint16_t CITER:15;                /* Current Major Iteration Count */
    vuint16_t ELINK:1;                 /* Enable Link */
  } B;
} TCD_CITER9_TCD9_CITER_ELINKNO_tag;

typedef union TCD_CITER9_TCD9_CITER_ELINKYES_union_tag { /* TCD Current Major Loop Count (Minor Loop Channel Linking Enabled) */
  vuint16_t R;
  struct {
    vuint16_t CITER:9;                 /* Current Major Iteration Count */
    vuint16_t LINKCH:4;                /* Minor Loop Link Channel Number */
    vuint16_t _unused_13:2;            /* Reserved */
    vuint16_t ELINK:1;                 /* Enable Link */
  } B;
} TCD_CITER9_TCD9_CITER_ELINKYES_tag;

typedef union TCD_CITER9_union_tag {
  TCD_CITER9_TCD9_CITER_ELINKNO_tag TCD9_CITER_ELINKNO; /* TCD Current Major Loop Count (Minor Loop Channel Linking Disabled) */
  TCD_CITER9_TCD9_CITER_ELINKYES_tag TCD9_CITER_ELINKYES; /* TCD Current Major Loop Count (Minor Loop Channel Linking Enabled) */
} TCD_CITER9_tag;

typedef union TCD_TCD9_DLAST_SGA_union_tag { /* TCD Last Destination Address Adjustment / Scatter Gather Address */
  vuint32_t R;
  struct {
    vuint32_t DLAST_SGA:32;            /* Last Destination Address Adjustment / Scatter Gather Address */
  } B;
} TCD_TCD9_DLAST_SGA_tag;

typedef union TCD_TCD9_CSR_union_tag { /* TCD Control and Status */
  vuint16_t R;
  struct {
    vuint16_t START:1;                 /* Channel Start */
    vuint16_t INTMAJOR:1;              /* Enable Interrupt If Major count complete */
    vuint16_t INTHALF:1;               /* Enable Interrupt If Major Counter Half-complete */
    vuint16_t DREQ:1;                  /* Disable Request */
    vuint16_t ESG:1;                   /* Enable Scatter/Gather Processing */
    vuint16_t MAJORELINK:1;            /* Enable Link When Major Loop Complete */
    vuint16_t EEOP:1;                  /* Enable End-Of-Packet Processing */
    vuint16_t ESDA:1;                  /* Enable Store Destination Address */
    vuint16_t MAJORLINKCH:4;           /* Major Loop Link Channel Number */
    vuint16_t _unused_12:2;            /* Reserved */
    vuint16_t BWC:2;                   /* Bandwidth Control */
  } B;
} TCD_TCD9_CSR_tag;

typedef union TCD_BITER9_TCD9_BITER_ELINKNO_union_tag { /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Disabled) */
  vuint16_t R;
  struct {
    vuint16_t BITER:15;                /* Starting Major Iteration Count */
    vuint16_t ELINK:1;                 /* Enables Link */
  } B;
} TCD_BITER9_TCD9_BITER_ELINKNO_tag;

typedef union TCD_BITER9_TCD9_BITER_ELINKYES_union_tag { /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Enabled) */
  vuint16_t R;
  struct {
    vuint16_t BITER:9;                 /* Starting Major Iteration Count */
    vuint16_t LINKCH:4;                /* Link Channel Number */
    vuint16_t _unused_13:2;            /* Reserved */
    vuint16_t ELINK:1;                 /* Enable Link */
  } B;
} TCD_BITER9_TCD9_BITER_ELINKYES_tag;

typedef union TCD_BITER9_union_tag {
  TCD_BITER9_TCD9_BITER_ELINKNO_tag TCD9_BITER_ELINKNO; /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Disabled) */
  TCD_BITER9_TCD9_BITER_ELINKYES_tag TCD9_BITER_ELINKYES; /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Enabled) */
} TCD_BITER9_tag;

typedef union TCD_CH10_CSR_union_tag { /* Channel Control and Status */
  vuint32_t R;
  struct {
    vuint32_t ERQ:1;                   /* Enable DMA Request */
    vuint32_t EARQ:1;                  /* Enable Asynchronous DMA Request In Stop Mode For Channel */
    vuint32_t EEI:1;                   /* Enable Error Interrupt */
    vuint32_t EBW:1;                   /* Enable Buffered Writes */
    vuint32_t _unused_4:26;            /* Reserved */
    vuint32_t DONE:1;                  /* Channel Done */
    vuint32_t ACTIVE:1;                /* Channel Active */
  } B;
} TCD_CH10_CSR_tag;

typedef union TCD_CH10_ES_union_tag {  /* Channel Error Status */
  vuint32_t R;
  struct {
    vuint32_t DBE:1;                   /* Destination Bus Error */
    vuint32_t SBE:1;                   /* Source Bus Error */
    vuint32_t SGE:1;                   /* Scatter/Gather Configuration Error */
    vuint32_t NCE:1;                   /* NBYTES/CITER Configuration Error */
    vuint32_t DOE:1;                   /* Destination Offset Error */
    vuint32_t DAE:1;                   /* Destination Address Error */
    vuint32_t SOE:1;                   /* Source Offset Error */
    vuint32_t SAE:1;                   /* Source Address Error */
    vuint32_t _unused_8:23;            /* Reserved */
    vuint32_t ERR:1;                   /* Error In Channel */
  } B;
} TCD_CH10_ES_tag;

typedef union TCD_CH10_INT_union_tag { /* Channel Interrupt Status */
  vuint32_t R;
  struct {
    vuint32_t INT:1;                   /* Interrupt Request */
    vuint32_t _unused_1:31;            /* Reserved */
  } B;
} TCD_CH10_INT_tag;

typedef union TCD_CH10_SBR_union_tag { /* Channel System Bus */
  vuint32_t R;
  struct {
    vuint32_t MID:4;                   /* Master ID */
    vuint32_t _unused_4:11;            /* Reserved */
    vuint32_t PAL:1;                   /* Privileged Access Level */
    vuint32_t EMI:1;                   /* Enable Master ID Replication */
    vuint32_t ATTR:3;                  /* Attribute Output */
    vuint32_t _unused_20:12;           /* Reserved */
  } B;
} TCD_CH10_SBR_tag;

typedef union TCD_CH10_PRI_union_tag { /* Channel Priority */
  vuint32_t R;
  struct {
    vuint32_t APL:3;                   /* Arbitration Priority Level */
    vuint32_t _unused_3:27;            /* Reserved */
    vuint32_t DPA:1;                   /* Disable Preempt Ability */
    vuint32_t ECP:1;                   /* Enable Channel Preemption */
  } B;
} TCD_CH10_PRI_tag;

typedef union TCD_TCD10_SADDR_union_tag { /* TCD Source Address */
  vuint32_t R;
  struct {
    vuint32_t SADDR:32;                /* Source Address */
  } B;
} TCD_TCD10_SADDR_tag;

typedef union TCD_TCD10_SOFF_union_tag { /* TCD Signed Source Address Offset */
  vuint16_t R;
  struct {
    vuint16_t SOFF:16;                 /* Source Address Signed Offset */
  } B;
} TCD_TCD10_SOFF_tag;

typedef union TCD_TCD10_ATTR_union_tag { /* TCD Transfer Attributes */
  vuint16_t R;
  struct {
    vuint16_t DSIZE:3;                 /* Destination Data Transfer Size */
    vuint16_t DMOD:5;                  /* Destination Address Modulo */
    vuint16_t SSIZE:3;                 /* Source Data Transfer Size */
    vuint16_t SMOD:5;                  /* Source Address Modulo */
  } B;
} TCD_TCD10_ATTR_tag;

typedef union TCD_NBYTES10_TCD10_NBYTES_MLOFFNO_union_tag { /* TCD Transfer Size Without Minor Loop Offsets */
  vuint32_t R;
  struct {
    vuint32_t NBYTES:30;               /* Number of Bytes To Transfer Per Service Request */
    vuint32_t DMLOE:1;                 /* Destination Minor Loop Offset Enable */
    vuint32_t SMLOE:1;                 /* Source Minor Loop Offset Enable */
  } B;
} TCD_NBYTES10_TCD10_NBYTES_MLOFFNO_tag;

typedef union TCD_NBYTES10_TCD10_NBYTES_MLOFFYES_union_tag { /* TCD Transfer Size with Minor Loop Offsets */
  vuint32_t R;
  struct {
    vuint32_t NBYTES:10;               /* Number of Bytes To Transfer Per Service Request */
    vuint32_t MLOFF:20;                /* Minor Loop Offset */
    vuint32_t DMLOE:1;                 /* Destination Minor Loop Offset Enable */
    vuint32_t SMLOE:1;                 /* Source Minor Loop Offset Enable */
  } B;
} TCD_NBYTES10_TCD10_NBYTES_MLOFFYES_tag;

typedef union TCD_NBYTES10_union_tag {
  TCD_NBYTES10_TCD10_NBYTES_MLOFFNO_tag TCD10_NBYTES_MLOFFNO; /* TCD Transfer Size Without Minor Loop Offsets */
  TCD_NBYTES10_TCD10_NBYTES_MLOFFYES_tag TCD10_NBYTES_MLOFFYES; /* TCD Transfer Size with Minor Loop Offsets */
} TCD_NBYTES10_tag;

typedef union TCD_TCD10_SLAST_SDA_union_tag { /* TCD Last Source Address Adjustment / Store DADDR Address */
  vuint32_t R;
  struct {
    vuint32_t SLAST_SDA:32;            /* Last Source Address Adjustment / Store DADDR Address */
  } B;
} TCD_TCD10_SLAST_SDA_tag;

typedef union TCD_TCD10_DADDR_union_tag { /* TCD Destination Address */
  vuint32_t R;
  struct {
    vuint32_t DADDR:32;                /* Destination Address */
  } B;
} TCD_TCD10_DADDR_tag;

typedef union TCD_TCD10_DOFF_union_tag { /* TCD Signed Destination Address Offset */
  vuint16_t R;
  struct {
    vuint16_t DOFF:16;                 /* Destination Address Signed Offset */
  } B;
} TCD_TCD10_DOFF_tag;

typedef union TCD_CITER10_TCD10_CITER_ELINKNO_union_tag { /* TCD Current Major Loop Count (Minor Loop Channel Linking Disabled) */
  vuint16_t R;
  struct {
    vuint16_t CITER:15;                /* Current Major Iteration Count */
    vuint16_t ELINK:1;                 /* Enable Link */
  } B;
} TCD_CITER10_TCD10_CITER_ELINKNO_tag;

typedef union TCD_CITER10_TCD10_CITER_ELINKYES_union_tag { /* TCD Current Major Loop Count (Minor Loop Channel Linking Enabled) */
  vuint16_t R;
  struct {
    vuint16_t CITER:9;                 /* Current Major Iteration Count */
    vuint16_t LINKCH:4;                /* Minor Loop Link Channel Number */
    vuint16_t _unused_13:2;            /* Reserved */
    vuint16_t ELINK:1;                 /* Enable Link */
  } B;
} TCD_CITER10_TCD10_CITER_ELINKYES_tag;

typedef union TCD_CITER10_union_tag {
  TCD_CITER10_TCD10_CITER_ELINKNO_tag TCD10_CITER_ELINKNO; /* TCD Current Major Loop Count (Minor Loop Channel Linking Disabled) */
  TCD_CITER10_TCD10_CITER_ELINKYES_tag TCD10_CITER_ELINKYES; /* TCD Current Major Loop Count (Minor Loop Channel Linking Enabled) */
} TCD_CITER10_tag;

typedef union TCD_TCD10_DLAST_SGA_union_tag { /* TCD Last Destination Address Adjustment / Scatter Gather Address */
  vuint32_t R;
  struct {
    vuint32_t DLAST_SGA:32;            /* Last Destination Address Adjustment / Scatter Gather Address */
  } B;
} TCD_TCD10_DLAST_SGA_tag;

typedef union TCD_TCD10_CSR_union_tag { /* TCD Control and Status */
  vuint16_t R;
  struct {
    vuint16_t START:1;                 /* Channel Start */
    vuint16_t INTMAJOR:1;              /* Enable Interrupt If Major count complete */
    vuint16_t INTHALF:1;               /* Enable Interrupt If Major Counter Half-complete */
    vuint16_t DREQ:1;                  /* Disable Request */
    vuint16_t ESG:1;                   /* Enable Scatter/Gather Processing */
    vuint16_t MAJORELINK:1;            /* Enable Link When Major Loop Complete */
    vuint16_t EEOP:1;                  /* Enable End-Of-Packet Processing */
    vuint16_t ESDA:1;                  /* Enable Store Destination Address */
    vuint16_t MAJORLINKCH:4;           /* Major Loop Link Channel Number */
    vuint16_t _unused_12:2;            /* Reserved */
    vuint16_t BWC:2;                   /* Bandwidth Control */
  } B;
} TCD_TCD10_CSR_tag;

typedef union TCD_BITER10_TCD10_BITER_ELINKNO_union_tag { /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Disabled) */
  vuint16_t R;
  struct {
    vuint16_t BITER:15;                /* Starting Major Iteration Count */
    vuint16_t ELINK:1;                 /* Enables Link */
  } B;
} TCD_BITER10_TCD10_BITER_ELINKNO_tag;

typedef union TCD_BITER10_TCD10_BITER_ELINKYES_union_tag { /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Enabled) */
  vuint16_t R;
  struct {
    vuint16_t BITER:9;                 /* Starting Major Iteration Count */
    vuint16_t LINKCH:4;                /* Link Channel Number */
    vuint16_t _unused_13:2;            /* Reserved */
    vuint16_t ELINK:1;                 /* Enable Link */
  } B;
} TCD_BITER10_TCD10_BITER_ELINKYES_tag;

typedef union TCD_BITER10_union_tag {
  TCD_BITER10_TCD10_BITER_ELINKNO_tag TCD10_BITER_ELINKNO; /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Disabled) */
  TCD_BITER10_TCD10_BITER_ELINKYES_tag TCD10_BITER_ELINKYES; /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Enabled) */
} TCD_BITER10_tag;

typedef union TCD_CH11_CSR_union_tag { /* Channel Control and Status */
  vuint32_t R;
  struct {
    vuint32_t ERQ:1;                   /* Enable DMA Request */
    vuint32_t EARQ:1;                  /* Enable Asynchronous DMA Request In Stop Mode For Channel */
    vuint32_t EEI:1;                   /* Enable Error Interrupt */
    vuint32_t EBW:1;                   /* Enable Buffered Writes */
    vuint32_t _unused_4:26;            /* Reserved */
    vuint32_t DONE:1;                  /* Channel Done */
    vuint32_t ACTIVE:1;                /* Channel Active */
  } B;
} TCD_CH11_CSR_tag;

typedef union TCD_CH11_ES_union_tag {  /* Channel Error Status */
  vuint32_t R;
  struct {
    vuint32_t DBE:1;                   /* Destination Bus Error */
    vuint32_t SBE:1;                   /* Source Bus Error */
    vuint32_t SGE:1;                   /* Scatter/Gather Configuration Error */
    vuint32_t NCE:1;                   /* NBYTES/CITER Configuration Error */
    vuint32_t DOE:1;                   /* Destination Offset Error */
    vuint32_t DAE:1;                   /* Destination Address Error */
    vuint32_t SOE:1;                   /* Source Offset Error */
    vuint32_t SAE:1;                   /* Source Address Error */
    vuint32_t _unused_8:23;            /* Reserved */
    vuint32_t ERR:1;                   /* Error In Channel */
  } B;
} TCD_CH11_ES_tag;

typedef union TCD_CH11_INT_union_tag { /* Channel Interrupt Status */
  vuint32_t R;
  struct {
    vuint32_t INT:1;                   /* Interrupt Request */
    vuint32_t _unused_1:31;            /* Reserved */
  } B;
} TCD_CH11_INT_tag;

typedef union TCD_CH11_SBR_union_tag { /* Channel System Bus */
  vuint32_t R;
  struct {
    vuint32_t MID:4;                   /* Master ID */
    vuint32_t _unused_4:11;            /* Reserved */
    vuint32_t PAL:1;                   /* Privileged Access Level */
    vuint32_t EMI:1;                   /* Enable Master ID Replication */
    vuint32_t ATTR:3;                  /* Attribute Output */
    vuint32_t _unused_20:12;           /* Reserved */
  } B;
} TCD_CH11_SBR_tag;

typedef union TCD_CH11_PRI_union_tag { /* Channel Priority */
  vuint32_t R;
  struct {
    vuint32_t APL:3;                   /* Arbitration Priority Level */
    vuint32_t _unused_3:27;            /* Reserved */
    vuint32_t DPA:1;                   /* Disable Preempt Ability */
    vuint32_t ECP:1;                   /* Enable Channel Preemption */
  } B;
} TCD_CH11_PRI_tag;

typedef union TCD_TCD11_SADDR_union_tag { /* TCD Source Address */
  vuint32_t R;
  struct {
    vuint32_t SADDR:32;                /* Source Address */
  } B;
} TCD_TCD11_SADDR_tag;

typedef union TCD_TCD11_SOFF_union_tag { /* TCD Signed Source Address Offset */
  vuint16_t R;
  struct {
    vuint16_t SOFF:16;                 /* Source Address Signed Offset */
  } B;
} TCD_TCD11_SOFF_tag;

typedef union TCD_TCD11_ATTR_union_tag { /* TCD Transfer Attributes */
  vuint16_t R;
  struct {
    vuint16_t DSIZE:3;                 /* Destination Data Transfer Size */
    vuint16_t DMOD:5;                  /* Destination Address Modulo */
    vuint16_t SSIZE:3;                 /* Source Data Transfer Size */
    vuint16_t SMOD:5;                  /* Source Address Modulo */
  } B;
} TCD_TCD11_ATTR_tag;

typedef union TCD_NBYTES11_TCD11_NBYTES_MLOFFNO_union_tag { /* TCD Transfer Size Without Minor Loop Offsets */
  vuint32_t R;
  struct {
    vuint32_t NBYTES:30;               /* Number of Bytes To Transfer Per Service Request */
    vuint32_t DMLOE:1;                 /* Destination Minor Loop Offset Enable */
    vuint32_t SMLOE:1;                 /* Source Minor Loop Offset Enable */
  } B;
} TCD_NBYTES11_TCD11_NBYTES_MLOFFNO_tag;

typedef union TCD_NBYTES11_TCD11_NBYTES_MLOFFYES_union_tag { /* TCD Transfer Size with Minor Loop Offsets */
  vuint32_t R;
  struct {
    vuint32_t NBYTES:10;               /* Number of Bytes To Transfer Per Service Request */
    vuint32_t MLOFF:20;                /* Minor Loop Offset */
    vuint32_t DMLOE:1;                 /* Destination Minor Loop Offset Enable */
    vuint32_t SMLOE:1;                 /* Source Minor Loop Offset Enable */
  } B;
} TCD_NBYTES11_TCD11_NBYTES_MLOFFYES_tag;

typedef union TCD_NBYTES11_union_tag {
  TCD_NBYTES11_TCD11_NBYTES_MLOFFNO_tag TCD11_NBYTES_MLOFFNO; /* TCD Transfer Size Without Minor Loop Offsets */
  TCD_NBYTES11_TCD11_NBYTES_MLOFFYES_tag TCD11_NBYTES_MLOFFYES; /* TCD Transfer Size with Minor Loop Offsets */
} TCD_NBYTES11_tag;

typedef union TCD_TCD11_SLAST_SDA_union_tag { /* TCD Last Source Address Adjustment / Store DADDR Address */
  vuint32_t R;
  struct {
    vuint32_t SLAST_SDA:32;            /* Last Source Address Adjustment / Store DADDR Address */
  } B;
} TCD_TCD11_SLAST_SDA_tag;

typedef union TCD_TCD11_DADDR_union_tag { /* TCD Destination Address */
  vuint32_t R;
  struct {
    vuint32_t DADDR:32;                /* Destination Address */
  } B;
} TCD_TCD11_DADDR_tag;

typedef union TCD_TCD11_DOFF_union_tag { /* TCD Signed Destination Address Offset */
  vuint16_t R;
  struct {
    vuint16_t DOFF:16;                 /* Destination Address Signed Offset */
  } B;
} TCD_TCD11_DOFF_tag;

typedef union TCD_CITER11_TCD11_CITER_ELINKNO_union_tag { /* TCD Current Major Loop Count (Minor Loop Channel Linking Disabled) */
  vuint16_t R;
  struct {
    vuint16_t CITER:15;                /* Current Major Iteration Count */
    vuint16_t ELINK:1;                 /* Enable Link */
  } B;
} TCD_CITER11_TCD11_CITER_ELINKNO_tag;

typedef union TCD_CITER11_TCD11_CITER_ELINKYES_union_tag { /* TCD Current Major Loop Count (Minor Loop Channel Linking Enabled) */
  vuint16_t R;
  struct {
    vuint16_t CITER:9;                 /* Current Major Iteration Count */
    vuint16_t LINKCH:4;                /* Minor Loop Link Channel Number */
    vuint16_t _unused_13:2;            /* Reserved */
    vuint16_t ELINK:1;                 /* Enable Link */
  } B;
} TCD_CITER11_TCD11_CITER_ELINKYES_tag;

typedef union TCD_CITER11_union_tag {
  TCD_CITER11_TCD11_CITER_ELINKNO_tag TCD11_CITER_ELINKNO; /* TCD Current Major Loop Count (Minor Loop Channel Linking Disabled) */
  TCD_CITER11_TCD11_CITER_ELINKYES_tag TCD11_CITER_ELINKYES; /* TCD Current Major Loop Count (Minor Loop Channel Linking Enabled) */
} TCD_CITER11_tag;

typedef union TCD_TCD11_DLAST_SGA_union_tag { /* TCD Last Destination Address Adjustment / Scatter Gather Address */
  vuint32_t R;
  struct {
    vuint32_t DLAST_SGA:32;            /* Last Destination Address Adjustment / Scatter Gather Address */
  } B;
} TCD_TCD11_DLAST_SGA_tag;

typedef union TCD_TCD11_CSR_union_tag { /* TCD Control and Status */
  vuint16_t R;
  struct {
    vuint16_t START:1;                 /* Channel Start */
    vuint16_t INTMAJOR:1;              /* Enable Interrupt If Major count complete */
    vuint16_t INTHALF:1;               /* Enable Interrupt If Major Counter Half-complete */
    vuint16_t DREQ:1;                  /* Disable Request */
    vuint16_t ESG:1;                   /* Enable Scatter/Gather Processing */
    vuint16_t MAJORELINK:1;            /* Enable Link When Major Loop Complete */
    vuint16_t EEOP:1;                  /* Enable End-Of-Packet Processing */
    vuint16_t ESDA:1;                  /* Enable Store Destination Address */
    vuint16_t MAJORLINKCH:4;           /* Major Loop Link Channel Number */
    vuint16_t _unused_12:2;            /* Reserved */
    vuint16_t BWC:2;                   /* Bandwidth Control */
  } B;
} TCD_TCD11_CSR_tag;

typedef union TCD_BITER11_TCD11_BITER_ELINKNO_union_tag { /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Disabled) */
  vuint16_t R;
  struct {
    vuint16_t BITER:15;                /* Starting Major Iteration Count */
    vuint16_t ELINK:1;                 /* Enables Link */
  } B;
} TCD_BITER11_TCD11_BITER_ELINKNO_tag;

typedef union TCD_BITER11_TCD11_BITER_ELINKYES_union_tag { /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Enabled) */
  vuint16_t R;
  struct {
    vuint16_t BITER:9;                 /* Starting Major Iteration Count */
    vuint16_t LINKCH:4;                /* Link Channel Number */
    vuint16_t _unused_13:2;            /* Reserved */
    vuint16_t ELINK:1;                 /* Enable Link */
  } B;
} TCD_BITER11_TCD11_BITER_ELINKYES_tag;

typedef union TCD_BITER11_union_tag {
  TCD_BITER11_TCD11_BITER_ELINKNO_tag TCD11_BITER_ELINKNO; /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Disabled) */
  TCD_BITER11_TCD11_BITER_ELINKYES_tag TCD11_BITER_ELINKYES; /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Enabled) */
} TCD_BITER11_tag;

struct TCD_tag {
  TCD_CH0_CSR_tag CH0_CSR;             /* Channel Control and Status */
  TCD_CH0_ES_tag CH0_ES;               /* Channel Error Status */
  TCD_CH0_INT_tag CH0_INT;             /* Channel Interrupt Status */
  TCD_CH0_SBR_tag CH0_SBR;             /* Channel System Bus */
  TCD_CH0_PRI_tag CH0_PRI;             /* Channel Priority */
  uint8_t TCD_reserved0[12];
  TCD_TCD0_SADDR_tag TCD0_SADDR;       /* TCD Source Address */
  TCD_TCD0_SOFF_tag TCD0_SOFF;         /* TCD Signed Source Address Offset */
  TCD_TCD0_ATTR_tag TCD0_ATTR;         /* TCD Transfer Attributes */
  TCD_NBYTES0_tag NBYTES0;
  TCD_TCD0_SLAST_SDA_tag TCD0_SLAST_SDA; /* TCD Last Source Address Adjustment / Store DADDR Address */
  TCD_TCD0_DADDR_tag TCD0_DADDR;       /* TCD Destination Address */
  TCD_TCD0_DOFF_tag TCD0_DOFF;         /* TCD Signed Destination Address Offset */
  TCD_CITER0_tag CITER0;
  TCD_TCD0_DLAST_SGA_tag TCD0_DLAST_SGA; /* TCD Last Destination Address Adjustment / Scatter Gather Address */
  TCD_TCD0_CSR_tag TCD0_CSR;           /* TCD Control and Status */
  TCD_BITER0_tag BITER0;
  uint8_t TCD_reserved1[16320];
  TCD_CH1_CSR_tag CH1_CSR;             /* Channel Control and Status */
  TCD_CH1_ES_tag CH1_ES;               /* Channel Error Status */
  TCD_CH1_INT_tag CH1_INT;             /* Channel Interrupt Status */
  TCD_CH1_SBR_tag CH1_SBR;             /* Channel System Bus */
  TCD_CH1_PRI_tag CH1_PRI;             /* Channel Priority */
  uint8_t TCD_reserved2[12];
  TCD_TCD1_SADDR_tag TCD1_SADDR;       /* TCD Source Address */
  TCD_TCD1_SOFF_tag TCD1_SOFF;         /* TCD Signed Source Address Offset */
  TCD_TCD1_ATTR_tag TCD1_ATTR;         /* TCD Transfer Attributes */
  TCD_NBYTES1_tag NBYTES1;
  TCD_TCD1_SLAST_SDA_tag TCD1_SLAST_SDA; /* TCD Last Source Address Adjustment / Store DADDR Address */
  TCD_TCD1_DADDR_tag TCD1_DADDR;       /* TCD Destination Address */
  TCD_TCD1_DOFF_tag TCD1_DOFF;         /* TCD Signed Destination Address Offset */
  TCD_CITER1_tag CITER1;
  TCD_TCD1_DLAST_SGA_tag TCD1_DLAST_SGA; /* TCD Last Destination Address Adjustment / Scatter Gather Address */
  TCD_TCD1_CSR_tag TCD1_CSR;           /* TCD Control and Status */
  TCD_BITER1_tag BITER1;
  uint8_t TCD_reserved3[16320];
  TCD_CH2_CSR_tag CH2_CSR;             /* Channel Control and Status */
  TCD_CH2_ES_tag CH2_ES;               /* Channel Error Status */
  TCD_CH2_INT_tag CH2_INT;             /* Channel Interrupt Status */
  TCD_CH2_SBR_tag CH2_SBR;             /* Channel System Bus */
  TCD_CH2_PRI_tag CH2_PRI;             /* Channel Priority */
  uint8_t TCD_reserved4[12];
  TCD_TCD2_SADDR_tag TCD2_SADDR;       /* TCD Source Address */
  TCD_TCD2_SOFF_tag TCD2_SOFF;         /* TCD Signed Source Address Offset */
  TCD_TCD2_ATTR_tag TCD2_ATTR;         /* TCD Transfer Attributes */
  TCD_NBYTES2_tag NBYTES2;
  TCD_TCD2_SLAST_SDA_tag TCD2_SLAST_SDA; /* TCD Last Source Address Adjustment / Store DADDR Address */
  TCD_TCD2_DADDR_tag TCD2_DADDR;       /* TCD Destination Address */
  TCD_TCD2_DOFF_tag TCD2_DOFF;         /* TCD Signed Destination Address Offset */
  TCD_CITER2_tag CITER2;
  TCD_TCD2_DLAST_SGA_tag TCD2_DLAST_SGA; /* TCD Last Destination Address Adjustment / Scatter Gather Address */
  TCD_TCD2_CSR_tag TCD2_CSR;           /* TCD Control and Status */
  TCD_BITER2_tag BITER2;
  uint8_t TCD_reserved5[16320];
  TCD_CH3_CSR_tag CH3_CSR;             /* Channel Control and Status */
  TCD_CH3_ES_tag CH3_ES;               /* Channel Error Status */
  TCD_CH3_INT_tag CH3_INT;             /* Channel Interrupt Status */
  TCD_CH3_SBR_tag CH3_SBR;             /* Channel System Bus */
  TCD_CH3_PRI_tag CH3_PRI;             /* Channel Priority */
  uint8_t TCD_reserved6[12];
  TCD_TCD3_SADDR_tag TCD3_SADDR;       /* TCD Source Address */
  TCD_TCD3_SOFF_tag TCD3_SOFF;         /* TCD Signed Source Address Offset */
  TCD_TCD3_ATTR_tag TCD3_ATTR;         /* TCD Transfer Attributes */
  TCD_NBYTES3_tag NBYTES3;
  TCD_TCD3_SLAST_SDA_tag TCD3_SLAST_SDA; /* TCD Last Source Address Adjustment / Store DADDR Address */
  TCD_TCD3_DADDR_tag TCD3_DADDR;       /* TCD Destination Address */
  TCD_TCD3_DOFF_tag TCD3_DOFF;         /* TCD Signed Destination Address Offset */
  TCD_CITER3_tag CITER3;
  TCD_TCD3_DLAST_SGA_tag TCD3_DLAST_SGA; /* TCD Last Destination Address Adjustment / Scatter Gather Address */
  TCD_TCD3_CSR_tag TCD3_CSR;           /* TCD Control and Status */
  TCD_BITER3_tag BITER3;
  uint8_t TCD_reserved7[16320];
  TCD_CH4_CSR_tag CH4_CSR;             /* Channel Control and Status */
  TCD_CH4_ES_tag CH4_ES;               /* Channel Error Status */
  TCD_CH4_INT_tag CH4_INT;             /* Channel Interrupt Status */
  TCD_CH4_SBR_tag CH4_SBR;             /* Channel System Bus */
  TCD_CH4_PRI_tag CH4_PRI;             /* Channel Priority */
  uint8_t TCD_reserved8[12];
  TCD_TCD4_SADDR_tag TCD4_SADDR;       /* TCD Source Address */
  TCD_TCD4_SOFF_tag TCD4_SOFF;         /* TCD Signed Source Address Offset */
  TCD_TCD4_ATTR_tag TCD4_ATTR;         /* TCD Transfer Attributes */
  TCD_NBYTES4_tag NBYTES4;
  TCD_TCD4_SLAST_SDA_tag TCD4_SLAST_SDA; /* TCD Last Source Address Adjustment / Store DADDR Address */
  TCD_TCD4_DADDR_tag TCD4_DADDR;       /* TCD Destination Address */
  TCD_TCD4_DOFF_tag TCD4_DOFF;         /* TCD Signed Destination Address Offset */
  TCD_CITER4_tag CITER4;
  TCD_TCD4_DLAST_SGA_tag TCD4_DLAST_SGA; /* TCD Last Destination Address Adjustment / Scatter Gather Address */
  TCD_TCD4_CSR_tag TCD4_CSR;           /* TCD Control and Status */
  TCD_BITER4_tag BITER4;
  uint8_t TCD_reserved9[16320];
  TCD_CH5_CSR_tag CH5_CSR;             /* Channel Control and Status */
  TCD_CH5_ES_tag CH5_ES;               /* Channel Error Status */
  TCD_CH5_INT_tag CH5_INT;             /* Channel Interrupt Status */
  TCD_CH5_SBR_tag CH5_SBR;             /* Channel System Bus */
  TCD_CH5_PRI_tag CH5_PRI;             /* Channel Priority */
  uint8_t TCD_reserved10[12];
  TCD_TCD5_SADDR_tag TCD5_SADDR;       /* TCD Source Address */
  TCD_TCD5_SOFF_tag TCD5_SOFF;         /* TCD Signed Source Address Offset */
  TCD_TCD5_ATTR_tag TCD5_ATTR;         /* TCD Transfer Attributes */
  TCD_NBYTES5_tag NBYTES5;
  TCD_TCD5_SLAST_SDA_tag TCD5_SLAST_SDA; /* TCD Last Source Address Adjustment / Store DADDR Address */
  TCD_TCD5_DADDR_tag TCD5_DADDR;       /* TCD Destination Address */
  TCD_TCD5_DOFF_tag TCD5_DOFF;         /* TCD Signed Destination Address Offset */
  TCD_CITER5_tag CITER5;
  TCD_TCD5_DLAST_SGA_tag TCD5_DLAST_SGA; /* TCD Last Destination Address Adjustment / Scatter Gather Address */
  TCD_TCD5_CSR_tag TCD5_CSR;           /* TCD Control and Status */
  TCD_BITER5_tag BITER5;
  uint8_t TCD_reserved11[16320];
  TCD_CH6_CSR_tag CH6_CSR;             /* Channel Control and Status */
  TCD_CH6_ES_tag CH6_ES;               /* Channel Error Status */
  TCD_CH6_INT_tag CH6_INT;             /* Channel Interrupt Status */
  TCD_CH6_SBR_tag CH6_SBR;             /* Channel System Bus */
  TCD_CH6_PRI_tag CH6_PRI;             /* Channel Priority */
  uint8_t TCD_reserved12[12];
  TCD_TCD6_SADDR_tag TCD6_SADDR;       /* TCD Source Address */
  TCD_TCD6_SOFF_tag TCD6_SOFF;         /* TCD Signed Source Address Offset */
  TCD_TCD6_ATTR_tag TCD6_ATTR;         /* TCD Transfer Attributes */
  TCD_NBYTES6_tag NBYTES6;
  TCD_TCD6_SLAST_SDA_tag TCD6_SLAST_SDA; /* TCD Last Source Address Adjustment / Store DADDR Address */
  TCD_TCD6_DADDR_tag TCD6_DADDR;       /* TCD Destination Address */
  TCD_TCD6_DOFF_tag TCD6_DOFF;         /* TCD Signed Destination Address Offset */
  TCD_CITER6_tag CITER6;
  TCD_TCD6_DLAST_SGA_tag TCD6_DLAST_SGA; /* TCD Last Destination Address Adjustment / Scatter Gather Address */
  TCD_TCD6_CSR_tag TCD6_CSR;           /* TCD Control and Status */
  TCD_BITER6_tag BITER6;
  uint8_t TCD_reserved13[16320];
  TCD_CH7_CSR_tag CH7_CSR;             /* Channel Control and Status */
  TCD_CH7_ES_tag CH7_ES;               /* Channel Error Status */
  TCD_CH7_INT_tag CH7_INT;             /* Channel Interrupt Status */
  TCD_CH7_SBR_tag CH7_SBR;             /* Channel System Bus */
  TCD_CH7_PRI_tag CH7_PRI;             /* Channel Priority */
  uint8_t TCD_reserved14[12];
  TCD_TCD7_SADDR_tag TCD7_SADDR;       /* TCD Source Address */
  TCD_TCD7_SOFF_tag TCD7_SOFF;         /* TCD Signed Source Address Offset */
  TCD_TCD7_ATTR_tag TCD7_ATTR;         /* TCD Transfer Attributes */
  TCD_NBYTES7_tag NBYTES7;
  TCD_TCD7_SLAST_SDA_tag TCD7_SLAST_SDA; /* TCD Last Source Address Adjustment / Store DADDR Address */
  TCD_TCD7_DADDR_tag TCD7_DADDR;       /* TCD Destination Address */
  TCD_TCD7_DOFF_tag TCD7_DOFF;         /* TCD Signed Destination Address Offset */
  TCD_CITER7_tag CITER7;
  TCD_TCD7_DLAST_SGA_tag TCD7_DLAST_SGA; /* TCD Last Destination Address Adjustment / Scatter Gather Address */
  TCD_TCD7_CSR_tag TCD7_CSR;           /* TCD Control and Status */
  TCD_BITER7_tag BITER7;
  uint8_t TCD_reserved15[16320];
  TCD_CH8_CSR_tag CH8_CSR;             /* Channel Control and Status */
  TCD_CH8_ES_tag CH8_ES;               /* Channel Error Status */
  TCD_CH8_INT_tag CH8_INT;             /* Channel Interrupt Status */
  TCD_CH8_SBR_tag CH8_SBR;             /* Channel System Bus */
  TCD_CH8_PRI_tag CH8_PRI;             /* Channel Priority */
  uint8_t TCD_reserved16[12];
  TCD_TCD8_SADDR_tag TCD8_SADDR;       /* TCD Source Address */
  TCD_TCD8_SOFF_tag TCD8_SOFF;         /* TCD Signed Source Address Offset */
  TCD_TCD8_ATTR_tag TCD8_ATTR;         /* TCD Transfer Attributes */
  TCD_NBYTES8_tag NBYTES8;
  TCD_TCD8_SLAST_SDA_tag TCD8_SLAST_SDA; /* TCD Last Source Address Adjustment / Store DADDR Address */
  TCD_TCD8_DADDR_tag TCD8_DADDR;       /* TCD Destination Address */
  TCD_TCD8_DOFF_tag TCD8_DOFF;         /* TCD Signed Destination Address Offset */
  TCD_CITER8_tag CITER8;
  TCD_TCD8_DLAST_SGA_tag TCD8_DLAST_SGA; /* TCD Last Destination Address Adjustment / Scatter Gather Address */
  TCD_TCD8_CSR_tag TCD8_CSR;           /* TCD Control and Status */
  TCD_BITER8_tag BITER8;
  uint8_t TCD_reserved17[16320];
  TCD_CH9_CSR_tag CH9_CSR;             /* Channel Control and Status */
  TCD_CH9_ES_tag CH9_ES;               /* Channel Error Status */
  TCD_CH9_INT_tag CH9_INT;             /* Channel Interrupt Status */
  TCD_CH9_SBR_tag CH9_SBR;             /* Channel System Bus */
  TCD_CH9_PRI_tag CH9_PRI;             /* Channel Priority */
  uint8_t TCD_reserved18[12];
  TCD_TCD9_SADDR_tag TCD9_SADDR;       /* TCD Source Address */
  TCD_TCD9_SOFF_tag TCD9_SOFF;         /* TCD Signed Source Address Offset */
  TCD_TCD9_ATTR_tag TCD9_ATTR;         /* TCD Transfer Attributes */
  TCD_NBYTES9_tag NBYTES9;
  TCD_TCD9_SLAST_SDA_tag TCD9_SLAST_SDA; /* TCD Last Source Address Adjustment / Store DADDR Address */
  TCD_TCD9_DADDR_tag TCD9_DADDR;       /* TCD Destination Address */
  TCD_TCD9_DOFF_tag TCD9_DOFF;         /* TCD Signed Destination Address Offset */
  TCD_CITER9_tag CITER9;
  TCD_TCD9_DLAST_SGA_tag TCD9_DLAST_SGA; /* TCD Last Destination Address Adjustment / Scatter Gather Address */
  TCD_TCD9_CSR_tag TCD9_CSR;           /* TCD Control and Status */
  TCD_BITER9_tag BITER9;
  uint8_t TCD_reserved19[16320];
  TCD_CH10_CSR_tag CH10_CSR;           /* Channel Control and Status */
  TCD_CH10_ES_tag CH10_ES;             /* Channel Error Status */
  TCD_CH10_INT_tag CH10_INT;           /* Channel Interrupt Status */
  TCD_CH10_SBR_tag CH10_SBR;           /* Channel System Bus */
  TCD_CH10_PRI_tag CH10_PRI;           /* Channel Priority */
  uint8_t TCD_reserved20[12];
  TCD_TCD10_SADDR_tag TCD10_SADDR;     /* TCD Source Address */
  TCD_TCD10_SOFF_tag TCD10_SOFF;       /* TCD Signed Source Address Offset */
  TCD_TCD10_ATTR_tag TCD10_ATTR;       /* TCD Transfer Attributes */
  TCD_NBYTES10_tag NBYTES10;
  TCD_TCD10_SLAST_SDA_tag TCD10_SLAST_SDA; /* TCD Last Source Address Adjustment / Store DADDR Address */
  TCD_TCD10_DADDR_tag TCD10_DADDR;     /* TCD Destination Address */
  TCD_TCD10_DOFF_tag TCD10_DOFF;       /* TCD Signed Destination Address Offset */
  TCD_CITER10_tag CITER10;
  TCD_TCD10_DLAST_SGA_tag TCD10_DLAST_SGA; /* TCD Last Destination Address Adjustment / Scatter Gather Address */
  TCD_TCD10_CSR_tag TCD10_CSR;         /* TCD Control and Status */
  TCD_BITER10_tag BITER10;
  uint8_t TCD_reserved21[16320];
  TCD_CH11_CSR_tag CH11_CSR;           /* Channel Control and Status */
  TCD_CH11_ES_tag CH11_ES;             /* Channel Error Status */
  TCD_CH11_INT_tag CH11_INT;           /* Channel Interrupt Status */
  TCD_CH11_SBR_tag CH11_SBR;           /* Channel System Bus */
  TCD_CH11_PRI_tag CH11_PRI;           /* Channel Priority */
  uint8_t TCD_reserved22[12];
  TCD_TCD11_SADDR_tag TCD11_SADDR;     /* TCD Source Address */
  TCD_TCD11_SOFF_tag TCD11_SOFF;       /* TCD Signed Source Address Offset */
  TCD_TCD11_ATTR_tag TCD11_ATTR;       /* TCD Transfer Attributes */
  TCD_NBYTES11_tag NBYTES11;
  TCD_TCD11_SLAST_SDA_tag TCD11_SLAST_SDA; /* TCD Last Source Address Adjustment / Store DADDR Address */
  TCD_TCD11_DADDR_tag TCD11_DADDR;     /* TCD Destination Address */
  TCD_TCD11_DOFF_tag TCD11_DOFF;       /* TCD Signed Destination Address Offset */
  TCD_CITER11_tag CITER11;
  TCD_TCD11_DLAST_SGA_tag TCD11_DLAST_SGA; /* TCD Last Destination Address Adjustment / Scatter Gather Address */
  TCD_TCD11_CSR_tag TCD11_CSR;         /* TCD Control and Status */
  TCD_BITER11_tag BITER11;
};


/* ============================================================================
   =============================== Module: TEMPSENSE ==========================
   ============================================================================ */

typedef union TEMPSENSE_ETSCTL_union_tag { /* ETS Control */
  vuint32_t R;
  struct {
    vuint32_t ETS_EN:1;                /* Temperature Sensor enable */
    vuint32_t GNDSEL:1;                /* Ground selection */
    vuint32_t _unused_2:30;            /* Reserved */
  } B;
} TEMPSENSE_ETSCTL_tag;

typedef union TEMPSENSE_TCA0_union_tag { /* Temperature Coefficient */
  vuint32_t R;
  struct {
    vuint32_t TCA0:16;                 /* Temperature coefficient A0 */
    vuint32_t _unused_16:16;
  } B;
} TEMPSENSE_TCA0_tag;

typedef union TEMPSENSE_TCA1_union_tag { /* Temperature Coefficient */
  vuint32_t R;
  struct {
    vuint32_t TCA1:16;                 /* Temperature coefficient A1 */
    vuint32_t _unused_16:16;
  } B;
} TEMPSENSE_TCA1_tag;

typedef union TEMPSENSE_TCA2_union_tag { /* Temperature Coefficient */
  vuint32_t R;
  struct {
    vuint32_t TCA2:16;                 /* Temperature coefficient A2 */
    vuint32_t _unused_16:16;
  } B;
} TEMPSENSE_TCA2_tag;

struct TEMPSENSE_tag {
  TEMPSENSE_ETSCTL_tag ETSCTL;         /* ETS Control */
  uint8_t TEMPSENSE_reserved0[4];
  TEMPSENSE_TCA0_tag TCA0;             /* Temperature Coefficient */
  TEMPSENSE_TCA1_tag TCA1;             /* Temperature Coefficient */
  TEMPSENSE_TCA2_tag TCA2;             /* Temperature Coefficient */
};


/* ============================================================================
   =============================== Module: TRGMUX =============================
   ============================================================================ */

typedef union TRGMUX_ADC12_0_union_tag { /* TRGMUX ADC12_0 Register */
  vuint32_t R;
  struct {
    vuint32_t SEL0:7;                  /* Trigger MUX Input 0 Source Select */
    vuint32_t _unused_7:1;             /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL1:7;                  /* Trigger MUX Input 1 Source Select */
    vuint32_t _unused_15:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL2:7;                  /* Trigger MUX Input 2 Source Select */
    vuint32_t _unused_23:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_24:7;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t LK:1;                    /* TRGMUX register lock. */
  } B;
} TRGMUX_ADC12_0_tag;

typedef union TRGMUX_ADC12_1_union_tag { /* TRGMUX ADC12_1 Register */
  vuint32_t R;
  struct {
    vuint32_t SEL0:7;                  /* Trigger MUX Input 0 Source Select */
    vuint32_t _unused_7:1;             /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL1:7;                  /* Trigger MUX Input 1 Source Select */
    vuint32_t _unused_15:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL2:7;                  /* Trigger MUX Input 2 Source Select */
    vuint32_t _unused_23:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_24:7;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t LK:1;                    /* TRGMUX register lock. */
  } B;
} TRGMUX_ADC12_1_tag;

typedef union TRGMUX_LPCMP_0_union_tag { /* TRGMUX LPCMP_0 Register */
  vuint32_t R;
  struct {
    vuint32_t SEL0:7;                  /* Trigger MUX Input 0 Source Select */
    vuint32_t _unused_7:1;             /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_8:7;             /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_15:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_16:7;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_23:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_24:7;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t LK:1;                    /* TRGMUX register lock. */
  } B;
} TRGMUX_LPCMP_0_tag;

typedef union TRGMUX_LPCMP_1_union_tag { /* TRGMUX LPCMP_1 Register */
  vuint32_t R;
  struct {
    vuint32_t SEL0:7;                  /* Trigger MUX Input 0 Source Select */
    vuint32_t _unused_7:1;             /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_8:7;             /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_15:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_16:7;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_23:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_24:7;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t LK:1;                    /* TRGMUX register lock. */
  } B;
} TRGMUX_LPCMP_1_tag;

typedef union TRGMUX_BCTU_union_tag {  /* TRGMUX BCTU Register */
  vuint32_t R;
  struct {
    vuint32_t SEL0:7;                  /* Trigger MUX Input 0 Source Select */
    vuint32_t _unused_7:1;             /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL1:7;                  /* Trigger MUX Input 1 Source Select */
    vuint32_t _unused_15:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_16:7;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_23:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_24:7;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t LK:1;                    /* TRGMUX register lock. */
  } B;
} TRGMUX_BCTU_tag;

typedef union TRGMUX_EMIOS012_ODIS_union_tag { /* TRGMUX eMIOS012_odis Register */
  vuint32_t R;
  struct {
    vuint32_t SEL0:7;                  /* Trigger MUX Input 0 Source Select */
    vuint32_t _unused_7:1;             /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL1:7;                  /* Trigger MUX Input 1 Source Select */
    vuint32_t _unused_15:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL2:7;                  /* Trigger MUX Input 2 Source Select */
    vuint32_t _unused_23:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL3:7;                  /* Trigger MUX Input 3 Source Select */
    vuint32_t LK:1;                    /* TRGMUX register lock. */
  } B;
} TRGMUX_EMIOS012_ODIS_tag;

typedef union TRGMUX_EMIOS0_0_union_tag { /* TRGMUX eMIOS0_0 Register */
  vuint32_t R;
  struct {
    vuint32_t SEL0:7;                  /* Trigger MUX Input 0 Source Select */
    vuint32_t _unused_7:1;             /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL1:7;                  /* Trigger MUX Input 1 Source Select */
    vuint32_t _unused_15:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL2:7;                  /* Trigger MUX Input 2 Source Select */
    vuint32_t _unused_23:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL3:7;                  /* Trigger MUX Input 3 Source Select */
    vuint32_t LK:1;                    /* TRGMUX register lock. */
  } B;
} TRGMUX_EMIOS0_0_tag;

typedef union TRGMUX_EMIOS0_1_union_tag { /* TRGMUX eMIOS0_1 Register */
  vuint32_t R;
  struct {
    vuint32_t SEL0:7;                  /* Trigger MUX Input 0 Source Select */
    vuint32_t _unused_7:1;             /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL1:7;                  /* Trigger MUX Input 1 Source Select */
    vuint32_t _unused_15:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL2:7;                  /* Trigger MUX Input 2 Source Select */
    vuint32_t _unused_23:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL3:7;                  /* Trigger MUX Input 3 Source Select */
    vuint32_t LK:1;                    /* TRGMUX register lock. */
  } B;
} TRGMUX_EMIOS0_1_tag;

typedef union TRGMUX_EMIOS0_2_union_tag { /* TRGMUX eMIOS0_2 Register */
  vuint32_t R;
  struct {
    vuint32_t SEL0:7;                  /* Trigger MUX Input 0 Source Select */
    vuint32_t _unused_7:1;             /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL1:7;                  /* Trigger MUX Input 1 Source Select */
    vuint32_t _unused_15:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL2:7;                  /* Trigger MUX Input 2 Source Select */
    vuint32_t _unused_23:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL3:7;                  /* Trigger MUX Input 3 Source Select */
    vuint32_t LK:1;                    /* TRGMUX register lock. */
  } B;
} TRGMUX_EMIOS0_2_tag;

typedef union TRGMUX_EMIOS0_3_union_tag { /* TRGMUX eMIOS0_3 Register */
  vuint32_t R;
  struct {
    vuint32_t SEL0:7;                  /* Trigger MUX Input 0 Source Select */
    vuint32_t _unused_7:1;             /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL1:7;                  /* Trigger MUX Input 1 Source Select */
    vuint32_t _unused_15:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_16:7;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_23:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_24:7;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t LK:1;                    /* TRGMUX register lock. */
  } B;
} TRGMUX_EMIOS0_3_tag;

typedef union TRGMUX_EMIOS1_0_union_tag { /* TRGMUX eMIOS1_0 Register */
  vuint32_t R;
  struct {
    vuint32_t SEL0:7;                  /* Trigger MUX Input 0 Source Select */
    vuint32_t _unused_7:1;             /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL1:7;                  /* Trigger MUX Input 1 Source Select */
    vuint32_t _unused_15:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL2:7;                  /* Trigger MUX Input 2 Source Select */
    vuint32_t _unused_23:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL3:7;                  /* Trigger MUX Input 3 Source Select */
    vuint32_t LK:1;                    /* TRGMUX register lock. */
  } B;
} TRGMUX_EMIOS1_0_tag;

typedef union TRGMUX_EMIOS1_1_union_tag { /* TRGMUX eMIOS1_1 Register */
  vuint32_t R;
  struct {
    vuint32_t SEL0:7;                  /* Trigger MUX Input 0 Source Select */
    vuint32_t _unused_7:1;             /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL1:7;                  /* Trigger MUX Input 1 Source Select */
    vuint32_t _unused_15:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL2:7;                  /* Trigger MUX Input 2 Source Select */
    vuint32_t _unused_23:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL3:7;                  /* Trigger MUX Input 3 Source Select */
    vuint32_t LK:1;                    /* TRGMUX register lock. */
  } B;
} TRGMUX_EMIOS1_1_tag;

typedef union TRGMUX_EMIOS1_2_union_tag { /* TRGMUX eMIOS1_2 Register */
  vuint32_t R;
  struct {
    vuint32_t SEL0:7;                  /* Trigger MUX Input 0 Source Select */
    vuint32_t _unused_7:1;             /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL1:7;                  /* Trigger MUX Input 1 Source Select */
    vuint32_t _unused_15:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL2:7;                  /* Trigger MUX Input 2 Source Select */
    vuint32_t _unused_23:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL3:7;                  /* Trigger MUX Input 3 Source Select */
    vuint32_t LK:1;                    /* TRGMUX register lock. */
  } B;
} TRGMUX_EMIOS1_2_tag;

typedef union TRGMUX_EMIOS1_3_union_tag { /* TRGMUX eMIOS1_3 Register */
  vuint32_t R;
  struct {
    vuint32_t SEL0:7;                  /* Trigger MUX Input 0 Source Select */
    vuint32_t _unused_7:1;             /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL1:7;                  /* Trigger MUX Input 1 Source Select */
    vuint32_t _unused_15:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_16:7;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_23:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_24:7;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t LK:1;                    /* TRGMUX register lock. */
  } B;
} TRGMUX_EMIOS1_3_tag;

typedef union TRGMUX_FLEXIO_union_tag { /* TRGMUX FlexIO Register */
  vuint32_t R;
  struct {
    vuint32_t SEL0:7;                  /* Trigger MUX Input 0 Source Select */
    vuint32_t _unused_7:1;             /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL1:7;                  /* Trigger MUX Input 1 Source Select */
    vuint32_t _unused_15:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL2:7;                  /* Trigger MUX Input 2 Source Select */
    vuint32_t _unused_23:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL3:7;                  /* Trigger MUX Input 3 Source Select */
    vuint32_t LK:1;                    /* TRGMUX register lock. */
  } B;
} TRGMUX_FLEXIO_tag;

typedef union TRGMUX_SIUL_OUT0_union_tag { /* TRGMUX SIUL_OUT0 Register */
  vuint32_t R;
  struct {
    vuint32_t SEL0:7;                  /* Trigger MUX Input 0 Source Select */
    vuint32_t _unused_7:1;             /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL1:7;                  /* Trigger MUX Input 1 Source Select */
    vuint32_t _unused_15:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL2:7;                  /* Trigger MUX Input 2 Source Select */
    vuint32_t _unused_23:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL3:7;                  /* Trigger MUX Input 3 Source Select */
    vuint32_t LK:1;                    /* TRGMUX register lock. */
  } B;
} TRGMUX_SIUL_OUT0_tag;

typedef union TRGMUX_SIUL_OUT1_union_tag { /* TRGMUX SIUL_OUT1 Register */
  vuint32_t R;
  struct {
    vuint32_t SEL0:7;                  /* Trigger MUX Input 0 Source Select */
    vuint32_t _unused_7:1;             /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL1:7;                  /* Trigger MUX Input 1 Source Select */
    vuint32_t _unused_15:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL2:7;                  /* Trigger MUX Input 2 Source Select */
    vuint32_t _unused_23:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL3:7;                  /* Trigger MUX Input 3 Source Select */
    vuint32_t LK:1;                    /* TRGMUX register lock. */
  } B;
} TRGMUX_SIUL_OUT1_tag;

typedef union TRGMUX_SIUL_OUT2_union_tag { /* TRGMUX SIUL_OUT2 Register */
  vuint32_t R;
  struct {
    vuint32_t SEL0:7;                  /* Trigger MUX Input 0 Source Select */
    vuint32_t _unused_7:1;             /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL1:7;                  /* Trigger MUX Input 1 Source Select */
    vuint32_t _unused_15:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL2:7;                  /* Trigger MUX Input 2 Source Select */
    vuint32_t _unused_23:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL3:7;                  /* Trigger MUX Input 3 Source Select */
    vuint32_t LK:1;                    /* TRGMUX register lock. */
  } B;
} TRGMUX_SIUL_OUT2_tag;

typedef union TRGMUX_SIUL_OUT3_union_tag { /* TRGMUX SIUL_OUT3 Register */
  vuint32_t R;
  struct {
    vuint32_t SEL0:7;                  /* Trigger MUX Input 0 Source Select */
    vuint32_t _unused_7:1;             /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL1:7;                  /* Trigger MUX Input 1 Source Select */
    vuint32_t _unused_15:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL2:7;                  /* Trigger MUX Input 2 Source Select */
    vuint32_t _unused_23:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL3:7;                  /* Trigger MUX Input 3 Source Select */
    vuint32_t LK:1;                    /* TRGMUX register lock. */
  } B;
} TRGMUX_SIUL_OUT3_tag;

typedef union TRGMUX_LPI2C_0_union_tag { /* TRGMUX LPI2C_0 Register */
  vuint32_t R;
  struct {
    vuint32_t SEL0:7;                  /* Trigger MUX Input 0 Source Select */
    vuint32_t _unused_7:1;             /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_8:7;             /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_15:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_16:7;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_23:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_24:7;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t LK:1;                    /* TRGMUX register lock. */
  } B;
} TRGMUX_LPI2C_0_tag;

typedef union TRGMUX_LPSPI_0_union_tag { /* TRGMUX LPSPI_0 Register */
  vuint32_t R;
  struct {
    vuint32_t SEL0:7;                  /* Trigger MUX Input 0 Source Select */
    vuint32_t _unused_7:1;             /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_8:7;             /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_15:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_16:7;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_23:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_24:7;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t LK:1;                    /* TRGMUX register lock. */
  } B;
} TRGMUX_LPSPI_0_tag;

typedef union TRGMUX_LPSPI_1_union_tag { /* TRGMUX LPSPI_1 Register */
  vuint32_t R;
  struct {
    vuint32_t SEL0:7;                  /* Trigger MUX Input 0 Source Select */
    vuint32_t _unused_7:1;             /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_8:7;             /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_15:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_16:7;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_23:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_24:7;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t LK:1;                    /* TRGMUX register lock. */
  } B;
} TRGMUX_LPSPI_1_tag;

typedef union TRGMUX_LPSPI_2_union_tag { /* TRGMUX LPSPI_2 Register */
  vuint32_t R;
  struct {
    vuint32_t SEL0:7;                  /* Trigger MUX Input 0 Source Select */
    vuint32_t _unused_7:1;             /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_8:7;             /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_15:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_16:7;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_23:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_24:7;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t LK:1;                    /* TRGMUX register lock. */
  } B;
} TRGMUX_LPSPI_2_tag;

typedef union TRGMUX_LPUART_0_union_tag { /* TRGMUX LPUART_0 Register */
  vuint32_t R;
  struct {
    vuint32_t SEL0:7;                  /* Trigger MUX Input 0 Source Select */
    vuint32_t _unused_7:1;             /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_8:7;             /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_15:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_16:7;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_23:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_24:7;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t LK:1;                    /* TRGMUX register lock. */
  } B;
} TRGMUX_LPUART_0_tag;

typedef union TRGMUX_LPUART_1_union_tag { /* TRGMUX LPUART_1 Register */
  vuint32_t R;
  struct {
    vuint32_t SEL0:7;                  /* Trigger MUX Input 0 Source Select */
    vuint32_t _unused_7:1;             /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_8:7;             /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_15:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_16:7;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_23:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_24:7;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t LK:1;                    /* TRGMUX register lock. */
  } B;
} TRGMUX_LPUART_1_tag;

typedef union TRGMUX_LPUART_2_union_tag { /* TRGMUX LPUART_2 Register */
  vuint32_t R;
  struct {
    vuint32_t SEL0:7;                  /* Trigger MUX Input 0 Source Select */
    vuint32_t _unused_7:1;             /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_8:7;             /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_15:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_16:7;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_23:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_24:7;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t LK:1;                    /* TRGMUX register lock. */
  } B;
} TRGMUX_LPUART_2_tag;

typedef union TRGMUX_LPUART_3_union_tag { /* TRGMUX LPUART_3 Register */
  vuint32_t R;
  struct {
    vuint32_t SEL0:7;                  /* Trigger MUX Input 0 Source Select */
    vuint32_t _unused_7:1;             /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_8:7;             /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_15:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_16:7;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_23:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_24:7;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t LK:1;                    /* TRGMUX register lock. */
  } B;
} TRGMUX_LPUART_3_tag;

typedef union TRGMUX_LCU0_SYNC_union_tag { /* TRGMUX LCU0_SYNC Register */
  vuint32_t R;
  struct {
    vuint32_t SEL0:7;                  /* Trigger MUX Input 0 Source Select */
    vuint32_t _unused_7:1;             /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL1:7;                  /* Trigger MUX Input 1 Source Select */
    vuint32_t _unused_15:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_16:7;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_23:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_24:7;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t LK:1;                    /* TRGMUX register lock. */
  } B;
} TRGMUX_LCU0_SYNC_tag;

typedef union TRGMUX_LCU0_FORCE_union_tag { /* TRGMUX LCU0_FORCE Register */
  vuint32_t R;
  struct {
    vuint32_t SEL0:7;                  /* Trigger MUX Input 0 Source Select */
    vuint32_t _unused_7:1;             /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL1:7;                  /* Trigger MUX Input 1 Source Select */
    vuint32_t _unused_15:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL2:7;                  /* Trigger MUX Input 2 Source Select */
    vuint32_t _unused_23:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_24:7;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t LK:1;                    /* TRGMUX register lock. */
  } B;
} TRGMUX_LCU0_FORCE_tag;

typedef union TRGMUX_LCU0_0_union_tag { /* TRGMUX LCU0_0 Register */
  vuint32_t R;
  struct {
    vuint32_t SEL0:7;                  /* Trigger MUX Input 0 Source Select */
    vuint32_t _unused_7:1;             /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL1:7;                  /* Trigger MUX Input 1 Source Select */
    vuint32_t _unused_15:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL2:7;                  /* Trigger MUX Input 2 Source Select */
    vuint32_t _unused_23:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL3:7;                  /* Trigger MUX Input 3 Source Select */
    vuint32_t LK:1;                    /* TRGMUX register lock. */
  } B;
} TRGMUX_LCU0_0_tag;

typedef union TRGMUX_LCU0_1_union_tag { /* TRGMUX LCU0_1 Register */
  vuint32_t R;
  struct {
    vuint32_t SEL0:7;                  /* Trigger MUX Input 0 Source Select */
    vuint32_t _unused_7:1;             /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL1:7;                  /* Trigger MUX Input 1 Source Select */
    vuint32_t _unused_15:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL2:7;                  /* Trigger MUX Input 2 Source Select */
    vuint32_t _unused_23:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL3:7;                  /* Trigger MUX Input 3 Source Select */
    vuint32_t LK:1;                    /* TRGMUX register lock. */
  } B;
} TRGMUX_LCU0_1_tag;

typedef union TRGMUX_LCU0_2_union_tag { /* TRGMUX LCU0_2 Register */
  vuint32_t R;
  struct {
    vuint32_t SEL0:7;                  /* Trigger MUX Input 0 Source Select */
    vuint32_t _unused_7:1;             /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL1:7;                  /* Trigger MUX Input 1 Source Select */
    vuint32_t _unused_15:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL2:7;                  /* Trigger MUX Input 2 Source Select */
    vuint32_t _unused_23:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL3:7;                  /* Trigger MUX Input 3 Source Select */
    vuint32_t LK:1;                    /* TRGMUX register lock. */
  } B;
} TRGMUX_LCU0_2_tag;

typedef union TRGMUX_LCU1_SYNC_union_tag { /* TRGMUX LCU1_SYNC Register */
  vuint32_t R;
  struct {
    vuint32_t SEL0:7;                  /* Trigger MUX Input 0 Source Select */
    vuint32_t _unused_7:1;             /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL1:7;                  /* Trigger MUX Input 1 Source Select */
    vuint32_t _unused_15:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_16:7;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_23:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_24:7;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t LK:1;                    /* TRGMUX register lock. */
  } B;
} TRGMUX_LCU1_SYNC_tag;

typedef union TRGMUX_LCU1_FORCE_union_tag { /* TRGMUX LCU1_FORCE Register */
  vuint32_t R;
  struct {
    vuint32_t SEL0:7;                  /* Trigger MUX Input 0 Source Select */
    vuint32_t _unused_7:1;             /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL1:7;                  /* Trigger MUX Input 1 Source Select */
    vuint32_t _unused_15:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL2:7;                  /* Trigger MUX Input 2 Source Select */
    vuint32_t _unused_23:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_24:7;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t LK:1;                    /* TRGMUX register lock. */
  } B;
} TRGMUX_LCU1_FORCE_tag;

typedef union TRGMUX_LCU1_0_union_tag { /* TRGMUX LCU1_0 Register */
  vuint32_t R;
  struct {
    vuint32_t SEL0:7;                  /* Trigger MUX Input 0 Source Select */
    vuint32_t _unused_7:1;             /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL1:7;                  /* Trigger MUX Input 1 Source Select */
    vuint32_t _unused_15:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL2:7;                  /* Trigger MUX Input 2 Source Select */
    vuint32_t _unused_23:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL3:7;                  /* Trigger MUX Input 3 Source Select */
    vuint32_t LK:1;                    /* TRGMUX register lock. */
  } B;
} TRGMUX_LCU1_0_tag;

typedef union TRGMUX_LCU1_1_union_tag { /* TRGMUX LCU1_1 Register */
  vuint32_t R;
  struct {
    vuint32_t SEL0:7;                  /* Trigger MUX Input 0 Source Select */
    vuint32_t _unused_7:1;             /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL1:7;                  /* Trigger MUX Input 1 Source Select */
    vuint32_t _unused_15:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL2:7;                  /* Trigger MUX Input 2 Source Select */
    vuint32_t _unused_23:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL3:7;                  /* Trigger MUX Input 3 Source Select */
    vuint32_t LK:1;                    /* TRGMUX register lock. */
  } B;
} TRGMUX_LCU1_1_tag;

typedef union TRGMUX_LCU1_2_union_tag { /* TRGMUX LCU1_2 Register */
  vuint32_t R;
  struct {
    vuint32_t SEL0:7;                  /* Trigger MUX Input 0 Source Select */
    vuint32_t _unused_7:1;             /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL1:7;                  /* Trigger MUX Input 1 Source Select */
    vuint32_t _unused_15:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL2:7;                  /* Trigger MUX Input 2 Source Select */
    vuint32_t _unused_23:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t SEL3:7;                  /* Trigger MUX Input 3 Source Select */
    vuint32_t LK:1;                    /* TRGMUX register lock. */
  } B;
} TRGMUX_LCU1_2_tag;

typedef union TRGMUX_CM7_RXEV_union_tag { /* TRGMUX CM7_RXEV Register */
  vuint32_t R;
  struct {
    vuint32_t SEL0:7;                  /* Trigger MUX Input 0 Source Select */
    vuint32_t _unused_7:1;             /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_8:7;             /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_15:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_16:7;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_23:1;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t _unused_24:7;            /* This read-only bit field is reserved and always has the value 0. */
    vuint32_t LK:1;                    /* TRGMUX register lock. */
  } B;
} TRGMUX_CM7_RXEV_tag;

struct TRGMUX_tag {
  TRGMUX_ADC12_0_tag ADC12_0;          /* TRGMUX ADC12_0 Register */
  TRGMUX_ADC12_1_tag ADC12_1;          /* TRGMUX ADC12_1 Register */
  uint8_t TRGMUX_reserved0[4];
  TRGMUX_LPCMP_0_tag LPCMP_0r;         /* TRGMUX LPCMP_0 Register */
  TRGMUX_LPCMP_1_tag LPCMP_1r;         /* TRGMUX LPCMP_1 Register */
  uint8_t TRGMUX_reserved1[4];
  TRGMUX_BCTU_tag BCTUr;               /* TRGMUX BCTU Register */
  TRGMUX_EMIOS012_ODIS_tag EMIOS012_ODIS; /* TRGMUX eMIOS012_odis Register */
  TRGMUX_EMIOS0_0_tag EMIOS0_0;        /* TRGMUX eMIOS0_0 Register */
  TRGMUX_EMIOS0_1_tag EMIOS0_1;        /* TRGMUX eMIOS0_1 Register */
  TRGMUX_EMIOS0_2_tag EMIOS0_2;        /* TRGMUX eMIOS0_2 Register */
  TRGMUX_EMIOS0_3_tag EMIOS0_3;        /* TRGMUX eMIOS0_3 Register */
  TRGMUX_EMIOS1_0_tag EMIOS1_0;        /* TRGMUX eMIOS1_0 Register */
  TRGMUX_EMIOS1_1_tag EMIOS1_1;        /* TRGMUX eMIOS1_1 Register */
  TRGMUX_EMIOS1_2_tag EMIOS1_2;        /* TRGMUX eMIOS1_2 Register */
  TRGMUX_EMIOS1_3_tag EMIOS1_3;        /* TRGMUX eMIOS1_3 Register */
  TRGMUX_FLEXIO_tag FLEXIOr;           /* TRGMUX FlexIO Register */
  TRGMUX_SIUL_OUT0_tag SIUL_OUT0;      /* TRGMUX SIUL_OUT0 Register */
  TRGMUX_SIUL_OUT1_tag SIUL_OUT1;      /* TRGMUX SIUL_OUT1 Register */
  TRGMUX_SIUL_OUT2_tag SIUL_OUT2;      /* TRGMUX SIUL_OUT2 Register */
  TRGMUX_SIUL_OUT3_tag SIUL_OUT3;      /* TRGMUX SIUL_OUT3 Register */
  TRGMUX_LPI2C_0_tag LPI2C_0r;         /* TRGMUX LPI2C_0 Register */
  TRGMUX_LPSPI_0_tag LPSPI_0r;         /* TRGMUX LPSPI_0 Register */
  TRGMUX_LPSPI_1_tag LPSPI_1r;         /* TRGMUX LPSPI_1 Register */
  TRGMUX_LPSPI_2_tag LPSPI_2r;         /* TRGMUX LPSPI_2 Register */
  TRGMUX_LPUART_0_tag LPUART_0r;       /* TRGMUX LPUART_0 Register */
  TRGMUX_LPUART_1_tag LPUART_1r;       /* TRGMUX LPUART_1 Register */
  TRGMUX_LPUART_2_tag LPUART_2r;       /* TRGMUX LPUART_2 Register */
  TRGMUX_LPUART_3_tag LPUART_3r;       /* TRGMUX LPUART_3 Register */
  TRGMUX_LCU0_SYNC_tag LCU0_SYNC;      /* TRGMUX LCU0_SYNC Register */
  TRGMUX_LCU0_FORCE_tag LCU0_FORCE;    /* TRGMUX LCU0_FORCE Register */
  TRGMUX_LCU0_0_tag LCU0_0;            /* TRGMUX LCU0_0 Register */
  TRGMUX_LCU0_1_tag LCU0_1;            /* TRGMUX LCU0_1 Register */
  TRGMUX_LCU0_2_tag LCU0_2;            /* TRGMUX LCU0_2 Register */
  TRGMUX_LCU1_SYNC_tag LCU1_SYNC;      /* TRGMUX LCU1_SYNC Register */
  TRGMUX_LCU1_FORCE_tag LCU1_FORCE;    /* TRGMUX LCU1_FORCE Register */
  TRGMUX_LCU1_0_tag LCU1_0;            /* TRGMUX LCU1_0 Register */
  TRGMUX_LCU1_1_tag LCU1_1;            /* TRGMUX LCU1_1 Register */
  TRGMUX_LCU1_2_tag LCU1_2;            /* TRGMUX LCU1_2 Register */
  TRGMUX_CM7_RXEV_tag CM7_RXEV;        /* TRGMUX CM7_RXEV Register */
};


/* ============================================================================
   =============================== Module: TSPC ===============================
   ============================================================================ */

typedef union TSPC_GRP_EN_union_tag {  /* Group Enable */
  vuint32_t R;
  struct {
    vuint32_t GRP1_EN:1;               /* Enable for GRP1_OBEn Register */
    vuint32_t GRP2_EN:1;               /* Enable for GRP2_OBEn Register */
    vuint32_t _unused_2:30;
  } B;
} TSPC_GRP_EN_tag;

typedef union TSPC_GROUP_GRP_OBE1_union_tag { /* Group OBE */
  vuint32_t R;
  struct {
    vuint32_t OBE0:1;                  /* Output Buffer Enable */
    vuint32_t OBE1:1;                  /* Output Buffer Enable */
    vuint32_t OBE2:1;                  /* Output Buffer Enable */
    vuint32_t OBE3:1;                  /* Output Buffer Enable */
    vuint32_t OBE4:1;                  /* Output Buffer Enable */
    vuint32_t OBE5:1;                  /* Output Buffer Enable */
    vuint32_t OBE6:1;                  /* Output Buffer Enable */
    vuint32_t OBE7:1;                  /* Output Buffer Enable */
    vuint32_t OBE8:1;                  /* Output Buffer Enable */
    vuint32_t OBE9:1;                  /* Output Buffer Enable */
    vuint32_t OBE10:1;                 /* Output Buffer Enable */
    vuint32_t OBE11:1;                 /* Output Buffer Enable */
    vuint32_t OBE12:1;                 /* Output Buffer Enable */
    vuint32_t OBE13:1;                 /* Output Buffer Enable */
    vuint32_t OBE14:1;                 /* Output Buffer Enable */
    vuint32_t OBE15:1;                 /* Output Buffer Enable */
    vuint32_t OBE16:1;                 /* Output Buffer Enable */
    vuint32_t OBE17:1;                 /* Output Buffer Enable */
    vuint32_t OBE18:1;                 /* Output Buffer Enable */
    vuint32_t OBE19:1;                 /* Output Buffer Enable */
    vuint32_t OBE20:1;                 /* Output Buffer Enable */
    vuint32_t OBE21:1;                 /* Output Buffer Enable */
    vuint32_t OBE22:1;                 /* Output Buffer Enable */
    vuint32_t OBE23:1;                 /* Output Buffer Enable */
    vuint32_t OBE24:1;                 /* Output Buffer Enable */
    vuint32_t OBE25:1;                 /* Output Buffer Enable */
    vuint32_t OBE26:1;                 /* Output Buffer Enable */
    vuint32_t OBE27:1;                 /* Output Buffer Enable */
    vuint32_t OBE28:1;                 /* Output Buffer Enable */
    vuint32_t OBE29:1;                 /* Output Buffer Enable */
    vuint32_t OBE30:1;                 /* Output Buffer Enable */
    vuint32_t OBE31:1;                 /* Output Buffer Enable */
  } B;
} TSPC_GROUP_GRP_OBE1_tag;

typedef union TSPC_GROUP_GRP_OBE2_union_tag { /* Group OBE */
  vuint32_t R;
  struct {
    vuint32_t OBE32:1;                 /* Output Buffer Enable */
    vuint32_t OBE33:1;                 /* Output Buffer Enable */
    vuint32_t OBE34:1;                 /* Output Buffer Enable */
    vuint32_t OBE35:1;                 /* Output Buffer Enable */
    vuint32_t OBE36:1;                 /* Output Buffer Enable */
    vuint32_t OBE37:1;                 /* Output Buffer Enable */
    vuint32_t OBE38:1;                 /* Output Buffer Enable */
    vuint32_t OBE39:1;                 /* Output Buffer Enable */
    vuint32_t OBE40:1;                 /* Output Buffer Enable */
    vuint32_t OBE41:1;                 /* Output Buffer Enable */
    vuint32_t OBE42:1;                 /* Output Buffer Enable */
    vuint32_t OBE43:1;                 /* Output Buffer Enable */
    vuint32_t OBE44:1;                 /* Output Buffer Enable */
    vuint32_t OBE45:1;                 /* Output Buffer Enable */
    vuint32_t _unused_14:18;
  } B;
} TSPC_GROUP_GRP_OBE2_tag;

typedef struct TSPC_GROUP_struct_tag {
  TSPC_GROUP_GRP_OBE1_tag GRP_OBE1;    /* Group OBE */
  TSPC_GROUP_GRP_OBE2_tag GRP_OBE2;    /* Group OBE */
  uint8_t GROUP_reserved0[72];
} TSPC_GROUP_tag;

struct TSPC_tag {
  TSPC_GRP_EN_tag GRP_EN;              /* Group Enable */
  uint8_t TSPC_reserved0[76];
  TSPC_GROUP_tag GROUP[2];
};


/* ============================================================================
   =============================== Module: VIRT_WRAPPER =======================
   ============================================================================ */

typedef union VIRT_WRAPPER_REG_A_union_tag { /* Parameter_n Register */
  vuint32_t R;
  struct {
    vuint32_t PAD_0:2;                 /* PAD_0 */
    vuint32_t PAD_1:2;                 /* PAD_1 */
    vuint32_t PAD_2:2;                 /* PAD_2 */
    vuint32_t PAD_3:2;                 /* PAD_3 */
    vuint32_t PAD_4:2;                 /* PAD_4 */
    vuint32_t PAD_5:2;                 /* PAD_5 */
    vuint32_t PAD_6:2;                 /* PAD_6 */
    vuint32_t PAD_7:2;                 /* PAD_7 */
    vuint32_t PAD_8:2;                 /* PAD_8 */
    vuint32_t PAD_9:2;                 /* PAD_9 */
    vuint32_t PAD_10:2;                /* PAD_10 */
    vuint32_t PAD_11:2;                /* PAD_11 */
    vuint32_t PAD_12:2;                /* PAD_12 */
    vuint32_t PAD_13:2;                /* PAD_13 */
    vuint32_t PAD_14:2;                /* PAD_14 */
    vuint32_t PAD_15:2;                /* PAD_15 */
  } B;
} VIRT_WRAPPER_REG_A_tag;

typedef union VIRT_WRAPPER_REG_B_union_tag { /* Parameter_n Register */
  vuint32_t R;
  struct {
    vuint32_t INMUX_0:2;               /* INMUX_0 */
    vuint32_t INMUX_1:2;               /* INMUX_1 */
    vuint32_t INMUX_2:2;               /* INMUX_2 */
    vuint32_t INMUX_3:2;               /* INMUX_3 */
    vuint32_t INMUX_4:2;               /* INMUX_4 */
    vuint32_t INMUX_5:2;               /* INMUX_5 */
    vuint32_t INMUX_6:2;               /* INMUX_6 */
    vuint32_t INMUX_7:2;               /* INMUX_7 */
    vuint32_t INMUX_8:2;               /* INMUX_8 */
    vuint32_t INMUX_9:2;               /* INMUX_9 */
    vuint32_t INMUX_10:2;              /* INMUX_10 */
    vuint32_t INMUX_11:2;              /* INMUX_11 */
    vuint32_t INMUX_12:2;              /* INMUX_12 */
    vuint32_t INMUX_13:2;              /* INMUX_13 */
    vuint32_t INMUX_14:2;              /* INMUX_14 */
    vuint32_t INMUX_15:2;              /* INMUX_15 */
  } B;
} VIRT_WRAPPER_REG_B_tag;

typedef union VIRT_WRAPPER_REG_C_union_tag { /* Parameter_n Register */
  vuint32_t R;
  struct {
    vuint32_t INTC_CTRL:2;             /* Interrupt register control */
    vuint32_t _unused_2:30;            /* Reserved */
  } B;
} VIRT_WRAPPER_REG_C_tag;

typedef union VIRT_WRAPPER_REG_D_union_tag { /* Parameter_n Register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:30;            /* Reserved */
    vuint32_t REG_GCR:2;               /* GCR Register Of REG_PROT */
  } B;
} VIRT_WRAPPER_REG_D_tag;

struct VIRT_WRAPPER_tag {
  VIRT_WRAPPER_REG_A_tag REG_A[32];    /* Parameter_n Register */
  VIRT_WRAPPER_REG_B_tag REG_B[32];    /* Parameter_n Register */
  VIRT_WRAPPER_REG_C_tag REG_C[1];     /* Parameter_n Register */
  VIRT_WRAPPER_REG_D_tag REG_D[1];     /* Parameter_n Register */
};


/* ============================================================================
   =============================== Module: WKPU ===============================
   ============================================================================ */

typedef union WKPU_NSR_union_tag {     /* NMI Status Flag Register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:6;             /* Reserved */
    vuint32_t _unused_6:2;             /* Reserved */
    vuint32_t _unused_8:6;             /* Reserved */
    vuint32_t _unused_14:2;            /* Reserved */
    vuint32_t _unused_16:6;            /* Reserved */
    vuint32_t _unused_22:2;            /* Reserved */
    vuint32_t _unused_24:6;            /* Reserved */
    vuint32_t NOVF0:1;                 /* NMI Overrun Status Flag 0 */
    vuint32_t NIF0:1;                  /* NMI Status Flag 0 */
  } B;
} WKPU_NSR_tag;

typedef union WKPU_NCR_union_tag {     /* NMI Configuration Register */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:8;             /* Reserved */
    vuint32_t _unused_8:8;             /* Reserved */
    vuint32_t _unused_16:8;            /* Reserved */
    vuint32_t NFE0:1;                  /* NMI Filter Enable 0 */
    vuint32_t NFEE0:1;                 /* NMI Falling-edge Events Enable 0 */
    vuint32_t NREE0:1;                 /* NMI Rising-Edge Events Enable 0 */
    vuint32_t _unused_27:1;            /* Reserved */
    vuint32_t NWRE0:1;                 /* NMI Wakeup Request Enable 0 */
    vuint32_t NDSS0:2;                 /* NMI Destination Source Select 0 */
    vuint32_t NLOCK0:1;                /* NMI Configuration Lock Register 0 */
  } B;
} WKPU_NCR_tag;

typedef union WKPU_WISR_union_tag {    /* Wakeup/Interrupt Status Flag Register */
  vuint32_t R;
  struct {
    vuint32_t EIF:32;                  /* External Wakeup/Interrupt Status Flag x */
  } B;
} WKPU_WISR_tag;

typedef union WKPU_IRER_union_tag {    /* Interrupt Request Enable Register */
  vuint32_t R;
  struct {
    vuint32_t EIRE:32;                 /* External Interrupt Request Enable x */
  } B;
} WKPU_IRER_tag;

typedef union WKPU_WRER_union_tag {    /* Wakeup Request Enable Register */
  vuint32_t R;
  struct {
    vuint32_t WRE:32;                  /* External Wakeup Request Enable x */
  } B;
} WKPU_WRER_tag;

typedef union WKPU_WIREER_union_tag {  /* Wakeup/Interrupt Rising-Edge Event Enable Register */
  vuint32_t R;
  struct {
    vuint32_t IREE:32;                 /* External Interrupt Rising-edge Events Enable x */
  } B;
} WKPU_WIREER_tag;

typedef union WKPU_WIFEER_union_tag {  /* Wakeup/Interrupt Falling-Edge Event Enable Register */
  vuint32_t R;
  struct {
    vuint32_t IFEEX:32;                /* External Interrupt Falling-edge Events Enable x */
  } B;
} WKPU_WIFEER_tag;

typedef union WKPU_WIFER_union_tag {   /* Wakeup/Interrupt Filter Enable Register */
  vuint32_t R;
  struct {
    vuint32_t IFE:32;                  /* External Interrupt Filter Enable x */
  } B;
} WKPU_WIFER_tag;

typedef union WKPU_WISR_64_union_tag { /* Wakeup/Interrupt Status Flag Register */
  vuint32_t R;
  struct {
    vuint32_t EIF_1:32;                /* External Wakeup/Interrupt Status Flag x */
  } B;
} WKPU_WISR_64_tag;

typedef union WKPU_IRER_64_union_tag { /* Interrupt Request Enable Register */
  vuint32_t R;
  struct {
    vuint32_t EIRE_1:32;               /* External Interrupt Request Enable x */
  } B;
} WKPU_IRER_64_tag;

typedef union WKPU_WRER_64_union_tag { /* Wakeup Request Enable Register */
  vuint32_t R;
  struct {
    vuint32_t WRE_1:32;                /* External Wakeup Request Enable x */
  } B;
} WKPU_WRER_64_tag;

typedef union WKPU_WIREER_64_union_tag { /* Wakeup/Interrupt Rising-Edge Event Enable Register */
  vuint32_t R;
  struct {
    vuint32_t IREE_1:32;               /* External Interrupt Rising-edge Events Enable x */
  } B;
} WKPU_WIREER_64_tag;

typedef union WKPU_WIFEER_64_union_tag { /* Wakeup/Interrupt Falling-Edge Event Enable Register */
  vuint32_t R;
  struct {
    vuint32_t IFEEX_1:32;              /* External Interrupt Falling-edge Events Enable x */
  } B;
} WKPU_WIFEER_64_tag;

typedef union WKPU_WIFER_64_union_tag { /* Wakeup/Interrupt Filter Enable Register */
  vuint32_t R;
  struct {
    vuint32_t IFE_1:32;                /* External Interrupt Filter Enable x */
  } B;
} WKPU_WIFER_64_tag;

struct WKPU_tag {
  WKPU_NSR_tag NSR;                    /* NMI Status Flag Register */
  uint8_t WKPU_reserved0[4];
  WKPU_NCR_tag NCR;                    /* NMI Configuration Register */
  uint8_t WKPU_reserved1[8];
  WKPU_WISR_tag WISR;                  /* Wakeup/Interrupt Status Flag Register */
  WKPU_IRER_tag IRER;                  /* Interrupt Request Enable Register */
  WKPU_WRER_tag WRER;                  /* Wakeup Request Enable Register */
  uint8_t WKPU_reserved2[8];
  WKPU_WIREER_tag WIREER;              /* Wakeup/Interrupt Rising-Edge Event Enable Register */
  WKPU_WIFEER_tag WIFEER;              /* Wakeup/Interrupt Falling-Edge Event Enable Register */
  WKPU_WIFER_tag WIFER;                /* Wakeup/Interrupt Filter Enable Register */
  uint8_t WKPU_reserved3[32];
  WKPU_WISR_64_tag WISR_64;            /* Wakeup/Interrupt Status Flag Register */
  WKPU_IRER_64_tag IRER_64;            /* Interrupt Request Enable Register */
  WKPU_WRER_64_tag WRER_64;            /* Wakeup Request Enable Register */
  uint8_t WKPU_reserved4[8];
  WKPU_WIREER_64_tag WIREER_64;        /* Wakeup/Interrupt Rising-Edge Event Enable Register */
  WKPU_WIFEER_64_tag WIFEER_64;        /* Wakeup/Interrupt Falling-Edge Event Enable Register */
  WKPU_WIFER_64_tag WIFER_64;          /* Wakeup/Interrupt Filter Enable Register */
};


/* ============================================================================
   =============================== Module: XBIC ===============================
   ============================================================================ */

typedef union XBIC_MCR_union_tag {     /* XBIC Module Control */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:16;            /* Reserved */
    vuint32_t ME7:1;
    vuint32_t ME6:1;
    vuint32_t ME5:1;
    vuint32_t ME4:1;
    vuint32_t ME3:1;
    vuint32_t ME2:1;
    vuint32_t ME1:1;
    vuint32_t ME0:1;
    vuint32_t SE7:1;
    vuint32_t SE6:1;
    vuint32_t SE5:1;
    vuint32_t SE4:1;
    vuint32_t SE3:1;
    vuint32_t SE2:1;
    vuint32_t SE1:1;
    vuint32_t SE0:1;
  } B;
} XBIC_MCR_tag;

typedef union XBIC_EIR_union_tag {     /* XBIC Error Injection */
  vuint32_t R;
  struct {
    vuint32_t SYN:8;                   /* Syndrome */
    vuint32_t MST:4;                   /* Target Master ID */
    vuint32_t SLV:3;                   /* Target Slave Port */
    vuint32_t _unused_15:16;           /* Reserved */
    vuint32_t EIE:1;
  } B;
} XBIC_EIR_tag;

typedef union XBIC_ESR_union_tag {     /* XBIC Error Status */
  vuint32_t R;
  struct {
    vuint32_t SYN:8;                   /* Syndrome */
    vuint32_t MST:4;                   /* Master ID */
    vuint32_t SLV:3;                   /* Slave Port */
    vuint32_t DPME7:1;
    vuint32_t DPME6:1;
    vuint32_t DPME5:1;
    vuint32_t DPME4:1;
    vuint32_t DPME3:1;
    vuint32_t DPME2:1;
    vuint32_t DPME1:1;
    vuint32_t DPME0:1;
    vuint32_t DPSE7:1;
    vuint32_t DPSE6:1;
    vuint32_t DPSE5:1;
    vuint32_t DPSE4:1;
    vuint32_t DPSE3:1;
    vuint32_t DPSE2:1;
    vuint32_t DPSE1:1;
    vuint32_t DPSE0:1;
    vuint32_t VLD:1;
  } B;
} XBIC_ESR_tag;

typedef union XBIC_EAR_union_tag {     /* XBIC Error Address */
  vuint32_t R;
  struct {
    vuint32_t ADDR:32;                 /* Error Address */
  } B;
} XBIC_EAR_tag;

struct XBIC_tag {
  XBIC_MCR_tag MCR;                    /* XBIC Module Control */
  XBIC_EIR_tag EIR;                    /* XBIC Error Injection */
  XBIC_ESR_tag ESR;                    /* XBIC Error Status */
  XBIC_EAR_tag EAR;                    /* XBIC Error Address */
};


/* ============================================================================
   =============================== Module: XRDC ===============================
   ============================================================================ */

typedef union XRDC_CR_union_tag {      /* Control */
  vuint32_t R;
  struct {
    vuint32_t GVLD:1;                  /* Global Valid (XRDC Global Enable/Disable) */
    vuint32_t HRL:4;                   /* Hardware Revision Level */
    vuint32_t _unused_5:2;
    vuint32_t MRF:1;                   /* Memory Region Format */
    vuint32_t VAW:1;                   /* Virtualization Aware */
    vuint32_t _unused_9:21;
    vuint32_t LK1:1;                   /* Lock */
    vuint32_t _unused_31:1;
  } B;
} XRDC_CR_tag;

typedef union XRDC_HWCFG0_union_tag {  /* Hardware Configuration 0 */
  vuint32_t R;
  struct {
    vuint32_t NDID:8;                  /* Number Of Domains */
    vuint32_t NMSTR:8;                 /* Number Of Bus Masters */
    vuint32_t NMRC:8;                  /* Number Of MRCs */
    vuint32_t NPAC:4;                  /* Number Of PACs */
    vuint32_t MID:4;                   /* Module ID */
  } B;
} XRDC_HWCFG0_tag;

typedef union XRDC_HWCFG1_union_tag {  /* Hardware Configuration 1 */
  vuint32_t R;
  struct {
    vuint32_t DID:4;                   /* Domain Identifier Number */
    vuint32_t _unused_4:28;
  } B;
} XRDC_HWCFG1_tag;

typedef union XRDC_HWCFG2_union_tag {  /* Hardware Configuration 2 */
  vuint32_t R;
  struct {
    vuint32_t PIDP0:1;                 /* Process Identifier */
    vuint32_t PIDP1:1;                 /* Process Identifier */
    vuint32_t PIDP2:1;                 /* Process Identifier */
    vuint32_t PIDP3:1;                 /* Process Identifier */
    vuint32_t PIDP4:1;                 /* Process Identifier */
    vuint32_t PIDP5:1;                 /* Process Identifier */
    vuint32_t PIDP6:1;                 /* Process Identifier */
    vuint32_t PIDP7:1;                 /* Process Identifier */
    vuint32_t PIDP8:1;                 /* Process Identifier */
    vuint32_t PIDP9:1;                 /* Process Identifier */
    vuint32_t PIDP10:1;                /* Process Identifier */
    vuint32_t PIDP11:1;                /* Process Identifier */
    vuint32_t PIDP12:1;                /* Process Identifier */
    vuint32_t PIDP13:1;                /* Process Identifier */
    vuint32_t PIDP14:1;                /* Process Identifier */
    vuint32_t PIDP15:1;                /* Process Identifier */
    vuint32_t PIDP16:1;                /* Process Identifier */
    vuint32_t PIDP17:1;                /* Process Identifier */
    vuint32_t PIDP18:1;                /* Process Identifier */
    vuint32_t PIDP19:1;                /* Process Identifier */
    vuint32_t PIDP20:1;                /* Process Identifier */
    vuint32_t PIDP21:1;                /* Process Identifier */
    vuint32_t PIDP22:1;                /* Process Identifier */
    vuint32_t PIDP23:1;                /* Process Identifier */
    vuint32_t PIDP24:1;                /* Process Identifier */
    vuint32_t PIDP25:1;                /* Process Identifier */
    vuint32_t PIDP26:1;                /* Process Identifier */
    vuint32_t PIDP27:1;                /* Process Identifier */
    vuint32_t PIDP28:1;                /* Process Identifier */
    vuint32_t PIDP29:1;                /* Process Identifier */
    vuint32_t PIDP30:1;                /* Process Identifier */
    vuint32_t PIDP31:1;                /* Process Identifier */
  } B;
} XRDC_HWCFG2_tag;

typedef union XRDC_MDACFG_union_tag {  /* Master Domain Assignment Configuration */
  vuint8_t R;
  struct {
    vuint8_t NMDAR:4;
    vuint8_t _unused_4:3;
    vuint8_t NCM:1;                    /* Non-CPU Master */
  } B;
} XRDC_MDACFG_tag;

typedef union XRDC_MRCFG_union_tag {   /* Memory Region Configuration */
  vuint8_t R;
  struct {
    vuint8_t NMRGD:5;
    vuint8_t _unused_5:3;
  } B;
} XRDC_MRCFG_tag;

typedef union XRDC_DERRLOC_union_tag { /* Domain Error Location */
  vuint32_t R;
  struct {
    vuint32_t MRCINST:16;              /* MRC Instance */
    vuint32_t PACINST:4;               /* PAC Instance */
    vuint32_t _unused_20:12;
  } B;
} XRDC_DERRLOC_tag;

typedef union XRDC_DERRW0_DERR_W0_union_tag { /* Domain Error Word0 */
  vuint32_t R;
  struct {
    vuint32_t EADDR:32;                /* Error Address */
  } B;
} XRDC_DERRW0_DERR_W0_tag;

typedef union XRDC_DERRW0_DERR_W1_union_tag { /* Domain Error Word1 */
  vuint32_t R;
  struct {
    vuint32_t EDID:4;                  /* Error Domain Identifier */
    vuint32_t _unused_4:4;
    vuint32_t EATR:3;                  /* Error Attributes */
    vuint32_t ERW:1;                   /* Error Read/Write */
    vuint32_t _unused_12:12;
    vuint32_t EPORT:3;                 /* Error Port */
    vuint32_t _unused_27:3;
    vuint32_t EST:2;                   /* Error State */
  } B;
} XRDC_DERRW0_DERR_W1_tag;

typedef union XRDC_DERRW0_DERR_W3_union_tag { /* Domain Error Word3 */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:30;
    vuint32_t RECR:2;                  /* Rearm Error Capture Registers */
  } B;
} XRDC_DERRW0_DERR_W3_tag;

typedef struct XRDC_DERRW0_struct_tag {
  XRDC_DERRW0_DERR_W0_tag DERR_W0;     /* Domain Error Word0 */
  XRDC_DERRW0_DERR_W1_tag DERR_W1;     /* Domain Error Word1 */
  uint8_t DERRW0_reserved0[4];
  XRDC_DERRW0_DERR_W3_tag DERR_W3;     /* Domain Error Word3 */
} XRDC_DERRW0_tag;

typedef union XRDC_PID_union_tag {     /* Process Identifier */
  vuint32_t R;
  struct {
    vuint32_t PID:6;                   /* Process Identifier */
    vuint32_t _unused_6:10;
    vuint32_t LMNUM:6;                 /* Locked Master Number */
    vuint32_t _unused_22:2;
    vuint32_t ELK22H:1;                /* Enable (LK2 = 2) Special Handling */
    vuint32_t _unused_25:3;
    vuint32_t TSM:1;                   /* Three-State Model */
    vuint32_t LK2:2;                   /* Lock */
    vuint32_t _unused_31:1;
  } B;
} XRDC_PID_tag;

typedef union XRDC_MDA_W0_0_DFMT0_union_tag { /* Master Domain Assignment */
  vuint32_t R;
  struct {
    vuint32_t DID:1;                   /* Domain Identifier */
    vuint32_t _unused_1:3;
    vuint32_t DIDS:2;                  /* DID Select */
    vuint32_t PE:2;                    /* Process Identifier Enable */
    vuint32_t PIDM:6;                  /* Process Identifier Mask */
    vuint32_t _unused_14:2;            /* Reserved */
    vuint32_t PID:6;                   /* Process Identifier */
    vuint32_t _unused_22:2;            /* Reserved */
    vuint32_t _unused_24:4;
    vuint32_t _unused_28:1;
    vuint32_t DFMT:1;                  /* Domain Format */
    vuint32_t LK1:1;                   /* Lock */
    vuint32_t VLD:1;                   /* Valid */
  } B;
} XRDC_MDA_W0_0_DFMT0_tag;

typedef union XRDC_MDA_W0_1_DFMT1_union_tag { /* Master Domain Assignment */
  vuint32_t R;
  struct {
    vuint32_t DID:1;                   /* Domain Identifier */
    vuint32_t _unused_1:3;
    vuint32_t PA:2;                    /* Privileged Attribute */
    vuint32_t SA:2;                    /* Secure Attribute */
    vuint32_t DIDB:1;                  /* DID Bypass */
    vuint32_t _unused_9:15;
    vuint32_t _unused_24:4;
    vuint32_t _unused_28:1;
    vuint32_t DFMT:1;                  /* Domain Format */
    vuint32_t LK1:1;                   /* Lock */
    vuint32_t VLD:1;                   /* Valid */
  } B;
} XRDC_MDA_W0_1_DFMT1_tag;

typedef union XRDC_MDA_W0_2_DFMT1_union_tag { /* Master Domain Assignment */
  vuint32_t R;
  struct {
    vuint32_t DID:1;                   /* Domain Identifier */
    vuint32_t _unused_1:3;
    vuint32_t PA:2;                    /* Privileged Attribute */
    vuint32_t SA:2;                    /* Secure Attribute */
    vuint32_t DIDB:1;                  /* DID Bypass */
    vuint32_t _unused_9:15;
    vuint32_t _unused_24:4;
    vuint32_t _unused_28:1;
    vuint32_t DFMT:1;                  /* Domain Format */
    vuint32_t LK1:1;                   /* Lock */
    vuint32_t VLD:1;                   /* Valid */
  } B;
} XRDC_MDA_W0_2_DFMT1_tag;

typedef union XRDC_MDA_W0_3_DFMT0_union_tag { /* Master Domain Assignment */
  vuint32_t R;
  struct {
    vuint32_t DID:1;                   /* Domain Identifier */
    vuint32_t _unused_1:3;
    vuint32_t DIDS:2;                  /* DID Select */
    vuint32_t PE:2;                    /* Process Identifier Enable */
    vuint32_t PIDM:6;                  /* Process Identifier Mask */
    vuint32_t _unused_14:2;            /* Reserved */
    vuint32_t PID:6;                   /* Process Identifier */
    vuint32_t _unused_22:2;            /* Reserved */
    vuint32_t _unused_24:4;
    vuint32_t _unused_28:1;
    vuint32_t DFMT:1;                  /* Domain Format */
    vuint32_t LK1:1;                   /* Lock */
    vuint32_t VLD:1;                   /* Valid */
  } B;
} XRDC_MDA_W0_3_DFMT0_tag;

typedef union XRDC_PDAC_SLOT_PDACN_PDAC_W0_union_tag { /* Peripheral Domain Access Control */
  vuint32_t R;
  struct {
    vuint32_t D0ACP:3;
    vuint32_t D1ACP:3;
    vuint32_t _unused_6:18;
    vuint32_t SNUM:4;                  /* Semaphore Number */
    vuint32_t _unused_28:2;
    vuint32_t SE:1;                    /* Semaphore Enable */
    vuint32_t _unused_31:1;
  } B;
} XRDC_PDAC_SLOT_PDACN_PDAC_W0_tag;

typedef union XRDC_PDAC_SLOT_PDACN_PDAC_W1_union_tag { /* Peripheral Domain Access Control */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:24;
    vuint32_t _unused_24:5;
    vuint32_t LK2:2;                   /* Lock */
    vuint32_t VLD:1;                   /* Valid */
  } B;
} XRDC_PDAC_SLOT_PDACN_PDAC_W1_tag;

typedef struct XRDC_PDAC_SLOT_PDACN_struct_tag {
  XRDC_PDAC_SLOT_PDACN_PDAC_W0_tag PDAC_W0; /* Peripheral Domain Access Control */
  XRDC_PDAC_SLOT_PDACN_PDAC_W1_tag PDAC_W1; /* Peripheral Domain Access Control */
} XRDC_PDAC_SLOT_PDACN_tag;

typedef struct XRDC_PDAC_SLOT_struct_tag {
  XRDC_PDAC_SLOT_PDACN_tag PDACN[48];  /* Valid array indices: 32-36, 38-42, 44-47 */
  uint8_t PDAC_SLOT_reserved0[640];
} XRDC_PDAC_SLOT_tag;

typedef union XRDC_MRCN_MRGDN_XRDC_MRGD_W0_union_tag { /* Memory Region Descriptor */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:5;
    vuint32_t SRTADDR:27;              /* Start Address */
  } B;
} XRDC_MRCN_MRGDN_XRDC_MRGD_W0_tag;

typedef union XRDC_MRCN_MRGDN_XRDC_MRGD_W1_union_tag { /* Memory Region Descriptor */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:5;
    vuint32_t ENDADDR:27;              /* End Address */
  } B;
} XRDC_MRCN_MRGDN_XRDC_MRGD_W1_tag;

typedef union XRDC_MRCN_MRGDN_XRDC_MRGD_W2_union_tag { /* Memory Region Descriptor */
  vuint32_t R;
  struct {
    vuint32_t D0ACP:3;
    vuint32_t D1ACP:3;
    vuint32_t _unused_6:18;
    vuint32_t SNUM:4;                  /* Semaphore Number */
    vuint32_t _unused_28:2;
    vuint32_t SE:1;                    /* Semaphore Enable */
    vuint32_t _unused_31:1;
  } B;
} XRDC_MRCN_MRGDN_XRDC_MRGD_W2_tag;

typedef union XRDC_MRCN_MRGDN_XRDC_MRGD_W3_union_tag { /* Memory Region Descriptor */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:24;
    vuint32_t _unused_24:5;
    vuint32_t LK2:2;                   /* Lock */
    vuint32_t VLD:1;                   /* Valid */
  } B;
} XRDC_MRCN_MRGDN_XRDC_MRGD_W3_tag;

typedef struct XRDC_MRCN_MRGDN_struct_tag {
  XRDC_MRCN_MRGDN_XRDC_MRGD_W0_tag XRDC_MRGD_W0; /* Memory Region Descriptor */
  XRDC_MRCN_MRGDN_XRDC_MRGD_W1_tag XRDC_MRGD_W1; /* Memory Region Descriptor */
  XRDC_MRCN_MRGDN_XRDC_MRGD_W2_tag XRDC_MRGD_W2; /* Memory Region Descriptor */
  XRDC_MRCN_MRGDN_XRDC_MRGD_W3_tag XRDC_MRGD_W3; /* Memory Region Descriptor */
  uint8_t MRGDN_reserved0[16];
} XRDC_MRCN_MRGDN_tag;

typedef struct XRDC_MRCN_struct_tag {
  XRDC_MRCN_MRGDN_tag MRGDN[8];
  uint8_t MRCN_reserved0[256];
} XRDC_MRCN_tag;

struct XRDC_tag {
  XRDC_CR_tag CR;                      /* Control */
  uint8_t XRDC_reserved0[236];
  XRDC_HWCFG0_tag HWCFG0;              /* Hardware Configuration 0 */
  XRDC_HWCFG1_tag HWCFG1;              /* Hardware Configuration 1 */
  XRDC_HWCFG2_tag HWCFG2;              /* Hardware Configuration 2 */
  uint8_t XRDC_reserved1[4];
  XRDC_MDACFG_tag MDACFG[4];           /* Master Domain Assignment Configuration */
  uint8_t XRDC_reserved2[60];
  XRDC_MRCFG_tag MRCFG[2];             /* Memory Region Configuration */
  uint8_t XRDC_reserved3[190];
  XRDC_DERRLOC_tag DERRLOC[2];         /* Domain Error Location */
  uint8_t XRDC_reserved4[504];
  XRDC_DERRW0_tag DERRW0[19];          /* Valid array indices: 0-1, 16-18 */
  uint8_t XRDC_reserved5[464];
  XRDC_PID_tag PID[4];                 /* Process Identifier; Valid array indices: 0, 3 */
  uint8_t XRDC_reserved6[240];
  XRDC_MDA_W0_0_DFMT0_tag MDA_W0_0_DFMT0; /* Master Domain Assignment */
  uint8_t XRDC_reserved7[28];
  XRDC_MDA_W0_1_DFMT1_tag MDA_W0_1_DFMT1; /* Master Domain Assignment */
  uint8_t XRDC_reserved8[28];
  XRDC_MDA_W0_2_DFMT1_tag MDA_W0_2_DFMT1; /* Master Domain Assignment */
  uint8_t XRDC_reserved9[28];
  XRDC_MDA_W0_3_DFMT0_tag MDA_W0_3_DFMT0; /* Master Domain Assignment */
  uint8_t XRDC_reserved10[1948];
  XRDC_PDAC_SLOT_tag PDAC_SLOT[2];
  uint8_t XRDC_reserved11[2048];
  XRDC_MRCN_tag MRCN[2];
};


/* ============================================================================
   =============================== Module: eDMA ===============================
   ============================================================================ */

typedef union eDMA_CSR_union_tag {     /* Management Page Control */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:1;             /* Reserved */
    vuint32_t EDBG:1;                  /* Enable Debug */
    vuint32_t ERCA:1;                  /* Enable Round Robin Channel Arbitration */
    vuint32_t _unused_3:1;             /* Reserved */
    vuint32_t HAE:1;                   /* Halt After Error */
    vuint32_t HALT:1;                  /* Halt DMA Operations */
    vuint32_t GCLC:1;                  /* Global Channel Linking Control */
    vuint32_t GMRC:1;                  /* Global Master ID Replication Control */
    vuint32_t ECX:1;                   /* Cancel Transfer With Error */
    vuint32_t CX:1;                    /* Cancel Transfer */
    vuint32_t _unused_10:6;            /* Reserved */
    vuint32_t _unused_16:8;            /* Reserved */
    vuint32_t ACTIVE_ID:4;             /* Active Channel ID */
    vuint32_t _unused_28:3;            /* Reserved */
    vuint32_t ACTIVE:1;                /* DMA Active Status */
  } B;
} eDMA_CSR_tag;

typedef union eDMA_ES_union_tag {      /* Management Page Error Status */
  vuint32_t R;
  struct {
    vuint32_t DBE:1;                   /* Destination Bus Error */
    vuint32_t SBE:1;                   /* Source Bus Error */
    vuint32_t SGE:1;                   /* Scatter/Gather Configuration Error */
    vuint32_t NCE:1;                   /* NBYTES/CITER Configuration Error */
    vuint32_t DOE:1;                   /* Destination Offset Error */
    vuint32_t DAE:1;                   /* Destination Address Error */
    vuint32_t SOE:1;                   /* Source Offset Error */
    vuint32_t SAE:1;                   /* Source Address Error */
    vuint32_t ECX:1;                   /* Transfer Canceled */
    vuint32_t UCE:1;                   /* Uncorrectable TCD Error During Channel Execution */
    vuint32_t _unused_10:14;           /* Reserved */
    vuint32_t ERRCHN:4;                /* Error Channel Number or Canceled Channel Number */
    vuint32_t _unused_28:3;            /* Reserved */
    vuint32_t VLD:1;                   /* Valid */
  } B;
} eDMA_ES_tag;

typedef union eDMA_INT_union_tag {     /* Management Page Interrupt Request Status */
  vuint32_t R;
  struct {
    vuint32_t INT:12;                  /* Interrupt Request Status */
    vuint32_t _unused_12:20;
  } B;
} eDMA_INT_tag;

typedef union eDMA_HRS_union_tag {     /* Management Page Hardware Request Status */
  vuint32_t R;
  struct {
    vuint32_t HRS:32;                  /* Hardware Request Status */
  } B;
} eDMA_HRS_tag;

typedef union eDMA_CH_GRPRI_union_tag { /* Channel Arbitration Group */
  vuint32_t R;
  struct {
    vuint32_t GRPRI:5;                 /* Arbitration Group For Channel n */
    vuint32_t _unused_5:27;
  } B;
} eDMA_CH_GRPRI_tag;

struct eDMA_tag {
  eDMA_CSR_tag CSR;                    /* Management Page Control */
  eDMA_ES_tag ES;                      /* Management Page Error Status */
  eDMA_INT_tag INT;                    /* Management Page Interrupt Request Status */
  eDMA_HRS_tag HRS;                    /* Management Page Hardware Request Status */
  uint8_t eDMA_reserved0[240];
  eDMA_CH_GRPRI_tag CH_GRPRI[12];      /* Channel Arbitration Group */
};


/* ============================================================================
   =============================== Module: eMIOS_0 ============================
   ============================================================================ */

typedef union eMIOS_0_MCR_union_tag {  /* Module Configuration */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:8;
    vuint32_t GPRE:8;                  /* Global Prescaler */
    vuint32_t _unused_16:10;
    vuint32_t GPREN:1;                 /* Global Prescaler Enable */
    vuint32_t _unused_27:1;
    vuint32_t GTBE:1;                  /* Global Timebase Enable */
    vuint32_t FRZ:1;                   /* Freeze */
    vuint32_t MDIS:1;                  /* Module Disable */
    vuint32_t _unused_31:1;            /* Reserved */
  } B;
} eMIOS_0_MCR_tag;

typedef union eMIOS_0_GFLAG_union_tag { /* Global Flag */
  vuint32_t R;
  struct {
    vuint32_t F0:1;                    /* Mirror of UC 0 FLAG */
    vuint32_t F1:1;                    /* Mirror of UC 1 FLAG */
    vuint32_t F2:1;                    /* Mirror of UC 2 FLAG */
    vuint32_t F3:1;                    /* Mirror of UC 3 FLAG */
    vuint32_t F4:1;                    /* Mirror of UC 4 FLAG */
    vuint32_t F5:1;                    /* Mirror of UC 5 FLAG */
    vuint32_t F6:1;                    /* Mirror of UC 6 FLAG */
    vuint32_t F7:1;                    /* Mirror of UC 7 FLAG */
    vuint32_t F8:1;                    /* Mirror of UC 8 FLAG */
    vuint32_t F9:1;                    /* Mirror of UC 9 FLAG */
    vuint32_t F10:1;                   /* Mirror of UC 10 FLAG */
    vuint32_t F11:1;                   /* Mirror of UC 11 FLAG */
    vuint32_t F12:1;                   /* Mirror of UC 12 FLAG */
    vuint32_t F13:1;                   /* Mirror of UC 13 FLAG */
    vuint32_t F14:1;                   /* Mirror of UC 14 FLAG */
    vuint32_t F15:1;                   /* Mirror of UC 15 FLAG */
    vuint32_t F16:1;                   /* Mirror of UC 16 FLAG */
    vuint32_t F17:1;                   /* Mirror of UC 17 FLAG */
    vuint32_t F18:1;                   /* Mirror of UC 18 FLAG */
    vuint32_t F19:1;                   /* Mirror of UC 19 FLAG */
    vuint32_t F20:1;                   /* Mirror of UC 20 FLAG */
    vuint32_t F21:1;                   /* Mirror of UC 21 FLAG */
    vuint32_t F22:1;                   /* Mirror of UC 22 FLAG */
    vuint32_t F23:1;                   /* Mirror of UC 23 FLAG */
    vuint32_t _unused_24:1;
    vuint32_t _unused_25:1;
    vuint32_t _unused_26:1;
    vuint32_t _unused_27:1;
    vuint32_t _unused_28:1;
    vuint32_t _unused_29:1;
    vuint32_t _unused_30:1;
    vuint32_t _unused_31:1;
  } B;
} eMIOS_0_GFLAG_tag;

typedef union eMIOS_0_OUDIS_union_tag { /* Output Update Disable */
  vuint32_t R;
  struct {
    vuint32_t OU0:1;                   /* Channel 0 Output Update Disable */
    vuint32_t OU1:1;                   /* Channel 1 Output Update Disable */
    vuint32_t OU2:1;                   /* Channel 2 Output Update Disable */
    vuint32_t OU3:1;                   /* Channel 3 Output Update Disable */
    vuint32_t OU4:1;                   /* Channel 4 Output Update Disable */
    vuint32_t OU5:1;                   /* Channel 5 Output Update Disable */
    vuint32_t OU6:1;                   /* Channel 6 Output Update Disable */
    vuint32_t OU7:1;                   /* Channel 7 Output Update Disable */
    vuint32_t OU8:1;                   /* Channel 8 Output Update Disable */
    vuint32_t OU9:1;                   /* Channel 9 Output Update Disable */
    vuint32_t OU10:1;                  /* Channel 10 Output Update Disable */
    vuint32_t OU11:1;                  /* Channel 11 Output Update Disable */
    vuint32_t OU12:1;                  /* Channel 12 Output Update Disable */
    vuint32_t OU13:1;                  /* Channel 13 Output Update Disable */
    vuint32_t OU14:1;                  /* Channel 14 Output Update Disable */
    vuint32_t OU15:1;                  /* Channel 15 Output Update Disable */
    vuint32_t OU16:1;                  /* Channel 16 Output Update Disable */
    vuint32_t OU17:1;                  /* Channel 17 Output Update Disable */
    vuint32_t OU18:1;                  /* Channel 18 Output Update Disable */
    vuint32_t OU19:1;                  /* Channel 19 Output Update Disable */
    vuint32_t OU20:1;                  /* Channel 20 Output Update Disable */
    vuint32_t OU21:1;                  /* Channel 21 Output Update Disable */
    vuint32_t OU22:1;                  /* Channel 22 Output Update Disable */
    vuint32_t OU23:1;                  /* Channel 23 Output Update Disable */
    vuint32_t _unused_24:1;
    vuint32_t _unused_25:1;
    vuint32_t _unused_26:1;
    vuint32_t _unused_27:1;
    vuint32_t _unused_28:1;
    vuint32_t _unused_29:1;
    vuint32_t _unused_30:1;
    vuint32_t _unused_31:1;
  } B;
} eMIOS_0_OUDIS_tag;

typedef union eMIOS_0_UCDIS_union_tag { /* Disable Channel */
  vuint32_t R;
  struct {
    vuint32_t UCDIS0:1;                /* Disable UC 0 */
    vuint32_t UCDIS1:1;                /* Disable UC 1 */
    vuint32_t UCDIS2:1;                /* Disable UC 2 */
    vuint32_t UCDIS3:1;                /* Disable UC 3 */
    vuint32_t UCDIS4:1;                /* Disable UC 4 */
    vuint32_t UCDIS5:1;                /* Disable UC 5 */
    vuint32_t UCDIS6:1;                /* Disable UC 6 */
    vuint32_t UCDIS7:1;                /* Disable UC 7 */
    vuint32_t UCDIS8:1;                /* Disable UC 8 */
    vuint32_t UCDIS9:1;                /* Disable UC 9 */
    vuint32_t UCDIS10:1;               /* Disable UC 10 */
    vuint32_t UCDIS11:1;               /* Disable UC 11 */
    vuint32_t UCDIS12:1;               /* Disable UC 12 */
    vuint32_t UCDIS13:1;               /* Disable UC 13 */
    vuint32_t UCDIS14:1;               /* Disable UC 14 */
    vuint32_t UCDIS15:1;               /* Disable UC 15 */
    vuint32_t UCDIS16:1;               /* Disable UC 16 */
    vuint32_t UCDIS17:1;               /* Disable UC 17 */
    vuint32_t UCDIS18:1;               /* Disable UC 18 */
    vuint32_t UCDIS19:1;               /* Disable UC 19 */
    vuint32_t UCDIS20:1;               /* Disable UC 20 */
    vuint32_t UCDIS21:1;               /* Disable UC 21 */
    vuint32_t UCDIS22:1;               /* Disable UC 22 */
    vuint32_t UCDIS23:1;               /* Disable UC 23 */
    vuint32_t _unused_24:1;
    vuint32_t _unused_25:1;
    vuint32_t _unused_26:1;
    vuint32_t _unused_27:1;
    vuint32_t _unused_28:1;
    vuint32_t _unused_29:1;
    vuint32_t _unused_30:1;
    vuint32_t _unused_31:1;
  } B;
} eMIOS_0_UCDIS_tag;

typedef union eMIOS_0_UC_A_union_tag { /* UC A 0 */
  vuint32_t R;
  struct {
    vuint32_t A:16;                    /* A */
    vuint32_t _unused_16:16;
  } B;
} eMIOS_0_UC_A_tag;

typedef union eMIOS_0_UC_B_union_tag { /* UC B 0 */
  vuint32_t R;
  struct {
    vuint32_t B:16;                    /* B */
    vuint32_t _unused_16:16;
  } B;
} eMIOS_0_UC_B_tag;

typedef union eMIOS_0_UC_CNT_union_tag { /* UC Counter 0 */
  vuint32_t R;
  struct {
    vuint32_t C:16;                    /* Internal Counter Value */
    vuint32_t _unused_16:16;
  } B;
} eMIOS_0_UC_CNT_tag;

typedef union eMIOS_0_UC_C_union_tag { /* UC Control 0 */
  vuint32_t R;
  struct {
    vuint32_t MODE:7;                  /* Mode Selection */
    vuint32_t EDPOL:1;                 /* Edge Polarity */
    vuint32_t EDSEL:1;                 /* Edge Selection */
    vuint32_t BSL:2;                   /* Bus Select */
    vuint32_t _unused_11:1;
    vuint32_t FORCMB:1;                /* Force Match B */
    vuint32_t FORCMA:1;                /* Force Match A */
    vuint32_t _unused_14:3;
    vuint32_t FEN:1;                   /* Flag Enable */
    vuint32_t FCK:1;                   /* Filter Clock Select */
    vuint32_t IF:4;                    /* Input Filter */
    vuint32_t _unused_23:1;
    vuint32_t DMA:1;                   /* Direct Memory Access */
    vuint32_t UCPREN:1;                /* Prescaler Enable */
    vuint32_t UCPRE:2;                 /* Prescaler */
    vuint32_t ODISSL:2;                /* Output Disable Select */
    vuint32_t ODIS:1;                  /* Output Disable */
    vuint32_t FREN:1;                  /* Freeze Enable */
  } B;
} eMIOS_0_UC_C_tag;

typedef union eMIOS_0_UC_S_union_tag { /* UC Status 0 */
  vuint32_t R;
  struct {
    vuint32_t FLAG:1;                  /* Flag */
    vuint32_t UCOUT:1;                 /* UC Output Pin */
    vuint32_t UCIN:1;                  /* UC Input Pin */
    vuint32_t _unused_3:12;
    vuint32_t OVFL:1;                  /* Overflow */
    vuint32_t _unused_16:15;
    vuint32_t OVR:1;                   /* Overrun */
  } B;
} eMIOS_0_UC_S_tag;

typedef union eMIOS_0_UC_ALTA_union_tag { /* Alternate Address 0 */
  vuint32_t R;
  struct {
    vuint32_t ALTA:16;                 /* Alternate Address */
    vuint32_t _unused_16:16;
  } B;
} eMIOS_0_UC_ALTA_tag;

typedef union eMIOS_0_UC_C2_union_tag { /* UC Control 2 0 */
  vuint32_t R;
  struct {
    vuint32_t UCRELDEL_INT:5;          /* Reload Signal Output Delay Interval */
    vuint32_t _unused_5:9;
    vuint32_t UCPRECLK:1;              /* Prescaler Clock Source */
    vuint32_t _unused_15:1;
    vuint32_t UCEXTPRE:4;              /* Extended Prescaler */
    vuint32_t _unused_20:12;
  } B;
} eMIOS_0_UC_C2_tag;

typedef struct eMIOS_0_UC_struct_tag {
  eMIOS_0_UC_A_tag A;                  /* UC A 0 */
  eMIOS_0_UC_B_tag B;                  /* UC B 0 */
  eMIOS_0_UC_CNT_tag CNT;              /* UC Counter 0 */
  eMIOS_0_UC_C_tag C;                  /* UC Control 0 */
  eMIOS_0_UC_S_tag S;                  /* UC Status 0 */
  eMIOS_0_UC_ALTA_tag ALTA;            /* Alternate Address 0 */
  eMIOS_0_UC_C2_tag C2;                /* UC Control 2 0 */
  uint8_t UC_reserved0[4];
} eMIOS_0_UC_tag;

struct eMIOS_0_tag {
  eMIOS_0_MCR_tag MCR;                 /* Module Configuration */
  eMIOS_0_GFLAG_tag GFLAG;             /* Global Flag */
  eMIOS_0_OUDIS_tag OUDIS;             /* Output Update Disable */
  eMIOS_0_UCDIS_tag UCDIS;             /* Disable Channel */
  uint8_t eMIOS_0_reserved0[16];
  eMIOS_0_UC_tag UC[24];
};


/* ============================================================================
   =============================== Module: eMIOS_1 ============================
   ============================================================================ */

typedef union eMIOS_1_MCR_union_tag {  /* Module Configuration */
  vuint32_t R;
  struct {
    vuint32_t _unused_0:8;
    vuint32_t GPRE:8;                  /* Global Prescaler */
    vuint32_t _unused_16:10;
    vuint32_t GPREN:1;                 /* Global Prescaler Enable */
    vuint32_t _unused_27:1;
    vuint32_t GTBE:1;                  /* Global Timebase Enable */
    vuint32_t FRZ:1;                   /* Freeze */
    vuint32_t MDIS:1;                  /* Module Disable */
    vuint32_t _unused_31:1;            /* Reserved */
  } B;
} eMIOS_1_MCR_tag;

typedef union eMIOS_1_GFLAG_union_tag { /* Global Flag */
  vuint32_t R;
  struct {
    vuint32_t F0:1;                    /* Mirror of UC 0 FLAG */
    vuint32_t F1:1;                    /* Mirror of UC 1 FLAG */
    vuint32_t F2:1;                    /* Mirror of UC 2 FLAG */
    vuint32_t F3:1;                    /* Mirror of UC 3 FLAG */
    vuint32_t F4:1;                    /* Mirror of UC 4 FLAG */
    vuint32_t F5:1;                    /* Mirror of UC 5 FLAG */
    vuint32_t F6:1;                    /* Mirror of UC 6 FLAG */
    vuint32_t F7:1;                    /* Mirror of UC 7 FLAG */
    vuint32_t F8:1;                    /* Mirror of UC 8 FLAG */
    vuint32_t F9:1;                    /* Mirror of UC 9 FLAG */
    vuint32_t F10:1;                   /* Mirror of UC 10 FLAG */
    vuint32_t F11:1;                   /* Mirror of UC 11 FLAG */
    vuint32_t F12:1;                   /* Mirror of UC 12 FLAG */
    vuint32_t F13:1;                   /* Mirror of UC 13 FLAG */
    vuint32_t F14:1;                   /* Mirror of UC 14 FLAG */
    vuint32_t F15:1;                   /* Mirror of UC 15 FLAG */
    vuint32_t F16:1;                   /* Mirror of UC 16 FLAG */
    vuint32_t F17:1;                   /* Mirror of UC 17 FLAG */
    vuint32_t F18:1;                   /* Mirror of UC 18 FLAG */
    vuint32_t F19:1;                   /* Mirror of UC 19 FLAG */
    vuint32_t F20:1;                   /* Mirror of UC 20 FLAG */
    vuint32_t F21:1;                   /* Mirror of UC 21 FLAG */
    vuint32_t F22:1;                   /* Mirror of UC 22 FLAG */
    vuint32_t F23:1;                   /* Mirror of UC 23 FLAG */
    vuint32_t _unused_24:1;
    vuint32_t _unused_25:1;
    vuint32_t _unused_26:1;
    vuint32_t _unused_27:1;
    vuint32_t _unused_28:1;
    vuint32_t _unused_29:1;
    vuint32_t _unused_30:1;
    vuint32_t _unused_31:1;
  } B;
} eMIOS_1_GFLAG_tag;

typedef union eMIOS_1_OUDIS_union_tag { /* Output Update Disable */
  vuint32_t R;
  struct {
    vuint32_t OU0:1;                   /* Channel 0 Output Update Disable */
    vuint32_t OU1:1;                   /* Channel 1 Output Update Disable */
    vuint32_t OU2:1;                   /* Channel 2 Output Update Disable */
    vuint32_t OU3:1;                   /* Channel 3 Output Update Disable */
    vuint32_t OU4:1;                   /* Channel 4 Output Update Disable */
    vuint32_t OU5:1;                   /* Channel 5 Output Update Disable */
    vuint32_t OU6:1;                   /* Channel 6 Output Update Disable */
    vuint32_t OU7:1;                   /* Channel 7 Output Update Disable */
    vuint32_t OU8:1;                   /* Channel 8 Output Update Disable */
    vuint32_t OU9:1;                   /* Channel 9 Output Update Disable */
    vuint32_t OU10:1;                  /* Channel 10 Output Update Disable */
    vuint32_t OU11:1;                  /* Channel 11 Output Update Disable */
    vuint32_t OU12:1;                  /* Channel 12 Output Update Disable */
    vuint32_t OU13:1;                  /* Channel 13 Output Update Disable */
    vuint32_t OU14:1;                  /* Channel 14 Output Update Disable */
    vuint32_t OU15:1;                  /* Channel 15 Output Update Disable */
    vuint32_t OU16:1;                  /* Channel 16 Output Update Disable */
    vuint32_t OU17:1;                  /* Channel 17 Output Update Disable */
    vuint32_t OU18:1;                  /* Channel 18 Output Update Disable */
    vuint32_t OU19:1;                  /* Channel 19 Output Update Disable */
    vuint32_t OU20:1;                  /* Channel 20 Output Update Disable */
    vuint32_t OU21:1;                  /* Channel 21 Output Update Disable */
    vuint32_t OU22:1;                  /* Channel 22 Output Update Disable */
    vuint32_t OU23:1;                  /* Channel 23 Output Update Disable */
    vuint32_t _unused_24:1;
    vuint32_t _unused_25:1;
    vuint32_t _unused_26:1;
    vuint32_t _unused_27:1;
    vuint32_t _unused_28:1;
    vuint32_t _unused_29:1;
    vuint32_t _unused_30:1;
    vuint32_t _unused_31:1;
  } B;
} eMIOS_1_OUDIS_tag;

typedef union eMIOS_1_UCDIS_union_tag { /* Disable Channel */
  vuint32_t R;
  struct {
    vuint32_t UCDIS0:1;                /* Disable UC 0 */
    vuint32_t UCDIS1:1;                /* Disable UC 1 */
    vuint32_t UCDIS2:1;                /* Disable UC 2 */
    vuint32_t UCDIS3:1;                /* Disable UC 3 */
    vuint32_t UCDIS4:1;                /* Disable UC 4 */
    vuint32_t UCDIS5:1;                /* Disable UC 5 */
    vuint32_t UCDIS6:1;                /* Disable UC 6 */
    vuint32_t UCDIS7:1;                /* Disable UC 7 */
    vuint32_t UCDIS8:1;                /* Disable UC 8 */
    vuint32_t UCDIS9:1;                /* Disable UC 9 */
    vuint32_t UCDIS10:1;               /* Disable UC 10 */
    vuint32_t UCDIS11:1;               /* Disable UC 11 */
    vuint32_t UCDIS12:1;               /* Disable UC 12 */
    vuint32_t UCDIS13:1;               /* Disable UC 13 */
    vuint32_t UCDIS14:1;               /* Disable UC 14 */
    vuint32_t UCDIS15:1;               /* Disable UC 15 */
    vuint32_t UCDIS16:1;               /* Disable UC 16 */
    vuint32_t UCDIS17:1;               /* Disable UC 17 */
    vuint32_t UCDIS18:1;               /* Disable UC 18 */
    vuint32_t UCDIS19:1;               /* Disable UC 19 */
    vuint32_t UCDIS20:1;               /* Disable UC 20 */
    vuint32_t UCDIS21:1;               /* Disable UC 21 */
    vuint32_t UCDIS22:1;               /* Disable UC 22 */
    vuint32_t UCDIS23:1;               /* Disable UC 23 */
    vuint32_t _unused_24:1;
    vuint32_t _unused_25:1;
    vuint32_t _unused_26:1;
    vuint32_t _unused_27:1;
    vuint32_t _unused_28:1;
    vuint32_t _unused_29:1;
    vuint32_t _unused_30:1;
    vuint32_t _unused_31:1;
  } B;
} eMIOS_1_UCDIS_tag;

typedef union eMIOS_1_UC_A_union_tag { /* UC A 0 */
  vuint32_t R;
  struct {
    vuint32_t A:16;                    /* A */
    vuint32_t _unused_16:16;
  } B;
} eMIOS_1_UC_A_tag;

typedef union eMIOS_1_UC_B_union_tag { /* UC B 0 */
  vuint32_t R;
  struct {
    vuint32_t B:16;                    /* B */
    vuint32_t _unused_16:16;
  } B;
} eMIOS_1_UC_B_tag;

typedef union eMIOS_1_UC_CNT_union_tag { /* UC Counter 0 */
  vuint32_t R;
  struct {
    vuint32_t C:16;                    /* Internal Counter Value */
    vuint32_t _unused_16:16;
  } B;
} eMIOS_1_UC_CNT_tag;

typedef union eMIOS_1_UC_C_union_tag { /* UC Control 0 */
  vuint32_t R;
  struct {
    vuint32_t MODE:7;                  /* Mode Selection */
    vuint32_t EDPOL:1;                 /* Edge Polarity */
    vuint32_t EDSEL:1;                 /* Edge Selection */
    vuint32_t BSL:2;                   /* Bus Select */
    vuint32_t _unused_11:1;
    vuint32_t FORCMB:1;                /* Force Match B */
    vuint32_t FORCMA:1;                /* Force Match A */
    vuint32_t _unused_14:3;
    vuint32_t FEN:1;                   /* Flag Enable */
    vuint32_t FCK:1;                   /* Filter Clock Select */
    vuint32_t IF:4;                    /* Input Filter */
    vuint32_t _unused_23:1;
    vuint32_t DMA:1;                   /* Direct Memory Access */
    vuint32_t UCPREN:1;                /* Prescaler Enable */
    vuint32_t UCPRE:2;                 /* Prescaler */
    vuint32_t ODISSL:2;                /* Output Disable Select */
    vuint32_t ODIS:1;                  /* Output Disable */
    vuint32_t FREN:1;                  /* Freeze Enable */
  } B;
} eMIOS_1_UC_C_tag;

typedef union eMIOS_1_UC_S_union_tag { /* UC Status 0 */
  vuint32_t R;
  struct {
    vuint32_t FLAG:1;                  /* Flag */
    vuint32_t UCOUT:1;                 /* UC Output Pin */
    vuint32_t UCIN:1;                  /* UC Input Pin */
    vuint32_t _unused_3:12;
    vuint32_t OVFL:1;                  /* Overflow */
    vuint32_t _unused_16:15;
    vuint32_t OVR:1;                   /* Overrun */
  } B;
} eMIOS_1_UC_S_tag;

typedef union eMIOS_1_UC_ALTA_union_tag { /* Alternate Address 0 */
  vuint32_t R;
  struct {
    vuint32_t ALTA:16;                 /* Alternate Address */
    vuint32_t _unused_16:16;
  } B;
} eMIOS_1_UC_ALTA_tag;

typedef union eMIOS_1_UC_C2_union_tag { /* UC Control 2 0 */
  vuint32_t R;
  struct {
    vuint32_t UCRELDEL_INT:5;          /* Reload Signal Output Delay Interval */
    vuint32_t _unused_5:9;
    vuint32_t UCPRECLK:1;              /* Prescaler Clock Source */
    vuint32_t _unused_15:1;
    vuint32_t UCEXTPRE:4;              /* Extended Prescaler */
    vuint32_t _unused_20:12;
  } B;
} eMIOS_1_UC_C2_tag;

typedef struct eMIOS_1_UC_struct_tag {
  eMIOS_1_UC_A_tag A;                  /* UC A 0 */
  eMIOS_1_UC_B_tag B;                  /* UC B 0 */
  eMIOS_1_UC_CNT_tag CNT;              /* UC Counter 0 */
  eMIOS_1_UC_C_tag C;                  /* UC Control 0 */
  eMIOS_1_UC_S_tag S;                  /* UC Status 0 */
  eMIOS_1_UC_ALTA_tag ALTA;            /* Alternate Address 0 */
  eMIOS_1_UC_C2_tag C2;                /* UC Control 2 0 */
  uint8_t UC_reserved0[4];
} eMIOS_1_UC_tag;

struct eMIOS_1_tag {
  eMIOS_1_MCR_tag MCR;                 /* Module Configuration */
  eMIOS_1_GFLAG_tag GFLAG;             /* Global Flag */
  eMIOS_1_OUDIS_tag OUDIS;             /* Output Update Disable */
  eMIOS_1_UCDIS_tag UCDIS;             /* Disable Channel */
  uint8_t eMIOS_1_reserved0[16];
  eMIOS_1_UC_tag UC[24];
};

#define ADC_0 (*(volatile struct ADC_tag *) 0x400A0000UL)
#define ADC_1 (*(volatile struct ADC_tag *) 0x400A4000UL)
#define BCTU (*(volatile struct BCTU_tag *) 0x40084000UL)
#define CMU_0 (*(volatile struct CMU_FC_tag *) 0x402BC000UL)
#define CMU_3 (*(volatile struct CMU_FC_tag *) 0x402BC060UL)
#define CMU_4 (*(volatile struct CMU_FC_tag *) 0x402BC080UL)
#define CMU_5 (*(volatile struct CMU_FC_tag *) 0x402BC0A0UL)
#define CMU_1 (*(volatile struct CMU_FM_tag *) 0x402BC020UL)
#define CMU_2 (*(volatile struct CMU_FM_tag *) 0x402BC040UL)
#define CONFIGURATION_GPR (*(volatile struct CONFIGURATION_GPR_tag *) 0x4039C000UL)
#define CRC (*(volatile struct CRC_tag *) 0x40380000UL)
#define DCM (*(volatile struct DCM_tag *) 0x402AC000UL)
#define DCM_GPR (*(volatile struct DCM_GPR_tag *) 0x402AC000UL)
#define DMAMUX_1 (*(volatile struct DMAMUX_tag *) 0x40284000UL)
#define DMAMUX_0 (*(volatile struct DMAMUX_tag *) 0x40280000UL)
#define EIM (*(volatile struct EIM_tag *) 0x40258000UL)
#define ERM (*(volatile struct ERM_tag *) 0x4025C000UL)
#define FCCU (*(volatile struct FCCU_tag *) 0x40384000UL)
#define FIRC (*(volatile struct FIRC_tag *) 0x402D0000UL)
#define FLASH (*(volatile struct FLASH_tag *) 0x402EC000UL)
#define CAN_3 (*(volatile struct FLEXCAN_tag *) 0x40310000UL)
#define CAN_4 (*(volatile struct FLEXCAN_tag *) 0x40314000UL)
#define CAN_5 (*(volatile struct FLEXCAN_tag *) 0x40318000UL)
#define FLEXIO (*(volatile struct FLEXIO_tag *) 0x40324000UL)
#define FXOSC (*(volatile struct FXOSC_tag *) 0x402D4000UL)
#define CAN_0 (*(volatile struct FlexCAN_0_tag *) 0x40304000UL)
#define CAN_1 (*(volatile struct FlexCAN_1_tag *) 0x40308000UL)
#define CAN_2 (*(volatile struct FlexCAN_2_tag *) 0x4030C000UL)
#define I3C (*(volatile struct I3C_tag *) 0x400C0000UL)
#define INTM (*(volatile struct INTM_tag *) 0x4027C000UL)
#define JDC (*(volatile struct JDC_tag *) 0x40394000UL)
#define LCU_0 (*(volatile struct LCU_tag *) 0x40098000UL)
#define LCU_1 (*(volatile struct LCU_tag *) 0x4009C000UL)
#define LPCMP_0 (*(volatile struct LPCMP_tag *) 0x40370000UL)
#define LPCMP_1 (*(volatile struct LPCMP_tag *) 0x40374000UL)
#define LPI2C_0 (*(volatile struct LPI2C_tag *) 0x40350000UL)
#define LPI2C_1 (*(volatile struct LPI2C_tag *) 0x40354000UL)
#define LPSPI_0 (*(volatile struct LPSPI_tag *) 0x40358000UL)
#define LPSPI_1 (*(volatile struct LPSPI_tag *) 0x4035C000UL)
#define LPSPI_2 (*(volatile struct LPSPI_tag *) 0x40360000UL)
#define LPSPI_3 (*(volatile struct LPSPI_tag *) 0x40364000UL)
#define LPUART_0 (*(volatile struct LPUART_tag *) 0x40328000UL)
#define LPUART_1 (*(volatile struct LPUART_tag *) 0x4032C000UL)
#define LPUART_2 (*(volatile struct LPUART_tag *) 0x40330000UL)
#define LPUART_3 (*(volatile struct LPUART_tag *) 0x40334000UL)
#define LPUART_4 (*(volatile struct LPUART_tag *) 0x40338000UL)
#define LPUART_5 (*(volatile struct LPUART_tag *) 0x4033C000UL)
#define LPUART_6 (*(volatile struct LPUART_tag *) 0x40340000UL)
#define LPUART_7 (*(volatile struct LPUART_tag *) 0x40344000UL)
#define MCM_0_CM7 (*(volatile struct MCM_CM7_tag *) 0xE0080000UL)
#define MC_CGM (*(volatile struct MC_CGM_tag *) 0x402D8000UL)
#define MC_ME (*(volatile struct MC_ME_tag *) 0x402DC000UL)
#define MC_RGM (*(volatile struct MC_RGM_tag *) 0x4028C000UL)
#define MDM_AP (*(volatile struct MDM_AP_tag *) 0x40250600UL)
#define MSCM (*(volatile struct MSCM_tag *) 0x40260000UL)
#define MU_0__MUB (*(volatile struct MU_tag *) 0x4038C000UL)
#define MU_1__MUB (*(volatile struct MU_tag *) 0x40390000UL)
#define PFLASH (*(volatile struct PFLASH_tag *) 0x40268000UL)
#define PIT_1 (*(volatile struct PIT_tag *) 0x400B4000UL)
#define PIT_0 (*(volatile struct PIT_tag *) 0x400B0000UL)
#define PLL (*(volatile struct PLL_tag *) 0x402E0000UL)
#define PMC (*(volatile struct PMC_tag *) 0x402E8000UL)
#define PRAMC_0 (*(volatile struct PRAMC_tag *) 0x40264000UL)
#define RTC (*(volatile struct RTC_tag *) 0x40288000UL)
#define SDA_AP (*(volatile struct SDA_AP_tag *) 0x40254700UL)
#define SIRC (*(volatile struct SIRC_tag *) 0x402C8000UL)
#define SIUL2 (*(volatile struct SIUL2_tag *) 0x40290000UL)
#define STCU (*(volatile struct STCU_tag *) 0x403A0000UL)
#define STM_0 (*(volatile struct STM_tag *) 0x40274000UL)
#define SWT_0 (*(volatile struct SWT_tag *) 0x40270000UL)
#define SXOSC (*(volatile struct SXOSC_tag *) 0x402CC000UL)
#define TCD (*(volatile struct TCD_tag *) 0x40210000UL)
#define TEMPSENSE (*(volatile struct TEMPSENSE_tag *) 0x4037C000UL)
#define TRGMUX (*(volatile struct TRGMUX_tag *) 0x40080000UL)
#define TSPC (*(volatile struct TSPC_tag *) 0x402C4000UL)
#define VIRT_WRAPPER (*(volatile struct VIRT_WRAPPER_tag *) 0x402A8000UL)
#define WKPU (*(volatile struct WKPU_tag *) 0x402B4000UL)
#define XBIC_AXBS (*(volatile struct XBIC_tag *) 0x40204000UL)
#define XRDC (*(volatile struct XRDC_tag *) 0x40278000UL)
#define EDMA (*(volatile struct eDMA_tag *) 0x4020C000UL)
#define EMIOS_0 (*(volatile struct eMIOS_0_tag *) 0x40088000UL)
#define EMIOS_1 (*(volatile struct eMIOS_1_tag *) 0x4008C000UL)

/* ADC */
#define ADC_0_MCR            ADC_0.MCR.R                   /* Main Configuration */
#define ADC_0_MSR            ADC_0.MSR.R                   /* Main Status */
#define ADC_0_ISR            ADC_0.ISR.R                   /* Interrupt Status */
#define ADC_0_CEOCFR0        ADC_0.CEOCFR0.R               /* Channel End Of Conversion Flag For Precision Inputs */
#define ADC_0_CEOCFR1        ADC_0.CEOCFR1.R               /* Channel End Of Conversion Flag For Standard Inputs */
#define ADC_0_CEOCFR2        ADC_0.CEOCFR2.R               /* Channel End Of Conversion Flag For External Inputs */
#define ADC_0_IMR            ADC_0.IMR.R                   /* Interrupt Mask */
#define ADC_0_CIMR0          ADC_0.CIMR0.R                 /* EOC Interrupt Enable For Precision Inputs */
#define ADC_0_CIMR1          ADC_0.CIMR1.R                 /* EOC Interrupt Enable For Standard Inputs */
#define ADC_0_CIMR2          ADC_0.CIMR2.R                 /* EOC Interrupt Enable For External Inputs */
#define ADC_0_WTISR          ADC_0.WTISR.R                 /* Analog Watchdog Threshold Interrupt Status */
#define ADC_0_WTIMR          ADC_0.WTIMR.R                 /* Analog Watchdog Threshold Interrupt Enable */
#define ADC_0_DMAE           ADC_0.DMAE.R                  /* Direct Memory Access Configuration */
#define ADC_0_DMAR0          ADC_0.DMAR0.R                 /* DMA Request Enable For Precision Inputs */
#define ADC_0_DMAR1          ADC_0.DMAR1.R                 /* DMA Request Enable For Standard Inputs */
#define ADC_0_DMAR2          ADC_0.DMAR2.R                 /* DMA Request Enable For External Inputs */
#define ADC_0_THRHLR0        ADC_0.THRHLR[0].R             /* Analog Watchdog Threshold Values */
#define ADC_0_THRHLR1        ADC_0.THRHLR[1].R             /* Analog Watchdog Threshold Values */
#define ADC_0_THRHLR2        ADC_0.THRHLR[2].R             /* Analog Watchdog Threshold Values */
#define ADC_0_THRHLR3        ADC_0.THRHLR[3].R             /* Analog Watchdog Threshold Values */
#define ADC_0_PSCR           ADC_0.PSCR.R                  /* Presampling Control */
#define ADC_0_PSR0           ADC_0.PSR0.R                  /* Presampling Enable For Precision Inputs */
#define ADC_0_PSR1           ADC_0.PSR1.R                  /* Presampling Enable For Standard Inputs */
#define ADC_0_PSR2           ADC_0.PSR2.R                  /* Presampling Enable For External Inputs */
#define ADC_0_CTR0           ADC_0.CTR0.R                  /* Conversion Timing For Precision Inputs */
#define ADC_0_CTR1           ADC_0.CTR1.R                  /* Conversion Timing For Standard Inputs */
#define ADC_0_CTR2           ADC_0.CTR2.R                  /* Conversion Timing For External Inputs */
#define ADC_0_NCMR0          ADC_0.NCMR0.R                 /* Normal Conversion Enable For Precision Inputs */
#define ADC_0_NCMR1          ADC_0.NCMR1.R                 /* Normal Conversion Enable For Standard Inputs */
#define ADC_0_NCMR2          ADC_0.NCMR2.R                 /* Normal Conversion Enable For External Inputs */
#define ADC_0_JCMR0          ADC_0.JCMR0.R                 /* Injected Conversion Enable For Precision Inputs */
#define ADC_0_JCMR1          ADC_0.JCMR1.R                 /* Injected Conversion Enable For Standard Inputs */
#define ADC_0_JCMR2          ADC_0.JCMR2.R                 /* Injected Conversion Enable For External Inputs */
#define ADC_0_DSDR           ADC_0.DSDR.R                  /* Delay Start Of Data Conversion */
#define ADC_0_PDEDR          ADC_0.PDEDR.R                 /* Power-Down Exit Delay */
#define ADC_0_PCDR0          ADC_0.PCDR0.R                 /* Precision Input n Conversion Data */
#define ADC_0_PCDR1          ADC_0.PCDR1.R                 /* Precision Input n Conversion Data */
#define ADC_0_PCDR2          ADC_0.PCDR2.R                 /* Precision Input n Conversion Data */
#define ADC_0_PCDR3          ADC_0.PCDR3.R                 /* Precision Input n Conversion Data */
#define ADC_0_PCDR4          ADC_0.PCDR4.R                 /* Precision Input n Conversion Data */
#define ADC_0_PCDR5          ADC_0.PCDR5.R                 /* Precision Input n Conversion Data */
#define ADC_0_PCDR6          ADC_0.PCDR6.R                 /* Precision Input n Conversion Data */
#define ADC_0_PCDR7          ADC_0.PCDR7.R                 /* Precision Input n Conversion Data */
#define ADC_0_ICDR0          ADC_0.ICDR[0].R               /* Standard Input n Conversion Data */
#define ADC_0_ICDR1          ADC_0.ICDR[1].R               /* Standard Input n Conversion Data */
#define ADC_0_ICDR2          ADC_0.ICDR[2].R               /* Standard Input n Conversion Data */
#define ADC_0_ICDR3          ADC_0.ICDR[3].R               /* Standard Input n Conversion Data */
#define ADC_0_ICDR4          ADC_0.ICDR[4].R               /* Standard Input n Conversion Data */
#define ADC_0_ICDR5          ADC_0.ICDR[5].R               /* Standard Input n Conversion Data */
#define ADC_0_ICDR6          ADC_0.ICDR[6].R               /* Standard Input n Conversion Data */
#define ADC_0_ICDR7          ADC_0.ICDR[7].R               /* Standard Input n Conversion Data */
#define ADC_0_ICDR8          ADC_0.ICDR[8].R               /* Standard Input n Conversion Data */
#define ADC_0_ICDR9          ADC_0.ICDR[9].R               /* Standard Input n Conversion Data */
#define ADC_0_ICDR10         ADC_0.ICDR[10].R              /* Standard Input n Conversion Data */
#define ADC_0_ICDR11         ADC_0.ICDR[11].R              /* Standard Input n Conversion Data */
#define ADC_0_ICDR12         ADC_0.ICDR[12].R              /* Standard Input n Conversion Data */
#define ADC_0_ICDR13         ADC_0.ICDR[13].R              /* Standard Input n Conversion Data */
#define ADC_0_ICDR14         ADC_0.ICDR[14].R              /* Standard Input n Conversion Data */
#define ADC_0_ICDR15         ADC_0.ICDR[15].R              /* Standard Input n Conversion Data */
#define ADC_0_ICDR16         ADC_0.ICDR[16].R              /* Standard Input n Conversion Data */
#define ADC_0_ICDR17         ADC_0.ICDR[17].R              /* Standard Input n Conversion Data */
#define ADC_0_ICDR18         ADC_0.ICDR[18].R              /* Standard Input n Conversion Data */
#define ADC_0_ICDR19         ADC_0.ICDR[19].R              /* Standard Input n Conversion Data */
#define ADC_0_ICDR20         ADC_0.ICDR[20].R              /* Standard Input n Conversion Data */
#define ADC_0_ICDR21         ADC_0.ICDR[21].R              /* Standard Input n Conversion Data */
#define ADC_0_ICDR22         ADC_0.ICDR[22].R              /* Standard Input n Conversion Data */
#define ADC_0_ICDR23         ADC_0.ICDR[23].R              /* Standard Input n Conversion Data */
#define ADC_0_ECDR0          ADC_0.ECDR[0].R               /* External Input n Conversion Data */
#define ADC_0_ECDR1          ADC_0.ECDR[1].R               /* External Input n Conversion Data */
#define ADC_0_ECDR2          ADC_0.ECDR[2].R               /* External Input n Conversion Data */
#define ADC_0_ECDR3          ADC_0.ECDR[3].R               /* External Input n Conversion Data */
#define ADC_0_ECDR4          ADC_0.ECDR[4].R               /* External Input n Conversion Data */
#define ADC_0_ECDR5          ADC_0.ECDR[5].R               /* External Input n Conversion Data */
#define ADC_0_ECDR6          ADC_0.ECDR[6].R               /* External Input n Conversion Data */
#define ADC_0_ECDR7          ADC_0.ECDR[7].R               /* External Input n Conversion Data */
#define ADC_0_ECDR8          ADC_0.ECDR[8].R               /* External Input n Conversion Data */
#define ADC_0_ECDR9          ADC_0.ECDR[9].R               /* External Input n Conversion Data */
#define ADC_0_ECDR10         ADC_0.ECDR[10].R              /* External Input n Conversion Data */
#define ADC_0_ECDR11         ADC_0.ECDR[11].R              /* External Input n Conversion Data */
#define ADC_0_ECDR12         ADC_0.ECDR[12].R              /* External Input n Conversion Data */
#define ADC_0_ECDR13         ADC_0.ECDR[13].R              /* External Input n Conversion Data */
#define ADC_0_ECDR14         ADC_0.ECDR[14].R              /* External Input n Conversion Data */
#define ADC_0_ECDR15         ADC_0.ECDR[15].R              /* External Input n Conversion Data */
#define ADC_0_ECDR16         ADC_0.ECDR[16].R              /* External Input n Conversion Data */
#define ADC_0_ECDR17         ADC_0.ECDR[17].R              /* External Input n Conversion Data */
#define ADC_0_ECDR18         ADC_0.ECDR[18].R              /* External Input n Conversion Data */
#define ADC_0_ECDR19         ADC_0.ECDR[19].R              /* External Input n Conversion Data */
#define ADC_0_ECDR20         ADC_0.ECDR[20].R              /* External Input n Conversion Data */
#define ADC_0_ECDR21         ADC_0.ECDR[21].R              /* External Input n Conversion Data */
#define ADC_0_ECDR22         ADC_0.ECDR[22].R              /* External Input n Conversion Data */
#define ADC_0_ECDR23         ADC_0.ECDR[23].R              /* External Input n Conversion Data */
#define ADC_0_ECDR24         ADC_0.ECDR[24].R              /* External Input n Conversion Data */
#define ADC_0_ECDR25         ADC_0.ECDR[25].R              /* External Input n Conversion Data */
#define ADC_0_ECDR26         ADC_0.ECDR[26].R              /* External Input n Conversion Data */
#define ADC_0_ECDR27         ADC_0.ECDR[27].R              /* External Input n Conversion Data */
#define ADC_0_ECDR28         ADC_0.ECDR[28].R              /* External Input n Conversion Data */
#define ADC_0_ECDR29         ADC_0.ECDR[29].R              /* External Input n Conversion Data */
#define ADC_0_ECDR30         ADC_0.ECDR[30].R              /* External Input n Conversion Data */
#define ADC_0_ECDR31         ADC_0.ECDR[31].R              /* External Input n Conversion Data */
#define ADC_0_CWSELRPI0      ADC_0.CWSELRPI[0].R           /* Channel Analog Watchdog Select For Precision Inputs */
#define ADC_0_CWSELRPI1      ADC_0.CWSELRPI[1].R           /* Channel Analog Watchdog Select For Precision Inputs */
#define ADC_0_CWSELRSI0      ADC_0.CWSELRSI[0].R           /* Channel Analog Watchdog Select For Standard Inputs */
#define ADC_0_CWSELRSI1      ADC_0.CWSELRSI[1].R           /* Channel Analog Watchdog Select For Standard Inputs */
#define ADC_0_CWSELRSI2      ADC_0.CWSELRSI[2].R           /* Channel Analog Watchdog Select For Standard Inputs */
#define ADC_0_CWSELREI0      ADC_0.CWSELREI[0].R           /* Channel Analog Watchdog Select For External inputs */
#define ADC_0_CWSELREI1      ADC_0.CWSELREI[1].R           /* Channel Analog Watchdog Select For External inputs */
#define ADC_0_CWSELREI2      ADC_0.CWSELREI[2].R           /* Channel Analog Watchdog Select For External inputs */
#define ADC_0_CWSELREI3      ADC_0.CWSELREI[3].R           /* Channel Analog Watchdog Select For External inputs */
#define ADC_0_CWENR0         ADC_0.CWENR0.R                /* Channel Watchdog Enable For Precision Inputs */
#define ADC_0_CWENR1         ADC_0.CWENR1.R                /* Channel Watchdog Enable For Standard Inputs */
#define ADC_0_CWENR2         ADC_0.CWENR2.R                /* Channel Watchdog Enable For External Inputs */
#define ADC_0_AWORR0         ADC_0.AWORR0.R                /* Analog Watchdog Out Of Range For Precision Inputs */
#define ADC_0_AWORR1         ADC_0.AWORR1.R                /* Analog Watchdog Out Of Range For Standard Inputs */
#define ADC_0_AWORR2         ADC_0.AWORR2.R                /* Analog Watchdog Out Of Range For External Inputs */
#define ADC_0_STCR1          ADC_0.STCR1.R                 /* Self-Test Configuration 1 */
#define ADC_0_STCR2          ADC_0.STCR2.R                 /* Self-Test Configuration 2 */
#define ADC_0_STCR3          ADC_0.STCR3.R                 /* Self-Test Configuration 3 */
#define ADC_0_STBRR          ADC_0.STBRR.R                 /* Self-Test Baud Rate */
#define ADC_0_STSR1          ADC_0.STSR1.R                 /* Self-Test Status 1 */
#define ADC_0_STSR2          ADC_0.STSR2.R                 /* Self-Test Status 2 */
#define ADC_0_STSR3          ADC_0.STSR3.R                 /* Self-Test Status 3 */
#define ADC_0_STSR4          ADC_0.STSR4.R                 /* Self-Test Status 4 */
#define ADC_0_STDR1          ADC_0.STDR1.R                 /* Self-Test Conversion Data 1 */
#define ADC_0_STAW0R         ADC_0.STAW0R.R                /* Self-Test Analog Watchdog S0 */
#define ADC_0_STAW1R         ADC_0.STAW1R.R                /* Self-Test Analog Watchdog S1 */
#define ADC_0_STAW2R         ADC_0.STAW2R.R                /* Self-Test Analog Watchdog S2 */
#define ADC_0_STAW4R         ADC_0.STAW4R.R                /* Self-Test Analog Watchdog C0 */
#define ADC_0_STAW5R         ADC_0.STAW5R.R                /* Self-Test Analog Watchdog C */
#define ADC_0_AMSIO          ADC_0.AMSIO.R                 /* Analog Miscellaneous In/Out register */
#define ADC_0_CALBISTREG     ADC_0.CALBISTREG.R            /* Control And Calibration Status */
#define ADC_0_OFSGNUSR       ADC_0.OFSGNUSR.R              /* Offset And Gain User */
#define ADC_0_CAL2           ADC_0.CAL2.R                  /* Calibration Value 2 */

#define ADC_1_MCR            ADC_1.MCR.R                   /* Main Configuration */
#define ADC_1_MSR            ADC_1.MSR.R                   /* Main Status */
#define ADC_1_ISR            ADC_1.ISR.R                   /* Interrupt Status */
#define ADC_1_CEOCFR0        ADC_1.CEOCFR0.R               /* Channel End Of Conversion Flag For Precision Inputs */
#define ADC_1_CEOCFR1        ADC_1.CEOCFR1.R               /* Channel End Of Conversion Flag For Standard Inputs */
#define ADC_1_CEOCFR2        ADC_1.CEOCFR2.R               /* Channel End Of Conversion Flag For External Inputs */
#define ADC_1_IMR            ADC_1.IMR.R                   /* Interrupt Mask */
#define ADC_1_CIMR0          ADC_1.CIMR0.R                 /* EOC Interrupt Enable For Precision Inputs */
#define ADC_1_CIMR1          ADC_1.CIMR1.R                 /* EOC Interrupt Enable For Standard Inputs */
#define ADC_1_CIMR2          ADC_1.CIMR2.R                 /* EOC Interrupt Enable For External Inputs */
#define ADC_1_WTISR          ADC_1.WTISR.R                 /* Analog Watchdog Threshold Interrupt Status */
#define ADC_1_WTIMR          ADC_1.WTIMR.R                 /* Analog Watchdog Threshold Interrupt Enable */
#define ADC_1_DMAE           ADC_1.DMAE.R                  /* Direct Memory Access Configuration */
#define ADC_1_DMAR0          ADC_1.DMAR0.R                 /* DMA Request Enable For Precision Inputs */
#define ADC_1_DMAR1          ADC_1.DMAR1.R                 /* DMA Request Enable For Standard Inputs */
#define ADC_1_DMAR2          ADC_1.DMAR2.R                 /* DMA Request Enable For External Inputs */
#define ADC_1_THRHLR0        ADC_1.THRHLR[0].R             /* Analog Watchdog Threshold Values */
#define ADC_1_THRHLR1        ADC_1.THRHLR[1].R             /* Analog Watchdog Threshold Values */
#define ADC_1_THRHLR2        ADC_1.THRHLR[2].R             /* Analog Watchdog Threshold Values */
#define ADC_1_THRHLR3        ADC_1.THRHLR[3].R             /* Analog Watchdog Threshold Values */
#define ADC_1_PSCR           ADC_1.PSCR.R                  /* Presampling Control */
#define ADC_1_PSR0           ADC_1.PSR0.R                  /* Presampling Enable For Precision Inputs */
#define ADC_1_PSR1           ADC_1.PSR1.R                  /* Presampling Enable For Standard Inputs */
#define ADC_1_PSR2           ADC_1.PSR2.R                  /* Presampling Enable For External Inputs */
#define ADC_1_CTR0           ADC_1.CTR0.R                  /* Conversion Timing For Precision Inputs */
#define ADC_1_CTR1           ADC_1.CTR1.R                  /* Conversion Timing For Standard Inputs */
#define ADC_1_CTR2           ADC_1.CTR2.R                  /* Conversion Timing For External Inputs */
#define ADC_1_NCMR0          ADC_1.NCMR0.R                 /* Normal Conversion Enable For Precision Inputs */
#define ADC_1_NCMR1          ADC_1.NCMR1.R                 /* Normal Conversion Enable For Standard Inputs */
#define ADC_1_NCMR2          ADC_1.NCMR2.R                 /* Normal Conversion Enable For External Inputs */
#define ADC_1_JCMR0          ADC_1.JCMR0.R                 /* Injected Conversion Enable For Precision Inputs */
#define ADC_1_JCMR1          ADC_1.JCMR1.R                 /* Injected Conversion Enable For Standard Inputs */
#define ADC_1_JCMR2          ADC_1.JCMR2.R                 /* Injected Conversion Enable For External Inputs */
#define ADC_1_DSDR           ADC_1.DSDR.R                  /* Delay Start Of Data Conversion */
#define ADC_1_PDEDR          ADC_1.PDEDR.R                 /* Power-Down Exit Delay */
#define ADC_1_PCDR0          ADC_1.PCDR0.R                 /* Precision Input n Conversion Data */
#define ADC_1_PCDR1          ADC_1.PCDR1.R                 /* Precision Input n Conversion Data */
#define ADC_1_PCDR2          ADC_1.PCDR2.R                 /* Precision Input n Conversion Data */
#define ADC_1_PCDR3          ADC_1.PCDR3.R                 /* Precision Input n Conversion Data */
#define ADC_1_PCDR4          ADC_1.PCDR4.R                 /* Precision Input n Conversion Data */
#define ADC_1_PCDR5          ADC_1.PCDR5.R                 /* Precision Input n Conversion Data */
#define ADC_1_PCDR6          ADC_1.PCDR6.R                 /* Precision Input n Conversion Data */
#define ADC_1_PCDR7          ADC_1.PCDR7.R                 /* Precision Input n Conversion Data */
#define ADC_1_ICDR0          ADC_1.ICDR[0].R               /* Standard Input n Conversion Data */
#define ADC_1_ICDR1          ADC_1.ICDR[1].R               /* Standard Input n Conversion Data */
#define ADC_1_ICDR2          ADC_1.ICDR[2].R               /* Standard Input n Conversion Data */
#define ADC_1_ICDR3          ADC_1.ICDR[3].R               /* Standard Input n Conversion Data */
#define ADC_1_ICDR4          ADC_1.ICDR[4].R               /* Standard Input n Conversion Data */
#define ADC_1_ICDR5          ADC_1.ICDR[5].R               /* Standard Input n Conversion Data */
#define ADC_1_ICDR6          ADC_1.ICDR[6].R               /* Standard Input n Conversion Data */
#define ADC_1_ICDR7          ADC_1.ICDR[7].R               /* Standard Input n Conversion Data */
#define ADC_1_ICDR8          ADC_1.ICDR[8].R               /* Standard Input n Conversion Data */
#define ADC_1_ICDR9          ADC_1.ICDR[9].R               /* Standard Input n Conversion Data */
#define ADC_1_ICDR10         ADC_1.ICDR[10].R              /* Standard Input n Conversion Data */
#define ADC_1_ICDR11         ADC_1.ICDR[11].R              /* Standard Input n Conversion Data */
#define ADC_1_ICDR12         ADC_1.ICDR[12].R              /* Standard Input n Conversion Data */
#define ADC_1_ICDR13         ADC_1.ICDR[13].R              /* Standard Input n Conversion Data */
#define ADC_1_ICDR14         ADC_1.ICDR[14].R              /* Standard Input n Conversion Data */
#define ADC_1_ICDR15         ADC_1.ICDR[15].R              /* Standard Input n Conversion Data */
#define ADC_1_ICDR16         ADC_1.ICDR[16].R              /* Standard Input n Conversion Data */
#define ADC_1_ICDR17         ADC_1.ICDR[17].R              /* Standard Input n Conversion Data */
#define ADC_1_ICDR18         ADC_1.ICDR[18].R              /* Standard Input n Conversion Data */
#define ADC_1_ICDR19         ADC_1.ICDR[19].R              /* Standard Input n Conversion Data */
#define ADC_1_ICDR20         ADC_1.ICDR[20].R              /* Standard Input n Conversion Data */
#define ADC_1_ICDR21         ADC_1.ICDR[21].R              /* Standard Input n Conversion Data */
#define ADC_1_ICDR22         ADC_1.ICDR[22].R              /* Standard Input n Conversion Data */
#define ADC_1_ICDR23         ADC_1.ICDR[23].R              /* Standard Input n Conversion Data */
#define ADC_1_ECDR0          ADC_1.ECDR[0].R               /* External Input n Conversion Data */
#define ADC_1_ECDR1          ADC_1.ECDR[1].R               /* External Input n Conversion Data */
#define ADC_1_ECDR2          ADC_1.ECDR[2].R               /* External Input n Conversion Data */
#define ADC_1_ECDR3          ADC_1.ECDR[3].R               /* External Input n Conversion Data */
#define ADC_1_ECDR4          ADC_1.ECDR[4].R               /* External Input n Conversion Data */
#define ADC_1_ECDR5          ADC_1.ECDR[5].R               /* External Input n Conversion Data */
#define ADC_1_ECDR6          ADC_1.ECDR[6].R               /* External Input n Conversion Data */
#define ADC_1_ECDR7          ADC_1.ECDR[7].R               /* External Input n Conversion Data */
#define ADC_1_ECDR8          ADC_1.ECDR[8].R               /* External Input n Conversion Data */
#define ADC_1_ECDR9          ADC_1.ECDR[9].R               /* External Input n Conversion Data */
#define ADC_1_ECDR10         ADC_1.ECDR[10].R              /* External Input n Conversion Data */
#define ADC_1_ECDR11         ADC_1.ECDR[11].R              /* External Input n Conversion Data */
#define ADC_1_ECDR12         ADC_1.ECDR[12].R              /* External Input n Conversion Data */
#define ADC_1_ECDR13         ADC_1.ECDR[13].R              /* External Input n Conversion Data */
#define ADC_1_ECDR14         ADC_1.ECDR[14].R              /* External Input n Conversion Data */
#define ADC_1_ECDR15         ADC_1.ECDR[15].R              /* External Input n Conversion Data */
#define ADC_1_ECDR16         ADC_1.ECDR[16].R              /* External Input n Conversion Data */
#define ADC_1_ECDR17         ADC_1.ECDR[17].R              /* External Input n Conversion Data */
#define ADC_1_ECDR18         ADC_1.ECDR[18].R              /* External Input n Conversion Data */
#define ADC_1_ECDR19         ADC_1.ECDR[19].R              /* External Input n Conversion Data */
#define ADC_1_ECDR20         ADC_1.ECDR[20].R              /* External Input n Conversion Data */
#define ADC_1_ECDR21         ADC_1.ECDR[21].R              /* External Input n Conversion Data */
#define ADC_1_ECDR22         ADC_1.ECDR[22].R              /* External Input n Conversion Data */
#define ADC_1_ECDR23         ADC_1.ECDR[23].R              /* External Input n Conversion Data */
#define ADC_1_ECDR24         ADC_1.ECDR[24].R              /* External Input n Conversion Data */
#define ADC_1_ECDR25         ADC_1.ECDR[25].R              /* External Input n Conversion Data */
#define ADC_1_ECDR26         ADC_1.ECDR[26].R              /* External Input n Conversion Data */
#define ADC_1_ECDR27         ADC_1.ECDR[27].R              /* External Input n Conversion Data */
#define ADC_1_ECDR28         ADC_1.ECDR[28].R              /* External Input n Conversion Data */
#define ADC_1_ECDR29         ADC_1.ECDR[29].R              /* External Input n Conversion Data */
#define ADC_1_ECDR30         ADC_1.ECDR[30].R              /* External Input n Conversion Data */
#define ADC_1_ECDR31         ADC_1.ECDR[31].R              /* External Input n Conversion Data */
#define ADC_1_CWSELRPI0      ADC_1.CWSELRPI[0].R           /* Channel Analog Watchdog Select For Precision Inputs */
#define ADC_1_CWSELRPI1      ADC_1.CWSELRPI[1].R           /* Channel Analog Watchdog Select For Precision Inputs */
#define ADC_1_CWSELRSI0      ADC_1.CWSELRSI[0].R           /* Channel Analog Watchdog Select For Standard Inputs */
#define ADC_1_CWSELRSI1      ADC_1.CWSELRSI[1].R           /* Channel Analog Watchdog Select For Standard Inputs */
#define ADC_1_CWSELRSI2      ADC_1.CWSELRSI[2].R           /* Channel Analog Watchdog Select For Standard Inputs */
#define ADC_1_CWSELREI0      ADC_1.CWSELREI[0].R           /* Channel Analog Watchdog Select For External inputs */
#define ADC_1_CWSELREI1      ADC_1.CWSELREI[1].R           /* Channel Analog Watchdog Select For External inputs */
#define ADC_1_CWSELREI2      ADC_1.CWSELREI[2].R           /* Channel Analog Watchdog Select For External inputs */
#define ADC_1_CWSELREI3      ADC_1.CWSELREI[3].R           /* Channel Analog Watchdog Select For External inputs */
#define ADC_1_CWENR0         ADC_1.CWENR0.R                /* Channel Watchdog Enable For Precision Inputs */
#define ADC_1_CWENR1         ADC_1.CWENR1.R                /* Channel Watchdog Enable For Standard Inputs */
#define ADC_1_CWENR2         ADC_1.CWENR2.R                /* Channel Watchdog Enable For External Inputs */
#define ADC_1_AWORR0         ADC_1.AWORR0.R                /* Analog Watchdog Out Of Range For Precision Inputs */
#define ADC_1_AWORR1         ADC_1.AWORR1.R                /* Analog Watchdog Out Of Range For Standard Inputs */
#define ADC_1_AWORR2         ADC_1.AWORR2.R                /* Analog Watchdog Out Of Range For External Inputs */
#define ADC_1_STCR1          ADC_1.STCR1.R                 /* Self-Test Configuration 1 */
#define ADC_1_STCR2          ADC_1.STCR2.R                 /* Self-Test Configuration 2 */
#define ADC_1_STCR3          ADC_1.STCR3.R                 /* Self-Test Configuration 3 */
#define ADC_1_STBRR          ADC_1.STBRR.R                 /* Self-Test Baud Rate */
#define ADC_1_STSR1          ADC_1.STSR1.R                 /* Self-Test Status 1 */
#define ADC_1_STSR2          ADC_1.STSR2.R                 /* Self-Test Status 2 */
#define ADC_1_STSR3          ADC_1.STSR3.R                 /* Self-Test Status 3 */
#define ADC_1_STSR4          ADC_1.STSR4.R                 /* Self-Test Status 4 */
#define ADC_1_STDR1          ADC_1.STDR1.R                 /* Self-Test Conversion Data 1 */
#define ADC_1_STAW0R         ADC_1.STAW0R.R                /* Self-Test Analog Watchdog S0 */
#define ADC_1_STAW1R         ADC_1.STAW1R.R                /* Self-Test Analog Watchdog S1 */
#define ADC_1_STAW2R         ADC_1.STAW2R.R                /* Self-Test Analog Watchdog S2 */
#define ADC_1_STAW4R         ADC_1.STAW4R.R                /* Self-Test Analog Watchdog C0 */
#define ADC_1_STAW5R         ADC_1.STAW5R.R                /* Self-Test Analog Watchdog C */
#define ADC_1_AMSIO          ADC_1.AMSIO.R                 /* Analog Miscellaneous In/Out register */
#define ADC_1_CALBISTREG     ADC_1.CALBISTREG.R            /* Control And Calibration Status */
#define ADC_1_OFSGNUSR       ADC_1.OFSGNUSR.R              /* Offset And Gain User */
#define ADC_1_CAL2           ADC_1.CAL2.R                  /* Calibration Value 2 */

/* BCTU */
#define BCTU_MCR             BCTU.MCR.R                    /* Module Configuration */
#define BCTU_MSR             BCTU.MSR.R                    /* Module Status */
#define BCTU_TRGCFG_0        BCTU.TRGCFG[0].R              /* Trigger Configuration */
#define BCTU_TRGCFG_1        BCTU.TRGCFG[1].R              /* Trigger Configuration */
#define BCTU_TRGCFG_2        BCTU.TRGCFG[2].R              /* Trigger Configuration */
#define BCTU_TRGCFG_3        BCTU.TRGCFG[3].R              /* Trigger Configuration */
#define BCTU_TRGCFG_4        BCTU.TRGCFG[4].R              /* Trigger Configuration */
#define BCTU_TRGCFG_5        BCTU.TRGCFG[5].R              /* Trigger Configuration */
#define BCTU_TRGCFG_6        BCTU.TRGCFG[6].R              /* Trigger Configuration */
#define BCTU_TRGCFG_7        BCTU.TRGCFG[7].R              /* Trigger Configuration */
#define BCTU_TRGCFG_8        BCTU.TRGCFG[8].R              /* Trigger Configuration */
#define BCTU_TRGCFG_9        BCTU.TRGCFG[9].R              /* Trigger Configuration */
#define BCTU_TRGCFG_10       BCTU.TRGCFG[10].R             /* Trigger Configuration */
#define BCTU_TRGCFG_11       BCTU.TRGCFG[11].R             /* Trigger Configuration */
#define BCTU_TRGCFG_12       BCTU.TRGCFG[12].R             /* Trigger Configuration */
#define BCTU_TRGCFG_13       BCTU.TRGCFG[13].R             /* Trigger Configuration */
#define BCTU_TRGCFG_14       BCTU.TRGCFG[14].R             /* Trigger Configuration */
#define BCTU_TRGCFG_15       BCTU.TRGCFG[15].R             /* Trigger Configuration */
#define BCTU_TRGCFG_16       BCTU.TRGCFG[16].R             /* Trigger Configuration */
#define BCTU_TRGCFG_17       BCTU.TRGCFG[17].R             /* Trigger Configuration */
#define BCTU_TRGCFG_18       BCTU.TRGCFG[18].R             /* Trigger Configuration */
#define BCTU_TRGCFG_19       BCTU.TRGCFG[19].R             /* Trigger Configuration */
#define BCTU_TRGCFG_20       BCTU.TRGCFG[20].R             /* Trigger Configuration */
#define BCTU_TRGCFG_21       BCTU.TRGCFG[21].R             /* Trigger Configuration */
#define BCTU_TRGCFG_22       BCTU.TRGCFG[22].R             /* Trigger Configuration */
#define BCTU_TRGCFG_23       BCTU.TRGCFG[23].R             /* Trigger Configuration */
#define BCTU_TRGCFG_24       BCTU.TRGCFG[24].R             /* Trigger Configuration */
#define BCTU_TRGCFG_25       BCTU.TRGCFG[25].R             /* Trigger Configuration */
#define BCTU_TRGCFG_26       BCTU.TRGCFG[26].R             /* Trigger Configuration */
#define BCTU_TRGCFG_27       BCTU.TRGCFG[27].R             /* Trigger Configuration */
#define BCTU_TRGCFG_28       BCTU.TRGCFG[28].R             /* Trigger Configuration */
#define BCTU_TRGCFG_29       BCTU.TRGCFG[29].R             /* Trigger Configuration */
#define BCTU_TRGCFG_30       BCTU.TRGCFG[30].R             /* Trigger Configuration */
#define BCTU_TRGCFG_31       BCTU.TRGCFG[31].R             /* Trigger Configuration */
#define BCTU_TRGCFG_32       BCTU.TRGCFG[32].R             /* Trigger Configuration */
#define BCTU_TRGCFG_33       BCTU.TRGCFG[33].R             /* Trigger Configuration */
#define BCTU_TRGCFG_34       BCTU.TRGCFG[34].R             /* Trigger Configuration */
#define BCTU_TRGCFG_35       BCTU.TRGCFG[35].R             /* Trigger Configuration */
#define BCTU_TRGCFG_36       BCTU.TRGCFG[36].R             /* Trigger Configuration */
#define BCTU_TRGCFG_37       BCTU.TRGCFG[37].R             /* Trigger Configuration */
#define BCTU_TRGCFG_38       BCTU.TRGCFG[38].R             /* Trigger Configuration */
#define BCTU_TRGCFG_39       BCTU.TRGCFG[39].R             /* Trigger Configuration */
#define BCTU_TRGCFG_40       BCTU.TRGCFG[40].R             /* Trigger Configuration */
#define BCTU_TRGCFG_41       BCTU.TRGCFG[41].R             /* Trigger Configuration */
#define BCTU_TRGCFG_42       BCTU.TRGCFG[42].R             /* Trigger Configuration */
#define BCTU_TRGCFG_43       BCTU.TRGCFG[43].R             /* Trigger Configuration */
#define BCTU_TRGCFG_44       BCTU.TRGCFG[44].R             /* Trigger Configuration */
#define BCTU_TRGCFG_45       BCTU.TRGCFG[45].R             /* Trigger Configuration */
#define BCTU_TRGCFG_46       BCTU.TRGCFG[46].R             /* Trigger Configuration */
#define BCTU_TRGCFG_47       BCTU.TRGCFG[47].R             /* Trigger Configuration */
#define BCTU_WRPROT          BCTU.WRPROT.R                 /* Write Protection */
#define BCTU_SFTRGR1         BCTU.SFTRGR1.R                /* Software Trigger 1 */
#define BCTU_SFTRGR2         BCTU.SFTRGR2.R                /* Software Trigger 2 */
#define BCTU_ADC0DR          BCTU.ADCDR[0].R               /* ADC0 Result Data */
#define BCTU_ADC1DR          BCTU.ADCDR[1].R               /* ADC1 Result Data */
#define BCTU_LISTSTAR        BCTU.LISTSTAR.R               /* CL Size Status */
#define BCTU_LISTCHR_0       BCTU.LISTCHR[0].R             /* CL Channel Address */
#define BCTU_LISTCHR_1       BCTU.LISTCHR[1].R             /* CL Channel Address */
#define BCTU_LISTCHR_2       BCTU.LISTCHR[2].R             /* CL Channel Address */
#define BCTU_LISTCHR_3       BCTU.LISTCHR[3].R             /* CL Channel Address */
#define BCTU_LISTCHR_4       BCTU.LISTCHR[4].R             /* CL Channel Address */
#define BCTU_LISTCHR_5       BCTU.LISTCHR[5].R             /* CL Channel Address */
#define BCTU_LISTCHR_6       BCTU.LISTCHR[6].R             /* CL Channel Address */
#define BCTU_LISTCHR_7       BCTU.LISTCHR[7].R             /* CL Channel Address */
#define BCTU_LISTCHR_8       BCTU.LISTCHR[8].R             /* CL Channel Address */
#define BCTU_LISTCHR_9       BCTU.LISTCHR[9].R             /* CL Channel Address */
#define BCTU_LISTCHR_10      BCTU.LISTCHR[10].R            /* CL Channel Address */
#define BCTU_LISTCHR_11      BCTU.LISTCHR[11].R            /* CL Channel Address */
#define BCTU_LISTCHR_12      BCTU.LISTCHR[12].R            /* CL Channel Address */
#define BCTU_LISTCHR_13      BCTU.LISTCHR[13].R            /* CL Channel Address */
#define BCTU_LISTCHR_14      BCTU.LISTCHR[14].R            /* CL Channel Address */
#define BCTU_LISTCHR_15      BCTU.LISTCHR[15].R            /* CL Channel Address */
#define BCTU_FIFO1DR         BCTU.FIFO1DR.R                /* FIFO Result Data */
#define BCTU_FIFO2DR         BCTU.FIFO2DR.R                /* FIFO Result Data */
#define BCTU_FIFOCR          BCTU.FIFOCR.R                 /* FIFO Control */
#define BCTU_FIFOWM          BCTU.FIFOWM.R                 /* FIFO Watermark Configuration */
#define BCTU_FIFOERR         BCTU.FIFOERR.R                /* FIFO Error/Status */
#define BCTU_FIFOSR          BCTU.FIFOSR.R                 /* FIFO Status */
#define BCTU_FIFOCNTR        BCTU.FIFOCNTR.R               /* FIFO Counter */

/* CMU_FC */
#define CMU_0_GCR            CMU_0.GCR.R                   /* Global Configuration Register */
#define CMU_0_RCCR           CMU_0.RCCR.R                  /* Reference Count Configuration Register */
#define CMU_0_HTCR           CMU_0.HTCR.R                  /* High Threshold Configuration Register */
#define CMU_0_LTCR           CMU_0.LTCR.R                  /* Low Threshold Configuration Register */
#define CMU_0_SR             CMU_0.SR.R                    /* Status Register */
#define CMU_0_IER            CMU_0.IER.R                   /* Interrupt Enable Register */

#define CMU_3_GCR            CMU_3.GCR.R                   /* Global Configuration Register */
#define CMU_3_RCCR           CMU_3.RCCR.R                  /* Reference Count Configuration Register */
#define CMU_3_HTCR           CMU_3.HTCR.R                  /* High Threshold Configuration Register */
#define CMU_3_LTCR           CMU_3.LTCR.R                  /* Low Threshold Configuration Register */
#define CMU_3_SR             CMU_3.SR.R                    /* Status Register */
#define CMU_3_IER            CMU_3.IER.R                   /* Interrupt Enable Register */

#define CMU_4_GCR            CMU_4.GCR.R                   /* Global Configuration Register */
#define CMU_4_RCCR           CMU_4.RCCR.R                  /* Reference Count Configuration Register */
#define CMU_4_HTCR           CMU_4.HTCR.R                  /* High Threshold Configuration Register */
#define CMU_4_LTCR           CMU_4.LTCR.R                  /* Low Threshold Configuration Register */
#define CMU_4_SR             CMU_4.SR.R                    /* Status Register */
#define CMU_4_IER            CMU_4.IER.R                   /* Interrupt Enable Register */

#define CMU_5_GCR            CMU_5.GCR.R                   /* Global Configuration Register */
#define CMU_5_RCCR           CMU_5.RCCR.R                  /* Reference Count Configuration Register */
#define CMU_5_HTCR           CMU_5.HTCR.R                  /* High Threshold Configuration Register */
#define CMU_5_LTCR           CMU_5.LTCR.R                  /* Low Threshold Configuration Register */
#define CMU_5_SR             CMU_5.SR.R                    /* Status Register */
#define CMU_5_IER            CMU_5.IER.R                   /* Interrupt Enable Register */

/* CMU_FM */
#define CMU_1_GCR            CMU_1.GCR.R                   /* Global Configuration Register */
#define CMU_1_RCCR           CMU_1.RCCR.R                  /* Reference Count Configuration Register */
#define CMU_1_SR             CMU_1.SR.R                    /* Status Register */
#define CMU_1_IER            CMU_1.IER.R                   /* Interrupt Enable Register */

#define CMU_2_GCR            CMU_2.GCR.R                   /* Global Configuration Register */
#define CMU_2_RCCR           CMU_2.RCCR.R                  /* Reference Count Configuration Register */
#define CMU_2_SR             CMU_2.SR.R                    /* Status Register */
#define CMU_2_IER            CMU_2.IER.R                   /* Interrupt Enable Register */

/* CONFIGURATION_GPR */
#define CONFIGURATION_GPR_CONFIG_REG0 CONFIGURATION_GPR.CONFIG_REG0.R /* General Purpose Configuration 0 */
#define CONFIGURATION_GPR_CONFIG_REG6 CONFIGURATION_GPR.CONFIG_REG6.R /* General Purpose Configuration 6 */
#define CONFIGURATION_GPR_CONFIG_RAMPR CONFIGURATION_GPR.CONFIG_RAMPR.R /* Configuration RAM Protected Region */
#define CONFIGURATION_GPR_CONFIG_CFPRL CONFIGURATION_GPR.CONFIG_CFPRL.R /* Configuration Code Flash Memory Active Block */
#define CONFIGURATION_GPR_CONFIG_CFPRH CONFIGURATION_GPR.CONFIG_CFPRH.R /* Configuration Code Flash Memory Passive Block */
#define CONFIGURATION_GPR_CONFIG_DFPR CONFIGURATION_GPR.CONFIG_DFPR.R /* Configuration Data Flash Memory Protected Region */
#define CONFIGURATION_GPR_CONFIG_PE_LOCK CONFIGURATION_GPR.CONFIG_PE_LOCK.R /* Configuration Program and Erase Lock */
#define CONFIGURATION_GPR_CONFIG_RAMPR_ALT CONFIGURATION_GPR.CONFIG_RAMPR_ALT.R /* Configuration RAM Protected Region Alternate */
#define CONFIGURATION_GPR_CONFIG_CFPRL_ALT CONFIGURATION_GPR.CONFIG_CFPRL_ALT.R /* Configuration Code Flash Memory Active Block Alternate */
#define CONFIGURATION_GPR_CONFIG_CFPRH_ALT CONFIGURATION_GPR.CONFIG_CFPRH_ALT.R /* Configuration Code Flash Memory Passive Block Alternate */
#define CONFIGURATION_GPR_CONFIG_DFPR_ALT CONFIGURATION_GPR.CONFIG_DFPR_ALT.R /* Configuration Data Flash Memory Protected Region Alternate */
#define CONFIGURATION_GPR_CONFIG_REG_GPR CONFIGURATION_GPR.CONFIG_REG_GPR.R /* Configuration REG_GPR */

/* CRC */
#define CRC_DATA             CRC.DATA.R                    /* CRC DATA register */
#define CRC_GPOLY            CRC.GPOLY.R                   /* CRC Polynomial register */
#define CRC_CTRL             CRC.CTRL.R                    /* CRC Control register */

/* DCM */
#define DCM_DCMSTAT          DCM.DCMSTAT.R                 /* DCM Status */
#define DCM_DCMLCC           DCM.DCMLCC.R                  /* LC and LC Control */
#define DCM_DCMLCS           DCM.DCMLCS.R                  /* LC Scan Status */
#define DCM_DCMMISC          DCM.DCMMISC.R                 /* DCM Miscellaneous */
#define DCM_DCMDEB           DCM.DCMDEB.R                  /* Debug Status and Configuration */
#define DCM_DCMEC            DCM.DCMEC.R                   /* DCF Error Count */
#define DCM_DCMSRR1          DCM.DCMSRR[0].R               /* DCF Scan Report */
#define DCM_DCMSRR2          DCM.DCMSRR[1].R               /* DCF Scan Report */
#define DCM_DCMSRR3          DCM.DCMSRR[2].R               /* DCF Scan Report */
#define DCM_DCMSRR4          DCM.DCMSRR[3].R               /* DCF Scan Report */
#define DCM_DCMSRR5          DCM.DCMSRR[4].R               /* DCF Scan Report */
#define DCM_DCMSRR6          DCM.DCMSRR[5].R               /* DCF Scan Report */
#define DCM_DCMSRR7          DCM.DCMSRR[6].R               /* DCF Scan Report */
#define DCM_DCMSRR8          DCM.DCMSRR[7].R               /* DCF Scan Report */
#define DCM_DCMSRR9          DCM.DCMSRR[8].R               /* DCF Scan Report */
#define DCM_DCMSRR10         DCM.DCMSRR[9].R               /* DCF Scan Report */
#define DCM_DCMSRR11         DCM.DCMSRR[10].R              /* DCF Scan Report */
#define DCM_DCMSRR12         DCM.DCMSRR[11].R              /* DCF Scan Report */
#define DCM_DCMSRR13         DCM.DCMSRR[12].R              /* DCF Scan Report */
#define DCM_DCMSRR14         DCM.DCMSRR[13].R              /* DCF Scan Report */
#define DCM_DCMSRR15         DCM.DCMSRR[14].R              /* DCF Scan Report */
#define DCM_DCMSRR16         DCM.DCMSRR[15].R              /* DCF Scan Report */
#define DCM_DCMLCS_2         DCM.DCMLCS_2.R                /* LC Scan Status 2 */

/* DCM_GPR */
#define DCM_GPR_DCMROD1      DCM_GPR.DCMROD1.R             /* Read Only GPR On Destructive Reset Register */
#define DCM_GPR_DCMROD3      DCM_GPR.DCMROD3.R             /* Read Only GPR On Destructive Reset Register */
#define DCM_GPR_DCMROD4      DCM_GPR.DCMROD4.R             /* Read Only GPR On Destructive Reset Register */
#define DCM_GPR_DCMROD5      DCM_GPR.DCMROD5.R             /* Read Only GPR On Destructive Reset Register */
#define DCM_GPR_DCMROF1      DCM_GPR.DCMROF1.R             /* Read Only GPR On Functional Reset Register */
#define DCM_GPR_DCMROF2      DCM_GPR.DCMROF2.R             /* Read Only GPR On Functional Reset Register */
#define DCM_GPR_DCMROF3      DCM_GPR.DCMROF3.R             /* Read Only GPR On Functional Reset Register */
#define DCM_GPR_DCMROF4      DCM_GPR.DCMROF4.R             /* Read Only GPR On Functional Reset Register */
#define DCM_GPR_DCMROF5      DCM_GPR.DCMROF5.R             /* Read Only GPR On Functional Reset Register */
#define DCM_GPR_DCMROF6      DCM_GPR.DCMROF6.R             /* Read Only GPR On Functional Reset Register */
#define DCM_GPR_DCMROF7      DCM_GPR.DCMROF7.R             /* Read Only GPR On Functional Reset Register */
#define DCM_GPR_DCMROF8      DCM_GPR.DCMROF8.R             /* Read Only GPR On Functional Reset Register */
#define DCM_GPR_DCMROF9      DCM_GPR.DCMROF9.R             /* Read Only GPR On Functional Reset Register */
#define DCM_GPR_DCMROF10     DCM_GPR.DCMROF10.R            /* Read Only GPR On Functional Reset Register */
#define DCM_GPR_DCMROF11     DCM_GPR.DCMROF11.R            /* Read Only GPR On Functional Reset Register */
#define DCM_GPR_DCMROF12     DCM_GPR.DCMROF12.R            /* Read Only GPR On Functional Reset Register */
#define DCM_GPR_DCMROF13     DCM_GPR.DCMROF13.R            /* Read Only GPR On Functional Reset Register */
#define DCM_GPR_DCMROF14     DCM_GPR.DCMROF14.R            /* Read Only GPR On Functional Reset Register */
#define DCM_GPR_DCMROF15     DCM_GPR.DCMROF15.R            /* Read Only GPR On Functional Reset Register */
#define DCM_GPR_DCMROF16     DCM_GPR.DCMROF16.R            /* Read Only GPR On Functional Reset Register */
#define DCM_GPR_DCMROF17     DCM_GPR.DCMROF17.R            /* Read Only GPR On Functional Reset Register */
#define DCM_GPR_DCMROF19     DCM_GPR.DCMROF19.R            /* Read Only GPR On Functional Reset Register */
#define DCM_GPR_DCMROF20     DCM_GPR.DCMROF20.R            /* Read Only GPR On Functional Reset Register */
#define DCM_GPR_DCMROF21     DCM_GPR.DCMROF21.R            /* Read Only GPR On Functional Reset Register */
#define DCM_GPR_DCMRWP1      DCM_GPR.DCMRWP1.R             /* Read Write GPR On Power On Reset Register */
#define DCM_GPR_DCMRWP3      DCM_GPR.DCMRWP3.R             /* Read Write GPR On Power On Reset Register */
#define DCM_GPR_DCMRWD2      DCM_GPR.DCMRWD2.R             /* Read Write GPR On Destructive Reset Register */
#define DCM_GPR_DCMRWD3      DCM_GPR.DCMRWD3.R             /* Read Write GPR On Destructive Reset Register */
#define DCM_GPR_DCMRWD4      DCM_GPR.DCMRWD4.R             /* Read Write GPR On Destructive Reset Register */
#define DCM_GPR_DCMRWD5      DCM_GPR.DCMRWD5.R             /* Read Write GPR On Destructive Reset Register */
#define DCM_GPR_DCMRWD6      DCM_GPR.DCMRWD6.R             /* Read Write GPR On Destructive Reset Register */
#define DCM_GPR_DCMRWD7      DCM_GPR.DCMRWD7.R             /* Read Write GPR On Destructive Reset Register */
#define DCM_GPR_DCMRWD8      DCM_GPR.DCMRWD8.R             /* Read Write GPR On Destructive Reset Register */
#define DCM_GPR_DCMRWD9      DCM_GPR.DCMRWD9.R             /* Read Write GPR On Destructive Reset Register */
#define DCM_GPR_DCMRWF1      DCM_GPR.DCMRWF1.R             /* Read Write GPR On Functional Reset Register */
#define DCM_GPR_DCMRWF2      DCM_GPR.DCMRWF2.R             /* Read Write GPR On Functional Reset Register */
#define DCM_GPR_DCMRWF4      DCM_GPR.DCMRWF4.R             /* Read Write GPR On Functional Reset Register */
#define DCM_GPR_DCMRWF5      DCM_GPR.DCMRWF5.R             /* Read Write GPR On Functional Reset Register */
#define DCM_GPR_DCMROPP1     DCM_GPR.DCMROPP1.R            /* Read Only GPR On PMCPOR Reset */
#define DCM_GPR_DCMROPP2     DCM_GPR.DCMROPP2.R            /* Read Only GPR On PMCPOR Reset */
#define DCM_GPR_DCMROPP3     DCM_GPR.DCMROPP3.R            /* Read Only GPR On PMCPOR Reset */
#define DCM_GPR_DCMROPP4     DCM_GPR.DCMROPP4.R            /* Read Only GPR On PMCPOR Reset */

/* DMAMUX */
#define DMAMUX_1_CHCFG3      DMAMUX_1.CHCFG[0].R           /* Channel Configuration register */
#define DMAMUX_1_CHCFG2      DMAMUX_1.CHCFG[1].R           /* Channel Configuration register */
#define DMAMUX_1_CHCFG1      DMAMUX_1.CHCFG[2].R           /* Channel Configuration register */
#define DMAMUX_1_CHCFG0      DMAMUX_1.CHCFG[3].R           /* Channel Configuration register */
#define DMAMUX_1_CHCFG7      DMAMUX_1.CHCFG[4].R           /* Channel Configuration register */
#define DMAMUX_1_CHCFG6      DMAMUX_1.CHCFG[5].R           /* Channel Configuration register */
#define DMAMUX_1_CHCFG5      DMAMUX_1.CHCFG[6].R           /* Channel Configuration register */
#define DMAMUX_1_CHCFG4      DMAMUX_1.CHCFG[7].R           /* Channel Configuration register */

#define DMAMUX_0_CHCFG3      DMAMUX_0.CHCFG[0].R           /* Channel Configuration register */
#define DMAMUX_0_CHCFG2      DMAMUX_0.CHCFG[1].R           /* Channel Configuration register */
#define DMAMUX_0_CHCFG1      DMAMUX_0.CHCFG[2].R           /* Channel Configuration register */
#define DMAMUX_0_CHCFG0      DMAMUX_0.CHCFG[3].R           /* Channel Configuration register */
#define DMAMUX_0_CHCFG7      DMAMUX_0.CHCFG[4].R           /* Channel Configuration register */
#define DMAMUX_0_CHCFG6      DMAMUX_0.CHCFG[5].R           /* Channel Configuration register */
#define DMAMUX_0_CHCFG5      DMAMUX_0.CHCFG[6].R           /* Channel Configuration register */
#define DMAMUX_0_CHCFG4      DMAMUX_0.CHCFG[7].R           /* Channel Configuration register */

/* EIM */
#define EIM_EIMCR            EIM.EIMCR.R                   /* Error Injection Module Configuration Register */
#define EIM_EICHEN           EIM.EICHEN.R                  /* Error Injection Channel Enable register */
#define EIM_EICHD0_WORD0     EIM.EICHD0_WORD0.R            /* Error Injection Channel Descriptor 0, Word0 */
#define EIM_EICHD0_WORD1     EIM.EICHD0_WORD1.R            /* Error Injection Channel Descriptor 0, Word1 */
#define EIM_EICHD0_WORD2     EIM.EICHD0_WORD2.R            /* Error Injection Channel Descriptor 0, Word2 */
#define EIM_EICHD2_WORD0     EIM.EICHD2_WORD0.R            /* Error Injection Channel Descriptor 2, Word0 */
#define EIM_EICHD2_WORD1     EIM.EICHD2_WORD1.R            /* Error Injection Channel Descriptor 2, Word1 */
#define EIM_EICHD2_WORD2     EIM.EICHD2_WORD2.R            /* Error Injection Channel Descriptor 2, Word2 */
#define EIM_EICHD3_WORD0     EIM.EICHD3_WORD0.R            /* Error Injection Channel Descriptor 3, Word0 */
#define EIM_EICHD3_WORD1     EIM.EICHD3_WORD1.R            /* Error Injection Channel Descriptor 3, Word1 */
#define EIM_EICHD3_WORD2     EIM.EICHD3_WORD2.R            /* Error Injection Channel Descriptor 3, Word2 */
#define EIM_EICHD4_WORD0     EIM.EICHD4_WORD0.R            /* Error Injection Channel Descriptor 4, Word0 */
#define EIM_EICHD4_WORD1     EIM.EICHD4_WORD1.R            /* Error Injection Channel Descriptor 4, Word1 */
#define EIM_EICHD4_WORD2     EIM.EICHD4_WORD2.R            /* Error Injection Channel Descriptor 4, Word2 */
#define EIM_EICHD4_WORD3     EIM.EICHD4_WORD3.R            /* Error Injection Channel Descriptor 4, Word3 */
#define EIM_EICHD4_WORD4     EIM.EICHD4_WORD4.R            /* Error Injection Channel Descriptor 4, Word4 */
#define EIM_EICHD5_WORD0     EIM.EICHD5_WORD0.R            /* Error Injection Channel Descriptor 5, Word0 */
#define EIM_EICHD5_WORD1     EIM.EICHD5_WORD1.R            /* Error Injection Channel Descriptor 5, Word1 */
#define EIM_EICHD5_WORD2     EIM.EICHD5_WORD2.R            /* Error Injection Channel Descriptor 5, Word2 */
#define EIM_EICHD5_WORD3     EIM.EICHD5_WORD3.R            /* Error Injection Channel Descriptor 5, Word3 */
#define EIM_EICHD5_WORD4     EIM.EICHD5_WORD4.R            /* Error Injection Channel Descriptor 5, Word4 */
#define EIM_EICHD6_WORD0     EIM.EICHD6_WORD0.R            /* Error Injection Channel Descriptor 6, Word0 */
#define EIM_EICHD6_WORD1     EIM.EICHD6_WORD1.R            /* Error Injection Channel Descriptor 6, Word1 */
#define EIM_EICHD6_WORD2     EIM.EICHD6_WORD2.R            /* Error Injection Channel Descriptor 6, Word2 */
#define EIM_EICHD6_WORD3     EIM.EICHD6_WORD3.R            /* Error Injection Channel Descriptor 6, Word3 */
#define EIM_EICHD6_WORD4     EIM.EICHD6_WORD4.R            /* Error Injection Channel Descriptor 6, Word4 */
#define EIM_EICHD7_WORD0     EIM.EICHD7_WORD0.R            /* Error Injection Channel Descriptor 7, Word0 */
#define EIM_EICHD7_WORD1     EIM.EICHD7_WORD1.R            /* Error Injection Channel Descriptor 7, Word1 */
#define EIM_EICHD7_WORD2     EIM.EICHD7_WORD2.R            /* Error Injection Channel Descriptor 7, Word2 */
#define EIM_EICHD7_WORD3     EIM.EICHD7_WORD3.R            /* Error Injection Channel Descriptor 7, Word3 */
#define EIM_EICHD7_WORD4     EIM.EICHD7_WORD4.R            /* Error Injection Channel Descriptor 7, Word4 */
#define EIM_EICHD13_WORD0    EIM.EICHD13_WORD0.R           /* Error Injection Channel Descriptor 13, Word0 */
#define EIM_EICHD13_WORD1    EIM.EICHD13_WORD1.R           /* Error Injection Channel Descriptor 13, Word1 */
#define EIM_EICHD13_WORD2    EIM.EICHD13_WORD2.R           /* Error Injection Channel Descriptor 13, Word2 */
#define EIM_EICHD14_WORD0    EIM.EICHD14_WORD0.R           /* Error Injection Channel Descriptor 14, Word0 */
#define EIM_EICHD14_WORD1    EIM.EICHD14_WORD1.R           /* Error Injection Channel Descriptor 14, Word1 */
#define EIM_EICHD15_WORD0    EIM.EICHD15_WORD0.R           /* Error Injection Channel Descriptor 15, Word0 */
#define EIM_EICHD15_WORD1    EIM.EICHD15_WORD1.R           /* Error Injection Channel Descriptor 15, Word1 */
#define EIM_EICHD20_WORD1    EIM.EICHD20_WORD1.R           /* Error Injection Channel Descriptor 20, Word1 */
#define EIM_EICHD20_WORD2    EIM.EICHD20_WORD2.R           /* Error Injection Channel Descriptor 20, Word2 */
#define EIM_EICHD20_WORD3    EIM.EICHD20_WORD3.R           /* Error Injection Channel Descriptor 20, Word3 */
#define EIM_EICHD20_WORD4    EIM.EICHD20_WORD4.R           /* Error Injection Channel Descriptor 20, Word4 */
#define EIM_EICHD20_WORD5    EIM.EICHD20_WORD5.R           /* Error Injection Channel Descriptor 20, Word5 */
#define EIM_EICHD20_WORD6    EIM.EICHD20_WORD6.R           /* Error Injection Channel Descriptor 20, Word6 */
#define EIM_EICHD23_WORD1    EIM.EICHD23_WORD1.R           /* Error Injection Channel Descriptor 23, Word1 */
#define EIM_EICHD23_WORD2    EIM.EICHD23_WORD2.R           /* Error Injection Channel Descriptor 23, Word2 */
#define EIM_EICHD25_WORD1    EIM.EICHD25_WORD1.R           /* Error Injection Channel Descriptor 25, Word1 */
#define EIM_EICHD25_WORD2    EIM.EICHD25_WORD2.R           /* Error Injection Channel Descriptor 25, Word2 */
#define EIM_EICHD28_WORD1    EIM.EICHD28_WORD1.R           /* Error Injection Channel Descriptor 28, Word1 */
#define EIM_EICHD29_WORD1    EIM.EICHD29_WORD1.R           /* Error Injection Channel Descriptor 29, Word1 */
#define EIM_EICHD30_WORD1    EIM.EICHD30_WORD1.R           /* Error Injection Channel Descriptor 30, Word1 */

/* ERM */
#define ERM_CR0              ERM.CR0.R                     /* ERM Configuration Register 0 */
#define ERM_CR1              ERM.CR1.R                     /* ERM Configuration Register 1 */
#define ERM_CR2              ERM.CR2.R                     /* ERM Configuration Register 2 */
#define ERM_SR0              ERM.SR0.R                     /* ERM Status Register 0 */
#define ERM_SR1              ERM.SR1.R                     /* ERM Status Register 1 */
#define ERM_SR2              ERM.SR2.R                     /* ERM Status Register 2 */
#define ERM_EAR0             ERM.EAR0.R                    /* ERM Memory 0 Error Address Register */
#define ERM_SYN0             ERM.SYN0.R                    /* ERM Memory 0 Syndrome Register */
#define ERM_CORR_ERR_CNT0    ERM.CORR_ERR_CNT0.R           /* ERM Memory 0 Correctable Error Count Register */
#define ERM_CORR_ERR_CNT2    ERM.CORR_ERR_CNT2.R           /* ERM Memory 2 Correctable Error Count Register */
#define ERM_CORR_ERR_CNT3    ERM.CORR_ERR_CNT3.R           /* ERM Memory 3 Correctable Error Count Register */
#define ERM_CORR_ERR_CNT4    ERM.CORR_ERR_CNT4.R           /* ERM Memory 4 Correctable Error Count Register */
#define ERM_CORR_ERR_CNT5    ERM.CORR_ERR_CNT5.R           /* ERM Memory 5 Correctable Error Count Register */
#define ERM_EAR10            ERM.EAR10.R                   /* ERM Memory 10 Error Address Register */
#define ERM_SYN10            ERM.SYN10.R                   /* ERM Memory 10 Syndrome Register */
#define ERM_CORR_ERR_CNT10   ERM.CORR_ERR_CNT10.R          /* ERM Memory 10 Correctable Error Count Register */
#define ERM_EAR11            ERM.EAR11.R                   /* ERM Memory 11 Error Address Register */
#define ERM_SYN11            ERM.SYN11.R                   /* ERM Memory 11 Syndrome Register */
#define ERM_CORR_ERR_CNT11   ERM.CORR_ERR_CNT11.R          /* ERM Memory 11 Correctable Error Count Register */
#define ERM_EAR12            ERM.EAR12.R                   /* ERM Memory 12 Error Address Register */
#define ERM_SYN12            ERM.SYN12.R                   /* ERM Memory 12 Syndrome Register */
#define ERM_CORR_ERR_CNT12   ERM.CORR_ERR_CNT12.R          /* ERM Memory 12 Correctable Error Count Register */
#define ERM_EAR16            ERM.EAR16.R                   /* ERM Memory 16 Error Address Register */
#define ERM_SYN16            ERM.SYN16.R                   /* ERM Memory 16 Syndrome Register */
#define ERM_CORR_ERR_CNT16   ERM.CORR_ERR_CNT16.R          /* ERM Memory 16 Correctable Error Count Register */
#define ERM_EAR17            ERM.EAR17.R                   /* ERM Memory 17 Error Address Register */
#define ERM_CORR_ERR_CNT17   ERM.CORR_ERR_CNT17.R          /* ERM Memory 17 Correctable Error Count Register */
#define ERM_EAR18            ERM.EAR18.R                   /* ERM Memory 18 Error Address Register */
#define ERM_CORR_ERR_CNT18   ERM.CORR_ERR_CNT18.R          /* ERM Memory 18 Correctable Error Count Register */

/* FCCU */
#define FCCU_CTRL            FCCU.CTRL.R                   /* Control */
#define FCCU_CTRLK           FCCU.CTRLK.R                  /* Control Key */
#define FCCU_CFG             FCCU.CFG.R                    /* Configuration */
#define FCCU_NCF_CFG0        FCCU.NCF_CFG[0].R             /* Non-critical Fault Configuration */
#define FCCU_NCFS_CFG0       FCCU.NCFS_CFG[0].R            /* Non-critical Fault-State Configuration */
#define FCCU_NCF_S0          FCCU.NCF_S[0].R               /* Non-critical Fault Status */
#define FCCU_NCFK            FCCU.NCFK.R                   /* Non-critical Fault Key */
#define FCCU_NCF_E0          FCCU.NCF_E[0].R               /* Non-critical Fault Enable */
#define FCCU_NCF_TOE0        FCCU.NCF_TOE[0].R             /* Non-critical-Fault Alarm-State Timeout Enable */
#define FCCU_NCF_TO          FCCU.NCF_TO.R                 /* Non-critical-Fault Alarm-State Timeout Interval */
#define FCCU_CFG_TO          FCCU.CFG_TO.R                 /* Configuration-State Timeout Interval */
#define FCCU_EINOUT          FCCU.EINOUT.R                 /* IO Control */
#define FCCU_STAT            FCCU.STAT.R                   /* Status */
#define FCCU_N2AF_STATUS     FCCU.N2AF_STATUS.R            /* Normal-to-Alarm Freeze Status */
#define FCCU_A2FF_STATUS     FCCU.A2FF_STATUS.R            /* Alarm-to-Fault Freeze Status */
#define FCCU_N2FF_STATUS     FCCU.N2FF_STATUS.R            /* Normal-to-Fault Freeze Status */
#define FCCU_F2AF_STATUS     FCCU.F2AF_STATUS.R            /* Fault-to-Alarm Freeze Status */
#define FCCU_NCFF            FCCU.NCFF.R                   /* Non-critical Fault Fake */
#define FCCU_IRQ_STAT        FCCU.IRQ_STAT.R               /* IRQ Status */
#define FCCU_IRQ_EN          FCCU.IRQ_EN.R                 /* IRQ Enable */
#define FCCU_TRANS_LOCK      FCCU.TRANS_LOCK.R             /* Transient Configuration Lock */
#define FCCU_PERMNT_LOCK     FCCU.PERMNT_LOCK.R            /* Permanent Configuration Lock */
#define FCCU_DELTA_T         FCCU.DELTA_T.R                /* Delta T */
#define FCCU_IRQ_ALARM_EN0   FCCU.IRQ_ALARM_EN[0].R        /* Non-critical Alarm-State Interrupt-Request Enable */
#define FCCU_NMI_EN0         FCCU.NMI_EN[0].R              /* Non-critical Fault-State Non-maskable-Interrupt-Request Enable */
#define FCCU_EOUT_SIG_EN0    FCCU.EOUT_SIG_EN[0].R         /* Non-critical Fault-State EOUT Signaling Enable */
#define FCCU_TMR_ALARM       FCCU.TMR_ALARM.R              /* Alarm-State Timer */
#define FCCU_TMR_CFG         FCCU.TMR_CFG.R                /* Configuration-State Timer */
#define FCCU_TMR_ETMR        FCCU.TMR_ETMR.R               /* Fault-Output Timer */

/* FIRC */
#define FIRC_Status_Register FIRC.STATUS_REGISTER.R        /* Status Register */
#define FIRC_STDBY_ENABLE    FIRC.STDBY_ENABLE.R           /* Standby Enable Register */

/* FLASH */
#define FLASH_MCR            FLASH.MCR.R                   /* Module Configuration */
#define FLASH_MCRS           FLASH.MCRS.R                  /* Module Configuration Status */
#define FLASH_MCRE           FLASH.MCRE.R                  /* Extended Module Configuration */
#define FLASH_CTL            FLASH.CTL.R                   /* Module Control */
#define FLASH_ADR            FLASH.ADR.R                   /* Address */
#define FLASH_PEADR          FLASH.PEADR.R                 /* Program and Erase Address */
#define FLASH_SPELOCK        FLASH.SPELOCK.R               /* Sector Program and Erase Hardware Lock */
#define FLASH_SSPELOCK       FLASH.SSPELOCK.R              /* Super Sector Program and Erase Hardware Lock */
#define FLASH_XSPELOCK       FLASH.XSPELOCK.R              /* Express Sector Program and Erase Hardware Lock */
#define FLASH_XSSPELOCK      FLASH.XSSPELOCK.R             /* Express Super Sector Program and Erase Hardware Lock */
#define FLASH_TMD            FLASH.TMD.R                   /* Test Mode Disable Password Check */
#define FLASH_UT0            FLASH.UT0.R                   /* UTest 0 */
#define FLASH_UM0            FLASH.UM[0].R                 /* UMISRn */
#define FLASH_UM1            FLASH.UM[1].R                 /* UMISRn */
#define FLASH_UM2            FLASH.UM[2].R                 /* UMISRn */
#define FLASH_UM3            FLASH.UM[3].R                 /* UMISRn */
#define FLASH_UM4            FLASH.UM[4].R                 /* UMISRn */
#define FLASH_UM5            FLASH.UM[5].R                 /* UMISRn */
#define FLASH_UM6            FLASH.UM[6].R                 /* UMISRn */
#define FLASH_UM7            FLASH.UM[7].R                 /* UMISRn */
#define FLASH_UM8            FLASH.UM[8].R                 /* UMISRn */
#define FLASH_UM9            FLASH.UM9.R                   /* UMISR9 */
#define FLASH_UD0            FLASH.UD0.R                   /* UTest Data 0 */
#define FLASH_UD1            FLASH.UD1.R                   /* UTest Data 1 */
#define FLASH_UD2            FLASH.UD2.R                   /* UTest Data 2 */
#define FLASH_UD3            FLASH.UD3.R                   /* UTest Data 3 */
#define FLASH_UD4            FLASH.UD4.R                   /* UTest Data 4 */
#define FLASH_UD5            FLASH.UD5.R                   /* UTest Data 5 */
#define FLASH_UA0            FLASH.UA0.R                   /* UTest Address 0 */
#define FLASH_UA1            FLASH.UA1.R                   /* UTest Address 1 */
#define FLASH_XMCR           FLASH.XMCR.R                  /* Express Module Configuration */
#define FLASH_XPEADR         FLASH.XPEADR.R                /* Express Program Address */
#define FLASH_DATA0          FLASH.DATA[0].R               /* Program Data */
#define FLASH_DATA1          FLASH.DATA[1].R               /* Program Data */
#define FLASH_DATA2          FLASH.DATA[2].R               /* Program Data */
#define FLASH_DATA3          FLASH.DATA[3].R               /* Program Data */
#define FLASH_DATA4          FLASH.DATA[4].R               /* Program Data */
#define FLASH_DATA5          FLASH.DATA[5].R               /* Program Data */
#define FLASH_DATA6          FLASH.DATA[6].R               /* Program Data */
#define FLASH_DATA7          FLASH.DATA[7].R               /* Program Data */
#define FLASH_DATA8          FLASH.DATA[8].R               /* Program Data */
#define FLASH_DATA9          FLASH.DATA[9].R               /* Program Data */
#define FLASH_DATA10         FLASH.DATA[10].R              /* Program Data */
#define FLASH_DATA11         FLASH.DATA[11].R              /* Program Data */
#define FLASH_DATA12         FLASH.DATA[12].R              /* Program Data */
#define FLASH_DATA13         FLASH.DATA[13].R              /* Program Data */
#define FLASH_DATA14         FLASH.DATA[14].R              /* Program Data */
#define FLASH_DATA15         FLASH.DATA[15].R              /* Program Data */
#define FLASH_DATA16         FLASH.DATA[16].R              /* Program Data */
#define FLASH_DATA17         FLASH.DATA[17].R              /* Program Data */
#define FLASH_DATA18         FLASH.DATA[18].R              /* Program Data */
#define FLASH_DATA19         FLASH.DATA[19].R              /* Program Data */
#define FLASH_DATA20         FLASH.DATA[20].R              /* Program Data */
#define FLASH_DATA21         FLASH.DATA[21].R              /* Program Data */
#define FLASH_DATA22         FLASH.DATA[22].R              /* Program Data */
#define FLASH_DATA23         FLASH.DATA[23].R              /* Program Data */
#define FLASH_DATA24         FLASH.DATA[24].R              /* Program Data */
#define FLASH_DATA25         FLASH.DATA[25].R              /* Program Data */
#define FLASH_DATA26         FLASH.DATA[26].R              /* Program Data */
#define FLASH_DATA27         FLASH.DATA[27].R              /* Program Data */
#define FLASH_DATA28         FLASH.DATA[28].R              /* Program Data */
#define FLASH_DATA29         FLASH.DATA[29].R              /* Program Data */
#define FLASH_DATA30         FLASH.DATA[30].R              /* Program Data */
#define FLASH_DATA31         FLASH.DATA[31].R              /* Program Data */

/* FLEXCAN */
#define CAN_3_MCR            CAN_3.MCR.R                   /* Module Configuration register */
#define CAN_3_CTRL1          CAN_3.CTRL1.R                 /* Control 1 register */
#define CAN_3_TIMER          CAN_3.TIMER.R                 /* Free Running Timer */
#define CAN_3_RXMGMASK       CAN_3.RXMGMASK.R              /* Rx Mailboxes Global Mask register */
#define CAN_3_RX14MASK       CAN_3.RX14MASK.R              /* Rx 14 Mask register */
#define CAN_3_RX15MASK       CAN_3.RX15MASK.R              /* Rx 15 Mask register */
#define CAN_3_ECR            CAN_3.ECR.R                   /* Error Counter */
#define CAN_3_ESR1           CAN_3.ESR1.R                  /* Error and Status 1 register */
#define CAN_3_IMASK1         CAN_3.IMASK1.R                /* Interrupt Masks 1 register */
#define CAN_3_IFLAG1         CAN_3.IFLAG1.R                /* Interrupt Flags 1 register */
#define CAN_3_CTRL2          CAN_3.CTRL2.R                 /* Control 2 register */
#define CAN_3_ESR2           CAN_3.ESR2.R                  /* Error and Status 2 register */
#define CAN_3_CRCR           CAN_3.CRCR.R                  /* CRC register */
#define CAN_3_RXFGMASK       CAN_3.RXFGMASK.R              /* Rx FIFO Global Mask register */
#define CAN_3_RXFIR          CAN_3.RXFIR.R                 /* Rx FIFO Information register */
#define CAN_3_CBT            CAN_3.CBT.R                   /* CAN Bit Timing register */
#define CAN_3_CS0            CAN_3.MB[0].CS.R              /* Message Buffer 0 CS Register */
#define CAN_3_ID0            CAN_3.MB[0].ID.R              /* Message Buffer 0 ID Register */
#define CAN_3_B0             CAN_3.MB[0].DATA.B            /* Message Buffer 0 B Register */
#define CAN_3_H0             CAN_3.MB[0].DATA.H            /* Message Buffer 0 H Register */
#define CAN_3_W0             CAN_3.MB[0].DATA.W            /* Message Buffer 0 W Register */
#define CAN_3_CS1            CAN_3.MB[1].CS.R              /* Message Buffer 1 CS Register */
#define CAN_3_ID1            CAN_3.MB[1].ID.R              /* Message Buffer 1 ID Register */
#define CAN_3_B1             CAN_3.MB[1].DATA.B            /* Message Buffer 1 B Register */
#define CAN_3_H1             CAN_3.MB[1].DATA.H            /* Message Buffer 1 H Register */
#define CAN_3_W1             CAN_3.MB[1].DATA.W            /* Message Buffer 1 W Register */
#define CAN_3_CS2            CAN_3.MB[2].CS.R              /* Message Buffer 2 CS Register */
#define CAN_3_ID2            CAN_3.MB[2].ID.R              /* Message Buffer 2 ID Register */
#define CAN_3_B2             CAN_3.MB[2].DATA.B            /* Message Buffer 2 B Register */
#define CAN_3_H2             CAN_3.MB[2].DATA.H            /* Message Buffer 2 H Register */
#define CAN_3_W2             CAN_3.MB[2].DATA.W            /* Message Buffer 2 W Register */
#define CAN_3_CS3            CAN_3.MB[3].CS.R              /* Message Buffer 3 CS Register */
#define CAN_3_ID3            CAN_3.MB[3].ID.R              /* Message Buffer 3 ID Register */
#define CAN_3_B3             CAN_3.MB[3].DATA.B            /* Message Buffer 3 B Register */
#define CAN_3_H3             CAN_3.MB[3].DATA.H            /* Message Buffer 3 H Register */
#define CAN_3_W3             CAN_3.MB[3].DATA.W            /* Message Buffer 3 W Register */
#define CAN_3_CS4            CAN_3.MB[4].CS.R              /* Message Buffer 4 CS Register */
#define CAN_3_ID4            CAN_3.MB[4].ID.R              /* Message Buffer 4 ID Register */
#define CAN_3_B4             CAN_3.MB[4].DATA.B            /* Message Buffer 4 B Register */
#define CAN_3_H4             CAN_3.MB[4].DATA.H            /* Message Buffer 4 H Register */
#define CAN_3_W4             CAN_3.MB[4].DATA.W            /* Message Buffer 4 W Register */
#define CAN_3_CS5            CAN_3.MB[5].CS.R              /* Message Buffer 5 CS Register */
#define CAN_3_ID5            CAN_3.MB[5].ID.R              /* Message Buffer 5 ID Register */
#define CAN_3_B5             CAN_3.MB[5].DATA.B            /* Message Buffer 5 B Register */
#define CAN_3_H5             CAN_3.MB[5].DATA.H            /* Message Buffer 5 H Register */
#define CAN_3_W5             CAN_3.MB[5].DATA.W            /* Message Buffer 5 W Register */
#define CAN_3_CS6            CAN_3.MB[6].CS.R              /* Message Buffer 6 CS Register */
#define CAN_3_ID6            CAN_3.MB[6].ID.R              /* Message Buffer 6 ID Register */
#define CAN_3_B6             CAN_3.MB[6].DATA.B            /* Message Buffer 6 B Register */
#define CAN_3_H6             CAN_3.MB[6].DATA.H            /* Message Buffer 6 H Register */
#define CAN_3_W6             CAN_3.MB[6].DATA.W            /* Message Buffer 6 W Register */
#define CAN_3_CS7            CAN_3.MB[7].CS.R              /* Message Buffer 7 CS Register */
#define CAN_3_ID7            CAN_3.MB[7].ID.R              /* Message Buffer 7 ID Register */
#define CAN_3_B7             CAN_3.MB[7].DATA.B            /* Message Buffer 7 B Register */
#define CAN_3_H7             CAN_3.MB[7].DATA.H            /* Message Buffer 7 H Register */
#define CAN_3_W7             CAN_3.MB[7].DATA.W            /* Message Buffer 7 W Register */
#define CAN_3_CS8            CAN_3.MB[8].CS.R              /* Message Buffer 8 CS Register */
#define CAN_3_ID8            CAN_3.MB[8].ID.R              /* Message Buffer 8 ID Register */
#define CAN_3_B8             CAN_3.MB[8].DATA.B            /* Message Buffer 8 B Register */
#define CAN_3_H8             CAN_3.MB[8].DATA.H            /* Message Buffer 8 H Register */
#define CAN_3_W8             CAN_3.MB[8].DATA.W            /* Message Buffer 8 W Register */
#define CAN_3_CS9            CAN_3.MB[9].CS.R              /* Message Buffer 9 CS Register */
#define CAN_3_ID9            CAN_3.MB[9].ID.R              /* Message Buffer 9 ID Register */
#define CAN_3_B9             CAN_3.MB[9].DATA.B            /* Message Buffer 9 B Register */
#define CAN_3_H9             CAN_3.MB[9].DATA.H            /* Message Buffer 9 H Register */
#define CAN_3_W9             CAN_3.MB[9].DATA.W            /* Message Buffer 9 W Register */
#define CAN_3_CS10           CAN_3.MB[10].CS.R             /* Message Buffer 10 CS Register */
#define CAN_3_ID10           CAN_3.MB[10].ID.R             /* Message Buffer 10 ID Register */
#define CAN_3_B10            CAN_3.MB[10].DATA.B           /* Message Buffer 10 B Register */
#define CAN_3_H10            CAN_3.MB[10].DATA.H           /* Message Buffer 10 H Register */
#define CAN_3_W10            CAN_3.MB[10].DATA.W           /* Message Buffer 10 W Register */
#define CAN_3_CS11           CAN_3.MB[11].CS.R             /* Message Buffer 11 CS Register */
#define CAN_3_ID11           CAN_3.MB[11].ID.R             /* Message Buffer 11 ID Register */
#define CAN_3_B11            CAN_3.MB[11].DATA.B           /* Message Buffer 11 B Register */
#define CAN_3_H11            CAN_3.MB[11].DATA.H           /* Message Buffer 11 H Register */
#define CAN_3_W11            CAN_3.MB[11].DATA.W           /* Message Buffer 11 W Register */
#define CAN_3_CS12           CAN_3.MB[12].CS.R             /* Message Buffer 12 CS Register */
#define CAN_3_ID12           CAN_3.MB[12].ID.R             /* Message Buffer 12 ID Register */
#define CAN_3_B12            CAN_3.MB[12].DATA.B           /* Message Buffer 12 B Register */
#define CAN_3_H12            CAN_3.MB[12].DATA.H           /* Message Buffer 12 H Register */
#define CAN_3_W12            CAN_3.MB[12].DATA.W           /* Message Buffer 12 W Register */
#define CAN_3_CS13           CAN_3.MB[13].CS.R             /* Message Buffer 13 CS Register */
#define CAN_3_ID13           CAN_3.MB[13].ID.R             /* Message Buffer 13 ID Register */
#define CAN_3_B13            CAN_3.MB[13].DATA.B           /* Message Buffer 13 B Register */
#define CAN_3_H13            CAN_3.MB[13].DATA.H           /* Message Buffer 13 H Register */
#define CAN_3_W13            CAN_3.MB[13].DATA.W           /* Message Buffer 13 W Register */
#define CAN_3_CS14           CAN_3.MB[14].CS.R             /* Message Buffer 14 CS Register */
#define CAN_3_ID14           CAN_3.MB[14].ID.R             /* Message Buffer 14 ID Register */
#define CAN_3_B14            CAN_3.MB[14].DATA.B           /* Message Buffer 14 B Register */
#define CAN_3_H14            CAN_3.MB[14].DATA.H           /* Message Buffer 14 H Register */
#define CAN_3_W14            CAN_3.MB[14].DATA.W           /* Message Buffer 14 W Register */
#define CAN_3_CS15           CAN_3.MB[15].CS.R             /* Message Buffer 15 CS Register */
#define CAN_3_ID15           CAN_3.MB[15].ID.R             /* Message Buffer 15 ID Register */
#define CAN_3_B15            CAN_3.MB[15].DATA.B           /* Message Buffer 15 B Register */
#define CAN_3_H15            CAN_3.MB[15].DATA.H           /* Message Buffer 15 H Register */
#define CAN_3_W15            CAN_3.MB[15].DATA.W           /* Message Buffer 15 W Register */
#define CAN_3_CS16           CAN_3.MB[16].CS.R             /* Message Buffer 16 CS Register */
#define CAN_3_ID16           CAN_3.MB[16].ID.R             /* Message Buffer 16 ID Register */
#define CAN_3_B16            CAN_3.MB[16].DATA.B           /* Message Buffer 16 B Register */
#define CAN_3_H16            CAN_3.MB[16].DATA.H           /* Message Buffer 16 H Register */
#define CAN_3_W16            CAN_3.MB[16].DATA.W           /* Message Buffer 16 W Register */
#define CAN_3_CS17           CAN_3.MB[17].CS.R             /* Message Buffer 17 CS Register */
#define CAN_3_ID17           CAN_3.MB[17].ID.R             /* Message Buffer 17 ID Register */
#define CAN_3_B17            CAN_3.MB[17].DATA.B           /* Message Buffer 17 B Register */
#define CAN_3_H17            CAN_3.MB[17].DATA.H           /* Message Buffer 17 H Register */
#define CAN_3_W17            CAN_3.MB[17].DATA.W           /* Message Buffer 17 W Register */
#define CAN_3_CS18           CAN_3.MB[18].CS.R             /* Message Buffer 18 CS Register */
#define CAN_3_ID18           CAN_3.MB[18].ID.R             /* Message Buffer 18 ID Register */
#define CAN_3_B18            CAN_3.MB[18].DATA.B           /* Message Buffer 18 B Register */
#define CAN_3_H18            CAN_3.MB[18].DATA.H           /* Message Buffer 18 H Register */
#define CAN_3_W18            CAN_3.MB[18].DATA.W           /* Message Buffer 18 W Register */
#define CAN_3_CS19           CAN_3.MB[19].CS.R             /* Message Buffer 19 CS Register */
#define CAN_3_ID19           CAN_3.MB[19].ID.R             /* Message Buffer 19 ID Register */
#define CAN_3_B19            CAN_3.MB[19].DATA.B           /* Message Buffer 19 B Register */
#define CAN_3_H19            CAN_3.MB[19].DATA.H           /* Message Buffer 19 H Register */
#define CAN_3_W19            CAN_3.MB[19].DATA.W           /* Message Buffer 19 W Register */
#define CAN_3_CS20           CAN_3.MB[20].CS.R             /* Message Buffer 20 CS Register */
#define CAN_3_ID20           CAN_3.MB[20].ID.R             /* Message Buffer 20 ID Register */
#define CAN_3_B20            CAN_3.MB[20].DATA.B           /* Message Buffer 20 B Register */
#define CAN_3_H20            CAN_3.MB[20].DATA.H           /* Message Buffer 20 H Register */
#define CAN_3_W20            CAN_3.MB[20].DATA.W           /* Message Buffer 20 W Register */
#define CAN_3_CS21           CAN_3.MB[21].CS.R             /* Message Buffer 21 CS Register */
#define CAN_3_ID21           CAN_3.MB[21].ID.R             /* Message Buffer 21 ID Register */
#define CAN_3_B21            CAN_3.MB[21].DATA.B           /* Message Buffer 21 B Register */
#define CAN_3_H21            CAN_3.MB[21].DATA.H           /* Message Buffer 21 H Register */
#define CAN_3_W21            CAN_3.MB[21].DATA.W           /* Message Buffer 21 W Register */
#define CAN_3_CS22           CAN_3.MB[22].CS.R             /* Message Buffer 22 CS Register */
#define CAN_3_ID22           CAN_3.MB[22].ID.R             /* Message Buffer 22 ID Register */
#define CAN_3_B22            CAN_3.MB[22].DATA.B           /* Message Buffer 22 B Register */
#define CAN_3_H22            CAN_3.MB[22].DATA.H           /* Message Buffer 22 H Register */
#define CAN_3_W22            CAN_3.MB[22].DATA.W           /* Message Buffer 22 W Register */
#define CAN_3_CS23           CAN_3.MB[23].CS.R             /* Message Buffer 23 CS Register */
#define CAN_3_ID23           CAN_3.MB[23].ID.R             /* Message Buffer 23 ID Register */
#define CAN_3_B23            CAN_3.MB[23].DATA.B           /* Message Buffer 23 B Register */
#define CAN_3_H23            CAN_3.MB[23].DATA.H           /* Message Buffer 23 H Register */
#define CAN_3_W23            CAN_3.MB[23].DATA.W           /* Message Buffer 23 W Register */
#define CAN_3_CS24           CAN_3.MB[24].CS.R             /* Message Buffer 24 CS Register */
#define CAN_3_ID24           CAN_3.MB[24].ID.R             /* Message Buffer 24 ID Register */
#define CAN_3_B24            CAN_3.MB[24].DATA.B           /* Message Buffer 24 B Register */
#define CAN_3_H24            CAN_3.MB[24].DATA.H           /* Message Buffer 24 H Register */
#define CAN_3_W24            CAN_3.MB[24].DATA.W           /* Message Buffer 24 W Register */
#define CAN_3_CS25           CAN_3.MB[25].CS.R             /* Message Buffer 25 CS Register */
#define CAN_3_ID25           CAN_3.MB[25].ID.R             /* Message Buffer 25 ID Register */
#define CAN_3_B25            CAN_3.MB[25].DATA.B           /* Message Buffer 25 B Register */
#define CAN_3_H25            CAN_3.MB[25].DATA.H           /* Message Buffer 25 H Register */
#define CAN_3_W25            CAN_3.MB[25].DATA.W           /* Message Buffer 25 W Register */
#define CAN_3_CS26           CAN_3.MB[26].CS.R             /* Message Buffer 26 CS Register */
#define CAN_3_ID26           CAN_3.MB[26].ID.R             /* Message Buffer 26 ID Register */
#define CAN_3_B26            CAN_3.MB[26].DATA.B           /* Message Buffer 26 B Register */
#define CAN_3_H26            CAN_3.MB[26].DATA.H           /* Message Buffer 26 H Register */
#define CAN_3_W26            CAN_3.MB[26].DATA.W           /* Message Buffer 26 W Register */
#define CAN_3_CS27           CAN_3.MB[27].CS.R             /* Message Buffer 27 CS Register */
#define CAN_3_ID27           CAN_3.MB[27].ID.R             /* Message Buffer 27 ID Register */
#define CAN_3_B27            CAN_3.MB[27].DATA.B           /* Message Buffer 27 B Register */
#define CAN_3_H27            CAN_3.MB[27].DATA.H           /* Message Buffer 27 H Register */
#define CAN_3_W27            CAN_3.MB[27].DATA.W           /* Message Buffer 27 W Register */
#define CAN_3_CS28           CAN_3.MB[28].CS.R             /* Message Buffer 28 CS Register */
#define CAN_3_ID28           CAN_3.MB[28].ID.R             /* Message Buffer 28 ID Register */
#define CAN_3_B28            CAN_3.MB[28].DATA.B           /* Message Buffer 28 B Register */
#define CAN_3_H28            CAN_3.MB[28].DATA.H           /* Message Buffer 28 H Register */
#define CAN_3_W28            CAN_3.MB[28].DATA.W           /* Message Buffer 28 W Register */
#define CAN_3_CS29           CAN_3.MB[29].CS.R             /* Message Buffer 29 CS Register */
#define CAN_3_ID29           CAN_3.MB[29].ID.R             /* Message Buffer 29 ID Register */
#define CAN_3_B29            CAN_3.MB[29].DATA.B           /* Message Buffer 29 B Register */
#define CAN_3_H29            CAN_3.MB[29].DATA.H           /* Message Buffer 29 H Register */
#define CAN_3_W29            CAN_3.MB[29].DATA.W           /* Message Buffer 29 W Register */
#define CAN_3_CS30           CAN_3.MB[30].CS.R             /* Message Buffer 30 CS Register */
#define CAN_3_ID30           CAN_3.MB[30].ID.R             /* Message Buffer 30 ID Register */
#define CAN_3_B30            CAN_3.MB[30].DATA.B           /* Message Buffer 30 B Register */
#define CAN_3_H30            CAN_3.MB[30].DATA.H           /* Message Buffer 30 H Register */
#define CAN_3_W30            CAN_3.MB[30].DATA.W           /* Message Buffer 30 W Register */
#define CAN_3_CS31           CAN_3.MB[31].CS.R             /* Message Buffer 31 CS Register */
#define CAN_3_ID31           CAN_3.MB[31].ID.R             /* Message Buffer 31 ID Register */
#define CAN_3_B31            CAN_3.MB[31].DATA.B           /* Message Buffer 31 B Register */
#define CAN_3_H31            CAN_3.MB[31].DATA.H           /* Message Buffer 31 H Register */
#define CAN_3_W31            CAN_3.MB[31].DATA.W           /* Message Buffer 31 W Register */
#define CAN_3_RXIMR0         CAN_3.RXIMR[0].R              /* Rx Individual Mask registers */
#define CAN_3_RXIMR1         CAN_3.RXIMR[1].R              /* Rx Individual Mask registers */
#define CAN_3_RXIMR2         CAN_3.RXIMR[2].R              /* Rx Individual Mask registers */
#define CAN_3_RXIMR3         CAN_3.RXIMR[3].R              /* Rx Individual Mask registers */
#define CAN_3_RXIMR4         CAN_3.RXIMR[4].R              /* Rx Individual Mask registers */
#define CAN_3_RXIMR5         CAN_3.RXIMR[5].R              /* Rx Individual Mask registers */
#define CAN_3_RXIMR6         CAN_3.RXIMR[6].R              /* Rx Individual Mask registers */
#define CAN_3_RXIMR7         CAN_3.RXIMR[7].R              /* Rx Individual Mask registers */
#define CAN_3_RXIMR8         CAN_3.RXIMR[8].R              /* Rx Individual Mask registers */
#define CAN_3_RXIMR9         CAN_3.RXIMR[9].R              /* Rx Individual Mask registers */
#define CAN_3_RXIMR10        CAN_3.RXIMR[10].R             /* Rx Individual Mask registers */
#define CAN_3_RXIMR11        CAN_3.RXIMR[11].R             /* Rx Individual Mask registers */
#define CAN_3_RXIMR12        CAN_3.RXIMR[12].R             /* Rx Individual Mask registers */
#define CAN_3_RXIMR13        CAN_3.RXIMR[13].R             /* Rx Individual Mask registers */
#define CAN_3_RXIMR14        CAN_3.RXIMR[14].R             /* Rx Individual Mask registers */
#define CAN_3_RXIMR15        CAN_3.RXIMR[15].R             /* Rx Individual Mask registers */
#define CAN_3_RXIMR16        CAN_3.RXIMR[16].R             /* Rx Individual Mask registers */
#define CAN_3_RXIMR17        CAN_3.RXIMR[17].R             /* Rx Individual Mask registers */
#define CAN_3_RXIMR18        CAN_3.RXIMR[18].R             /* Rx Individual Mask registers */
#define CAN_3_RXIMR19        CAN_3.RXIMR[19].R             /* Rx Individual Mask registers */
#define CAN_3_RXIMR20        CAN_3.RXIMR[20].R             /* Rx Individual Mask registers */
#define CAN_3_RXIMR21        CAN_3.RXIMR[21].R             /* Rx Individual Mask registers */
#define CAN_3_RXIMR22        CAN_3.RXIMR[22].R             /* Rx Individual Mask registers */
#define CAN_3_RXIMR23        CAN_3.RXIMR[23].R             /* Rx Individual Mask registers */
#define CAN_3_RXIMR24        CAN_3.RXIMR[24].R             /* Rx Individual Mask registers */
#define CAN_3_RXIMR25        CAN_3.RXIMR[25].R             /* Rx Individual Mask registers */
#define CAN_3_RXIMR26        CAN_3.RXIMR[26].R             /* Rx Individual Mask registers */
#define CAN_3_RXIMR27        CAN_3.RXIMR[27].R             /* Rx Individual Mask registers */
#define CAN_3_RXIMR28        CAN_3.RXIMR[28].R             /* Rx Individual Mask registers */
#define CAN_3_RXIMR29        CAN_3.RXIMR[29].R             /* Rx Individual Mask registers */
#define CAN_3_RXIMR30        CAN_3.RXIMR[30].R             /* Rx Individual Mask registers */
#define CAN_3_RXIMR31        CAN_3.RXIMR[31].R             /* Rx Individual Mask registers */
#define CAN_3_MECR           CAN_3.MECR.R                  /* Memory Error Control register */
#define CAN_3_ERRIAR         CAN_3.ERRIAR.R                /* Error Injection Address register */
#define CAN_3_ERRIDPR        CAN_3.ERRIDPR.R               /* Error Injection Data Pattern register */
#define CAN_3_ERRIPPR        CAN_3.ERRIPPR.R               /* Error Injection Parity Pattern register */
#define CAN_3_RERRAR         CAN_3.RERRAR.R                /* Error Report Address register */
#define CAN_3_RERRDR         CAN_3.RERRDR.R                /* Error Report Data register */
#define CAN_3_RERRSYNR       CAN_3.RERRSYNR.R              /* Error Report Syndrome register */
#define CAN_3_ERRSR          CAN_3.ERRSR.R                 /* Error Status register */
#define CAN_3_EPRS           CAN_3.EPRS.R                  /* Enhanced CAN Bit Timing Prescalers */
#define CAN_3_ENCBT          CAN_3.ENCBT.R                 /* Enhanced Nominal CAN Bit Timing */
#define CAN_3_EDCBT          CAN_3.EDCBT.R                 /* Enhanced Data Phase CAN bit Timing */
#define CAN_3_ETDC           CAN_3.ETDC.R                  /* Enhanced Transceiver Delay Compensation */
#define CAN_3_FDCTRL         CAN_3.FDCTRL.R                /* CAN FD Control register */
#define CAN_3_FDCBT          CAN_3.FDCBT.R                 /* CAN FD Bit Timing register */
#define CAN_3_FDCRC          CAN_3.FDCRC.R                 /* CAN FD CRC register */
#define CAN_3_HR_TIME_STAMP0 CAN_3.HR_TIME_STAMP[0].R      /* High Resolution Time Stamp */
#define CAN_3_HR_TIME_STAMP1 CAN_3.HR_TIME_STAMP[1].R      /* High Resolution Time Stamp */
#define CAN_3_HR_TIME_STAMP2 CAN_3.HR_TIME_STAMP[2].R      /* High Resolution Time Stamp */
#define CAN_3_HR_TIME_STAMP3 CAN_3.HR_TIME_STAMP[3].R      /* High Resolution Time Stamp */
#define CAN_3_HR_TIME_STAMP4 CAN_3.HR_TIME_STAMP[4].R      /* High Resolution Time Stamp */
#define CAN_3_HR_TIME_STAMP5 CAN_3.HR_TIME_STAMP[5].R      /* High Resolution Time Stamp */
#define CAN_3_HR_TIME_STAMP6 CAN_3.HR_TIME_STAMP[6].R      /* High Resolution Time Stamp */
#define CAN_3_HR_TIME_STAMP7 CAN_3.HR_TIME_STAMP[7].R      /* High Resolution Time Stamp */
#define CAN_3_HR_TIME_STAMP8 CAN_3.HR_TIME_STAMP[8].R      /* High Resolution Time Stamp */
#define CAN_3_HR_TIME_STAMP9 CAN_3.HR_TIME_STAMP[9].R      /* High Resolution Time Stamp */
#define CAN_3_HR_TIME_STAMP10 CAN_3.HR_TIME_STAMP[10].R    /* High Resolution Time Stamp */
#define CAN_3_HR_TIME_STAMP11 CAN_3.HR_TIME_STAMP[11].R    /* High Resolution Time Stamp */
#define CAN_3_HR_TIME_STAMP12 CAN_3.HR_TIME_STAMP[12].R    /* High Resolution Time Stamp */
#define CAN_3_HR_TIME_STAMP13 CAN_3.HR_TIME_STAMP[13].R    /* High Resolution Time Stamp */
#define CAN_3_HR_TIME_STAMP14 CAN_3.HR_TIME_STAMP[14].R    /* High Resolution Time Stamp */
#define CAN_3_HR_TIME_STAMP15 CAN_3.HR_TIME_STAMP[15].R    /* High Resolution Time Stamp */
#define CAN_3_HR_TIME_STAMP16 CAN_3.HR_TIME_STAMP[16].R    /* High Resolution Time Stamp */
#define CAN_3_HR_TIME_STAMP17 CAN_3.HR_TIME_STAMP[17].R    /* High Resolution Time Stamp */
#define CAN_3_HR_TIME_STAMP18 CAN_3.HR_TIME_STAMP[18].R    /* High Resolution Time Stamp */
#define CAN_3_HR_TIME_STAMP19 CAN_3.HR_TIME_STAMP[19].R    /* High Resolution Time Stamp */
#define CAN_3_HR_TIME_STAMP20 CAN_3.HR_TIME_STAMP[20].R    /* High Resolution Time Stamp */
#define CAN_3_HR_TIME_STAMP21 CAN_3.HR_TIME_STAMP[21].R    /* High Resolution Time Stamp */
#define CAN_3_HR_TIME_STAMP22 CAN_3.HR_TIME_STAMP[22].R    /* High Resolution Time Stamp */
#define CAN_3_HR_TIME_STAMP23 CAN_3.HR_TIME_STAMP[23].R    /* High Resolution Time Stamp */
#define CAN_3_HR_TIME_STAMP24 CAN_3.HR_TIME_STAMP[24].R    /* High Resolution Time Stamp */
#define CAN_3_HR_TIME_STAMP25 CAN_3.HR_TIME_STAMP[25].R    /* High Resolution Time Stamp */
#define CAN_3_HR_TIME_STAMP26 CAN_3.HR_TIME_STAMP[26].R    /* High Resolution Time Stamp */
#define CAN_3_HR_TIME_STAMP27 CAN_3.HR_TIME_STAMP[27].R    /* High Resolution Time Stamp */
#define CAN_3_HR_TIME_STAMP28 CAN_3.HR_TIME_STAMP[28].R    /* High Resolution Time Stamp */
#define CAN_3_HR_TIME_STAMP29 CAN_3.HR_TIME_STAMP[29].R    /* High Resolution Time Stamp */
#define CAN_3_HR_TIME_STAMP30 CAN_3.HR_TIME_STAMP[30].R    /* High Resolution Time Stamp */
#define CAN_3_HR_TIME_STAMP31 CAN_3.HR_TIME_STAMP[31].R    /* High Resolution Time Stamp */

#define CAN_4_MCR            CAN_4.MCR.R                   /* Module Configuration register */
#define CAN_4_CTRL1          CAN_4.CTRL1.R                 /* Control 1 register */
#define CAN_4_TIMER          CAN_4.TIMER.R                 /* Free Running Timer */
#define CAN_4_RXMGMASK       CAN_4.RXMGMASK.R              /* Rx Mailboxes Global Mask register */
#define CAN_4_RX14MASK       CAN_4.RX14MASK.R              /* Rx 14 Mask register */
#define CAN_4_RX15MASK       CAN_4.RX15MASK.R              /* Rx 15 Mask register */
#define CAN_4_ECR            CAN_4.ECR.R                   /* Error Counter */
#define CAN_4_ESR1           CAN_4.ESR1.R                  /* Error and Status 1 register */
#define CAN_4_IMASK1         CAN_4.IMASK1.R                /* Interrupt Masks 1 register */
#define CAN_4_IFLAG1         CAN_4.IFLAG1.R                /* Interrupt Flags 1 register */
#define CAN_4_CTRL2          CAN_4.CTRL2.R                 /* Control 2 register */
#define CAN_4_ESR2           CAN_4.ESR2.R                  /* Error and Status 2 register */
#define CAN_4_CRCR           CAN_4.CRCR.R                  /* CRC register */
#define CAN_4_RXFGMASK       CAN_4.RXFGMASK.R              /* Rx FIFO Global Mask register */
#define CAN_4_RXFIR          CAN_4.RXFIR.R                 /* Rx FIFO Information register */
#define CAN_4_CBT            CAN_4.CBT.R                   /* CAN Bit Timing register */
#define CAN_4_CS0            CAN_4.MB[0].CS.R              /* Message Buffer 0 CS Register */
#define CAN_4_ID0            CAN_4.MB[0].ID.R              /* Message Buffer 0 ID Register */
#define CAN_4_B0             CAN_4.MB[0].DATA.B            /* Message Buffer 0 B Register */
#define CAN_4_H0             CAN_4.MB[0].DATA.H            /* Message Buffer 0 H Register */
#define CAN_4_W0             CAN_4.MB[0].DATA.W            /* Message Buffer 0 W Register */
#define CAN_4_CS1            CAN_4.MB[1].CS.R              /* Message Buffer 1 CS Register */
#define CAN_4_ID1            CAN_4.MB[1].ID.R              /* Message Buffer 1 ID Register */
#define CAN_4_B1             CAN_4.MB[1].DATA.B            /* Message Buffer 1 B Register */
#define CAN_4_H1             CAN_4.MB[1].DATA.H            /* Message Buffer 1 H Register */
#define CAN_4_W1             CAN_4.MB[1].DATA.W            /* Message Buffer 1 W Register */
#define CAN_4_CS2            CAN_4.MB[2].CS.R              /* Message Buffer 2 CS Register */
#define CAN_4_ID2            CAN_4.MB[2].ID.R              /* Message Buffer 2 ID Register */
#define CAN_4_B2             CAN_4.MB[2].DATA.B            /* Message Buffer 2 B Register */
#define CAN_4_H2             CAN_4.MB[2].DATA.H            /* Message Buffer 2 H Register */
#define CAN_4_W2             CAN_4.MB[2].DATA.W            /* Message Buffer 2 W Register */
#define CAN_4_CS3            CAN_4.MB[3].CS.R              /* Message Buffer 3 CS Register */
#define CAN_4_ID3            CAN_4.MB[3].ID.R              /* Message Buffer 3 ID Register */
#define CAN_4_B3             CAN_4.MB[3].DATA.B            /* Message Buffer 3 B Register */
#define CAN_4_H3             CAN_4.MB[3].DATA.H            /* Message Buffer 3 H Register */
#define CAN_4_W3             CAN_4.MB[3].DATA.W            /* Message Buffer 3 W Register */
#define CAN_4_CS4            CAN_4.MB[4].CS.R              /* Message Buffer 4 CS Register */
#define CAN_4_ID4            CAN_4.MB[4].ID.R              /* Message Buffer 4 ID Register */
#define CAN_4_B4             CAN_4.MB[4].DATA.B            /* Message Buffer 4 B Register */
#define CAN_4_H4             CAN_4.MB[4].DATA.H            /* Message Buffer 4 H Register */
#define CAN_4_W4             CAN_4.MB[4].DATA.W            /* Message Buffer 4 W Register */
#define CAN_4_CS5            CAN_4.MB[5].CS.R              /* Message Buffer 5 CS Register */
#define CAN_4_ID5            CAN_4.MB[5].ID.R              /* Message Buffer 5 ID Register */
#define CAN_4_B5             CAN_4.MB[5].DATA.B            /* Message Buffer 5 B Register */
#define CAN_4_H5             CAN_4.MB[5].DATA.H            /* Message Buffer 5 H Register */
#define CAN_4_W5             CAN_4.MB[5].DATA.W            /* Message Buffer 5 W Register */
#define CAN_4_CS6            CAN_4.MB[6].CS.R              /* Message Buffer 6 CS Register */
#define CAN_4_ID6            CAN_4.MB[6].ID.R              /* Message Buffer 6 ID Register */
#define CAN_4_B6             CAN_4.MB[6].DATA.B            /* Message Buffer 6 B Register */
#define CAN_4_H6             CAN_4.MB[6].DATA.H            /* Message Buffer 6 H Register */
#define CAN_4_W6             CAN_4.MB[6].DATA.W            /* Message Buffer 6 W Register */
#define CAN_4_CS7            CAN_4.MB[7].CS.R              /* Message Buffer 7 CS Register */
#define CAN_4_ID7            CAN_4.MB[7].ID.R              /* Message Buffer 7 ID Register */
#define CAN_4_B7             CAN_4.MB[7].DATA.B            /* Message Buffer 7 B Register */
#define CAN_4_H7             CAN_4.MB[7].DATA.H            /* Message Buffer 7 H Register */
#define CAN_4_W7             CAN_4.MB[7].DATA.W            /* Message Buffer 7 W Register */
#define CAN_4_CS8            CAN_4.MB[8].CS.R              /* Message Buffer 8 CS Register */
#define CAN_4_ID8            CAN_4.MB[8].ID.R              /* Message Buffer 8 ID Register */
#define CAN_4_B8             CAN_4.MB[8].DATA.B            /* Message Buffer 8 B Register */
#define CAN_4_H8             CAN_4.MB[8].DATA.H            /* Message Buffer 8 H Register */
#define CAN_4_W8             CAN_4.MB[8].DATA.W            /* Message Buffer 8 W Register */
#define CAN_4_CS9            CAN_4.MB[9].CS.R              /* Message Buffer 9 CS Register */
#define CAN_4_ID9            CAN_4.MB[9].ID.R              /* Message Buffer 9 ID Register */
#define CAN_4_B9             CAN_4.MB[9].DATA.B            /* Message Buffer 9 B Register */
#define CAN_4_H9             CAN_4.MB[9].DATA.H            /* Message Buffer 9 H Register */
#define CAN_4_W9             CAN_4.MB[9].DATA.W            /* Message Buffer 9 W Register */
#define CAN_4_CS10           CAN_4.MB[10].CS.R             /* Message Buffer 10 CS Register */
#define CAN_4_ID10           CAN_4.MB[10].ID.R             /* Message Buffer 10 ID Register */
#define CAN_4_B10            CAN_4.MB[10].DATA.B           /* Message Buffer 10 B Register */
#define CAN_4_H10            CAN_4.MB[10].DATA.H           /* Message Buffer 10 H Register */
#define CAN_4_W10            CAN_4.MB[10].DATA.W           /* Message Buffer 10 W Register */
#define CAN_4_CS11           CAN_4.MB[11].CS.R             /* Message Buffer 11 CS Register */
#define CAN_4_ID11           CAN_4.MB[11].ID.R             /* Message Buffer 11 ID Register */
#define CAN_4_B11            CAN_4.MB[11].DATA.B           /* Message Buffer 11 B Register */
#define CAN_4_H11            CAN_4.MB[11].DATA.H           /* Message Buffer 11 H Register */
#define CAN_4_W11            CAN_4.MB[11].DATA.W           /* Message Buffer 11 W Register */
#define CAN_4_CS12           CAN_4.MB[12].CS.R             /* Message Buffer 12 CS Register */
#define CAN_4_ID12           CAN_4.MB[12].ID.R             /* Message Buffer 12 ID Register */
#define CAN_4_B12            CAN_4.MB[12].DATA.B           /* Message Buffer 12 B Register */
#define CAN_4_H12            CAN_4.MB[12].DATA.H           /* Message Buffer 12 H Register */
#define CAN_4_W12            CAN_4.MB[12].DATA.W           /* Message Buffer 12 W Register */
#define CAN_4_CS13           CAN_4.MB[13].CS.R             /* Message Buffer 13 CS Register */
#define CAN_4_ID13           CAN_4.MB[13].ID.R             /* Message Buffer 13 ID Register */
#define CAN_4_B13            CAN_4.MB[13].DATA.B           /* Message Buffer 13 B Register */
#define CAN_4_H13            CAN_4.MB[13].DATA.H           /* Message Buffer 13 H Register */
#define CAN_4_W13            CAN_4.MB[13].DATA.W           /* Message Buffer 13 W Register */
#define CAN_4_CS14           CAN_4.MB[14].CS.R             /* Message Buffer 14 CS Register */
#define CAN_4_ID14           CAN_4.MB[14].ID.R             /* Message Buffer 14 ID Register */
#define CAN_4_B14            CAN_4.MB[14].DATA.B           /* Message Buffer 14 B Register */
#define CAN_4_H14            CAN_4.MB[14].DATA.H           /* Message Buffer 14 H Register */
#define CAN_4_W14            CAN_4.MB[14].DATA.W           /* Message Buffer 14 W Register */
#define CAN_4_CS15           CAN_4.MB[15].CS.R             /* Message Buffer 15 CS Register */
#define CAN_4_ID15           CAN_4.MB[15].ID.R             /* Message Buffer 15 ID Register */
#define CAN_4_B15            CAN_4.MB[15].DATA.B           /* Message Buffer 15 B Register */
#define CAN_4_H15            CAN_4.MB[15].DATA.H           /* Message Buffer 15 H Register */
#define CAN_4_W15            CAN_4.MB[15].DATA.W           /* Message Buffer 15 W Register */
#define CAN_4_CS16           CAN_4.MB[16].CS.R             /* Message Buffer 16 CS Register */
#define CAN_4_ID16           CAN_4.MB[16].ID.R             /* Message Buffer 16 ID Register */
#define CAN_4_B16            CAN_4.MB[16].DATA.B           /* Message Buffer 16 B Register */
#define CAN_4_H16            CAN_4.MB[16].DATA.H           /* Message Buffer 16 H Register */
#define CAN_4_W16            CAN_4.MB[16].DATA.W           /* Message Buffer 16 W Register */
#define CAN_4_CS17           CAN_4.MB[17].CS.R             /* Message Buffer 17 CS Register */
#define CAN_4_ID17           CAN_4.MB[17].ID.R             /* Message Buffer 17 ID Register */
#define CAN_4_B17            CAN_4.MB[17].DATA.B           /* Message Buffer 17 B Register */
#define CAN_4_H17            CAN_4.MB[17].DATA.H           /* Message Buffer 17 H Register */
#define CAN_4_W17            CAN_4.MB[17].DATA.W           /* Message Buffer 17 W Register */
#define CAN_4_CS18           CAN_4.MB[18].CS.R             /* Message Buffer 18 CS Register */
#define CAN_4_ID18           CAN_4.MB[18].ID.R             /* Message Buffer 18 ID Register */
#define CAN_4_B18            CAN_4.MB[18].DATA.B           /* Message Buffer 18 B Register */
#define CAN_4_H18            CAN_4.MB[18].DATA.H           /* Message Buffer 18 H Register */
#define CAN_4_W18            CAN_4.MB[18].DATA.W           /* Message Buffer 18 W Register */
#define CAN_4_CS19           CAN_4.MB[19].CS.R             /* Message Buffer 19 CS Register */
#define CAN_4_ID19           CAN_4.MB[19].ID.R             /* Message Buffer 19 ID Register */
#define CAN_4_B19            CAN_4.MB[19].DATA.B           /* Message Buffer 19 B Register */
#define CAN_4_H19            CAN_4.MB[19].DATA.H           /* Message Buffer 19 H Register */
#define CAN_4_W19            CAN_4.MB[19].DATA.W           /* Message Buffer 19 W Register */
#define CAN_4_CS20           CAN_4.MB[20].CS.R             /* Message Buffer 20 CS Register */
#define CAN_4_ID20           CAN_4.MB[20].ID.R             /* Message Buffer 20 ID Register */
#define CAN_4_B20            CAN_4.MB[20].DATA.B           /* Message Buffer 20 B Register */
#define CAN_4_H20            CAN_4.MB[20].DATA.H           /* Message Buffer 20 H Register */
#define CAN_4_W20            CAN_4.MB[20].DATA.W           /* Message Buffer 20 W Register */
#define CAN_4_CS21           CAN_4.MB[21].CS.R             /* Message Buffer 21 CS Register */
#define CAN_4_ID21           CAN_4.MB[21].ID.R             /* Message Buffer 21 ID Register */
#define CAN_4_B21            CAN_4.MB[21].DATA.B           /* Message Buffer 21 B Register */
#define CAN_4_H21            CAN_4.MB[21].DATA.H           /* Message Buffer 21 H Register */
#define CAN_4_W21            CAN_4.MB[21].DATA.W           /* Message Buffer 21 W Register */
#define CAN_4_CS22           CAN_4.MB[22].CS.R             /* Message Buffer 22 CS Register */
#define CAN_4_ID22           CAN_4.MB[22].ID.R             /* Message Buffer 22 ID Register */
#define CAN_4_B22            CAN_4.MB[22].DATA.B           /* Message Buffer 22 B Register */
#define CAN_4_H22            CAN_4.MB[22].DATA.H           /* Message Buffer 22 H Register */
#define CAN_4_W22            CAN_4.MB[22].DATA.W           /* Message Buffer 22 W Register */
#define CAN_4_CS23           CAN_4.MB[23].CS.R             /* Message Buffer 23 CS Register */
#define CAN_4_ID23           CAN_4.MB[23].ID.R             /* Message Buffer 23 ID Register */
#define CAN_4_B23            CAN_4.MB[23].DATA.B           /* Message Buffer 23 B Register */
#define CAN_4_H23            CAN_4.MB[23].DATA.H           /* Message Buffer 23 H Register */
#define CAN_4_W23            CAN_4.MB[23].DATA.W           /* Message Buffer 23 W Register */
#define CAN_4_CS24           CAN_4.MB[24].CS.R             /* Message Buffer 24 CS Register */
#define CAN_4_ID24           CAN_4.MB[24].ID.R             /* Message Buffer 24 ID Register */
#define CAN_4_B24            CAN_4.MB[24].DATA.B           /* Message Buffer 24 B Register */
#define CAN_4_H24            CAN_4.MB[24].DATA.H           /* Message Buffer 24 H Register */
#define CAN_4_W24            CAN_4.MB[24].DATA.W           /* Message Buffer 24 W Register */
#define CAN_4_CS25           CAN_4.MB[25].CS.R             /* Message Buffer 25 CS Register */
#define CAN_4_ID25           CAN_4.MB[25].ID.R             /* Message Buffer 25 ID Register */
#define CAN_4_B25            CAN_4.MB[25].DATA.B           /* Message Buffer 25 B Register */
#define CAN_4_H25            CAN_4.MB[25].DATA.H           /* Message Buffer 25 H Register */
#define CAN_4_W25            CAN_4.MB[25].DATA.W           /* Message Buffer 25 W Register */
#define CAN_4_CS26           CAN_4.MB[26].CS.R             /* Message Buffer 26 CS Register */
#define CAN_4_ID26           CAN_4.MB[26].ID.R             /* Message Buffer 26 ID Register */
#define CAN_4_B26            CAN_4.MB[26].DATA.B           /* Message Buffer 26 B Register */
#define CAN_4_H26            CAN_4.MB[26].DATA.H           /* Message Buffer 26 H Register */
#define CAN_4_W26            CAN_4.MB[26].DATA.W           /* Message Buffer 26 W Register */
#define CAN_4_CS27           CAN_4.MB[27].CS.R             /* Message Buffer 27 CS Register */
#define CAN_4_ID27           CAN_4.MB[27].ID.R             /* Message Buffer 27 ID Register */
#define CAN_4_B27            CAN_4.MB[27].DATA.B           /* Message Buffer 27 B Register */
#define CAN_4_H27            CAN_4.MB[27].DATA.H           /* Message Buffer 27 H Register */
#define CAN_4_W27            CAN_4.MB[27].DATA.W           /* Message Buffer 27 W Register */
#define CAN_4_CS28           CAN_4.MB[28].CS.R             /* Message Buffer 28 CS Register */
#define CAN_4_ID28           CAN_4.MB[28].ID.R             /* Message Buffer 28 ID Register */
#define CAN_4_B28            CAN_4.MB[28].DATA.B           /* Message Buffer 28 B Register */
#define CAN_4_H28            CAN_4.MB[28].DATA.H           /* Message Buffer 28 H Register */
#define CAN_4_W28            CAN_4.MB[28].DATA.W           /* Message Buffer 28 W Register */
#define CAN_4_CS29           CAN_4.MB[29].CS.R             /* Message Buffer 29 CS Register */
#define CAN_4_ID29           CAN_4.MB[29].ID.R             /* Message Buffer 29 ID Register */
#define CAN_4_B29            CAN_4.MB[29].DATA.B           /* Message Buffer 29 B Register */
#define CAN_4_H29            CAN_4.MB[29].DATA.H           /* Message Buffer 29 H Register */
#define CAN_4_W29            CAN_4.MB[29].DATA.W           /* Message Buffer 29 W Register */
#define CAN_4_CS30           CAN_4.MB[30].CS.R             /* Message Buffer 30 CS Register */
#define CAN_4_ID30           CAN_4.MB[30].ID.R             /* Message Buffer 30 ID Register */
#define CAN_4_B30            CAN_4.MB[30].DATA.B           /* Message Buffer 30 B Register */
#define CAN_4_H30            CAN_4.MB[30].DATA.H           /* Message Buffer 30 H Register */
#define CAN_4_W30            CAN_4.MB[30].DATA.W           /* Message Buffer 30 W Register */
#define CAN_4_CS31           CAN_4.MB[31].CS.R             /* Message Buffer 31 CS Register */
#define CAN_4_ID31           CAN_4.MB[31].ID.R             /* Message Buffer 31 ID Register */
#define CAN_4_B31            CAN_4.MB[31].DATA.B           /* Message Buffer 31 B Register */
#define CAN_4_H31            CAN_4.MB[31].DATA.H           /* Message Buffer 31 H Register */
#define CAN_4_W31            CAN_4.MB[31].DATA.W           /* Message Buffer 31 W Register */
#define CAN_4_RXIMR0         CAN_4.RXIMR[0].R              /* Rx Individual Mask registers */
#define CAN_4_RXIMR1         CAN_4.RXIMR[1].R              /* Rx Individual Mask registers */
#define CAN_4_RXIMR2         CAN_4.RXIMR[2].R              /* Rx Individual Mask registers */
#define CAN_4_RXIMR3         CAN_4.RXIMR[3].R              /* Rx Individual Mask registers */
#define CAN_4_RXIMR4         CAN_4.RXIMR[4].R              /* Rx Individual Mask registers */
#define CAN_4_RXIMR5         CAN_4.RXIMR[5].R              /* Rx Individual Mask registers */
#define CAN_4_RXIMR6         CAN_4.RXIMR[6].R              /* Rx Individual Mask registers */
#define CAN_4_RXIMR7         CAN_4.RXIMR[7].R              /* Rx Individual Mask registers */
#define CAN_4_RXIMR8         CAN_4.RXIMR[8].R              /* Rx Individual Mask registers */
#define CAN_4_RXIMR9         CAN_4.RXIMR[9].R              /* Rx Individual Mask registers */
#define CAN_4_RXIMR10        CAN_4.RXIMR[10].R             /* Rx Individual Mask registers */
#define CAN_4_RXIMR11        CAN_4.RXIMR[11].R             /* Rx Individual Mask registers */
#define CAN_4_RXIMR12        CAN_4.RXIMR[12].R             /* Rx Individual Mask registers */
#define CAN_4_RXIMR13        CAN_4.RXIMR[13].R             /* Rx Individual Mask registers */
#define CAN_4_RXIMR14        CAN_4.RXIMR[14].R             /* Rx Individual Mask registers */
#define CAN_4_RXIMR15        CAN_4.RXIMR[15].R             /* Rx Individual Mask registers */
#define CAN_4_RXIMR16        CAN_4.RXIMR[16].R             /* Rx Individual Mask registers */
#define CAN_4_RXIMR17        CAN_4.RXIMR[17].R             /* Rx Individual Mask registers */
#define CAN_4_RXIMR18        CAN_4.RXIMR[18].R             /* Rx Individual Mask registers */
#define CAN_4_RXIMR19        CAN_4.RXIMR[19].R             /* Rx Individual Mask registers */
#define CAN_4_RXIMR20        CAN_4.RXIMR[20].R             /* Rx Individual Mask registers */
#define CAN_4_RXIMR21        CAN_4.RXIMR[21].R             /* Rx Individual Mask registers */
#define CAN_4_RXIMR22        CAN_4.RXIMR[22].R             /* Rx Individual Mask registers */
#define CAN_4_RXIMR23        CAN_4.RXIMR[23].R             /* Rx Individual Mask registers */
#define CAN_4_RXIMR24        CAN_4.RXIMR[24].R             /* Rx Individual Mask registers */
#define CAN_4_RXIMR25        CAN_4.RXIMR[25].R             /* Rx Individual Mask registers */
#define CAN_4_RXIMR26        CAN_4.RXIMR[26].R             /* Rx Individual Mask registers */
#define CAN_4_RXIMR27        CAN_4.RXIMR[27].R             /* Rx Individual Mask registers */
#define CAN_4_RXIMR28        CAN_4.RXIMR[28].R             /* Rx Individual Mask registers */
#define CAN_4_RXIMR29        CAN_4.RXIMR[29].R             /* Rx Individual Mask registers */
#define CAN_4_RXIMR30        CAN_4.RXIMR[30].R             /* Rx Individual Mask registers */
#define CAN_4_RXIMR31        CAN_4.RXIMR[31].R             /* Rx Individual Mask registers */
#define CAN_4_MECR           CAN_4.MECR.R                  /* Memory Error Control register */
#define CAN_4_ERRIAR         CAN_4.ERRIAR.R                /* Error Injection Address register */
#define CAN_4_ERRIDPR        CAN_4.ERRIDPR.R               /* Error Injection Data Pattern register */
#define CAN_4_ERRIPPR        CAN_4.ERRIPPR.R               /* Error Injection Parity Pattern register */
#define CAN_4_RERRAR         CAN_4.RERRAR.R                /* Error Report Address register */
#define CAN_4_RERRDR         CAN_4.RERRDR.R                /* Error Report Data register */
#define CAN_4_RERRSYNR       CAN_4.RERRSYNR.R              /* Error Report Syndrome register */
#define CAN_4_ERRSR          CAN_4.ERRSR.R                 /* Error Status register */
#define CAN_4_EPRS           CAN_4.EPRS.R                  /* Enhanced CAN Bit Timing Prescalers */
#define CAN_4_ENCBT          CAN_4.ENCBT.R                 /* Enhanced Nominal CAN Bit Timing */
#define CAN_4_EDCBT          CAN_4.EDCBT.R                 /* Enhanced Data Phase CAN bit Timing */
#define CAN_4_ETDC           CAN_4.ETDC.R                  /* Enhanced Transceiver Delay Compensation */
#define CAN_4_FDCTRL         CAN_4.FDCTRL.R                /* CAN FD Control register */
#define CAN_4_FDCBT          CAN_4.FDCBT.R                 /* CAN FD Bit Timing register */
#define CAN_4_FDCRC          CAN_4.FDCRC.R                 /* CAN FD CRC register */
#define CAN_4_HR_TIME_STAMP0 CAN_4.HR_TIME_STAMP[0].R      /* High Resolution Time Stamp */
#define CAN_4_HR_TIME_STAMP1 CAN_4.HR_TIME_STAMP[1].R      /* High Resolution Time Stamp */
#define CAN_4_HR_TIME_STAMP2 CAN_4.HR_TIME_STAMP[2].R      /* High Resolution Time Stamp */
#define CAN_4_HR_TIME_STAMP3 CAN_4.HR_TIME_STAMP[3].R      /* High Resolution Time Stamp */
#define CAN_4_HR_TIME_STAMP4 CAN_4.HR_TIME_STAMP[4].R      /* High Resolution Time Stamp */
#define CAN_4_HR_TIME_STAMP5 CAN_4.HR_TIME_STAMP[5].R      /* High Resolution Time Stamp */
#define CAN_4_HR_TIME_STAMP6 CAN_4.HR_TIME_STAMP[6].R      /* High Resolution Time Stamp */
#define CAN_4_HR_TIME_STAMP7 CAN_4.HR_TIME_STAMP[7].R      /* High Resolution Time Stamp */
#define CAN_4_HR_TIME_STAMP8 CAN_4.HR_TIME_STAMP[8].R      /* High Resolution Time Stamp */
#define CAN_4_HR_TIME_STAMP9 CAN_4.HR_TIME_STAMP[9].R      /* High Resolution Time Stamp */
#define CAN_4_HR_TIME_STAMP10 CAN_4.HR_TIME_STAMP[10].R    /* High Resolution Time Stamp */
#define CAN_4_HR_TIME_STAMP11 CAN_4.HR_TIME_STAMP[11].R    /* High Resolution Time Stamp */
#define CAN_4_HR_TIME_STAMP12 CAN_4.HR_TIME_STAMP[12].R    /* High Resolution Time Stamp */
#define CAN_4_HR_TIME_STAMP13 CAN_4.HR_TIME_STAMP[13].R    /* High Resolution Time Stamp */
#define CAN_4_HR_TIME_STAMP14 CAN_4.HR_TIME_STAMP[14].R    /* High Resolution Time Stamp */
#define CAN_4_HR_TIME_STAMP15 CAN_4.HR_TIME_STAMP[15].R    /* High Resolution Time Stamp */
#define CAN_4_HR_TIME_STAMP16 CAN_4.HR_TIME_STAMP[16].R    /* High Resolution Time Stamp */
#define CAN_4_HR_TIME_STAMP17 CAN_4.HR_TIME_STAMP[17].R    /* High Resolution Time Stamp */
#define CAN_4_HR_TIME_STAMP18 CAN_4.HR_TIME_STAMP[18].R    /* High Resolution Time Stamp */
#define CAN_4_HR_TIME_STAMP19 CAN_4.HR_TIME_STAMP[19].R    /* High Resolution Time Stamp */
#define CAN_4_HR_TIME_STAMP20 CAN_4.HR_TIME_STAMP[20].R    /* High Resolution Time Stamp */
#define CAN_4_HR_TIME_STAMP21 CAN_4.HR_TIME_STAMP[21].R    /* High Resolution Time Stamp */
#define CAN_4_HR_TIME_STAMP22 CAN_4.HR_TIME_STAMP[22].R    /* High Resolution Time Stamp */
#define CAN_4_HR_TIME_STAMP23 CAN_4.HR_TIME_STAMP[23].R    /* High Resolution Time Stamp */
#define CAN_4_HR_TIME_STAMP24 CAN_4.HR_TIME_STAMP[24].R    /* High Resolution Time Stamp */
#define CAN_4_HR_TIME_STAMP25 CAN_4.HR_TIME_STAMP[25].R    /* High Resolution Time Stamp */
#define CAN_4_HR_TIME_STAMP26 CAN_4.HR_TIME_STAMP[26].R    /* High Resolution Time Stamp */
#define CAN_4_HR_TIME_STAMP27 CAN_4.HR_TIME_STAMP[27].R    /* High Resolution Time Stamp */
#define CAN_4_HR_TIME_STAMP28 CAN_4.HR_TIME_STAMP[28].R    /* High Resolution Time Stamp */
#define CAN_4_HR_TIME_STAMP29 CAN_4.HR_TIME_STAMP[29].R    /* High Resolution Time Stamp */
#define CAN_4_HR_TIME_STAMP30 CAN_4.HR_TIME_STAMP[30].R    /* High Resolution Time Stamp */
#define CAN_4_HR_TIME_STAMP31 CAN_4.HR_TIME_STAMP[31].R    /* High Resolution Time Stamp */

#define CAN_5_MCR            CAN_5.MCR.R                   /* Module Configuration register */
#define CAN_5_CTRL1          CAN_5.CTRL1.R                 /* Control 1 register */
#define CAN_5_TIMER          CAN_5.TIMER.R                 /* Free Running Timer */
#define CAN_5_RXMGMASK       CAN_5.RXMGMASK.R              /* Rx Mailboxes Global Mask register */
#define CAN_5_RX14MASK       CAN_5.RX14MASK.R              /* Rx 14 Mask register */
#define CAN_5_RX15MASK       CAN_5.RX15MASK.R              /* Rx 15 Mask register */
#define CAN_5_ECR            CAN_5.ECR.R                   /* Error Counter */
#define CAN_5_ESR1           CAN_5.ESR1.R                  /* Error and Status 1 register */
#define CAN_5_IMASK1         CAN_5.IMASK1.R                /* Interrupt Masks 1 register */
#define CAN_5_IFLAG1         CAN_5.IFLAG1.R                /* Interrupt Flags 1 register */
#define CAN_5_CTRL2          CAN_5.CTRL2.R                 /* Control 2 register */
#define CAN_5_ESR2           CAN_5.ESR2.R                  /* Error and Status 2 register */
#define CAN_5_CRCR           CAN_5.CRCR.R                  /* CRC register */
#define CAN_5_RXFGMASK       CAN_5.RXFGMASK.R              /* Rx FIFO Global Mask register */
#define CAN_5_RXFIR          CAN_5.RXFIR.R                 /* Rx FIFO Information register */
#define CAN_5_CBT            CAN_5.CBT.R                   /* CAN Bit Timing register */
#define CAN_5_CS0            CAN_5.MB[0].CS.R              /* Message Buffer 0 CS Register */
#define CAN_5_ID0            CAN_5.MB[0].ID.R              /* Message Buffer 0 ID Register */
#define CAN_5_B0             CAN_5.MB[0].DATA.B            /* Message Buffer 0 B Register */
#define CAN_5_H0             CAN_5.MB[0].DATA.H            /* Message Buffer 0 H Register */
#define CAN_5_W0             CAN_5.MB[0].DATA.W            /* Message Buffer 0 W Register */
#define CAN_5_CS1            CAN_5.MB[1].CS.R              /* Message Buffer 1 CS Register */
#define CAN_5_ID1            CAN_5.MB[1].ID.R              /* Message Buffer 1 ID Register */
#define CAN_5_B1             CAN_5.MB[1].DATA.B            /* Message Buffer 1 B Register */
#define CAN_5_H1             CAN_5.MB[1].DATA.H            /* Message Buffer 1 H Register */
#define CAN_5_W1             CAN_5.MB[1].DATA.W            /* Message Buffer 1 W Register */
#define CAN_5_CS2            CAN_5.MB[2].CS.R              /* Message Buffer 2 CS Register */
#define CAN_5_ID2            CAN_5.MB[2].ID.R              /* Message Buffer 2 ID Register */
#define CAN_5_B2             CAN_5.MB[2].DATA.B            /* Message Buffer 2 B Register */
#define CAN_5_H2             CAN_5.MB[2].DATA.H            /* Message Buffer 2 H Register */
#define CAN_5_W2             CAN_5.MB[2].DATA.W            /* Message Buffer 2 W Register */
#define CAN_5_CS3            CAN_5.MB[3].CS.R              /* Message Buffer 3 CS Register */
#define CAN_5_ID3            CAN_5.MB[3].ID.R              /* Message Buffer 3 ID Register */
#define CAN_5_B3             CAN_5.MB[3].DATA.B            /* Message Buffer 3 B Register */
#define CAN_5_H3             CAN_5.MB[3].DATA.H            /* Message Buffer 3 H Register */
#define CAN_5_W3             CAN_5.MB[3].DATA.W            /* Message Buffer 3 W Register */
#define CAN_5_CS4            CAN_5.MB[4].CS.R              /* Message Buffer 4 CS Register */
#define CAN_5_ID4            CAN_5.MB[4].ID.R              /* Message Buffer 4 ID Register */
#define CAN_5_B4             CAN_5.MB[4].DATA.B            /* Message Buffer 4 B Register */
#define CAN_5_H4             CAN_5.MB[4].DATA.H            /* Message Buffer 4 H Register */
#define CAN_5_W4             CAN_5.MB[4].DATA.W            /* Message Buffer 4 W Register */
#define CAN_5_CS5            CAN_5.MB[5].CS.R              /* Message Buffer 5 CS Register */
#define CAN_5_ID5            CAN_5.MB[5].ID.R              /* Message Buffer 5 ID Register */
#define CAN_5_B5             CAN_5.MB[5].DATA.B            /* Message Buffer 5 B Register */
#define CAN_5_H5             CAN_5.MB[5].DATA.H            /* Message Buffer 5 H Register */
#define CAN_5_W5             CAN_5.MB[5].DATA.W            /* Message Buffer 5 W Register */
#define CAN_5_CS6            CAN_5.MB[6].CS.R              /* Message Buffer 6 CS Register */
#define CAN_5_ID6            CAN_5.MB[6].ID.R              /* Message Buffer 6 ID Register */
#define CAN_5_B6             CAN_5.MB[6].DATA.B            /* Message Buffer 6 B Register */
#define CAN_5_H6             CAN_5.MB[6].DATA.H            /* Message Buffer 6 H Register */
#define CAN_5_W6             CAN_5.MB[6].DATA.W            /* Message Buffer 6 W Register */
#define CAN_5_CS7            CAN_5.MB[7].CS.R              /* Message Buffer 7 CS Register */
#define CAN_5_ID7            CAN_5.MB[7].ID.R              /* Message Buffer 7 ID Register */
#define CAN_5_B7             CAN_5.MB[7].DATA.B            /* Message Buffer 7 B Register */
#define CAN_5_H7             CAN_5.MB[7].DATA.H            /* Message Buffer 7 H Register */
#define CAN_5_W7             CAN_5.MB[7].DATA.W            /* Message Buffer 7 W Register */
#define CAN_5_CS8            CAN_5.MB[8].CS.R              /* Message Buffer 8 CS Register */
#define CAN_5_ID8            CAN_5.MB[8].ID.R              /* Message Buffer 8 ID Register */
#define CAN_5_B8             CAN_5.MB[8].DATA.B            /* Message Buffer 8 B Register */
#define CAN_5_H8             CAN_5.MB[8].DATA.H            /* Message Buffer 8 H Register */
#define CAN_5_W8             CAN_5.MB[8].DATA.W            /* Message Buffer 8 W Register */
#define CAN_5_CS9            CAN_5.MB[9].CS.R              /* Message Buffer 9 CS Register */
#define CAN_5_ID9            CAN_5.MB[9].ID.R              /* Message Buffer 9 ID Register */
#define CAN_5_B9             CAN_5.MB[9].DATA.B            /* Message Buffer 9 B Register */
#define CAN_5_H9             CAN_5.MB[9].DATA.H            /* Message Buffer 9 H Register */
#define CAN_5_W9             CAN_5.MB[9].DATA.W            /* Message Buffer 9 W Register */
#define CAN_5_CS10           CAN_5.MB[10].CS.R             /* Message Buffer 10 CS Register */
#define CAN_5_ID10           CAN_5.MB[10].ID.R             /* Message Buffer 10 ID Register */
#define CAN_5_B10            CAN_5.MB[10].DATA.B           /* Message Buffer 10 B Register */
#define CAN_5_H10            CAN_5.MB[10].DATA.H           /* Message Buffer 10 H Register */
#define CAN_5_W10            CAN_5.MB[10].DATA.W           /* Message Buffer 10 W Register */
#define CAN_5_CS11           CAN_5.MB[11].CS.R             /* Message Buffer 11 CS Register */
#define CAN_5_ID11           CAN_5.MB[11].ID.R             /* Message Buffer 11 ID Register */
#define CAN_5_B11            CAN_5.MB[11].DATA.B           /* Message Buffer 11 B Register */
#define CAN_5_H11            CAN_5.MB[11].DATA.H           /* Message Buffer 11 H Register */
#define CAN_5_W11            CAN_5.MB[11].DATA.W           /* Message Buffer 11 W Register */
#define CAN_5_CS12           CAN_5.MB[12].CS.R             /* Message Buffer 12 CS Register */
#define CAN_5_ID12           CAN_5.MB[12].ID.R             /* Message Buffer 12 ID Register */
#define CAN_5_B12            CAN_5.MB[12].DATA.B           /* Message Buffer 12 B Register */
#define CAN_5_H12            CAN_5.MB[12].DATA.H           /* Message Buffer 12 H Register */
#define CAN_5_W12            CAN_5.MB[12].DATA.W           /* Message Buffer 12 W Register */
#define CAN_5_CS13           CAN_5.MB[13].CS.R             /* Message Buffer 13 CS Register */
#define CAN_5_ID13           CAN_5.MB[13].ID.R             /* Message Buffer 13 ID Register */
#define CAN_5_B13            CAN_5.MB[13].DATA.B           /* Message Buffer 13 B Register */
#define CAN_5_H13            CAN_5.MB[13].DATA.H           /* Message Buffer 13 H Register */
#define CAN_5_W13            CAN_5.MB[13].DATA.W           /* Message Buffer 13 W Register */
#define CAN_5_CS14           CAN_5.MB[14].CS.R             /* Message Buffer 14 CS Register */
#define CAN_5_ID14           CAN_5.MB[14].ID.R             /* Message Buffer 14 ID Register */
#define CAN_5_B14            CAN_5.MB[14].DATA.B           /* Message Buffer 14 B Register */
#define CAN_5_H14            CAN_5.MB[14].DATA.H           /* Message Buffer 14 H Register */
#define CAN_5_W14            CAN_5.MB[14].DATA.W           /* Message Buffer 14 W Register */
#define CAN_5_CS15           CAN_5.MB[15].CS.R             /* Message Buffer 15 CS Register */
#define CAN_5_ID15           CAN_5.MB[15].ID.R             /* Message Buffer 15 ID Register */
#define CAN_5_B15            CAN_5.MB[15].DATA.B           /* Message Buffer 15 B Register */
#define CAN_5_H15            CAN_5.MB[15].DATA.H           /* Message Buffer 15 H Register */
#define CAN_5_W15            CAN_5.MB[15].DATA.W           /* Message Buffer 15 W Register */
#define CAN_5_CS16           CAN_5.MB[16].CS.R             /* Message Buffer 16 CS Register */
#define CAN_5_ID16           CAN_5.MB[16].ID.R             /* Message Buffer 16 ID Register */
#define CAN_5_B16            CAN_5.MB[16].DATA.B           /* Message Buffer 16 B Register */
#define CAN_5_H16            CAN_5.MB[16].DATA.H           /* Message Buffer 16 H Register */
#define CAN_5_W16            CAN_5.MB[16].DATA.W           /* Message Buffer 16 W Register */
#define CAN_5_CS17           CAN_5.MB[17].CS.R             /* Message Buffer 17 CS Register */
#define CAN_5_ID17           CAN_5.MB[17].ID.R             /* Message Buffer 17 ID Register */
#define CAN_5_B17            CAN_5.MB[17].DATA.B           /* Message Buffer 17 B Register */
#define CAN_5_H17            CAN_5.MB[17].DATA.H           /* Message Buffer 17 H Register */
#define CAN_5_W17            CAN_5.MB[17].DATA.W           /* Message Buffer 17 W Register */
#define CAN_5_CS18           CAN_5.MB[18].CS.R             /* Message Buffer 18 CS Register */
#define CAN_5_ID18           CAN_5.MB[18].ID.R             /* Message Buffer 18 ID Register */
#define CAN_5_B18            CAN_5.MB[18].DATA.B           /* Message Buffer 18 B Register */
#define CAN_5_H18            CAN_5.MB[18].DATA.H           /* Message Buffer 18 H Register */
#define CAN_5_W18            CAN_5.MB[18].DATA.W           /* Message Buffer 18 W Register */
#define CAN_5_CS19           CAN_5.MB[19].CS.R             /* Message Buffer 19 CS Register */
#define CAN_5_ID19           CAN_5.MB[19].ID.R             /* Message Buffer 19 ID Register */
#define CAN_5_B19            CAN_5.MB[19].DATA.B           /* Message Buffer 19 B Register */
#define CAN_5_H19            CAN_5.MB[19].DATA.H           /* Message Buffer 19 H Register */
#define CAN_5_W19            CAN_5.MB[19].DATA.W           /* Message Buffer 19 W Register */
#define CAN_5_CS20           CAN_5.MB[20].CS.R             /* Message Buffer 20 CS Register */
#define CAN_5_ID20           CAN_5.MB[20].ID.R             /* Message Buffer 20 ID Register */
#define CAN_5_B20            CAN_5.MB[20].DATA.B           /* Message Buffer 20 B Register */
#define CAN_5_H20            CAN_5.MB[20].DATA.H           /* Message Buffer 20 H Register */
#define CAN_5_W20            CAN_5.MB[20].DATA.W           /* Message Buffer 20 W Register */
#define CAN_5_CS21           CAN_5.MB[21].CS.R             /* Message Buffer 21 CS Register */
#define CAN_5_ID21           CAN_5.MB[21].ID.R             /* Message Buffer 21 ID Register */
#define CAN_5_B21            CAN_5.MB[21].DATA.B           /* Message Buffer 21 B Register */
#define CAN_5_H21            CAN_5.MB[21].DATA.H           /* Message Buffer 21 H Register */
#define CAN_5_W21            CAN_5.MB[21].DATA.W           /* Message Buffer 21 W Register */
#define CAN_5_CS22           CAN_5.MB[22].CS.R             /* Message Buffer 22 CS Register */
#define CAN_5_ID22           CAN_5.MB[22].ID.R             /* Message Buffer 22 ID Register */
#define CAN_5_B22            CAN_5.MB[22].DATA.B           /* Message Buffer 22 B Register */
#define CAN_5_H22            CAN_5.MB[22].DATA.H           /* Message Buffer 22 H Register */
#define CAN_5_W22            CAN_5.MB[22].DATA.W           /* Message Buffer 22 W Register */
#define CAN_5_CS23           CAN_5.MB[23].CS.R             /* Message Buffer 23 CS Register */
#define CAN_5_ID23           CAN_5.MB[23].ID.R             /* Message Buffer 23 ID Register */
#define CAN_5_B23            CAN_5.MB[23].DATA.B           /* Message Buffer 23 B Register */
#define CAN_5_H23            CAN_5.MB[23].DATA.H           /* Message Buffer 23 H Register */
#define CAN_5_W23            CAN_5.MB[23].DATA.W           /* Message Buffer 23 W Register */
#define CAN_5_CS24           CAN_5.MB[24].CS.R             /* Message Buffer 24 CS Register */
#define CAN_5_ID24           CAN_5.MB[24].ID.R             /* Message Buffer 24 ID Register */
#define CAN_5_B24            CAN_5.MB[24].DATA.B           /* Message Buffer 24 B Register */
#define CAN_5_H24            CAN_5.MB[24].DATA.H           /* Message Buffer 24 H Register */
#define CAN_5_W24            CAN_5.MB[24].DATA.W           /* Message Buffer 24 W Register */
#define CAN_5_CS25           CAN_5.MB[25].CS.R             /* Message Buffer 25 CS Register */
#define CAN_5_ID25           CAN_5.MB[25].ID.R             /* Message Buffer 25 ID Register */
#define CAN_5_B25            CAN_5.MB[25].DATA.B           /* Message Buffer 25 B Register */
#define CAN_5_H25            CAN_5.MB[25].DATA.H           /* Message Buffer 25 H Register */
#define CAN_5_W25            CAN_5.MB[25].DATA.W           /* Message Buffer 25 W Register */
#define CAN_5_CS26           CAN_5.MB[26].CS.R             /* Message Buffer 26 CS Register */
#define CAN_5_ID26           CAN_5.MB[26].ID.R             /* Message Buffer 26 ID Register */
#define CAN_5_B26            CAN_5.MB[26].DATA.B           /* Message Buffer 26 B Register */
#define CAN_5_H26            CAN_5.MB[26].DATA.H           /* Message Buffer 26 H Register */
#define CAN_5_W26            CAN_5.MB[26].DATA.W           /* Message Buffer 26 W Register */
#define CAN_5_CS27           CAN_5.MB[27].CS.R             /* Message Buffer 27 CS Register */
#define CAN_5_ID27           CAN_5.MB[27].ID.R             /* Message Buffer 27 ID Register */
#define CAN_5_B27            CAN_5.MB[27].DATA.B           /* Message Buffer 27 B Register */
#define CAN_5_H27            CAN_5.MB[27].DATA.H           /* Message Buffer 27 H Register */
#define CAN_5_W27            CAN_5.MB[27].DATA.W           /* Message Buffer 27 W Register */
#define CAN_5_CS28           CAN_5.MB[28].CS.R             /* Message Buffer 28 CS Register */
#define CAN_5_ID28           CAN_5.MB[28].ID.R             /* Message Buffer 28 ID Register */
#define CAN_5_B28            CAN_5.MB[28].DATA.B           /* Message Buffer 28 B Register */
#define CAN_5_H28            CAN_5.MB[28].DATA.H           /* Message Buffer 28 H Register */
#define CAN_5_W28            CAN_5.MB[28].DATA.W           /* Message Buffer 28 W Register */
#define CAN_5_CS29           CAN_5.MB[29].CS.R             /* Message Buffer 29 CS Register */
#define CAN_5_ID29           CAN_5.MB[29].ID.R             /* Message Buffer 29 ID Register */
#define CAN_5_B29            CAN_5.MB[29].DATA.B           /* Message Buffer 29 B Register */
#define CAN_5_H29            CAN_5.MB[29].DATA.H           /* Message Buffer 29 H Register */
#define CAN_5_W29            CAN_5.MB[29].DATA.W           /* Message Buffer 29 W Register */
#define CAN_5_CS30           CAN_5.MB[30].CS.R             /* Message Buffer 30 CS Register */
#define CAN_5_ID30           CAN_5.MB[30].ID.R             /* Message Buffer 30 ID Register */
#define CAN_5_B30            CAN_5.MB[30].DATA.B           /* Message Buffer 30 B Register */
#define CAN_5_H30            CAN_5.MB[30].DATA.H           /* Message Buffer 30 H Register */
#define CAN_5_W30            CAN_5.MB[30].DATA.W           /* Message Buffer 30 W Register */
#define CAN_5_CS31           CAN_5.MB[31].CS.R             /* Message Buffer 31 CS Register */
#define CAN_5_ID31           CAN_5.MB[31].ID.R             /* Message Buffer 31 ID Register */
#define CAN_5_B31            CAN_5.MB[31].DATA.B           /* Message Buffer 31 B Register */
#define CAN_5_H31            CAN_5.MB[31].DATA.H           /* Message Buffer 31 H Register */
#define CAN_5_W31            CAN_5.MB[31].DATA.W           /* Message Buffer 31 W Register */
#define CAN_5_RXIMR0         CAN_5.RXIMR[0].R              /* Rx Individual Mask registers */
#define CAN_5_RXIMR1         CAN_5.RXIMR[1].R              /* Rx Individual Mask registers */
#define CAN_5_RXIMR2         CAN_5.RXIMR[2].R              /* Rx Individual Mask registers */
#define CAN_5_RXIMR3         CAN_5.RXIMR[3].R              /* Rx Individual Mask registers */
#define CAN_5_RXIMR4         CAN_5.RXIMR[4].R              /* Rx Individual Mask registers */
#define CAN_5_RXIMR5         CAN_5.RXIMR[5].R              /* Rx Individual Mask registers */
#define CAN_5_RXIMR6         CAN_5.RXIMR[6].R              /* Rx Individual Mask registers */
#define CAN_5_RXIMR7         CAN_5.RXIMR[7].R              /* Rx Individual Mask registers */
#define CAN_5_RXIMR8         CAN_5.RXIMR[8].R              /* Rx Individual Mask registers */
#define CAN_5_RXIMR9         CAN_5.RXIMR[9].R              /* Rx Individual Mask registers */
#define CAN_5_RXIMR10        CAN_5.RXIMR[10].R             /* Rx Individual Mask registers */
#define CAN_5_RXIMR11        CAN_5.RXIMR[11].R             /* Rx Individual Mask registers */
#define CAN_5_RXIMR12        CAN_5.RXIMR[12].R             /* Rx Individual Mask registers */
#define CAN_5_RXIMR13        CAN_5.RXIMR[13].R             /* Rx Individual Mask registers */
#define CAN_5_RXIMR14        CAN_5.RXIMR[14].R             /* Rx Individual Mask registers */
#define CAN_5_RXIMR15        CAN_5.RXIMR[15].R             /* Rx Individual Mask registers */
#define CAN_5_RXIMR16        CAN_5.RXIMR[16].R             /* Rx Individual Mask registers */
#define CAN_5_RXIMR17        CAN_5.RXIMR[17].R             /* Rx Individual Mask registers */
#define CAN_5_RXIMR18        CAN_5.RXIMR[18].R             /* Rx Individual Mask registers */
#define CAN_5_RXIMR19        CAN_5.RXIMR[19].R             /* Rx Individual Mask registers */
#define CAN_5_RXIMR20        CAN_5.RXIMR[20].R             /* Rx Individual Mask registers */
#define CAN_5_RXIMR21        CAN_5.RXIMR[21].R             /* Rx Individual Mask registers */
#define CAN_5_RXIMR22        CAN_5.RXIMR[22].R             /* Rx Individual Mask registers */
#define CAN_5_RXIMR23        CAN_5.RXIMR[23].R             /* Rx Individual Mask registers */
#define CAN_5_RXIMR24        CAN_5.RXIMR[24].R             /* Rx Individual Mask registers */
#define CAN_5_RXIMR25        CAN_5.RXIMR[25].R             /* Rx Individual Mask registers */
#define CAN_5_RXIMR26        CAN_5.RXIMR[26].R             /* Rx Individual Mask registers */
#define CAN_5_RXIMR27        CAN_5.RXIMR[27].R             /* Rx Individual Mask registers */
#define CAN_5_RXIMR28        CAN_5.RXIMR[28].R             /* Rx Individual Mask registers */
#define CAN_5_RXIMR29        CAN_5.RXIMR[29].R             /* Rx Individual Mask registers */
#define CAN_5_RXIMR30        CAN_5.RXIMR[30].R             /* Rx Individual Mask registers */
#define CAN_5_RXIMR31        CAN_5.RXIMR[31].R             /* Rx Individual Mask registers */
#define CAN_5_MECR           CAN_5.MECR.R                  /* Memory Error Control register */
#define CAN_5_ERRIAR         CAN_5.ERRIAR.R                /* Error Injection Address register */
#define CAN_5_ERRIDPR        CAN_5.ERRIDPR.R               /* Error Injection Data Pattern register */
#define CAN_5_ERRIPPR        CAN_5.ERRIPPR.R               /* Error Injection Parity Pattern register */
#define CAN_5_RERRAR         CAN_5.RERRAR.R                /* Error Report Address register */
#define CAN_5_RERRDR         CAN_5.RERRDR.R                /* Error Report Data register */
#define CAN_5_RERRSYNR       CAN_5.RERRSYNR.R              /* Error Report Syndrome register */
#define CAN_5_ERRSR          CAN_5.ERRSR.R                 /* Error Status register */
#define CAN_5_EPRS           CAN_5.EPRS.R                  /* Enhanced CAN Bit Timing Prescalers */
#define CAN_5_ENCBT          CAN_5.ENCBT.R                 /* Enhanced Nominal CAN Bit Timing */
#define CAN_5_EDCBT          CAN_5.EDCBT.R                 /* Enhanced Data Phase CAN bit Timing */
#define CAN_5_ETDC           CAN_5.ETDC.R                  /* Enhanced Transceiver Delay Compensation */
#define CAN_5_FDCTRL         CAN_5.FDCTRL.R                /* CAN FD Control register */
#define CAN_5_FDCBT          CAN_5.FDCBT.R                 /* CAN FD Bit Timing register */
#define CAN_5_FDCRC          CAN_5.FDCRC.R                 /* CAN FD CRC register */
#define CAN_5_HR_TIME_STAMP0 CAN_5.HR_TIME_STAMP[0].R      /* High Resolution Time Stamp */
#define CAN_5_HR_TIME_STAMP1 CAN_5.HR_TIME_STAMP[1].R      /* High Resolution Time Stamp */
#define CAN_5_HR_TIME_STAMP2 CAN_5.HR_TIME_STAMP[2].R      /* High Resolution Time Stamp */
#define CAN_5_HR_TIME_STAMP3 CAN_5.HR_TIME_STAMP[3].R      /* High Resolution Time Stamp */
#define CAN_5_HR_TIME_STAMP4 CAN_5.HR_TIME_STAMP[4].R      /* High Resolution Time Stamp */
#define CAN_5_HR_TIME_STAMP5 CAN_5.HR_TIME_STAMP[5].R      /* High Resolution Time Stamp */
#define CAN_5_HR_TIME_STAMP6 CAN_5.HR_TIME_STAMP[6].R      /* High Resolution Time Stamp */
#define CAN_5_HR_TIME_STAMP7 CAN_5.HR_TIME_STAMP[7].R      /* High Resolution Time Stamp */
#define CAN_5_HR_TIME_STAMP8 CAN_5.HR_TIME_STAMP[8].R      /* High Resolution Time Stamp */
#define CAN_5_HR_TIME_STAMP9 CAN_5.HR_TIME_STAMP[9].R      /* High Resolution Time Stamp */
#define CAN_5_HR_TIME_STAMP10 CAN_5.HR_TIME_STAMP[10].R    /* High Resolution Time Stamp */
#define CAN_5_HR_TIME_STAMP11 CAN_5.HR_TIME_STAMP[11].R    /* High Resolution Time Stamp */
#define CAN_5_HR_TIME_STAMP12 CAN_5.HR_TIME_STAMP[12].R    /* High Resolution Time Stamp */
#define CAN_5_HR_TIME_STAMP13 CAN_5.HR_TIME_STAMP[13].R    /* High Resolution Time Stamp */
#define CAN_5_HR_TIME_STAMP14 CAN_5.HR_TIME_STAMP[14].R    /* High Resolution Time Stamp */
#define CAN_5_HR_TIME_STAMP15 CAN_5.HR_TIME_STAMP[15].R    /* High Resolution Time Stamp */
#define CAN_5_HR_TIME_STAMP16 CAN_5.HR_TIME_STAMP[16].R    /* High Resolution Time Stamp */
#define CAN_5_HR_TIME_STAMP17 CAN_5.HR_TIME_STAMP[17].R    /* High Resolution Time Stamp */
#define CAN_5_HR_TIME_STAMP18 CAN_5.HR_TIME_STAMP[18].R    /* High Resolution Time Stamp */
#define CAN_5_HR_TIME_STAMP19 CAN_5.HR_TIME_STAMP[19].R    /* High Resolution Time Stamp */
#define CAN_5_HR_TIME_STAMP20 CAN_5.HR_TIME_STAMP[20].R    /* High Resolution Time Stamp */
#define CAN_5_HR_TIME_STAMP21 CAN_5.HR_TIME_STAMP[21].R    /* High Resolution Time Stamp */
#define CAN_5_HR_TIME_STAMP22 CAN_5.HR_TIME_STAMP[22].R    /* High Resolution Time Stamp */
#define CAN_5_HR_TIME_STAMP23 CAN_5.HR_TIME_STAMP[23].R    /* High Resolution Time Stamp */
#define CAN_5_HR_TIME_STAMP24 CAN_5.HR_TIME_STAMP[24].R    /* High Resolution Time Stamp */
#define CAN_5_HR_TIME_STAMP25 CAN_5.HR_TIME_STAMP[25].R    /* High Resolution Time Stamp */
#define CAN_5_HR_TIME_STAMP26 CAN_5.HR_TIME_STAMP[26].R    /* High Resolution Time Stamp */
#define CAN_5_HR_TIME_STAMP27 CAN_5.HR_TIME_STAMP[27].R    /* High Resolution Time Stamp */
#define CAN_5_HR_TIME_STAMP28 CAN_5.HR_TIME_STAMP[28].R    /* High Resolution Time Stamp */
#define CAN_5_HR_TIME_STAMP29 CAN_5.HR_TIME_STAMP[29].R    /* High Resolution Time Stamp */
#define CAN_5_HR_TIME_STAMP30 CAN_5.HR_TIME_STAMP[30].R    /* High Resolution Time Stamp */
#define CAN_5_HR_TIME_STAMP31 CAN_5.HR_TIME_STAMP[31].R    /* High Resolution Time Stamp */

/* FLEXIO */
#define FLEXIO_VERID         FLEXIO.VERID.R                /* Version ID Register */
#define FLEXIO_PARAM         FLEXIO.PARAM.R                /* Parameter Register */
#define FLEXIO_CTRL          FLEXIO.CTRL.R                 /* FlexIO Control Register */
#define FLEXIO_PIN           FLEXIO.PIN.R                  /* Pin State Register */
#define FLEXIO_SHIFTSTAT     FLEXIO.SHIFTSTAT.R            /* Shifter Status Register */
#define FLEXIO_SHIFTERR      FLEXIO.SHIFTERR.R             /* Shifter Error Register */
#define FLEXIO_TIMSTAT       FLEXIO.TIMSTAT.R              /* Timer Status Register */
#define FLEXIO_SHIFTSIEN     FLEXIO.SHIFTSIEN.R            /* Shifter Status Interrupt Enable */
#define FLEXIO_SHIFTEIEN     FLEXIO.SHIFTEIEN.R            /* Shifter Error Interrupt Enable */
#define FLEXIO_TIMIEN        FLEXIO.TIMIEN.R               /* Timer Interrupt Enable Register */
#define FLEXIO_SHIFTSDEN     FLEXIO.SHIFTSDEN.R            /* Shifter Status DMA Enable */
#define FLEXIO_TIMERSDEN     FLEXIO.TIMERSDEN.R            /* Timer Status DMA Enable */
#define FLEXIO_SHIFTSTATE    FLEXIO.SHIFTSTATE.R           /* Shifter State Register */
#define FLEXIO_TRGSTAT       FLEXIO.TRGSTAT.R              /* Trigger Status Register */
#define FLEXIO_TRIGIEN       FLEXIO.TRIGIEN.R              /* External Trigger Interrupt Enable Register */
#define FLEXIO_PINSTAT       FLEXIO.PINSTAT.R              /* Pin Status Register */
#define FLEXIO_PINIEN        FLEXIO.PINIEN.R               /* Pin Interrupt Enable Register */
#define FLEXIO_PINREN        FLEXIO.PINREN.R               /* Pin Rising Edge Enable Register */
#define FLEXIO_PINFEN        FLEXIO.PINFEN.R               /* Pin Falling Edge Enable Register */
#define FLEXIO_PINOUTD       FLEXIO.PINOUTD.R              /* Pin Output Data Register */
#define FLEXIO_PINOUTE       FLEXIO.PINOUTE.R              /* Pin Output Enable Register */
#define FLEXIO_PINOUTDIS     FLEXIO.PINOUTDIS.R            /* Pin Output Disable Register */
#define FLEXIO_PINOUTCLR     FLEXIO.PINOUTCLR.R            /* Pin Output Clear Register */
#define FLEXIO_PINOUTSET     FLEXIO.PINOUTSET.R            /* Pin Output Set Register */
#define FLEXIO_PINOUTTOG     FLEXIO.PINOUTTOG.R            /* Pin Output Toggle Register */
#define FLEXIO_SHIFTCTL0     FLEXIO.SHIFTCTL[0].R          /* Shifter Control N Register */
#define FLEXIO_SHIFTCTL1     FLEXIO.SHIFTCTL[1].R          /* Shifter Control N Register */
#define FLEXIO_SHIFTCTL2     FLEXIO.SHIFTCTL[2].R          /* Shifter Control N Register */
#define FLEXIO_SHIFTCTL3     FLEXIO.SHIFTCTL[3].R          /* Shifter Control N Register */
#define FLEXIO_SHIFTCTL4     FLEXIO.SHIFTCTL[4].R          /* Shifter Control N Register */
#define FLEXIO_SHIFTCTL5     FLEXIO.SHIFTCTL[5].R          /* Shifter Control N Register */
#define FLEXIO_SHIFTCTL6     FLEXIO.SHIFTCTL[6].R          /* Shifter Control N Register */
#define FLEXIO_SHIFTCTL7     FLEXIO.SHIFTCTL[7].R          /* Shifter Control N Register */
#define FLEXIO_SHIFTCFG0     FLEXIO.SHIFTCFG[0].R          /* Shifter Configuration N Register */
#define FLEXIO_SHIFTCFG1     FLEXIO.SHIFTCFG[1].R          /* Shifter Configuration N Register */
#define FLEXIO_SHIFTCFG2     FLEXIO.SHIFTCFG[2].R          /* Shifter Configuration N Register */
#define FLEXIO_SHIFTCFG3     FLEXIO.SHIFTCFG[3].R          /* Shifter Configuration N Register */
#define FLEXIO_SHIFTCFG4     FLEXIO.SHIFTCFG[4].R          /* Shifter Configuration N Register */
#define FLEXIO_SHIFTCFG5     FLEXIO.SHIFTCFG[5].R          /* Shifter Configuration N Register */
#define FLEXIO_SHIFTCFG6     FLEXIO.SHIFTCFG[6].R          /* Shifter Configuration N Register */
#define FLEXIO_SHIFTCFG7     FLEXIO.SHIFTCFG[7].R          /* Shifter Configuration N Register */
#define FLEXIO_SHIFTBUF0     FLEXIO.SHIFTBUF[0].R          /* Shifter Buffer N Register */
#define FLEXIO_SHIFTBUF1     FLEXIO.SHIFTBUF[1].R          /* Shifter Buffer N Register */
#define FLEXIO_SHIFTBUF2     FLEXIO.SHIFTBUF[2].R          /* Shifter Buffer N Register */
#define FLEXIO_SHIFTBUF3     FLEXIO.SHIFTBUF[3].R          /* Shifter Buffer N Register */
#define FLEXIO_SHIFTBUF4     FLEXIO.SHIFTBUF[4].R          /* Shifter Buffer N Register */
#define FLEXIO_SHIFTBUF5     FLEXIO.SHIFTBUF[5].R          /* Shifter Buffer N Register */
#define FLEXIO_SHIFTBUF6     FLEXIO.SHIFTBUF[6].R          /* Shifter Buffer N Register */
#define FLEXIO_SHIFTBUF7     FLEXIO.SHIFTBUF[7].R          /* Shifter Buffer N Register */
#define FLEXIO_SHIFTBUFBIS0  FLEXIO.SHIFTBUFBIS[0].R       /* Shifter Buffer N Bit Swapped Register */
#define FLEXIO_SHIFTBUFBIS1  FLEXIO.SHIFTBUFBIS[1].R       /* Shifter Buffer N Bit Swapped Register */
#define FLEXIO_SHIFTBUFBIS2  FLEXIO.SHIFTBUFBIS[2].R       /* Shifter Buffer N Bit Swapped Register */
#define FLEXIO_SHIFTBUFBIS3  FLEXIO.SHIFTBUFBIS[3].R       /* Shifter Buffer N Bit Swapped Register */
#define FLEXIO_SHIFTBUFBIS4  FLEXIO.SHIFTBUFBIS[4].R       /* Shifter Buffer N Bit Swapped Register */
#define FLEXIO_SHIFTBUFBIS5  FLEXIO.SHIFTBUFBIS[5].R       /* Shifter Buffer N Bit Swapped Register */
#define FLEXIO_SHIFTBUFBIS6  FLEXIO.SHIFTBUFBIS[6].R       /* Shifter Buffer N Bit Swapped Register */
#define FLEXIO_SHIFTBUFBIS7  FLEXIO.SHIFTBUFBIS[7].R       /* Shifter Buffer N Bit Swapped Register */
#define FLEXIO_SHIFTBUFBYS0  FLEXIO.SHIFTBUFBYS[0].R       /* Shifter Buffer N Byte Swapped Register */
#define FLEXIO_SHIFTBUFBYS1  FLEXIO.SHIFTBUFBYS[1].R       /* Shifter Buffer N Byte Swapped Register */
#define FLEXIO_SHIFTBUFBYS2  FLEXIO.SHIFTBUFBYS[2].R       /* Shifter Buffer N Byte Swapped Register */
#define FLEXIO_SHIFTBUFBYS3  FLEXIO.SHIFTBUFBYS[3].R       /* Shifter Buffer N Byte Swapped Register */
#define FLEXIO_SHIFTBUFBYS4  FLEXIO.SHIFTBUFBYS[4].R       /* Shifter Buffer N Byte Swapped Register */
#define FLEXIO_SHIFTBUFBYS5  FLEXIO.SHIFTBUFBYS[5].R       /* Shifter Buffer N Byte Swapped Register */
#define FLEXIO_SHIFTBUFBYS6  FLEXIO.SHIFTBUFBYS[6].R       /* Shifter Buffer N Byte Swapped Register */
#define FLEXIO_SHIFTBUFBYS7  FLEXIO.SHIFTBUFBYS[7].R       /* Shifter Buffer N Byte Swapped Register */
#define FLEXIO_SHIFTBUFBBS0  FLEXIO.SHIFTBUFBBS[0].R       /* Shifter Buffer N Bit Byte Swapped Register */
#define FLEXIO_SHIFTBUFBBS1  FLEXIO.SHIFTBUFBBS[1].R       /* Shifter Buffer N Bit Byte Swapped Register */
#define FLEXIO_SHIFTBUFBBS2  FLEXIO.SHIFTBUFBBS[2].R       /* Shifter Buffer N Bit Byte Swapped Register */
#define FLEXIO_SHIFTBUFBBS3  FLEXIO.SHIFTBUFBBS[3].R       /* Shifter Buffer N Bit Byte Swapped Register */
#define FLEXIO_SHIFTBUFBBS4  FLEXIO.SHIFTBUFBBS[4].R       /* Shifter Buffer N Bit Byte Swapped Register */
#define FLEXIO_SHIFTBUFBBS5  FLEXIO.SHIFTBUFBBS[5].R       /* Shifter Buffer N Bit Byte Swapped Register */
#define FLEXIO_SHIFTBUFBBS6  FLEXIO.SHIFTBUFBBS[6].R       /* Shifter Buffer N Bit Byte Swapped Register */
#define FLEXIO_SHIFTBUFBBS7  FLEXIO.SHIFTBUFBBS[7].R       /* Shifter Buffer N Bit Byte Swapped Register */
#define FLEXIO_TIMCTL0       FLEXIO.TIMCTL[0].R            /* Timer Control N Register */
#define FLEXIO_TIMCTL1       FLEXIO.TIMCTL[1].R            /* Timer Control N Register */
#define FLEXIO_TIMCTL2       FLEXIO.TIMCTL[2].R            /* Timer Control N Register */
#define FLEXIO_TIMCTL3       FLEXIO.TIMCTL[3].R            /* Timer Control N Register */
#define FLEXIO_TIMCTL4       FLEXIO.TIMCTL[4].R            /* Timer Control N Register */
#define FLEXIO_TIMCTL5       FLEXIO.TIMCTL[5].R            /* Timer Control N Register */
#define FLEXIO_TIMCTL6       FLEXIO.TIMCTL[6].R            /* Timer Control N Register */
#define FLEXIO_TIMCTL7       FLEXIO.TIMCTL[7].R            /* Timer Control N Register */
#define FLEXIO_TIMCFG0       FLEXIO.TIMCFG[0].R            /* Timer Configuration N Register */
#define FLEXIO_TIMCFG1       FLEXIO.TIMCFG[1].R            /* Timer Configuration N Register */
#define FLEXIO_TIMCFG2       FLEXIO.TIMCFG[2].R            /* Timer Configuration N Register */
#define FLEXIO_TIMCFG3       FLEXIO.TIMCFG[3].R            /* Timer Configuration N Register */
#define FLEXIO_TIMCFG4       FLEXIO.TIMCFG[4].R            /* Timer Configuration N Register */
#define FLEXIO_TIMCFG5       FLEXIO.TIMCFG[5].R            /* Timer Configuration N Register */
#define FLEXIO_TIMCFG6       FLEXIO.TIMCFG[6].R            /* Timer Configuration N Register */
#define FLEXIO_TIMCFG7       FLEXIO.TIMCFG[7].R            /* Timer Configuration N Register */
#define FLEXIO_TIMCMP0       FLEXIO.TIMCMP[0].R            /* Timer Compare N Register */
#define FLEXIO_TIMCMP1       FLEXIO.TIMCMP[1].R            /* Timer Compare N Register */
#define FLEXIO_TIMCMP2       FLEXIO.TIMCMP[2].R            /* Timer Compare N Register */
#define FLEXIO_TIMCMP3       FLEXIO.TIMCMP[3].R            /* Timer Compare N Register */
#define FLEXIO_TIMCMP4       FLEXIO.TIMCMP[4].R            /* Timer Compare N Register */
#define FLEXIO_TIMCMP5       FLEXIO.TIMCMP[5].R            /* Timer Compare N Register */
#define FLEXIO_TIMCMP6       FLEXIO.TIMCMP[6].R            /* Timer Compare N Register */
#define FLEXIO_TIMCMP7       FLEXIO.TIMCMP[7].R            /* Timer Compare N Register */
#define FLEXIO_SHIFTBUFNBS0  FLEXIO.SHIFTBUFNBS[0].R       /* Shifter Buffer N Nibble Byte Swapped Register */
#define FLEXIO_SHIFTBUFNBS1  FLEXIO.SHIFTBUFNBS[1].R       /* Shifter Buffer N Nibble Byte Swapped Register */
#define FLEXIO_SHIFTBUFNBS2  FLEXIO.SHIFTBUFNBS[2].R       /* Shifter Buffer N Nibble Byte Swapped Register */
#define FLEXIO_SHIFTBUFNBS3  FLEXIO.SHIFTBUFNBS[3].R       /* Shifter Buffer N Nibble Byte Swapped Register */
#define FLEXIO_SHIFTBUFNBS4  FLEXIO.SHIFTBUFNBS[4].R       /* Shifter Buffer N Nibble Byte Swapped Register */
#define FLEXIO_SHIFTBUFNBS5  FLEXIO.SHIFTBUFNBS[5].R       /* Shifter Buffer N Nibble Byte Swapped Register */
#define FLEXIO_SHIFTBUFNBS6  FLEXIO.SHIFTBUFNBS[6].R       /* Shifter Buffer N Nibble Byte Swapped Register */
#define FLEXIO_SHIFTBUFNBS7  FLEXIO.SHIFTBUFNBS[7].R       /* Shifter Buffer N Nibble Byte Swapped Register */
#define FLEXIO_SHIFTBUFHWS0  FLEXIO.SHIFTBUFHWS[0].R       /* Shifter Buffer N Half Word Swapped Register */
#define FLEXIO_SHIFTBUFHWS1  FLEXIO.SHIFTBUFHWS[1].R       /* Shifter Buffer N Half Word Swapped Register */
#define FLEXIO_SHIFTBUFHWS2  FLEXIO.SHIFTBUFHWS[2].R       /* Shifter Buffer N Half Word Swapped Register */
#define FLEXIO_SHIFTBUFHWS3  FLEXIO.SHIFTBUFHWS[3].R       /* Shifter Buffer N Half Word Swapped Register */
#define FLEXIO_SHIFTBUFHWS4  FLEXIO.SHIFTBUFHWS[4].R       /* Shifter Buffer N Half Word Swapped Register */
#define FLEXIO_SHIFTBUFHWS5  FLEXIO.SHIFTBUFHWS[5].R       /* Shifter Buffer N Half Word Swapped Register */
#define FLEXIO_SHIFTBUFHWS6  FLEXIO.SHIFTBUFHWS[6].R       /* Shifter Buffer N Half Word Swapped Register */
#define FLEXIO_SHIFTBUFHWS7  FLEXIO.SHIFTBUFHWS[7].R       /* Shifter Buffer N Half Word Swapped Register */
#define FLEXIO_SHIFTBUFNIS0  FLEXIO.SHIFTBUFNIS[0].R       /* Shifter Buffer N Nibble Swapped Register */
#define FLEXIO_SHIFTBUFNIS1  FLEXIO.SHIFTBUFNIS[1].R       /* Shifter Buffer N Nibble Swapped Register */
#define FLEXIO_SHIFTBUFNIS2  FLEXIO.SHIFTBUFNIS[2].R       /* Shifter Buffer N Nibble Swapped Register */
#define FLEXIO_SHIFTBUFNIS3  FLEXIO.SHIFTBUFNIS[3].R       /* Shifter Buffer N Nibble Swapped Register */
#define FLEXIO_SHIFTBUFNIS4  FLEXIO.SHIFTBUFNIS[4].R       /* Shifter Buffer N Nibble Swapped Register */
#define FLEXIO_SHIFTBUFNIS5  FLEXIO.SHIFTBUFNIS[5].R       /* Shifter Buffer N Nibble Swapped Register */
#define FLEXIO_SHIFTBUFNIS6  FLEXIO.SHIFTBUFNIS[6].R       /* Shifter Buffer N Nibble Swapped Register */
#define FLEXIO_SHIFTBUFNIS7  FLEXIO.SHIFTBUFNIS[7].R       /* Shifter Buffer N Nibble Swapped Register */
#define FLEXIO_SHIFTBUFOES0  FLEXIO.SHIFTBUFOES[0].R       /* Shifter Buffer N Odd Even Swapped Register */
#define FLEXIO_SHIFTBUFOES1  FLEXIO.SHIFTBUFOES[1].R       /* Shifter Buffer N Odd Even Swapped Register */
#define FLEXIO_SHIFTBUFOES2  FLEXIO.SHIFTBUFOES[2].R       /* Shifter Buffer N Odd Even Swapped Register */
#define FLEXIO_SHIFTBUFOES3  FLEXIO.SHIFTBUFOES[3].R       /* Shifter Buffer N Odd Even Swapped Register */
#define FLEXIO_SHIFTBUFOES4  FLEXIO.SHIFTBUFOES[4].R       /* Shifter Buffer N Odd Even Swapped Register */
#define FLEXIO_SHIFTBUFOES5  FLEXIO.SHIFTBUFOES[5].R       /* Shifter Buffer N Odd Even Swapped Register */
#define FLEXIO_SHIFTBUFOES6  FLEXIO.SHIFTBUFOES[6].R       /* Shifter Buffer N Odd Even Swapped Register */
#define FLEXIO_SHIFTBUFOES7  FLEXIO.SHIFTBUFOES[7].R       /* Shifter Buffer N Odd Even Swapped Register */
#define FLEXIO_SHIFTBUFEOS0  FLEXIO.SHIFTBUFEOS[0].R       /* Shifter Buffer N Even Odd Swapped Register */
#define FLEXIO_SHIFTBUFEOS1  FLEXIO.SHIFTBUFEOS[1].R       /* Shifter Buffer N Even Odd Swapped Register */
#define FLEXIO_SHIFTBUFEOS2  FLEXIO.SHIFTBUFEOS[2].R       /* Shifter Buffer N Even Odd Swapped Register */
#define FLEXIO_SHIFTBUFEOS3  FLEXIO.SHIFTBUFEOS[3].R       /* Shifter Buffer N Even Odd Swapped Register */
#define FLEXIO_SHIFTBUFEOS4  FLEXIO.SHIFTBUFEOS[4].R       /* Shifter Buffer N Even Odd Swapped Register */
#define FLEXIO_SHIFTBUFEOS5  FLEXIO.SHIFTBUFEOS[5].R       /* Shifter Buffer N Even Odd Swapped Register */
#define FLEXIO_SHIFTBUFEOS6  FLEXIO.SHIFTBUFEOS[6].R       /* Shifter Buffer N Even Odd Swapped Register */
#define FLEXIO_SHIFTBUFEOS7  FLEXIO.SHIFTBUFEOS[7].R       /* Shifter Buffer N Even Odd Swapped Register */
#define FLEXIO_SHIFTBUFHBS0  FLEXIO.SHIFTBUFHBS[0].R       /* Shifter Buffer N Halfword Byte Swapped Register */
#define FLEXIO_SHIFTBUFHBS1  FLEXIO.SHIFTBUFHBS[1].R       /* Shifter Buffer N Halfword Byte Swapped Register */
#define FLEXIO_SHIFTBUFHBS2  FLEXIO.SHIFTBUFHBS[2].R       /* Shifter Buffer N Halfword Byte Swapped Register */
#define FLEXIO_SHIFTBUFHBS3  FLEXIO.SHIFTBUFHBS[3].R       /* Shifter Buffer N Halfword Byte Swapped Register */
#define FLEXIO_SHIFTBUFHBS4  FLEXIO.SHIFTBUFHBS[4].R       /* Shifter Buffer N Halfword Byte Swapped Register */
#define FLEXIO_SHIFTBUFHBS5  FLEXIO.SHIFTBUFHBS[5].R       /* Shifter Buffer N Halfword Byte Swapped Register */
#define FLEXIO_SHIFTBUFHBS6  FLEXIO.SHIFTBUFHBS[6].R       /* Shifter Buffer N Halfword Byte Swapped Register */
#define FLEXIO_SHIFTBUFHBS7  FLEXIO.SHIFTBUFHBS[7].R       /* Shifter Buffer N Halfword Byte Swapped Register */

/* FXOSC */
#define FXOSC_CTRL           FXOSC.CTRL.R                  /* FXOSC Control Register */
#define FXOSC_STAT           FXOSC.STAT.R                  /* Oscillator Status Register */

/* FlexCAN_0 */
#define CAN_0_MCR            CAN_0.MCR.R                   /* Module Configuration register */
#define CAN_0_CTRL1          CAN_0.CTRL1.R                 /* Control 1 register */
#define CAN_0_TIMER          CAN_0.TIMER.R                 /* Free Running Timer */
#define CAN_0_RXMGMASK       CAN_0.RXMGMASK.R              /* Rx Mailboxes Global Mask register */
#define CAN_0_RX14MASK       CAN_0.RX14MASK.R              /* Rx 14 Mask register */
#define CAN_0_RX15MASK       CAN_0.RX15MASK.R              /* Rx 15 Mask register */
#define CAN_0_ECR            CAN_0.ECR.R                   /* Error Counter */
#define CAN_0_ESR1           CAN_0.ESR1.R                  /* Error and Status 1 register */
#define CAN_0_IMASK2         CAN_0.IMASK2.R                /* Interrupt Masks 2 register */
#define CAN_0_IMASK1         CAN_0.IMASK1.R                /* Interrupt Masks 1 register */
#define CAN_0_IFLAG2         CAN_0.IFLAG2.R                /* Interrupt Flags 2 register */
#define CAN_0_IFLAG1         CAN_0.IFLAG1.R                /* Interrupt Flags 1 register */
#define CAN_0_CTRL2          CAN_0.CTRL2.R                 /* Control 2 register */
#define CAN_0_ESR2           CAN_0.ESR2.R                  /* Error and Status 2 register */
#define CAN_0_CRCR           CAN_0.CRCR.R                  /* CRC register */
#define CAN_0_RXFGMASK       CAN_0.RXFGMASK.R              /* Legacy Rx FIFO Global Mask register */
#define CAN_0_RXFIR          CAN_0.RXFIR.R                 /* Legacy Rx FIFO Information register */
#define CAN_0_CBT            CAN_0.CBT.R                   /* CAN Bit Timing register */
#define CAN_0_CS0            CAN_0.MB[0].CS.R              /* Message Buffer 0 CS Register */
#define CAN_0_ID0            CAN_0.MB[0].ID.R              /* Message Buffer 0 ID Register */
#define CAN_0_B0             CAN_0.MB[0].DATA.B            /* Message Buffer 0 B Register */
#define CAN_0_H0             CAN_0.MB[0].DATA.H            /* Message Buffer 0 H Register */
#define CAN_0_W0             CAN_0.MB[0].DATA.W            /* Message Buffer 0 W Register */
#define CAN_0_CS1            CAN_0.MB[1].CS.R              /* Message Buffer 1 CS Register */
#define CAN_0_ID1            CAN_0.MB[1].ID.R              /* Message Buffer 1 ID Register */
#define CAN_0_B1             CAN_0.MB[1].DATA.B            /* Message Buffer 1 B Register */
#define CAN_0_H1             CAN_0.MB[1].DATA.H            /* Message Buffer 1 H Register */
#define CAN_0_W1             CAN_0.MB[1].DATA.W            /* Message Buffer 1 W Register */
#define CAN_0_CS2            CAN_0.MB[2].CS.R              /* Message Buffer 2 CS Register */
#define CAN_0_ID2            CAN_0.MB[2].ID.R              /* Message Buffer 2 ID Register */
#define CAN_0_B2             CAN_0.MB[2].DATA.B            /* Message Buffer 2 B Register */
#define CAN_0_H2             CAN_0.MB[2].DATA.H            /* Message Buffer 2 H Register */
#define CAN_0_W2             CAN_0.MB[2].DATA.W            /* Message Buffer 2 W Register */
#define CAN_0_CS3            CAN_0.MB[3].CS.R              /* Message Buffer 3 CS Register */
#define CAN_0_ID3            CAN_0.MB[3].ID.R              /* Message Buffer 3 ID Register */
#define CAN_0_B3             CAN_0.MB[3].DATA.B            /* Message Buffer 3 B Register */
#define CAN_0_H3             CAN_0.MB[3].DATA.H            /* Message Buffer 3 H Register */
#define CAN_0_W3             CAN_0.MB[3].DATA.W            /* Message Buffer 3 W Register */
#define CAN_0_CS4            CAN_0.MB[4].CS.R              /* Message Buffer 4 CS Register */
#define CAN_0_ID4            CAN_0.MB[4].ID.R              /* Message Buffer 4 ID Register */
#define CAN_0_B4             CAN_0.MB[4].DATA.B            /* Message Buffer 4 B Register */
#define CAN_0_H4             CAN_0.MB[4].DATA.H            /* Message Buffer 4 H Register */
#define CAN_0_W4             CAN_0.MB[4].DATA.W            /* Message Buffer 4 W Register */
#define CAN_0_CS5            CAN_0.MB[5].CS.R              /* Message Buffer 5 CS Register */
#define CAN_0_ID5            CAN_0.MB[5].ID.R              /* Message Buffer 5 ID Register */
#define CAN_0_B5             CAN_0.MB[5].DATA.B            /* Message Buffer 5 B Register */
#define CAN_0_H5             CAN_0.MB[5].DATA.H            /* Message Buffer 5 H Register */
#define CAN_0_W5             CAN_0.MB[5].DATA.W            /* Message Buffer 5 W Register */
#define CAN_0_CS6            CAN_0.MB[6].CS.R              /* Message Buffer 6 CS Register */
#define CAN_0_ID6            CAN_0.MB[6].ID.R              /* Message Buffer 6 ID Register */
#define CAN_0_B6             CAN_0.MB[6].DATA.B            /* Message Buffer 6 B Register */
#define CAN_0_H6             CAN_0.MB[6].DATA.H            /* Message Buffer 6 H Register */
#define CAN_0_W6             CAN_0.MB[6].DATA.W            /* Message Buffer 6 W Register */
#define CAN_0_CS7            CAN_0.MB[7].CS.R              /* Message Buffer 7 CS Register */
#define CAN_0_ID7            CAN_0.MB[7].ID.R              /* Message Buffer 7 ID Register */
#define CAN_0_B7             CAN_0.MB[7].DATA.B            /* Message Buffer 7 B Register */
#define CAN_0_H7             CAN_0.MB[7].DATA.H            /* Message Buffer 7 H Register */
#define CAN_0_W7             CAN_0.MB[7].DATA.W            /* Message Buffer 7 W Register */
#define CAN_0_CS8            CAN_0.MB[8].CS.R              /* Message Buffer 8 CS Register */
#define CAN_0_ID8            CAN_0.MB[8].ID.R              /* Message Buffer 8 ID Register */
#define CAN_0_B8             CAN_0.MB[8].DATA.B            /* Message Buffer 8 B Register */
#define CAN_0_H8             CAN_0.MB[8].DATA.H            /* Message Buffer 8 H Register */
#define CAN_0_W8             CAN_0.MB[8].DATA.W            /* Message Buffer 8 W Register */
#define CAN_0_CS9            CAN_0.MB[9].CS.R              /* Message Buffer 9 CS Register */
#define CAN_0_ID9            CAN_0.MB[9].ID.R              /* Message Buffer 9 ID Register */
#define CAN_0_B9             CAN_0.MB[9].DATA.B            /* Message Buffer 9 B Register */
#define CAN_0_H9             CAN_0.MB[9].DATA.H            /* Message Buffer 9 H Register */
#define CAN_0_W9             CAN_0.MB[9].DATA.W            /* Message Buffer 9 W Register */
#define CAN_0_CS10           CAN_0.MB[10].CS.R             /* Message Buffer 10 CS Register */
#define CAN_0_ID10           CAN_0.MB[10].ID.R             /* Message Buffer 10 ID Register */
#define CAN_0_B10            CAN_0.MB[10].DATA.B           /* Message Buffer 10 B Register */
#define CAN_0_H10            CAN_0.MB[10].DATA.H           /* Message Buffer 10 H Register */
#define CAN_0_W10            CAN_0.MB[10].DATA.W           /* Message Buffer 10 W Register */
#define CAN_0_CS11           CAN_0.MB[11].CS.R             /* Message Buffer 11 CS Register */
#define CAN_0_ID11           CAN_0.MB[11].ID.R             /* Message Buffer 11 ID Register */
#define CAN_0_B11            CAN_0.MB[11].DATA.B           /* Message Buffer 11 B Register */
#define CAN_0_H11            CAN_0.MB[11].DATA.H           /* Message Buffer 11 H Register */
#define CAN_0_W11            CAN_0.MB[11].DATA.W           /* Message Buffer 11 W Register */
#define CAN_0_CS12           CAN_0.MB[12].CS.R             /* Message Buffer 12 CS Register */
#define CAN_0_ID12           CAN_0.MB[12].ID.R             /* Message Buffer 12 ID Register */
#define CAN_0_B12            CAN_0.MB[12].DATA.B           /* Message Buffer 12 B Register */
#define CAN_0_H12            CAN_0.MB[12].DATA.H           /* Message Buffer 12 H Register */
#define CAN_0_W12            CAN_0.MB[12].DATA.W           /* Message Buffer 12 W Register */
#define CAN_0_CS13           CAN_0.MB[13].CS.R             /* Message Buffer 13 CS Register */
#define CAN_0_ID13           CAN_0.MB[13].ID.R             /* Message Buffer 13 ID Register */
#define CAN_0_B13            CAN_0.MB[13].DATA.B           /* Message Buffer 13 B Register */
#define CAN_0_H13            CAN_0.MB[13].DATA.H           /* Message Buffer 13 H Register */
#define CAN_0_W13            CAN_0.MB[13].DATA.W           /* Message Buffer 13 W Register */
#define CAN_0_CS14           CAN_0.MB[14].CS.R             /* Message Buffer 14 CS Register */
#define CAN_0_ID14           CAN_0.MB[14].ID.R             /* Message Buffer 14 ID Register */
#define CAN_0_B14            CAN_0.MB[14].DATA.B           /* Message Buffer 14 B Register */
#define CAN_0_H14            CAN_0.MB[14].DATA.H           /* Message Buffer 14 H Register */
#define CAN_0_W14            CAN_0.MB[14].DATA.W           /* Message Buffer 14 W Register */
#define CAN_0_CS15           CAN_0.MB[15].CS.R             /* Message Buffer 15 CS Register */
#define CAN_0_ID15           CAN_0.MB[15].ID.R             /* Message Buffer 15 ID Register */
#define CAN_0_B15            CAN_0.MB[15].DATA.B           /* Message Buffer 15 B Register */
#define CAN_0_H15            CAN_0.MB[15].DATA.H           /* Message Buffer 15 H Register */
#define CAN_0_W15            CAN_0.MB[15].DATA.W           /* Message Buffer 15 W Register */
#define CAN_0_CS16           CAN_0.MB[16].CS.R             /* Message Buffer 16 CS Register */
#define CAN_0_ID16           CAN_0.MB[16].ID.R             /* Message Buffer 16 ID Register */
#define CAN_0_B16            CAN_0.MB[16].DATA.B           /* Message Buffer 16 B Register */
#define CAN_0_H16            CAN_0.MB[16].DATA.H           /* Message Buffer 16 H Register */
#define CAN_0_W16            CAN_0.MB[16].DATA.W           /* Message Buffer 16 W Register */
#define CAN_0_CS17           CAN_0.MB[17].CS.R             /* Message Buffer 17 CS Register */
#define CAN_0_ID17           CAN_0.MB[17].ID.R             /* Message Buffer 17 ID Register */
#define CAN_0_B17            CAN_0.MB[17].DATA.B           /* Message Buffer 17 B Register */
#define CAN_0_H17            CAN_0.MB[17].DATA.H           /* Message Buffer 17 H Register */
#define CAN_0_W17            CAN_0.MB[17].DATA.W           /* Message Buffer 17 W Register */
#define CAN_0_CS18           CAN_0.MB[18].CS.R             /* Message Buffer 18 CS Register */
#define CAN_0_ID18           CAN_0.MB[18].ID.R             /* Message Buffer 18 ID Register */
#define CAN_0_B18            CAN_0.MB[18].DATA.B           /* Message Buffer 18 B Register */
#define CAN_0_H18            CAN_0.MB[18].DATA.H           /* Message Buffer 18 H Register */
#define CAN_0_W18            CAN_0.MB[18].DATA.W           /* Message Buffer 18 W Register */
#define CAN_0_CS19           CAN_0.MB[19].CS.R             /* Message Buffer 19 CS Register */
#define CAN_0_ID19           CAN_0.MB[19].ID.R             /* Message Buffer 19 ID Register */
#define CAN_0_B19            CAN_0.MB[19].DATA.B           /* Message Buffer 19 B Register */
#define CAN_0_H19            CAN_0.MB[19].DATA.H           /* Message Buffer 19 H Register */
#define CAN_0_W19            CAN_0.MB[19].DATA.W           /* Message Buffer 19 W Register */
#define CAN_0_CS20           CAN_0.MB[20].CS.R             /* Message Buffer 20 CS Register */
#define CAN_0_ID20           CAN_0.MB[20].ID.R             /* Message Buffer 20 ID Register */
#define CAN_0_B20            CAN_0.MB[20].DATA.B           /* Message Buffer 20 B Register */
#define CAN_0_H20            CAN_0.MB[20].DATA.H           /* Message Buffer 20 H Register */
#define CAN_0_W20            CAN_0.MB[20].DATA.W           /* Message Buffer 20 W Register */
#define CAN_0_CS21           CAN_0.MB[21].CS.R             /* Message Buffer 21 CS Register */
#define CAN_0_ID21           CAN_0.MB[21].ID.R             /* Message Buffer 21 ID Register */
#define CAN_0_B21            CAN_0.MB[21].DATA.B           /* Message Buffer 21 B Register */
#define CAN_0_H21            CAN_0.MB[21].DATA.H           /* Message Buffer 21 H Register */
#define CAN_0_W21            CAN_0.MB[21].DATA.W           /* Message Buffer 21 W Register */
#define CAN_0_CS22           CAN_0.MB[22].CS.R             /* Message Buffer 22 CS Register */
#define CAN_0_ID22           CAN_0.MB[22].ID.R             /* Message Buffer 22 ID Register */
#define CAN_0_B22            CAN_0.MB[22].DATA.B           /* Message Buffer 22 B Register */
#define CAN_0_H22            CAN_0.MB[22].DATA.H           /* Message Buffer 22 H Register */
#define CAN_0_W22            CAN_0.MB[22].DATA.W           /* Message Buffer 22 W Register */
#define CAN_0_CS23           CAN_0.MB[23].CS.R             /* Message Buffer 23 CS Register */
#define CAN_0_ID23           CAN_0.MB[23].ID.R             /* Message Buffer 23 ID Register */
#define CAN_0_B23            CAN_0.MB[23].DATA.B           /* Message Buffer 23 B Register */
#define CAN_0_H23            CAN_0.MB[23].DATA.H           /* Message Buffer 23 H Register */
#define CAN_0_W23            CAN_0.MB[23].DATA.W           /* Message Buffer 23 W Register */
#define CAN_0_CS24           CAN_0.MB[24].CS.R             /* Message Buffer 24 CS Register */
#define CAN_0_ID24           CAN_0.MB[24].ID.R             /* Message Buffer 24 ID Register */
#define CAN_0_B24            CAN_0.MB[24].DATA.B           /* Message Buffer 24 B Register */
#define CAN_0_H24            CAN_0.MB[24].DATA.H           /* Message Buffer 24 H Register */
#define CAN_0_W24            CAN_0.MB[24].DATA.W           /* Message Buffer 24 W Register */
#define CAN_0_CS25           CAN_0.MB[25].CS.R             /* Message Buffer 25 CS Register */
#define CAN_0_ID25           CAN_0.MB[25].ID.R             /* Message Buffer 25 ID Register */
#define CAN_0_B25            CAN_0.MB[25].DATA.B           /* Message Buffer 25 B Register */
#define CAN_0_H25            CAN_0.MB[25].DATA.H           /* Message Buffer 25 H Register */
#define CAN_0_W25            CAN_0.MB[25].DATA.W           /* Message Buffer 25 W Register */
#define CAN_0_CS26           CAN_0.MB[26].CS.R             /* Message Buffer 26 CS Register */
#define CAN_0_ID26           CAN_0.MB[26].ID.R             /* Message Buffer 26 ID Register */
#define CAN_0_B26            CAN_0.MB[26].DATA.B           /* Message Buffer 26 B Register */
#define CAN_0_H26            CAN_0.MB[26].DATA.H           /* Message Buffer 26 H Register */
#define CAN_0_W26            CAN_0.MB[26].DATA.W           /* Message Buffer 26 W Register */
#define CAN_0_CS27           CAN_0.MB[27].CS.R             /* Message Buffer 27 CS Register */
#define CAN_0_ID27           CAN_0.MB[27].ID.R             /* Message Buffer 27 ID Register */
#define CAN_0_B27            CAN_0.MB[27].DATA.B           /* Message Buffer 27 B Register */
#define CAN_0_H27            CAN_0.MB[27].DATA.H           /* Message Buffer 27 H Register */
#define CAN_0_W27            CAN_0.MB[27].DATA.W           /* Message Buffer 27 W Register */
#define CAN_0_CS28           CAN_0.MB[28].CS.R             /* Message Buffer 28 CS Register */
#define CAN_0_ID28           CAN_0.MB[28].ID.R             /* Message Buffer 28 ID Register */
#define CAN_0_B28            CAN_0.MB[28].DATA.B           /* Message Buffer 28 B Register */
#define CAN_0_H28            CAN_0.MB[28].DATA.H           /* Message Buffer 28 H Register */
#define CAN_0_W28            CAN_0.MB[28].DATA.W           /* Message Buffer 28 W Register */
#define CAN_0_CS29           CAN_0.MB[29].CS.R             /* Message Buffer 29 CS Register */
#define CAN_0_ID29           CAN_0.MB[29].ID.R             /* Message Buffer 29 ID Register */
#define CAN_0_B29            CAN_0.MB[29].DATA.B           /* Message Buffer 29 B Register */
#define CAN_0_H29            CAN_0.MB[29].DATA.H           /* Message Buffer 29 H Register */
#define CAN_0_W29            CAN_0.MB[29].DATA.W           /* Message Buffer 29 W Register */
#define CAN_0_CS30           CAN_0.MB[30].CS.R             /* Message Buffer 30 CS Register */
#define CAN_0_ID30           CAN_0.MB[30].ID.R             /* Message Buffer 30 ID Register */
#define CAN_0_B30            CAN_0.MB[30].DATA.B           /* Message Buffer 30 B Register */
#define CAN_0_H30            CAN_0.MB[30].DATA.H           /* Message Buffer 30 H Register */
#define CAN_0_W30            CAN_0.MB[30].DATA.W           /* Message Buffer 30 W Register */
#define CAN_0_CS31           CAN_0.MB[31].CS.R             /* Message Buffer 31 CS Register */
#define CAN_0_ID31           CAN_0.MB[31].ID.R             /* Message Buffer 31 ID Register */
#define CAN_0_B31            CAN_0.MB[31].DATA.B           /* Message Buffer 31 B Register */
#define CAN_0_H31            CAN_0.MB[31].DATA.H           /* Message Buffer 31 H Register */
#define CAN_0_W31            CAN_0.MB[31].DATA.W           /* Message Buffer 31 W Register */
#define CAN_0_CS32           CAN_0.MB[32].CS.R             /* Message Buffer 32 CS Register */
#define CAN_0_ID32           CAN_0.MB[32].ID.R             /* Message Buffer 32 ID Register */
#define CAN_0_B32            CAN_0.MB[32].DATA.B           /* Message Buffer 32 B Register */
#define CAN_0_H32            CAN_0.MB[32].DATA.H           /* Message Buffer 32 H Register */
#define CAN_0_W32            CAN_0.MB[32].DATA.W           /* Message Buffer 32 W Register */
#define CAN_0_CS33           CAN_0.MB[33].CS.R             /* Message Buffer 33 CS Register */
#define CAN_0_ID33           CAN_0.MB[33].ID.R             /* Message Buffer 33 ID Register */
#define CAN_0_B33            CAN_0.MB[33].DATA.B           /* Message Buffer 33 B Register */
#define CAN_0_H33            CAN_0.MB[33].DATA.H           /* Message Buffer 33 H Register */
#define CAN_0_W33            CAN_0.MB[33].DATA.W           /* Message Buffer 33 W Register */
#define CAN_0_CS34           CAN_0.MB[34].CS.R             /* Message Buffer 34 CS Register */
#define CAN_0_ID34           CAN_0.MB[34].ID.R             /* Message Buffer 34 ID Register */
#define CAN_0_B34            CAN_0.MB[34].DATA.B           /* Message Buffer 34 B Register */
#define CAN_0_H34            CAN_0.MB[34].DATA.H           /* Message Buffer 34 H Register */
#define CAN_0_W34            CAN_0.MB[34].DATA.W           /* Message Buffer 34 W Register */
#define CAN_0_CS35           CAN_0.MB[35].CS.R             /* Message Buffer 35 CS Register */
#define CAN_0_ID35           CAN_0.MB[35].ID.R             /* Message Buffer 35 ID Register */
#define CAN_0_B35            CAN_0.MB[35].DATA.B           /* Message Buffer 35 B Register */
#define CAN_0_H35            CAN_0.MB[35].DATA.H           /* Message Buffer 35 H Register */
#define CAN_0_W35            CAN_0.MB[35].DATA.W           /* Message Buffer 35 W Register */
#define CAN_0_CS36           CAN_0.MB[36].CS.R             /* Message Buffer 36 CS Register */
#define CAN_0_ID36           CAN_0.MB[36].ID.R             /* Message Buffer 36 ID Register */
#define CAN_0_B36            CAN_0.MB[36].DATA.B           /* Message Buffer 36 B Register */
#define CAN_0_H36            CAN_0.MB[36].DATA.H           /* Message Buffer 36 H Register */
#define CAN_0_W36            CAN_0.MB[36].DATA.W           /* Message Buffer 36 W Register */
#define CAN_0_CS37           CAN_0.MB[37].CS.R             /* Message Buffer 37 CS Register */
#define CAN_0_ID37           CAN_0.MB[37].ID.R             /* Message Buffer 37 ID Register */
#define CAN_0_B37            CAN_0.MB[37].DATA.B           /* Message Buffer 37 B Register */
#define CAN_0_H37            CAN_0.MB[37].DATA.H           /* Message Buffer 37 H Register */
#define CAN_0_W37            CAN_0.MB[37].DATA.W           /* Message Buffer 37 W Register */
#define CAN_0_CS38           CAN_0.MB[38].CS.R             /* Message Buffer 38 CS Register */
#define CAN_0_ID38           CAN_0.MB[38].ID.R             /* Message Buffer 38 ID Register */
#define CAN_0_B38            CAN_0.MB[38].DATA.B           /* Message Buffer 38 B Register */
#define CAN_0_H38            CAN_0.MB[38].DATA.H           /* Message Buffer 38 H Register */
#define CAN_0_W38            CAN_0.MB[38].DATA.W           /* Message Buffer 38 W Register */
#define CAN_0_CS39           CAN_0.MB[39].CS.R             /* Message Buffer 39 CS Register */
#define CAN_0_ID39           CAN_0.MB[39].ID.R             /* Message Buffer 39 ID Register */
#define CAN_0_B39            CAN_0.MB[39].DATA.B           /* Message Buffer 39 B Register */
#define CAN_0_H39            CAN_0.MB[39].DATA.H           /* Message Buffer 39 H Register */
#define CAN_0_W39            CAN_0.MB[39].DATA.W           /* Message Buffer 39 W Register */
#define CAN_0_CS40           CAN_0.MB[40].CS.R             /* Message Buffer 40 CS Register */
#define CAN_0_ID40           CAN_0.MB[40].ID.R             /* Message Buffer 40 ID Register */
#define CAN_0_B40            CAN_0.MB[40].DATA.B           /* Message Buffer 40 B Register */
#define CAN_0_H40            CAN_0.MB[40].DATA.H           /* Message Buffer 40 H Register */
#define CAN_0_W40            CAN_0.MB[40].DATA.W           /* Message Buffer 40 W Register */
#define CAN_0_CS41           CAN_0.MB[41].CS.R             /* Message Buffer 41 CS Register */
#define CAN_0_ID41           CAN_0.MB[41].ID.R             /* Message Buffer 41 ID Register */
#define CAN_0_B41            CAN_0.MB[41].DATA.B           /* Message Buffer 41 B Register */
#define CAN_0_H41            CAN_0.MB[41].DATA.H           /* Message Buffer 41 H Register */
#define CAN_0_W41            CAN_0.MB[41].DATA.W           /* Message Buffer 41 W Register */
#define CAN_0_CS42           CAN_0.MB[42].CS.R             /* Message Buffer 42 CS Register */
#define CAN_0_ID42           CAN_0.MB[42].ID.R             /* Message Buffer 42 ID Register */
#define CAN_0_B42            CAN_0.MB[42].DATA.B           /* Message Buffer 42 B Register */
#define CAN_0_H42            CAN_0.MB[42].DATA.H           /* Message Buffer 42 H Register */
#define CAN_0_W42            CAN_0.MB[42].DATA.W           /* Message Buffer 42 W Register */
#define CAN_0_CS43           CAN_0.MB[43].CS.R             /* Message Buffer 43 CS Register */
#define CAN_0_ID43           CAN_0.MB[43].ID.R             /* Message Buffer 43 ID Register */
#define CAN_0_B43            CAN_0.MB[43].DATA.B           /* Message Buffer 43 B Register */
#define CAN_0_H43            CAN_0.MB[43].DATA.H           /* Message Buffer 43 H Register */
#define CAN_0_W43            CAN_0.MB[43].DATA.W           /* Message Buffer 43 W Register */
#define CAN_0_CS44           CAN_0.MB[44].CS.R             /* Message Buffer 44 CS Register */
#define CAN_0_ID44           CAN_0.MB[44].ID.R             /* Message Buffer 44 ID Register */
#define CAN_0_B44            CAN_0.MB[44].DATA.B           /* Message Buffer 44 B Register */
#define CAN_0_H44            CAN_0.MB[44].DATA.H           /* Message Buffer 44 H Register */
#define CAN_0_W44            CAN_0.MB[44].DATA.W           /* Message Buffer 44 W Register */
#define CAN_0_CS45           CAN_0.MB[45].CS.R             /* Message Buffer 45 CS Register */
#define CAN_0_ID45           CAN_0.MB[45].ID.R             /* Message Buffer 45 ID Register */
#define CAN_0_B45            CAN_0.MB[45].DATA.B           /* Message Buffer 45 B Register */
#define CAN_0_H45            CAN_0.MB[45].DATA.H           /* Message Buffer 45 H Register */
#define CAN_0_W45            CAN_0.MB[45].DATA.W           /* Message Buffer 45 W Register */
#define CAN_0_CS46           CAN_0.MB[46].CS.R             /* Message Buffer 46 CS Register */
#define CAN_0_ID46           CAN_0.MB[46].ID.R             /* Message Buffer 46 ID Register */
#define CAN_0_B46            CAN_0.MB[46].DATA.B           /* Message Buffer 46 B Register */
#define CAN_0_H46            CAN_0.MB[46].DATA.H           /* Message Buffer 46 H Register */
#define CAN_0_W46            CAN_0.MB[46].DATA.W           /* Message Buffer 46 W Register */
#define CAN_0_CS47           CAN_0.MB[47].CS.R             /* Message Buffer 47 CS Register */
#define CAN_0_ID47           CAN_0.MB[47].ID.R             /* Message Buffer 47 ID Register */
#define CAN_0_B47            CAN_0.MB[47].DATA.B           /* Message Buffer 47 B Register */
#define CAN_0_H47            CAN_0.MB[47].DATA.H           /* Message Buffer 47 H Register */
#define CAN_0_W47            CAN_0.MB[47].DATA.W           /* Message Buffer 47 W Register */
#define CAN_0_CS48           CAN_0.MB[48].CS.R             /* Message Buffer 48 CS Register */
#define CAN_0_ID48           CAN_0.MB[48].ID.R             /* Message Buffer 48 ID Register */
#define CAN_0_B48            CAN_0.MB[48].DATA.B           /* Message Buffer 48 B Register */
#define CAN_0_H48            CAN_0.MB[48].DATA.H           /* Message Buffer 48 H Register */
#define CAN_0_W48            CAN_0.MB[48].DATA.W           /* Message Buffer 48 W Register */
#define CAN_0_CS49           CAN_0.MB[49].CS.R             /* Message Buffer 49 CS Register */
#define CAN_0_ID49           CAN_0.MB[49].ID.R             /* Message Buffer 49 ID Register */
#define CAN_0_B49            CAN_0.MB[49].DATA.B           /* Message Buffer 49 B Register */
#define CAN_0_H49            CAN_0.MB[49].DATA.H           /* Message Buffer 49 H Register */
#define CAN_0_W49            CAN_0.MB[49].DATA.W           /* Message Buffer 49 W Register */
#define CAN_0_CS50           CAN_0.MB[50].CS.R             /* Message Buffer 50 CS Register */
#define CAN_0_ID50           CAN_0.MB[50].ID.R             /* Message Buffer 50 ID Register */
#define CAN_0_B50            CAN_0.MB[50].DATA.B           /* Message Buffer 50 B Register */
#define CAN_0_H50            CAN_0.MB[50].DATA.H           /* Message Buffer 50 H Register */
#define CAN_0_W50            CAN_0.MB[50].DATA.W           /* Message Buffer 50 W Register */
#define CAN_0_CS51           CAN_0.MB[51].CS.R             /* Message Buffer 51 CS Register */
#define CAN_0_ID51           CAN_0.MB[51].ID.R             /* Message Buffer 51 ID Register */
#define CAN_0_B51            CAN_0.MB[51].DATA.B           /* Message Buffer 51 B Register */
#define CAN_0_H51            CAN_0.MB[51].DATA.H           /* Message Buffer 51 H Register */
#define CAN_0_W51            CAN_0.MB[51].DATA.W           /* Message Buffer 51 W Register */
#define CAN_0_CS52           CAN_0.MB[52].CS.R             /* Message Buffer 52 CS Register */
#define CAN_0_ID52           CAN_0.MB[52].ID.R             /* Message Buffer 52 ID Register */
#define CAN_0_B52            CAN_0.MB[52].DATA.B           /* Message Buffer 52 B Register */
#define CAN_0_H52            CAN_0.MB[52].DATA.H           /* Message Buffer 52 H Register */
#define CAN_0_W52            CAN_0.MB[52].DATA.W           /* Message Buffer 52 W Register */
#define CAN_0_CS53           CAN_0.MB[53].CS.R             /* Message Buffer 53 CS Register */
#define CAN_0_ID53           CAN_0.MB[53].ID.R             /* Message Buffer 53 ID Register */
#define CAN_0_B53            CAN_0.MB[53].DATA.B           /* Message Buffer 53 B Register */
#define CAN_0_H53            CAN_0.MB[53].DATA.H           /* Message Buffer 53 H Register */
#define CAN_0_W53            CAN_0.MB[53].DATA.W           /* Message Buffer 53 W Register */
#define CAN_0_CS54           CAN_0.MB[54].CS.R             /* Message Buffer 54 CS Register */
#define CAN_0_ID54           CAN_0.MB[54].ID.R             /* Message Buffer 54 ID Register */
#define CAN_0_B54            CAN_0.MB[54].DATA.B           /* Message Buffer 54 B Register */
#define CAN_0_H54            CAN_0.MB[54].DATA.H           /* Message Buffer 54 H Register */
#define CAN_0_W54            CAN_0.MB[54].DATA.W           /* Message Buffer 54 W Register */
#define CAN_0_CS55           CAN_0.MB[55].CS.R             /* Message Buffer 55 CS Register */
#define CAN_0_ID55           CAN_0.MB[55].ID.R             /* Message Buffer 55 ID Register */
#define CAN_0_B55            CAN_0.MB[55].DATA.B           /* Message Buffer 55 B Register */
#define CAN_0_H55            CAN_0.MB[55].DATA.H           /* Message Buffer 55 H Register */
#define CAN_0_W55            CAN_0.MB[55].DATA.W           /* Message Buffer 55 W Register */
#define CAN_0_CS56           CAN_0.MB[56].CS.R             /* Message Buffer 56 CS Register */
#define CAN_0_ID56           CAN_0.MB[56].ID.R             /* Message Buffer 56 ID Register */
#define CAN_0_B56            CAN_0.MB[56].DATA.B           /* Message Buffer 56 B Register */
#define CAN_0_H56            CAN_0.MB[56].DATA.H           /* Message Buffer 56 H Register */
#define CAN_0_W56            CAN_0.MB[56].DATA.W           /* Message Buffer 56 W Register */
#define CAN_0_CS57           CAN_0.MB[57].CS.R             /* Message Buffer 57 CS Register */
#define CAN_0_ID57           CAN_0.MB[57].ID.R             /* Message Buffer 57 ID Register */
#define CAN_0_B57            CAN_0.MB[57].DATA.B           /* Message Buffer 57 B Register */
#define CAN_0_H57            CAN_0.MB[57].DATA.H           /* Message Buffer 57 H Register */
#define CAN_0_W57            CAN_0.MB[57].DATA.W           /* Message Buffer 57 W Register */
#define CAN_0_CS58           CAN_0.MB[58].CS.R             /* Message Buffer 58 CS Register */
#define CAN_0_ID58           CAN_0.MB[58].ID.R             /* Message Buffer 58 ID Register */
#define CAN_0_B58            CAN_0.MB[58].DATA.B           /* Message Buffer 58 B Register */
#define CAN_0_H58            CAN_0.MB[58].DATA.H           /* Message Buffer 58 H Register */
#define CAN_0_W58            CAN_0.MB[58].DATA.W           /* Message Buffer 58 W Register */
#define CAN_0_CS59           CAN_0.MB[59].CS.R             /* Message Buffer 59 CS Register */
#define CAN_0_ID59           CAN_0.MB[59].ID.R             /* Message Buffer 59 ID Register */
#define CAN_0_B59            CAN_0.MB[59].DATA.B           /* Message Buffer 59 B Register */
#define CAN_0_H59            CAN_0.MB[59].DATA.H           /* Message Buffer 59 H Register */
#define CAN_0_W59            CAN_0.MB[59].DATA.W           /* Message Buffer 59 W Register */
#define CAN_0_CS60           CAN_0.MB[60].CS.R             /* Message Buffer 60 CS Register */
#define CAN_0_ID60           CAN_0.MB[60].ID.R             /* Message Buffer 60 ID Register */
#define CAN_0_B60            CAN_0.MB[60].DATA.B           /* Message Buffer 60 B Register */
#define CAN_0_H60            CAN_0.MB[60].DATA.H           /* Message Buffer 60 H Register */
#define CAN_0_W60            CAN_0.MB[60].DATA.W           /* Message Buffer 60 W Register */
#define CAN_0_CS61           CAN_0.MB[61].CS.R             /* Message Buffer 61 CS Register */
#define CAN_0_ID61           CAN_0.MB[61].ID.R             /* Message Buffer 61 ID Register */
#define CAN_0_B61            CAN_0.MB[61].DATA.B           /* Message Buffer 61 B Register */
#define CAN_0_H61            CAN_0.MB[61].DATA.H           /* Message Buffer 61 H Register */
#define CAN_0_W61            CAN_0.MB[61].DATA.W           /* Message Buffer 61 W Register */
#define CAN_0_CS62           CAN_0.MB[62].CS.R             /* Message Buffer 62 CS Register */
#define CAN_0_ID62           CAN_0.MB[62].ID.R             /* Message Buffer 62 ID Register */
#define CAN_0_B62            CAN_0.MB[62].DATA.B           /* Message Buffer 62 B Register */
#define CAN_0_H62            CAN_0.MB[62].DATA.H           /* Message Buffer 62 H Register */
#define CAN_0_W62            CAN_0.MB[62].DATA.W           /* Message Buffer 62 W Register */
#define CAN_0_CS63           CAN_0.MB[63].CS.R             /* Message Buffer 63 CS Register */
#define CAN_0_ID63           CAN_0.MB[63].ID.R             /* Message Buffer 63 ID Register */
#define CAN_0_B63            CAN_0.MB[63].DATA.B           /* Message Buffer 63 B Register */
#define CAN_0_H63            CAN_0.MB[63].DATA.H           /* Message Buffer 63 H Register */
#define CAN_0_W63            CAN_0.MB[63].DATA.W           /* Message Buffer 63 W Register */
#define CAN_0_CS64           CAN_0.MB[64].CS.R             /* Message Buffer 64 CS Register */
#define CAN_0_ID64           CAN_0.MB[64].ID.R             /* Message Buffer 64 ID Register */
#define CAN_0_B64            CAN_0.MB[64].DATA.B           /* Message Buffer 64 B Register */
#define CAN_0_H64            CAN_0.MB[64].DATA.H           /* Message Buffer 64 H Register */
#define CAN_0_W64            CAN_0.MB[64].DATA.W           /* Message Buffer 64 W Register */
#define CAN_0_CS65           CAN_0.MB[65].CS.R             /* Message Buffer 65 CS Register */
#define CAN_0_ID65           CAN_0.MB[65].ID.R             /* Message Buffer 65 ID Register */
#define CAN_0_B65            CAN_0.MB[65].DATA.B           /* Message Buffer 65 B Register */
#define CAN_0_H65            CAN_0.MB[65].DATA.H           /* Message Buffer 65 H Register */
#define CAN_0_W65            CAN_0.MB[65].DATA.W           /* Message Buffer 65 W Register */
#define CAN_0_CS66           CAN_0.MB[66].CS.R             /* Message Buffer 66 CS Register */
#define CAN_0_ID66           CAN_0.MB[66].ID.R             /* Message Buffer 66 ID Register */
#define CAN_0_B66            CAN_0.MB[66].DATA.B           /* Message Buffer 66 B Register */
#define CAN_0_H66            CAN_0.MB[66].DATA.H           /* Message Buffer 66 H Register */
#define CAN_0_W66            CAN_0.MB[66].DATA.W           /* Message Buffer 66 W Register */
#define CAN_0_CS67           CAN_0.MB[67].CS.R             /* Message Buffer 67 CS Register */
#define CAN_0_ID67           CAN_0.MB[67].ID.R             /* Message Buffer 67 ID Register */
#define CAN_0_B67            CAN_0.MB[67].DATA.B           /* Message Buffer 67 B Register */
#define CAN_0_H67            CAN_0.MB[67].DATA.H           /* Message Buffer 67 H Register */
#define CAN_0_W67            CAN_0.MB[67].DATA.W           /* Message Buffer 67 W Register */
#define CAN_0_CS68           CAN_0.MB[68].CS.R             /* Message Buffer 68 CS Register */
#define CAN_0_ID68           CAN_0.MB[68].ID.R             /* Message Buffer 68 ID Register */
#define CAN_0_B68            CAN_0.MB[68].DATA.B           /* Message Buffer 68 B Register */
#define CAN_0_H68            CAN_0.MB[68].DATA.H           /* Message Buffer 68 H Register */
#define CAN_0_W68            CAN_0.MB[68].DATA.W           /* Message Buffer 68 W Register */
#define CAN_0_CS69           CAN_0.MB[69].CS.R             /* Message Buffer 69 CS Register */
#define CAN_0_ID69           CAN_0.MB[69].ID.R             /* Message Buffer 69 ID Register */
#define CAN_0_B69            CAN_0.MB[69].DATA.B           /* Message Buffer 69 B Register */
#define CAN_0_H69            CAN_0.MB[69].DATA.H           /* Message Buffer 69 H Register */
#define CAN_0_W69            CAN_0.MB[69].DATA.W           /* Message Buffer 69 W Register */
#define CAN_0_CS70           CAN_0.MB[70].CS.R             /* Message Buffer 70 CS Register */
#define CAN_0_ID70           CAN_0.MB[70].ID.R             /* Message Buffer 70 ID Register */
#define CAN_0_B70            CAN_0.MB[70].DATA.B           /* Message Buffer 70 B Register */
#define CAN_0_H70            CAN_0.MB[70].DATA.H           /* Message Buffer 70 H Register */
#define CAN_0_W70            CAN_0.MB[70].DATA.W           /* Message Buffer 70 W Register */
#define CAN_0_CS71           CAN_0.MB[71].CS.R             /* Message Buffer 71 CS Register */
#define CAN_0_ID71           CAN_0.MB[71].ID.R             /* Message Buffer 71 ID Register */
#define CAN_0_B71            CAN_0.MB[71].DATA.B           /* Message Buffer 71 B Register */
#define CAN_0_H71            CAN_0.MB[71].DATA.H           /* Message Buffer 71 H Register */
#define CAN_0_W71            CAN_0.MB[71].DATA.W           /* Message Buffer 71 W Register */
#define CAN_0_CS72           CAN_0.MB[72].CS.R             /* Message Buffer 72 CS Register */
#define CAN_0_ID72           CAN_0.MB[72].ID.R             /* Message Buffer 72 ID Register */
#define CAN_0_B72            CAN_0.MB[72].DATA.B           /* Message Buffer 72 B Register */
#define CAN_0_H72            CAN_0.MB[72].DATA.H           /* Message Buffer 72 H Register */
#define CAN_0_W72            CAN_0.MB[72].DATA.W           /* Message Buffer 72 W Register */
#define CAN_0_CS73           CAN_0.MB[73].CS.R             /* Message Buffer 73 CS Register */
#define CAN_0_ID73           CAN_0.MB[73].ID.R             /* Message Buffer 73 ID Register */
#define CAN_0_B73            CAN_0.MB[73].DATA.B           /* Message Buffer 73 B Register */
#define CAN_0_H73            CAN_0.MB[73].DATA.H           /* Message Buffer 73 H Register */
#define CAN_0_W73            CAN_0.MB[73].DATA.W           /* Message Buffer 73 W Register */
#define CAN_0_CS74           CAN_0.MB[74].CS.R             /* Message Buffer 74 CS Register */
#define CAN_0_ID74           CAN_0.MB[74].ID.R             /* Message Buffer 74 ID Register */
#define CAN_0_B74            CAN_0.MB[74].DATA.B           /* Message Buffer 74 B Register */
#define CAN_0_H74            CAN_0.MB[74].DATA.H           /* Message Buffer 74 H Register */
#define CAN_0_W74            CAN_0.MB[74].DATA.W           /* Message Buffer 74 W Register */
#define CAN_0_CS75           CAN_0.MB[75].CS.R             /* Message Buffer 75 CS Register */
#define CAN_0_ID75           CAN_0.MB[75].ID.R             /* Message Buffer 75 ID Register */
#define CAN_0_B75            CAN_0.MB[75].DATA.B           /* Message Buffer 75 B Register */
#define CAN_0_H75            CAN_0.MB[75].DATA.H           /* Message Buffer 75 H Register */
#define CAN_0_W75            CAN_0.MB[75].DATA.W           /* Message Buffer 75 W Register */
#define CAN_0_CS76           CAN_0.MB[76].CS.R             /* Message Buffer 76 CS Register */
#define CAN_0_ID76           CAN_0.MB[76].ID.R             /* Message Buffer 76 ID Register */
#define CAN_0_B76            CAN_0.MB[76].DATA.B           /* Message Buffer 76 B Register */
#define CAN_0_H76            CAN_0.MB[76].DATA.H           /* Message Buffer 76 H Register */
#define CAN_0_W76            CAN_0.MB[76].DATA.W           /* Message Buffer 76 W Register */
#define CAN_0_CS77           CAN_0.MB[77].CS.R             /* Message Buffer 77 CS Register */
#define CAN_0_ID77           CAN_0.MB[77].ID.R             /* Message Buffer 77 ID Register */
#define CAN_0_B77            CAN_0.MB[77].DATA.B           /* Message Buffer 77 B Register */
#define CAN_0_H77            CAN_0.MB[77].DATA.H           /* Message Buffer 77 H Register */
#define CAN_0_W77            CAN_0.MB[77].DATA.W           /* Message Buffer 77 W Register */
#define CAN_0_CS78           CAN_0.MB[78].CS.R             /* Message Buffer 78 CS Register */
#define CAN_0_ID78           CAN_0.MB[78].ID.R             /* Message Buffer 78 ID Register */
#define CAN_0_B78            CAN_0.MB[78].DATA.B           /* Message Buffer 78 B Register */
#define CAN_0_H78            CAN_0.MB[78].DATA.H           /* Message Buffer 78 H Register */
#define CAN_0_W78            CAN_0.MB[78].DATA.W           /* Message Buffer 78 W Register */
#define CAN_0_CS79           CAN_0.MB[79].CS.R             /* Message Buffer 79 CS Register */
#define CAN_0_ID79           CAN_0.MB[79].ID.R             /* Message Buffer 79 ID Register */
#define CAN_0_B79            CAN_0.MB[79].DATA.B           /* Message Buffer 79 B Register */
#define CAN_0_H79            CAN_0.MB[79].DATA.H           /* Message Buffer 79 H Register */
#define CAN_0_W79            CAN_0.MB[79].DATA.W           /* Message Buffer 79 W Register */
#define CAN_0_CS80           CAN_0.MB[80].CS.R             /* Message Buffer 80 CS Register */
#define CAN_0_ID80           CAN_0.MB[80].ID.R             /* Message Buffer 80 ID Register */
#define CAN_0_B80            CAN_0.MB[80].DATA.B           /* Message Buffer 80 B Register */
#define CAN_0_H80            CAN_0.MB[80].DATA.H           /* Message Buffer 80 H Register */
#define CAN_0_W80            CAN_0.MB[80].DATA.W           /* Message Buffer 80 W Register */
#define CAN_0_CS81           CAN_0.MB[81].CS.R             /* Message Buffer 81 CS Register */
#define CAN_0_ID81           CAN_0.MB[81].ID.R             /* Message Buffer 81 ID Register */
#define CAN_0_B81            CAN_0.MB[81].DATA.B           /* Message Buffer 81 B Register */
#define CAN_0_H81            CAN_0.MB[81].DATA.H           /* Message Buffer 81 H Register */
#define CAN_0_W81            CAN_0.MB[81].DATA.W           /* Message Buffer 81 W Register */
#define CAN_0_CS82           CAN_0.MB[82].CS.R             /* Message Buffer 82 CS Register */
#define CAN_0_ID82           CAN_0.MB[82].ID.R             /* Message Buffer 82 ID Register */
#define CAN_0_B82            CAN_0.MB[82].DATA.B           /* Message Buffer 82 B Register */
#define CAN_0_H82            CAN_0.MB[82].DATA.H           /* Message Buffer 82 H Register */
#define CAN_0_W82            CAN_0.MB[82].DATA.W           /* Message Buffer 82 W Register */
#define CAN_0_CS83           CAN_0.MB[83].CS.R             /* Message Buffer 83 CS Register */
#define CAN_0_ID83           CAN_0.MB[83].ID.R             /* Message Buffer 83 ID Register */
#define CAN_0_B83            CAN_0.MB[83].DATA.B           /* Message Buffer 83 B Register */
#define CAN_0_H83            CAN_0.MB[83].DATA.H           /* Message Buffer 83 H Register */
#define CAN_0_W83            CAN_0.MB[83].DATA.W           /* Message Buffer 83 W Register */
#define CAN_0_CS84           CAN_0.MB[84].CS.R             /* Message Buffer 84 CS Register */
#define CAN_0_ID84           CAN_0.MB[84].ID.R             /* Message Buffer 84 ID Register */
#define CAN_0_B84            CAN_0.MB[84].DATA.B           /* Message Buffer 84 B Register */
#define CAN_0_H84            CAN_0.MB[84].DATA.H           /* Message Buffer 84 H Register */
#define CAN_0_W84            CAN_0.MB[84].DATA.W           /* Message Buffer 84 W Register */
#define CAN_0_CS85           CAN_0.MB[85].CS.R             /* Message Buffer 85 CS Register */
#define CAN_0_ID85           CAN_0.MB[85].ID.R             /* Message Buffer 85 ID Register */
#define CAN_0_B85            CAN_0.MB[85].DATA.B           /* Message Buffer 85 B Register */
#define CAN_0_H85            CAN_0.MB[85].DATA.H           /* Message Buffer 85 H Register */
#define CAN_0_W85            CAN_0.MB[85].DATA.W           /* Message Buffer 85 W Register */
#define CAN_0_CS86           CAN_0.MB[86].CS.R             /* Message Buffer 86 CS Register */
#define CAN_0_ID86           CAN_0.MB[86].ID.R             /* Message Buffer 86 ID Register */
#define CAN_0_B86            CAN_0.MB[86].DATA.B           /* Message Buffer 86 B Register */
#define CAN_0_H86            CAN_0.MB[86].DATA.H           /* Message Buffer 86 H Register */
#define CAN_0_W86            CAN_0.MB[86].DATA.W           /* Message Buffer 86 W Register */
#define CAN_0_CS87           CAN_0.MB[87].CS.R             /* Message Buffer 87 CS Register */
#define CAN_0_ID87           CAN_0.MB[87].ID.R             /* Message Buffer 87 ID Register */
#define CAN_0_B87            CAN_0.MB[87].DATA.B           /* Message Buffer 87 B Register */
#define CAN_0_H87            CAN_0.MB[87].DATA.H           /* Message Buffer 87 H Register */
#define CAN_0_W87            CAN_0.MB[87].DATA.W           /* Message Buffer 87 W Register */
#define CAN_0_CS88           CAN_0.MB[88].CS.R             /* Message Buffer 88 CS Register */
#define CAN_0_ID88           CAN_0.MB[88].ID.R             /* Message Buffer 88 ID Register */
#define CAN_0_B88            CAN_0.MB[88].DATA.B           /* Message Buffer 88 B Register */
#define CAN_0_H88            CAN_0.MB[88].DATA.H           /* Message Buffer 88 H Register */
#define CAN_0_W848           CAN_0.MB[88].DATA.W           /* Message Buffer 88 W Register */
#define CAN_0_CS89           CAN_0.MB[89].CS.R             /* Message Buffer 89 CS Register */
#define CAN_0_ID89           CAN_0.MB[89].ID.R             /* Message Buffer 89 ID Register */
#define CAN_0_B89            CAN_0.MB[89].DATA.B           /* Message Buffer 89 B Register */
#define CAN_0_H89            CAN_0.MB[89].DATA.H           /* Message Buffer 89 H Register */
#define CAN_0_W89            CAN_0.MB[89].DATA.W           /* Message Buffer 89 W Register */
#define CAN_0_CS90           CAN_0.MB[90].CS.R             /* Message Buffer 90 CS Register */
#define CAN_0_ID90           CAN_0.MB[90].ID.R             /* Message Buffer 90 ID Register */
#define CAN_0_B90            CAN_0.MB[90].DATA.B           /* Message Buffer 90 B Register */
#define CAN_0_H90            CAN_0.MB[90].DATA.H           /* Message Buffer 90 H Register */
#define CAN_0_W90            CAN_0.MB[90].DATA.W           /* Message Buffer 90 W Register */
#define CAN_0_CS91           CAN_0.MB[91].CS.R             /* Message Buffer 91 CS Register */
#define CAN_0_ID91           CAN_0.MB[91].ID.R             /* Message Buffer 91 ID Register */
#define CAN_0_B91            CAN_0.MB[91].DATA.B           /* Message Buffer 91 B Register */
#define CAN_0_H91            CAN_0.MB[91].DATA.H           /* Message Buffer 91 H Register */
#define CAN_0_W91            CAN_0.MB[91].DATA.W           /* Message Buffer 91 W Register */
#define CAN_0_CS92           CAN_0.MB[92].CS.R             /* Message Buffer 92 CS Register */
#define CAN_0_ID92           CAN_0.MB[92].ID.R             /* Message Buffer 92 ID Register */
#define CAN_0_B92            CAN_0.MB[92].DATA.B           /* Message Buffer 92 B Register */
#define CAN_0_H92            CAN_0.MB[92].DATA.H           /* Message Buffer 92 H Register */
#define CAN_0_W92            CAN_0.MB[92].DATA.W           /* Message Buffer 92 W Register */
#define CAN_0_CS93           CAN_0.MB[93].CS.R             /* Message Buffer 93 CS Register */
#define CAN_0_ID93           CAN_0.MB[93].ID.R             /* Message Buffer 93 ID Register */
#define CAN_0_B93            CAN_0.MB[93].DATA.B           /* Message Buffer 93 B Register */
#define CAN_0_H93            CAN_0.MB[93].DATA.H           /* Message Buffer 93 H Register */
#define CAN_0_W93            CAN_0.MB[93].DATA.W           /* Message Buffer 93 W Register */
#define CAN_0_CS94           CAN_0.MB[94].CS.R             /* Message Buffer 94 CS Register */
#define CAN_0_ID94           CAN_0.MB[94].ID.R             /* Message Buffer 94 ID Register */
#define CAN_0_B94            CAN_0.MB[94].DATA.B           /* Message Buffer 94 B Register */
#define CAN_0_H94            CAN_0.MB[94].DATA.H           /* Message Buffer 94 H Register */
#define CAN_0_W94            CAN_0.MB[94].DATA.W           /* Message Buffer 94 W Register */
#define CAN_0_CS95           CAN_0.MB[95].CS.R             /* Message Buffer 95 CS Register */
#define CAN_0_ID95           CAN_0.MB[95].ID.R             /* Message Buffer 95 ID Register */
#define CAN_0_B95            CAN_0.MB[95].DATA.B           /* Message Buffer 95 B Register */
#define CAN_0_H95            CAN_0.MB[95].DATA.H           /* Message Buffer 95 H Register */
#define CAN_0_W95            CAN_0.MB[95].DATA.W           /* Message Buffer 95 W Register */


#define CAN_0_RXIMR0         CAN_0.RXIMR[0].R              /* Rx Individual Mask registers */
#define CAN_0_RXIMR1         CAN_0.RXIMR[1].R              /* Rx Individual Mask registers */
#define CAN_0_RXIMR2         CAN_0.RXIMR[2].R              /* Rx Individual Mask registers */
#define CAN_0_RXIMR3         CAN_0.RXIMR[3].R              /* Rx Individual Mask registers */
#define CAN_0_RXIMR4         CAN_0.RXIMR[4].R              /* Rx Individual Mask registers */
#define CAN_0_RXIMR5         CAN_0.RXIMR[5].R              /* Rx Individual Mask registers */
#define CAN_0_RXIMR6         CAN_0.RXIMR[6].R              /* Rx Individual Mask registers */
#define CAN_0_RXIMR7         CAN_0.RXIMR[7].R              /* Rx Individual Mask registers */
#define CAN_0_RXIMR8         CAN_0.RXIMR[8].R              /* Rx Individual Mask registers */
#define CAN_0_RXIMR9         CAN_0.RXIMR[9].R              /* Rx Individual Mask registers */
#define CAN_0_RXIMR10        CAN_0.RXIMR[10].R             /* Rx Individual Mask registers */
#define CAN_0_RXIMR11        CAN_0.RXIMR[11].R             /* Rx Individual Mask registers */
#define CAN_0_RXIMR12        CAN_0.RXIMR[12].R             /* Rx Individual Mask registers */
#define CAN_0_RXIMR13        CAN_0.RXIMR[13].R             /* Rx Individual Mask registers */
#define CAN_0_RXIMR14        CAN_0.RXIMR[14].R             /* Rx Individual Mask registers */
#define CAN_0_RXIMR15        CAN_0.RXIMR[15].R             /* Rx Individual Mask registers */
#define CAN_0_RXIMR16        CAN_0.RXIMR[16].R             /* Rx Individual Mask registers */
#define CAN_0_RXIMR17        CAN_0.RXIMR[17].R             /* Rx Individual Mask registers */
#define CAN_0_RXIMR18        CAN_0.RXIMR[18].R             /* Rx Individual Mask registers */
#define CAN_0_RXIMR19        CAN_0.RXIMR[19].R             /* Rx Individual Mask registers */
#define CAN_0_RXIMR20        CAN_0.RXIMR[20].R             /* Rx Individual Mask registers */
#define CAN_0_RXIMR21        CAN_0.RXIMR[21].R             /* Rx Individual Mask registers */
#define CAN_0_RXIMR22        CAN_0.RXIMR[22].R             /* Rx Individual Mask registers */
#define CAN_0_RXIMR23        CAN_0.RXIMR[23].R             /* Rx Individual Mask registers */
#define CAN_0_RXIMR24        CAN_0.RXIMR[24].R             /* Rx Individual Mask registers */
#define CAN_0_RXIMR25        CAN_0.RXIMR[25].R             /* Rx Individual Mask registers */
#define CAN_0_RXIMR26        CAN_0.RXIMR[26].R             /* Rx Individual Mask registers */
#define CAN_0_RXIMR27        CAN_0.RXIMR[27].R             /* Rx Individual Mask registers */
#define CAN_0_RXIMR28        CAN_0.RXIMR[28].R             /* Rx Individual Mask registers */
#define CAN_0_RXIMR29        CAN_0.RXIMR[29].R             /* Rx Individual Mask registers */
#define CAN_0_RXIMR30        CAN_0.RXIMR[30].R             /* Rx Individual Mask registers */
#define CAN_0_RXIMR31        CAN_0.RXIMR[31].R             /* Rx Individual Mask registers */
#define CAN_0_RXIMR32        CAN_0.RXIMR[32].R             /* Rx Individual Mask registers */
#define CAN_0_RXIMR33        CAN_0.RXIMR[33].R             /* Rx Individual Mask registers */
#define CAN_0_RXIMR34        CAN_0.RXIMR[34].R             /* Rx Individual Mask registers */
#define CAN_0_RXIMR35        CAN_0.RXIMR[35].R             /* Rx Individual Mask registers */
#define CAN_0_RXIMR36        CAN_0.RXIMR[36].R             /* Rx Individual Mask registers */
#define CAN_0_RXIMR37        CAN_0.RXIMR[37].R             /* Rx Individual Mask registers */
#define CAN_0_RXIMR38        CAN_0.RXIMR[38].R             /* Rx Individual Mask registers */
#define CAN_0_RXIMR39        CAN_0.RXIMR[39].R             /* Rx Individual Mask registers */
#define CAN_0_RXIMR40        CAN_0.RXIMR[40].R             /* Rx Individual Mask registers */
#define CAN_0_RXIMR41        CAN_0.RXIMR[41].R             /* Rx Individual Mask registers */
#define CAN_0_RXIMR42        CAN_0.RXIMR[42].R             /* Rx Individual Mask registers */
#define CAN_0_RXIMR43        CAN_0.RXIMR[43].R             /* Rx Individual Mask registers */
#define CAN_0_RXIMR44        CAN_0.RXIMR[44].R             /* Rx Individual Mask registers */
#define CAN_0_RXIMR45        CAN_0.RXIMR[45].R             /* Rx Individual Mask registers */
#define CAN_0_RXIMR46        CAN_0.RXIMR[46].R             /* Rx Individual Mask registers */
#define CAN_0_RXIMR47        CAN_0.RXIMR[47].R             /* Rx Individual Mask registers */
#define CAN_0_RXIMR48        CAN_0.RXIMR[48].R             /* Rx Individual Mask registers */
#define CAN_0_RXIMR49        CAN_0.RXIMR[49].R             /* Rx Individual Mask registers */
#define CAN_0_RXIMR50        CAN_0.RXIMR[50].R             /* Rx Individual Mask registers */
#define CAN_0_RXIMR51        CAN_0.RXIMR[51].R             /* Rx Individual Mask registers */
#define CAN_0_RXIMR52        CAN_0.RXIMR[52].R             /* Rx Individual Mask registers */
#define CAN_0_RXIMR53        CAN_0.RXIMR[53].R             /* Rx Individual Mask registers */
#define CAN_0_RXIMR54        CAN_0.RXIMR[54].R             /* Rx Individual Mask registers */
#define CAN_0_RXIMR55        CAN_0.RXIMR[55].R             /* Rx Individual Mask registers */
#define CAN_0_RXIMR56        CAN_0.RXIMR[56].R             /* Rx Individual Mask registers */
#define CAN_0_RXIMR57        CAN_0.RXIMR[57].R             /* Rx Individual Mask registers */
#define CAN_0_RXIMR58        CAN_0.RXIMR[58].R             /* Rx Individual Mask registers */
#define CAN_0_RXIMR59        CAN_0.RXIMR[59].R             /* Rx Individual Mask registers */
#define CAN_0_RXIMR60        CAN_0.RXIMR[60].R             /* Rx Individual Mask registers */
#define CAN_0_RXIMR61        CAN_0.RXIMR[61].R             /* Rx Individual Mask registers */
#define CAN_0_RXIMR62        CAN_0.RXIMR[62].R             /* Rx Individual Mask registers */
#define CAN_0_RXIMR63        CAN_0.RXIMR[63].R             /* Rx Individual Mask registers */
#define CAN_0_MECR           CAN_0.MECR.R                  /* Memory Error Control register */
#define CAN_0_ERRIAR         CAN_0.ERRIAR.R                /* Error Injection Address register */
#define CAN_0_ERRIDPR        CAN_0.ERRIDPR.R               /* Error Injection Data Pattern register */
#define CAN_0_ERRIPPR        CAN_0.ERRIPPR.R               /* Error Injection Parity Pattern register */
#define CAN_0_RERRAR         CAN_0.RERRAR.R                /* Error Report Address register */
#define CAN_0_RERRDR         CAN_0.RERRDR.R                /* Error Report Data register */
#define CAN_0_RERRSYNR       CAN_0.RERRSYNR.R              /* Error Report Syndrome register */
#define CAN_0_ERRSR          CAN_0.ERRSR.R                 /* Error Status register */
#define CAN_0_EPRS           CAN_0.EPRS.R                  /* Enhanced CAN Bit Timing Prescalers */
#define CAN_0_ENCBT          CAN_0.ENCBT.R                 /* Enhanced Nominal CAN Bit Timing */
#define CAN_0_EDCBT          CAN_0.EDCBT.R                 /* Enhanced Data Phase CAN bit Timing */
#define CAN_0_ETDC           CAN_0.ETDC.R                  /* Enhanced Transceiver Delay Compensation */
#define CAN_0_FDCTRL         CAN_0.FDCTRL.R                /* CAN FD Control register */
#define CAN_0_FDCBT          CAN_0.FDCBT.R                 /* CAN FD Bit Timing register */
#define CAN_0_FDCRC          CAN_0.FDCRC.R                 /* CAN FD CRC register */
#define CAN_0_ERFCR          CAN_0.ERFCR.R                 /* Enhanced Rx FIFO Control register */
#define CAN_0_ERFIER         CAN_0.ERFIER.R                /* Enhanced Rx FIFO Interrupt Enable register */
#define CAN_0_ERFSR          CAN_0.ERFSR.R                 /* Enhanced Rx FIFO Status register */
#define CAN_0_HR_TIME_STAMP0 CAN_0.HR_TIME_STAMP[0].R      /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP1 CAN_0.HR_TIME_STAMP[1].R      /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP2 CAN_0.HR_TIME_STAMP[2].R      /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP3 CAN_0.HR_TIME_STAMP[3].R      /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP4 CAN_0.HR_TIME_STAMP[4].R      /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP5 CAN_0.HR_TIME_STAMP[5].R      /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP6 CAN_0.HR_TIME_STAMP[6].R      /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP7 CAN_0.HR_TIME_STAMP[7].R      /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP8 CAN_0.HR_TIME_STAMP[8].R      /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP9 CAN_0.HR_TIME_STAMP[9].R      /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP10 CAN_0.HR_TIME_STAMP[10].R    /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP11 CAN_0.HR_TIME_STAMP[11].R    /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP12 CAN_0.HR_TIME_STAMP[12].R    /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP13 CAN_0.HR_TIME_STAMP[13].R    /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP14 CAN_0.HR_TIME_STAMP[14].R    /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP15 CAN_0.HR_TIME_STAMP[15].R    /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP16 CAN_0.HR_TIME_STAMP[16].R    /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP17 CAN_0.HR_TIME_STAMP[17].R    /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP18 CAN_0.HR_TIME_STAMP[18].R    /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP19 CAN_0.HR_TIME_STAMP[19].R    /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP20 CAN_0.HR_TIME_STAMP[20].R    /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP21 CAN_0.HR_TIME_STAMP[21].R    /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP22 CAN_0.HR_TIME_STAMP[22].R    /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP23 CAN_0.HR_TIME_STAMP[23].R    /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP24 CAN_0.HR_TIME_STAMP[24].R    /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP25 CAN_0.HR_TIME_STAMP[25].R    /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP26 CAN_0.HR_TIME_STAMP[26].R    /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP27 CAN_0.HR_TIME_STAMP[27].R    /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP28 CAN_0.HR_TIME_STAMP[28].R    /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP29 CAN_0.HR_TIME_STAMP[29].R    /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP30 CAN_0.HR_TIME_STAMP[30].R    /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP31 CAN_0.HR_TIME_STAMP[31].R    /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP32 CAN_0.HR_TIME_STAMP[32].R    /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP33 CAN_0.HR_TIME_STAMP[33].R    /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP34 CAN_0.HR_TIME_STAMP[34].R    /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP35 CAN_0.HR_TIME_STAMP[35].R    /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP36 CAN_0.HR_TIME_STAMP[36].R    /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP37 CAN_0.HR_TIME_STAMP[37].R    /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP38 CAN_0.HR_TIME_STAMP[38].R    /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP39 CAN_0.HR_TIME_STAMP[39].R    /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP40 CAN_0.HR_TIME_STAMP[40].R    /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP41 CAN_0.HR_TIME_STAMP[41].R    /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP42 CAN_0.HR_TIME_STAMP[42].R    /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP43 CAN_0.HR_TIME_STAMP[43].R    /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP44 CAN_0.HR_TIME_STAMP[44].R    /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP45 CAN_0.HR_TIME_STAMP[45].R    /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP46 CAN_0.HR_TIME_STAMP[46].R    /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP47 CAN_0.HR_TIME_STAMP[47].R    /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP48 CAN_0.HR_TIME_STAMP[48].R    /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP49 CAN_0.HR_TIME_STAMP[49].R    /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP50 CAN_0.HR_TIME_STAMP[50].R    /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP51 CAN_0.HR_TIME_STAMP[51].R    /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP52 CAN_0.HR_TIME_STAMP[52].R    /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP53 CAN_0.HR_TIME_STAMP[53].R    /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP54 CAN_0.HR_TIME_STAMP[54].R    /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP55 CAN_0.HR_TIME_STAMP[55].R    /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP56 CAN_0.HR_TIME_STAMP[56].R    /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP57 CAN_0.HR_TIME_STAMP[57].R    /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP58 CAN_0.HR_TIME_STAMP[58].R    /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP59 CAN_0.HR_TIME_STAMP[59].R    /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP60 CAN_0.HR_TIME_STAMP[60].R    /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP61 CAN_0.HR_TIME_STAMP[61].R    /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP62 CAN_0.HR_TIME_STAMP[62].R    /* High Resolution Time Stamp */
#define CAN_0_HR_TIME_STAMP63 CAN_0.HR_TIME_STAMP[63].R    /* High Resolution Time Stamp */
#define CAN_0_ERFFEL0        CAN_0.ERFFEL[0].R             /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL1        CAN_0.ERFFEL[1].R             /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL2        CAN_0.ERFFEL[2].R             /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL3        CAN_0.ERFFEL[3].R             /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL4        CAN_0.ERFFEL[4].R             /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL5        CAN_0.ERFFEL[5].R             /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL6        CAN_0.ERFFEL[6].R             /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL7        CAN_0.ERFFEL[7].R             /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL8        CAN_0.ERFFEL[8].R             /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL9        CAN_0.ERFFEL[9].R             /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL10       CAN_0.ERFFEL[10].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL11       CAN_0.ERFFEL[11].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL12       CAN_0.ERFFEL[12].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL13       CAN_0.ERFFEL[13].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL14       CAN_0.ERFFEL[14].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL15       CAN_0.ERFFEL[15].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL16       CAN_0.ERFFEL[16].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL17       CAN_0.ERFFEL[17].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL18       CAN_0.ERFFEL[18].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL19       CAN_0.ERFFEL[19].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL20       CAN_0.ERFFEL[20].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL21       CAN_0.ERFFEL[21].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL22       CAN_0.ERFFEL[22].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL23       CAN_0.ERFFEL[23].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL24       CAN_0.ERFFEL[24].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL25       CAN_0.ERFFEL[25].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL26       CAN_0.ERFFEL[26].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL27       CAN_0.ERFFEL[27].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL28       CAN_0.ERFFEL[28].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL29       CAN_0.ERFFEL[29].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL30       CAN_0.ERFFEL[30].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL31       CAN_0.ERFFEL[31].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL32       CAN_0.ERFFEL[32].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL33       CAN_0.ERFFEL[33].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL34       CAN_0.ERFFEL[34].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL35       CAN_0.ERFFEL[35].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL36       CAN_0.ERFFEL[36].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL37       CAN_0.ERFFEL[37].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL38       CAN_0.ERFFEL[38].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL39       CAN_0.ERFFEL[39].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL40       CAN_0.ERFFEL[40].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL41       CAN_0.ERFFEL[41].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL42       CAN_0.ERFFEL[42].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL43       CAN_0.ERFFEL[43].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL44       CAN_0.ERFFEL[44].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL45       CAN_0.ERFFEL[45].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL46       CAN_0.ERFFEL[46].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL47       CAN_0.ERFFEL[47].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL48       CAN_0.ERFFEL[48].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL49       CAN_0.ERFFEL[49].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL50       CAN_0.ERFFEL[50].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL51       CAN_0.ERFFEL[51].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL52       CAN_0.ERFFEL[52].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL53       CAN_0.ERFFEL[53].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL54       CAN_0.ERFFEL[54].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL55       CAN_0.ERFFEL[55].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL56       CAN_0.ERFFEL[56].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL57       CAN_0.ERFFEL[57].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL58       CAN_0.ERFFEL[58].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL59       CAN_0.ERFFEL[59].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL60       CAN_0.ERFFEL[60].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL61       CAN_0.ERFFEL[61].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL62       CAN_0.ERFFEL[62].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL63       CAN_0.ERFFEL[63].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL64       CAN_0.ERFFEL[64].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL65       CAN_0.ERFFEL[65].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL66       CAN_0.ERFFEL[66].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL67       CAN_0.ERFFEL[67].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL68       CAN_0.ERFFEL[68].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL69       CAN_0.ERFFEL[69].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL70       CAN_0.ERFFEL[70].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL71       CAN_0.ERFFEL[71].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL72       CAN_0.ERFFEL[72].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL73       CAN_0.ERFFEL[73].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL74       CAN_0.ERFFEL[74].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL75       CAN_0.ERFFEL[75].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL76       CAN_0.ERFFEL[76].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL77       CAN_0.ERFFEL[77].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL78       CAN_0.ERFFEL[78].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL79       CAN_0.ERFFEL[79].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL80       CAN_0.ERFFEL[80].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL81       CAN_0.ERFFEL[81].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL82       CAN_0.ERFFEL[82].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL83       CAN_0.ERFFEL[83].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL84       CAN_0.ERFFEL[84].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL85       CAN_0.ERFFEL[85].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL86       CAN_0.ERFFEL[86].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL87       CAN_0.ERFFEL[87].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL88       CAN_0.ERFFEL[88].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL89       CAN_0.ERFFEL[89].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL90       CAN_0.ERFFEL[90].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL91       CAN_0.ERFFEL[91].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL92       CAN_0.ERFFEL[92].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL93       CAN_0.ERFFEL[93].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL94       CAN_0.ERFFEL[94].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL95       CAN_0.ERFFEL[95].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL96       CAN_0.ERFFEL[96].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL97       CAN_0.ERFFEL[97].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL98       CAN_0.ERFFEL[98].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL99       CAN_0.ERFFEL[99].R            /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL100      CAN_0.ERFFEL[100].R           /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL101      CAN_0.ERFFEL[101].R           /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL102      CAN_0.ERFFEL[102].R           /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL103      CAN_0.ERFFEL[103].R           /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL104      CAN_0.ERFFEL[104].R           /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL105      CAN_0.ERFFEL[105].R           /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL106      CAN_0.ERFFEL[106].R           /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL107      CAN_0.ERFFEL[107].R           /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL108      CAN_0.ERFFEL[108].R           /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL109      CAN_0.ERFFEL[109].R           /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL110      CAN_0.ERFFEL[110].R           /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL111      CAN_0.ERFFEL[111].R           /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL112      CAN_0.ERFFEL[112].R           /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL113      CAN_0.ERFFEL[113].R           /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL114      CAN_0.ERFFEL[114].R           /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL115      CAN_0.ERFFEL[115].R           /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL116      CAN_0.ERFFEL[116].R           /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL117      CAN_0.ERFFEL[117].R           /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL118      CAN_0.ERFFEL[118].R           /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL119      CAN_0.ERFFEL[119].R           /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL120      CAN_0.ERFFEL[120].R           /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL121      CAN_0.ERFFEL[121].R           /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL122      CAN_0.ERFFEL[122].R           /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL123      CAN_0.ERFFEL[123].R           /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL124      CAN_0.ERFFEL[124].R           /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL125      CAN_0.ERFFEL[125].R           /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL126      CAN_0.ERFFEL[126].R           /* Enhanced Rx FIFO Filter Element */
#define CAN_0_ERFFEL127      CAN_0.ERFFEL[127].R           /* Enhanced Rx FIFO Filter Element */

/* FlexCAN_1 */
#define CAN_1_MCR            CAN_1.MCR.R                   /* Module Configuration register */
#define CAN_1_CTRL1          CAN_1.CTRL1.R                 /* Control 1 register */
#define CAN_1_TIMER          CAN_1.TIMER.R                 /* Free Running Timer */
#define CAN_1_RXMGMASK       CAN_1.RXMGMASK.R              /* Rx Mailboxes Global Mask register */
#define CAN_1_RX14MASK       CAN_1.RX14MASK.R              /* Rx 14 Mask register */
#define CAN_1_RX15MASK       CAN_1.RX15MASK.R              /* Rx 15 Mask register */
#define CAN_1_ECR            CAN_1.ECR.R                   /* Error Counter */
#define CAN_1_ESR1           CAN_1.ESR1.R                  /* Error and Status 1 register */
#define CAN_1_IMASK2         CAN_1.IMASK2.R                /* Interrupt Masks 2 register */
#define CAN_1_IMASK1         CAN_1.IMASK1.R                /* Interrupt Masks 1 register */
#define CAN_1_IFLAG2         CAN_1.IFLAG2.R                /* Interrupt Flags 2 register */
#define CAN_1_IFLAG1         CAN_1.IFLAG1.R                /* Interrupt Flags 1 register */
#define CAN_1_CTRL2          CAN_1.CTRL2.R                 /* Control 2 register */
#define CAN_1_ESR2           CAN_1.ESR2.R                  /* Error and Status 2 register */
#define CAN_1_CRCR           CAN_1.CRCR.R                  /* CRC register */
#define CAN_1_RXFGMASK       CAN_1.RXFGMASK.R              /* Rx FIFO Global Mask register */
#define CAN_1_RXFIR          CAN_1.RXFIR.R                 /* Rx FIFO Information register */
#define CAN_1_CBT            CAN_1.CBT.R                   /* CAN Bit Timing register */
#define CAN_1_CS0            CAN_1.MB[0].CS.R              /* Message Buffer 0 CS Register */
#define CAN_1_ID0            CAN_1.MB[0].ID.R              /* Message Buffer 0 ID Register */
#define CAN_1_B0             CAN_1.MB[0].DATA.B            /* Message Buffer 0 B Register */
#define CAN_1_H0             CAN_1.MB[0].DATA.H            /* Message Buffer 0 H Register */
#define CAN_1_W0             CAN_1.MB[0].DATA.W            /* Message Buffer 0 W Register */
#define CAN_1_CS1            CAN_1.MB[1].CS.R              /* Message Buffer 1 CS Register */
#define CAN_1_ID1            CAN_1.MB[1].ID.R              /* Message Buffer 1 ID Register */
#define CAN_1_B1             CAN_1.MB[1].DATA.B            /* Message Buffer 1 B Register */
#define CAN_1_H1             CAN_1.MB[1].DATA.H            /* Message Buffer 1 H Register */
#define CAN_1_W1             CAN_1.MB[1].DATA.W            /* Message Buffer 1 W Register */
#define CAN_1_CS2            CAN_1.MB[2].CS.R              /* Message Buffer 2 CS Register */
#define CAN_1_ID2            CAN_1.MB[2].ID.R              /* Message Buffer 2 ID Register */
#define CAN_1_B2             CAN_1.MB[2].DATA.B            /* Message Buffer 2 B Register */
#define CAN_1_H2             CAN_1.MB[2].DATA.H            /* Message Buffer 2 H Register */
#define CAN_1_W2             CAN_1.MB[2].DATA.W            /* Message Buffer 2 W Register */
#define CAN_1_CS3            CAN_1.MB[3].CS.R              /* Message Buffer 3 CS Register */
#define CAN_1_ID3            CAN_1.MB[3].ID.R              /* Message Buffer 3 ID Register */
#define CAN_1_B3             CAN_1.MB[3].DATA.B            /* Message Buffer 3 B Register */
#define CAN_1_H3             CAN_1.MB[3].DATA.H            /* Message Buffer 3 H Register */
#define CAN_1_W3             CAN_1.MB[3].DATA.W            /* Message Buffer 3 W Register */
#define CAN_1_CS4            CAN_1.MB[4].CS.R              /* Message Buffer 4 CS Register */
#define CAN_1_ID4            CAN_1.MB[4].ID.R              /* Message Buffer 4 ID Register */
#define CAN_1_B4             CAN_1.MB[4].DATA.B            /* Message Buffer 4 B Register */
#define CAN_1_H4             CAN_1.MB[4].DATA.H            /* Message Buffer 4 H Register */
#define CAN_1_W4             CAN_1.MB[4].DATA.W            /* Message Buffer 4 W Register */
#define CAN_1_CS5            CAN_1.MB[5].CS.R              /* Message Buffer 5 CS Register */
#define CAN_1_ID5            CAN_1.MB[5].ID.R              /* Message Buffer 5 ID Register */
#define CAN_1_B5             CAN_1.MB[5].DATA.B            /* Message Buffer 5 B Register */
#define CAN_1_H5             CAN_1.MB[5].DATA.H            /* Message Buffer 5 H Register */
#define CAN_1_W5             CAN_1.MB[5].DATA.W            /* Message Buffer 5 W Register */
#define CAN_1_CS6            CAN_1.MB[6].CS.R              /* Message Buffer 6 CS Register */
#define CAN_1_ID6            CAN_1.MB[6].ID.R              /* Message Buffer 6 ID Register */
#define CAN_1_B6             CAN_1.MB[6].DATA.B            /* Message Buffer 6 B Register */
#define CAN_1_H6             CAN_1.MB[6].DATA.H            /* Message Buffer 6 H Register */
#define CAN_1_W6             CAN_1.MB[6].DATA.W            /* Message Buffer 6 W Register */
#define CAN_1_CS7            CAN_1.MB[7].CS.R              /* Message Buffer 7 CS Register */
#define CAN_1_ID7            CAN_1.MB[7].ID.R              /* Message Buffer 7 ID Register */
#define CAN_1_B7             CAN_1.MB[7].DATA.B            /* Message Buffer 7 B Register */
#define CAN_1_H7             CAN_1.MB[7].DATA.H            /* Message Buffer 7 H Register */
#define CAN_1_W7             CAN_1.MB[7].DATA.W            /* Message Buffer 7 W Register */
#define CAN_1_CS8            CAN_1.MB[8].CS.R              /* Message Buffer 8 CS Register */
#define CAN_1_ID8            CAN_1.MB[8].ID.R              /* Message Buffer 8 ID Register */
#define CAN_1_B8             CAN_1.MB[8].DATA.B            /* Message Buffer 8 B Register */
#define CAN_1_H8             CAN_1.MB[8].DATA.H            /* Message Buffer 8 H Register */
#define CAN_1_W8             CAN_1.MB[8].DATA.W            /* Message Buffer 8 W Register */
#define CAN_1_CS9            CAN_1.MB[9].CS.R              /* Message Buffer 9 CS Register */
#define CAN_1_ID9            CAN_1.MB[9].ID.R              /* Message Buffer 9 ID Register */
#define CAN_1_B9             CAN_1.MB[9].DATA.B            /* Message Buffer 9 B Register */
#define CAN_1_H9             CAN_1.MB[9].DATA.H            /* Message Buffer 9 H Register */
#define CAN_1_W9             CAN_1.MB[9].DATA.W            /* Message Buffer 9 W Register */
#define CAN_1_CS10           CAN_1.MB[10].CS.R             /* Message Buffer 10 CS Register */
#define CAN_1_ID10           CAN_1.MB[10].ID.R             /* Message Buffer 10 ID Register */
#define CAN_1_B10            CAN_1.MB[10].DATA.B           /* Message Buffer 10 B Register */
#define CAN_1_H10            CAN_1.MB[10].DATA.H           /* Message Buffer 10 H Register */
#define CAN_1_W10            CAN_1.MB[10].DATA.W           /* Message Buffer 10 W Register */
#define CAN_1_CS11           CAN_1.MB[11].CS.R             /* Message Buffer 11 CS Register */
#define CAN_1_ID11           CAN_1.MB[11].ID.R             /* Message Buffer 11 ID Register */
#define CAN_1_B11            CAN_1.MB[11].DATA.B           /* Message Buffer 11 B Register */
#define CAN_1_H11            CAN_1.MB[11].DATA.H           /* Message Buffer 11 H Register */
#define CAN_1_W11            CAN_1.MB[11].DATA.W           /* Message Buffer 11 W Register */
#define CAN_1_CS12           CAN_1.MB[12].CS.R             /* Message Buffer 12 CS Register */
#define CAN_1_ID12           CAN_1.MB[12].ID.R             /* Message Buffer 12 ID Register */
#define CAN_1_B12            CAN_1.MB[12].DATA.B           /* Message Buffer 12 B Register */
#define CAN_1_H12            CAN_1.MB[12].DATA.H           /* Message Buffer 12 H Register */
#define CAN_1_W12            CAN_1.MB[12].DATA.W           /* Message Buffer 12 W Register */
#define CAN_1_CS13           CAN_1.MB[13].CS.R             /* Message Buffer 13 CS Register */
#define CAN_1_ID13           CAN_1.MB[13].ID.R             /* Message Buffer 13 ID Register */
#define CAN_1_B13            CAN_1.MB[13].DATA.B           /* Message Buffer 13 B Register */
#define CAN_1_H13            CAN_1.MB[13].DATA.H           /* Message Buffer 13 H Register */
#define CAN_1_W13            CAN_1.MB[13].DATA.W           /* Message Buffer 13 W Register */
#define CAN_1_CS14           CAN_1.MB[14].CS.R             /* Message Buffer 14 CS Register */
#define CAN_1_ID14           CAN_1.MB[14].ID.R             /* Message Buffer 14 ID Register */
#define CAN_1_B14            CAN_1.MB[14].DATA.B           /* Message Buffer 14 B Register */
#define CAN_1_H14            CAN_1.MB[14].DATA.H           /* Message Buffer 14 H Register */
#define CAN_1_W14            CAN_1.MB[14].DATA.W           /* Message Buffer 14 W Register */
#define CAN_1_CS15           CAN_1.MB[15].CS.R             /* Message Buffer 15 CS Register */
#define CAN_1_ID15           CAN_1.MB[15].ID.R             /* Message Buffer 15 ID Register */
#define CAN_1_B15            CAN_1.MB[15].DATA.B           /* Message Buffer 15 B Register */
#define CAN_1_H15            CAN_1.MB[15].DATA.H           /* Message Buffer 15 H Register */
#define CAN_1_W15            CAN_1.MB[15].DATA.W           /* Message Buffer 15 W Register */
#define CAN_1_CS16           CAN_1.MB[16].CS.R             /* Message Buffer 16 CS Register */
#define CAN_1_ID16           CAN_1.MB[16].ID.R             /* Message Buffer 16 ID Register */
#define CAN_1_B16            CAN_1.MB[16].DATA.B           /* Message Buffer 16 B Register */
#define CAN_1_H16            CAN_1.MB[16].DATA.H           /* Message Buffer 16 H Register */
#define CAN_1_W16            CAN_1.MB[16].DATA.W           /* Message Buffer 16 W Register */
#define CAN_1_CS17           CAN_1.MB[17].CS.R             /* Message Buffer 17 CS Register */
#define CAN_1_ID17           CAN_1.MB[17].ID.R             /* Message Buffer 17 ID Register */
#define CAN_1_B17            CAN_1.MB[17].DATA.B           /* Message Buffer 17 B Register */
#define CAN_1_H17            CAN_1.MB[17].DATA.H           /* Message Buffer 17 H Register */
#define CAN_1_W17            CAN_1.MB[17].DATA.W           /* Message Buffer 17 W Register */
#define CAN_1_CS18           CAN_1.MB[18].CS.R             /* Message Buffer 18 CS Register */
#define CAN_1_ID18           CAN_1.MB[18].ID.R             /* Message Buffer 18 ID Register */
#define CAN_1_B18            CAN_1.MB[18].DATA.B           /* Message Buffer 18 B Register */
#define CAN_1_H18            CAN_1.MB[18].DATA.H           /* Message Buffer 18 H Register */
#define CAN_1_W18            CAN_1.MB[18].DATA.W           /* Message Buffer 18 W Register */
#define CAN_1_CS19           CAN_1.MB[19].CS.R             /* Message Buffer 19 CS Register */
#define CAN_1_ID19           CAN_1.MB[19].ID.R             /* Message Buffer 19 ID Register */
#define CAN_1_B19            CAN_1.MB[19].DATA.B           /* Message Buffer 19 B Register */
#define CAN_1_H19            CAN_1.MB[19].DATA.H           /* Message Buffer 19 H Register */
#define CAN_1_W19            CAN_1.MB[19].DATA.W           /* Message Buffer 19 W Register */
#define CAN_1_CS20           CAN_1.MB[20].CS.R             /* Message Buffer 20 CS Register */
#define CAN_1_ID20           CAN_1.MB[20].ID.R             /* Message Buffer 20 ID Register */
#define CAN_1_B20            CAN_1.MB[20].DATA.B           /* Message Buffer 20 B Register */
#define CAN_1_H20            CAN_1.MB[20].DATA.H           /* Message Buffer 20 H Register */
#define CAN_1_W20            CAN_1.MB[20].DATA.W           /* Message Buffer 20 W Register */
#define CAN_1_CS21           CAN_1.MB[21].CS.R             /* Message Buffer 21 CS Register */
#define CAN_1_ID21           CAN_1.MB[21].ID.R             /* Message Buffer 21 ID Register */
#define CAN_1_B21            CAN_1.MB[21].DATA.B           /* Message Buffer 21 B Register */
#define CAN_1_H21            CAN_1.MB[21].DATA.H           /* Message Buffer 21 H Register */
#define CAN_1_W21            CAN_1.MB[21].DATA.W           /* Message Buffer 21 W Register */
#define CAN_1_CS22           CAN_1.MB[22].CS.R             /* Message Buffer 22 CS Register */
#define CAN_1_ID22           CAN_1.MB[22].ID.R             /* Message Buffer 22 ID Register */
#define CAN_1_B22            CAN_1.MB[22].DATA.B           /* Message Buffer 22 B Register */
#define CAN_1_H22            CAN_1.MB[22].DATA.H           /* Message Buffer 22 H Register */
#define CAN_1_W22            CAN_1.MB[22].DATA.W           /* Message Buffer 22 W Register */
#define CAN_1_CS23           CAN_1.MB[23].CS.R             /* Message Buffer 23 CS Register */
#define CAN_1_ID23           CAN_1.MB[23].ID.R             /* Message Buffer 23 ID Register */
#define CAN_1_B23            CAN_1.MB[23].DATA.B           /* Message Buffer 23 B Register */
#define CAN_1_H23            CAN_1.MB[23].DATA.H           /* Message Buffer 23 H Register */
#define CAN_1_W23            CAN_1.MB[23].DATA.W           /* Message Buffer 23 W Register */
#define CAN_1_CS24           CAN_1.MB[24].CS.R             /* Message Buffer 24 CS Register */
#define CAN_1_ID24           CAN_1.MB[24].ID.R             /* Message Buffer 24 ID Register */
#define CAN_1_B24            CAN_1.MB[24].DATA.B           /* Message Buffer 24 B Register */
#define CAN_1_H24            CAN_1.MB[24].DATA.H           /* Message Buffer 24 H Register */
#define CAN_1_W24            CAN_1.MB[24].DATA.W           /* Message Buffer 24 W Register */
#define CAN_1_CS25           CAN_1.MB[25].CS.R             /* Message Buffer 25 CS Register */
#define CAN_1_ID25           CAN_1.MB[25].ID.R             /* Message Buffer 25 ID Register */
#define CAN_1_B25            CAN_1.MB[25].DATA.B           /* Message Buffer 25 B Register */
#define CAN_1_H25            CAN_1.MB[25].DATA.H           /* Message Buffer 25 H Register */
#define CAN_1_W25            CAN_1.MB[25].DATA.W           /* Message Buffer 25 W Register */
#define CAN_1_CS26           CAN_1.MB[26].CS.R             /* Message Buffer 26 CS Register */
#define CAN_1_ID26           CAN_1.MB[26].ID.R             /* Message Buffer 26 ID Register */
#define CAN_1_B26            CAN_1.MB[26].DATA.B           /* Message Buffer 26 B Register */
#define CAN_1_H26            CAN_1.MB[26].DATA.H           /* Message Buffer 26 H Register */
#define CAN_1_W26            CAN_1.MB[26].DATA.W           /* Message Buffer 26 W Register */
#define CAN_1_CS27           CAN_1.MB[27].CS.R             /* Message Buffer 27 CS Register */
#define CAN_1_ID27           CAN_1.MB[27].ID.R             /* Message Buffer 27 ID Register */
#define CAN_1_B27            CAN_1.MB[27].DATA.B           /* Message Buffer 27 B Register */
#define CAN_1_H27            CAN_1.MB[27].DATA.H           /* Message Buffer 27 H Register */
#define CAN_1_W27            CAN_1.MB[27].DATA.W           /* Message Buffer 27 W Register */
#define CAN_1_CS28           CAN_1.MB[28].CS.R             /* Message Buffer 28 CS Register */
#define CAN_1_ID28           CAN_1.MB[28].ID.R             /* Message Buffer 28 ID Register */
#define CAN_1_B28            CAN_1.MB[28].DATA.B           /* Message Buffer 28 B Register */
#define CAN_1_H28            CAN_1.MB[28].DATA.H           /* Message Buffer 28 H Register */
#define CAN_1_W28            CAN_1.MB[28].DATA.W           /* Message Buffer 28 W Register */
#define CAN_1_CS29           CAN_1.MB[29].CS.R             /* Message Buffer 29 CS Register */
#define CAN_1_ID29           CAN_1.MB[29].ID.R             /* Message Buffer 29 ID Register */
#define CAN_1_B29            CAN_1.MB[29].DATA.B           /* Message Buffer 29 B Register */
#define CAN_1_H29            CAN_1.MB[29].DATA.H           /* Message Buffer 29 H Register */
#define CAN_1_W29            CAN_1.MB[29].DATA.W           /* Message Buffer 29 W Register */
#define CAN_1_CS30           CAN_1.MB[30].CS.R             /* Message Buffer 30 CS Register */
#define CAN_1_ID30           CAN_1.MB[30].ID.R             /* Message Buffer 30 ID Register */
#define CAN_1_B30            CAN_1.MB[30].DATA.B           /* Message Buffer 30 B Register */
#define CAN_1_H30            CAN_1.MB[30].DATA.H           /* Message Buffer 30 H Register */
#define CAN_1_W30            CAN_1.MB[30].DATA.W           /* Message Buffer 30 W Register */
#define CAN_1_CS31           CAN_1.MB[31].CS.R             /* Message Buffer 31 CS Register */
#define CAN_1_ID31           CAN_1.MB[31].ID.R             /* Message Buffer 31 ID Register */
#define CAN_1_B31            CAN_1.MB[31].DATA.B           /* Message Buffer 31 B Register */
#define CAN_1_H31            CAN_1.MB[31].DATA.H           /* Message Buffer 31 H Register */
#define CAN_1_W31            CAN_1.MB[31].DATA.W           /* Message Buffer 31 W Register */
#define CAN_1_CS32           CAN_1.MB[32].CS.R             /* Message Buffer 32 CS Register */
#define CAN_1_ID32           CAN_1.MB[32].ID.R             /* Message Buffer 32 ID Register */
#define CAN_1_B32            CAN_1.MB[32].DATA.B           /* Message Buffer 32 B Register */
#define CAN_1_H32            CAN_1.MB[32].DATA.H           /* Message Buffer 32 H Register */
#define CAN_1_W32            CAN_1.MB[32].DATA.W           /* Message Buffer 32 W Register */
#define CAN_1_CS33           CAN_1.MB[33].CS.R             /* Message Buffer 33 CS Register */
#define CAN_1_ID33           CAN_1.MB[33].ID.R             /* Message Buffer 33 ID Register */
#define CAN_1_B33            CAN_1.MB[33].DATA.B           /* Message Buffer 33 B Register */
#define CAN_1_H33            CAN_1.MB[33].DATA.H           /* Message Buffer 33 H Register */
#define CAN_1_W33            CAN_1.MB[33].DATA.W           /* Message Buffer 33 W Register */
#define CAN_1_CS34           CAN_1.MB[34].CS.R             /* Message Buffer 34 CS Register */
#define CAN_1_ID34           CAN_1.MB[34].ID.R             /* Message Buffer 34 ID Register */
#define CAN_1_B34            CAN_1.MB[34].DATA.B           /* Message Buffer 34 B Register */
#define CAN_1_H34            CAN_1.MB[34].DATA.H           /* Message Buffer 34 H Register */
#define CAN_1_W34            CAN_1.MB[34].DATA.W           /* Message Buffer 34 W Register */
#define CAN_1_CS35           CAN_1.MB[35].CS.R             /* Message Buffer 35 CS Register */
#define CAN_1_ID35           CAN_1.MB[35].ID.R             /* Message Buffer 35 ID Register */
#define CAN_1_B35            CAN_1.MB[35].DATA.B           /* Message Buffer 35 B Register */
#define CAN_1_H35            CAN_1.MB[35].DATA.H           /* Message Buffer 35 H Register */
#define CAN_1_W35            CAN_1.MB[35].DATA.W           /* Message Buffer 35 W Register */
#define CAN_1_CS36           CAN_1.MB[36].CS.R             /* Message Buffer 36 CS Register */
#define CAN_1_ID36           CAN_1.MB[36].ID.R             /* Message Buffer 36 ID Register */
#define CAN_1_B36            CAN_1.MB[36].DATA.B           /* Message Buffer 36 B Register */
#define CAN_1_H36            CAN_1.MB[36].DATA.H           /* Message Buffer 36 H Register */
#define CAN_1_W36            CAN_1.MB[36].DATA.W           /* Message Buffer 36 W Register */
#define CAN_1_CS37           CAN_1.MB[37].CS.R             /* Message Buffer 37 CS Register */
#define CAN_1_ID37           CAN_1.MB[37].ID.R             /* Message Buffer 37 ID Register */
#define CAN_1_B37            CAN_1.MB[37].DATA.B           /* Message Buffer 37 B Register */
#define CAN_1_H37            CAN_1.MB[37].DATA.H           /* Message Buffer 37 H Register */
#define CAN_1_W37            CAN_1.MB[37].DATA.W           /* Message Buffer 37 W Register */
#define CAN_1_CS38           CAN_1.MB[38].CS.R             /* Message Buffer 38 CS Register */
#define CAN_1_ID38           CAN_1.MB[38].ID.R             /* Message Buffer 38 ID Register */
#define CAN_1_B38            CAN_1.MB[38].DATA.B           /* Message Buffer 38 B Register */
#define CAN_1_H38            CAN_1.MB[38].DATA.H           /* Message Buffer 38 H Register */
#define CAN_1_W38            CAN_1.MB[38].DATA.W           /* Message Buffer 38 W Register */
#define CAN_1_CS39           CAN_1.MB[39].CS.R             /* Message Buffer 39 CS Register */
#define CAN_1_ID39           CAN_1.MB[39].ID.R             /* Message Buffer 39 ID Register */
#define CAN_1_B39            CAN_1.MB[39].DATA.B           /* Message Buffer 39 B Register */
#define CAN_1_H39            CAN_1.MB[39].DATA.H           /* Message Buffer 39 H Register */
#define CAN_1_W39            CAN_1.MB[39].DATA.W           /* Message Buffer 39 W Register */
#define CAN_1_CS40           CAN_1.MB[40].CS.R             /* Message Buffer 40 CS Register */
#define CAN_1_ID40           CAN_1.MB[40].ID.R             /* Message Buffer 40 ID Register */
#define CAN_1_B40            CAN_1.MB[40].DATA.B           /* Message Buffer 40 B Register */
#define CAN_1_H40            CAN_1.MB[40].DATA.H           /* Message Buffer 40 H Register */
#define CAN_1_W40            CAN_1.MB[40].DATA.W           /* Message Buffer 40 W Register */
#define CAN_1_CS41           CAN_1.MB[41].CS.R             /* Message Buffer 41 CS Register */
#define CAN_1_ID41           CAN_1.MB[41].ID.R             /* Message Buffer 41 ID Register */
#define CAN_1_B41            CAN_1.MB[41].DATA.B           /* Message Buffer 41 B Register */
#define CAN_1_H41            CAN_1.MB[41].DATA.H           /* Message Buffer 41 H Register */
#define CAN_1_W41            CAN_1.MB[41].DATA.W           /* Message Buffer 41 W Register */
#define CAN_1_CS42           CAN_1.MB[42].CS.R             /* Message Buffer 42 CS Register */
#define CAN_1_ID42           CAN_1.MB[42].ID.R             /* Message Buffer 42 ID Register */
#define CAN_1_B42            CAN_1.MB[42].DATA.B           /* Message Buffer 42 B Register */
#define CAN_1_H42            CAN_1.MB[42].DATA.H           /* Message Buffer 42 H Register */
#define CAN_1_W42            CAN_1.MB[42].DATA.W           /* Message Buffer 42 W Register */
#define CAN_1_CS43           CAN_1.MB[43].CS.R             /* Message Buffer 43 CS Register */
#define CAN_1_ID43           CAN_1.MB[43].ID.R             /* Message Buffer 43 ID Register */
#define CAN_1_B43            CAN_1.MB[43].DATA.B           /* Message Buffer 43 B Register */
#define CAN_1_H43            CAN_1.MB[43].DATA.H           /* Message Buffer 43 H Register */
#define CAN_1_W43            CAN_1.MB[43].DATA.W           /* Message Buffer 43 W Register */
#define CAN_1_CS44           CAN_1.MB[44].CS.R             /* Message Buffer 44 CS Register */
#define CAN_1_ID44           CAN_1.MB[44].ID.R             /* Message Buffer 44 ID Register */
#define CAN_1_B44            CAN_1.MB[44].DATA.B           /* Message Buffer 44 B Register */
#define CAN_1_H44            CAN_1.MB[44].DATA.H           /* Message Buffer 44 H Register */
#define CAN_1_W44            CAN_1.MB[44].DATA.W           /* Message Buffer 44 W Register */
#define CAN_1_CS45           CAN_1.MB[45].CS.R             /* Message Buffer 45 CS Register */
#define CAN_1_ID45           CAN_1.MB[45].ID.R             /* Message Buffer 45 ID Register */
#define CAN_1_B45            CAN_1.MB[45].DATA.B           /* Message Buffer 45 B Register */
#define CAN_1_H45            CAN_1.MB[45].DATA.H           /* Message Buffer 45 H Register */
#define CAN_1_W45            CAN_1.MB[45].DATA.W           /* Message Buffer 45 W Register */
#define CAN_1_CS46           CAN_1.MB[46].CS.R             /* Message Buffer 46 CS Register */
#define CAN_1_ID46           CAN_1.MB[46].ID.R             /* Message Buffer 46 ID Register */
#define CAN_1_B46            CAN_1.MB[46].DATA.B           /* Message Buffer 46 B Register */
#define CAN_1_H46            CAN_1.MB[46].DATA.H           /* Message Buffer 46 H Register */
#define CAN_1_W46            CAN_1.MB[46].DATA.W           /* Message Buffer 46 W Register */
#define CAN_1_CS47           CAN_1.MB[47].CS.R             /* Message Buffer 47 CS Register */
#define CAN_1_ID47           CAN_1.MB[47].ID.R             /* Message Buffer 47 ID Register */
#define CAN_1_B47            CAN_1.MB[47].DATA.B           /* Message Buffer 47 B Register */
#define CAN_1_H47            CAN_1.MB[47].DATA.H           /* Message Buffer 47 H Register */
#define CAN_1_W47            CAN_1.MB[47].DATA.W           /* Message Buffer 47 W Register */
#define CAN_1_CS48           CAN_1.MB[48].CS.R             /* Message Buffer 48 CS Register */
#define CAN_1_ID48           CAN_1.MB[48].ID.R             /* Message Buffer 48 ID Register */
#define CAN_1_B48            CAN_1.MB[48].DATA.B           /* Message Buffer 48 B Register */
#define CAN_1_H48            CAN_1.MB[48].DATA.H           /* Message Buffer 48 H Register */
#define CAN_1_W48            CAN_1.MB[48].DATA.W           /* Message Buffer 48 W Register */
#define CAN_1_CS49           CAN_1.MB[49].CS.R             /* Message Buffer 49 CS Register */
#define CAN_1_ID49           CAN_1.MB[49].ID.R             /* Message Buffer 49 ID Register */
#define CAN_1_B49            CAN_1.MB[49].DATA.B           /* Message Buffer 49 B Register */
#define CAN_1_H49            CAN_1.MB[49].DATA.H           /* Message Buffer 49 H Register */
#define CAN_1_W49            CAN_1.MB[49].DATA.W           /* Message Buffer 49 W Register */
#define CAN_1_CS50           CAN_1.MB[50].CS.R             /* Message Buffer 50 CS Register */
#define CAN_1_ID50           CAN_1.MB[50].ID.R             /* Message Buffer 50 ID Register */
#define CAN_1_B50            CAN_1.MB[50].DATA.B           /* Message Buffer 50 B Register */
#define CAN_1_H50            CAN_1.MB[50].DATA.H           /* Message Buffer 50 H Register */
#define CAN_1_W50            CAN_1.MB[50].DATA.W           /* Message Buffer 50 W Register */
#define CAN_1_CS51           CAN_1.MB[51].CS.R             /* Message Buffer 51 CS Register */
#define CAN_1_ID51           CAN_1.MB[51].ID.R             /* Message Buffer 51 ID Register */
#define CAN_1_B51            CAN_1.MB[51].DATA.B           /* Message Buffer 51 B Register */
#define CAN_1_H51            CAN_1.MB[51].DATA.H           /* Message Buffer 51 H Register */
#define CAN_1_W51            CAN_1.MB[51].DATA.W           /* Message Buffer 51 W Register */
#define CAN_1_CS52           CAN_1.MB[52].CS.R             /* Message Buffer 52 CS Register */
#define CAN_1_ID52           CAN_1.MB[52].ID.R             /* Message Buffer 52 ID Register */
#define CAN_1_B52            CAN_1.MB[52].DATA.B           /* Message Buffer 52 B Register */
#define CAN_1_H52            CAN_1.MB[52].DATA.H           /* Message Buffer 52 H Register */
#define CAN_1_W52            CAN_1.MB[52].DATA.W           /* Message Buffer 52 W Register */
#define CAN_1_CS53           CAN_1.MB[53].CS.R             /* Message Buffer 53 CS Register */
#define CAN_1_ID53           CAN_1.MB[53].ID.R             /* Message Buffer 53 ID Register */
#define CAN_1_B53            CAN_1.MB[53].DATA.B           /* Message Buffer 53 B Register */
#define CAN_1_H53            CAN_1.MB[53].DATA.H           /* Message Buffer 53 H Register */
#define CAN_1_W53            CAN_1.MB[53].DATA.W           /* Message Buffer 53 W Register */
#define CAN_1_CS54           CAN_1.MB[54].CS.R             /* Message Buffer 54 CS Register */
#define CAN_1_ID54           CAN_1.MB[54].ID.R             /* Message Buffer 54 ID Register */
#define CAN_1_B54            CAN_1.MB[54].DATA.B           /* Message Buffer 54 B Register */
#define CAN_1_H54            CAN_1.MB[54].DATA.H           /* Message Buffer 54 H Register */
#define CAN_1_W54            CAN_1.MB[54].DATA.W           /* Message Buffer 54 W Register */
#define CAN_1_CS55           CAN_1.MB[55].CS.R             /* Message Buffer 55 CS Register */
#define CAN_1_ID55           CAN_1.MB[55].ID.R             /* Message Buffer 55 ID Register */
#define CAN_1_B55            CAN_1.MB[55].DATA.B           /* Message Buffer 55 B Register */
#define CAN_1_H55            CAN_1.MB[55].DATA.H           /* Message Buffer 55 H Register */
#define CAN_1_W55            CAN_1.MB[55].DATA.W           /* Message Buffer 55 W Register */
#define CAN_1_CS56           CAN_1.MB[56].CS.R             /* Message Buffer 56 CS Register */
#define CAN_1_ID56           CAN_1.MB[56].ID.R             /* Message Buffer 56 ID Register */
#define CAN_1_B56            CAN_1.MB[56].DATA.B           /* Message Buffer 56 B Register */
#define CAN_1_H56            CAN_1.MB[56].DATA.H           /* Message Buffer 56 H Register */
#define CAN_1_W56            CAN_1.MB[56].DATA.W           /* Message Buffer 56 W Register */
#define CAN_1_CS57           CAN_1.MB[57].CS.R             /* Message Buffer 57 CS Register */
#define CAN_1_ID57           CAN_1.MB[57].ID.R             /* Message Buffer 57 ID Register */
#define CAN_1_B57            CAN_1.MB[57].DATA.B           /* Message Buffer 57 B Register */
#define CAN_1_H57            CAN_1.MB[57].DATA.H           /* Message Buffer 57 H Register */
#define CAN_1_W57            CAN_1.MB[57].DATA.W           /* Message Buffer 57 W Register */
#define CAN_1_CS58           CAN_1.MB[58].CS.R             /* Message Buffer 58 CS Register */
#define CAN_1_ID58           CAN_1.MB[58].ID.R             /* Message Buffer 58 ID Register */
#define CAN_1_B58            CAN_1.MB[58].DATA.B           /* Message Buffer 58 B Register */
#define CAN_1_H58            CAN_1.MB[58].DATA.H           /* Message Buffer 58 H Register */
#define CAN_1_W58            CAN_1.MB[58].DATA.W           /* Message Buffer 58 W Register */
#define CAN_1_CS59           CAN_1.MB[59].CS.R             /* Message Buffer 59 CS Register */
#define CAN_1_ID59           CAN_1.MB[59].ID.R             /* Message Buffer 59 ID Register */
#define CAN_1_B59            CAN_1.MB[59].DATA.B           /* Message Buffer 59 B Register */
#define CAN_1_H59            CAN_1.MB[59].DATA.H           /* Message Buffer 59 H Register */
#define CAN_1_W59            CAN_1.MB[59].DATA.W           /* Message Buffer 59 W Register */
#define CAN_1_CS60           CAN_1.MB[60].CS.R             /* Message Buffer 60 CS Register */
#define CAN_1_ID60           CAN_1.MB[60].ID.R             /* Message Buffer 60 ID Register */
#define CAN_1_B60            CAN_1.MB[60].DATA.B           /* Message Buffer 60 B Register */
#define CAN_1_H60            CAN_1.MB[60].DATA.H           /* Message Buffer 60 H Register */
#define CAN_1_W60            CAN_1.MB[60].DATA.W           /* Message Buffer 60 W Register */
#define CAN_1_CS61           CAN_1.MB[61].CS.R             /* Message Buffer 61 CS Register */
#define CAN_1_ID61           CAN_1.MB[61].ID.R             /* Message Buffer 61 ID Register */
#define CAN_1_B61            CAN_1.MB[61].DATA.B           /* Message Buffer 61 B Register */
#define CAN_1_H61            CAN_1.MB[61].DATA.H           /* Message Buffer 61 H Register */
#define CAN_1_W61            CAN_1.MB[61].DATA.W           /* Message Buffer 61 W Register */
#define CAN_1_CS62           CAN_1.MB[62].CS.R             /* Message Buffer 62 CS Register */
#define CAN_1_ID62           CAN_1.MB[62].ID.R             /* Message Buffer 62 ID Register */
#define CAN_1_B62            CAN_1.MB[62].DATA.B           /* Message Buffer 62 B Register */
#define CAN_1_H62            CAN_1.MB[62].DATA.H           /* Message Buffer 62 H Register */
#define CAN_1_W62            CAN_1.MB[62].DATA.W           /* Message Buffer 62 W Register */
#define CAN_1_CS63           CAN_1.MB[63].CS.R             /* Message Buffer 63 CS Register */
#define CAN_1_ID63           CAN_1.MB[63].ID.R             /* Message Buffer 63 ID Register */
#define CAN_1_B63            CAN_1.MB[63].DATA.B           /* Message Buffer 63 B Register */
#define CAN_1_H63            CAN_1.MB[63].DATA.H           /* Message Buffer 63 H Register */
#define CAN_1_W63            CAN_1.MB[63].DATA.W           /* Message Buffer 63 W Register */



#define CAN_1_RXIMR0         CAN_1.RXIMR[0].R              /* Rx Individual Mask registers */
#define CAN_1_RXIMR1         CAN_1.RXIMR[1].R              /* Rx Individual Mask registers */
#define CAN_1_RXIMR2         CAN_1.RXIMR[2].R              /* Rx Individual Mask registers */
#define CAN_1_RXIMR3         CAN_1.RXIMR[3].R              /* Rx Individual Mask registers */
#define CAN_1_RXIMR4         CAN_1.RXIMR[4].R              /* Rx Individual Mask registers */
#define CAN_1_RXIMR5         CAN_1.RXIMR[5].R              /* Rx Individual Mask registers */
#define CAN_1_RXIMR6         CAN_1.RXIMR[6].R              /* Rx Individual Mask registers */
#define CAN_1_RXIMR7         CAN_1.RXIMR[7].R              /* Rx Individual Mask registers */
#define CAN_1_RXIMR8         CAN_1.RXIMR[8].R              /* Rx Individual Mask registers */
#define CAN_1_RXIMR9         CAN_1.RXIMR[9].R              /* Rx Individual Mask registers */
#define CAN_1_RXIMR10        CAN_1.RXIMR[10].R             /* Rx Individual Mask registers */
#define CAN_1_RXIMR11        CAN_1.RXIMR[11].R             /* Rx Individual Mask registers */
#define CAN_1_RXIMR12        CAN_1.RXIMR[12].R             /* Rx Individual Mask registers */
#define CAN_1_RXIMR13        CAN_1.RXIMR[13].R             /* Rx Individual Mask registers */
#define CAN_1_RXIMR14        CAN_1.RXIMR[14].R             /* Rx Individual Mask registers */
#define CAN_1_RXIMR15        CAN_1.RXIMR[15].R             /* Rx Individual Mask registers */
#define CAN_1_RXIMR16        CAN_1.RXIMR[16].R             /* Rx Individual Mask registers */
#define CAN_1_RXIMR17        CAN_1.RXIMR[17].R             /* Rx Individual Mask registers */
#define CAN_1_RXIMR18        CAN_1.RXIMR[18].R             /* Rx Individual Mask registers */
#define CAN_1_RXIMR19        CAN_1.RXIMR[19].R             /* Rx Individual Mask registers */
#define CAN_1_RXIMR20        CAN_1.RXIMR[20].R             /* Rx Individual Mask registers */
#define CAN_1_RXIMR21        CAN_1.RXIMR[21].R             /* Rx Individual Mask registers */
#define CAN_1_RXIMR22        CAN_1.RXIMR[22].R             /* Rx Individual Mask registers */
#define CAN_1_RXIMR23        CAN_1.RXIMR[23].R             /* Rx Individual Mask registers */
#define CAN_1_RXIMR24        CAN_1.RXIMR[24].R             /* Rx Individual Mask registers */
#define CAN_1_RXIMR25        CAN_1.RXIMR[25].R             /* Rx Individual Mask registers */
#define CAN_1_RXIMR26        CAN_1.RXIMR[26].R             /* Rx Individual Mask registers */
#define CAN_1_RXIMR27        CAN_1.RXIMR[27].R             /* Rx Individual Mask registers */
#define CAN_1_RXIMR28        CAN_1.RXIMR[28].R             /* Rx Individual Mask registers */
#define CAN_1_RXIMR29        CAN_1.RXIMR[29].R             /* Rx Individual Mask registers */
#define CAN_1_RXIMR30        CAN_1.RXIMR[30].R             /* Rx Individual Mask registers */
#define CAN_1_RXIMR31        CAN_1.RXIMR[31].R             /* Rx Individual Mask registers */
#define CAN_1_RXIMR32        CAN_1.RXIMR[32].R             /* Rx Individual Mask registers */
#define CAN_1_RXIMR33        CAN_1.RXIMR[33].R             /* Rx Individual Mask registers */
#define CAN_1_RXIMR34        CAN_1.RXIMR[34].R             /* Rx Individual Mask registers */
#define CAN_1_RXIMR35        CAN_1.RXIMR[35].R             /* Rx Individual Mask registers */
#define CAN_1_RXIMR36        CAN_1.RXIMR[36].R             /* Rx Individual Mask registers */
#define CAN_1_RXIMR37        CAN_1.RXIMR[37].R             /* Rx Individual Mask registers */
#define CAN_1_RXIMR38        CAN_1.RXIMR[38].R             /* Rx Individual Mask registers */
#define CAN_1_RXIMR39        CAN_1.RXIMR[39].R             /* Rx Individual Mask registers */
#define CAN_1_RXIMR40        CAN_1.RXIMR[40].R             /* Rx Individual Mask registers */
#define CAN_1_RXIMR41        CAN_1.RXIMR[41].R             /* Rx Individual Mask registers */
#define CAN_1_RXIMR42        CAN_1.RXIMR[42].R             /* Rx Individual Mask registers */
#define CAN_1_RXIMR43        CAN_1.RXIMR[43].R             /* Rx Individual Mask registers */
#define CAN_1_RXIMR44        CAN_1.RXIMR[44].R             /* Rx Individual Mask registers */
#define CAN_1_RXIMR45        CAN_1.RXIMR[45].R             /* Rx Individual Mask registers */
#define CAN_1_RXIMR46        CAN_1.RXIMR[46].R             /* Rx Individual Mask registers */
#define CAN_1_RXIMR47        CAN_1.RXIMR[47].R             /* Rx Individual Mask registers */
#define CAN_1_RXIMR48        CAN_1.RXIMR[48].R             /* Rx Individual Mask registers */
#define CAN_1_RXIMR49        CAN_1.RXIMR[49].R             /* Rx Individual Mask registers */
#define CAN_1_RXIMR50        CAN_1.RXIMR[50].R             /* Rx Individual Mask registers */
#define CAN_1_RXIMR51        CAN_1.RXIMR[51].R             /* Rx Individual Mask registers */
#define CAN_1_RXIMR52        CAN_1.RXIMR[52].R             /* Rx Individual Mask registers */
#define CAN_1_RXIMR53        CAN_1.RXIMR[53].R             /* Rx Individual Mask registers */
#define CAN_1_RXIMR54        CAN_1.RXIMR[54].R             /* Rx Individual Mask registers */
#define CAN_1_RXIMR55        CAN_1.RXIMR[55].R             /* Rx Individual Mask registers */
#define CAN_1_RXIMR56        CAN_1.RXIMR[56].R             /* Rx Individual Mask registers */
#define CAN_1_RXIMR57        CAN_1.RXIMR[57].R             /* Rx Individual Mask registers */
#define CAN_1_RXIMR58        CAN_1.RXIMR[58].R             /* Rx Individual Mask registers */
#define CAN_1_RXIMR59        CAN_1.RXIMR[59].R             /* Rx Individual Mask registers */
#define CAN_1_RXIMR60        CAN_1.RXIMR[60].R             /* Rx Individual Mask registers */
#define CAN_1_RXIMR61        CAN_1.RXIMR[61].R             /* Rx Individual Mask registers */
#define CAN_1_RXIMR62        CAN_1.RXIMR[62].R             /* Rx Individual Mask registers */
#define CAN_1_RXIMR63        CAN_1.RXIMR[63].R             /* Rx Individual Mask registers */
#define CAN_1_MECR           CAN_1.MECR.R                  /* Memory Error Control register */
#define CAN_1_ERRIAR         CAN_1.ERRIAR.R                /* Error Injection Address register */
#define CAN_1_ERRIDPR        CAN_1.ERRIDPR.R               /* Error Injection Data Pattern register */
#define CAN_1_ERRIPPR        CAN_1.ERRIPPR.R               /* Error Injection Parity Pattern register */
#define CAN_1_RERRAR         CAN_1.RERRAR.R                /* Error Report Address register */
#define CAN_1_RERRDR         CAN_1.RERRDR.R                /* Error Report Data register */
#define CAN_1_RERRSYNR       CAN_1.RERRSYNR.R              /* Error Report Syndrome register */
#define CAN_1_ERRSR          CAN_1.ERRSR.R                 /* Error Status register */
#define CAN_1_EPRS           CAN_1.EPRS.R                  /* Enhanced CAN Bit Timing Prescalers */
#define CAN_1_ENCBT          CAN_1.ENCBT.R                 /* Enhanced Nominal CAN Bit Timing */
#define CAN_1_EDCBT          CAN_1.EDCBT.R                 /* Enhanced Data Phase CAN bit Timing */
#define CAN_1_ETDC           CAN_1.ETDC.R                  /* Enhanced Transceiver Delay Compensation */
#define CAN_1_FDCTRL         CAN_1.FDCTRL.R                /* CAN FD Control register */
#define CAN_1_FDCBT          CAN_1.FDCBT.R                 /* CAN FD Bit Timing register */
#define CAN_1_FDCRC          CAN_1.FDCRC.R                 /* CAN FD CRC register */
#define CAN_1_HR_TIME_STAMP0 CAN_1.HR_TIME_STAMP[0].R      /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP1 CAN_1.HR_TIME_STAMP[1].R      /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP2 CAN_1.HR_TIME_STAMP[2].R      /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP3 CAN_1.HR_TIME_STAMP[3].R      /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP4 CAN_1.HR_TIME_STAMP[4].R      /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP5 CAN_1.HR_TIME_STAMP[5].R      /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP6 CAN_1.HR_TIME_STAMP[6].R      /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP7 CAN_1.HR_TIME_STAMP[7].R      /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP8 CAN_1.HR_TIME_STAMP[8].R      /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP9 CAN_1.HR_TIME_STAMP[9].R      /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP10 CAN_1.HR_TIME_STAMP[10].R    /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP11 CAN_1.HR_TIME_STAMP[11].R    /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP12 CAN_1.HR_TIME_STAMP[12].R    /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP13 CAN_1.HR_TIME_STAMP[13].R    /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP14 CAN_1.HR_TIME_STAMP[14].R    /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP15 CAN_1.HR_TIME_STAMP[15].R    /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP16 CAN_1.HR_TIME_STAMP[16].R    /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP17 CAN_1.HR_TIME_STAMP[17].R    /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP18 CAN_1.HR_TIME_STAMP[18].R    /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP19 CAN_1.HR_TIME_STAMP[19].R    /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP20 CAN_1.HR_TIME_STAMP[20].R    /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP21 CAN_1.HR_TIME_STAMP[21].R    /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP22 CAN_1.HR_TIME_STAMP[22].R    /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP23 CAN_1.HR_TIME_STAMP[23].R    /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP24 CAN_1.HR_TIME_STAMP[24].R    /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP25 CAN_1.HR_TIME_STAMP[25].R    /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP26 CAN_1.HR_TIME_STAMP[26].R    /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP27 CAN_1.HR_TIME_STAMP[27].R    /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP28 CAN_1.HR_TIME_STAMP[28].R    /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP29 CAN_1.HR_TIME_STAMP[29].R    /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP30 CAN_1.HR_TIME_STAMP[30].R    /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP31 CAN_1.HR_TIME_STAMP[31].R    /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP32 CAN_1.HR_TIME_STAMP[32].R    /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP33 CAN_1.HR_TIME_STAMP[33].R    /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP34 CAN_1.HR_TIME_STAMP[34].R    /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP35 CAN_1.HR_TIME_STAMP[35].R    /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP36 CAN_1.HR_TIME_STAMP[36].R    /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP37 CAN_1.HR_TIME_STAMP[37].R    /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP38 CAN_1.HR_TIME_STAMP[38].R    /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP39 CAN_1.HR_TIME_STAMP[39].R    /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP40 CAN_1.HR_TIME_STAMP[40].R    /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP41 CAN_1.HR_TIME_STAMP[41].R    /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP42 CAN_1.HR_TIME_STAMP[42].R    /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP43 CAN_1.HR_TIME_STAMP[43].R    /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP44 CAN_1.HR_TIME_STAMP[44].R    /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP45 CAN_1.HR_TIME_STAMP[45].R    /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP46 CAN_1.HR_TIME_STAMP[46].R    /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP47 CAN_1.HR_TIME_STAMP[47].R    /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP48 CAN_1.HR_TIME_STAMP[48].R    /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP49 CAN_1.HR_TIME_STAMP[49].R    /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP50 CAN_1.HR_TIME_STAMP[50].R    /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP51 CAN_1.HR_TIME_STAMP[51].R    /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP52 CAN_1.HR_TIME_STAMP[52].R    /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP53 CAN_1.HR_TIME_STAMP[53].R    /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP54 CAN_1.HR_TIME_STAMP[54].R    /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP55 CAN_1.HR_TIME_STAMP[55].R    /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP56 CAN_1.HR_TIME_STAMP[56].R    /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP57 CAN_1.HR_TIME_STAMP[57].R    /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP58 CAN_1.HR_TIME_STAMP[58].R    /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP59 CAN_1.HR_TIME_STAMP[59].R    /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP60 CAN_1.HR_TIME_STAMP[60].R    /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP61 CAN_1.HR_TIME_STAMP[61].R    /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP62 CAN_1.HR_TIME_STAMP[62].R    /* High Resolution Time Stamp */
#define CAN_1_HR_TIME_STAMP63 CAN_1.HR_TIME_STAMP[63].R    /* High Resolution Time Stamp */

/* FlexCAN_2 */
#define CAN_2_MCR            CAN_2.MCR.R                   /* Module Configuration register */
#define CAN_2_CTRL1          CAN_2.CTRL1.R                 /* Control 1 register */
#define CAN_2_TIMER          CAN_2.TIMER.R                 /* Free Running Timer */
#define CAN_2_RXMGMASK       CAN_2.RXMGMASK.R              /* Rx Mailboxes Global Mask register */
#define CAN_2_RX14MASK       CAN_2.RX14MASK.R              /* Rx 14 Mask register */
#define CAN_2_RX15MASK       CAN_2.RX15MASK.R              /* Rx 15 Mask register */
#define CAN_2_ECR            CAN_2.ECR.R                   /* Error Counter */
#define CAN_2_ESR1           CAN_2.ESR1.R                  /* Error and Status 1 register */
#define CAN_2_IMASK2         CAN_2.IMASK2.R                /* Interrupt Masks 2 register */
#define CAN_2_IMASK1         CAN_2.IMASK1.R                /* Interrupt Masks 1 register */
#define CAN_2_IFLAG2         CAN_2.IFLAG2.R                /* Interrupt Flags 2 register */
#define CAN_2_IFLAG1         CAN_2.IFLAG1.R                /* Interrupt Flags 1 register */
#define CAN_2_CTRL2          CAN_2.CTRL2.R                 /* Control 2 register */
#define CAN_2_ESR2           CAN_2.ESR2.R                  /* Error and Status 2 register */
#define CAN_2_CRCR           CAN_2.CRCR.R                  /* CRC register */
#define CAN_2_RXFGMASK       CAN_2.RXFGMASK.R              /* Rx FIFO Global Mask register */
#define CAN_2_RXFIR          CAN_2.RXFIR.R                 /* Rx FIFO Information register */
#define CAN_2_CBT            CAN_2.CBT.R                   /* CAN Bit Timing register */
#define CAN_2_CS0            CAN_2.MB[0].CS.R              /* Message Buffer 0 CS Register */
#define CAN_2_ID0            CAN_2.MB[0].ID.R              /* Message Buffer 0 ID Register */
#define CAN_2_B0             CAN_2.MB[0].DATA.B            /* Message Buffer 0 B Register */
#define CAN_2_H0             CAN_2.MB[0].DATA.H            /* Message Buffer 0 H Register */
#define CAN_2_W0             CAN_2.MB[0].DATA.W            /* Message Buffer 0 W Register */
#define CAN_2_CS1            CAN_2.MB[1].CS.R              /* Message Buffer 1 CS Register */
#define CAN_2_ID1            CAN_2.MB[1].ID.R              /* Message Buffer 1 ID Register */
#define CAN_2_B1             CAN_2.MB[1].DATA.B            /* Message Buffer 1 B Register */
#define CAN_2_H1             CAN_2.MB[1].DATA.H            /* Message Buffer 1 H Register */
#define CAN_2_W1             CAN_2.MB[1].DATA.W            /* Message Buffer 1 W Register */
#define CAN_2_CS2            CAN_2.MB[2].CS.R              /* Message Buffer 2 CS Register */
#define CAN_2_ID2            CAN_2.MB[2].ID.R              /* Message Buffer 2 ID Register */
#define CAN_2_B2             CAN_2.MB[2].DATA.B            /* Message Buffer 2 B Register */
#define CAN_2_H2             CAN_2.MB[2].DATA.H            /* Message Buffer 2 H Register */
#define CAN_2_W2             CAN_2.MB[2].DATA.W            /* Message Buffer 2 W Register */
#define CAN_2_CS3            CAN_2.MB[3].CS.R              /* Message Buffer 3 CS Register */
#define CAN_2_ID3            CAN_2.MB[3].ID.R              /* Message Buffer 3 ID Register */
#define CAN_2_B3             CAN_2.MB[3].DATA.B            /* Message Buffer 3 B Register */
#define CAN_2_H3             CAN_2.MB[3].DATA.H            /* Message Buffer 3 H Register */
#define CAN_2_W3             CAN_2.MB[3].DATA.W            /* Message Buffer 3 W Register */
#define CAN_2_CS4            CAN_2.MB[4].CS.R              /* Message Buffer 4 CS Register */
#define CAN_2_ID4            CAN_2.MB[4].ID.R              /* Message Buffer 4 ID Register */
#define CAN_2_B4             CAN_2.MB[4].DATA.B            /* Message Buffer 4 B Register */
#define CAN_2_H4             CAN_2.MB[4].DATA.H            /* Message Buffer 4 H Register */
#define CAN_2_W4             CAN_2.MB[4].DATA.W            /* Message Buffer 4 W Register */
#define CAN_2_CS5            CAN_2.MB[5].CS.R              /* Message Buffer 5 CS Register */
#define CAN_2_ID5            CAN_2.MB[5].ID.R              /* Message Buffer 5 ID Register */
#define CAN_2_B5             CAN_2.MB[5].DATA.B            /* Message Buffer 5 B Register */
#define CAN_2_H5             CAN_2.MB[5].DATA.H            /* Message Buffer 5 H Register */
#define CAN_2_W5             CAN_2.MB[5].DATA.W            /* Message Buffer 5 W Register */
#define CAN_2_CS6            CAN_2.MB[6].CS.R              /* Message Buffer 6 CS Register */
#define CAN_2_ID6            CAN_2.MB[6].ID.R              /* Message Buffer 6 ID Register */
#define CAN_2_B6             CAN_2.MB[6].DATA.B            /* Message Buffer 6 B Register */
#define CAN_2_H6             CAN_2.MB[6].DATA.H            /* Message Buffer 6 H Register */
#define CAN_2_W6             CAN_2.MB[6].DATA.W            /* Message Buffer 6 W Register */
#define CAN_2_CS7            CAN_2.MB[7].CS.R              /* Message Buffer 7 CS Register */
#define CAN_2_ID7            CAN_2.MB[7].ID.R              /* Message Buffer 7 ID Register */
#define CAN_2_B7             CAN_2.MB[7].DATA.B            /* Message Buffer 7 B Register */
#define CAN_2_H7             CAN_2.MB[7].DATA.H            /* Message Buffer 7 H Register */
#define CAN_2_W7             CAN_2.MB[7].DATA.W            /* Message Buffer 7 W Register */
#define CAN_2_CS8            CAN_2.MB[8].CS.R              /* Message Buffer 8 CS Register */
#define CAN_2_ID8            CAN_2.MB[8].ID.R              /* Message Buffer 8 ID Register */
#define CAN_2_B8             CAN_2.MB[8].DATA.B            /* Message Buffer 8 B Register */
#define CAN_2_H8             CAN_2.MB[8].DATA.H            /* Message Buffer 8 H Register */
#define CAN_2_W8             CAN_2.MB[8].DATA.W            /* Message Buffer 8 W Register */
#define CAN_2_CS9            CAN_2.MB[9].CS.R              /* Message Buffer 9 CS Register */
#define CAN_2_ID9            CAN_2.MB[9].ID.R              /* Message Buffer 9 ID Register */
#define CAN_2_B9             CAN_2.MB[9].DATA.B            /* Message Buffer 9 B Register */
#define CAN_2_H9             CAN_2.MB[9].DATA.H            /* Message Buffer 9 H Register */
#define CAN_2_W9             CAN_2.MB[9].DATA.W            /* Message Buffer 9 W Register */
#define CAN_2_CS10           CAN_2.MB[10].CS.R             /* Message Buffer 10 CS Register */
#define CAN_2_ID10           CAN_2.MB[10].ID.R             /* Message Buffer 10 ID Register */
#define CAN_2_B10            CAN_2.MB[10].DATA.B           /* Message Buffer 10 B Register */
#define CAN_2_H10            CAN_2.MB[10].DATA.H           /* Message Buffer 10 H Register */
#define CAN_2_W10            CAN_2.MB[10].DATA.W           /* Message Buffer 10 W Register */
#define CAN_2_CS11           CAN_2.MB[11].CS.R             /* Message Buffer 11 CS Register */
#define CAN_2_ID11           CAN_2.MB[11].ID.R             /* Message Buffer 11 ID Register */
#define CAN_2_B11            CAN_2.MB[11].DATA.B           /* Message Buffer 11 B Register */
#define CAN_2_H11            CAN_2.MB[11].DATA.H           /* Message Buffer 11 H Register */
#define CAN_2_W11            CAN_2.MB[11].DATA.W           /* Message Buffer 11 W Register */
#define CAN_2_CS12           CAN_2.MB[12].CS.R             /* Message Buffer 12 CS Register */
#define CAN_2_ID12           CAN_2.MB[12].ID.R             /* Message Buffer 12 ID Register */
#define CAN_2_B12            CAN_2.MB[12].DATA.B           /* Message Buffer 12 B Register */
#define CAN_2_H12            CAN_2.MB[12].DATA.H           /* Message Buffer 12 H Register */
#define CAN_2_W12            CAN_2.MB[12].DATA.W           /* Message Buffer 12 W Register */
#define CAN_2_CS13           CAN_2.MB[13].CS.R             /* Message Buffer 13 CS Register */
#define CAN_2_ID13           CAN_2.MB[13].ID.R             /* Message Buffer 13 ID Register */
#define CAN_2_B13            CAN_2.MB[13].DATA.B           /* Message Buffer 13 B Register */
#define CAN_2_H13            CAN_2.MB[13].DATA.H           /* Message Buffer 13 H Register */
#define CAN_2_W13            CAN_2.MB[13].DATA.W           /* Message Buffer 13 W Register */
#define CAN_2_CS14           CAN_2.MB[14].CS.R             /* Message Buffer 14 CS Register */
#define CAN_2_ID14           CAN_2.MB[14].ID.R             /* Message Buffer 14 ID Register */
#define CAN_2_B14            CAN_2.MB[14].DATA.B           /* Message Buffer 14 B Register */
#define CAN_2_H14            CAN_2.MB[14].DATA.H           /* Message Buffer 14 H Register */
#define CAN_2_W14            CAN_2.MB[14].DATA.W           /* Message Buffer 14 W Register */
#define CAN_2_CS15           CAN_2.MB[15].CS.R             /* Message Buffer 15 CS Register */
#define CAN_2_ID15           CAN_2.MB[15].ID.R             /* Message Buffer 15 ID Register */
#define CAN_2_B15            CAN_2.MB[15].DATA.B           /* Message Buffer 15 B Register */
#define CAN_2_H15            CAN_2.MB[15].DATA.H           /* Message Buffer 15 H Register */
#define CAN_2_W15            CAN_2.MB[15].DATA.W           /* Message Buffer 15 W Register */
#define CAN_2_CS16           CAN_2.MB[16].CS.R             /* Message Buffer 16 CS Register */
#define CAN_2_ID16           CAN_2.MB[16].ID.R             /* Message Buffer 16 ID Register */
#define CAN_2_B16            CAN_2.MB[16].DATA.B           /* Message Buffer 16 B Register */
#define CAN_2_H16            CAN_2.MB[16].DATA.H           /* Message Buffer 16 H Register */
#define CAN_2_W16            CAN_2.MB[16].DATA.W           /* Message Buffer 16 W Register */
#define CAN_2_CS17           CAN_2.MB[17].CS.R             /* Message Buffer 17 CS Register */
#define CAN_2_ID17           CAN_2.MB[17].ID.R             /* Message Buffer 17 ID Register */
#define CAN_2_B17            CAN_2.MB[17].DATA.B           /* Message Buffer 17 B Register */
#define CAN_2_H17            CAN_2.MB[17].DATA.H           /* Message Buffer 17 H Register */
#define CAN_2_W17            CAN_2.MB[17].DATA.W           /* Message Buffer 17 W Register */
#define CAN_2_CS18           CAN_2.MB[18].CS.R             /* Message Buffer 18 CS Register */
#define CAN_2_ID18           CAN_2.MB[18].ID.R             /* Message Buffer 18 ID Register */
#define CAN_2_B18            CAN_2.MB[18].DATA.B           /* Message Buffer 18 B Register */
#define CAN_2_H18            CAN_2.MB[18].DATA.H           /* Message Buffer 18 H Register */
#define CAN_2_W18            CAN_2.MB[18].DATA.W           /* Message Buffer 18 W Register */
#define CAN_2_CS19           CAN_2.MB[19].CS.R             /* Message Buffer 19 CS Register */
#define CAN_2_ID19           CAN_2.MB[19].ID.R             /* Message Buffer 19 ID Register */
#define CAN_2_B19            CAN_2.MB[19].DATA.B           /* Message Buffer 19 B Register */
#define CAN_2_H19            CAN_2.MB[19].DATA.H           /* Message Buffer 19 H Register */
#define CAN_2_W19            CAN_2.MB[19].DATA.W           /* Message Buffer 19 W Register */
#define CAN_2_CS20           CAN_2.MB[20].CS.R             /* Message Buffer 20 CS Register */
#define CAN_2_ID20           CAN_2.MB[20].ID.R             /* Message Buffer 20 ID Register */
#define CAN_2_B20            CAN_2.MB[20].DATA.B           /* Message Buffer 20 B Register */
#define CAN_2_H20            CAN_2.MB[20].DATA.H           /* Message Buffer 20 H Register */
#define CAN_2_W20            CAN_2.MB[20].DATA.W           /* Message Buffer 20 W Register */
#define CAN_2_CS21           CAN_2.MB[21].CS.R             /* Message Buffer 21 CS Register */
#define CAN_2_ID21           CAN_2.MB[21].ID.R             /* Message Buffer 21 ID Register */
#define CAN_2_B21            CAN_2.MB[21].DATA.B           /* Message Buffer 21 B Register */
#define CAN_2_H21            CAN_2.MB[21].DATA.H           /* Message Buffer 21 H Register */
#define CAN_2_W21            CAN_2.MB[21].DATA.W           /* Message Buffer 21 W Register */
#define CAN_2_CS22           CAN_2.MB[22].CS.R             /* Message Buffer 22 CS Register */
#define CAN_2_ID22           CAN_2.MB[22].ID.R             /* Message Buffer 22 ID Register */
#define CAN_2_B22            CAN_2.MB[22].DATA.B           /* Message Buffer 22 B Register */
#define CAN_2_H22            CAN_2.MB[22].DATA.H           /* Message Buffer 22 H Register */
#define CAN_2_W22            CAN_2.MB[22].DATA.W           /* Message Buffer 22 W Register */
#define CAN_2_CS23           CAN_2.MB[23].CS.R             /* Message Buffer 23 CS Register */
#define CAN_2_ID23           CAN_2.MB[23].ID.R             /* Message Buffer 23 ID Register */
#define CAN_2_B23            CAN_2.MB[23].DATA.B           /* Message Buffer 23 B Register */
#define CAN_2_H23            CAN_2.MB[23].DATA.H           /* Message Buffer 23 H Register */
#define CAN_2_W23            CAN_2.MB[23].DATA.W           /* Message Buffer 23 W Register */
#define CAN_2_CS24           CAN_2.MB[24].CS.R             /* Message Buffer 24 CS Register */
#define CAN_2_ID24           CAN_2.MB[24].ID.R             /* Message Buffer 24 ID Register */
#define CAN_2_B24            CAN_2.MB[24].DATA.B           /* Message Buffer 24 B Register */
#define CAN_2_H24            CAN_2.MB[24].DATA.H           /* Message Buffer 24 H Register */
#define CAN_2_W24            CAN_2.MB[24].DATA.W           /* Message Buffer 24 W Register */
#define CAN_2_CS25           CAN_2.MB[25].CS.R             /* Message Buffer 25 CS Register */
#define CAN_2_ID25           CAN_2.MB[25].ID.R             /* Message Buffer 25 ID Register */
#define CAN_2_B25            CAN_2.MB[25].DATA.B           /* Message Buffer 25 B Register */
#define CAN_2_H25            CAN_2.MB[25].DATA.H           /* Message Buffer 25 H Register */
#define CAN_2_W25            CAN_2.MB[25].DATA.W           /* Message Buffer 25 W Register */
#define CAN_2_CS26           CAN_2.MB[26].CS.R             /* Message Buffer 26 CS Register */
#define CAN_2_ID26           CAN_2.MB[26].ID.R             /* Message Buffer 26 ID Register */
#define CAN_2_B26            CAN_2.MB[26].DATA.B           /* Message Buffer 26 B Register */
#define CAN_2_H26            CAN_2.MB[26].DATA.H           /* Message Buffer 26 H Register */
#define CAN_2_W26            CAN_2.MB[26].DATA.W           /* Message Buffer 26 W Register */
#define CAN_2_CS27           CAN_2.MB[27].CS.R             /* Message Buffer 27 CS Register */
#define CAN_2_ID27           CAN_2.MB[27].ID.R             /* Message Buffer 27 ID Register */
#define CAN_2_B27            CAN_2.MB[27].DATA.B           /* Message Buffer 27 B Register */
#define CAN_2_H27            CAN_2.MB[27].DATA.H           /* Message Buffer 27 H Register */
#define CAN_2_W27            CAN_2.MB[27].DATA.W           /* Message Buffer 27 W Register */
#define CAN_2_CS28           CAN_2.MB[28].CS.R             /* Message Buffer 28 CS Register */
#define CAN_2_ID28           CAN_2.MB[28].ID.R             /* Message Buffer 28 ID Register */
#define CAN_2_B28            CAN_2.MB[28].DATA.B           /* Message Buffer 28 B Register */
#define CAN_2_H28            CAN_2.MB[28].DATA.H           /* Message Buffer 28 H Register */
#define CAN_2_W28            CAN_2.MB[28].DATA.W           /* Message Buffer 28 W Register */
#define CAN_2_CS29           CAN_2.MB[29].CS.R             /* Message Buffer 29 CS Register */
#define CAN_2_ID29           CAN_2.MB[29].ID.R             /* Message Buffer 29 ID Register */
#define CAN_2_B29            CAN_2.MB[29].DATA.B           /* Message Buffer 29 B Register */
#define CAN_2_H29            CAN_2.MB[29].DATA.H           /* Message Buffer 29 H Register */
#define CAN_2_W29            CAN_2.MB[29].DATA.W           /* Message Buffer 29 W Register */
#define CAN_2_CS30           CAN_2.MB[30].CS.R             /* Message Buffer 30 CS Register */
#define CAN_2_ID30           CAN_2.MB[30].ID.R             /* Message Buffer 30 ID Register */
#define CAN_2_B30            CAN_2.MB[30].DATA.B           /* Message Buffer 30 B Register */
#define CAN_2_H30            CAN_2.MB[30].DATA.H           /* Message Buffer 30 H Register */
#define CAN_2_W30            CAN_2.MB[30].DATA.W           /* Message Buffer 30 W Register */
#define CAN_2_CS31           CAN_2.MB[31].CS.R             /* Message Buffer 31 CS Register */
#define CAN_2_ID31           CAN_2.MB[31].ID.R             /* Message Buffer 31 ID Register */
#define CAN_2_B31            CAN_2.MB[31].DATA.B           /* Message Buffer 31 B Register */
#define CAN_2_H31            CAN_2.MB[31].DATA.H           /* Message Buffer 31 H Register */
#define CAN_2_W31            CAN_2.MB[31].DATA.W           /* Message Buffer 31 W Register */
#define CAN_2_CS32           CAN_2.MB[32].CS.R             /* Message Buffer 32 CS Register */
#define CAN_2_ID32           CAN_2.MB[32].ID.R             /* Message Buffer 32 ID Register */
#define CAN_2_B32            CAN_2.MB[32].DATA.B           /* Message Buffer 32 B Register */
#define CAN_2_H32            CAN_2.MB[32].DATA.H           /* Message Buffer 32 H Register */
#define CAN_2_W32            CAN_2.MB[32].DATA.W           /* Message Buffer 32 W Register */
#define CAN_2_CS33           CAN_2.MB[33].CS.R             /* Message Buffer 33 CS Register */
#define CAN_2_ID33           CAN_2.MB[33].ID.R             /* Message Buffer 33 ID Register */
#define CAN_2_B33            CAN_2.MB[33].DATA.B           /* Message Buffer 33 B Register */
#define CAN_2_H33            CAN_2.MB[33].DATA.H           /* Message Buffer 33 H Register */
#define CAN_2_W33            CAN_2.MB[33].DATA.W           /* Message Buffer 33 W Register */
#define CAN_2_CS34           CAN_2.MB[34].CS.R             /* Message Buffer 34 CS Register */
#define CAN_2_ID34           CAN_2.MB[34].ID.R             /* Message Buffer 34 ID Register */
#define CAN_2_B34            CAN_2.MB[34].DATA.B           /* Message Buffer 34 B Register */
#define CAN_2_H34            CAN_2.MB[34].DATA.H           /* Message Buffer 34 H Register */
#define CAN_2_W34            CAN_2.MB[34].DATA.W           /* Message Buffer 34 W Register */
#define CAN_2_CS35           CAN_2.MB[35].CS.R             /* Message Buffer 35 CS Register */
#define CAN_2_ID35           CAN_2.MB[35].ID.R             /* Message Buffer 35 ID Register */
#define CAN_2_B35            CAN_2.MB[35].DATA.B           /* Message Buffer 35 B Register */
#define CAN_2_H35            CAN_2.MB[35].DATA.H           /* Message Buffer 35 H Register */
#define CAN_2_W35            CAN_2.MB[35].DATA.W           /* Message Buffer 35 W Register */
#define CAN_2_CS36           CAN_2.MB[36].CS.R             /* Message Buffer 36 CS Register */
#define CAN_2_ID36           CAN_2.MB[36].ID.R             /* Message Buffer 36 ID Register */
#define CAN_2_B36            CAN_2.MB[36].DATA.B           /* Message Buffer 36 B Register */
#define CAN_2_H36            CAN_2.MB[36].DATA.H           /* Message Buffer 36 H Register */
#define CAN_2_W36            CAN_2.MB[36].DATA.W           /* Message Buffer 36 W Register */
#define CAN_2_CS37           CAN_2.MB[37].CS.R             /* Message Buffer 37 CS Register */
#define CAN_2_ID37           CAN_2.MB[37].ID.R             /* Message Buffer 37 ID Register */
#define CAN_2_B37            CAN_2.MB[37].DATA.B           /* Message Buffer 37 B Register */
#define CAN_2_H37            CAN_2.MB[37].DATA.H           /* Message Buffer 37 H Register */
#define CAN_2_W37            CAN_2.MB[37].DATA.W           /* Message Buffer 37 W Register */
#define CAN_2_CS38           CAN_2.MB[38].CS.R             /* Message Buffer 38 CS Register */
#define CAN_2_ID38           CAN_2.MB[38].ID.R             /* Message Buffer 38 ID Register */
#define CAN_2_B38            CAN_2.MB[38].DATA.B           /* Message Buffer 38 B Register */
#define CAN_2_H38            CAN_2.MB[38].DATA.H           /* Message Buffer 38 H Register */
#define CAN_2_W38            CAN_2.MB[38].DATA.W           /* Message Buffer 38 W Register */
#define CAN_2_CS39           CAN_2.MB[39].CS.R             /* Message Buffer 39 CS Register */
#define CAN_2_ID39           CAN_2.MB[39].ID.R             /* Message Buffer 39 ID Register */
#define CAN_2_B39            CAN_2.MB[39].DATA.B           /* Message Buffer 39 B Register */
#define CAN_2_H39            CAN_2.MB[39].DATA.H           /* Message Buffer 39 H Register */
#define CAN_2_W39            CAN_2.MB[39].DATA.W           /* Message Buffer 39 W Register */
#define CAN_2_CS40           CAN_2.MB[40].CS.R             /* Message Buffer 40 CS Register */
#define CAN_2_ID40           CAN_2.MB[40].ID.R             /* Message Buffer 40 ID Register */
#define CAN_2_B40            CAN_2.MB[40].DATA.B           /* Message Buffer 40 B Register */
#define CAN_2_H40            CAN_2.MB[40].DATA.H           /* Message Buffer 40 H Register */
#define CAN_2_W40            CAN_2.MB[40].DATA.W           /* Message Buffer 40 W Register */
#define CAN_2_CS41           CAN_2.MB[41].CS.R             /* Message Buffer 41 CS Register */
#define CAN_2_ID41           CAN_2.MB[41].ID.R             /* Message Buffer 41 ID Register */
#define CAN_2_B41            CAN_2.MB[41].DATA.B           /* Message Buffer 41 B Register */
#define CAN_2_H41            CAN_2.MB[41].DATA.H           /* Message Buffer 41 H Register */
#define CAN_2_W41            CAN_2.MB[41].DATA.W           /* Message Buffer 41 W Register */
#define CAN_2_CS42           CAN_2.MB[42].CS.R             /* Message Buffer 42 CS Register */
#define CAN_2_ID42           CAN_2.MB[42].ID.R             /* Message Buffer 42 ID Register */
#define CAN_2_B42            CAN_2.MB[42].DATA.B           /* Message Buffer 42 B Register */
#define CAN_2_H42            CAN_2.MB[42].DATA.H           /* Message Buffer 42 H Register */
#define CAN_2_W42            CAN_2.MB[42].DATA.W           /* Message Buffer 42 W Register */
#define CAN_2_CS43           CAN_2.MB[43].CS.R             /* Message Buffer 43 CS Register */
#define CAN_2_ID43           CAN_2.MB[43].ID.R             /* Message Buffer 43 ID Register */
#define CAN_2_B43            CAN_2.MB[43].DATA.B           /* Message Buffer 43 B Register */
#define CAN_2_H43            CAN_2.MB[43].DATA.H           /* Message Buffer 43 H Register */
#define CAN_2_W43            CAN_2.MB[43].DATA.W           /* Message Buffer 43 W Register */
#define CAN_2_CS44           CAN_2.MB[44].CS.R             /* Message Buffer 44 CS Register */
#define CAN_2_ID44           CAN_2.MB[44].ID.R             /* Message Buffer 44 ID Register */
#define CAN_2_B44            CAN_2.MB[44].DATA.B           /* Message Buffer 44 B Register */
#define CAN_2_H44            CAN_2.MB[44].DATA.H           /* Message Buffer 44 H Register */
#define CAN_2_W44            CAN_2.MB[44].DATA.W           /* Message Buffer 44 W Register */
#define CAN_2_CS45           CAN_2.MB[45].CS.R             /* Message Buffer 45 CS Register */
#define CAN_2_ID45           CAN_2.MB[45].ID.R             /* Message Buffer 45 ID Register */
#define CAN_2_B45            CAN_2.MB[45].DATA.B           /* Message Buffer 45 B Register */
#define CAN_2_H45            CAN_2.MB[45].DATA.H           /* Message Buffer 45 H Register */
#define CAN_2_W45            CAN_2.MB[45].DATA.W           /* Message Buffer 45 W Register */
#define CAN_2_CS46           CAN_2.MB[46].CS.R             /* Message Buffer 46 CS Register */
#define CAN_2_ID46           CAN_2.MB[46].ID.R             /* Message Buffer 46 ID Register */
#define CAN_2_B46            CAN_2.MB[46].DATA.B           /* Message Buffer 46 B Register */
#define CAN_2_H46            CAN_2.MB[46].DATA.H           /* Message Buffer 46 H Register */
#define CAN_2_W46            CAN_2.MB[46].DATA.W           /* Message Buffer 46 W Register */
#define CAN_2_CS47           CAN_2.MB[47].CS.R             /* Message Buffer 47 CS Register */
#define CAN_2_ID47           CAN_2.MB[47].ID.R             /* Message Buffer 47 ID Register */
#define CAN_2_B47            CAN_2.MB[47].DATA.B           /* Message Buffer 47 B Register */
#define CAN_2_H47            CAN_2.MB[47].DATA.H           /* Message Buffer 47 H Register */
#define CAN_2_W47            CAN_2.MB[47].DATA.W           /* Message Buffer 47 W Register */
#define CAN_2_CS48           CAN_2.MB[48].CS.R             /* Message Buffer 48 CS Register */
#define CAN_2_ID48           CAN_2.MB[48].ID.R             /* Message Buffer 48 ID Register */
#define CAN_2_B48            CAN_2.MB[48].DATA.B           /* Message Buffer 48 B Register */
#define CAN_2_H48            CAN_2.MB[48].DATA.H           /* Message Buffer 48 H Register */
#define CAN_2_W48            CAN_2.MB[48].DATA.W           /* Message Buffer 48 W Register */
#define CAN_2_CS49           CAN_2.MB[49].CS.R             /* Message Buffer 49 CS Register */
#define CAN_2_ID49           CAN_2.MB[49].ID.R             /* Message Buffer 49 ID Register */
#define CAN_2_B49            CAN_2.MB[49].DATA.B           /* Message Buffer 49 B Register */
#define CAN_2_H49            CAN_2.MB[49].DATA.H           /* Message Buffer 49 H Register */
#define CAN_2_W49            CAN_2.MB[49].DATA.W           /* Message Buffer 49 W Register */
#define CAN_2_CS50           CAN_2.MB[50].CS.R             /* Message Buffer 50 CS Register */
#define CAN_2_ID50           CAN_2.MB[50].ID.R             /* Message Buffer 50 ID Register */
#define CAN_2_B50            CAN_2.MB[50].DATA.B           /* Message Buffer 50 B Register */
#define CAN_2_H50            CAN_2.MB[50].DATA.H           /* Message Buffer 50 H Register */
#define CAN_2_W50            CAN_2.MB[50].DATA.W           /* Message Buffer 50 W Register */
#define CAN_2_CS51           CAN_2.MB[51].CS.R             /* Message Buffer 51 CS Register */
#define CAN_2_ID51           CAN_2.MB[51].ID.R             /* Message Buffer 51 ID Register */
#define CAN_2_B51            CAN_2.MB[51].DATA.B           /* Message Buffer 51 B Register */
#define CAN_2_H51            CAN_2.MB[51].DATA.H           /* Message Buffer 51 H Register */
#define CAN_2_W51            CAN_2.MB[51].DATA.W           /* Message Buffer 51 W Register */
#define CAN_2_CS52           CAN_2.MB[52].CS.R             /* Message Buffer 52 CS Register */
#define CAN_2_ID52           CAN_2.MB[52].ID.R             /* Message Buffer 52 ID Register */
#define CAN_2_B52            CAN_2.MB[52].DATA.B           /* Message Buffer 52 B Register */
#define CAN_2_H52            CAN_2.MB[52].DATA.H           /* Message Buffer 52 H Register */
#define CAN_2_W52            CAN_2.MB[52].DATA.W           /* Message Buffer 52 W Register */
#define CAN_2_CS53           CAN_2.MB[53].CS.R             /* Message Buffer 53 CS Register */
#define CAN_2_ID53           CAN_2.MB[53].ID.R             /* Message Buffer 53 ID Register */
#define CAN_2_B53            CAN_2.MB[53].DATA.B           /* Message Buffer 53 B Register */
#define CAN_2_H53            CAN_2.MB[53].DATA.H           /* Message Buffer 53 H Register */
#define CAN_2_W53            CAN_2.MB[53].DATA.W           /* Message Buffer 53 W Register */
#define CAN_2_CS54           CAN_2.MB[54].CS.R             /* Message Buffer 54 CS Register */
#define CAN_2_ID54           CAN_2.MB[54].ID.R             /* Message Buffer 54 ID Register */
#define CAN_2_B54            CAN_2.MB[54].DATA.B           /* Message Buffer 54 B Register */
#define CAN_2_H54            CAN_2.MB[54].DATA.H           /* Message Buffer 54 H Register */
#define CAN_2_W54            CAN_2.MB[54].DATA.W           /* Message Buffer 54 W Register */
#define CAN_2_CS55           CAN_2.MB[55].CS.R             /* Message Buffer 55 CS Register */
#define CAN_2_ID55           CAN_2.MB[55].ID.R             /* Message Buffer 55 ID Register */
#define CAN_2_B55            CAN_2.MB[55].DATA.B           /* Message Buffer 55 B Register */
#define CAN_2_H55            CAN_2.MB[55].DATA.H           /* Message Buffer 55 H Register */
#define CAN_2_W55            CAN_2.MB[55].DATA.W           /* Message Buffer 55 W Register */
#define CAN_2_CS56           CAN_2.MB[56].CS.R             /* Message Buffer 56 CS Register */
#define CAN_2_ID56           CAN_2.MB[56].ID.R             /* Message Buffer 56 ID Register */
#define CAN_2_B56            CAN_2.MB[56].DATA.B           /* Message Buffer 56 B Register */
#define CAN_2_H56            CAN_2.MB[56].DATA.H           /* Message Buffer 56 H Register */
#define CAN_2_W56            CAN_2.MB[56].DATA.W           /* Message Buffer 56 W Register */
#define CAN_2_CS57           CAN_2.MB[57].CS.R             /* Message Buffer 57 CS Register */
#define CAN_2_ID57           CAN_2.MB[57].ID.R             /* Message Buffer 57 ID Register */
#define CAN_2_B57            CAN_2.MB[57].DATA.B           /* Message Buffer 57 B Register */
#define CAN_2_H57            CAN_2.MB[57].DATA.H           /* Message Buffer 57 H Register */
#define CAN_2_W57            CAN_2.MB[57].DATA.W           /* Message Buffer 57 W Register */
#define CAN_2_CS58           CAN_2.MB[58].CS.R             /* Message Buffer 58 CS Register */
#define CAN_2_ID58           CAN_2.MB[58].ID.R             /* Message Buffer 58 ID Register */
#define CAN_2_B58            CAN_2.MB[58].DATA.B           /* Message Buffer 58 B Register */
#define CAN_2_H58            CAN_2.MB[58].DATA.H           /* Message Buffer 58 H Register */
#define CAN_2_W58            CAN_2.MB[58].DATA.W           /* Message Buffer 58 W Register */
#define CAN_2_CS59           CAN_2.MB[59].CS.R             /* Message Buffer 59 CS Register */
#define CAN_2_ID59           CAN_2.MB[59].ID.R             /* Message Buffer 59 ID Register */
#define CAN_2_B59            CAN_2.MB[59].DATA.B           /* Message Buffer 59 B Register */
#define CAN_2_H59            CAN_2.MB[59].DATA.H           /* Message Buffer 59 H Register */
#define CAN_2_W59            CAN_2.MB[59].DATA.W           /* Message Buffer 59 W Register */
#define CAN_2_CS60           CAN_2.MB[60].CS.R             /* Message Buffer 60 CS Register */
#define CAN_2_ID60           CAN_2.MB[60].ID.R             /* Message Buffer 60 ID Register */
#define CAN_2_B60            CAN_2.MB[60].DATA.B           /* Message Buffer 60 B Register */
#define CAN_2_H60            CAN_2.MB[60].DATA.H           /* Message Buffer 60 H Register */
#define CAN_2_W60            CAN_2.MB[60].DATA.W           /* Message Buffer 60 W Register */
#define CAN_2_CS61           CAN_2.MB[61].CS.R             /* Message Buffer 61 CS Register */
#define CAN_2_ID61           CAN_2.MB[61].ID.R             /* Message Buffer 61 ID Register */
#define CAN_2_B61            CAN_2.MB[61].DATA.B           /* Message Buffer 61 B Register */
#define CAN_2_H61            CAN_2.MB[61].DATA.H           /* Message Buffer 61 H Register */
#define CAN_2_W61            CAN_2.MB[61].DATA.W           /* Message Buffer 61 W Register */
#define CAN_2_CS62           CAN_2.MB[62].CS.R             /* Message Buffer 62 CS Register */
#define CAN_2_ID62           CAN_2.MB[62].ID.R             /* Message Buffer 62 ID Register */
#define CAN_2_B62            CAN_2.MB[62].DATA.B           /* Message Buffer 62 B Register */
#define CAN_2_H62            CAN_2.MB[62].DATA.H           /* Message Buffer 62 H Register */
#define CAN_2_W62            CAN_2.MB[62].DATA.W           /* Message Buffer 62 W Register */
#define CAN_2_CS63           CAN_2.MB[63].CS.R             /* Message Buffer 63 CS Register */
#define CAN_2_ID63           CAN_2.MB[63].ID.R             /* Message Buffer 63 ID Register */
#define CAN_2_B63            CAN_2.MB[63].DATA.B           /* Message Buffer 63 B Register */
#define CAN_2_H63            CAN_2.MB[63].DATA.H           /* Message Buffer 63 H Register */
#define CAN_2_W63            CAN_2.MB[63].DATA.W           /* Message Buffer 63 W Register */



#define CAN_2_RXIMR0         CAN_2.RXIMR[0].R              /* Rx Individual Mask registers */
#define CAN_2_RXIMR1         CAN_2.RXIMR[1].R              /* Rx Individual Mask registers */
#define CAN_2_RXIMR2         CAN_2.RXIMR[2].R              /* Rx Individual Mask registers */
#define CAN_2_RXIMR3         CAN_2.RXIMR[3].R              /* Rx Individual Mask registers */
#define CAN_2_RXIMR4         CAN_2.RXIMR[4].R              /* Rx Individual Mask registers */
#define CAN_2_RXIMR5         CAN_2.RXIMR[5].R              /* Rx Individual Mask registers */
#define CAN_2_RXIMR6         CAN_2.RXIMR[6].R              /* Rx Individual Mask registers */
#define CAN_2_RXIMR7         CAN_2.RXIMR[7].R              /* Rx Individual Mask registers */
#define CAN_2_RXIMR8         CAN_2.RXIMR[8].R              /* Rx Individual Mask registers */
#define CAN_2_RXIMR9         CAN_2.RXIMR[9].R              /* Rx Individual Mask registers */
#define CAN_2_RXIMR10        CAN_2.RXIMR[10].R             /* Rx Individual Mask registers */
#define CAN_2_RXIMR11        CAN_2.RXIMR[11].R             /* Rx Individual Mask registers */
#define CAN_2_RXIMR12        CAN_2.RXIMR[12].R             /* Rx Individual Mask registers */
#define CAN_2_RXIMR13        CAN_2.RXIMR[13].R             /* Rx Individual Mask registers */
#define CAN_2_RXIMR14        CAN_2.RXIMR[14].R             /* Rx Individual Mask registers */
#define CAN_2_RXIMR15        CAN_2.RXIMR[15].R             /* Rx Individual Mask registers */
#define CAN_2_RXIMR16        CAN_2.RXIMR[16].R             /* Rx Individual Mask registers */
#define CAN_2_RXIMR17        CAN_2.RXIMR[17].R             /* Rx Individual Mask registers */
#define CAN_2_RXIMR18        CAN_2.RXIMR[18].R             /* Rx Individual Mask registers */
#define CAN_2_RXIMR19        CAN_2.RXIMR[19].R             /* Rx Individual Mask registers */
#define CAN_2_RXIMR20        CAN_2.RXIMR[20].R             /* Rx Individual Mask registers */
#define CAN_2_RXIMR21        CAN_2.RXIMR[21].R             /* Rx Individual Mask registers */
#define CAN_2_RXIMR22        CAN_2.RXIMR[22].R             /* Rx Individual Mask registers */
#define CAN_2_RXIMR23        CAN_2.RXIMR[23].R             /* Rx Individual Mask registers */
#define CAN_2_RXIMR24        CAN_2.RXIMR[24].R             /* Rx Individual Mask registers */
#define CAN_2_RXIMR25        CAN_2.RXIMR[25].R             /* Rx Individual Mask registers */
#define CAN_2_RXIMR26        CAN_2.RXIMR[26].R             /* Rx Individual Mask registers */
#define CAN_2_RXIMR27        CAN_2.RXIMR[27].R             /* Rx Individual Mask registers */
#define CAN_2_RXIMR28        CAN_2.RXIMR[28].R             /* Rx Individual Mask registers */
#define CAN_2_RXIMR29        CAN_2.RXIMR[29].R             /* Rx Individual Mask registers */
#define CAN_2_RXIMR30        CAN_2.RXIMR[30].R             /* Rx Individual Mask registers */
#define CAN_2_RXIMR31        CAN_2.RXIMR[31].R             /* Rx Individual Mask registers */
#define CAN_2_RXIMR32        CAN_2.RXIMR[32].R             /* Rx Individual Mask registers */
#define CAN_2_RXIMR33        CAN_2.RXIMR[33].R             /* Rx Individual Mask registers */
#define CAN_2_RXIMR34        CAN_2.RXIMR[34].R             /* Rx Individual Mask registers */
#define CAN_2_RXIMR35        CAN_2.RXIMR[35].R             /* Rx Individual Mask registers */
#define CAN_2_RXIMR36        CAN_2.RXIMR[36].R             /* Rx Individual Mask registers */
#define CAN_2_RXIMR37        CAN_2.RXIMR[37].R             /* Rx Individual Mask registers */
#define CAN_2_RXIMR38        CAN_2.RXIMR[38].R             /* Rx Individual Mask registers */
#define CAN_2_RXIMR39        CAN_2.RXIMR[39].R             /* Rx Individual Mask registers */
#define CAN_2_RXIMR40        CAN_2.RXIMR[40].R             /* Rx Individual Mask registers */
#define CAN_2_RXIMR41        CAN_2.RXIMR[41].R             /* Rx Individual Mask registers */
#define CAN_2_RXIMR42        CAN_2.RXIMR[42].R             /* Rx Individual Mask registers */
#define CAN_2_RXIMR43        CAN_2.RXIMR[43].R             /* Rx Individual Mask registers */
#define CAN_2_RXIMR44        CAN_2.RXIMR[44].R             /* Rx Individual Mask registers */
#define CAN_2_RXIMR45        CAN_2.RXIMR[45].R             /* Rx Individual Mask registers */
#define CAN_2_RXIMR46        CAN_2.RXIMR[46].R             /* Rx Individual Mask registers */
#define CAN_2_RXIMR47        CAN_2.RXIMR[47].R             /* Rx Individual Mask registers */
#define CAN_2_RXIMR48        CAN_2.RXIMR[48].R             /* Rx Individual Mask registers */
#define CAN_2_RXIMR49        CAN_2.RXIMR[49].R             /* Rx Individual Mask registers */
#define CAN_2_RXIMR50        CAN_2.RXIMR[50].R             /* Rx Individual Mask registers */
#define CAN_2_RXIMR51        CAN_2.RXIMR[51].R             /* Rx Individual Mask registers */
#define CAN_2_RXIMR52        CAN_2.RXIMR[52].R             /* Rx Individual Mask registers */
#define CAN_2_RXIMR53        CAN_2.RXIMR[53].R             /* Rx Individual Mask registers */
#define CAN_2_RXIMR54        CAN_2.RXIMR[54].R             /* Rx Individual Mask registers */
#define CAN_2_RXIMR55        CAN_2.RXIMR[55].R             /* Rx Individual Mask registers */
#define CAN_2_RXIMR56        CAN_2.RXIMR[56].R             /* Rx Individual Mask registers */
#define CAN_2_RXIMR57        CAN_2.RXIMR[57].R             /* Rx Individual Mask registers */
#define CAN_2_RXIMR58        CAN_2.RXIMR[58].R             /* Rx Individual Mask registers */
#define CAN_2_RXIMR59        CAN_2.RXIMR[59].R             /* Rx Individual Mask registers */
#define CAN_2_RXIMR60        CAN_2.RXIMR[60].R             /* Rx Individual Mask registers */
#define CAN_2_RXIMR61        CAN_2.RXIMR[61].R             /* Rx Individual Mask registers */
#define CAN_2_RXIMR62        CAN_2.RXIMR[62].R             /* Rx Individual Mask registers */
#define CAN_2_RXIMR63        CAN_2.RXIMR[63].R             /* Rx Individual Mask registers */
#define CAN_2_MECR           CAN_2.MECR.R                  /* Memory Error Control register */
#define CAN_2_ERRIAR         CAN_2.ERRIAR.R                /* Error Injection Address register */
#define CAN_2_ERRIDPR        CAN_2.ERRIDPR.R               /* Error Injection Data Pattern register */
#define CAN_2_ERRIPPR        CAN_2.ERRIPPR.R               /* Error Injection Parity Pattern register */
#define CAN_2_RERRAR         CAN_2.RERRAR.R                /* Error Report Address register */
#define CAN_2_RERRDR         CAN_2.RERRDR.R                /* Error Report Data register */
#define CAN_2_RERRSYNR       CAN_2.RERRSYNR.R              /* Error Report Syndrome register */
#define CAN_2_ERRSR          CAN_2.ERRSR.R                 /* Error Status register */
#define CAN_2_EPRS           CAN_2.EPRS.R                  /* Enhanced CAN Bit Timing Prescalers */
#define CAN_2_ENCBT          CAN_2.ENCBT.R                 /* Enhanced Nominal CAN Bit Timing */
#define CAN_2_EDCBT          CAN_2.EDCBT.R                 /* Enhanced Data Phase CAN bit Timing */
#define CAN_2_ETDC           CAN_2.ETDC.R                  /* Enhanced Transceiver Delay Compensation */
#define CAN_2_FDCTRL         CAN_2.FDCTRL.R                /* CAN FD Control register */
#define CAN_2_FDCBT          CAN_2.FDCBT.R                 /* CAN FD Bit Timing register */
#define CAN_2_FDCRC          CAN_2.FDCRC.R                 /* CAN FD CRC register */
#define CAN_2_HR_TIME_STAMP0 CAN_2.HR_TIME_STAMP[0].R      /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP1 CAN_2.HR_TIME_STAMP[1].R      /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP2 CAN_2.HR_TIME_STAMP[2].R      /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP3 CAN_2.HR_TIME_STAMP[3].R      /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP4 CAN_2.HR_TIME_STAMP[4].R      /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP5 CAN_2.HR_TIME_STAMP[5].R      /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP6 CAN_2.HR_TIME_STAMP[6].R      /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP7 CAN_2.HR_TIME_STAMP[7].R      /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP8 CAN_2.HR_TIME_STAMP[8].R      /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP9 CAN_2.HR_TIME_STAMP[9].R      /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP10 CAN_2.HR_TIME_STAMP[10].R    /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP11 CAN_2.HR_TIME_STAMP[11].R    /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP12 CAN_2.HR_TIME_STAMP[12].R    /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP13 CAN_2.HR_TIME_STAMP[13].R    /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP14 CAN_2.HR_TIME_STAMP[14].R    /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP15 CAN_2.HR_TIME_STAMP[15].R    /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP16 CAN_2.HR_TIME_STAMP[16].R    /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP17 CAN_2.HR_TIME_STAMP[17].R    /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP18 CAN_2.HR_TIME_STAMP[18].R    /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP19 CAN_2.HR_TIME_STAMP[19].R    /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP20 CAN_2.HR_TIME_STAMP[20].R    /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP21 CAN_2.HR_TIME_STAMP[21].R    /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP22 CAN_2.HR_TIME_STAMP[22].R    /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP23 CAN_2.HR_TIME_STAMP[23].R    /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP24 CAN_2.HR_TIME_STAMP[24].R    /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP25 CAN_2.HR_TIME_STAMP[25].R    /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP26 CAN_2.HR_TIME_STAMP[26].R    /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP27 CAN_2.HR_TIME_STAMP[27].R    /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP28 CAN_2.HR_TIME_STAMP[28].R    /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP29 CAN_2.HR_TIME_STAMP[29].R    /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP30 CAN_2.HR_TIME_STAMP[30].R    /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP31 CAN_2.HR_TIME_STAMP[31].R    /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP32 CAN_2.HR_TIME_STAMP[32].R    /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP33 CAN_2.HR_TIME_STAMP[33].R    /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP34 CAN_2.HR_TIME_STAMP[34].R    /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP35 CAN_2.HR_TIME_STAMP[35].R    /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP36 CAN_2.HR_TIME_STAMP[36].R    /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP37 CAN_2.HR_TIME_STAMP[37].R    /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP38 CAN_2.HR_TIME_STAMP[38].R    /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP39 CAN_2.HR_TIME_STAMP[39].R    /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP40 CAN_2.HR_TIME_STAMP[40].R    /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP41 CAN_2.HR_TIME_STAMP[41].R    /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP42 CAN_2.HR_TIME_STAMP[42].R    /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP43 CAN_2.HR_TIME_STAMP[43].R    /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP44 CAN_2.HR_TIME_STAMP[44].R    /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP45 CAN_2.HR_TIME_STAMP[45].R    /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP46 CAN_2.HR_TIME_STAMP[46].R    /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP47 CAN_2.HR_TIME_STAMP[47].R    /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP48 CAN_2.HR_TIME_STAMP[48].R    /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP49 CAN_2.HR_TIME_STAMP[49].R    /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP50 CAN_2.HR_TIME_STAMP[50].R    /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP51 CAN_2.HR_TIME_STAMP[51].R    /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP52 CAN_2.HR_TIME_STAMP[52].R    /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP53 CAN_2.HR_TIME_STAMP[53].R    /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP54 CAN_2.HR_TIME_STAMP[54].R    /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP55 CAN_2.HR_TIME_STAMP[55].R    /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP56 CAN_2.HR_TIME_STAMP[56].R    /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP57 CAN_2.HR_TIME_STAMP[57].R    /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP58 CAN_2.HR_TIME_STAMP[58].R    /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP59 CAN_2.HR_TIME_STAMP[59].R    /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP60 CAN_2.HR_TIME_STAMP[60].R    /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP61 CAN_2.HR_TIME_STAMP[61].R    /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP62 CAN_2.HR_TIME_STAMP[62].R    /* High Resolution Time Stamp */
#define CAN_2_HR_TIME_STAMP63 CAN_2.HR_TIME_STAMP[63].R    /* High Resolution Time Stamp */

/* I3C */
#define I3C_MCONFIG          I3C.MCONFIG.R                 /* Master Configuration */
#define I3C_SCONFIG          I3C.SCONFIG.R                 /* Slave Configuration */
#define I3C_SSTATUS          I3C.SSTATUS.R                 /* Slave Status */
#define I3C_SCTRL            I3C.SCTRL.R                   /* Slave Control */
#define I3C_SINTSET          I3C.SINTSET.R                 /* Slave Interrupt Set */
#define I3C_SINTCLR          I3C.SINTCLR.R                 /* Slave Interrupt Clear */
#define I3C_SINTMASKED       I3C.SINTMASKED.R              /* Slave Interrupt Mask */
#define I3C_SERRWARN         I3C.SERRWARN.R                /* Slave Errors and Warnings */
#define I3C_SDMACTRL         I3C.SDMACTRL.R                /* Slave DMA Control */
#define I3C_SDATACTRL        I3C.SDATACTRL.R               /* Slave Data Control */
#define I3C_SWDATAB          I3C.SWDATAB.R                 /* Slave Write Data Byte */
#define I3C_SWDATABE         I3C.SWDATABE.R                /* Slave Write Data Byte End */
#define I3C_SWDATAH          I3C.SWDATAH.R                 /* Slave Write Data Half-word */
#define I3C_SWDATAHE         I3C.SWDATAHE.R                /* Slave Write Data Half-word End */
#define I3C_SRDATAB          I3C.SRDATAB.R                 /* Slave Read Data Byte */
#define I3C_SRDATAH          I3C.SRDATAH.R                 /* Slave Read Data Half-word */
#define I3C_SCAPABILITIES2   I3C.SCAPABILITIES2.R          /* Slave Capabilities 2 */
#define I3C_SCAPABILITIES    I3C.SCAPABILITIES.R           /* Slave Capabilities */
#define I3C_SMAXLIMITS       I3C.SMAXLIMITS.R              /* Slave Maximum Limits */
#define I3C_SIDPARTNO        I3C.SIDPARTNO.R               /* Slave ID Part Number */
#define I3C_SIDEXT           I3C.SIDEXT.R                  /* Slave ID Extension */
#define I3C_SVENDORID        I3C.SVENDORID.R               /* Slave Vendor ID */
#define I3C_STCCLOCK         I3C.STCCLOCK.R                /* Slave Time Control Clock */
#define I3C_SMSGMAPADDR      I3C.SMSGMAPADDR.R             /* Slave Message Map Address */
#define I3C_MCTRL            I3C.MCTRL.R                   /* Master Main Control */
#define I3C_MSTATUS          I3C.MSTATUS.R                 /* Master Status */
#define I3C_MIBIRULES        I3C.MIBIRULES.R               /* Master In-band Interrupt Registry and Rules */
#define I3C_MINTSET          I3C.MINTSET.R                 /* Master Interrupt Set */
#define I3C_MINTCLR          I3C.MINTCLR.R                 /* Master Interrupt Clear */
#define I3C_MINTMASKED       I3C.MINTMASKED.R              /* Master Interrupt Mask */
#define I3C_MERRWARN         I3C.MERRWARN.R                /* Master Errors and Warnings */
#define I3C_MDMACTRL         I3C.MDMACTRL.R                /* Master DMA Control */
#define I3C_MDATACTRL        I3C.MDATACTRL.R               /* Master Data Control */
#define I3C_MWDATAB          I3C.MWDATAB.R                 /* Master Write Data Byte */
#define I3C_MWDATABE         I3C.MWDATABE.R                /* Master Write Data Byte End */
#define I3C_MWDATAH          I3C.MWDATAH.R                 /* Master Write Data Half-word */
#define I3C_MWDATAHE         I3C.MWDATAHE.R                /* Master Write Data Byte End */
#define I3C_MRDATAB          I3C.MRDATAB.R                 /* Master Read Data Byte */
#define I3C_MRDATAH          I3C.MRDATAH.R                 /* Master Read Data Half-word */
#define I3C_MWDATAB1         I3C.MWDATAB1.R                /* Byte-only Write Byte Data (to bus) */
#define I3C_MWMSG_SDR_CONTROL I3C.MWMSG_SDR.MWMSG_SDR_CONTROL.R /* Master Write Message in SDR mode */
#define I3C_MWMSG_SDR_DATA   I3C.MWMSG_SDR.MWMSG_SDR_DATA.R /* Master Write Message Data in SDR mode */
#define I3C_MRMSG_SDR        I3C.MRMSG_SDR.R               /* Master Read Message in SDR mode */
#define I3C_MWMSG_DDR_CONTROL I3C.MWMSG_DDR.MWMSG_DDR_CONTROL.R /* Master Write Message in DDR mode */
#define I3C_MWMSG_DDR_DATA   I3C.MWMSG_DDR.MWMSG_DDR_DATA.R /* Master Write Message Data in DDR mode */
#define I3C_MRMSG_DDR        I3C.MRMSG_DDR.R               /* Master Read Message in DDR mode */
#define I3C_MDYNADDR         I3C.MDYNADDR.R                /* Master Dynamic Address */
#define I3C_SCCCMASK         I3C.SCCCMASK.R                /* CCC Mask for Unhandled CCCs */
#define I3C_SERRWARNMASK     I3C.SERRWARNMASK.R            /* Mask for SERRWARN reg bits to form status bit */
#define I3C_SMAPCTRL0        I3C.SMAPCTRL0.R               /* Map Feature Control 0 */
#define I3C_SMAPCTRL1        I3C.SMAPCTRL1.R               /* Map Feature Control 1 */
#define I3C_IBIEXT1          I3C.IBIEXT1.R                 /* Extended IBI Data 1 */
#define I3C_IBIEXT2          I3C.IBIEXT2.R                 /* Extended IBI Data 2 */

/* INTM */
#define INTM_INTM_MM         INTM.INTM_MM.R                /* Monitor Mode */
#define INTM_INTM_IACK       INTM.INTM_IACK.R              /* Interrupt Acknowledge */
#define INTM_INTM_IRQSEL0    INTM.MON[0].INTM_IRQSEL.R     /* Interrupt Request Select 0 */
#define INTM_INTM_LATENCY0   INTM.MON[0].INTM_LATENCY.R    /* INTM_LATENCY0 */
#define INTM_INTM_TIMER0     INTM.MON[0].INTM_TIMER.R      /* Timer 0 */
#define INTM_INTM_STATUS0    INTM.MON[0].INTM_STATUS.R     /* Status 0 */
#define INTM_INTM_IRQSEL1    INTM.MON[1].INTM_IRQSEL.R     /* Interrupt Request Select 1 */
#define INTM_INTM_LATENCY1   INTM.MON[1].INTM_LATENCY.R    /* INTM_LATENCY1 */
#define INTM_INTM_TIMER1     INTM.MON[1].INTM_TIMER.R      /* Timer 1 */
#define INTM_INTM_STATUS1    INTM.MON[1].INTM_STATUS.R     /* Status 1 */
#define INTM_INTM_IRQSEL2    INTM.MON[2].INTM_IRQSEL.R     /* Interrupt Request Select 2 */
#define INTM_INTM_LATENCY2   INTM.MON[2].INTM_LATENCY.R    /* INTM_LATENCY2 */
#define INTM_INTM_TIMER2     INTM.MON[2].INTM_TIMER.R      /* Timer 2 */
#define INTM_INTM_STATUS2    INTM.MON[2].INTM_STATUS.R     /* Status 2 */
#define INTM_INTM_IRQSEL3    INTM.MON[3].INTM_IRQSEL.R     /* Interrupt Request Select 3 */
#define INTM_INTM_LATENCY3   INTM.MON[3].INTM_LATENCY.R    /* INTM_LATENCY3 */
#define INTM_INTM_TIMER3     INTM.MON[3].INTM_TIMER.R      /* Timer 3 */
#define INTM_INTM_STATUS3    INTM.MON[3].INTM_STATUS.R     /* Status 3 */

/* JDC */
#define JDC_MCR              JDC.MCR.R                     /* Module Configuration Register */
#define JDC_MSR              JDC.MSR.R                     /* Module Status Register */
#define JDC_JOUT_IPS         JDC.JOUT_IPS.R                /* JTAG Output Data Register */
#define JDC_JIN_IPS          JDC.JIN_IPS.R                 /* JTAG Input Data Register */

/* LCU */
#define LCU_0_LC0_LUTCTRL0   LCU_0.LC[0].LUTCTRL[0].R      /* LC 0 Output 0 LUT Control */
#define LCU_0_LC0_LUTCTRL1   LCU_0.LC[0].LUTCTRL[1].R      /* LC 0 Output 1 LUT Control */
#define LCU_0_LC0_LUTCTRL2   LCU_0.LC[0].LUTCTRL[2].R      /* LC 0 Output 2 LUT Control */
#define LCU_0_LC0_LUTCTRL3   LCU_0.LC[0].LUTCTRL[3].R      /* LC 0 Output 3 LUT Control */
#define LCU_0_LC0_FILT0      LCU_0.LC[0].FILT[0].R         /* LC 0 Output 0 Filter */
#define LCU_0_LC0_FILT1      LCU_0.LC[0].FILT[1].R         /* LC 0 Output 1 Filter */
#define LCU_0_LC0_FILT2      LCU_0.LC[0].FILT[2].R         /* LC 0 Output 2 Filter */
#define LCU_0_LC0_FILT3      LCU_0.LC[0].FILT[3].R         /* LC 0 Output 3 Filter */
#define LCU_0_LC0_INTDMAEN   LCU_0.LC[0].INTDMAEN.R        /* LC 0 Interrupt and DMA Enable */
#define LCU_0_LC0_STS        LCU_0.LC[0].STS.R             /* LC 0 Status */
#define LCU_0_LC0_OUTPOL     LCU_0.LC[0].OUTPOL.R          /* LC 0 Output Polarity Control */
#define LCU_0_LC0_FFILT      LCU_0.LC[0].FFILT.R           /* LC 0 Force Filter */
#define LCU_0_LC0_FCTRL      LCU_0.LC[0].FCTRL.R           /* LC 0 Force Control */
#define LCU_0_LC0_SCTRL      LCU_0.LC[0].SCTRL.R           /* LC 0 Sync Control */
#define LCU_0_LC1_LUTCTRL0   LCU_0.LC[1].LUTCTRL[0].R      /* LC 1 Output 0 LUT Control */
#define LCU_0_LC1_LUTCTRL1   LCU_0.LC[1].LUTCTRL[1].R      /* LC 1 Output 1 LUT Control */
#define LCU_0_LC1_LUTCTRL2   LCU_0.LC[1].LUTCTRL[2].R      /* LC 1 Output 2 LUT Control */
#define LCU_0_LC1_LUTCTRL3   LCU_0.LC[1].LUTCTRL[3].R      /* LC 1 Output 3 LUT Control */
#define LCU_0_LC1_FILT0      LCU_0.LC[1].FILT[0].R         /* LC 1 Output 0 Filter */
#define LCU_0_LC1_FILT1      LCU_0.LC[1].FILT[1].R         /* LC 1 Output 1 Filter */
#define LCU_0_LC1_FILT2      LCU_0.LC[1].FILT[2].R         /* LC 1 Output 2 Filter */
#define LCU_0_LC1_FILT3      LCU_0.LC[1].FILT[3].R         /* LC 1 Output 3 Filter */
#define LCU_0_LC1_INTDMAEN   LCU_0.LC[1].INTDMAEN.R        /* LC 1 Interrupt and DMA Enable */
#define LCU_0_LC1_STS        LCU_0.LC[1].STS.R             /* LC 1 Status */
#define LCU_0_LC1_OUTPOL     LCU_0.LC[1].OUTPOL.R          /* LC 1 Output Polarity Control */
#define LCU_0_LC1_FFILT      LCU_0.LC[1].FFILT.R           /* LC 1 Force Filter */
#define LCU_0_LC1_FCTRL      LCU_0.LC[1].FCTRL.R           /* LC 1 Force Control */
#define LCU_0_LC1_SCTRL      LCU_0.LC[1].SCTRL.R           /* LC 1 Sync Control */
#define LCU_0_LC2_LUTCTRL0   LCU_0.LC[2].LUTCTRL[0].R      /* LC 2 Output 0 LUT Control */
#define LCU_0_LC2_LUTCTRL1   LCU_0.LC[2].LUTCTRL[1].R      /* LC 2 Output 1 LUT Control */
#define LCU_0_LC2_LUTCTRL2   LCU_0.LC[2].LUTCTRL[2].R      /* LC 2 Output 2 LUT Control */
#define LCU_0_LC2_LUTCTRL3   LCU_0.LC[2].LUTCTRL[3].R      /* LC 2 Output 3 LUT Control */
#define LCU_0_LC2_FILT0      LCU_0.LC[2].FILT[0].R         /* LC 2 Output 0 Filter */
#define LCU_0_LC2_FILT1      LCU_0.LC[2].FILT[1].R         /* LC 2 Output 1 Filter */
#define LCU_0_LC2_FILT2      LCU_0.LC[2].FILT[2].R         /* LC 2 Output 2 Filter */
#define LCU_0_LC2_FILT3      LCU_0.LC[2].FILT[3].R         /* LC 2 Output 3 Filter */
#define LCU_0_LC2_INTDMAEN   LCU_0.LC[2].INTDMAEN.R        /* LC 2 Interrupt and DMA Enable */
#define LCU_0_LC2_STS        LCU_0.LC[2].STS.R             /* LC 2 Status */
#define LCU_0_LC2_OUTPOL     LCU_0.LC[2].OUTPOL.R          /* LC 2 Output Polarity Control */
#define LCU_0_LC2_FFILT      LCU_0.LC[2].FFILT.R           /* LC 2 Force Filter */
#define LCU_0_LC2_FCTRL      LCU_0.LC[2].FCTRL.R           /* LC 2 Force Control */
#define LCU_0_LC2_SCTRL      LCU_0.LC[2].SCTRL.R           /* LC 2 Sync Control */
#define LCU_0_MUXSEL0        LCU_0.MUXSEL[0].R             /* Mux Select */
#define LCU_0_MUXSEL1        LCU_0.MUXSEL[1].R             /* Mux Select */
#define LCU_0_MUXSEL2        LCU_0.MUXSEL[2].R             /* Mux Select */
#define LCU_0_MUXSEL3        LCU_0.MUXSEL[3].R             /* Mux Select */
#define LCU_0_MUXSEL4        LCU_0.MUXSEL[4].R             /* Mux Select */
#define LCU_0_MUXSEL5        LCU_0.MUXSEL[5].R             /* Mux Select */
#define LCU_0_MUXSEL6        LCU_0.MUXSEL[6].R             /* Mux Select */
#define LCU_0_MUXSEL7        LCU_0.MUXSEL[7].R             /* Mux Select */
#define LCU_0_MUXSEL8        LCU_0.MUXSEL[8].R             /* Mux Select */
#define LCU_0_MUXSEL9        LCU_0.MUXSEL[9].R             /* Mux Select */
#define LCU_0_MUXSEL10       LCU_0.MUXSEL[10].R            /* Mux Select */
#define LCU_0_MUXSEL11       LCU_0.MUXSEL[11].R            /* Mux Select */
#define LCU_0_CFG            LCU_0.CFG.R                   /* Configuration */
#define LCU_0_SWEN           LCU_0.SWEN.R                  /* Software Override Enable */
#define LCU_0_SWVALUE        LCU_0.SWVALUE.R               /* Software Override Value */
#define LCU_0_OUTEN          LCU_0.OUTEN.R                 /* Output Enable */
#define LCU_0_LCIN           LCU_0.LCIN.R                  /* Logic Inputs */
#define LCU_0_SWOUT          LCU_0.SWOUT.R                 /* Overridden Inputs */
#define LCU_0_LCOUT          LCU_0.LCOUT.R                 /* Logic Outputs */
#define LCU_0_FORCEOUT       LCU_0.FORCEOUT.R              /* Forced Outputs */
#define LCU_0_FORCESTS       LCU_0.FORCESTS.R              /* Force Status */
#define LCU_0_DBGEN          LCU_0.DBGEN.R                 /* Debug Mode Enable */

#define LCU_1_LC0_LUTCTRL0   LCU_1.LC[0].LUTCTRL[0].R      /* LC 0 Output 0 LUT Control */
#define LCU_1_LC0_LUTCTRL1   LCU_1.LC[0].LUTCTRL[1].R      /* LC 0 Output 1 LUT Control */
#define LCU_1_LC0_LUTCTRL2   LCU_1.LC[0].LUTCTRL[2].R      /* LC 0 Output 2 LUT Control */
#define LCU_1_LC0_LUTCTRL3   LCU_1.LC[0].LUTCTRL[3].R      /* LC 0 Output 3 LUT Control */
#define LCU_1_LC0_FILT0      LCU_1.LC[0].FILT[0].R         /* LC 0 Output 0 Filter */
#define LCU_1_LC0_FILT1      LCU_1.LC[0].FILT[1].R         /* LC 0 Output 1 Filter */
#define LCU_1_LC0_FILT2      LCU_1.LC[0].FILT[2].R         /* LC 0 Output 2 Filter */
#define LCU_1_LC0_FILT3      LCU_1.LC[0].FILT[3].R         /* LC 0 Output 3 Filter */
#define LCU_1_LC0_INTDMAEN   LCU_1.LC[0].INTDMAEN.R        /* LC 0 Interrupt and DMA Enable */
#define LCU_1_LC0_STS        LCU_1.LC[0].STS.R             /* LC 0 Status */
#define LCU_1_LC0_OUTPOL     LCU_1.LC[0].OUTPOL.R          /* LC 0 Output Polarity Control */
#define LCU_1_LC0_FFILT      LCU_1.LC[0].FFILT.R           /* LC 0 Force Filter */
#define LCU_1_LC0_FCTRL      LCU_1.LC[0].FCTRL.R           /* LC 0 Force Control */
#define LCU_1_LC0_SCTRL      LCU_1.LC[0].SCTRL.R           /* LC 0 Sync Control */
#define LCU_1_LC1_LUTCTRL0   LCU_1.LC[1].LUTCTRL[0].R      /* LC 1 Output 0 LUT Control */
#define LCU_1_LC1_LUTCTRL1   LCU_1.LC[1].LUTCTRL[1].R      /* LC 1 Output 1 LUT Control */
#define LCU_1_LC1_LUTCTRL2   LCU_1.LC[1].LUTCTRL[2].R      /* LC 1 Output 2 LUT Control */
#define LCU_1_LC1_LUTCTRL3   LCU_1.LC[1].LUTCTRL[3].R      /* LC 1 Output 3 LUT Control */
#define LCU_1_LC1_FILT0      LCU_1.LC[1].FILT[0].R         /* LC 1 Output 0 Filter */
#define LCU_1_LC1_FILT1      LCU_1.LC[1].FILT[1].R         /* LC 1 Output 1 Filter */
#define LCU_1_LC1_FILT2      LCU_1.LC[1].FILT[2].R         /* LC 1 Output 2 Filter */
#define LCU_1_LC1_FILT3      LCU_1.LC[1].FILT[3].R         /* LC 1 Output 3 Filter */
#define LCU_1_LC1_INTDMAEN   LCU_1.LC[1].INTDMAEN.R        /* LC 1 Interrupt and DMA Enable */
#define LCU_1_LC1_STS        LCU_1.LC[1].STS.R             /* LC 1 Status */
#define LCU_1_LC1_OUTPOL     LCU_1.LC[1].OUTPOL.R          /* LC 1 Output Polarity Control */
#define LCU_1_LC1_FFILT      LCU_1.LC[1].FFILT.R           /* LC 1 Force Filter */
#define LCU_1_LC1_FCTRL      LCU_1.LC[1].FCTRL.R           /* LC 1 Force Control */
#define LCU_1_LC1_SCTRL      LCU_1.LC[1].SCTRL.R           /* LC 1 Sync Control */
#define LCU_1_LC2_LUTCTRL0   LCU_1.LC[2].LUTCTRL[0].R      /* LC 2 Output 0 LUT Control */
#define LCU_1_LC2_LUTCTRL1   LCU_1.LC[2].LUTCTRL[1].R      /* LC 2 Output 1 LUT Control */
#define LCU_1_LC2_LUTCTRL2   LCU_1.LC[2].LUTCTRL[2].R      /* LC 2 Output 2 LUT Control */
#define LCU_1_LC2_LUTCTRL3   LCU_1.LC[2].LUTCTRL[3].R      /* LC 2 Output 3 LUT Control */
#define LCU_1_LC2_FILT0      LCU_1.LC[2].FILT[0].R         /* LC 2 Output 0 Filter */
#define LCU_1_LC2_FILT1      LCU_1.LC[2].FILT[1].R         /* LC 2 Output 1 Filter */
#define LCU_1_LC2_FILT2      LCU_1.LC[2].FILT[2].R         /* LC 2 Output 2 Filter */
#define LCU_1_LC2_FILT3      LCU_1.LC[2].FILT[3].R         /* LC 2 Output 3 Filter */
#define LCU_1_LC2_INTDMAEN   LCU_1.LC[2].INTDMAEN.R        /* LC 2 Interrupt and DMA Enable */
#define LCU_1_LC2_STS        LCU_1.LC[2].STS.R             /* LC 2 Status */
#define LCU_1_LC2_OUTPOL     LCU_1.LC[2].OUTPOL.R          /* LC 2 Output Polarity Control */
#define LCU_1_LC2_FFILT      LCU_1.LC[2].FFILT.R           /* LC 2 Force Filter */
#define LCU_1_LC2_FCTRL      LCU_1.LC[2].FCTRL.R           /* LC 2 Force Control */
#define LCU_1_LC2_SCTRL      LCU_1.LC[2].SCTRL.R           /* LC 2 Sync Control */
#define LCU_1_MUXSEL0        LCU_1.MUXSEL[0].R             /* Mux Select */
#define LCU_1_MUXSEL1        LCU_1.MUXSEL[1].R             /* Mux Select */
#define LCU_1_MUXSEL2        LCU_1.MUXSEL[2].R             /* Mux Select */
#define LCU_1_MUXSEL3        LCU_1.MUXSEL[3].R             /* Mux Select */
#define LCU_1_MUXSEL4        LCU_1.MUXSEL[4].R             /* Mux Select */
#define LCU_1_MUXSEL5        LCU_1.MUXSEL[5].R             /* Mux Select */
#define LCU_1_MUXSEL6        LCU_1.MUXSEL[6].R             /* Mux Select */
#define LCU_1_MUXSEL7        LCU_1.MUXSEL[7].R             /* Mux Select */
#define LCU_1_MUXSEL8        LCU_1.MUXSEL[8].R             /* Mux Select */
#define LCU_1_MUXSEL9        LCU_1.MUXSEL[9].R             /* Mux Select */
#define LCU_1_MUXSEL10       LCU_1.MUXSEL[10].R            /* Mux Select */
#define LCU_1_MUXSEL11       LCU_1.MUXSEL[11].R            /* Mux Select */
#define LCU_1_CFG            LCU_1.CFG.R                   /* Configuration */
#define LCU_1_SWEN           LCU_1.SWEN.R                  /* Software Override Enable */
#define LCU_1_SWVALUE        LCU_1.SWVALUE.R               /* Software Override Value */
#define LCU_1_OUTEN          LCU_1.OUTEN.R                 /* Output Enable */
#define LCU_1_LCIN           LCU_1.LCIN.R                  /* Logic Inputs */
#define LCU_1_SWOUT          LCU_1.SWOUT.R                 /* Overridden Inputs */
#define LCU_1_LCOUT          LCU_1.LCOUT.R                 /* Logic Outputs */
#define LCU_1_FORCEOUT       LCU_1.FORCEOUT.R              /* Forced Outputs */
#define LCU_1_FORCESTS       LCU_1.FORCESTS.R              /* Force Status */
#define LCU_1_DBGEN          LCU_1.DBGEN.R                 /* Debug Mode Enable */

/* LPCMP */
#define LPCMP_0_VERID        LPCMP_0.VERID.R               /* Version ID Register */
#define LPCMP_0_PARAM        LPCMP_0.PARAM.R               /* Parameter Register */
#define LPCMP_0_CCR0         LPCMP_0.CCR0.R                /* Comparator Control Register 0 */
#define LPCMP_0_CCR1         LPCMP_0.CCR1.R                /* Comparator Control Register 1 */
#define LPCMP_0_CCR2         LPCMP_0.CCR2.R                /* Comparator Control Register 2 */
#define LPCMP_0_DCR          LPCMP_0.DCR.R                 /* DAC Control Register */
#define LPCMP_0_IER          LPCMP_0.IER.R                 /* Interrupt Enable Register */
#define LPCMP_0_CSR          LPCMP_0.CSR.R                 /* Comparator Status Register */
#define LPCMP_0_RRCR0        LPCMP_0.RRCR0.R               /* Round Robin Control Register 0 */
#define LPCMP_0_RRCR1        LPCMP_0.RRCR1.R               /* Round Robin Control Register 1 */
#define LPCMP_0_RRCSR        LPCMP_0.RRCSR.R               /* Round Robin Control and Status Register */
#define LPCMP_0_RRSR         LPCMP_0.RRSR.R                /* Round Robin Status Register */

#define LPCMP_1_VERID        LPCMP_1.VERID.R               /* Version ID Register */
#define LPCMP_1_PARAM        LPCMP_1.PARAM.R               /* Parameter Register */
#define LPCMP_1_CCR0         LPCMP_1.CCR0.R                /* Comparator Control Register 0 */
#define LPCMP_1_CCR1         LPCMP_1.CCR1.R                /* Comparator Control Register 1 */
#define LPCMP_1_CCR2         LPCMP_1.CCR2.R                /* Comparator Control Register 2 */
#define LPCMP_1_DCR          LPCMP_1.DCR.R                 /* DAC Control Register */
#define LPCMP_1_IER          LPCMP_1.IER.R                 /* Interrupt Enable Register */
#define LPCMP_1_CSR          LPCMP_1.CSR.R                 /* Comparator Status Register */
#define LPCMP_1_RRCR0        LPCMP_1.RRCR0.R               /* Round Robin Control Register 0 */
#define LPCMP_1_RRCR1        LPCMP_1.RRCR1.R               /* Round Robin Control Register 1 */
#define LPCMP_1_RRCSR        LPCMP_1.RRCSR.R               /* Round Robin Control and Status Register */
#define LPCMP_1_RRSR         LPCMP_1.RRSR.R                /* Round Robin Status Register */

/* LPI2C */
#define LPI2C_0_VERID        LPI2C_0.VERID.R               /* Version ID */
#define LPI2C_0_PARAM        LPI2C_0.PARAM.R               /* Parameter */
#define LPI2C_0_MCR          LPI2C_0.MCR.R                 /* Master Control */
#define LPI2C_0_MSR          LPI2C_0.MSR.R                 /* Master Status */
#define LPI2C_0_MIER         LPI2C_0.MIER.R                /* Master Interrupt Enable */
#define LPI2C_0_MDER         LPI2C_0.MDER.R                /* Master DMA Enable */
#define LPI2C_0_MCFGR0       LPI2C_0.MCFGR0.R              /* Master Configuration 0 */
#define LPI2C_0_MCFGR1       LPI2C_0.MCFGR1.R              /* Master Configuration 1 */
#define LPI2C_0_MCFGR2       LPI2C_0.MCFGR2.R              /* Master Configuration 2 */
#define LPI2C_0_MCFGR3       LPI2C_0.MCFGR3.R              /* Master Configuration 3 */
#define LPI2C_0_MDMR         LPI2C_0.MDMR.R                /* Master Data Match */
#define LPI2C_0_MCCR0        LPI2C_0.MCCR0.R               /* Master Clock Configuration 0 */
#define LPI2C_0_MCCR1        LPI2C_0.MCCR1.R               /* Master Clock Configuration 1 */
#define LPI2C_0_MFCR         LPI2C_0.MFCR.R                /* Master FIFO Control */
#define LPI2C_0_MFSR         LPI2C_0.MFSR.R                /* Master FIFO Status */
#define LPI2C_0_MTDR         LPI2C_0.MTDR.R                /* Master Transmit Data */
#define LPI2C_0_MRDR         LPI2C_0.MRDR.R                /* Master Receive Data */
#define LPI2C_0_SCR          LPI2C_0.SCR.R                 /* Slave Control */
#define LPI2C_0_SSR          LPI2C_0.SSR.R                 /* Slave Status */
#define LPI2C_0_SIER         LPI2C_0.SIER.R                /* Slave Interrupt Enable */
#define LPI2C_0_SDER         LPI2C_0.SDER.R                /* Slave DMA Enable */
#define LPI2C_0_SCFGR1       LPI2C_0.SCFGR1.R              /* Slave Configuration 1 */
#define LPI2C_0_SCFGR2       LPI2C_0.SCFGR2.R              /* Slave Configuration 2 */
#define LPI2C_0_SAMR         LPI2C_0.SAMR.R                /* Slave Address Match */
#define LPI2C_0_SASR         LPI2C_0.SASR.R                /* Slave Address Status */
#define LPI2C_0_STAR         LPI2C_0.STAR.R                /* Slave Transmit ACK */
#define LPI2C_0_STDR         LPI2C_0.STDR.R                /* Slave Transmit Data */
#define LPI2C_0_SRDR         LPI2C_0.SRDR.R                /* Slave Receive Data */

#define LPI2C_1_VERID        LPI2C_1.VERID.R               /* Version ID */
#define LPI2C_1_PARAM        LPI2C_1.PARAM.R               /* Parameter */
#define LPI2C_1_MCR          LPI2C_1.MCR.R                 /* Master Control */
#define LPI2C_1_MSR          LPI2C_1.MSR.R                 /* Master Status */
#define LPI2C_1_MIER         LPI2C_1.MIER.R                /* Master Interrupt Enable */
#define LPI2C_1_MDER         LPI2C_1.MDER.R                /* Master DMA Enable */
#define LPI2C_1_MCFGR0       LPI2C_1.MCFGR0.R              /* Master Configuration 0 */
#define LPI2C_1_MCFGR1       LPI2C_1.MCFGR1.R              /* Master Configuration 1 */
#define LPI2C_1_MCFGR2       LPI2C_1.MCFGR2.R              /* Master Configuration 2 */
#define LPI2C_1_MCFGR3       LPI2C_1.MCFGR3.R              /* Master Configuration 3 */
#define LPI2C_1_MDMR         LPI2C_1.MDMR.R                /* Master Data Match */
#define LPI2C_1_MCCR0        LPI2C_1.MCCR0.R               /* Master Clock Configuration 0 */
#define LPI2C_1_MCCR1        LPI2C_1.MCCR1.R               /* Master Clock Configuration 1 */
#define LPI2C_1_MFCR         LPI2C_1.MFCR.R                /* Master FIFO Control */
#define LPI2C_1_MFSR         LPI2C_1.MFSR.R                /* Master FIFO Status */
#define LPI2C_1_MTDR         LPI2C_1.MTDR.R                /* Master Transmit Data */
#define LPI2C_1_MRDR         LPI2C_1.MRDR.R                /* Master Receive Data */
#define LPI2C_1_SCR          LPI2C_1.SCR.R                 /* Slave Control */
#define LPI2C_1_SSR          LPI2C_1.SSR.R                 /* Slave Status */
#define LPI2C_1_SIER         LPI2C_1.SIER.R                /* Slave Interrupt Enable */
#define LPI2C_1_SDER         LPI2C_1.SDER.R                /* Slave DMA Enable */
#define LPI2C_1_SCFGR1       LPI2C_1.SCFGR1.R              /* Slave Configuration 1 */
#define LPI2C_1_SCFGR2       LPI2C_1.SCFGR2.R              /* Slave Configuration 2 */
#define LPI2C_1_SAMR         LPI2C_1.SAMR.R                /* Slave Address Match */
#define LPI2C_1_SASR         LPI2C_1.SASR.R                /* Slave Address Status */
#define LPI2C_1_STAR         LPI2C_1.STAR.R                /* Slave Transmit ACK */
#define LPI2C_1_STDR         LPI2C_1.STDR.R                /* Slave Transmit Data */
#define LPI2C_1_SRDR         LPI2C_1.SRDR.R                /* Slave Receive Data */

/* LPSPI */
#define LPSPI_0_VERID        LPSPI_0.VERID.R               /* Version ID */
#define LPSPI_0_PARAM        LPSPI_0.PARAM.R               /* Parameter */
#define LPSPI_0_CR           LPSPI_0.CR.R                  /* Control */
#define LPSPI_0_SR           LPSPI_0.SR.R                  /* Status */
#define LPSPI_0_IER          LPSPI_0.IER.R                 /* Interrupt Enable */
#define LPSPI_0_DER          LPSPI_0.DER.R                 /* DMA Enable */
#define LPSPI_0_CFGR0        LPSPI_0.CFGR0.R               /* Configuration 0 */
#define LPSPI_0_CFGR1        LPSPI_0.CFGR1.R               /* Configuration 1 */
#define LPSPI_0_DMR0         LPSPI_0.DMR0.R                /* Data Match 0 */
#define LPSPI_0_DMR1         LPSPI_0.DMR1.R                /* Data Match 1 */
#define LPSPI_0_CCR          LPSPI_0.CCR.R                 /* Clock Configuration */
#define LPSPI_0_CCR1         LPSPI_0.CCR1.R                /* Clock Configuration 1 */
#define LPSPI_0_FCR          LPSPI_0.FCR.R                 /* FIFO Control */
#define LPSPI_0_FSR          LPSPI_0.FSR.R                 /* FIFO Status */
#define LPSPI_0_TCR          LPSPI_0.TCR.R                 /* Transmit Command */
#define LPSPI_0_TDR          LPSPI_0.TDR.R                 /* Transmit Data */
#define LPSPI_0_RSR          LPSPI_0.RSR.R                 /* Receive Status */
#define LPSPI_0_RDR          LPSPI_0.RDR.R                 /* Receive Data */
#define LPSPI_0_RDROR        LPSPI_0.RDROR.R               /* Receive Data Read Only */
#define LPSPI_0_TCBR         LPSPI_0.TCBR.R                /* Transmit Command Burst */
#define LPSPI_0_TDBR0        LPSPI_0.TDBR[0].R             /* Transmit Data Burst */
#define LPSPI_0_TDBR1        LPSPI_0.TDBR[1].R             /* Transmit Data Burst */
#define LPSPI_0_TDBR2        LPSPI_0.TDBR[2].R             /* Transmit Data Burst */
#define LPSPI_0_TDBR3        LPSPI_0.TDBR[3].R             /* Transmit Data Burst */
#define LPSPI_0_TDBR4        LPSPI_0.TDBR[4].R             /* Transmit Data Burst */
#define LPSPI_0_TDBR5        LPSPI_0.TDBR[5].R             /* Transmit Data Burst */
#define LPSPI_0_TDBR6        LPSPI_0.TDBR[6].R             /* Transmit Data Burst */
#define LPSPI_0_TDBR7        LPSPI_0.TDBR[7].R             /* Transmit Data Burst */
#define LPSPI_0_TDBR8        LPSPI_0.TDBR[8].R             /* Transmit Data Burst */
#define LPSPI_0_TDBR9        LPSPI_0.TDBR[9].R             /* Transmit Data Burst */
#define LPSPI_0_TDBR10       LPSPI_0.TDBR[10].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR11       LPSPI_0.TDBR[11].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR12       LPSPI_0.TDBR[12].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR13       LPSPI_0.TDBR[13].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR14       LPSPI_0.TDBR[14].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR15       LPSPI_0.TDBR[15].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR16       LPSPI_0.TDBR[16].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR17       LPSPI_0.TDBR[17].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR18       LPSPI_0.TDBR[18].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR19       LPSPI_0.TDBR[19].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR20       LPSPI_0.TDBR[20].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR21       LPSPI_0.TDBR[21].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR22       LPSPI_0.TDBR[22].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR23       LPSPI_0.TDBR[23].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR24       LPSPI_0.TDBR[24].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR25       LPSPI_0.TDBR[25].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR26       LPSPI_0.TDBR[26].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR27       LPSPI_0.TDBR[27].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR28       LPSPI_0.TDBR[28].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR29       LPSPI_0.TDBR[29].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR30       LPSPI_0.TDBR[30].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR31       LPSPI_0.TDBR[31].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR32       LPSPI_0.TDBR[32].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR33       LPSPI_0.TDBR[33].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR34       LPSPI_0.TDBR[34].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR35       LPSPI_0.TDBR[35].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR36       LPSPI_0.TDBR[36].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR37       LPSPI_0.TDBR[37].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR38       LPSPI_0.TDBR[38].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR39       LPSPI_0.TDBR[39].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR40       LPSPI_0.TDBR[40].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR41       LPSPI_0.TDBR[41].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR42       LPSPI_0.TDBR[42].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR43       LPSPI_0.TDBR[43].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR44       LPSPI_0.TDBR[44].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR45       LPSPI_0.TDBR[45].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR46       LPSPI_0.TDBR[46].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR47       LPSPI_0.TDBR[47].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR48       LPSPI_0.TDBR[48].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR49       LPSPI_0.TDBR[49].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR50       LPSPI_0.TDBR[50].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR51       LPSPI_0.TDBR[51].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR52       LPSPI_0.TDBR[52].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR53       LPSPI_0.TDBR[53].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR54       LPSPI_0.TDBR[54].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR55       LPSPI_0.TDBR[55].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR56       LPSPI_0.TDBR[56].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR57       LPSPI_0.TDBR[57].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR58       LPSPI_0.TDBR[58].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR59       LPSPI_0.TDBR[59].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR60       LPSPI_0.TDBR[60].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR61       LPSPI_0.TDBR[61].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR62       LPSPI_0.TDBR[62].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR63       LPSPI_0.TDBR[63].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR64       LPSPI_0.TDBR[64].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR65       LPSPI_0.TDBR[65].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR66       LPSPI_0.TDBR[66].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR67       LPSPI_0.TDBR[67].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR68       LPSPI_0.TDBR[68].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR69       LPSPI_0.TDBR[69].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR70       LPSPI_0.TDBR[70].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR71       LPSPI_0.TDBR[71].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR72       LPSPI_0.TDBR[72].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR73       LPSPI_0.TDBR[73].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR74       LPSPI_0.TDBR[74].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR75       LPSPI_0.TDBR[75].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR76       LPSPI_0.TDBR[76].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR77       LPSPI_0.TDBR[77].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR78       LPSPI_0.TDBR[78].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR79       LPSPI_0.TDBR[79].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR80       LPSPI_0.TDBR[80].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR81       LPSPI_0.TDBR[81].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR82       LPSPI_0.TDBR[82].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR83       LPSPI_0.TDBR[83].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR84       LPSPI_0.TDBR[84].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR85       LPSPI_0.TDBR[85].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR86       LPSPI_0.TDBR[86].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR87       LPSPI_0.TDBR[87].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR88       LPSPI_0.TDBR[88].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR89       LPSPI_0.TDBR[89].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR90       LPSPI_0.TDBR[90].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR91       LPSPI_0.TDBR[91].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR92       LPSPI_0.TDBR[92].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR93       LPSPI_0.TDBR[93].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR94       LPSPI_0.TDBR[94].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR95       LPSPI_0.TDBR[95].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR96       LPSPI_0.TDBR[96].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR97       LPSPI_0.TDBR[97].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR98       LPSPI_0.TDBR[98].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR99       LPSPI_0.TDBR[99].R            /* Transmit Data Burst */
#define LPSPI_0_TDBR100      LPSPI_0.TDBR[100].R           /* Transmit Data Burst */
#define LPSPI_0_TDBR101      LPSPI_0.TDBR[101].R           /* Transmit Data Burst */
#define LPSPI_0_TDBR102      LPSPI_0.TDBR[102].R           /* Transmit Data Burst */
#define LPSPI_0_TDBR103      LPSPI_0.TDBR[103].R           /* Transmit Data Burst */
#define LPSPI_0_TDBR104      LPSPI_0.TDBR[104].R           /* Transmit Data Burst */
#define LPSPI_0_TDBR105      LPSPI_0.TDBR[105].R           /* Transmit Data Burst */
#define LPSPI_0_TDBR106      LPSPI_0.TDBR[106].R           /* Transmit Data Burst */
#define LPSPI_0_TDBR107      LPSPI_0.TDBR[107].R           /* Transmit Data Burst */
#define LPSPI_0_TDBR108      LPSPI_0.TDBR[108].R           /* Transmit Data Burst */
#define LPSPI_0_TDBR109      LPSPI_0.TDBR[109].R           /* Transmit Data Burst */
#define LPSPI_0_TDBR110      LPSPI_0.TDBR[110].R           /* Transmit Data Burst */
#define LPSPI_0_TDBR111      LPSPI_0.TDBR[111].R           /* Transmit Data Burst */
#define LPSPI_0_TDBR112      LPSPI_0.TDBR[112].R           /* Transmit Data Burst */
#define LPSPI_0_TDBR113      LPSPI_0.TDBR[113].R           /* Transmit Data Burst */
#define LPSPI_0_TDBR114      LPSPI_0.TDBR[114].R           /* Transmit Data Burst */
#define LPSPI_0_TDBR115      LPSPI_0.TDBR[115].R           /* Transmit Data Burst */
#define LPSPI_0_TDBR116      LPSPI_0.TDBR[116].R           /* Transmit Data Burst */
#define LPSPI_0_TDBR117      LPSPI_0.TDBR[117].R           /* Transmit Data Burst */
#define LPSPI_0_TDBR118      LPSPI_0.TDBR[118].R           /* Transmit Data Burst */
#define LPSPI_0_TDBR119      LPSPI_0.TDBR[119].R           /* Transmit Data Burst */
#define LPSPI_0_TDBR120      LPSPI_0.TDBR[120].R           /* Transmit Data Burst */
#define LPSPI_0_TDBR121      LPSPI_0.TDBR[121].R           /* Transmit Data Burst */
#define LPSPI_0_TDBR122      LPSPI_0.TDBR[122].R           /* Transmit Data Burst */
#define LPSPI_0_TDBR123      LPSPI_0.TDBR[123].R           /* Transmit Data Burst */
#define LPSPI_0_TDBR124      LPSPI_0.TDBR[124].R           /* Transmit Data Burst */
#define LPSPI_0_TDBR125      LPSPI_0.TDBR[125].R           /* Transmit Data Burst */
#define LPSPI_0_TDBR126      LPSPI_0.TDBR[126].R           /* Transmit Data Burst */
#define LPSPI_0_TDBR127      LPSPI_0.TDBR[127].R           /* Transmit Data Burst */
#define LPSPI_0_RDBR0        LPSPI_0.RDBR[0].R             /* Receive Data Burst */
#define LPSPI_0_RDBR1        LPSPI_0.RDBR[1].R             /* Receive Data Burst */
#define LPSPI_0_RDBR2        LPSPI_0.RDBR[2].R             /* Receive Data Burst */
#define LPSPI_0_RDBR3        LPSPI_0.RDBR[3].R             /* Receive Data Burst */
#define LPSPI_0_RDBR4        LPSPI_0.RDBR[4].R             /* Receive Data Burst */
#define LPSPI_0_RDBR5        LPSPI_0.RDBR[5].R             /* Receive Data Burst */
#define LPSPI_0_RDBR6        LPSPI_0.RDBR[6].R             /* Receive Data Burst */
#define LPSPI_0_RDBR7        LPSPI_0.RDBR[7].R             /* Receive Data Burst */
#define LPSPI_0_RDBR8        LPSPI_0.RDBR[8].R             /* Receive Data Burst */
#define LPSPI_0_RDBR9        LPSPI_0.RDBR[9].R             /* Receive Data Burst */
#define LPSPI_0_RDBR10       LPSPI_0.RDBR[10].R            /* Receive Data Burst */
#define LPSPI_0_RDBR11       LPSPI_0.RDBR[11].R            /* Receive Data Burst */
#define LPSPI_0_RDBR12       LPSPI_0.RDBR[12].R            /* Receive Data Burst */
#define LPSPI_0_RDBR13       LPSPI_0.RDBR[13].R            /* Receive Data Burst */
#define LPSPI_0_RDBR14       LPSPI_0.RDBR[14].R            /* Receive Data Burst */
#define LPSPI_0_RDBR15       LPSPI_0.RDBR[15].R            /* Receive Data Burst */
#define LPSPI_0_RDBR16       LPSPI_0.RDBR[16].R            /* Receive Data Burst */
#define LPSPI_0_RDBR17       LPSPI_0.RDBR[17].R            /* Receive Data Burst */
#define LPSPI_0_RDBR18       LPSPI_0.RDBR[18].R            /* Receive Data Burst */
#define LPSPI_0_RDBR19       LPSPI_0.RDBR[19].R            /* Receive Data Burst */
#define LPSPI_0_RDBR20       LPSPI_0.RDBR[20].R            /* Receive Data Burst */
#define LPSPI_0_RDBR21       LPSPI_0.RDBR[21].R            /* Receive Data Burst */
#define LPSPI_0_RDBR22       LPSPI_0.RDBR[22].R            /* Receive Data Burst */
#define LPSPI_0_RDBR23       LPSPI_0.RDBR[23].R            /* Receive Data Burst */
#define LPSPI_0_RDBR24       LPSPI_0.RDBR[24].R            /* Receive Data Burst */
#define LPSPI_0_RDBR25       LPSPI_0.RDBR[25].R            /* Receive Data Burst */
#define LPSPI_0_RDBR26       LPSPI_0.RDBR[26].R            /* Receive Data Burst */
#define LPSPI_0_RDBR27       LPSPI_0.RDBR[27].R            /* Receive Data Burst */
#define LPSPI_0_RDBR28       LPSPI_0.RDBR[28].R            /* Receive Data Burst */
#define LPSPI_0_RDBR29       LPSPI_0.RDBR[29].R            /* Receive Data Burst */
#define LPSPI_0_RDBR30       LPSPI_0.RDBR[30].R            /* Receive Data Burst */
#define LPSPI_0_RDBR31       LPSPI_0.RDBR[31].R            /* Receive Data Burst */
#define LPSPI_0_RDBR32       LPSPI_0.RDBR[32].R            /* Receive Data Burst */
#define LPSPI_0_RDBR33       LPSPI_0.RDBR[33].R            /* Receive Data Burst */
#define LPSPI_0_RDBR34       LPSPI_0.RDBR[34].R            /* Receive Data Burst */
#define LPSPI_0_RDBR35       LPSPI_0.RDBR[35].R            /* Receive Data Burst */
#define LPSPI_0_RDBR36       LPSPI_0.RDBR[36].R            /* Receive Data Burst */
#define LPSPI_0_RDBR37       LPSPI_0.RDBR[37].R            /* Receive Data Burst */
#define LPSPI_0_RDBR38       LPSPI_0.RDBR[38].R            /* Receive Data Burst */
#define LPSPI_0_RDBR39       LPSPI_0.RDBR[39].R            /* Receive Data Burst */
#define LPSPI_0_RDBR40       LPSPI_0.RDBR[40].R            /* Receive Data Burst */
#define LPSPI_0_RDBR41       LPSPI_0.RDBR[41].R            /* Receive Data Burst */
#define LPSPI_0_RDBR42       LPSPI_0.RDBR[42].R            /* Receive Data Burst */
#define LPSPI_0_RDBR43       LPSPI_0.RDBR[43].R            /* Receive Data Burst */
#define LPSPI_0_RDBR44       LPSPI_0.RDBR[44].R            /* Receive Data Burst */
#define LPSPI_0_RDBR45       LPSPI_0.RDBR[45].R            /* Receive Data Burst */
#define LPSPI_0_RDBR46       LPSPI_0.RDBR[46].R            /* Receive Data Burst */
#define LPSPI_0_RDBR47       LPSPI_0.RDBR[47].R            /* Receive Data Burst */
#define LPSPI_0_RDBR48       LPSPI_0.RDBR[48].R            /* Receive Data Burst */
#define LPSPI_0_RDBR49       LPSPI_0.RDBR[49].R            /* Receive Data Burst */
#define LPSPI_0_RDBR50       LPSPI_0.RDBR[50].R            /* Receive Data Burst */
#define LPSPI_0_RDBR51       LPSPI_0.RDBR[51].R            /* Receive Data Burst */
#define LPSPI_0_RDBR52       LPSPI_0.RDBR[52].R            /* Receive Data Burst */
#define LPSPI_0_RDBR53       LPSPI_0.RDBR[53].R            /* Receive Data Burst */
#define LPSPI_0_RDBR54       LPSPI_0.RDBR[54].R            /* Receive Data Burst */
#define LPSPI_0_RDBR55       LPSPI_0.RDBR[55].R            /* Receive Data Burst */
#define LPSPI_0_RDBR56       LPSPI_0.RDBR[56].R            /* Receive Data Burst */
#define LPSPI_0_RDBR57       LPSPI_0.RDBR[57].R            /* Receive Data Burst */
#define LPSPI_0_RDBR58       LPSPI_0.RDBR[58].R            /* Receive Data Burst */
#define LPSPI_0_RDBR59       LPSPI_0.RDBR[59].R            /* Receive Data Burst */
#define LPSPI_0_RDBR60       LPSPI_0.RDBR[60].R            /* Receive Data Burst */
#define LPSPI_0_RDBR61       LPSPI_0.RDBR[61].R            /* Receive Data Burst */
#define LPSPI_0_RDBR62       LPSPI_0.RDBR[62].R            /* Receive Data Burst */
#define LPSPI_0_RDBR63       LPSPI_0.RDBR[63].R            /* Receive Data Burst */
#define LPSPI_0_RDBR64       LPSPI_0.RDBR[64].R            /* Receive Data Burst */
#define LPSPI_0_RDBR65       LPSPI_0.RDBR[65].R            /* Receive Data Burst */
#define LPSPI_0_RDBR66       LPSPI_0.RDBR[66].R            /* Receive Data Burst */
#define LPSPI_0_RDBR67       LPSPI_0.RDBR[67].R            /* Receive Data Burst */
#define LPSPI_0_RDBR68       LPSPI_0.RDBR[68].R            /* Receive Data Burst */
#define LPSPI_0_RDBR69       LPSPI_0.RDBR[69].R            /* Receive Data Burst */
#define LPSPI_0_RDBR70       LPSPI_0.RDBR[70].R            /* Receive Data Burst */
#define LPSPI_0_RDBR71       LPSPI_0.RDBR[71].R            /* Receive Data Burst */
#define LPSPI_0_RDBR72       LPSPI_0.RDBR[72].R            /* Receive Data Burst */
#define LPSPI_0_RDBR73       LPSPI_0.RDBR[73].R            /* Receive Data Burst */
#define LPSPI_0_RDBR74       LPSPI_0.RDBR[74].R            /* Receive Data Burst */
#define LPSPI_0_RDBR75       LPSPI_0.RDBR[75].R            /* Receive Data Burst */
#define LPSPI_0_RDBR76       LPSPI_0.RDBR[76].R            /* Receive Data Burst */
#define LPSPI_0_RDBR77       LPSPI_0.RDBR[77].R            /* Receive Data Burst */
#define LPSPI_0_RDBR78       LPSPI_0.RDBR[78].R            /* Receive Data Burst */
#define LPSPI_0_RDBR79       LPSPI_0.RDBR[79].R            /* Receive Data Burst */
#define LPSPI_0_RDBR80       LPSPI_0.RDBR[80].R            /* Receive Data Burst */
#define LPSPI_0_RDBR81       LPSPI_0.RDBR[81].R            /* Receive Data Burst */
#define LPSPI_0_RDBR82       LPSPI_0.RDBR[82].R            /* Receive Data Burst */
#define LPSPI_0_RDBR83       LPSPI_0.RDBR[83].R            /* Receive Data Burst */
#define LPSPI_0_RDBR84       LPSPI_0.RDBR[84].R            /* Receive Data Burst */
#define LPSPI_0_RDBR85       LPSPI_0.RDBR[85].R            /* Receive Data Burst */
#define LPSPI_0_RDBR86       LPSPI_0.RDBR[86].R            /* Receive Data Burst */
#define LPSPI_0_RDBR87       LPSPI_0.RDBR[87].R            /* Receive Data Burst */
#define LPSPI_0_RDBR88       LPSPI_0.RDBR[88].R            /* Receive Data Burst */
#define LPSPI_0_RDBR89       LPSPI_0.RDBR[89].R            /* Receive Data Burst */
#define LPSPI_0_RDBR90       LPSPI_0.RDBR[90].R            /* Receive Data Burst */
#define LPSPI_0_RDBR91       LPSPI_0.RDBR[91].R            /* Receive Data Burst */
#define LPSPI_0_RDBR92       LPSPI_0.RDBR[92].R            /* Receive Data Burst */
#define LPSPI_0_RDBR93       LPSPI_0.RDBR[93].R            /* Receive Data Burst */
#define LPSPI_0_RDBR94       LPSPI_0.RDBR[94].R            /* Receive Data Burst */
#define LPSPI_0_RDBR95       LPSPI_0.RDBR[95].R            /* Receive Data Burst */
#define LPSPI_0_RDBR96       LPSPI_0.RDBR[96].R            /* Receive Data Burst */
#define LPSPI_0_RDBR97       LPSPI_0.RDBR[97].R            /* Receive Data Burst */
#define LPSPI_0_RDBR98       LPSPI_0.RDBR[98].R            /* Receive Data Burst */
#define LPSPI_0_RDBR99       LPSPI_0.RDBR[99].R            /* Receive Data Burst */
#define LPSPI_0_RDBR100      LPSPI_0.RDBR[100].R           /* Receive Data Burst */
#define LPSPI_0_RDBR101      LPSPI_0.RDBR[101].R           /* Receive Data Burst */
#define LPSPI_0_RDBR102      LPSPI_0.RDBR[102].R           /* Receive Data Burst */
#define LPSPI_0_RDBR103      LPSPI_0.RDBR[103].R           /* Receive Data Burst */
#define LPSPI_0_RDBR104      LPSPI_0.RDBR[104].R           /* Receive Data Burst */
#define LPSPI_0_RDBR105      LPSPI_0.RDBR[105].R           /* Receive Data Burst */
#define LPSPI_0_RDBR106      LPSPI_0.RDBR[106].R           /* Receive Data Burst */
#define LPSPI_0_RDBR107      LPSPI_0.RDBR[107].R           /* Receive Data Burst */
#define LPSPI_0_RDBR108      LPSPI_0.RDBR[108].R           /* Receive Data Burst */
#define LPSPI_0_RDBR109      LPSPI_0.RDBR[109].R           /* Receive Data Burst */
#define LPSPI_0_RDBR110      LPSPI_0.RDBR[110].R           /* Receive Data Burst */
#define LPSPI_0_RDBR111      LPSPI_0.RDBR[111].R           /* Receive Data Burst */
#define LPSPI_0_RDBR112      LPSPI_0.RDBR[112].R           /* Receive Data Burst */
#define LPSPI_0_RDBR113      LPSPI_0.RDBR[113].R           /* Receive Data Burst */
#define LPSPI_0_RDBR114      LPSPI_0.RDBR[114].R           /* Receive Data Burst */
#define LPSPI_0_RDBR115      LPSPI_0.RDBR[115].R           /* Receive Data Burst */
#define LPSPI_0_RDBR116      LPSPI_0.RDBR[116].R           /* Receive Data Burst */
#define LPSPI_0_RDBR117      LPSPI_0.RDBR[117].R           /* Receive Data Burst */
#define LPSPI_0_RDBR118      LPSPI_0.RDBR[118].R           /* Receive Data Burst */
#define LPSPI_0_RDBR119      LPSPI_0.RDBR[119].R           /* Receive Data Burst */
#define LPSPI_0_RDBR120      LPSPI_0.RDBR[120].R           /* Receive Data Burst */
#define LPSPI_0_RDBR121      LPSPI_0.RDBR[121].R           /* Receive Data Burst */
#define LPSPI_0_RDBR122      LPSPI_0.RDBR[122].R           /* Receive Data Burst */
#define LPSPI_0_RDBR123      LPSPI_0.RDBR[123].R           /* Receive Data Burst */
#define LPSPI_0_RDBR124      LPSPI_0.RDBR[124].R           /* Receive Data Burst */
#define LPSPI_0_RDBR125      LPSPI_0.RDBR[125].R           /* Receive Data Burst */
#define LPSPI_0_RDBR126      LPSPI_0.RDBR[126].R           /* Receive Data Burst */
#define LPSPI_0_RDBR127      LPSPI_0.RDBR[127].R           /* Receive Data Burst */

#define LPSPI_1_VERID        LPSPI_1.VERID.R               /* Version ID */
#define LPSPI_1_PARAM        LPSPI_1.PARAM.R               /* Parameter */
#define LPSPI_1_CR           LPSPI_1.CR.R                  /* Control */
#define LPSPI_1_SR           LPSPI_1.SR.R                  /* Status */
#define LPSPI_1_IER          LPSPI_1.IER.R                 /* Interrupt Enable */
#define LPSPI_1_DER          LPSPI_1.DER.R                 /* DMA Enable */
#define LPSPI_1_CFGR0        LPSPI_1.CFGR0.R               /* Configuration 0 */
#define LPSPI_1_CFGR1        LPSPI_1.CFGR1.R               /* Configuration 1 */
#define LPSPI_1_DMR0         LPSPI_1.DMR0.R                /* Data Match 0 */
#define LPSPI_1_DMR1         LPSPI_1.DMR1.R                /* Data Match 1 */
#define LPSPI_1_CCR          LPSPI_1.CCR.R                 /* Clock Configuration */
#define LPSPI_1_CCR1         LPSPI_1.CCR1.R                /* Clock Configuration 1 */
#define LPSPI_1_FCR          LPSPI_1.FCR.R                 /* FIFO Control */
#define LPSPI_1_FSR          LPSPI_1.FSR.R                 /* FIFO Status */
#define LPSPI_1_TCR          LPSPI_1.TCR.R                 /* Transmit Command */
#define LPSPI_1_TDR          LPSPI_1.TDR.R                 /* Transmit Data */
#define LPSPI_1_RSR          LPSPI_1.RSR.R                 /* Receive Status */
#define LPSPI_1_RDR          LPSPI_1.RDR.R                 /* Receive Data */
#define LPSPI_1_RDROR        LPSPI_1.RDROR.R               /* Receive Data Read Only */
#define LPSPI_1_TCBR         LPSPI_1.TCBR.R                /* Transmit Command Burst */
#define LPSPI_1_TDBR0        LPSPI_1.TDBR[0].R             /* Transmit Data Burst */
#define LPSPI_1_TDBR1        LPSPI_1.TDBR[1].R             /* Transmit Data Burst */
#define LPSPI_1_TDBR2        LPSPI_1.TDBR[2].R             /* Transmit Data Burst */
#define LPSPI_1_TDBR3        LPSPI_1.TDBR[3].R             /* Transmit Data Burst */
#define LPSPI_1_TDBR4        LPSPI_1.TDBR[4].R             /* Transmit Data Burst */
#define LPSPI_1_TDBR5        LPSPI_1.TDBR[5].R             /* Transmit Data Burst */
#define LPSPI_1_TDBR6        LPSPI_1.TDBR[6].R             /* Transmit Data Burst */
#define LPSPI_1_TDBR7        LPSPI_1.TDBR[7].R             /* Transmit Data Burst */
#define LPSPI_1_TDBR8        LPSPI_1.TDBR[8].R             /* Transmit Data Burst */
#define LPSPI_1_TDBR9        LPSPI_1.TDBR[9].R             /* Transmit Data Burst */
#define LPSPI_1_TDBR10       LPSPI_1.TDBR[10].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR11       LPSPI_1.TDBR[11].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR12       LPSPI_1.TDBR[12].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR13       LPSPI_1.TDBR[13].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR14       LPSPI_1.TDBR[14].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR15       LPSPI_1.TDBR[15].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR16       LPSPI_1.TDBR[16].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR17       LPSPI_1.TDBR[17].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR18       LPSPI_1.TDBR[18].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR19       LPSPI_1.TDBR[19].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR20       LPSPI_1.TDBR[20].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR21       LPSPI_1.TDBR[21].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR22       LPSPI_1.TDBR[22].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR23       LPSPI_1.TDBR[23].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR24       LPSPI_1.TDBR[24].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR25       LPSPI_1.TDBR[25].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR26       LPSPI_1.TDBR[26].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR27       LPSPI_1.TDBR[27].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR28       LPSPI_1.TDBR[28].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR29       LPSPI_1.TDBR[29].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR30       LPSPI_1.TDBR[30].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR31       LPSPI_1.TDBR[31].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR32       LPSPI_1.TDBR[32].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR33       LPSPI_1.TDBR[33].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR34       LPSPI_1.TDBR[34].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR35       LPSPI_1.TDBR[35].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR36       LPSPI_1.TDBR[36].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR37       LPSPI_1.TDBR[37].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR38       LPSPI_1.TDBR[38].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR39       LPSPI_1.TDBR[39].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR40       LPSPI_1.TDBR[40].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR41       LPSPI_1.TDBR[41].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR42       LPSPI_1.TDBR[42].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR43       LPSPI_1.TDBR[43].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR44       LPSPI_1.TDBR[44].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR45       LPSPI_1.TDBR[45].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR46       LPSPI_1.TDBR[46].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR47       LPSPI_1.TDBR[47].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR48       LPSPI_1.TDBR[48].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR49       LPSPI_1.TDBR[49].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR50       LPSPI_1.TDBR[50].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR51       LPSPI_1.TDBR[51].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR52       LPSPI_1.TDBR[52].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR53       LPSPI_1.TDBR[53].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR54       LPSPI_1.TDBR[54].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR55       LPSPI_1.TDBR[55].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR56       LPSPI_1.TDBR[56].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR57       LPSPI_1.TDBR[57].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR58       LPSPI_1.TDBR[58].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR59       LPSPI_1.TDBR[59].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR60       LPSPI_1.TDBR[60].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR61       LPSPI_1.TDBR[61].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR62       LPSPI_1.TDBR[62].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR63       LPSPI_1.TDBR[63].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR64       LPSPI_1.TDBR[64].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR65       LPSPI_1.TDBR[65].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR66       LPSPI_1.TDBR[66].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR67       LPSPI_1.TDBR[67].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR68       LPSPI_1.TDBR[68].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR69       LPSPI_1.TDBR[69].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR70       LPSPI_1.TDBR[70].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR71       LPSPI_1.TDBR[71].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR72       LPSPI_1.TDBR[72].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR73       LPSPI_1.TDBR[73].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR74       LPSPI_1.TDBR[74].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR75       LPSPI_1.TDBR[75].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR76       LPSPI_1.TDBR[76].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR77       LPSPI_1.TDBR[77].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR78       LPSPI_1.TDBR[78].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR79       LPSPI_1.TDBR[79].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR80       LPSPI_1.TDBR[80].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR81       LPSPI_1.TDBR[81].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR82       LPSPI_1.TDBR[82].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR83       LPSPI_1.TDBR[83].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR84       LPSPI_1.TDBR[84].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR85       LPSPI_1.TDBR[85].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR86       LPSPI_1.TDBR[86].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR87       LPSPI_1.TDBR[87].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR88       LPSPI_1.TDBR[88].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR89       LPSPI_1.TDBR[89].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR90       LPSPI_1.TDBR[90].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR91       LPSPI_1.TDBR[91].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR92       LPSPI_1.TDBR[92].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR93       LPSPI_1.TDBR[93].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR94       LPSPI_1.TDBR[94].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR95       LPSPI_1.TDBR[95].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR96       LPSPI_1.TDBR[96].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR97       LPSPI_1.TDBR[97].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR98       LPSPI_1.TDBR[98].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR99       LPSPI_1.TDBR[99].R            /* Transmit Data Burst */
#define LPSPI_1_TDBR100      LPSPI_1.TDBR[100].R           /* Transmit Data Burst */
#define LPSPI_1_TDBR101      LPSPI_1.TDBR[101].R           /* Transmit Data Burst */
#define LPSPI_1_TDBR102      LPSPI_1.TDBR[102].R           /* Transmit Data Burst */
#define LPSPI_1_TDBR103      LPSPI_1.TDBR[103].R           /* Transmit Data Burst */
#define LPSPI_1_TDBR104      LPSPI_1.TDBR[104].R           /* Transmit Data Burst */
#define LPSPI_1_TDBR105      LPSPI_1.TDBR[105].R           /* Transmit Data Burst */
#define LPSPI_1_TDBR106      LPSPI_1.TDBR[106].R           /* Transmit Data Burst */
#define LPSPI_1_TDBR107      LPSPI_1.TDBR[107].R           /* Transmit Data Burst */
#define LPSPI_1_TDBR108      LPSPI_1.TDBR[108].R           /* Transmit Data Burst */
#define LPSPI_1_TDBR109      LPSPI_1.TDBR[109].R           /* Transmit Data Burst */
#define LPSPI_1_TDBR110      LPSPI_1.TDBR[110].R           /* Transmit Data Burst */
#define LPSPI_1_TDBR111      LPSPI_1.TDBR[111].R           /* Transmit Data Burst */
#define LPSPI_1_TDBR112      LPSPI_1.TDBR[112].R           /* Transmit Data Burst */
#define LPSPI_1_TDBR113      LPSPI_1.TDBR[113].R           /* Transmit Data Burst */
#define LPSPI_1_TDBR114      LPSPI_1.TDBR[114].R           /* Transmit Data Burst */
#define LPSPI_1_TDBR115      LPSPI_1.TDBR[115].R           /* Transmit Data Burst */
#define LPSPI_1_TDBR116      LPSPI_1.TDBR[116].R           /* Transmit Data Burst */
#define LPSPI_1_TDBR117      LPSPI_1.TDBR[117].R           /* Transmit Data Burst */
#define LPSPI_1_TDBR118      LPSPI_1.TDBR[118].R           /* Transmit Data Burst */
#define LPSPI_1_TDBR119      LPSPI_1.TDBR[119].R           /* Transmit Data Burst */
#define LPSPI_1_TDBR120      LPSPI_1.TDBR[120].R           /* Transmit Data Burst */
#define LPSPI_1_TDBR121      LPSPI_1.TDBR[121].R           /* Transmit Data Burst */
#define LPSPI_1_TDBR122      LPSPI_1.TDBR[122].R           /* Transmit Data Burst */
#define LPSPI_1_TDBR123      LPSPI_1.TDBR[123].R           /* Transmit Data Burst */
#define LPSPI_1_TDBR124      LPSPI_1.TDBR[124].R           /* Transmit Data Burst */
#define LPSPI_1_TDBR125      LPSPI_1.TDBR[125].R           /* Transmit Data Burst */
#define LPSPI_1_TDBR126      LPSPI_1.TDBR[126].R           /* Transmit Data Burst */
#define LPSPI_1_TDBR127      LPSPI_1.TDBR[127].R           /* Transmit Data Burst */
#define LPSPI_1_RDBR0        LPSPI_1.RDBR[0].R             /* Receive Data Burst */
#define LPSPI_1_RDBR1        LPSPI_1.RDBR[1].R             /* Receive Data Burst */
#define LPSPI_1_RDBR2        LPSPI_1.RDBR[2].R             /* Receive Data Burst */
#define LPSPI_1_RDBR3        LPSPI_1.RDBR[3].R             /* Receive Data Burst */
#define LPSPI_1_RDBR4        LPSPI_1.RDBR[4].R             /* Receive Data Burst */
#define LPSPI_1_RDBR5        LPSPI_1.RDBR[5].R             /* Receive Data Burst */
#define LPSPI_1_RDBR6        LPSPI_1.RDBR[6].R             /* Receive Data Burst */
#define LPSPI_1_RDBR7        LPSPI_1.RDBR[7].R             /* Receive Data Burst */
#define LPSPI_1_RDBR8        LPSPI_1.RDBR[8].R             /* Receive Data Burst */
#define LPSPI_1_RDBR9        LPSPI_1.RDBR[9].R             /* Receive Data Burst */
#define LPSPI_1_RDBR10       LPSPI_1.RDBR[10].R            /* Receive Data Burst */
#define LPSPI_1_RDBR11       LPSPI_1.RDBR[11].R            /* Receive Data Burst */
#define LPSPI_1_RDBR12       LPSPI_1.RDBR[12].R            /* Receive Data Burst */
#define LPSPI_1_RDBR13       LPSPI_1.RDBR[13].R            /* Receive Data Burst */
#define LPSPI_1_RDBR14       LPSPI_1.RDBR[14].R            /* Receive Data Burst */
#define LPSPI_1_RDBR15       LPSPI_1.RDBR[15].R            /* Receive Data Burst */
#define LPSPI_1_RDBR16       LPSPI_1.RDBR[16].R            /* Receive Data Burst */
#define LPSPI_1_RDBR17       LPSPI_1.RDBR[17].R            /* Receive Data Burst */
#define LPSPI_1_RDBR18       LPSPI_1.RDBR[18].R            /* Receive Data Burst */
#define LPSPI_1_RDBR19       LPSPI_1.RDBR[19].R            /* Receive Data Burst */
#define LPSPI_1_RDBR20       LPSPI_1.RDBR[20].R            /* Receive Data Burst */
#define LPSPI_1_RDBR21       LPSPI_1.RDBR[21].R            /* Receive Data Burst */
#define LPSPI_1_RDBR22       LPSPI_1.RDBR[22].R            /* Receive Data Burst */
#define LPSPI_1_RDBR23       LPSPI_1.RDBR[23].R            /* Receive Data Burst */
#define LPSPI_1_RDBR24       LPSPI_1.RDBR[24].R            /* Receive Data Burst */
#define LPSPI_1_RDBR25       LPSPI_1.RDBR[25].R            /* Receive Data Burst */
#define LPSPI_1_RDBR26       LPSPI_1.RDBR[26].R            /* Receive Data Burst */
#define LPSPI_1_RDBR27       LPSPI_1.RDBR[27].R            /* Receive Data Burst */
#define LPSPI_1_RDBR28       LPSPI_1.RDBR[28].R            /* Receive Data Burst */
#define LPSPI_1_RDBR29       LPSPI_1.RDBR[29].R            /* Receive Data Burst */
#define LPSPI_1_RDBR30       LPSPI_1.RDBR[30].R            /* Receive Data Burst */
#define LPSPI_1_RDBR31       LPSPI_1.RDBR[31].R            /* Receive Data Burst */
#define LPSPI_1_RDBR32       LPSPI_1.RDBR[32].R            /* Receive Data Burst */
#define LPSPI_1_RDBR33       LPSPI_1.RDBR[33].R            /* Receive Data Burst */
#define LPSPI_1_RDBR34       LPSPI_1.RDBR[34].R            /* Receive Data Burst */
#define LPSPI_1_RDBR35       LPSPI_1.RDBR[35].R            /* Receive Data Burst */
#define LPSPI_1_RDBR36       LPSPI_1.RDBR[36].R            /* Receive Data Burst */
#define LPSPI_1_RDBR37       LPSPI_1.RDBR[37].R            /* Receive Data Burst */
#define LPSPI_1_RDBR38       LPSPI_1.RDBR[38].R            /* Receive Data Burst */
#define LPSPI_1_RDBR39       LPSPI_1.RDBR[39].R            /* Receive Data Burst */
#define LPSPI_1_RDBR40       LPSPI_1.RDBR[40].R            /* Receive Data Burst */
#define LPSPI_1_RDBR41       LPSPI_1.RDBR[41].R            /* Receive Data Burst */
#define LPSPI_1_RDBR42       LPSPI_1.RDBR[42].R            /* Receive Data Burst */
#define LPSPI_1_RDBR43       LPSPI_1.RDBR[43].R            /* Receive Data Burst */
#define LPSPI_1_RDBR44       LPSPI_1.RDBR[44].R            /* Receive Data Burst */
#define LPSPI_1_RDBR45       LPSPI_1.RDBR[45].R            /* Receive Data Burst */
#define LPSPI_1_RDBR46       LPSPI_1.RDBR[46].R            /* Receive Data Burst */
#define LPSPI_1_RDBR47       LPSPI_1.RDBR[47].R            /* Receive Data Burst */
#define LPSPI_1_RDBR48       LPSPI_1.RDBR[48].R            /* Receive Data Burst */
#define LPSPI_1_RDBR49       LPSPI_1.RDBR[49].R            /* Receive Data Burst */
#define LPSPI_1_RDBR50       LPSPI_1.RDBR[50].R            /* Receive Data Burst */
#define LPSPI_1_RDBR51       LPSPI_1.RDBR[51].R            /* Receive Data Burst */
#define LPSPI_1_RDBR52       LPSPI_1.RDBR[52].R            /* Receive Data Burst */
#define LPSPI_1_RDBR53       LPSPI_1.RDBR[53].R            /* Receive Data Burst */
#define LPSPI_1_RDBR54       LPSPI_1.RDBR[54].R            /* Receive Data Burst */
#define LPSPI_1_RDBR55       LPSPI_1.RDBR[55].R            /* Receive Data Burst */
#define LPSPI_1_RDBR56       LPSPI_1.RDBR[56].R            /* Receive Data Burst */
#define LPSPI_1_RDBR57       LPSPI_1.RDBR[57].R            /* Receive Data Burst */
#define LPSPI_1_RDBR58       LPSPI_1.RDBR[58].R            /* Receive Data Burst */
#define LPSPI_1_RDBR59       LPSPI_1.RDBR[59].R            /* Receive Data Burst */
#define LPSPI_1_RDBR60       LPSPI_1.RDBR[60].R            /* Receive Data Burst */
#define LPSPI_1_RDBR61       LPSPI_1.RDBR[61].R            /* Receive Data Burst */
#define LPSPI_1_RDBR62       LPSPI_1.RDBR[62].R            /* Receive Data Burst */
#define LPSPI_1_RDBR63       LPSPI_1.RDBR[63].R            /* Receive Data Burst */
#define LPSPI_1_RDBR64       LPSPI_1.RDBR[64].R            /* Receive Data Burst */
#define LPSPI_1_RDBR65       LPSPI_1.RDBR[65].R            /* Receive Data Burst */
#define LPSPI_1_RDBR66       LPSPI_1.RDBR[66].R            /* Receive Data Burst */
#define LPSPI_1_RDBR67       LPSPI_1.RDBR[67].R            /* Receive Data Burst */
#define LPSPI_1_RDBR68       LPSPI_1.RDBR[68].R            /* Receive Data Burst */
#define LPSPI_1_RDBR69       LPSPI_1.RDBR[69].R            /* Receive Data Burst */
#define LPSPI_1_RDBR70       LPSPI_1.RDBR[70].R            /* Receive Data Burst */
#define LPSPI_1_RDBR71       LPSPI_1.RDBR[71].R            /* Receive Data Burst */
#define LPSPI_1_RDBR72       LPSPI_1.RDBR[72].R            /* Receive Data Burst */
#define LPSPI_1_RDBR73       LPSPI_1.RDBR[73].R            /* Receive Data Burst */
#define LPSPI_1_RDBR74       LPSPI_1.RDBR[74].R            /* Receive Data Burst */
#define LPSPI_1_RDBR75       LPSPI_1.RDBR[75].R            /* Receive Data Burst */
#define LPSPI_1_RDBR76       LPSPI_1.RDBR[76].R            /* Receive Data Burst */
#define LPSPI_1_RDBR77       LPSPI_1.RDBR[77].R            /* Receive Data Burst */
#define LPSPI_1_RDBR78       LPSPI_1.RDBR[78].R            /* Receive Data Burst */
#define LPSPI_1_RDBR79       LPSPI_1.RDBR[79].R            /* Receive Data Burst */
#define LPSPI_1_RDBR80       LPSPI_1.RDBR[80].R            /* Receive Data Burst */
#define LPSPI_1_RDBR81       LPSPI_1.RDBR[81].R            /* Receive Data Burst */
#define LPSPI_1_RDBR82       LPSPI_1.RDBR[82].R            /* Receive Data Burst */
#define LPSPI_1_RDBR83       LPSPI_1.RDBR[83].R            /* Receive Data Burst */
#define LPSPI_1_RDBR84       LPSPI_1.RDBR[84].R            /* Receive Data Burst */
#define LPSPI_1_RDBR85       LPSPI_1.RDBR[85].R            /* Receive Data Burst */
#define LPSPI_1_RDBR86       LPSPI_1.RDBR[86].R            /* Receive Data Burst */
#define LPSPI_1_RDBR87       LPSPI_1.RDBR[87].R            /* Receive Data Burst */
#define LPSPI_1_RDBR88       LPSPI_1.RDBR[88].R            /* Receive Data Burst */
#define LPSPI_1_RDBR89       LPSPI_1.RDBR[89].R            /* Receive Data Burst */
#define LPSPI_1_RDBR90       LPSPI_1.RDBR[90].R            /* Receive Data Burst */
#define LPSPI_1_RDBR91       LPSPI_1.RDBR[91].R            /* Receive Data Burst */
#define LPSPI_1_RDBR92       LPSPI_1.RDBR[92].R            /* Receive Data Burst */
#define LPSPI_1_RDBR93       LPSPI_1.RDBR[93].R            /* Receive Data Burst */
#define LPSPI_1_RDBR94       LPSPI_1.RDBR[94].R            /* Receive Data Burst */
#define LPSPI_1_RDBR95       LPSPI_1.RDBR[95].R            /* Receive Data Burst */
#define LPSPI_1_RDBR96       LPSPI_1.RDBR[96].R            /* Receive Data Burst */
#define LPSPI_1_RDBR97       LPSPI_1.RDBR[97].R            /* Receive Data Burst */
#define LPSPI_1_RDBR98       LPSPI_1.RDBR[98].R            /* Receive Data Burst */
#define LPSPI_1_RDBR99       LPSPI_1.RDBR[99].R            /* Receive Data Burst */
#define LPSPI_1_RDBR100      LPSPI_1.RDBR[100].R           /* Receive Data Burst */
#define LPSPI_1_RDBR101      LPSPI_1.RDBR[101].R           /* Receive Data Burst */
#define LPSPI_1_RDBR102      LPSPI_1.RDBR[102].R           /* Receive Data Burst */
#define LPSPI_1_RDBR103      LPSPI_1.RDBR[103].R           /* Receive Data Burst */
#define LPSPI_1_RDBR104      LPSPI_1.RDBR[104].R           /* Receive Data Burst */
#define LPSPI_1_RDBR105      LPSPI_1.RDBR[105].R           /* Receive Data Burst */
#define LPSPI_1_RDBR106      LPSPI_1.RDBR[106].R           /* Receive Data Burst */
#define LPSPI_1_RDBR107      LPSPI_1.RDBR[107].R           /* Receive Data Burst */
#define LPSPI_1_RDBR108      LPSPI_1.RDBR[108].R           /* Receive Data Burst */
#define LPSPI_1_RDBR109      LPSPI_1.RDBR[109].R           /* Receive Data Burst */
#define LPSPI_1_RDBR110      LPSPI_1.RDBR[110].R           /* Receive Data Burst */
#define LPSPI_1_RDBR111      LPSPI_1.RDBR[111].R           /* Receive Data Burst */
#define LPSPI_1_RDBR112      LPSPI_1.RDBR[112].R           /* Receive Data Burst */
#define LPSPI_1_RDBR113      LPSPI_1.RDBR[113].R           /* Receive Data Burst */
#define LPSPI_1_RDBR114      LPSPI_1.RDBR[114].R           /* Receive Data Burst */
#define LPSPI_1_RDBR115      LPSPI_1.RDBR[115].R           /* Receive Data Burst */
#define LPSPI_1_RDBR116      LPSPI_1.RDBR[116].R           /* Receive Data Burst */
#define LPSPI_1_RDBR117      LPSPI_1.RDBR[117].R           /* Receive Data Burst */
#define LPSPI_1_RDBR118      LPSPI_1.RDBR[118].R           /* Receive Data Burst */
#define LPSPI_1_RDBR119      LPSPI_1.RDBR[119].R           /* Receive Data Burst */
#define LPSPI_1_RDBR120      LPSPI_1.RDBR[120].R           /* Receive Data Burst */
#define LPSPI_1_RDBR121      LPSPI_1.RDBR[121].R           /* Receive Data Burst */
#define LPSPI_1_RDBR122      LPSPI_1.RDBR[122].R           /* Receive Data Burst */
#define LPSPI_1_RDBR123      LPSPI_1.RDBR[123].R           /* Receive Data Burst */
#define LPSPI_1_RDBR124      LPSPI_1.RDBR[124].R           /* Receive Data Burst */
#define LPSPI_1_RDBR125      LPSPI_1.RDBR[125].R           /* Receive Data Burst */
#define LPSPI_1_RDBR126      LPSPI_1.RDBR[126].R           /* Receive Data Burst */
#define LPSPI_1_RDBR127      LPSPI_1.RDBR[127].R           /* Receive Data Burst */

#define LPSPI_2_VERID        LPSPI_2.VERID.R               /* Version ID */
#define LPSPI_2_PARAM        LPSPI_2.PARAM.R               /* Parameter */
#define LPSPI_2_CR           LPSPI_2.CR.R                  /* Control */
#define LPSPI_2_SR           LPSPI_2.SR.R                  /* Status */
#define LPSPI_2_IER          LPSPI_2.IER.R                 /* Interrupt Enable */
#define LPSPI_2_DER          LPSPI_2.DER.R                 /* DMA Enable */
#define LPSPI_2_CFGR0        LPSPI_2.CFGR0.R               /* Configuration 0 */
#define LPSPI_2_CFGR1        LPSPI_2.CFGR1.R               /* Configuration 1 */
#define LPSPI_2_DMR0         LPSPI_2.DMR0.R                /* Data Match 0 */
#define LPSPI_2_DMR1         LPSPI_2.DMR1.R                /* Data Match 1 */
#define LPSPI_2_CCR          LPSPI_2.CCR.R                 /* Clock Configuration */
#define LPSPI_2_CCR1         LPSPI_2.CCR1.R                /* Clock Configuration 1 */
#define LPSPI_2_FCR          LPSPI_2.FCR.R                 /* FIFO Control */
#define LPSPI_2_FSR          LPSPI_2.FSR.R                 /* FIFO Status */
#define LPSPI_2_TCR          LPSPI_2.TCR.R                 /* Transmit Command */
#define LPSPI_2_TDR          LPSPI_2.TDR.R                 /* Transmit Data */
#define LPSPI_2_RSR          LPSPI_2.RSR.R                 /* Receive Status */
#define LPSPI_2_RDR          LPSPI_2.RDR.R                 /* Receive Data */
#define LPSPI_2_RDROR        LPSPI_2.RDROR.R               /* Receive Data Read Only */
#define LPSPI_2_TCBR         LPSPI_2.TCBR.R                /* Transmit Command Burst */
#define LPSPI_2_TDBR0        LPSPI_2.TDBR[0].R             /* Transmit Data Burst */
#define LPSPI_2_TDBR1        LPSPI_2.TDBR[1].R             /* Transmit Data Burst */
#define LPSPI_2_TDBR2        LPSPI_2.TDBR[2].R             /* Transmit Data Burst */
#define LPSPI_2_TDBR3        LPSPI_2.TDBR[3].R             /* Transmit Data Burst */
#define LPSPI_2_TDBR4        LPSPI_2.TDBR[4].R             /* Transmit Data Burst */
#define LPSPI_2_TDBR5        LPSPI_2.TDBR[5].R             /* Transmit Data Burst */
#define LPSPI_2_TDBR6        LPSPI_2.TDBR[6].R             /* Transmit Data Burst */
#define LPSPI_2_TDBR7        LPSPI_2.TDBR[7].R             /* Transmit Data Burst */
#define LPSPI_2_TDBR8        LPSPI_2.TDBR[8].R             /* Transmit Data Burst */
#define LPSPI_2_TDBR9        LPSPI_2.TDBR[9].R             /* Transmit Data Burst */
#define LPSPI_2_TDBR10       LPSPI_2.TDBR[10].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR11       LPSPI_2.TDBR[11].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR12       LPSPI_2.TDBR[12].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR13       LPSPI_2.TDBR[13].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR14       LPSPI_2.TDBR[14].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR15       LPSPI_2.TDBR[15].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR16       LPSPI_2.TDBR[16].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR17       LPSPI_2.TDBR[17].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR18       LPSPI_2.TDBR[18].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR19       LPSPI_2.TDBR[19].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR20       LPSPI_2.TDBR[20].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR21       LPSPI_2.TDBR[21].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR22       LPSPI_2.TDBR[22].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR23       LPSPI_2.TDBR[23].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR24       LPSPI_2.TDBR[24].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR25       LPSPI_2.TDBR[25].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR26       LPSPI_2.TDBR[26].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR27       LPSPI_2.TDBR[27].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR28       LPSPI_2.TDBR[28].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR29       LPSPI_2.TDBR[29].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR30       LPSPI_2.TDBR[30].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR31       LPSPI_2.TDBR[31].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR32       LPSPI_2.TDBR[32].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR33       LPSPI_2.TDBR[33].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR34       LPSPI_2.TDBR[34].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR35       LPSPI_2.TDBR[35].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR36       LPSPI_2.TDBR[36].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR37       LPSPI_2.TDBR[37].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR38       LPSPI_2.TDBR[38].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR39       LPSPI_2.TDBR[39].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR40       LPSPI_2.TDBR[40].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR41       LPSPI_2.TDBR[41].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR42       LPSPI_2.TDBR[42].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR43       LPSPI_2.TDBR[43].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR44       LPSPI_2.TDBR[44].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR45       LPSPI_2.TDBR[45].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR46       LPSPI_2.TDBR[46].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR47       LPSPI_2.TDBR[47].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR48       LPSPI_2.TDBR[48].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR49       LPSPI_2.TDBR[49].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR50       LPSPI_2.TDBR[50].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR51       LPSPI_2.TDBR[51].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR52       LPSPI_2.TDBR[52].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR53       LPSPI_2.TDBR[53].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR54       LPSPI_2.TDBR[54].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR55       LPSPI_2.TDBR[55].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR56       LPSPI_2.TDBR[56].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR57       LPSPI_2.TDBR[57].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR58       LPSPI_2.TDBR[58].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR59       LPSPI_2.TDBR[59].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR60       LPSPI_2.TDBR[60].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR61       LPSPI_2.TDBR[61].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR62       LPSPI_2.TDBR[62].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR63       LPSPI_2.TDBR[63].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR64       LPSPI_2.TDBR[64].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR65       LPSPI_2.TDBR[65].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR66       LPSPI_2.TDBR[66].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR67       LPSPI_2.TDBR[67].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR68       LPSPI_2.TDBR[68].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR69       LPSPI_2.TDBR[69].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR70       LPSPI_2.TDBR[70].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR71       LPSPI_2.TDBR[71].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR72       LPSPI_2.TDBR[72].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR73       LPSPI_2.TDBR[73].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR74       LPSPI_2.TDBR[74].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR75       LPSPI_2.TDBR[75].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR76       LPSPI_2.TDBR[76].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR77       LPSPI_2.TDBR[77].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR78       LPSPI_2.TDBR[78].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR79       LPSPI_2.TDBR[79].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR80       LPSPI_2.TDBR[80].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR81       LPSPI_2.TDBR[81].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR82       LPSPI_2.TDBR[82].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR83       LPSPI_2.TDBR[83].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR84       LPSPI_2.TDBR[84].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR85       LPSPI_2.TDBR[85].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR86       LPSPI_2.TDBR[86].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR87       LPSPI_2.TDBR[87].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR88       LPSPI_2.TDBR[88].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR89       LPSPI_2.TDBR[89].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR90       LPSPI_2.TDBR[90].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR91       LPSPI_2.TDBR[91].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR92       LPSPI_2.TDBR[92].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR93       LPSPI_2.TDBR[93].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR94       LPSPI_2.TDBR[94].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR95       LPSPI_2.TDBR[95].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR96       LPSPI_2.TDBR[96].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR97       LPSPI_2.TDBR[97].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR98       LPSPI_2.TDBR[98].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR99       LPSPI_2.TDBR[99].R            /* Transmit Data Burst */
#define LPSPI_2_TDBR100      LPSPI_2.TDBR[100].R           /* Transmit Data Burst */
#define LPSPI_2_TDBR101      LPSPI_2.TDBR[101].R           /* Transmit Data Burst */
#define LPSPI_2_TDBR102      LPSPI_2.TDBR[102].R           /* Transmit Data Burst */
#define LPSPI_2_TDBR103      LPSPI_2.TDBR[103].R           /* Transmit Data Burst */
#define LPSPI_2_TDBR104      LPSPI_2.TDBR[104].R           /* Transmit Data Burst */
#define LPSPI_2_TDBR105      LPSPI_2.TDBR[105].R           /* Transmit Data Burst */
#define LPSPI_2_TDBR106      LPSPI_2.TDBR[106].R           /* Transmit Data Burst */
#define LPSPI_2_TDBR107      LPSPI_2.TDBR[107].R           /* Transmit Data Burst */
#define LPSPI_2_TDBR108      LPSPI_2.TDBR[108].R           /* Transmit Data Burst */
#define LPSPI_2_TDBR109      LPSPI_2.TDBR[109].R           /* Transmit Data Burst */
#define LPSPI_2_TDBR110      LPSPI_2.TDBR[110].R           /* Transmit Data Burst */
#define LPSPI_2_TDBR111      LPSPI_2.TDBR[111].R           /* Transmit Data Burst */
#define LPSPI_2_TDBR112      LPSPI_2.TDBR[112].R           /* Transmit Data Burst */
#define LPSPI_2_TDBR113      LPSPI_2.TDBR[113].R           /* Transmit Data Burst */
#define LPSPI_2_TDBR114      LPSPI_2.TDBR[114].R           /* Transmit Data Burst */
#define LPSPI_2_TDBR115      LPSPI_2.TDBR[115].R           /* Transmit Data Burst */
#define LPSPI_2_TDBR116      LPSPI_2.TDBR[116].R           /* Transmit Data Burst */
#define LPSPI_2_TDBR117      LPSPI_2.TDBR[117].R           /* Transmit Data Burst */
#define LPSPI_2_TDBR118      LPSPI_2.TDBR[118].R           /* Transmit Data Burst */
#define LPSPI_2_TDBR119      LPSPI_2.TDBR[119].R           /* Transmit Data Burst */
#define LPSPI_2_TDBR120      LPSPI_2.TDBR[120].R           /* Transmit Data Burst */
#define LPSPI_2_TDBR121      LPSPI_2.TDBR[121].R           /* Transmit Data Burst */
#define LPSPI_2_TDBR122      LPSPI_2.TDBR[122].R           /* Transmit Data Burst */
#define LPSPI_2_TDBR123      LPSPI_2.TDBR[123].R           /* Transmit Data Burst */
#define LPSPI_2_TDBR124      LPSPI_2.TDBR[124].R           /* Transmit Data Burst */
#define LPSPI_2_TDBR125      LPSPI_2.TDBR[125].R           /* Transmit Data Burst */
#define LPSPI_2_TDBR126      LPSPI_2.TDBR[126].R           /* Transmit Data Burst */
#define LPSPI_2_TDBR127      LPSPI_2.TDBR[127].R           /* Transmit Data Burst */
#define LPSPI_2_RDBR0        LPSPI_2.RDBR[0].R             /* Receive Data Burst */
#define LPSPI_2_RDBR1        LPSPI_2.RDBR[1].R             /* Receive Data Burst */
#define LPSPI_2_RDBR2        LPSPI_2.RDBR[2].R             /* Receive Data Burst */
#define LPSPI_2_RDBR3        LPSPI_2.RDBR[3].R             /* Receive Data Burst */
#define LPSPI_2_RDBR4        LPSPI_2.RDBR[4].R             /* Receive Data Burst */
#define LPSPI_2_RDBR5        LPSPI_2.RDBR[5].R             /* Receive Data Burst */
#define LPSPI_2_RDBR6        LPSPI_2.RDBR[6].R             /* Receive Data Burst */
#define LPSPI_2_RDBR7        LPSPI_2.RDBR[7].R             /* Receive Data Burst */
#define LPSPI_2_RDBR8        LPSPI_2.RDBR[8].R             /* Receive Data Burst */
#define LPSPI_2_RDBR9        LPSPI_2.RDBR[9].R             /* Receive Data Burst */
#define LPSPI_2_RDBR10       LPSPI_2.RDBR[10].R            /* Receive Data Burst */
#define LPSPI_2_RDBR11       LPSPI_2.RDBR[11].R            /* Receive Data Burst */
#define LPSPI_2_RDBR12       LPSPI_2.RDBR[12].R            /* Receive Data Burst */
#define LPSPI_2_RDBR13       LPSPI_2.RDBR[13].R            /* Receive Data Burst */
#define LPSPI_2_RDBR14       LPSPI_2.RDBR[14].R            /* Receive Data Burst */
#define LPSPI_2_RDBR15       LPSPI_2.RDBR[15].R            /* Receive Data Burst */
#define LPSPI_2_RDBR16       LPSPI_2.RDBR[16].R            /* Receive Data Burst */
#define LPSPI_2_RDBR17       LPSPI_2.RDBR[17].R            /* Receive Data Burst */
#define LPSPI_2_RDBR18       LPSPI_2.RDBR[18].R            /* Receive Data Burst */
#define LPSPI_2_RDBR19       LPSPI_2.RDBR[19].R            /* Receive Data Burst */
#define LPSPI_2_RDBR20       LPSPI_2.RDBR[20].R            /* Receive Data Burst */
#define LPSPI_2_RDBR21       LPSPI_2.RDBR[21].R            /* Receive Data Burst */
#define LPSPI_2_RDBR22       LPSPI_2.RDBR[22].R            /* Receive Data Burst */
#define LPSPI_2_RDBR23       LPSPI_2.RDBR[23].R            /* Receive Data Burst */
#define LPSPI_2_RDBR24       LPSPI_2.RDBR[24].R            /* Receive Data Burst */
#define LPSPI_2_RDBR25       LPSPI_2.RDBR[25].R            /* Receive Data Burst */
#define LPSPI_2_RDBR26       LPSPI_2.RDBR[26].R            /* Receive Data Burst */
#define LPSPI_2_RDBR27       LPSPI_2.RDBR[27].R            /* Receive Data Burst */
#define LPSPI_2_RDBR28       LPSPI_2.RDBR[28].R            /* Receive Data Burst */
#define LPSPI_2_RDBR29       LPSPI_2.RDBR[29].R            /* Receive Data Burst */
#define LPSPI_2_RDBR30       LPSPI_2.RDBR[30].R            /* Receive Data Burst */
#define LPSPI_2_RDBR31       LPSPI_2.RDBR[31].R            /* Receive Data Burst */
#define LPSPI_2_RDBR32       LPSPI_2.RDBR[32].R            /* Receive Data Burst */
#define LPSPI_2_RDBR33       LPSPI_2.RDBR[33].R            /* Receive Data Burst */
#define LPSPI_2_RDBR34       LPSPI_2.RDBR[34].R            /* Receive Data Burst */
#define LPSPI_2_RDBR35       LPSPI_2.RDBR[35].R            /* Receive Data Burst */
#define LPSPI_2_RDBR36       LPSPI_2.RDBR[36].R            /* Receive Data Burst */
#define LPSPI_2_RDBR37       LPSPI_2.RDBR[37].R            /* Receive Data Burst */
#define LPSPI_2_RDBR38       LPSPI_2.RDBR[38].R            /* Receive Data Burst */
#define LPSPI_2_RDBR39       LPSPI_2.RDBR[39].R            /* Receive Data Burst */
#define LPSPI_2_RDBR40       LPSPI_2.RDBR[40].R            /* Receive Data Burst */
#define LPSPI_2_RDBR41       LPSPI_2.RDBR[41].R            /* Receive Data Burst */
#define LPSPI_2_RDBR42       LPSPI_2.RDBR[42].R            /* Receive Data Burst */
#define LPSPI_2_RDBR43       LPSPI_2.RDBR[43].R            /* Receive Data Burst */
#define LPSPI_2_RDBR44       LPSPI_2.RDBR[44].R            /* Receive Data Burst */
#define LPSPI_2_RDBR45       LPSPI_2.RDBR[45].R            /* Receive Data Burst */
#define LPSPI_2_RDBR46       LPSPI_2.RDBR[46].R            /* Receive Data Burst */
#define LPSPI_2_RDBR47       LPSPI_2.RDBR[47].R            /* Receive Data Burst */
#define LPSPI_2_RDBR48       LPSPI_2.RDBR[48].R            /* Receive Data Burst */
#define LPSPI_2_RDBR49       LPSPI_2.RDBR[49].R            /* Receive Data Burst */
#define LPSPI_2_RDBR50       LPSPI_2.RDBR[50].R            /* Receive Data Burst */
#define LPSPI_2_RDBR51       LPSPI_2.RDBR[51].R            /* Receive Data Burst */
#define LPSPI_2_RDBR52       LPSPI_2.RDBR[52].R            /* Receive Data Burst */
#define LPSPI_2_RDBR53       LPSPI_2.RDBR[53].R            /* Receive Data Burst */
#define LPSPI_2_RDBR54       LPSPI_2.RDBR[54].R            /* Receive Data Burst */
#define LPSPI_2_RDBR55       LPSPI_2.RDBR[55].R            /* Receive Data Burst */
#define LPSPI_2_RDBR56       LPSPI_2.RDBR[56].R            /* Receive Data Burst */
#define LPSPI_2_RDBR57       LPSPI_2.RDBR[57].R            /* Receive Data Burst */
#define LPSPI_2_RDBR58       LPSPI_2.RDBR[58].R            /* Receive Data Burst */
#define LPSPI_2_RDBR59       LPSPI_2.RDBR[59].R            /* Receive Data Burst */
#define LPSPI_2_RDBR60       LPSPI_2.RDBR[60].R            /* Receive Data Burst */
#define LPSPI_2_RDBR61       LPSPI_2.RDBR[61].R            /* Receive Data Burst */
#define LPSPI_2_RDBR62       LPSPI_2.RDBR[62].R            /* Receive Data Burst */
#define LPSPI_2_RDBR63       LPSPI_2.RDBR[63].R            /* Receive Data Burst */
#define LPSPI_2_RDBR64       LPSPI_2.RDBR[64].R            /* Receive Data Burst */
#define LPSPI_2_RDBR65       LPSPI_2.RDBR[65].R            /* Receive Data Burst */
#define LPSPI_2_RDBR66       LPSPI_2.RDBR[66].R            /* Receive Data Burst */
#define LPSPI_2_RDBR67       LPSPI_2.RDBR[67].R            /* Receive Data Burst */
#define LPSPI_2_RDBR68       LPSPI_2.RDBR[68].R            /* Receive Data Burst */
#define LPSPI_2_RDBR69       LPSPI_2.RDBR[69].R            /* Receive Data Burst */
#define LPSPI_2_RDBR70       LPSPI_2.RDBR[70].R            /* Receive Data Burst */
#define LPSPI_2_RDBR71       LPSPI_2.RDBR[71].R            /* Receive Data Burst */
#define LPSPI_2_RDBR72       LPSPI_2.RDBR[72].R            /* Receive Data Burst */
#define LPSPI_2_RDBR73       LPSPI_2.RDBR[73].R            /* Receive Data Burst */
#define LPSPI_2_RDBR74       LPSPI_2.RDBR[74].R            /* Receive Data Burst */
#define LPSPI_2_RDBR75       LPSPI_2.RDBR[75].R            /* Receive Data Burst */
#define LPSPI_2_RDBR76       LPSPI_2.RDBR[76].R            /* Receive Data Burst */
#define LPSPI_2_RDBR77       LPSPI_2.RDBR[77].R            /* Receive Data Burst */
#define LPSPI_2_RDBR78       LPSPI_2.RDBR[78].R            /* Receive Data Burst */
#define LPSPI_2_RDBR79       LPSPI_2.RDBR[79].R            /* Receive Data Burst */
#define LPSPI_2_RDBR80       LPSPI_2.RDBR[80].R            /* Receive Data Burst */
#define LPSPI_2_RDBR81       LPSPI_2.RDBR[81].R            /* Receive Data Burst */
#define LPSPI_2_RDBR82       LPSPI_2.RDBR[82].R            /* Receive Data Burst */
#define LPSPI_2_RDBR83       LPSPI_2.RDBR[83].R            /* Receive Data Burst */
#define LPSPI_2_RDBR84       LPSPI_2.RDBR[84].R            /* Receive Data Burst */
#define LPSPI_2_RDBR85       LPSPI_2.RDBR[85].R            /* Receive Data Burst */
#define LPSPI_2_RDBR86       LPSPI_2.RDBR[86].R            /* Receive Data Burst */
#define LPSPI_2_RDBR87       LPSPI_2.RDBR[87].R            /* Receive Data Burst */
#define LPSPI_2_RDBR88       LPSPI_2.RDBR[88].R            /* Receive Data Burst */
#define LPSPI_2_RDBR89       LPSPI_2.RDBR[89].R            /* Receive Data Burst */
#define LPSPI_2_RDBR90       LPSPI_2.RDBR[90].R            /* Receive Data Burst */
#define LPSPI_2_RDBR91       LPSPI_2.RDBR[91].R            /* Receive Data Burst */
#define LPSPI_2_RDBR92       LPSPI_2.RDBR[92].R            /* Receive Data Burst */
#define LPSPI_2_RDBR93       LPSPI_2.RDBR[93].R            /* Receive Data Burst */
#define LPSPI_2_RDBR94       LPSPI_2.RDBR[94].R            /* Receive Data Burst */
#define LPSPI_2_RDBR95       LPSPI_2.RDBR[95].R            /* Receive Data Burst */
#define LPSPI_2_RDBR96       LPSPI_2.RDBR[96].R            /* Receive Data Burst */
#define LPSPI_2_RDBR97       LPSPI_2.RDBR[97].R            /* Receive Data Burst */
#define LPSPI_2_RDBR98       LPSPI_2.RDBR[98].R            /* Receive Data Burst */
#define LPSPI_2_RDBR99       LPSPI_2.RDBR[99].R            /* Receive Data Burst */
#define LPSPI_2_RDBR100      LPSPI_2.RDBR[100].R           /* Receive Data Burst */
#define LPSPI_2_RDBR101      LPSPI_2.RDBR[101].R           /* Receive Data Burst */
#define LPSPI_2_RDBR102      LPSPI_2.RDBR[102].R           /* Receive Data Burst */
#define LPSPI_2_RDBR103      LPSPI_2.RDBR[103].R           /* Receive Data Burst */
#define LPSPI_2_RDBR104      LPSPI_2.RDBR[104].R           /* Receive Data Burst */
#define LPSPI_2_RDBR105      LPSPI_2.RDBR[105].R           /* Receive Data Burst */
#define LPSPI_2_RDBR106      LPSPI_2.RDBR[106].R           /* Receive Data Burst */
#define LPSPI_2_RDBR107      LPSPI_2.RDBR[107].R           /* Receive Data Burst */
#define LPSPI_2_RDBR108      LPSPI_2.RDBR[108].R           /* Receive Data Burst */
#define LPSPI_2_RDBR109      LPSPI_2.RDBR[109].R           /* Receive Data Burst */
#define LPSPI_2_RDBR110      LPSPI_2.RDBR[110].R           /* Receive Data Burst */
#define LPSPI_2_RDBR111      LPSPI_2.RDBR[111].R           /* Receive Data Burst */
#define LPSPI_2_RDBR112      LPSPI_2.RDBR[112].R           /* Receive Data Burst */
#define LPSPI_2_RDBR113      LPSPI_2.RDBR[113].R           /* Receive Data Burst */
#define LPSPI_2_RDBR114      LPSPI_2.RDBR[114].R           /* Receive Data Burst */
#define LPSPI_2_RDBR115      LPSPI_2.RDBR[115].R           /* Receive Data Burst */
#define LPSPI_2_RDBR116      LPSPI_2.RDBR[116].R           /* Receive Data Burst */
#define LPSPI_2_RDBR117      LPSPI_2.RDBR[117].R           /* Receive Data Burst */
#define LPSPI_2_RDBR118      LPSPI_2.RDBR[118].R           /* Receive Data Burst */
#define LPSPI_2_RDBR119      LPSPI_2.RDBR[119].R           /* Receive Data Burst */
#define LPSPI_2_RDBR120      LPSPI_2.RDBR[120].R           /* Receive Data Burst */
#define LPSPI_2_RDBR121      LPSPI_2.RDBR[121].R           /* Receive Data Burst */
#define LPSPI_2_RDBR122      LPSPI_2.RDBR[122].R           /* Receive Data Burst */
#define LPSPI_2_RDBR123      LPSPI_2.RDBR[123].R           /* Receive Data Burst */
#define LPSPI_2_RDBR124      LPSPI_2.RDBR[124].R           /* Receive Data Burst */
#define LPSPI_2_RDBR125      LPSPI_2.RDBR[125].R           /* Receive Data Burst */
#define LPSPI_2_RDBR126      LPSPI_2.RDBR[126].R           /* Receive Data Burst */
#define LPSPI_2_RDBR127      LPSPI_2.RDBR[127].R           /* Receive Data Burst */

#define LPSPI_3_VERID        LPSPI_3.VERID.R               /* Version ID */
#define LPSPI_3_PARAM        LPSPI_3.PARAM.R               /* Parameter */
#define LPSPI_3_CR           LPSPI_3.CR.R                  /* Control */
#define LPSPI_3_SR           LPSPI_3.SR.R                  /* Status */
#define LPSPI_3_IER          LPSPI_3.IER.R                 /* Interrupt Enable */
#define LPSPI_3_DER          LPSPI_3.DER.R                 /* DMA Enable */
#define LPSPI_3_CFGR0        LPSPI_3.CFGR0.R               /* Configuration 0 */
#define LPSPI_3_CFGR1        LPSPI_3.CFGR1.R               /* Configuration 1 */
#define LPSPI_3_DMR0         LPSPI_3.DMR0.R                /* Data Match 0 */
#define LPSPI_3_DMR1         LPSPI_3.DMR1.R                /* Data Match 1 */
#define LPSPI_3_CCR          LPSPI_3.CCR.R                 /* Clock Configuration */
#define LPSPI_3_CCR1         LPSPI_3.CCR1.R                /* Clock Configuration 1 */
#define LPSPI_3_FCR          LPSPI_3.FCR.R                 /* FIFO Control */
#define LPSPI_3_FSR          LPSPI_3.FSR.R                 /* FIFO Status */
#define LPSPI_3_TCR          LPSPI_3.TCR.R                 /* Transmit Command */
#define LPSPI_3_TDR          LPSPI_3.TDR.R                 /* Transmit Data */
#define LPSPI_3_RSR          LPSPI_3.RSR.R                 /* Receive Status */
#define LPSPI_3_RDR          LPSPI_3.RDR.R                 /* Receive Data */
#define LPSPI_3_RDROR        LPSPI_3.RDROR.R               /* Receive Data Read Only */
#define LPSPI_3_TCBR         LPSPI_3.TCBR.R                /* Transmit Command Burst */
#define LPSPI_3_TDBR0        LPSPI_3.TDBR[0].R             /* Transmit Data Burst */
#define LPSPI_3_TDBR1        LPSPI_3.TDBR[1].R             /* Transmit Data Burst */
#define LPSPI_3_TDBR2        LPSPI_3.TDBR[2].R             /* Transmit Data Burst */
#define LPSPI_3_TDBR3        LPSPI_3.TDBR[3].R             /* Transmit Data Burst */
#define LPSPI_3_TDBR4        LPSPI_3.TDBR[4].R             /* Transmit Data Burst */
#define LPSPI_3_TDBR5        LPSPI_3.TDBR[5].R             /* Transmit Data Burst */
#define LPSPI_3_TDBR6        LPSPI_3.TDBR[6].R             /* Transmit Data Burst */
#define LPSPI_3_TDBR7        LPSPI_3.TDBR[7].R             /* Transmit Data Burst */
#define LPSPI_3_TDBR8        LPSPI_3.TDBR[8].R             /* Transmit Data Burst */
#define LPSPI_3_TDBR9        LPSPI_3.TDBR[9].R             /* Transmit Data Burst */
#define LPSPI_3_TDBR10       LPSPI_3.TDBR[10].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR11       LPSPI_3.TDBR[11].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR12       LPSPI_3.TDBR[12].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR13       LPSPI_3.TDBR[13].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR14       LPSPI_3.TDBR[14].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR15       LPSPI_3.TDBR[15].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR16       LPSPI_3.TDBR[16].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR17       LPSPI_3.TDBR[17].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR18       LPSPI_3.TDBR[18].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR19       LPSPI_3.TDBR[19].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR20       LPSPI_3.TDBR[20].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR21       LPSPI_3.TDBR[21].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR22       LPSPI_3.TDBR[22].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR23       LPSPI_3.TDBR[23].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR24       LPSPI_3.TDBR[24].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR25       LPSPI_3.TDBR[25].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR26       LPSPI_3.TDBR[26].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR27       LPSPI_3.TDBR[27].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR28       LPSPI_3.TDBR[28].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR29       LPSPI_3.TDBR[29].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR30       LPSPI_3.TDBR[30].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR31       LPSPI_3.TDBR[31].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR32       LPSPI_3.TDBR[32].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR33       LPSPI_3.TDBR[33].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR34       LPSPI_3.TDBR[34].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR35       LPSPI_3.TDBR[35].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR36       LPSPI_3.TDBR[36].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR37       LPSPI_3.TDBR[37].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR38       LPSPI_3.TDBR[38].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR39       LPSPI_3.TDBR[39].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR40       LPSPI_3.TDBR[40].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR41       LPSPI_3.TDBR[41].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR42       LPSPI_3.TDBR[42].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR43       LPSPI_3.TDBR[43].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR44       LPSPI_3.TDBR[44].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR45       LPSPI_3.TDBR[45].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR46       LPSPI_3.TDBR[46].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR47       LPSPI_3.TDBR[47].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR48       LPSPI_3.TDBR[48].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR49       LPSPI_3.TDBR[49].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR50       LPSPI_3.TDBR[50].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR51       LPSPI_3.TDBR[51].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR52       LPSPI_3.TDBR[52].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR53       LPSPI_3.TDBR[53].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR54       LPSPI_3.TDBR[54].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR55       LPSPI_3.TDBR[55].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR56       LPSPI_3.TDBR[56].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR57       LPSPI_3.TDBR[57].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR58       LPSPI_3.TDBR[58].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR59       LPSPI_3.TDBR[59].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR60       LPSPI_3.TDBR[60].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR61       LPSPI_3.TDBR[61].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR62       LPSPI_3.TDBR[62].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR63       LPSPI_3.TDBR[63].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR64       LPSPI_3.TDBR[64].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR65       LPSPI_3.TDBR[65].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR66       LPSPI_3.TDBR[66].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR67       LPSPI_3.TDBR[67].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR68       LPSPI_3.TDBR[68].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR69       LPSPI_3.TDBR[69].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR70       LPSPI_3.TDBR[70].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR71       LPSPI_3.TDBR[71].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR72       LPSPI_3.TDBR[72].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR73       LPSPI_3.TDBR[73].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR74       LPSPI_3.TDBR[74].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR75       LPSPI_3.TDBR[75].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR76       LPSPI_3.TDBR[76].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR77       LPSPI_3.TDBR[77].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR78       LPSPI_3.TDBR[78].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR79       LPSPI_3.TDBR[79].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR80       LPSPI_3.TDBR[80].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR81       LPSPI_3.TDBR[81].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR82       LPSPI_3.TDBR[82].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR83       LPSPI_3.TDBR[83].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR84       LPSPI_3.TDBR[84].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR85       LPSPI_3.TDBR[85].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR86       LPSPI_3.TDBR[86].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR87       LPSPI_3.TDBR[87].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR88       LPSPI_3.TDBR[88].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR89       LPSPI_3.TDBR[89].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR90       LPSPI_3.TDBR[90].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR91       LPSPI_3.TDBR[91].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR92       LPSPI_3.TDBR[92].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR93       LPSPI_3.TDBR[93].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR94       LPSPI_3.TDBR[94].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR95       LPSPI_3.TDBR[95].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR96       LPSPI_3.TDBR[96].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR97       LPSPI_3.TDBR[97].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR98       LPSPI_3.TDBR[98].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR99       LPSPI_3.TDBR[99].R            /* Transmit Data Burst */
#define LPSPI_3_TDBR100      LPSPI_3.TDBR[100].R           /* Transmit Data Burst */
#define LPSPI_3_TDBR101      LPSPI_3.TDBR[101].R           /* Transmit Data Burst */
#define LPSPI_3_TDBR102      LPSPI_3.TDBR[102].R           /* Transmit Data Burst */
#define LPSPI_3_TDBR103      LPSPI_3.TDBR[103].R           /* Transmit Data Burst */
#define LPSPI_3_TDBR104      LPSPI_3.TDBR[104].R           /* Transmit Data Burst */
#define LPSPI_3_TDBR105      LPSPI_3.TDBR[105].R           /* Transmit Data Burst */
#define LPSPI_3_TDBR106      LPSPI_3.TDBR[106].R           /* Transmit Data Burst */
#define LPSPI_3_TDBR107      LPSPI_3.TDBR[107].R           /* Transmit Data Burst */
#define LPSPI_3_TDBR108      LPSPI_3.TDBR[108].R           /* Transmit Data Burst */
#define LPSPI_3_TDBR109      LPSPI_3.TDBR[109].R           /* Transmit Data Burst */
#define LPSPI_3_TDBR110      LPSPI_3.TDBR[110].R           /* Transmit Data Burst */
#define LPSPI_3_TDBR111      LPSPI_3.TDBR[111].R           /* Transmit Data Burst */
#define LPSPI_3_TDBR112      LPSPI_3.TDBR[112].R           /* Transmit Data Burst */
#define LPSPI_3_TDBR113      LPSPI_3.TDBR[113].R           /* Transmit Data Burst */
#define LPSPI_3_TDBR114      LPSPI_3.TDBR[114].R           /* Transmit Data Burst */
#define LPSPI_3_TDBR115      LPSPI_3.TDBR[115].R           /* Transmit Data Burst */
#define LPSPI_3_TDBR116      LPSPI_3.TDBR[116].R           /* Transmit Data Burst */
#define LPSPI_3_TDBR117      LPSPI_3.TDBR[117].R           /* Transmit Data Burst */
#define LPSPI_3_TDBR118      LPSPI_3.TDBR[118].R           /* Transmit Data Burst */
#define LPSPI_3_TDBR119      LPSPI_3.TDBR[119].R           /* Transmit Data Burst */
#define LPSPI_3_TDBR120      LPSPI_3.TDBR[120].R           /* Transmit Data Burst */
#define LPSPI_3_TDBR121      LPSPI_3.TDBR[121].R           /* Transmit Data Burst */
#define LPSPI_3_TDBR122      LPSPI_3.TDBR[122].R           /* Transmit Data Burst */
#define LPSPI_3_TDBR123      LPSPI_3.TDBR[123].R           /* Transmit Data Burst */
#define LPSPI_3_TDBR124      LPSPI_3.TDBR[124].R           /* Transmit Data Burst */
#define LPSPI_3_TDBR125      LPSPI_3.TDBR[125].R           /* Transmit Data Burst */
#define LPSPI_3_TDBR126      LPSPI_3.TDBR[126].R           /* Transmit Data Burst */
#define LPSPI_3_TDBR127      LPSPI_3.TDBR[127].R           /* Transmit Data Burst */
#define LPSPI_3_RDBR0        LPSPI_3.RDBR[0].R             /* Receive Data Burst */
#define LPSPI_3_RDBR1        LPSPI_3.RDBR[1].R             /* Receive Data Burst */
#define LPSPI_3_RDBR2        LPSPI_3.RDBR[2].R             /* Receive Data Burst */
#define LPSPI_3_RDBR3        LPSPI_3.RDBR[3].R             /* Receive Data Burst */
#define LPSPI_3_RDBR4        LPSPI_3.RDBR[4].R             /* Receive Data Burst */
#define LPSPI_3_RDBR5        LPSPI_3.RDBR[5].R             /* Receive Data Burst */
#define LPSPI_3_RDBR6        LPSPI_3.RDBR[6].R             /* Receive Data Burst */
#define LPSPI_3_RDBR7        LPSPI_3.RDBR[7].R             /* Receive Data Burst */
#define LPSPI_3_RDBR8        LPSPI_3.RDBR[8].R             /* Receive Data Burst */
#define LPSPI_3_RDBR9        LPSPI_3.RDBR[9].R             /* Receive Data Burst */
#define LPSPI_3_RDBR10       LPSPI_3.RDBR[10].R            /* Receive Data Burst */
#define LPSPI_3_RDBR11       LPSPI_3.RDBR[11].R            /* Receive Data Burst */
#define LPSPI_3_RDBR12       LPSPI_3.RDBR[12].R            /* Receive Data Burst */
#define LPSPI_3_RDBR13       LPSPI_3.RDBR[13].R            /* Receive Data Burst */
#define LPSPI_3_RDBR14       LPSPI_3.RDBR[14].R            /* Receive Data Burst */
#define LPSPI_3_RDBR15       LPSPI_3.RDBR[15].R            /* Receive Data Burst */
#define LPSPI_3_RDBR16       LPSPI_3.RDBR[16].R            /* Receive Data Burst */
#define LPSPI_3_RDBR17       LPSPI_3.RDBR[17].R            /* Receive Data Burst */
#define LPSPI_3_RDBR18       LPSPI_3.RDBR[18].R            /* Receive Data Burst */
#define LPSPI_3_RDBR19       LPSPI_3.RDBR[19].R            /* Receive Data Burst */
#define LPSPI_3_RDBR20       LPSPI_3.RDBR[20].R            /* Receive Data Burst */
#define LPSPI_3_RDBR21       LPSPI_3.RDBR[21].R            /* Receive Data Burst */
#define LPSPI_3_RDBR22       LPSPI_3.RDBR[22].R            /* Receive Data Burst */
#define LPSPI_3_RDBR23       LPSPI_3.RDBR[23].R            /* Receive Data Burst */
#define LPSPI_3_RDBR24       LPSPI_3.RDBR[24].R            /* Receive Data Burst */
#define LPSPI_3_RDBR25       LPSPI_3.RDBR[25].R            /* Receive Data Burst */
#define LPSPI_3_RDBR26       LPSPI_3.RDBR[26].R            /* Receive Data Burst */
#define LPSPI_3_RDBR27       LPSPI_3.RDBR[27].R            /* Receive Data Burst */
#define LPSPI_3_RDBR28       LPSPI_3.RDBR[28].R            /* Receive Data Burst */
#define LPSPI_3_RDBR29       LPSPI_3.RDBR[29].R            /* Receive Data Burst */
#define LPSPI_3_RDBR30       LPSPI_3.RDBR[30].R            /* Receive Data Burst */
#define LPSPI_3_RDBR31       LPSPI_3.RDBR[31].R            /* Receive Data Burst */
#define LPSPI_3_RDBR32       LPSPI_3.RDBR[32].R            /* Receive Data Burst */
#define LPSPI_3_RDBR33       LPSPI_3.RDBR[33].R            /* Receive Data Burst */
#define LPSPI_3_RDBR34       LPSPI_3.RDBR[34].R            /* Receive Data Burst */
#define LPSPI_3_RDBR35       LPSPI_3.RDBR[35].R            /* Receive Data Burst */
#define LPSPI_3_RDBR36       LPSPI_3.RDBR[36].R            /* Receive Data Burst */
#define LPSPI_3_RDBR37       LPSPI_3.RDBR[37].R            /* Receive Data Burst */
#define LPSPI_3_RDBR38       LPSPI_3.RDBR[38].R            /* Receive Data Burst */
#define LPSPI_3_RDBR39       LPSPI_3.RDBR[39].R            /* Receive Data Burst */
#define LPSPI_3_RDBR40       LPSPI_3.RDBR[40].R            /* Receive Data Burst */
#define LPSPI_3_RDBR41       LPSPI_3.RDBR[41].R            /* Receive Data Burst */
#define LPSPI_3_RDBR42       LPSPI_3.RDBR[42].R            /* Receive Data Burst */
#define LPSPI_3_RDBR43       LPSPI_3.RDBR[43].R            /* Receive Data Burst */
#define LPSPI_3_RDBR44       LPSPI_3.RDBR[44].R            /* Receive Data Burst */
#define LPSPI_3_RDBR45       LPSPI_3.RDBR[45].R            /* Receive Data Burst */
#define LPSPI_3_RDBR46       LPSPI_3.RDBR[46].R            /* Receive Data Burst */
#define LPSPI_3_RDBR47       LPSPI_3.RDBR[47].R            /* Receive Data Burst */
#define LPSPI_3_RDBR48       LPSPI_3.RDBR[48].R            /* Receive Data Burst */
#define LPSPI_3_RDBR49       LPSPI_3.RDBR[49].R            /* Receive Data Burst */
#define LPSPI_3_RDBR50       LPSPI_3.RDBR[50].R            /* Receive Data Burst */
#define LPSPI_3_RDBR51       LPSPI_3.RDBR[51].R            /* Receive Data Burst */
#define LPSPI_3_RDBR52       LPSPI_3.RDBR[52].R            /* Receive Data Burst */
#define LPSPI_3_RDBR53       LPSPI_3.RDBR[53].R            /* Receive Data Burst */
#define LPSPI_3_RDBR54       LPSPI_3.RDBR[54].R            /* Receive Data Burst */
#define LPSPI_3_RDBR55       LPSPI_3.RDBR[55].R            /* Receive Data Burst */
#define LPSPI_3_RDBR56       LPSPI_3.RDBR[56].R            /* Receive Data Burst */
#define LPSPI_3_RDBR57       LPSPI_3.RDBR[57].R            /* Receive Data Burst */
#define LPSPI_3_RDBR58       LPSPI_3.RDBR[58].R            /* Receive Data Burst */
#define LPSPI_3_RDBR59       LPSPI_3.RDBR[59].R            /* Receive Data Burst */
#define LPSPI_3_RDBR60       LPSPI_3.RDBR[60].R            /* Receive Data Burst */
#define LPSPI_3_RDBR61       LPSPI_3.RDBR[61].R            /* Receive Data Burst */
#define LPSPI_3_RDBR62       LPSPI_3.RDBR[62].R            /* Receive Data Burst */
#define LPSPI_3_RDBR63       LPSPI_3.RDBR[63].R            /* Receive Data Burst */
#define LPSPI_3_RDBR64       LPSPI_3.RDBR[64].R            /* Receive Data Burst */
#define LPSPI_3_RDBR65       LPSPI_3.RDBR[65].R            /* Receive Data Burst */
#define LPSPI_3_RDBR66       LPSPI_3.RDBR[66].R            /* Receive Data Burst */
#define LPSPI_3_RDBR67       LPSPI_3.RDBR[67].R            /* Receive Data Burst */
#define LPSPI_3_RDBR68       LPSPI_3.RDBR[68].R            /* Receive Data Burst */
#define LPSPI_3_RDBR69       LPSPI_3.RDBR[69].R            /* Receive Data Burst */
#define LPSPI_3_RDBR70       LPSPI_3.RDBR[70].R            /* Receive Data Burst */
#define LPSPI_3_RDBR71       LPSPI_3.RDBR[71].R            /* Receive Data Burst */
#define LPSPI_3_RDBR72       LPSPI_3.RDBR[72].R            /* Receive Data Burst */
#define LPSPI_3_RDBR73       LPSPI_3.RDBR[73].R            /* Receive Data Burst */
#define LPSPI_3_RDBR74       LPSPI_3.RDBR[74].R            /* Receive Data Burst */
#define LPSPI_3_RDBR75       LPSPI_3.RDBR[75].R            /* Receive Data Burst */
#define LPSPI_3_RDBR76       LPSPI_3.RDBR[76].R            /* Receive Data Burst */
#define LPSPI_3_RDBR77       LPSPI_3.RDBR[77].R            /* Receive Data Burst */
#define LPSPI_3_RDBR78       LPSPI_3.RDBR[78].R            /* Receive Data Burst */
#define LPSPI_3_RDBR79       LPSPI_3.RDBR[79].R            /* Receive Data Burst */
#define LPSPI_3_RDBR80       LPSPI_3.RDBR[80].R            /* Receive Data Burst */
#define LPSPI_3_RDBR81       LPSPI_3.RDBR[81].R            /* Receive Data Burst */
#define LPSPI_3_RDBR82       LPSPI_3.RDBR[82].R            /* Receive Data Burst */
#define LPSPI_3_RDBR83       LPSPI_3.RDBR[83].R            /* Receive Data Burst */
#define LPSPI_3_RDBR84       LPSPI_3.RDBR[84].R            /* Receive Data Burst */
#define LPSPI_3_RDBR85       LPSPI_3.RDBR[85].R            /* Receive Data Burst */
#define LPSPI_3_RDBR86       LPSPI_3.RDBR[86].R            /* Receive Data Burst */
#define LPSPI_3_RDBR87       LPSPI_3.RDBR[87].R            /* Receive Data Burst */
#define LPSPI_3_RDBR88       LPSPI_3.RDBR[88].R            /* Receive Data Burst */
#define LPSPI_3_RDBR89       LPSPI_3.RDBR[89].R            /* Receive Data Burst */
#define LPSPI_3_RDBR90       LPSPI_3.RDBR[90].R            /* Receive Data Burst */
#define LPSPI_3_RDBR91       LPSPI_3.RDBR[91].R            /* Receive Data Burst */
#define LPSPI_3_RDBR92       LPSPI_3.RDBR[92].R            /* Receive Data Burst */
#define LPSPI_3_RDBR93       LPSPI_3.RDBR[93].R            /* Receive Data Burst */
#define LPSPI_3_RDBR94       LPSPI_3.RDBR[94].R            /* Receive Data Burst */
#define LPSPI_3_RDBR95       LPSPI_3.RDBR[95].R            /* Receive Data Burst */
#define LPSPI_3_RDBR96       LPSPI_3.RDBR[96].R            /* Receive Data Burst */
#define LPSPI_3_RDBR97       LPSPI_3.RDBR[97].R            /* Receive Data Burst */
#define LPSPI_3_RDBR98       LPSPI_3.RDBR[98].R            /* Receive Data Burst */
#define LPSPI_3_RDBR99       LPSPI_3.RDBR[99].R            /* Receive Data Burst */
#define LPSPI_3_RDBR100      LPSPI_3.RDBR[100].R           /* Receive Data Burst */
#define LPSPI_3_RDBR101      LPSPI_3.RDBR[101].R           /* Receive Data Burst */
#define LPSPI_3_RDBR102      LPSPI_3.RDBR[102].R           /* Receive Data Burst */
#define LPSPI_3_RDBR103      LPSPI_3.RDBR[103].R           /* Receive Data Burst */
#define LPSPI_3_RDBR104      LPSPI_3.RDBR[104].R           /* Receive Data Burst */
#define LPSPI_3_RDBR105      LPSPI_3.RDBR[105].R           /* Receive Data Burst */
#define LPSPI_3_RDBR106      LPSPI_3.RDBR[106].R           /* Receive Data Burst */
#define LPSPI_3_RDBR107      LPSPI_3.RDBR[107].R           /* Receive Data Burst */
#define LPSPI_3_RDBR108      LPSPI_3.RDBR[108].R           /* Receive Data Burst */
#define LPSPI_3_RDBR109      LPSPI_3.RDBR[109].R           /* Receive Data Burst */
#define LPSPI_3_RDBR110      LPSPI_3.RDBR[110].R           /* Receive Data Burst */
#define LPSPI_3_RDBR111      LPSPI_3.RDBR[111].R           /* Receive Data Burst */
#define LPSPI_3_RDBR112      LPSPI_3.RDBR[112].R           /* Receive Data Burst */
#define LPSPI_3_RDBR113      LPSPI_3.RDBR[113].R           /* Receive Data Burst */
#define LPSPI_3_RDBR114      LPSPI_3.RDBR[114].R           /* Receive Data Burst */
#define LPSPI_3_RDBR115      LPSPI_3.RDBR[115].R           /* Receive Data Burst */
#define LPSPI_3_RDBR116      LPSPI_3.RDBR[116].R           /* Receive Data Burst */
#define LPSPI_3_RDBR117      LPSPI_3.RDBR[117].R           /* Receive Data Burst */
#define LPSPI_3_RDBR118      LPSPI_3.RDBR[118].R           /* Receive Data Burst */
#define LPSPI_3_RDBR119      LPSPI_3.RDBR[119].R           /* Receive Data Burst */
#define LPSPI_3_RDBR120      LPSPI_3.RDBR[120].R           /* Receive Data Burst */
#define LPSPI_3_RDBR121      LPSPI_3.RDBR[121].R           /* Receive Data Burst */
#define LPSPI_3_RDBR122      LPSPI_3.RDBR[122].R           /* Receive Data Burst */
#define LPSPI_3_RDBR123      LPSPI_3.RDBR[123].R           /* Receive Data Burst */
#define LPSPI_3_RDBR124      LPSPI_3.RDBR[124].R           /* Receive Data Burst */
#define LPSPI_3_RDBR125      LPSPI_3.RDBR[125].R           /* Receive Data Burst */
#define LPSPI_3_RDBR126      LPSPI_3.RDBR[126].R           /* Receive Data Burst */
#define LPSPI_3_RDBR127      LPSPI_3.RDBR[127].R           /* Receive Data Burst */

/* LPUART */
#define LPUART_0_VERID       LPUART_0.VERID.R              /* Version ID Register */
#define LPUART_0_PARAM       LPUART_0.PARAM.R              /* Parameter Register */
#define LPUART_0_GLOBAL      LPUART_0.GLOBAL.R             /* LPUART Global Register */
#define LPUART_0_PINCFG      LPUART_0.PINCFG.R             /* LPUART Pin Configuration Register */
#define LPUART_0_BAUD        LPUART_0.BAUD.R               /* LPUART Baud Rate Register */
#define LPUART_0_STAT        LPUART_0.STAT.R               /* LPUART Status Register */
#define LPUART_0_CTRL        LPUART_0.CTRL.R               /* LPUART Control Register */
#define LPUART_0_DATA        LPUART_0.DATA.R               /* LPUART Data Register */
#define LPUART_0_MATCH       LPUART_0.MATCH.R              /* LPUART Match Address Register */
#define LPUART_0_MODIR       LPUART_0.MODIR.R              /* LPUART Modem IrDA Register */
#define LPUART_0_FIFO        LPUART_0.FIFO.R               /* LPUART FIFO Register */
#define LPUART_0_WATER       LPUART_0.WATER.R              /* LPUART Watermark Register */
#define LPUART_0_DATARO      LPUART_0.DATARO.R             /* Data read-only Register */

#define LPUART_1_VERID       LPUART_1.VERID.R              /* Version ID Register */
#define LPUART_1_PARAM       LPUART_1.PARAM.R              /* Parameter Register */
#define LPUART_1_GLOBAL      LPUART_1.GLOBAL.R             /* LPUART Global Register */
#define LPUART_1_PINCFG      LPUART_1.PINCFG.R             /* LPUART Pin Configuration Register */
#define LPUART_1_BAUD        LPUART_1.BAUD.R               /* LPUART Baud Rate Register */
#define LPUART_1_STAT        LPUART_1.STAT.R               /* LPUART Status Register */
#define LPUART_1_CTRL        LPUART_1.CTRL.R               /* LPUART Control Register */
#define LPUART_1_DATA        LPUART_1.DATA.R               /* LPUART Data Register */
#define LPUART_1_MATCH       LPUART_1.MATCH.R              /* LPUART Match Address Register */
#define LPUART_1_MODIR       LPUART_1.MODIR.R              /* LPUART Modem IrDA Register */
#define LPUART_1_FIFO        LPUART_1.FIFO.R               /* LPUART FIFO Register */
#define LPUART_1_WATER       LPUART_1.WATER.R              /* LPUART Watermark Register */
#define LPUART_1_DATARO      LPUART_1.DATARO.R             /* Data read-only Register */

#define LPUART_2_VERID       LPUART_2.VERID.R              /* Version ID Register */
#define LPUART_2_PARAM       LPUART_2.PARAM.R              /* Parameter Register */
#define LPUART_2_GLOBAL      LPUART_2.GLOBAL.R             /* LPUART Global Register */
#define LPUART_2_PINCFG      LPUART_2.PINCFG.R             /* LPUART Pin Configuration Register */
#define LPUART_2_BAUD        LPUART_2.BAUD.R               /* LPUART Baud Rate Register */
#define LPUART_2_STAT        LPUART_2.STAT.R               /* LPUART Status Register */
#define LPUART_2_CTRL        LPUART_2.CTRL.R               /* LPUART Control Register */
#define LPUART_2_DATA        LPUART_2.DATA.R               /* LPUART Data Register */
#define LPUART_2_MATCH       LPUART_2.MATCH.R              /* LPUART Match Address Register */
#define LPUART_2_MODIR       LPUART_2.MODIR.R              /* LPUART Modem IrDA Register */
#define LPUART_2_FIFO        LPUART_2.FIFO.R               /* LPUART FIFO Register */
#define LPUART_2_WATER       LPUART_2.WATER.R              /* LPUART Watermark Register */
#define LPUART_2_DATARO      LPUART_2.DATARO.R             /* Data read-only Register */

#define LPUART_3_VERID       LPUART_3.VERID.R              /* Version ID Register */
#define LPUART_3_PARAM       LPUART_3.PARAM.R              /* Parameter Register */
#define LPUART_3_GLOBAL      LPUART_3.GLOBAL.R             /* LPUART Global Register */
#define LPUART_3_PINCFG      LPUART_3.PINCFG.R             /* LPUART Pin Configuration Register */
#define LPUART_3_BAUD        LPUART_3.BAUD.R               /* LPUART Baud Rate Register */
#define LPUART_3_STAT        LPUART_3.STAT.R               /* LPUART Status Register */
#define LPUART_3_CTRL        LPUART_3.CTRL.R               /* LPUART Control Register */
#define LPUART_3_DATA        LPUART_3.DATA.R               /* LPUART Data Register */
#define LPUART_3_MATCH       LPUART_3.MATCH.R              /* LPUART Match Address Register */
#define LPUART_3_MODIR       LPUART_3.MODIR.R              /* LPUART Modem IrDA Register */
#define LPUART_3_FIFO        LPUART_3.FIFO.R               /* LPUART FIFO Register */
#define LPUART_3_WATER       LPUART_3.WATER.R              /* LPUART Watermark Register */
#define LPUART_3_DATARO      LPUART_3.DATARO.R             /* Data read-only Register */

#define LPUART_4_VERID       LPUART_4.VERID.R              /* Version ID Register */
#define LPUART_4_PARAM       LPUART_4.PARAM.R              /* Parameter Register */
#define LPUART_4_GLOBAL      LPUART_4.GLOBAL.R             /* LPUART Global Register */
#define LPUART_4_PINCFG      LPUART_4.PINCFG.R             /* LPUART Pin Configuration Register */
#define LPUART_4_BAUD        LPUART_4.BAUD.R               /* LPUART Baud Rate Register */
#define LPUART_4_STAT        LPUART_4.STAT.R               /* LPUART Status Register */
#define LPUART_4_CTRL        LPUART_4.CTRL.R               /* LPUART Control Register */
#define LPUART_4_DATA        LPUART_4.DATA.R               /* LPUART Data Register */
#define LPUART_4_MATCH       LPUART_4.MATCH.R              /* LPUART Match Address Register */
#define LPUART_4_MODIR       LPUART_4.MODIR.R              /* LPUART Modem IrDA Register */
#define LPUART_4_FIFO        LPUART_4.FIFO.R               /* LPUART FIFO Register */
#define LPUART_4_WATER       LPUART_4.WATER.R              /* LPUART Watermark Register */
#define LPUART_4_DATARO      LPUART_4.DATARO.R             /* Data read-only Register */

#define LPUART_5_VERID       LPUART_5.VERID.R              /* Version ID Register */
#define LPUART_5_PARAM       LPUART_5.PARAM.R              /* Parameter Register */
#define LPUART_5_GLOBAL      LPUART_5.GLOBAL.R             /* LPUART Global Register */
#define LPUART_5_PINCFG      LPUART_5.PINCFG.R             /* LPUART Pin Configuration Register */
#define LPUART_5_BAUD        LPUART_5.BAUD.R               /* LPUART Baud Rate Register */
#define LPUART_5_STAT        LPUART_5.STAT.R               /* LPUART Status Register */
#define LPUART_5_CTRL        LPUART_5.CTRL.R               /* LPUART Control Register */
#define LPUART_5_DATA        LPUART_5.DATA.R               /* LPUART Data Register */
#define LPUART_5_MATCH       LPUART_5.MATCH.R              /* LPUART Match Address Register */
#define LPUART_5_MODIR       LPUART_5.MODIR.R              /* LPUART Modem IrDA Register */
#define LPUART_5_FIFO        LPUART_5.FIFO.R               /* LPUART FIFO Register */
#define LPUART_5_WATER       LPUART_5.WATER.R              /* LPUART Watermark Register */
#define LPUART_5_DATARO      LPUART_5.DATARO.R             /* Data read-only Register */

#define LPUART_6_VERID       LPUART_6.VERID.R              /* Version ID Register */
#define LPUART_6_PARAM       LPUART_6.PARAM.R              /* Parameter Register */
#define LPUART_6_GLOBAL      LPUART_6.GLOBAL.R             /* LPUART Global Register */
#define LPUART_6_PINCFG      LPUART_6.PINCFG.R             /* LPUART Pin Configuration Register */
#define LPUART_6_BAUD        LPUART_6.BAUD.R               /* LPUART Baud Rate Register */
#define LPUART_6_STAT        LPUART_6.STAT.R               /* LPUART Status Register */
#define LPUART_6_CTRL        LPUART_6.CTRL.R               /* LPUART Control Register */
#define LPUART_6_DATA        LPUART_6.DATA.R               /* LPUART Data Register */
#define LPUART_6_MATCH       LPUART_6.MATCH.R              /* LPUART Match Address Register */
#define LPUART_6_MODIR       LPUART_6.MODIR.R              /* LPUART Modem IrDA Register */
#define LPUART_6_FIFO        LPUART_6.FIFO.R               /* LPUART FIFO Register */
#define LPUART_6_WATER       LPUART_6.WATER.R              /* LPUART Watermark Register */
#define LPUART_6_DATARO      LPUART_6.DATARO.R             /* Data read-only Register */

#define LPUART_7_VERID       LPUART_7.VERID.R              /* Version ID Register */
#define LPUART_7_PARAM       LPUART_7.PARAM.R              /* Parameter Register */
#define LPUART_7_GLOBAL      LPUART_7.GLOBAL.R             /* LPUART Global Register */
#define LPUART_7_PINCFG      LPUART_7.PINCFG.R             /* LPUART Pin Configuration Register */
#define LPUART_7_BAUD        LPUART_7.BAUD.R               /* LPUART Baud Rate Register */
#define LPUART_7_STAT        LPUART_7.STAT.R               /* LPUART Status Register */
#define LPUART_7_CTRL        LPUART_7.CTRL.R               /* LPUART Control Register */
#define LPUART_7_DATA        LPUART_7.DATA.R               /* LPUART Data Register */
#define LPUART_7_MATCH       LPUART_7.MATCH.R              /* LPUART Match Address Register */
#define LPUART_7_MODIR       LPUART_7.MODIR.R              /* LPUART Modem IrDA Register */
#define LPUART_7_FIFO        LPUART_7.FIFO.R               /* LPUART FIFO Register */
#define LPUART_7_WATER       LPUART_7.WATER.R              /* LPUART Watermark Register */
#define LPUART_7_DATARO      LPUART_7.DATARO.R             /* Data read-only Register */

/* MCM_CM7 */
#define MCM_0_CM7_PLREV      MCM_0_CM7.PLREV.R             /* SoC-defined Platform Revision */
#define MCM_0_CM7_PCT        MCM_0_CM7.PCT.R               /* Processor Core Type */
#define MCM_0_CM7_CPCR       MCM_0_CM7.CPCR.R              /* Core Platform Control */
#define MCM_0_CM7_ISCR       MCM_0_CM7.ISCR.R              /* Interrupt Status and Control */
#define MCM_0_CM7_LMEM_DESC_0 MCM_0_CM7.LMEM_DESC[0].R     /* Local Memory Descriptor 0 */
#define MCM_0_CM7_LMEM_DESC_1 MCM_0_CM7.LMEM_DESC[1].R     /* Local Memory Descriptor 1 */
#define MCM_0_CM7_LMEM_DESC_2 MCM_0_CM7.LMEM_DESC[2].R     /* Local Memory Descriptor 2 */
#define MCM_0_CM7_LMEM_DESC_3 MCM_0_CM7.LMEM_DESC[3].R     /* Local Memory Descriptor 3 */
#define MCM_0_CM7_LMEM_DESC_4 MCM_0_CM7.LMEM_DESC[4].R     /* Local Memory Descriptor 4 */

/* MC_CGM */
#define MC_CGM_PCFS_SDUR     MC_CGM.PCFS_SDUR.R            /* PCFS Step Duration */
#define MC_CGM_PCFS_DIVC8    MC_CGM.PCFS_DIVC8.R           /* PCFS Divider Change 8 Register */
#define MC_CGM_PCFS_DIVE8    MC_CGM.PCFS_DIVE8.R           /* PCFS Divider End 8 Register */
#define MC_CGM_PCFS_DIVS8    MC_CGM.PCFS_DIVS8.R           /* PCFS Divider Start 8 Register */
#define MC_CGM_MUX_0_CSC     MC_CGM.MUX_0_CSC.R            /* Clock Mux 0 Select Control Register */
#define MC_CGM_MUX_0_CSS     MC_CGM.MUX_0_CSS.R            /* Clock Mux 0 Select Status Register */
#define MC_CGM_MUX_0_DC_0    MC_CGM.MUX_0_DC_0.R           /* Clock Mux 0 Divider 0 Control Register */
#define MC_CGM_MUX_0_DC_1    MC_CGM.MUX_0_DC_1.R           /* Clock Mux 0 Divider 1 Control Register */
#define MC_CGM_MUX_0_DC_2    MC_CGM.MUX_0_DC_2.R           /* Clock Mux 0 Divider 2 Control Register */
#define MC_CGM_MUX_0_DC_3    MC_CGM.MUX_0_DC_3.R           /* Clock Mux 0 Divider 3 Control Register */
#define MC_CGM_MUX_0_DC_4    MC_CGM.MUX_0_DC_4.R           /* Clock Mux 0 Divider 4 Control Register */
#define MC_CGM_MUX_0_DIV_TRIG_CTRL MC_CGM.MUX_0_DIV_TRIG_CTRL.R /* Clock Mux 0 Divider Trigger Control Register */
#define MC_CGM_MUX_0_DIV_TRIG MC_CGM.MUX_0_DIV_TRIG.R      /* Clock Mux 0 Divider Trigger Register */
#define MC_CGM_MUX_0_DIV_UPD_STAT MC_CGM.MUX_0_DIV_UPD_STAT.R /* Clock Mux 0 Divider Update Status Register */
#define MC_CGM_MUX_1_CSC     MC_CGM.MUX_1_CSC.R            /* Clock Mux 1 Select Control Register */
#define MC_CGM_MUX_1_CSS     MC_CGM.MUX_1_CSS.R            /* Clock Mux 1 Select Status Register */
#define MC_CGM_MUX_1_DC_0    MC_CGM.MUX_1_DC_0.R           /* Clock Mux 1 Divider 0 Control Register */
#define MC_CGM_MUX_1_DIV_UPD_STAT MC_CGM.MUX_1_DIV_UPD_STAT.R /* Clock Mux 1 Divider Update Status Register */
#define MC_CGM_MUX_3_CSC     MC_CGM.MUX_3_CSC.R            /* Clock Mux 3 Select Control Register */
#define MC_CGM_MUX_3_CSS     MC_CGM.MUX_3_CSS.R            /* Clock Mux 3 Select Status Register */
#define MC_CGM_MUX_3_DC_0    MC_CGM.MUX_3_DC_0.R           /* Clock Mux 3 Divider 0 Control Register */
#define MC_CGM_MUX_3_DIV_UPD_STAT MC_CGM.MUX_3_DIV_UPD_STAT.R /* Clock Mux 3 Divider Update Status Register */
#define MC_CGM_MUX_4_CSC     MC_CGM.MUX_4_CSC.R            /* Clock Mux 4 Select Control Register */
#define MC_CGM_MUX_4_CSS     MC_CGM.MUX_4_CSS.R            /* Clock Mux 4 Select Status Register */
#define MC_CGM_MUX_4_DC_0    MC_CGM.MUX_4_DC_0.R           /* Clock Mux 4 Divider 0 Control Register */
#define MC_CGM_MUX_4_DIV_UPD_STAT MC_CGM.MUX_4_DIV_UPD_STAT.R /* Clock Mux 4 Divider Update Status Register */
#define MC_CGM_MUX_5_CSC     MC_CGM.MUX_5_CSC.R            /* Clock Mux 5 Select Control Register */
#define MC_CGM_MUX_5_CSS     MC_CGM.MUX_5_CSS.R            /* Clock Mux 5 Select Status Register */
#define MC_CGM_MUX_5_DC_0    MC_CGM.MUX_5_DC_0.R           /* Clock Mux 5 Divider 0 Control Register */
#define MC_CGM_MUX_5_DIV_UPD_STAT MC_CGM.MUX_5_DIV_UPD_STAT.R /* Clock Mux 5 Divider Update Status Register */
#define MC_CGM_MUX_6_CSC     MC_CGM.MUX_6_CSC.R            /* Clock Mux 6 Select Control Register */
#define MC_CGM_MUX_6_CSS     MC_CGM.MUX_6_CSS.R            /* Clock Mux 6 Select Status Register */
#define MC_CGM_MUX_6_DC_0    MC_CGM.MUX_6_DC_0.R           /* Clock Mux 6 Divider 0 Control Register */
#define MC_CGM_MUX_6_DIV_UPD_STAT MC_CGM.MUX_6_DIV_UPD_STAT.R /* Clock Mux 6 Divider Update Status Register */
#define MC_CGM_MUX_11_CSC    MC_CGM.MUX_11_CSC.R           /* Clock Mux 11 Select Control Register */
#define MC_CGM_MUX_11_CSS    MC_CGM.MUX_11_CSS.R           /* Clock Mux 11 Select Status Register */
#define MC_CGM_MUX_11_DC_0   MC_CGM.MUX_11_DC_0.R          /* Clock Mux 11 Divider 0 Control Register */
#define MC_CGM_MUX_11_DIV_UPD_STAT MC_CGM.MUX_11_DIV_UPD_STAT.R /* Clock Mux 11 Divider Update Status Register */

/* MC_ME */
#define MC_ME_CTL_KEY        MC_ME.CTL_KEY.R               /* Control Key Register */
#define MC_ME_MODE_CONF      MC_ME.MODE_CONF.R             /* Mode Configuration Register */
#define MC_ME_MODE_UPD       MC_ME.MODE_UPD.R              /* Mode Update Register */
#define MC_ME_MODE_STAT      MC_ME.MODE_STAT.R             /* Mode Status Register */
#define MC_ME_MAIN_COREID    MC_ME.MAIN_COREID.R           /* Main Core ID Register */
#define MC_ME_PRTN0_PCONF    MC_ME.PRTN0_PCONF.R           /* Partition 0 Process Configuration Register */
#define MC_ME_PRTN0_PUPD     MC_ME.PRTN0_PUPD.R            /* Partition 0 Process Update Register */
#define MC_ME_PRTN0_STAT     MC_ME.PRTN0_STAT.R            /* Partition 0 Status Register */
#define MC_ME_PRTN0_COFB1_STAT MC_ME.PRTN0_COFB1_STAT.R    /* Partition 0 COFB Set 1 Clock Status Register */
#define MC_ME_PRTN0_COFB1_CLKEN MC_ME.PRTN0_COFB1_CLKEN.R  /* Partition 0 COFB Set 1 Clock Enable Register */
#define MC_ME_PRTN0_CORE0_PCONF MC_ME.PRTN0_CORE0_PCONF.R  /* Partition 0 Core 0 Process Configuration Register */
#define MC_ME_PRTN0_CORE0_PUPD MC_ME.PRTN0_CORE0_PUPD.R    /* Partition 0 Core 0 Process Update Register */
#define MC_ME_PRTN0_CORE0_STAT MC_ME.PRTN0_CORE0_STAT.R    /* Partition 0 Core 0 Status Register */
#define MC_ME_PRTN0_CORE0_ADDR MC_ME.PRTN0_CORE0_ADDR.R    /* Partition 0 Core 0 Address Register */
#define MC_ME_PRTN0_CORE2_STAT MC_ME.PRTN0_CORE2_STAT.R    /* Partition 0 Core 2 Status Register */
#define MC_ME_PRTN0_CORE2_ADDR MC_ME.PRTN0_CORE2_ADDR.R    /* Partition 0 Core 2 Address Register */
#define MC_ME_PRTN1_PCONF    MC_ME.PRTN1_PCONF.R           /* Partition 1 Process Configuration Register */
#define MC_ME_PRTN1_PUPD     MC_ME.PRTN1_PUPD.R            /* Partition 1 Process Update Register */
#define MC_ME_PRTN1_STAT     MC_ME.PRTN1_STAT.R            /* Partition 1 Status Register */
#define MC_ME_PRTN1_COFB0_STAT MC_ME.PRTN1_COFB0_STAT.R    /* Partition 1 COFB Set 0 Clock Status Register */
#define MC_ME_PRTN1_COFB1_STAT MC_ME.PRTN1_COFB1_STAT.R    /* Partition 1 COFB Set 1 Clock Status Register */
#define MC_ME_PRTN1_COFB2_STAT MC_ME.PRTN1_COFB2_STAT.R    /* Partition 1 COFB Set 2 Clock Status Register */
#define MC_ME_PRTN1_COFB3_STAT MC_ME.PRTN1_COFB3_STAT.R    /* Partition 1 COFB Set 3 Clock Status Register */
#define MC_ME_PRTN1_COFB0_CLKEN MC_ME.PRTN1_COFB0_CLKEN.R  /* Partition 1 COFB Set 0 Clock Enable Register */
#define MC_ME_PRTN1_COFB1_CLKEN MC_ME.PRTN1_COFB1_CLKEN.R  /* Partition 1 COFB Set 1 Clock Enable Register */
#define MC_ME_PRTN1_COFB2_CLKEN MC_ME.PRTN1_COFB2_CLKEN.R  /* Partition 1 COFB Set 2 Clock Enable Register */
#define MC_ME_PRTN1_COFB3_CLKEN MC_ME.PRTN1_COFB3_CLKEN.R  /* Partition 1 COFB Set 3 Clock Enable Register */

/* MC_RGM */
#define MC_RGM_DES           MC_RGM.DES.R                  /* Destructive Event Status Register */
#define MC_RGM_FES           MC_RGM.FES.R                  /* Functional /External Reset Status Register */
#define MC_RGM_FERD          MC_RGM.FERD.R                 /* Functional Event Reset Disable Register */
#define MC_RGM_FBRE          MC_RGM.FBRE.R                 /* Functional Bidirectional Reset Enable Register */
#define MC_RGM_FREC          MC_RGM.FREC.R                 /* Functional Reset Escalation Counter Register */
#define MC_RGM_FRET          MC_RGM.FRET.R                 /* Functional Reset Escalation Threshold Register */
#define MC_RGM_DRET          MC_RGM.DRET.R                 /* Destructive Reset Escalation Threshold Register */
#define MC_RGM_ERCTRL        MC_RGM.ERCTRL.R               /* External Reset Control Register */
#define MC_RGM_RDSS          MC_RGM.RDSS.R                 /* Reset During Standby Status Register */
#define MC_RGM_FRENTC        MC_RGM.FRENTC.R               /* Functional Reset Entry Timeout Control Register */
#define MC_RGM_LPDEBUG       MC_RGM.LPDEBUG.R              /* Low Power Debug Control Register */

/* MDM_AP */
#define MDM_AP_MDMAPSTTS     MDM_AP.MDMAPSTTS.R            /* Status */
#define MDM_AP_MDMAPCTL      MDM_AP.MDMAPCTL.R             /* Control */
#define MDM_AP_MDMAPWIREN    MDM_AP.MDMAPWIREN.R           /* WIR Enable */
#define MDM_AP_MDMAPWIRSTTS  MDM_AP.MDMAPWIRSTTS.R         /* WIR Status */
#define MDM_AP_MDMAPWIRREL   MDM_AP.MDMAPWIRREL.R          /* WIR Release */
#define MDM_AP_ID            MDM_AP.ID.R                   /* Identity */

/* MSCM */
#define MSCM_CPXTYPE         MSCM.CPXTYPE.R                /* Processor X Type */
#define MSCM_CPXNUM          MSCM.CPXNUM.R                 /* Processor X Number */
#define MSCM_CPXREV          MSCM.CPXREV.R                 /* Processor X Revision */
#define MSCM_CPXCFG0         MSCM.CPXCFG0.R                /* Processor X Configuration 0 */
#define MSCM_CPXCFG1         MSCM.CPXCFG1.R                /* Processor X Configuration 1 */
#define MSCM_CPXCFG2         MSCM.CPXCFG2.R                /* Processor X Configuration 2 */
#define MSCM_CPXCFG3         MSCM.CPXCFG3.R                /* Processor x Configuration 3 */
#define MSCM_CP0TYPE         MSCM.CP0TYPE.R                /* Processor 0 Type */
#define MSCM_CP0NUM          MSCM.CP0NUM.R                 /* Processor 0 Number */
#define MSCM_CP0REV          MSCM.CP0REV.R                 /* Processor 0 Count */
#define MSCM_CP0CFG0         MSCM.CP0CFG0.R                /* Processor 0 Configuration 0 */
#define MSCM_CP0CFG1         MSCM.CP0CFG1.R                /* Processor 0 Configuration 1 */
#define MSCM_CP0CFG2         MSCM.CP0CFG2.R                /* Processor 0 Configuration 2 */
#define MSCM_CP0CFG3         MSCM.CP0CFG3.R                /* Processor 0 Configuration 3 */
#define MSCM_IRCP0ISR0       MSCM.IRCP0ISR0.R              /* Interrupt Router CP0 Interrupt Status */
#define MSCM_IRCP0IGR0       MSCM.IRCP0IGR0.R              /* Interrupt Router CP0 Interrupt Generation */
#define MSCM_IRCP0ISR1       MSCM.IRCP0ISR1.R              /* Interrupt Router CP0 Interrupt Status */
#define MSCM_IRCP0IGR1       MSCM.IRCP0IGR1.R              /* Interrupt Router CP0 Interrupt Generation */
#define MSCM_IRCP0ISR2       MSCM.IRCP0ISR2.R              /* Interrupt Router CP0 Interrupt Status */
#define MSCM_IRCP0IGR2       MSCM.IRCP0IGR2.R              /* Interrupt Router CP0 Interrupt Generation */
#define MSCM_IRCP0ISR3       MSCM.IRCP0ISR3.R              /* Interrupt Router CP0 Interrupt Status */
#define MSCM_IRCP0IGR3       MSCM.IRCP0IGR3.R              /* Interrupt Router CP0 Interrupt Generation */
#define MSCM_IRCP1ISR0       MSCM.IRCP1ISR0.R              /* Interrupt Router CP1 Interrupt Status */
#define MSCM_IRCP1IGR0       MSCM.IRCP1IGR0.R              /* Interrupt Router CP1 Interrupt Generation */
#define MSCM_IRCP1ISR1       MSCM.IRCP1ISR1.R              /* Interrupt Router CP1 Interrupt Status */
#define MSCM_IRCP1IGR1       MSCM.IRCP1IGR1.R              /* Interrupt Router CP1 Interrupt Generation */
#define MSCM_IRCP1ISR2       MSCM.IRCP1ISR2.R              /* Interrupt Router CP1 Interrupt Status */
#define MSCM_IRCP1IGR2       MSCM.IRCP1IGR2.R              /* Interrupt Router CP1 Interrupt Generation */
#define MSCM_IRCP1ISR3       MSCM.IRCP1ISR3.R              /* Interrupt Router CP1 Interrupt Status */
#define MSCM_IRCP1IGR3       MSCM.IRCP1IGR3.R              /* Interrupt Router CP1 Interrupt Generation */
#define MSCM_IRCPCFG         MSCM.IRCPCFG.R                /* Interrupt Router Configuration */
#define MSCM_XN_CTRL         MSCM.XN_CTRL.R                /* Memory Execution Control */
#define MSCM_ENEDC           MSCM.ENEDC.R                  /* Enable Interconnect Error Detection */
#define MSCM_IAHBCFGREG      MSCM.IAHBCFGREG.R             /* AHB Gasket Configuration */
#define MSCM_IRSPRC0         MSCM.IRSPRC[0].R              /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC1         MSCM.IRSPRC[1].R              /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC2         MSCM.IRSPRC[2].R              /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC3         MSCM.IRSPRC[3].R              /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC4         MSCM.IRSPRC[4].R              /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC5         MSCM.IRSPRC[5].R              /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC6         MSCM.IRSPRC[6].R              /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC7         MSCM.IRSPRC[7].R              /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC8         MSCM.IRSPRC[8].R              /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC9         MSCM.IRSPRC[9].R              /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC10        MSCM.IRSPRC[10].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC11        MSCM.IRSPRC[11].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC12        MSCM.IRSPRC[12].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC13        MSCM.IRSPRC[13].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC14        MSCM.IRSPRC[14].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC15        MSCM.IRSPRC[15].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC16        MSCM.IRSPRC[16].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC17        MSCM.IRSPRC[17].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC18        MSCM.IRSPRC[18].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC19        MSCM.IRSPRC[19].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC20        MSCM.IRSPRC[20].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC21        MSCM.IRSPRC[21].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC22        MSCM.IRSPRC[22].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC23        MSCM.IRSPRC[23].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC24        MSCM.IRSPRC[24].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC25        MSCM.IRSPRC[25].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC26        MSCM.IRSPRC[26].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC27        MSCM.IRSPRC[27].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC28        MSCM.IRSPRC[28].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC29        MSCM.IRSPRC[29].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC30        MSCM.IRSPRC[30].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC31        MSCM.IRSPRC[31].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC32        MSCM.IRSPRC[32].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC33        MSCM.IRSPRC[33].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC34        MSCM.IRSPRC[34].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC35        MSCM.IRSPRC[35].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC36        MSCM.IRSPRC[36].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC37        MSCM.IRSPRC[37].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC38        MSCM.IRSPRC[38].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC39        MSCM.IRSPRC[39].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC40        MSCM.IRSPRC[40].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC41        MSCM.IRSPRC[41].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC42        MSCM.IRSPRC[42].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC43        MSCM.IRSPRC[43].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC44        MSCM.IRSPRC[44].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC45        MSCM.IRSPRC[45].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC46        MSCM.IRSPRC[46].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC47        MSCM.IRSPRC[47].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC48        MSCM.IRSPRC[48].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC49        MSCM.IRSPRC[49].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC50        MSCM.IRSPRC[50].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC51        MSCM.IRSPRC[51].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC52        MSCM.IRSPRC[52].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC53        MSCM.IRSPRC[53].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC54        MSCM.IRSPRC[54].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC55        MSCM.IRSPRC[55].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC56        MSCM.IRSPRC[56].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC57        MSCM.IRSPRC[57].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC58        MSCM.IRSPRC[58].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC59        MSCM.IRSPRC[59].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC60        MSCM.IRSPRC[60].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC61        MSCM.IRSPRC[61].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC62        MSCM.IRSPRC[62].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC63        MSCM.IRSPRC[63].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC64        MSCM.IRSPRC[64].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC65        MSCM.IRSPRC[65].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC66        MSCM.IRSPRC[66].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC67        MSCM.IRSPRC[67].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC68        MSCM.IRSPRC[68].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC69        MSCM.IRSPRC[69].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC70        MSCM.IRSPRC[70].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC71        MSCM.IRSPRC[71].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC72        MSCM.IRSPRC[72].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC73        MSCM.IRSPRC[73].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC74        MSCM.IRSPRC[74].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC75        MSCM.IRSPRC[75].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC76        MSCM.IRSPRC[76].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC77        MSCM.IRSPRC[77].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC78        MSCM.IRSPRC[78].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC79        MSCM.IRSPRC[79].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC80        MSCM.IRSPRC[80].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC81        MSCM.IRSPRC[81].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC82        MSCM.IRSPRC[82].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC83        MSCM.IRSPRC[83].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC84        MSCM.IRSPRC[84].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC85        MSCM.IRSPRC[85].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC86        MSCM.IRSPRC[86].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC87        MSCM.IRSPRC[87].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC88        MSCM.IRSPRC[88].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC89        MSCM.IRSPRC[89].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC90        MSCM.IRSPRC[90].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC91        MSCM.IRSPRC[91].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC92        MSCM.IRSPRC[92].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC93        MSCM.IRSPRC[93].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC94        MSCM.IRSPRC[94].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC95        MSCM.IRSPRC[95].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC96        MSCM.IRSPRC[96].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC97        MSCM.IRSPRC[97].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC98        MSCM.IRSPRC[98].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC99        MSCM.IRSPRC[99].R             /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC100       MSCM.IRSPRC[100].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC101       MSCM.IRSPRC[101].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC102       MSCM.IRSPRC[102].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC103       MSCM.IRSPRC[103].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC104       MSCM.IRSPRC[104].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC105       MSCM.IRSPRC[105].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC106       MSCM.IRSPRC[106].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC107       MSCM.IRSPRC[107].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC108       MSCM.IRSPRC[108].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC109       MSCM.IRSPRC[109].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC110       MSCM.IRSPRC[110].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC111       MSCM.IRSPRC[111].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC112       MSCM.IRSPRC[112].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC113       MSCM.IRSPRC[113].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC114       MSCM.IRSPRC[114].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC115       MSCM.IRSPRC[115].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC116       MSCM.IRSPRC[116].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC117       MSCM.IRSPRC[117].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC118       MSCM.IRSPRC[118].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC119       MSCM.IRSPRC[119].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC120       MSCM.IRSPRC[120].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC121       MSCM.IRSPRC[121].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC122       MSCM.IRSPRC[122].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC123       MSCM.IRSPRC[123].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC124       MSCM.IRSPRC[124].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC125       MSCM.IRSPRC[125].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC126       MSCM.IRSPRC[126].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC127       MSCM.IRSPRC[127].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC128       MSCM.IRSPRC[128].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC129       MSCM.IRSPRC[129].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC130       MSCM.IRSPRC[130].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC131       MSCM.IRSPRC[131].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC132       MSCM.IRSPRC[132].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC133       MSCM.IRSPRC[133].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC134       MSCM.IRSPRC[134].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC135       MSCM.IRSPRC[135].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC136       MSCM.IRSPRC[136].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC137       MSCM.IRSPRC[137].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC138       MSCM.IRSPRC[138].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC139       MSCM.IRSPRC[139].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC140       MSCM.IRSPRC[140].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC141       MSCM.IRSPRC[141].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC142       MSCM.IRSPRC[142].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC143       MSCM.IRSPRC[143].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC144       MSCM.IRSPRC[144].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC145       MSCM.IRSPRC[145].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC146       MSCM.IRSPRC[146].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC147       MSCM.IRSPRC[147].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC148       MSCM.IRSPRC[148].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC149       MSCM.IRSPRC[149].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC150       MSCM.IRSPRC[150].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC151       MSCM.IRSPRC[151].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC152       MSCM.IRSPRC[152].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC153       MSCM.IRSPRC[153].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC154       MSCM.IRSPRC[154].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC155       MSCM.IRSPRC[155].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC156       MSCM.IRSPRC[156].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC157       MSCM.IRSPRC[157].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC158       MSCM.IRSPRC[158].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC159       MSCM.IRSPRC[159].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC160       MSCM.IRSPRC[160].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC161       MSCM.IRSPRC[161].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC162       MSCM.IRSPRC[162].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC163       MSCM.IRSPRC[163].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC164       MSCM.IRSPRC[164].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC165       MSCM.IRSPRC[165].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC166       MSCM.IRSPRC[166].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC167       MSCM.IRSPRC[167].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC168       MSCM.IRSPRC[168].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC169       MSCM.IRSPRC[169].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC170       MSCM.IRSPRC[170].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC171       MSCM.IRSPRC[171].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC172       MSCM.IRSPRC[172].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC173       MSCM.IRSPRC[173].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC174       MSCM.IRSPRC[174].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC175       MSCM.IRSPRC[175].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC176       MSCM.IRSPRC[176].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC177       MSCM.IRSPRC[177].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC178       MSCM.IRSPRC[178].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC179       MSCM.IRSPRC[179].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC180       MSCM.IRSPRC[180].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC181       MSCM.IRSPRC[181].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC182       MSCM.IRSPRC[182].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC183       MSCM.IRSPRC[183].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC184       MSCM.IRSPRC[184].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC185       MSCM.IRSPRC[185].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC186       MSCM.IRSPRC[186].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC187       MSCM.IRSPRC[187].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC188       MSCM.IRSPRC[188].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC189       MSCM.IRSPRC[189].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC190       MSCM.IRSPRC[190].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC191       MSCM.IRSPRC[191].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC192       MSCM.IRSPRC[192].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC193       MSCM.IRSPRC[193].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC194       MSCM.IRSPRC[194].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC195       MSCM.IRSPRC[195].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC196       MSCM.IRSPRC[196].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC197       MSCM.IRSPRC[197].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC198       MSCM.IRSPRC[198].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC199       MSCM.IRSPRC[199].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC200       MSCM.IRSPRC[200].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC201       MSCM.IRSPRC[201].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC202       MSCM.IRSPRC[202].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC203       MSCM.IRSPRC[203].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC204       MSCM.IRSPRC[204].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC205       MSCM.IRSPRC[205].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC206       MSCM.IRSPRC[206].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC207       MSCM.IRSPRC[207].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC208       MSCM.IRSPRC[208].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC209       MSCM.IRSPRC[209].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC210       MSCM.IRSPRC[210].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC211       MSCM.IRSPRC[211].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC212       MSCM.IRSPRC[212].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC213       MSCM.IRSPRC[213].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC214       MSCM.IRSPRC[214].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC215       MSCM.IRSPRC[215].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC216       MSCM.IRSPRC[216].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC217       MSCM.IRSPRC[217].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC218       MSCM.IRSPRC[218].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC219       MSCM.IRSPRC[219].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC220       MSCM.IRSPRC[220].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC221       MSCM.IRSPRC[221].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC222       MSCM.IRSPRC[222].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC223       MSCM.IRSPRC[223].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC224       MSCM.IRSPRC[224].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC225       MSCM.IRSPRC[225].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC226       MSCM.IRSPRC[226].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC227       MSCM.IRSPRC[227].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC228       MSCM.IRSPRC[228].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC229       MSCM.IRSPRC[229].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC230       MSCM.IRSPRC[230].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC231       MSCM.IRSPRC[231].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC232       MSCM.IRSPRC[232].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC233       MSCM.IRSPRC[233].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC234       MSCM.IRSPRC[234].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC235       MSCM.IRSPRC[235].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC236       MSCM.IRSPRC[236].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC237       MSCM.IRSPRC[237].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC238       MSCM.IRSPRC[238].R            /* Interrupt Router Shared Peripheral Routing Control */
#define MSCM_IRSPRC239       MSCM.IRSPRC[239].R            /* Interrupt Router Shared Peripheral Routing Control */

/* MU */
#define MU_0__MUB_VER        MU_0__MUB.VER.R               /* Version ID Register */
#define MU_0__MUB_PAR        MU_0__MUB.PAR.R               /* Parameter Register */
#define MU_0__MUB_CR         MU_0__MUB.CR.R                /* Control Register */
#define MU_0__MUB_SR         MU_0__MUB.SR.R                /* Status Register */
#define MU_0__MUB_CCR0       MU_0__MUB.CCR0.R              /* Core Control Register 0 */
#define MU_0__MUB_CSSR0      MU_0__MUB.CSSR0.R             /* Core Sticky Status Register 0 */
#define MU_0__MUB_FCR        MU_0__MUB.FCR.R               /* Flag Control Register */
#define MU_0__MUB_FSR        MU_0__MUB.FSR.R               /* Flag Status Register */
#define MU_0__MUB_GIER       MU_0__MUB.GIER.R              /* General Interrupt Enable Register */
#define MU_0__MUB_GCR        MU_0__MUB.GCR.R               /* General Control Register */
#define MU_0__MUB_GSR        MU_0__MUB.GSR.R               /* General Status Register */
#define MU_0__MUB_TCR        MU_0__MUB.TCR.R               /* Transmit Control Register */
#define MU_0__MUB_TSR        MU_0__MUB.TSR.R               /* Transmit Status Register */
#define MU_0__MUB_RCR        MU_0__MUB.RCR.R               /* Receive Control Register */
#define MU_0__MUB_RSR        MU_0__MUB.RSR.R               /* Receive Status Register */
#define MU_0__MUB_TR0        MU_0__MUB.TR[0].R             /* Transmit Register */
#define MU_0__MUB_TR1        MU_0__MUB.TR[1].R             /* Transmit Register */
#define MU_0__MUB_TR2        MU_0__MUB.TR[2].R             /* Transmit Register */
#define MU_0__MUB_TR3        MU_0__MUB.TR[3].R             /* Transmit Register */
#define MU_0__MUB_RR0        MU_0__MUB.RR[0].R             /* Receive Register */
#define MU_0__MUB_RR1        MU_0__MUB.RR[1].R             /* Receive Register */
#define MU_0__MUB_RR2        MU_0__MUB.RR[2].R             /* Receive Register */
#define MU_0__MUB_RR3        MU_0__MUB.RR[3].R             /* Receive Register */

#define MU_1__MUB_VER        MU_1__MUB.VER.R               /* Version ID Register */
#define MU_1__MUB_PAR        MU_1__MUB.PAR.R               /* Parameter Register */
#define MU_1__MUB_CR         MU_1__MUB.CR.R                /* Control Register */
#define MU_1__MUB_SR         MU_1__MUB.SR.R                /* Status Register */
#define MU_1__MUB_CCR0       MU_1__MUB.CCR0.R              /* Core Control Register 0 */
#define MU_1__MUB_CSSR0      MU_1__MUB.CSSR0.R             /* Core Sticky Status Register 0 */
#define MU_1__MUB_FCR        MU_1__MUB.FCR.R               /* Flag Control Register */
#define MU_1__MUB_FSR        MU_1__MUB.FSR.R               /* Flag Status Register */
#define MU_1__MUB_GIER       MU_1__MUB.GIER.R              /* General Interrupt Enable Register */
#define MU_1__MUB_GCR        MU_1__MUB.GCR.R               /* General Control Register */
#define MU_1__MUB_GSR        MU_1__MUB.GSR.R               /* General Status Register */
#define MU_1__MUB_TCR        MU_1__MUB.TCR.R               /* Transmit Control Register */
#define MU_1__MUB_TSR        MU_1__MUB.TSR.R               /* Transmit Status Register */
#define MU_1__MUB_RCR        MU_1__MUB.RCR.R               /* Receive Control Register */
#define MU_1__MUB_RSR        MU_1__MUB.RSR.R               /* Receive Status Register */
#define MU_1__MUB_TR0        MU_1__MUB.TR[0].R             /* Transmit Register */
#define MU_1__MUB_TR1        MU_1__MUB.TR[1].R             /* Transmit Register */
#define MU_1__MUB_TR2        MU_1__MUB.TR[2].R             /* Transmit Register */
#define MU_1__MUB_TR3        MU_1__MUB.TR[3].R             /* Transmit Register */
#define MU_1__MUB_RR0        MU_1__MUB.RR[0].R             /* Receive Register */
#define MU_1__MUB_RR1        MU_1__MUB.RR[1].R             /* Receive Register */
#define MU_1__MUB_RR2        MU_1__MUB.RR[2].R             /* Receive Register */
#define MU_1__MUB_RR3        MU_1__MUB.RR[3].R             /* Receive Register */

/* PFLASH */
#define PFLASH_PFCR0         PFLASH.PFCR[0].R              /* Platform Flash Memory Configuration 0 */
#define PFLASH_PFCR1         PFLASH.PFCR[1].R              /* Platform Flash Memory Configuration 1 */
#define PFLASH_PFCR2         PFLASH.PFCR[2].R              /* Platform Flash Memory Configuration 2 */
#define PFLASH_PFCR4         PFLASH.PFCR4.R                /* Platform Flash Memory Configuration 4 */
#define PFLASH_PFAPR         PFLASH.PFAPR.R                /* Platform Flash Memory Access Protection */
#define PFLASH_PFCPGM_PEADR_L PFLASH.PFCPGM_PEADR_L.R      /* Platform Flash Memory Program Erase Address Logical */
#define PFLASH_PFCPGM_PEADR_P PFLASH.PFCPGM_PEADR_P.R      /* Platform Flash Memory Program Erase Address Physical */
#define PFLASH_PFCPGM_XPEADR_L PFLASH.PFCPGM_XPEADR_L.R    /* Platform Flash Memory Express Program Erase Address Logical */
#define PFLASH_PFCPGM_XPEADR_P PFLASH.PFCPGM_XPEADR_P.R    /* Platform Flash Memory Express Program Erase Address Physical */
#define PFLASH_PFCBLK0_SPELOCK PFLASH.PFCBLK_SPELOCK[0].R  /* Block n Sector Program Erase Lock */
#define PFLASH_PFCBLK1_SPELOCK PFLASH.PFCBLK_SPELOCK[1].R  /* Block n Sector Program Erase Lock */
#define PFLASH_PFCBLK2_SPELOCK PFLASH.PFCBLK_SPELOCK[2].R  /* Block n Sector Program Erase Lock */
#define PFLASH_PFCBLKU_SPELOCK PFLASH.PFCBLKU_SPELOCK[0].R /* Block UTEST Sector Program Erase Lock */
#define PFLASH_PFCBLK0_SSPELOCK PFLASH.PFCBLK_SSPELOCK[0].R /* Block n Super Sector Program Erase Lock */
#define PFLASH_PFCBLK1_SSPELOCK PFLASH.PFCBLK_SSPELOCK[1].R /* Block n Super Sector Program Erase Lock */
#define PFLASH_PFCBLK0_SETSLOCK PFLASH.PFCBLK_SETSLOCK[0].R /* Block n Set Sector Lock */
#define PFLASH_PFCBLK1_SETSLOCK PFLASH.PFCBLK_SETSLOCK[1].R /* Block n Set Sector Lock */
#define PFLASH_PFCBLK2_SETSLOCK PFLASH.PFCBLK_SETSLOCK[2].R /* Block n Set Sector Lock */
#define PFLASH_PFCBLKU_SETSLOCK PFLASH.PFCBLKU_SETSLOCK[0].R /* Block UTEST Set Sector Lock */
#define PFLASH_PFCBLK0_SSETSLOCK PFLASH.PFCBLK_SSETSLOCK[0].R /* Block n Set Super Sector Lock */
#define PFLASH_PFCBLK1_SSETSLOCK PFLASH.PFCBLK_SSETSLOCK[1].R /* Block n Set Super Sector Lock */
#define PFLASH_PFCBLK0_LOCKMASTER_S0 PFLASH.PFCBLK_LOCKMASTER_S[0][0].R /* Block a Lock Master Sectorb */
#define PFLASH_PFCBLK0_LOCKMASTER_S1 PFLASH.PFCBLK_LOCKMASTER_S[0][1].R /* Block a Lock Master Sectorb */
#define PFLASH_PFCBLK0_LOCKMASTER_S2 PFLASH.PFCBLK_LOCKMASTER_S[0][2].R /* Block a Lock Master Sectorb */
#define PFLASH_PFCBLK0_LOCKMASTER_S3 PFLASH.PFCBLK_LOCKMASTER_S[0][3].R /* Block a Lock Master Sectorb */
#define PFLASH_PFCBLK0_LOCKMASTER_S4 PFLASH.PFCBLK_LOCKMASTER_S[0][4].R /* Block a Lock Master Sectorb */
#define PFLASH_PFCBLK0_LOCKMASTER_S5 PFLASH.PFCBLK_LOCKMASTER_S[0][5].R /* Block a Lock Master Sectorb */
#define PFLASH_PFCBLK0_LOCKMASTER_S6 PFLASH.PFCBLK_LOCKMASTER_S[0][6].R /* Block a Lock Master Sectorb */
#define PFLASH_PFCBLK0_LOCKMASTER_S7 PFLASH.PFCBLK_LOCKMASTER_S[0][7].R /* Block a Lock Master Sectorb */
#define PFLASH_PFCBLK1_LOCKMASTER_S0 PFLASH.PFCBLK_LOCKMASTER_S[1][0].R /* Block a Lock Master Sectorb */
#define PFLASH_PFCBLK1_LOCKMASTER_S1 PFLASH.PFCBLK_LOCKMASTER_S[1][1].R /* Block a Lock Master Sectorb */
#define PFLASH_PFCBLK1_LOCKMASTER_S2 PFLASH.PFCBLK_LOCKMASTER_S[1][2].R /* Block a Lock Master Sectorb */
#define PFLASH_PFCBLK1_LOCKMASTER_S3 PFLASH.PFCBLK_LOCKMASTER_S[1][3].R /* Block a Lock Master Sectorb */
#define PFLASH_PFCBLK1_LOCKMASTER_S4 PFLASH.PFCBLK_LOCKMASTER_S[1][4].R /* Block a Lock Master Sectorb */
#define PFLASH_PFCBLK1_LOCKMASTER_S5 PFLASH.PFCBLK_LOCKMASTER_S[1][5].R /* Block a Lock Master Sectorb */
#define PFLASH_PFCBLK1_LOCKMASTER_S6 PFLASH.PFCBLK_LOCKMASTER_S[1][6].R /* Block a Lock Master Sectorb */
#define PFLASH_PFCBLK1_LOCKMASTER_S7 PFLASH.PFCBLK_LOCKMASTER_S[1][7].R /* Block a Lock Master Sectorb */
#define PFLASH_PFCBLK2_LOCKMASTER_S0 PFLASH.PFCBLK_LOCKMASTER_S[2][0].R /* Block a Lock Master Sectorb */
#define PFLASH_PFCBLK2_LOCKMASTER_S1 PFLASH.PFCBLK_LOCKMASTER_S[2][1].R /* Block a Lock Master Sectorb */
#define PFLASH_PFCBLK2_LOCKMASTER_S2 PFLASH.PFCBLK_LOCKMASTER_S[2][2].R /* Block a Lock Master Sectorb */
#define PFLASH_PFCBLK2_LOCKMASTER_S3 PFLASH.PFCBLK_LOCKMASTER_S[2][3].R /* Block a Lock Master Sectorb */
#define PFLASH_PFCBLK2_LOCKMASTER_S4 PFLASH.PFCBLK_LOCKMASTER_S[2][4].R /* Block a Lock Master Sectorb */
#define PFLASH_PFCBLK2_LOCKMASTER_S5 PFLASH.PFCBLK_LOCKMASTER_S[2][5].R /* Block a Lock Master Sectorb */
#define PFLASH_PFCBLK2_LOCKMASTER_S6 PFLASH.PFCBLK_LOCKMASTER_S[2][6].R /* Block a Lock Master Sectorb */
#define PFLASH_PFCBLK2_LOCKMASTER_S7 PFLASH.PFCBLK_LOCKMASTER_S[2][7].R /* Block a Lock Master Sectorb */
#define PFLASH_PFCBLKU_LOCKMASTER_S PFLASH.PFCBLKU_LOCKMASTER_S[0].R /* Block UTEST Lock Master Sector */
#define PFLASH_PFCBLK0_LOCKMASTER_SS0 PFLASH.PFCBLKI_LOCKMASTER_SS[0].PFCBLK_LOCKMASTER_SS[0].R /* Block m Lock Master Super Sector n */
#define PFLASH_PFCBLK0_LOCKMASTER_SS1 PFLASH.PFCBLKI_LOCKMASTER_SS[0].PFCBLK_LOCKMASTER_SS[1].R /* Block m Lock Master Super Sector n */
#define PFLASH_PFCBLK0_LOCKMASTER_SS2 PFLASH.PFCBLKI_LOCKMASTER_SS[0].PFCBLK_LOCKMASTER_SS[2].R /* Block m Lock Master Super Sector n */
#define PFLASH_PFCBLK1_LOCKMASTER_SS0 PFLASH.PFCBLKI_LOCKMASTER_SS[1].PFCBLK_LOCKMASTER_SS[0].R /* Block m Lock Master Super Sector n */
#define PFLASH_PFCBLK1_LOCKMASTER_SS1 PFLASH.PFCBLKI_LOCKMASTER_SS[1].PFCBLK_LOCKMASTER_SS[1].R /* Block m Lock Master Super Sector n */
#define PFLASH_PFCBLK1_LOCKMASTER_SS2 PFLASH.PFCBLKI_LOCKMASTER_SS[1].PFCBLK_LOCKMASTER_SS[2].R /* Block m Lock Master Super Sector n */

/* PIT */
#define PIT_1_MCR            PIT_1.MCR.R                   /* PIT Module Control Register */
#define PIT_1_LDVAL0         PIT_1.TIMER[0].LDVAL.R        /* Timer Load Value Register */
#define PIT_1_CVAL0          PIT_1.TIMER[0].CVAL.R         /* Current Timer Value Register */
#define PIT_1_TCTRL0         PIT_1.TIMER[0].TCTRL.R        /* Timer Control Register */
#define PIT_1_TFLG0          PIT_1.TIMER[0].TFLG.R         /* Timer Flag Register */
#define PIT_1_LDVAL1         PIT_1.TIMER[1].LDVAL.R        /* Timer Load Value Register */
#define PIT_1_CVAL1          PIT_1.TIMER[1].CVAL.R         /* Current Timer Value Register */
#define PIT_1_TCTRL1         PIT_1.TIMER[1].TCTRL.R        /* Timer Control Register */
#define PIT_1_TFLG1          PIT_1.TIMER[1].TFLG.R         /* Timer Flag Register */
#define PIT_1_LDVAL2         PIT_1.TIMER[2].LDVAL.R        /* Timer Load Value Register */
#define PIT_1_CVAL2          PIT_1.TIMER[2].CVAL.R         /* Current Timer Value Register */
#define PIT_1_TCTRL2         PIT_1.TIMER[2].TCTRL.R        /* Timer Control Register */
#define PIT_1_TFLG2          PIT_1.TIMER[2].TFLG.R         /* Timer Flag Register */
#define PIT_1_LDVAL3         PIT_1.TIMER[3].LDVAL.R        /* Timer Load Value Register */
#define PIT_1_CVAL3          PIT_1.TIMER[3].CVAL.R         /* Current Timer Value Register */
#define PIT_1_TCTRL3         PIT_1.TIMER[3].TCTRL.R        /* Timer Control Register */
#define PIT_1_TFLG3          PIT_1.TIMER[3].TFLG.R         /* Timer Flag Register */

#define PIT_0_MCR            PIT_0.MCR.R                   /* PIT Module Control Register */
#define PIT_0_LTMR64H        PIT_0.LTMR64H.R               /* PIT Upper Lifetime Timer Register */
#define PIT_0_LTMR64L        PIT_0.LTMR64L.R               /* PIT Lower Lifetime Timer Register */
#define PIT_0_RTI_LDVAL_STAT PIT_0.RTI_LDVAL_STAT.R        /* RTI Timer Load Value Sync Status Register */
#define PIT_0_RTI_LDVAL      PIT_0.RTI_LDVAL.R             /* Timer Load Value Register */
#define PIT_0_RTI_CVAL       PIT_0.RTI_CVAL.R              /* Current Timer Value Register */
#define PIT_0_RTI_TCTRL      PIT_0.RTI_TCTRL.R             /* Timer Control Register */
#define PIT_0_RTI_TFLG       PIT_0.RTI_TFLG.R              /* Timer Flag Register */
#define PIT_0_LDVAL0         PIT_0.TIMER[0].LDVAL.R        /* Timer Load Value Register */
#define PIT_0_CVAL0          PIT_0.TIMER[0].CVAL.R         /* Current Timer Value Register */
#define PIT_0_TCTRL0         PIT_0.TIMER[0].TCTRL.R        /* Timer Control Register */
#define PIT_0_TFLG0          PIT_0.TIMER[0].TFLG.R         /* Timer Flag Register */
#define PIT_0_LDVAL1         PIT_0.TIMER[1].LDVAL.R        /* Timer Load Value Register */
#define PIT_0_CVAL1          PIT_0.TIMER[1].CVAL.R         /* Current Timer Value Register */
#define PIT_0_TCTRL1         PIT_0.TIMER[1].TCTRL.R        /* Timer Control Register */
#define PIT_0_TFLG1          PIT_0.TIMER[1].TFLG.R         /* Timer Flag Register */
#define PIT_0_LDVAL2         PIT_0.TIMER[2].LDVAL.R        /* Timer Load Value Register */
#define PIT_0_CVAL2          PIT_0.TIMER[2].CVAL.R         /* Current Timer Value Register */
#define PIT_0_TCTRL2         PIT_0.TIMER[2].TCTRL.R        /* Timer Control Register */
#define PIT_0_TFLG2          PIT_0.TIMER[2].TFLG.R         /* Timer Flag Register */
#define PIT_0_LDVAL3         PIT_0.TIMER[3].LDVAL.R        /* Timer Load Value Register */
#define PIT_0_CVAL3          PIT_0.TIMER[3].CVAL.R         /* Current Timer Value Register */
#define PIT_0_TCTRL3         PIT_0.TIMER[3].TCTRL.R        /* Timer Control Register */
#define PIT_0_TFLG3          PIT_0.TIMER[3].TFLG.R         /* Timer Flag Register */

/* PLL */
#define PLL_PLLCR            PLL.PLLCR.R                   /* PLL Control */
#define PLL_PLLSR            PLL.PLLSR.R                   /* PLL Status */
#define PLL_PLLDV            PLL.PLLDV.R                   /* PLL Divider */
#define PLL_PLLFM            PLL.PLLFM.R                   /* PLL Frequency Modulation */
#define PLL_PLLFD            PLL.PLLFD.R                   /* PLL Fractional Divider */
#define PLL_PLLCAL2          PLL.PLLCAL2.R                 /* PLL Calibration Register 2 */
#define PLL_PLLODIV_0        PLL.PLLODIV[0].R              /* PLL Output Divider */
#define PLL_PLLODIV_1        PLL.PLLODIV[1].R              /* PLL Output Divider */

/* PMC */
#define PMC_LVSC             PMC.LVSC.R                    /* Low Voltage Status and Control Register */
#define PMC_CONFIG           PMC.CONFIG.R                  /* PMC Configuration Register */
#define PMC_VERID            PMC.VERID.R                   /* Version ID register */

/* PRAMC */
#define PRAMC_0_PRCR1        PRAMC_0.PRCR1.R               /* Platform RAM Configuration register 1 */

/* RTC */
#define RTC_RTCSUPV          RTC.RTCSUPV.R                 /* RTC Supervisor control register */
#define RTC_RTCC             RTC.RTCC.R                    /* RTC Control register */
#define RTC_RTCS             RTC.RTCS.R                    /* RTC Status register */
#define RTC_RTCCNT           RTC.RTCCNT.R                  /* RTC Counter register */
#define RTC_APIVAL           RTC.APIVAL.R                  /* API Compare value register */
#define RTC_RTCVAL           RTC.RTCVAL.R                  /* RTC Compare value register */

/* SDA_AP */
#define SDA_AP_AUTHSTTS      SDA_AP.AUTHSTTS.R             /* Authentication Status */
#define SDA_AP_AUTHCTL       SDA_AP.AUTHCTL.R              /* Authentication Control */
#define SDA_AP_KEYCHAL0      SDA_AP.KEYCHAL[0].R           /* Key Challenge */
#define SDA_AP_KEYCHAL1      SDA_AP.KEYCHAL[1].R           /* Key Challenge */
#define SDA_AP_KEYCHAL2      SDA_AP.KEYCHAL[2].R           /* Key Challenge */
#define SDA_AP_KEYCHAL3      SDA_AP.KEYCHAL[3].R           /* Key Challenge */
#define SDA_AP_KEYCHAL4      SDA_AP.KEYCHAL[4].R           /* Key Challenge */
#define SDA_AP_KEYCHAL5      SDA_AP.KEYCHAL[5].R           /* Key Challenge */
#define SDA_AP_KEYCHAL6      SDA_AP.KEYCHAL[6].R           /* Key Challenge */
#define SDA_AP_KEYCHAL7      SDA_AP.KEYCHAL[7].R           /* Key Challenge */
#define SDA_AP_KEYRESP0      SDA_AP.KEYRESP[0].R           /* Key Response */
#define SDA_AP_KEYRESP1      SDA_AP.KEYRESP[1].R           /* Key Response */
#define SDA_AP_KEYRESP2      SDA_AP.KEYRESP[2].R           /* Key Response */
#define SDA_AP_KEYRESP3      SDA_AP.KEYRESP[3].R           /* Key Response */
#define SDA_AP_KEYRESP4      SDA_AP.KEYRESP[4].R           /* Key Response */
#define SDA_AP_KEYRESP5      SDA_AP.KEYRESP[5].R           /* Key Response */
#define SDA_AP_KEYRESP6      SDA_AP.KEYRESP[6].R           /* Key Response */
#define SDA_AP_KEYRESP7      SDA_AP.KEYRESP[7].R           /* Key Response */
#define SDA_AP_UID0          SDA_AP.UID0.R                 /* User Identification 0 */
#define SDA_AP_UID1          SDA_AP.UID1.R                 /* User Identification 1 */
#define SDA_AP_DBGENCTRL     SDA_AP.DBGENCTRL.R            /* Debug Enable Control */
#define SDA_AP_SDAAPRSTCTRL  SDA_AP.SDAAPRSTCTRL.R         /* Reset Control */
#define SDA_AP_SDAAPGENSTATUS0 SDA_AP.SDAAPGENSTATUS0.R    /* SDA_AP Generic Status */
#define SDA_AP_SDAAPGENCTRL0 SDA_AP.SDAAPGENCTRL0.R        /* Generic Control 0 */
#define SDA_AP_SDAAPGENSTATUS1 SDA_AP.SDAAPGENSTATUS1.R    /* SDA_AP Generic Status */
#define SDA_AP_SDAAPGENSTATUS2 SDA_AP.SDAAPGENSTATUS2.R    /* SDA_AP Generic Status */
#define SDA_AP_SDAAPGENSTATUS3 SDA_AP.SDAAPGENSTATUS3.R    /* SDA_AP Generic Status */
#define SDA_AP_SDAAPGENSTATUS4 SDA_AP.SDAAPGENSTATUS4.R    /* SDA_AP Generic Status */
#define SDA_AP_ID            SDA_AP.ID.R                   /* Identity */

/* SIRC */
#define SIRC_SR              SIRC.SR.R                     /* Status Register */
#define SIRC_MISCELLANEOUS_IN SIRC.MISCELLANEOUS_IN.R      /* Miscellaneous input */

/* SIUL2 */
#define SIUL2_MIDR1          SIUL2.MIDR1.R                 /* SIUL2 MCU ID Register #1 */
#define SIUL2_MIDR2          SIUL2.MIDR2.R                 /* SIUL2 MCU ID Register #2 */
#define SIUL2_DISR0          SIUL2.DISR0.R                 /* SIUL2 DMA/Interrupt Status Flag Register0 */
#define SIUL2_DIRER0         SIUL2.DIRER0.R                /* SIUL2 DMA/Interrupt Request Enable Register0 */
#define SIUL2_DIRSR0         SIUL2.DIRSR0.R                /* SIUL2 DMA/Interrupt Request Select Register0 */
#define SIUL2_IREER0         SIUL2.IREER0.R                /* SIUL2 Interrupt Rising-Edge Event Enable Register 0 */
#define SIUL2_IFEER0         SIUL2.IFEER0.R                /* SIUL2 Interrupt Falling-Edge Event Enable Register 0 */
#define SIUL2_IFER0          SIUL2.IFER0.R                 /* SIUL2 Interrupt Filter Enable Register 0 */
#define SIUL2_IFMCR0         SIUL2.IFMCR[0].R              /* SIUL2 Interrupt Filter Maximum Counter Register */
#define SIUL2_IFMCR1         SIUL2.IFMCR[1].R              /* SIUL2 Interrupt Filter Maximum Counter Register */
#define SIUL2_IFMCR2         SIUL2.IFMCR[2].R              /* SIUL2 Interrupt Filter Maximum Counter Register */
#define SIUL2_IFMCR3         SIUL2.IFMCR[3].R              /* SIUL2 Interrupt Filter Maximum Counter Register */
#define SIUL2_IFMCR4         SIUL2.IFMCR[4].R              /* SIUL2 Interrupt Filter Maximum Counter Register */
#define SIUL2_IFMCR5         SIUL2.IFMCR[5].R              /* SIUL2 Interrupt Filter Maximum Counter Register */
#define SIUL2_IFMCR6         SIUL2.IFMCR[6].R              /* SIUL2 Interrupt Filter Maximum Counter Register */
#define SIUL2_IFMCR7         SIUL2.IFMCR[7].R              /* SIUL2 Interrupt Filter Maximum Counter Register */
#define SIUL2_IFMCR8         SIUL2.IFMCR[8].R              /* SIUL2 Interrupt Filter Maximum Counter Register */
#define SIUL2_IFMCR9         SIUL2.IFMCR[9].R              /* SIUL2 Interrupt Filter Maximum Counter Register */
#define SIUL2_IFMCR10        SIUL2.IFMCR[10].R             /* SIUL2 Interrupt Filter Maximum Counter Register */
#define SIUL2_IFMCR11        SIUL2.IFMCR[11].R             /* SIUL2 Interrupt Filter Maximum Counter Register */
#define SIUL2_IFMCR12        SIUL2.IFMCR[12].R             /* SIUL2 Interrupt Filter Maximum Counter Register */
#define SIUL2_IFMCR13        SIUL2.IFMCR[13].R             /* SIUL2 Interrupt Filter Maximum Counter Register */
#define SIUL2_IFMCR14        SIUL2.IFMCR[14].R             /* SIUL2 Interrupt Filter Maximum Counter Register */
#define SIUL2_IFMCR15        SIUL2.IFMCR[15].R             /* SIUL2 Interrupt Filter Maximum Counter Register */
#define SIUL2_IFMCR16        SIUL2.IFMCR[16].R             /* SIUL2 Interrupt Filter Maximum Counter Register */
#define SIUL2_IFMCR17        SIUL2.IFMCR[17].R             /* SIUL2 Interrupt Filter Maximum Counter Register */
#define SIUL2_IFMCR18        SIUL2.IFMCR[18].R             /* SIUL2 Interrupt Filter Maximum Counter Register */
#define SIUL2_IFMCR19        SIUL2.IFMCR[19].R             /* SIUL2 Interrupt Filter Maximum Counter Register */
#define SIUL2_IFMCR20        SIUL2.IFMCR[20].R             /* SIUL2 Interrupt Filter Maximum Counter Register */
#define SIUL2_IFMCR21        SIUL2.IFMCR[21].R             /* SIUL2 Interrupt Filter Maximum Counter Register */
#define SIUL2_IFMCR22        SIUL2.IFMCR[22].R             /* SIUL2 Interrupt Filter Maximum Counter Register */
#define SIUL2_IFMCR23        SIUL2.IFMCR[23].R             /* SIUL2 Interrupt Filter Maximum Counter Register */
#define SIUL2_IFMCR24        SIUL2.IFMCR[24].R             /* SIUL2 Interrupt Filter Maximum Counter Register */
#define SIUL2_IFMCR25        SIUL2.IFMCR[25].R             /* SIUL2 Interrupt Filter Maximum Counter Register */
#define SIUL2_IFMCR26        SIUL2.IFMCR[26].R             /* SIUL2 Interrupt Filter Maximum Counter Register */
#define SIUL2_IFMCR27        SIUL2.IFMCR[27].R             /* SIUL2 Interrupt Filter Maximum Counter Register */
#define SIUL2_IFMCR28        SIUL2.IFMCR[28].R             /* SIUL2 Interrupt Filter Maximum Counter Register */
#define SIUL2_IFMCR29        SIUL2.IFMCR[29].R             /* SIUL2 Interrupt Filter Maximum Counter Register */
#define SIUL2_IFMCR30        SIUL2.IFMCR[30].R             /* SIUL2 Interrupt Filter Maximum Counter Register */
#define SIUL2_IFMCR31        SIUL2.IFMCR[31].R             /* SIUL2 Interrupt Filter Maximum Counter Register */
#define SIUL2_IFCPR          SIUL2.IFCPR.R                 /* SIUL2 Interrupt Filter Clock Prescaler Register */
#define SIUL2_UDR1           SIUL2.UDR1.R                  /* SIUL2 User Defined Register */
#define SIUL2_UDR0           SIUL2.UDR0.R                  /* SIUL2 User Defined Register */
#define SIUL2_UDR3           SIUL2.UDR3.R                  /* SIUL2 User Defined Register */
#define SIUL2_UDR2           SIUL2.UDR2.R                  /* SIUL2 User Defined Register */
#define SIUL2_UDR5           SIUL2.UDR5.R                  /* SIUL2 User Defined Register */
#define SIUL2_UDR4           SIUL2.UDR4.R                  /* SIUL2 User Defined Register */
#define SIUL2_UDR7           SIUL2.UDR7.R                  /* SIUL2 User Defined Register */
#define SIUL2_UDR6           SIUL2.UDR6.R                  /* SIUL2 User Defined Register */
#define SIUL2_MIDR3          SIUL2.MIDR3.R                 /* SIUL2 MCU ID Register #3 */
#define SIUL2_MIDR4          SIUL2.MIDR4.R                 /* SIUL2 MCU ID Register #4 */
#define SIUL2_MSCR0          SIUL2.MSCR[0].R               /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR1          SIUL2.MSCR[1].R               /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR2          SIUL2.MSCR[2].R               /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR3          SIUL2.MSCR[3].R               /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR4          SIUL2.MSCR[4].R               /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR5          SIUL2.MSCR[5].R               /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR6          SIUL2.MSCR[6].R               /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR7          SIUL2.MSCR[7].R               /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR8          SIUL2.MSCR[8].R               /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR9          SIUL2.MSCR[9].R               /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR10         SIUL2.MSCR[10].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR11         SIUL2.MSCR[11].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR12         SIUL2.MSCR[12].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR13         SIUL2.MSCR[13].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR14         SIUL2.MSCR[14].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR15         SIUL2.MSCR[15].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR16         SIUL2.MSCR[16].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR17         SIUL2.MSCR[17].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR18         SIUL2.MSCR[18].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR19         SIUL2.MSCR[19].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR20         SIUL2.MSCR[20].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR21         SIUL2.MSCR[21].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR24         SIUL2.MSCR[24].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR25         SIUL2.MSCR[25].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR26         SIUL2.MSCR[26].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR27         SIUL2.MSCR[27].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR28         SIUL2.MSCR[28].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR29         SIUL2.MSCR[29].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR30         SIUL2.MSCR[30].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR31         SIUL2.MSCR[31].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR32         SIUL2.MSCR[32].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR33         SIUL2.MSCR[33].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR34         SIUL2.MSCR[34].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR35         SIUL2.MSCR[35].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR36         SIUL2.MSCR[36].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR37         SIUL2.MSCR[37].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR40         SIUL2.MSCR[40].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR41         SIUL2.MSCR[41].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR42         SIUL2.MSCR[42].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR43         SIUL2.MSCR[43].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR44         SIUL2.MSCR[44].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR45         SIUL2.MSCR[45].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR46         SIUL2.MSCR[46].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR47         SIUL2.MSCR[47].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR48         SIUL2.MSCR[48].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR49         SIUL2.MSCR[49].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR50         SIUL2.MSCR[50].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR51         SIUL2.MSCR[51].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR52         SIUL2.MSCR[52].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR53         SIUL2.MSCR[53].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR54         SIUL2.MSCR[54].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR55         SIUL2.MSCR[55].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR56         SIUL2.MSCR[56].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR57         SIUL2.MSCR[57].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR58         SIUL2.MSCR[58].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR59         SIUL2.MSCR[59].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR60         SIUL2.MSCR[60].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR61         SIUL2.MSCR[61].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR62         SIUL2.MSCR[62].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR64         SIUL2.MSCR[64].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR65         SIUL2.MSCR[65].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR66         SIUL2.MSCR[66].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR67         SIUL2.MSCR[67].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR68         SIUL2.MSCR[68].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR69         SIUL2.MSCR[69].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR70         SIUL2.MSCR[70].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR71         SIUL2.MSCR[71].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR72         SIUL2.MSCR[72].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR73         SIUL2.MSCR[73].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR74         SIUL2.MSCR[74].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR75         SIUL2.MSCR[75].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR76         SIUL2.MSCR[76].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR77         SIUL2.MSCR[77].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR78         SIUL2.MSCR[78].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR79         SIUL2.MSCR[79].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR80         SIUL2.MSCR[80].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR81         SIUL2.MSCR[81].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR82         SIUL2.MSCR[82].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR83         SIUL2.MSCR[83].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR84         SIUL2.MSCR[84].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR85         SIUL2.MSCR[85].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR87         SIUL2.MSCR[87].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR88         SIUL2.MSCR[88].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR89         SIUL2.MSCR[89].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR90         SIUL2.MSCR[90].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR91         SIUL2.MSCR[91].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR92         SIUL2.MSCR[92].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR93         SIUL2.MSCR[93].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR94         SIUL2.MSCR[94].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR95         SIUL2.MSCR[95].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR96         SIUL2.MSCR[96].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR97         SIUL2.MSCR[97].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR98         SIUL2.MSCR[98].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR99         SIUL2.MSCR[99].R              /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR100        SIUL2.MSCR[100].R             /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR101        SIUL2.MSCR[101].R             /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR102        SIUL2.MSCR[102].R             /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR103        SIUL2.MSCR[103].R             /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR104        SIUL2.MSCR[104].R             /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR105        SIUL2.MSCR[105].R             /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR106        SIUL2.MSCR[106].R             /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR107        SIUL2.MSCR[107].R             /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR108        SIUL2.MSCR[108].R             /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR109        SIUL2.MSCR[109].R             /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR110        SIUL2.MSCR[110].R             /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR111        SIUL2.MSCR[111].R             /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR112        SIUL2.MSCR[112].R             /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR113        SIUL2.MSCR[113].R             /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR114        SIUL2.MSCR[114].R             /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR116        SIUL2.MSCR[116].R             /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR117        SIUL2.MSCR[117].R             /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR118        SIUL2.MSCR[118].R             /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR119        SIUL2.MSCR[119].R             /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR120        SIUL2.MSCR[120].R             /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR122        SIUL2.MSCR[122].R             /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR123        SIUL2.MSCR[123].R             /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR124        SIUL2.MSCR[124].R             /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR125        SIUL2.MSCR[125].R             /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR126        SIUL2.MSCR[126].R             /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR127        SIUL2.MSCR[127].R             /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR128        SIUL2.MSCR[128].R             /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR129        SIUL2.MSCR[129].R             /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR130        SIUL2.MSCR[130].R             /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR131        SIUL2.MSCR[131].R             /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR132        SIUL2.MSCR[132].R             /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR133        SIUL2.MSCR[133].R             /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR134        SIUL2.MSCR[134].R             /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR135        SIUL2.MSCR[135].R             /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR136        SIUL2.MSCR[136].R             /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR137        SIUL2.MSCR[137].R             /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR138        SIUL2.MSCR[138].R             /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR139        SIUL2.MSCR[139].R             /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR140        SIUL2.MSCR[140].R             /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR141        SIUL2.MSCR[141].R             /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR142        SIUL2.MSCR[142].R             /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR143        SIUL2.MSCR[143].R             /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR144        SIUL2.MSCR[144].R             /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR145        SIUL2.MSCR[145].R             /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR146        SIUL2.MSCR[146].R             /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR147        SIUL2.MSCR[147].R             /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR149        SIUL2.MSCR[149].R             /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR150        SIUL2.MSCR[150].R             /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR151        SIUL2.MSCR[151].R             /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR152        SIUL2.MSCR[152].R             /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR153        SIUL2.MSCR[153].R             /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_MSCR154        SIUL2.MSCR[154].R             /* SIUL2 Multiplexed Signal Configuration Register */
#define SIUL2_IMCR0          SIUL2.IMCR[0].R               /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR1          SIUL2.IMCR[1].R               /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR2          SIUL2.IMCR[2].R               /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR3          SIUL2.IMCR[3].R               /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR4          SIUL2.IMCR[4].R               /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR5          SIUL2.IMCR[5].R               /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR16         SIUL2.IMCR[16].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR17         SIUL2.IMCR[17].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR18         SIUL2.IMCR[18].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR19         SIUL2.IMCR[19].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR20         SIUL2.IMCR[20].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR21         SIUL2.IMCR[21].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR22         SIUL2.IMCR[22].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR23         SIUL2.IMCR[23].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR24         SIUL2.IMCR[24].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR25         SIUL2.IMCR[25].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR26         SIUL2.IMCR[26].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR27         SIUL2.IMCR[27].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR28         SIUL2.IMCR[28].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR29         SIUL2.IMCR[29].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR30         SIUL2.IMCR[30].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR31         SIUL2.IMCR[31].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR32         SIUL2.IMCR[32].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR33         SIUL2.IMCR[33].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR34         SIUL2.IMCR[34].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR35         SIUL2.IMCR[35].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR36         SIUL2.IMCR[36].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR37         SIUL2.IMCR[37].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR38         SIUL2.IMCR[38].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR39         SIUL2.IMCR[39].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR40         SIUL2.IMCR[40].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR41         SIUL2.IMCR[41].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR42         SIUL2.IMCR[42].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR43         SIUL2.IMCR[43].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR44         SIUL2.IMCR[44].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR45         SIUL2.IMCR[45].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR46         SIUL2.IMCR[46].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR47         SIUL2.IMCR[47].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR48         SIUL2.IMCR[48].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR49         SIUL2.IMCR[49].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR50         SIUL2.IMCR[50].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR51         SIUL2.IMCR[51].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR52         SIUL2.IMCR[52].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR53         SIUL2.IMCR[53].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR54         SIUL2.IMCR[54].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR55         SIUL2.IMCR[55].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR56         SIUL2.IMCR[56].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR57         SIUL2.IMCR[57].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR58         SIUL2.IMCR[58].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR59         SIUL2.IMCR[59].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR60         SIUL2.IMCR[60].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR61         SIUL2.IMCR[61].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR62         SIUL2.IMCR[62].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR63         SIUL2.IMCR[63].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR64         SIUL2.IMCR[64].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR65         SIUL2.IMCR[65].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR66         SIUL2.IMCR[66].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR67         SIUL2.IMCR[67].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR68         SIUL2.IMCR[68].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR69         SIUL2.IMCR[69].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR70         SIUL2.IMCR[70].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR71         SIUL2.IMCR[71].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR80         SIUL2.IMCR[80].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR81         SIUL2.IMCR[81].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR82         SIUL2.IMCR[82].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR83         SIUL2.IMCR[83].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR84         SIUL2.IMCR[84].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR85         SIUL2.IMCR[85].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR86         SIUL2.IMCR[86].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR87         SIUL2.IMCR[87].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR88         SIUL2.IMCR[88].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR89         SIUL2.IMCR[89].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR90         SIUL2.IMCR[90].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR91         SIUL2.IMCR[91].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR92         SIUL2.IMCR[92].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR93         SIUL2.IMCR[93].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR94         SIUL2.IMCR[94].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR95         SIUL2.IMCR[95].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR96         SIUL2.IMCR[96].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR97         SIUL2.IMCR[97].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR98         SIUL2.IMCR[98].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR99         SIUL2.IMCR[99].R              /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR100        SIUL2.IMCR[100].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR101        SIUL2.IMCR[101].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR102        SIUL2.IMCR[102].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR103        SIUL2.IMCR[103].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR148        SIUL2.IMCR[148].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR149        SIUL2.IMCR[149].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR152        SIUL2.IMCR[152].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR153        SIUL2.IMCR[153].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR154        SIUL2.IMCR[154].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR155        SIUL2.IMCR[155].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR156        SIUL2.IMCR[156].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR157        SIUL2.IMCR[157].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR158        SIUL2.IMCR[158].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR159        SIUL2.IMCR[159].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR160        SIUL2.IMCR[160].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR161        SIUL2.IMCR[161].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR162        SIUL2.IMCR[162].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR163        SIUL2.IMCR[163].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR164        SIUL2.IMCR[164].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR165        SIUL2.IMCR[165].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR166        SIUL2.IMCR[166].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR167        SIUL2.IMCR[167].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR168        SIUL2.IMCR[168].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR169        SIUL2.IMCR[169].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR170        SIUL2.IMCR[170].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR171        SIUL2.IMCR[171].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR172        SIUL2.IMCR[172].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR173        SIUL2.IMCR[173].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR174        SIUL2.IMCR[174].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR175        SIUL2.IMCR[175].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR176        SIUL2.IMCR[176].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR177        SIUL2.IMCR[177].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR178        SIUL2.IMCR[178].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR179        SIUL2.IMCR[179].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR180        SIUL2.IMCR[180].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR181        SIUL2.IMCR[181].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR182        SIUL2.IMCR[182].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR183        SIUL2.IMCR[183].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR184        SIUL2.IMCR[184].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR185        SIUL2.IMCR[185].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR186        SIUL2.IMCR[186].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR187        SIUL2.IMCR[187].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR188        SIUL2.IMCR[188].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR189        SIUL2.IMCR[189].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR190        SIUL2.IMCR[190].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR191        SIUL2.IMCR[191].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR192        SIUL2.IMCR[192].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR193        SIUL2.IMCR[193].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR194        SIUL2.IMCR[194].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR211        SIUL2.IMCR[211].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR212        SIUL2.IMCR[212].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR213        SIUL2.IMCR[213].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR214        SIUL2.IMCR[214].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR215        SIUL2.IMCR[215].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR216        SIUL2.IMCR[216].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR217        SIUL2.IMCR[217].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR218        SIUL2.IMCR[218].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR219        SIUL2.IMCR[219].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR220        SIUL2.IMCR[220].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR221        SIUL2.IMCR[221].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR222        SIUL2.IMCR[222].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR223        SIUL2.IMCR[223].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR224        SIUL2.IMCR[224].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR225        SIUL2.IMCR[225].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR226        SIUL2.IMCR[226].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR227        SIUL2.IMCR[227].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR228        SIUL2.IMCR[228].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR229        SIUL2.IMCR[229].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR230        SIUL2.IMCR[230].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR231        SIUL2.IMCR[231].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR232        SIUL2.IMCR[232].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR233        SIUL2.IMCR[233].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR234        SIUL2.IMCR[234].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR235        SIUL2.IMCR[235].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR236        SIUL2.IMCR[236].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR237        SIUL2.IMCR[237].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR238        SIUL2.IMCR[238].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR239        SIUL2.IMCR[239].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR240        SIUL2.IMCR[240].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR241        SIUL2.IMCR[241].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR242        SIUL2.IMCR[242].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR243        SIUL2.IMCR[243].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR244        SIUL2.IMCR[244].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR245        SIUL2.IMCR[245].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR246        SIUL2.IMCR[246].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR247        SIUL2.IMCR[247].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR248        SIUL2.IMCR[248].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR249        SIUL2.IMCR[249].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR250        SIUL2.IMCR[250].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR251        SIUL2.IMCR[251].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR252        SIUL2.IMCR[252].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR253        SIUL2.IMCR[253].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR254        SIUL2.IMCR[254].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR343        SIUL2.IMCR[343].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR344        SIUL2.IMCR[344].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR345        SIUL2.IMCR[345].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR346        SIUL2.IMCR[346].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR347        SIUL2.IMCR[347].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR348        SIUL2.IMCR[348].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR349        SIUL2.IMCR[349].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR350        SIUL2.IMCR[350].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR351        SIUL2.IMCR[351].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR352        SIUL2.IMCR[352].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR353        SIUL2.IMCR[353].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR354        SIUL2.IMCR[354].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR355        SIUL2.IMCR[355].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR356        SIUL2.IMCR[356].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR357        SIUL2.IMCR[357].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR358        SIUL2.IMCR[358].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR359        SIUL2.IMCR[359].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR360        SIUL2.IMCR[360].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR361        SIUL2.IMCR[361].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR362        SIUL2.IMCR[362].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR363        SIUL2.IMCR[363].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR364        SIUL2.IMCR[364].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR365        SIUL2.IMCR[365].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR366        SIUL2.IMCR[366].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR367        SIUL2.IMCR[367].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR368        SIUL2.IMCR[368].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR369        SIUL2.IMCR[369].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR370        SIUL2.IMCR[370].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR371        SIUL2.IMCR[371].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR372        SIUL2.IMCR[372].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR379        SIUL2.IMCR[379].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR380        SIUL2.IMCR[380].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR381        SIUL2.IMCR[381].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR382        SIUL2.IMCR[382].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR383        SIUL2.IMCR[383].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR384        SIUL2.IMCR[384].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR385        SIUL2.IMCR[385].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR399        SIUL2.IMCR[399].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR400        SIUL2.IMCR[400].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR401        SIUL2.IMCR[401].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR402        SIUL2.IMCR[402].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR403        SIUL2.IMCR[403].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR404        SIUL2.IMCR[404].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR405        SIUL2.IMCR[405].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR406        SIUL2.IMCR[406].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR407        SIUL2.IMCR[407].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_IMCR408        SIUL2.IMCR[408].R             /* SIUL2 Input Multiplexed Signal Configuration Register */
#define SIUL2_GPDO3          SIUL2.GPDO3.R                 /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO2          SIUL2.GPDO2.R                 /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO1          SIUL2.GPDO1.R                 /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO0          SIUL2.GPDO0.R                 /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO7          SIUL2.GPDO7.R                 /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO6          SIUL2.GPDO6.R                 /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO5          SIUL2.GPDO5.R                 /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO4          SIUL2.GPDO4.R                 /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO11         SIUL2.GPDO11.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO10         SIUL2.GPDO10.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO9          SIUL2.GPDO9.R                 /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO8          SIUL2.GPDO8.R                 /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO15         SIUL2.GPDO15.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO14         SIUL2.GPDO14.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO13         SIUL2.GPDO13.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO12         SIUL2.GPDO12.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO19         SIUL2.GPDO19.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO18         SIUL2.GPDO18.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO17         SIUL2.GPDO17.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO16         SIUL2.GPDO16.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO21         SIUL2.GPDO21.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO20         SIUL2.GPDO20.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO27         SIUL2.GPDO27.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO26         SIUL2.GPDO26.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO25         SIUL2.GPDO25.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO24         SIUL2.GPDO24.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO31         SIUL2.GPDO31.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO30         SIUL2.GPDO30.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO29         SIUL2.GPDO29.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO28         SIUL2.GPDO28.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO35         SIUL2.GPDO35.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO34         SIUL2.GPDO34.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO33         SIUL2.GPDO33.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO32         SIUL2.GPDO32.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO37         SIUL2.GPDO37.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO36         SIUL2.GPDO36.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO43         SIUL2.GPDO43.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO42         SIUL2.GPDO42.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO41         SIUL2.GPDO41.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO40         SIUL2.GPDO40.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO47         SIUL2.GPDO47.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO46         SIUL2.GPDO46.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO45         SIUL2.GPDO45.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO44         SIUL2.GPDO44.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO51         SIUL2.GPDO51.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO50         SIUL2.GPDO50.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO49         SIUL2.GPDO49.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO48         SIUL2.GPDO48.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO55         SIUL2.GPDO55.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO54         SIUL2.GPDO54.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO53         SIUL2.GPDO53.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO52         SIUL2.GPDO52.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO59         SIUL2.GPDO59.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO58         SIUL2.GPDO58.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO57         SIUL2.GPDO57.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO56         SIUL2.GPDO56.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO62         SIUL2.GPDO62.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO61         SIUL2.GPDO61.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO60         SIUL2.GPDO60.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO67         SIUL2.GPDO67.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO66         SIUL2.GPDO66.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO65         SIUL2.GPDO65.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO64         SIUL2.GPDO64.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO71         SIUL2.GPDO71.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO70         SIUL2.GPDO70.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO69         SIUL2.GPDO69.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO68         SIUL2.GPDO68.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO75         SIUL2.GPDO75.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO74         SIUL2.GPDO74.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO73         SIUL2.GPDO73.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO72         SIUL2.GPDO72.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO79         SIUL2.GPDO79.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO78         SIUL2.GPDO78.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO77         SIUL2.GPDO77.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO76         SIUL2.GPDO76.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO83         SIUL2.GPDO83.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO82         SIUL2.GPDO82.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO81         SIUL2.GPDO81.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO80         SIUL2.GPDO80.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO87         SIUL2.GPDO87.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO85         SIUL2.GPDO85.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO84         SIUL2.GPDO84.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO91         SIUL2.GPDO91.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO90         SIUL2.GPDO90.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO89         SIUL2.GPDO89.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO88         SIUL2.GPDO88.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO95         SIUL2.GPDO95.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO94         SIUL2.GPDO94.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO93         SIUL2.GPDO93.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO92         SIUL2.GPDO92.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO99         SIUL2.GPDO99.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO98         SIUL2.GPDO98.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO97         SIUL2.GPDO97.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO96         SIUL2.GPDO96.R                /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO103        SIUL2.GPDO103.R               /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO102        SIUL2.GPDO102.R               /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO101        SIUL2.GPDO101.R               /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO100        SIUL2.GPDO100.R               /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO107        SIUL2.GPDO107.R               /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO106        SIUL2.GPDO106.R               /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO105        SIUL2.GPDO105.R               /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO104        SIUL2.GPDO104.R               /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO111        SIUL2.GPDO111.R               /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO110        SIUL2.GPDO110.R               /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO109        SIUL2.GPDO109.R               /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO108        SIUL2.GPDO108.R               /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO114        SIUL2.GPDO114.R               /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO113        SIUL2.GPDO113.R               /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO112        SIUL2.GPDO112.R               /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO119        SIUL2.GPDO119.R               /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO118        SIUL2.GPDO118.R               /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO117        SIUL2.GPDO117.R               /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO116        SIUL2.GPDO116.R               /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO123        SIUL2.GPDO123.R               /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO122        SIUL2.GPDO122.R               /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO120        SIUL2.GPDO120.R               /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO127        SIUL2.GPDO127.R               /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO126        SIUL2.GPDO126.R               /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO125        SIUL2.GPDO125.R               /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO124        SIUL2.GPDO124.R               /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO131        SIUL2.GPDO131.R               /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO130        SIUL2.GPDO130.R               /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO129        SIUL2.GPDO129.R               /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO128        SIUL2.GPDO128.R               /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO135        SIUL2.GPDO135.R               /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO134        SIUL2.GPDO134.R               /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO133        SIUL2.GPDO133.R               /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO132        SIUL2.GPDO132.R               /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO139        SIUL2.GPDO139.R               /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO138        SIUL2.GPDO138.R               /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO137        SIUL2.GPDO137.R               /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO136        SIUL2.GPDO136.R               /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO143        SIUL2.GPDO143.R               /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO142        SIUL2.GPDO142.R               /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO141        SIUL2.GPDO141.R               /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO140        SIUL2.GPDO140.R               /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO147        SIUL2.GPDO147.R               /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO146        SIUL2.GPDO146.R               /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO145        SIUL2.GPDO145.R               /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO144        SIUL2.GPDO144.R               /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO151        SIUL2.GPDO151.R               /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO150        SIUL2.GPDO150.R               /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO149        SIUL2.GPDO149.R               /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO154        SIUL2.GPDO154.R               /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO153        SIUL2.GPDO153.R               /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDO152        SIUL2.GPDO152.R               /* SIUL2 GPIO Pad Data Output Register */
#define SIUL2_GPDI3          SIUL2.GPDI3.R                 /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI2          SIUL2.GPDI2.R                 /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI1          SIUL2.GPDI1.R                 /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI0          SIUL2.GPDI0.R                 /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI7          SIUL2.GPDI7.R                 /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI6          SIUL2.GPDI6.R                 /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI5          SIUL2.GPDI5.R                 /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI4          SIUL2.GPDI4.R                 /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI11         SIUL2.GPDI11.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI10         SIUL2.GPDI10.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI9          SIUL2.GPDI9.R                 /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI8          SIUL2.GPDI8.R                 /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI15         SIUL2.GPDI15.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI14         SIUL2.GPDI14.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI13         SIUL2.GPDI13.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI12         SIUL2.GPDI12.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI19         SIUL2.GPDI19.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI18         SIUL2.GPDI18.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI17         SIUL2.GPDI17.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI16         SIUL2.GPDI16.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI21         SIUL2.GPDI21.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI20         SIUL2.GPDI20.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI27         SIUL2.GPDI27.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI26         SIUL2.GPDI26.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI25         SIUL2.GPDI25.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI24         SIUL2.GPDI24.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI31         SIUL2.GPDI31.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI30         SIUL2.GPDI30.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI29         SIUL2.GPDI29.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI28         SIUL2.GPDI28.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI35         SIUL2.GPDI35.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI34         SIUL2.GPDI34.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI33         SIUL2.GPDI33.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI32         SIUL2.GPDI32.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI37         SIUL2.GPDI37.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI36         SIUL2.GPDI36.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI43         SIUL2.GPDI43.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI42         SIUL2.GPDI42.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI41         SIUL2.GPDI41.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI40         SIUL2.GPDI40.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI47         SIUL2.GPDI47.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI46         SIUL2.GPDI46.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI45         SIUL2.GPDI45.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI44         SIUL2.GPDI44.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI51         SIUL2.GPDI51.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI50         SIUL2.GPDI50.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI49         SIUL2.GPDI49.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI48         SIUL2.GPDI48.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI55         SIUL2.GPDI55.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI54         SIUL2.GPDI54.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI53         SIUL2.GPDI53.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI52         SIUL2.GPDI52.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI59         SIUL2.GPDI59.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI58         SIUL2.GPDI58.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI57         SIUL2.GPDI57.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI56         SIUL2.GPDI56.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI62         SIUL2.GPDI62.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI61         SIUL2.GPDI61.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI60         SIUL2.GPDI60.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI67         SIUL2.GPDI67.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI66         SIUL2.GPDI66.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI65         SIUL2.GPDI65.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI64         SIUL2.GPDI64.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI71         SIUL2.GPDI71.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI70         SIUL2.GPDI70.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI69         SIUL2.GPDI69.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI68         SIUL2.GPDI68.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI75         SIUL2.GPDI75.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI74         SIUL2.GPDI74.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI73         SIUL2.GPDI73.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI72         SIUL2.GPDI72.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI79         SIUL2.GPDI79.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI78         SIUL2.GPDI78.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI77         SIUL2.GPDI77.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI76         SIUL2.GPDI76.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI83         SIUL2.GPDI83.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI82         SIUL2.GPDI82.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI81         SIUL2.GPDI81.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI80         SIUL2.GPDI80.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI87         SIUL2.GPDI87.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI85         SIUL2.GPDI85.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI84         SIUL2.GPDI84.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI91         SIUL2.GPDI91.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI90         SIUL2.GPDI90.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI89         SIUL2.GPDI89.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI88         SIUL2.GPDI88.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI95         SIUL2.GPDI95.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI94         SIUL2.GPDI94.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI93         SIUL2.GPDI93.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI92         SIUL2.GPDI92.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI99         SIUL2.GPDI99.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI98         SIUL2.GPDI98.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI97         SIUL2.GPDI97.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI96         SIUL2.GPDI96.R                /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI103        SIUL2.GPDI103.R               /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI102        SIUL2.GPDI102.R               /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI101        SIUL2.GPDI101.R               /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI100        SIUL2.GPDI100.R               /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI107        SIUL2.GPDI107.R               /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI106        SIUL2.GPDI106.R               /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI105        SIUL2.GPDI105.R               /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI104        SIUL2.GPDI104.R               /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI111        SIUL2.GPDI111.R               /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI110        SIUL2.GPDI110.R               /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI109        SIUL2.GPDI109.R               /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI108        SIUL2.GPDI108.R               /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI114        SIUL2.GPDI114.R               /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI113        SIUL2.GPDI113.R               /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI112        SIUL2.GPDI112.R               /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI119        SIUL2.GPDI119.R               /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI118        SIUL2.GPDI118.R               /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI117        SIUL2.GPDI117.R               /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI116        SIUL2.GPDI116.R               /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI123        SIUL2.GPDI123.R               /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI122        SIUL2.GPDI122.R               /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI120        SIUL2.GPDI120.R               /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI127        SIUL2.GPDI127.R               /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI126        SIUL2.GPDI126.R               /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI125        SIUL2.GPDI125.R               /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI124        SIUL2.GPDI124.R               /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI131        SIUL2.GPDI131.R               /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI130        SIUL2.GPDI130.R               /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI129        SIUL2.GPDI129.R               /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI128        SIUL2.GPDI128.R               /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI135        SIUL2.GPDI135.R               /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI134        SIUL2.GPDI134.R               /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI133        SIUL2.GPDI133.R               /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI132        SIUL2.GPDI132.R               /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI139        SIUL2.GPDI139.R               /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI138        SIUL2.GPDI138.R               /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI137        SIUL2.GPDI137.R               /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI136        SIUL2.GPDI136.R               /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI143        SIUL2.GPDI143.R               /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI142        SIUL2.GPDI142.R               /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI141        SIUL2.GPDI141.R               /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI140        SIUL2.GPDI140.R               /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI147        SIUL2.GPDI147.R               /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI146        SIUL2.GPDI146.R               /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI145        SIUL2.GPDI145.R               /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI144        SIUL2.GPDI144.R               /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI151        SIUL2.GPDI151.R               /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI150        SIUL2.GPDI150.R               /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI149        SIUL2.GPDI149.R               /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI154        SIUL2.GPDI154.R               /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI153        SIUL2.GPDI153.R               /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_GPDI152        SIUL2.GPDI152.R               /* SIUL2 GPIO Pad Data Input Register */
#define SIUL2_PGPDO1         SIUL2.PGPDO1.R                /* SIUL2 Parallel GPIO Pad Data Out Register */
#define SIUL2_PGPDO0         SIUL2.PGPDO0.R                /* SIUL2 Parallel GPIO Pad Data Out Register */
#define SIUL2_PGPDO3         SIUL2.PGPDO3.R                /* SIUL2 Parallel GPIO Pad Data Out Register */
#define SIUL2_PGPDO2         SIUL2.PGPDO2.R                /* SIUL2 Parallel GPIO Pad Data Out Register */
#define SIUL2_PGPDO5         SIUL2.PGPDO5.R                /* SIUL2 Parallel GPIO Pad Data Out Register */
#define SIUL2_PGPDO4         SIUL2.PGPDO4.R                /* SIUL2 Parallel GPIO Pad Data Out Register */
#define SIUL2_PGPDO7         SIUL2.PGPDO7.R                /* SIUL2 Parallel GPIO Pad Data Out Register */
#define SIUL2_PGPDO6         SIUL2.PGPDO6.R                /* SIUL2 Parallel GPIO Pad Data Out Register */
#define SIUL2_PGPDO9         SIUL2.PGPDO9.R                /* SIUL2 Parallel GPIO Pad Data Out Register */
#define SIUL2_PGPDO8         SIUL2.PGPDO8.R                /* SIUL2 Parallel GPIO Pad Data Out Register */
#define SIUL2_PGPDI1         SIUL2.PGPDI1.R                /* SIUL2 Parallel GPIO Pad Data In Register */
#define SIUL2_PGPDI0         SIUL2.PGPDI0.R                /* SIUL2 Parallel GPIO Pad Data In Register */
#define SIUL2_PGPDI3         SIUL2.PGPDI3.R                /* SIUL2 Parallel GPIO Pad Data In Register */
#define SIUL2_PGPDI2         SIUL2.PGPDI2.R                /* SIUL2 Parallel GPIO Pad Data In Register */
#define SIUL2_PGPDI5         SIUL2.PGPDI5.R                /* SIUL2 Parallel GPIO Pad Data In Register */
#define SIUL2_PGPDI4         SIUL2.PGPDI4.R                /* SIUL2 Parallel GPIO Pad Data In Register */
#define SIUL2_PGPDI7         SIUL2.PGPDI7.R                /* SIUL2 Parallel GPIO Pad Data In Register */
#define SIUL2_PGPDI6         SIUL2.PGPDI6.R                /* SIUL2 Parallel GPIO Pad Data In Register */
#define SIUL2_PGPDI9         SIUL2.PGPDI9.R                /* SIUL2 Parallel GPIO Pad Data In Register */
#define SIUL2_PGPDI8         SIUL2.PGPDI8.R                /* SIUL2 Parallel GPIO Pad Data In Register */
#define SIUL2_MPGPDO0        SIUL2.MPGPDO[0].R             /* SIUL2 Masked Parallel GPIO Pad Data Out Register */
#define SIUL2_MPGPDO1        SIUL2.MPGPDO[1].R             /* SIUL2 Masked Parallel GPIO Pad Data Out Register */
#define SIUL2_MPGPDO2        SIUL2.MPGPDO[2].R             /* SIUL2 Masked Parallel GPIO Pad Data Out Register */
#define SIUL2_MPGPDO3        SIUL2.MPGPDO[3].R             /* SIUL2 Masked Parallel GPIO Pad Data Out Register */
#define SIUL2_MPGPDO4        SIUL2.MPGPDO[4].R             /* SIUL2 Masked Parallel GPIO Pad Data Out Register */
#define SIUL2_MPGPDO5        SIUL2.MPGPDO[5].R             /* SIUL2 Masked Parallel GPIO Pad Data Out Register */
#define SIUL2_MPGPDO6        SIUL2.MPGPDO[6].R             /* SIUL2 Masked Parallel GPIO Pad Data Out Register */
#define SIUL2_MPGPDO7        SIUL2.MPGPDO[7].R             /* SIUL2 Masked Parallel GPIO Pad Data Out Register */
#define SIUL2_MPGPDO8        SIUL2.MPGPDO[8].R             /* SIUL2 Masked Parallel GPIO Pad Data Out Register */
#define SIUL2_MPGPDO9        SIUL2.MPGPDO[9].R             /* SIUL2 Masked Parallel GPIO Pad Data Out Register */

/* STCU */
#define STCU_RUNSW           STCU.RUNSW.R                  /* STCU2 Run Software */
#define STCU_SKC             STCU.SKC.R                    /* STCU2 SK Code */
#define STCU_CFG             STCU.CFG.R                    /* STCU2 Configuration */
#define STCU_WDG             STCU.WDG.R                    /* STCU2 Watchdog Granularity */
#define STCU_ERR_STAT        STCU.ERR_STAT.R               /* STCU2 Error */
#define STCU_ERR_FM          STCU.ERR_FM.R                 /* STCU2 Error FM */
#define STCU_LBSSW0          STCU.LBSSW0.R                 /* STCU2 Online LBIST Status */
#define STCU_LBESW0          STCU.LBESW0.R                 /* STCU2 Online LBIST End Flag */
#define STCU_LBRMSW0         STCU.LBRMSW0.R                /* STCU2 Online LBIST Reset Management */
#define STCU_LBUFM0          STCU.LBUFM0.R                 /* STCU2 Online LBIST Unrecoverable FM */
#define STCU_MBSSW0          STCU.MBSSW0.R                 /* STCU2 Online MBIST Status */
#define STCU_MBESW0          STCU.MBESW0.R                 /* STCU2 Online MBIST End Flag */
#define STCU_MBUFM0          STCU.MBUFM0.R                 /* STCU2 MBIST Unrecoverable FM */
#define STCU_LB_CTRL0        STCU.LB[0].CTRL.R             /* STCU2 LBIST Control */
#define STCU_LB_PCS0         STCU.LB[0].PCS.R              /* STCU2 LBIST PC Stop */
#define STCU_LB_MISRELSW0    STCU.LB[0].MISRELSW.R         /* STCU2 Online LBIST MISR Expected Low */
#define STCU_LB_MISREHSW0    STCU.LB[0].MISREHSW.R         /* STCU2 Online LBIST MISR Expected High */
#define STCU_LB_MISRRLSW0    STCU.LB[0].MISRRLSW.R         /* STCU2 Online LBIST MISR Read Low */
#define STCU_LB_MISRRHSW0    STCU.LB[0].MISRRHSW.R         /* STCU2 Online LBIST MISR Read High */
#define STCU_ALGOSEL         STCU.ALGOSEL.R                /* STCU2 Algorithm Select */
#define STCU_STGGR           STCU.STGGR.R                  /* STCU2 MBIST Stagger */
#define STCU_BSTART          STCU.BSTART.R                 /* STCU2 BIST Start */
#define STCU_MB_CTRL0        STCU.MB_CTRL[0].R             /* STCU2 MBIST Control */
#define STCU_MB_CTRL1        STCU.MB_CTRL[1].R             /* STCU2 MBIST Control */
#define STCU_MB_CTRL2        STCU.MB_CTRL[2].R             /* STCU2 MBIST Control */
#define STCU_MB_CTRL3        STCU.MB_CTRL[3].R             /* STCU2 MBIST Control */
#define STCU_MB_CTRL4        STCU.MB_CTRL[4].R             /* STCU2 MBIST Control */
#define STCU_MB_CTRL5        STCU.MB_CTRL[5].R             /* STCU2 MBIST Control */
#define STCU_MB_CTRL6        STCU.MB_CTRL[6].R             /* STCU2 MBIST Control */
#define STCU_MB_CTRL7        STCU.MB_CTRL[7].R             /* STCU2 MBIST Control */
#define STCU_MB_CTRL8        STCU.MB_CTRL[8].R             /* STCU2 MBIST Control */
#define STCU_MB_CTRL9        STCU.MB_CTRL[9].R             /* STCU2 MBIST Control */
#define STCU_MB_CTRL10       STCU.MB_CTRL[10].R            /* STCU2 MBIST Control */
#define STCU_MB_CTRL11       STCU.MB_CTRL[11].R            /* STCU2 MBIST Control */

/* STM */
#define STM_0_CR             STM_0.CR.R                    /* Control */
#define STM_0_CNT            STM_0.CNT.R                   /* Count */
#define STM_0_CCR0           STM_0.CHANNEL[0].CCR.R        /* Channel Control */
#define STM_0_CIR0           STM_0.CHANNEL[0].CIR.R        /* Channel Interrupt */
#define STM_0_CMP0           STM_0.CHANNEL[0].CMP.R        /* Channel Compare */
#define STM_0_CCR1           STM_0.CHANNEL[1].CCR.R        /* Channel Control */
#define STM_0_CIR1           STM_0.CHANNEL[1].CIR.R        /* Channel Interrupt */
#define STM_0_CMP1           STM_0.CHANNEL[1].CMP.R        /* Channel Compare */
#define STM_0_CCR2           STM_0.CHANNEL[2].CCR.R        /* Channel Control */
#define STM_0_CIR2           STM_0.CHANNEL[2].CIR.R        /* Channel Interrupt */
#define STM_0_CMP2           STM_0.CHANNEL[2].CMP.R        /* Channel Compare */
#define STM_0_CCR3           STM_0.CHANNEL[3].CCR.R        /* Channel Control */
#define STM_0_CIR3           STM_0.CHANNEL[3].CIR.R        /* Channel Interrupt */
#define STM_0_CMP3           STM_0.CHANNEL[3].CMP.R        /* Channel Compare */

/* SWT */
#define SWT_0_CR             SWT_0.CR.R                    /* Control */
#define SWT_0_IR             SWT_0.IR.R                    /* Interrupt */
#define SWT_0_TO             SWT_0.TO.R                    /* Timeout */
#define SWT_0_WN             SWT_0.WN.R                    /* Window */
#define SWT_0_SR             SWT_0.SR.R                    /* Service */
#define SWT_0_CO             SWT_0.CO.R                    /* Counter Output */
#define SWT_0_SK             SWT_0.SK.R                    /* Service Key */
#define SWT_0_RRR            SWT_0.RRR.R                   /* Event Request */

/* SXOSC */
#define SXOSC_SXOSC_CTRL     SXOSC.SXOSC_CTRL.R            /* Oscillator Control */
#define SXOSC_SXOSC_STAT     SXOSC.SXOSC_STAT.R            /* Oscillator Status */

/* TCD */
#define TCD_CH0_CSR          TCD.CH0_CSR.R                 /* Channel Control and Status */
#define TCD_CH0_ES           TCD.CH0_ES.R                  /* Channel Error Status */
#define TCD_CH0_INT          TCD.CH0_INT.R                 /* Channel Interrupt Status */
#define TCD_CH0_SBR          TCD.CH0_SBR.R                 /* Channel System Bus */
#define TCD_CH0_PRI          TCD.CH0_PRI.R                 /* Channel Priority */
#define TCD_TCD0_SADDR       TCD.TCD0_SADDR.R              /* TCD Source Address */
#define TCD_TCD0_SOFF        TCD.TCD0_SOFF.R               /* TCD Signed Source Address Offset */
#define TCD_TCD0_ATTR        TCD.TCD0_ATTR.R               /* TCD Transfer Attributes */
#define TCD_TCD0_NBYTES_MLOFFNO TCD.NBYTES0.TCD0_NBYTES_MLOFFNO.R /* TCD Transfer Size Without Minor Loop Offsets */
#define TCD_TCD0_NBYTES_MLOFFYES TCD.NBYTES0.TCD0_NBYTES_MLOFFYES.R /* TCD Transfer Size with Minor Loop Offsets */
#define TCD_TCD0_SLAST_SDA   TCD.TCD0_SLAST_SDA.R          /* TCD Last Source Address Adjustment / Store DADDR Address */
#define TCD_TCD0_DADDR       TCD.TCD0_DADDR.R              /* TCD Destination Address */
#define TCD_TCD0_DOFF        TCD.TCD0_DOFF.R               /* TCD Signed Destination Address Offset */
#define TCD_TCD0_CITER_ELINKNO TCD.CITER0.TCD0_CITER_ELINKNO.R /* TCD Current Major Loop Count (Minor Loop Channel Linking Disabled) */
#define TCD_TCD0_CITER_ELINKYES TCD.CITER0.TCD0_CITER_ELINKYES.R /* TCD Current Major Loop Count (Minor Loop Channel Linking Enabled) */
#define TCD_TCD0_DLAST_SGA   TCD.TCD0_DLAST_SGA.R          /* TCD Last Destination Address Adjustment / Scatter Gather Address */
#define TCD_TCD0_CSR         TCD.TCD0_CSR.R                /* TCD Control and Status */
#define TCD_TCD0_BITER_ELINKNO TCD.BITER0.TCD0_BITER_ELINKNO.R /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Disabled) */
#define TCD_TCD0_BITER_ELINKYES TCD.BITER0.TCD0_BITER_ELINKYES.R /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Enabled) */
#define TCD_CH1_CSR          TCD.CH1_CSR.R                 /* Channel Control and Status */
#define TCD_CH1_ES           TCD.CH1_ES.R                  /* Channel Error Status */
#define TCD_CH1_INT          TCD.CH1_INT.R                 /* Channel Interrupt Status */
#define TCD_CH1_SBR          TCD.CH1_SBR.R                 /* Channel System Bus */
#define TCD_CH1_PRI          TCD.CH1_PRI.R                 /* Channel Priority */
#define TCD_TCD1_SADDR       TCD.TCD1_SADDR.R              /* TCD Source Address */
#define TCD_TCD1_SOFF        TCD.TCD1_SOFF.R               /* TCD Signed Source Address Offset */
#define TCD_TCD1_ATTR        TCD.TCD1_ATTR.R               /* TCD Transfer Attributes */
#define TCD_TCD1_NBYTES_MLOFFNO TCD.NBYTES1.TCD1_NBYTES_MLOFFNO.R /* TCD Transfer Size Without Minor Loop Offsets */
#define TCD_TCD1_NBYTES_MLOFFYES TCD.NBYTES1.TCD1_NBYTES_MLOFFYES.R /* TCD Transfer Size with Minor Loop Offsets */
#define TCD_TCD1_SLAST_SDA   TCD.TCD1_SLAST_SDA.R          /* TCD Last Source Address Adjustment / Store DADDR Address */
#define TCD_TCD1_DADDR       TCD.TCD1_DADDR.R              /* TCD Destination Address */
#define TCD_TCD1_DOFF        TCD.TCD1_DOFF.R               /* TCD Signed Destination Address Offset */
#define TCD_TCD1_CITER_ELINKNO TCD.CITER1.TCD1_CITER_ELINKNO.R /* TCD Current Major Loop Count (Minor Loop Channel Linking Disabled) */
#define TCD_TCD1_CITER_ELINKYES TCD.CITER1.TCD1_CITER_ELINKYES.R /* TCD Current Major Loop Count (Minor Loop Channel Linking Enabled) */
#define TCD_TCD1_DLAST_SGA   TCD.TCD1_DLAST_SGA.R          /* TCD Last Destination Address Adjustment / Scatter Gather Address */
#define TCD_TCD1_CSR         TCD.TCD1_CSR.R                /* TCD Control and Status */
#define TCD_TCD1_BITER_ELINKNO TCD.BITER1.TCD1_BITER_ELINKNO.R /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Disabled) */
#define TCD_TCD1_BITER_ELINKYES TCD.BITER1.TCD1_BITER_ELINKYES.R /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Enabled) */
#define TCD_CH2_CSR          TCD.CH2_CSR.R                 /* Channel Control and Status */
#define TCD_CH2_ES           TCD.CH2_ES.R                  /* Channel Error Status */
#define TCD_CH2_INT          TCD.CH2_INT.R                 /* Channel Interrupt Status */
#define TCD_CH2_SBR          TCD.CH2_SBR.R                 /* Channel System Bus */
#define TCD_CH2_PRI          TCD.CH2_PRI.R                 /* Channel Priority */
#define TCD_TCD2_SADDR       TCD.TCD2_SADDR.R              /* TCD Source Address */
#define TCD_TCD2_SOFF        TCD.TCD2_SOFF.R               /* TCD Signed Source Address Offset */
#define TCD_TCD2_ATTR        TCD.TCD2_ATTR.R               /* TCD Transfer Attributes */
#define TCD_TCD2_NBYTES_MLOFFNO TCD.NBYTES2.TCD2_NBYTES_MLOFFNO.R /* TCD Transfer Size Without Minor Loop Offsets */
#define TCD_TCD2_NBYTES_MLOFFYES TCD.NBYTES2.TCD2_NBYTES_MLOFFYES.R /* TCD Transfer Size with Minor Loop Offsets */
#define TCD_TCD2_SLAST_SDA   TCD.TCD2_SLAST_SDA.R          /* TCD Last Source Address Adjustment / Store DADDR Address */
#define TCD_TCD2_DADDR       TCD.TCD2_DADDR.R              /* TCD Destination Address */
#define TCD_TCD2_DOFF        TCD.TCD2_DOFF.R               /* TCD Signed Destination Address Offset */
#define TCD_TCD2_CITER_ELINKNO TCD.CITER2.TCD2_CITER_ELINKNO.R /* TCD Current Major Loop Count (Minor Loop Channel Linking Disabled) */
#define TCD_TCD2_CITER_ELINKYES TCD.CITER2.TCD2_CITER_ELINKYES.R /* TCD Current Major Loop Count (Minor Loop Channel Linking Enabled) */
#define TCD_TCD2_DLAST_SGA   TCD.TCD2_DLAST_SGA.R          /* TCD Last Destination Address Adjustment / Scatter Gather Address */
#define TCD_TCD2_CSR         TCD.TCD2_CSR.R                /* TCD Control and Status */
#define TCD_TCD2_BITER_ELINKNO TCD.BITER2.TCD2_BITER_ELINKNO.R /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Disabled) */
#define TCD_TCD2_BITER_ELINKYES TCD.BITER2.TCD2_BITER_ELINKYES.R /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Enabled) */
#define TCD_CH3_CSR          TCD.CH3_CSR.R                 /* Channel Control and Status */
#define TCD_CH3_ES           TCD.CH3_ES.R                  /* Channel Error Status */
#define TCD_CH3_INT          TCD.CH3_INT.R                 /* Channel Interrupt Status */
#define TCD_CH3_SBR          TCD.CH3_SBR.R                 /* Channel System Bus */
#define TCD_CH3_PRI          TCD.CH3_PRI.R                 /* Channel Priority */
#define TCD_TCD3_SADDR       TCD.TCD3_SADDR.R              /* TCD Source Address */
#define TCD_TCD3_SOFF        TCD.TCD3_SOFF.R               /* TCD Signed Source Address Offset */
#define TCD_TCD3_ATTR        TCD.TCD3_ATTR.R               /* TCD Transfer Attributes */
#define TCD_TCD3_NBYTES_MLOFFNO TCD.NBYTES3.TCD3_NBYTES_MLOFFNO.R /* TCD Transfer Size Without Minor Loop Offsets */
#define TCD_TCD3_NBYTES_MLOFFYES TCD.NBYTES3.TCD3_NBYTES_MLOFFYES.R /* TCD Transfer Size with Minor Loop Offsets */
#define TCD_TCD3_SLAST_SDA   TCD.TCD3_SLAST_SDA.R          /* TCD Last Source Address Adjustment / Store DADDR Address */
#define TCD_TCD3_DADDR       TCD.TCD3_DADDR.R              /* TCD Destination Address */
#define TCD_TCD3_DOFF        TCD.TCD3_DOFF.R               /* TCD Signed Destination Address Offset */
#define TCD_TCD3_CITER_ELINKNO TCD.CITER3.TCD3_CITER_ELINKNO.R /* TCD Current Major Loop Count (Minor Loop Channel Linking Disabled) */
#define TCD_TCD3_CITER_ELINKYES TCD.CITER3.TCD3_CITER_ELINKYES.R /* TCD Current Major Loop Count (Minor Loop Channel Linking Enabled) */
#define TCD_TCD3_DLAST_SGA   TCD.TCD3_DLAST_SGA.R          /* TCD Last Destination Address Adjustment / Scatter Gather Address */
#define TCD_TCD3_CSR         TCD.TCD3_CSR.R                /* TCD Control and Status */
#define TCD_TCD3_BITER_ELINKNO TCD.BITER3.TCD3_BITER_ELINKNO.R /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Disabled) */
#define TCD_TCD3_BITER_ELINKYES TCD.BITER3.TCD3_BITER_ELINKYES.R /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Enabled) */
#define TCD_CH4_CSR          TCD.CH4_CSR.R                 /* Channel Control and Status */
#define TCD_CH4_ES           TCD.CH4_ES.R                  /* Channel Error Status */
#define TCD_CH4_INT          TCD.CH4_INT.R                 /* Channel Interrupt Status */
#define TCD_CH4_SBR          TCD.CH4_SBR.R                 /* Channel System Bus */
#define TCD_CH4_PRI          TCD.CH4_PRI.R                 /* Channel Priority */
#define TCD_TCD4_SADDR       TCD.TCD4_SADDR.R              /* TCD Source Address */
#define TCD_TCD4_SOFF        TCD.TCD4_SOFF.R               /* TCD Signed Source Address Offset */
#define TCD_TCD4_ATTR        TCD.TCD4_ATTR.R               /* TCD Transfer Attributes */
#define TCD_TCD4_NBYTES_MLOFFNO TCD.NBYTES4.TCD4_NBYTES_MLOFFNO.R /* TCD Transfer Size Without Minor Loop Offsets */
#define TCD_TCD4_NBYTES_MLOFFYES TCD.NBYTES4.TCD4_NBYTES_MLOFFYES.R /* TCD Transfer Size with Minor Loop Offsets */
#define TCD_TCD4_SLAST_SDA   TCD.TCD4_SLAST_SDA.R          /* TCD Last Source Address Adjustment / Store DADDR Address */
#define TCD_TCD4_DADDR       TCD.TCD4_DADDR.R              /* TCD Destination Address */
#define TCD_TCD4_DOFF        TCD.TCD4_DOFF.R               /* TCD Signed Destination Address Offset */
#define TCD_TCD4_CITER_ELINKNO TCD.CITER4.TCD4_CITER_ELINKNO.R /* TCD Current Major Loop Count (Minor Loop Channel Linking Disabled) */
#define TCD_TCD4_CITER_ELINKYES TCD.CITER4.TCD4_CITER_ELINKYES.R /* TCD Current Major Loop Count (Minor Loop Channel Linking Enabled) */
#define TCD_TCD4_DLAST_SGA   TCD.TCD4_DLAST_SGA.R          /* TCD Last Destination Address Adjustment / Scatter Gather Address */
#define TCD_TCD4_CSR         TCD.TCD4_CSR.R                /* TCD Control and Status */
#define TCD_TCD4_BITER_ELINKNO TCD.BITER4.TCD4_BITER_ELINKNO.R /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Disabled) */
#define TCD_TCD4_BITER_ELINKYES TCD.BITER4.TCD4_BITER_ELINKYES.R /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Enabled) */
#define TCD_CH5_CSR          TCD.CH5_CSR.R                 /* Channel Control and Status */
#define TCD_CH5_ES           TCD.CH5_ES.R                  /* Channel Error Status */
#define TCD_CH5_INT          TCD.CH5_INT.R                 /* Channel Interrupt Status */
#define TCD_CH5_SBR          TCD.CH5_SBR.R                 /* Channel System Bus */
#define TCD_CH5_PRI          TCD.CH5_PRI.R                 /* Channel Priority */
#define TCD_TCD5_SADDR       TCD.TCD5_SADDR.R              /* TCD Source Address */
#define TCD_TCD5_SOFF        TCD.TCD5_SOFF.R               /* TCD Signed Source Address Offset */
#define TCD_TCD5_ATTR        TCD.TCD5_ATTR.R               /* TCD Transfer Attributes */
#define TCD_TCD5_NBYTES_MLOFFNO TCD.NBYTES5.TCD5_NBYTES_MLOFFNO.R /* TCD Transfer Size Without Minor Loop Offsets */
#define TCD_TCD5_NBYTES_MLOFFYES TCD.NBYTES5.TCD5_NBYTES_MLOFFYES.R /* TCD Transfer Size with Minor Loop Offsets */
#define TCD_TCD5_SLAST_SDA   TCD.TCD5_SLAST_SDA.R          /* TCD Last Source Address Adjustment / Store DADDR Address */
#define TCD_TCD5_DADDR       TCD.TCD5_DADDR.R              /* TCD Destination Address */
#define TCD_TCD5_DOFF        TCD.TCD5_DOFF.R               /* TCD Signed Destination Address Offset */
#define TCD_TCD5_CITER_ELINKNO TCD.CITER5.TCD5_CITER_ELINKNO.R /* TCD Current Major Loop Count (Minor Loop Channel Linking Disabled) */
#define TCD_TCD5_CITER_ELINKYES TCD.CITER5.TCD5_CITER_ELINKYES.R /* TCD Current Major Loop Count (Minor Loop Channel Linking Enabled) */
#define TCD_TCD5_DLAST_SGA   TCD.TCD5_DLAST_SGA.R          /* TCD Last Destination Address Adjustment / Scatter Gather Address */
#define TCD_TCD5_CSR         TCD.TCD5_CSR.R                /* TCD Control and Status */
#define TCD_TCD5_BITER_ELINKNO TCD.BITER5.TCD5_BITER_ELINKNO.R /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Disabled) */
#define TCD_TCD5_BITER_ELINKYES TCD.BITER5.TCD5_BITER_ELINKYES.R /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Enabled) */
#define TCD_CH6_CSR          TCD.CH6_CSR.R                 /* Channel Control and Status */
#define TCD_CH6_ES           TCD.CH6_ES.R                  /* Channel Error Status */
#define TCD_CH6_INT          TCD.CH6_INT.R                 /* Channel Interrupt Status */
#define TCD_CH6_SBR          TCD.CH6_SBR.R                 /* Channel System Bus */
#define TCD_CH6_PRI          TCD.CH6_PRI.R                 /* Channel Priority */
#define TCD_TCD6_SADDR       TCD.TCD6_SADDR.R              /* TCD Source Address */
#define TCD_TCD6_SOFF        TCD.TCD6_SOFF.R               /* TCD Signed Source Address Offset */
#define TCD_TCD6_ATTR        TCD.TCD6_ATTR.R               /* TCD Transfer Attributes */
#define TCD_TCD6_NBYTES_MLOFFNO TCD.NBYTES6.TCD6_NBYTES_MLOFFNO.R /* TCD Transfer Size Without Minor Loop Offsets */
#define TCD_TCD6_NBYTES_MLOFFYES TCD.NBYTES6.TCD6_NBYTES_MLOFFYES.R /* TCD Transfer Size with Minor Loop Offsets */
#define TCD_TCD6_SLAST_SDA   TCD.TCD6_SLAST_SDA.R          /* TCD Last Source Address Adjustment / Store DADDR Address */
#define TCD_TCD6_DADDR       TCD.TCD6_DADDR.R              /* TCD Destination Address */
#define TCD_TCD6_DOFF        TCD.TCD6_DOFF.R               /* TCD Signed Destination Address Offset */
#define TCD_TCD6_CITER_ELINKNO TCD.CITER6.TCD6_CITER_ELINKNO.R /* TCD Current Major Loop Count (Minor Loop Channel Linking Disabled) */
#define TCD_TCD6_CITER_ELINKYES TCD.CITER6.TCD6_CITER_ELINKYES.R /* TCD Current Major Loop Count (Minor Loop Channel Linking Enabled) */
#define TCD_TCD6_DLAST_SGA   TCD.TCD6_DLAST_SGA.R          /* TCD Last Destination Address Adjustment / Scatter Gather Address */
#define TCD_TCD6_CSR         TCD.TCD6_CSR.R                /* TCD Control and Status */
#define TCD_TCD6_BITER_ELINKNO TCD.BITER6.TCD6_BITER_ELINKNO.R /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Disabled) */
#define TCD_TCD6_BITER_ELINKYES TCD.BITER6.TCD6_BITER_ELINKYES.R /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Enabled) */
#define TCD_CH7_CSR          TCD.CH7_CSR.R                 /* Channel Control and Status */
#define TCD_CH7_ES           TCD.CH7_ES.R                  /* Channel Error Status */
#define TCD_CH7_INT          TCD.CH7_INT.R                 /* Channel Interrupt Status */
#define TCD_CH7_SBR          TCD.CH7_SBR.R                 /* Channel System Bus */
#define TCD_CH7_PRI          TCD.CH7_PRI.R                 /* Channel Priority */
#define TCD_TCD7_SADDR       TCD.TCD7_SADDR.R              /* TCD Source Address */
#define TCD_TCD7_SOFF        TCD.TCD7_SOFF.R               /* TCD Signed Source Address Offset */
#define TCD_TCD7_ATTR        TCD.TCD7_ATTR.R               /* TCD Transfer Attributes */
#define TCD_TCD7_NBYTES_MLOFFNO TCD.NBYTES7.TCD7_NBYTES_MLOFFNO.R /* TCD Transfer Size Without Minor Loop Offsets */
#define TCD_TCD7_NBYTES_MLOFFYES TCD.NBYTES7.TCD7_NBYTES_MLOFFYES.R /* TCD Transfer Size with Minor Loop Offsets */
#define TCD_TCD7_SLAST_SDA   TCD.TCD7_SLAST_SDA.R          /* TCD Last Source Address Adjustment / Store DADDR Address */
#define TCD_TCD7_DADDR       TCD.TCD7_DADDR.R              /* TCD Destination Address */
#define TCD_TCD7_DOFF        TCD.TCD7_DOFF.R               /* TCD Signed Destination Address Offset */
#define TCD_TCD7_CITER_ELINKNO TCD.CITER7.TCD7_CITER_ELINKNO.R /* TCD Current Major Loop Count (Minor Loop Channel Linking Disabled) */
#define TCD_TCD7_CITER_ELINKYES TCD.CITER7.TCD7_CITER_ELINKYES.R /* TCD Current Major Loop Count (Minor Loop Channel Linking Enabled) */
#define TCD_TCD7_DLAST_SGA   TCD.TCD7_DLAST_SGA.R          /* TCD Last Destination Address Adjustment / Scatter Gather Address */
#define TCD_TCD7_CSR         TCD.TCD7_CSR.R                /* TCD Control and Status */
#define TCD_TCD7_BITER_ELINKNO TCD.BITER7.TCD7_BITER_ELINKNO.R /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Disabled) */
#define TCD_TCD7_BITER_ELINKYES TCD.BITER7.TCD7_BITER_ELINKYES.R /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Enabled) */
#define TCD_CH8_CSR          TCD.CH8_CSR.R                 /* Channel Control and Status */
#define TCD_CH8_ES           TCD.CH8_ES.R                  /* Channel Error Status */
#define TCD_CH8_INT          TCD.CH8_INT.R                 /* Channel Interrupt Status */
#define TCD_CH8_SBR          TCD.CH8_SBR.R                 /* Channel System Bus */
#define TCD_CH8_PRI          TCD.CH8_PRI.R                 /* Channel Priority */
#define TCD_TCD8_SADDR       TCD.TCD8_SADDR.R              /* TCD Source Address */
#define TCD_TCD8_SOFF        TCD.TCD8_SOFF.R               /* TCD Signed Source Address Offset */
#define TCD_TCD8_ATTR        TCD.TCD8_ATTR.R               /* TCD Transfer Attributes */
#define TCD_TCD8_NBYTES_MLOFFNO TCD.NBYTES8.TCD8_NBYTES_MLOFFNO.R /* TCD Transfer Size Without Minor Loop Offsets */
#define TCD_TCD8_NBYTES_MLOFFYES TCD.NBYTES8.TCD8_NBYTES_MLOFFYES.R /* TCD Transfer Size with Minor Loop Offsets */
#define TCD_TCD8_SLAST_SDA   TCD.TCD8_SLAST_SDA.R          /* TCD Last Source Address Adjustment / Store DADDR Address */
#define TCD_TCD8_DADDR       TCD.TCD8_DADDR.R              /* TCD Destination Address */
#define TCD_TCD8_DOFF        TCD.TCD8_DOFF.R               /* TCD Signed Destination Address Offset */
#define TCD_TCD8_CITER_ELINKNO TCD.CITER8.TCD8_CITER_ELINKNO.R /* TCD Current Major Loop Count (Minor Loop Channel Linking Disabled) */
#define TCD_TCD8_CITER_ELINKYES TCD.CITER8.TCD8_CITER_ELINKYES.R /* TCD Current Major Loop Count (Minor Loop Channel Linking Enabled) */
#define TCD_TCD8_DLAST_SGA   TCD.TCD8_DLAST_SGA.R          /* TCD Last Destination Address Adjustment / Scatter Gather Address */
#define TCD_TCD8_CSR         TCD.TCD8_CSR.R                /* TCD Control and Status */
#define TCD_TCD8_BITER_ELINKNO TCD.BITER8.TCD8_BITER_ELINKNO.R /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Disabled) */
#define TCD_TCD8_BITER_ELINKYES TCD.BITER8.TCD8_BITER_ELINKYES.R /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Enabled) */
#define TCD_CH9_CSR          TCD.CH9_CSR.R                 /* Channel Control and Status */
#define TCD_CH9_ES           TCD.CH9_ES.R                  /* Channel Error Status */
#define TCD_CH9_INT          TCD.CH9_INT.R                 /* Channel Interrupt Status */
#define TCD_CH9_SBR          TCD.CH9_SBR.R                 /* Channel System Bus */
#define TCD_CH9_PRI          TCD.CH9_PRI.R                 /* Channel Priority */
#define TCD_TCD9_SADDR       TCD.TCD9_SADDR.R              /* TCD Source Address */
#define TCD_TCD9_SOFF        TCD.TCD9_SOFF.R               /* TCD Signed Source Address Offset */
#define TCD_TCD9_ATTR        TCD.TCD9_ATTR.R               /* TCD Transfer Attributes */
#define TCD_TCD9_NBYTES_MLOFFNO TCD.NBYTES9.TCD9_NBYTES_MLOFFNO.R /* TCD Transfer Size Without Minor Loop Offsets */
#define TCD_TCD9_NBYTES_MLOFFYES TCD.NBYTES9.TCD9_NBYTES_MLOFFYES.R /* TCD Transfer Size with Minor Loop Offsets */
#define TCD_TCD9_SLAST_SDA   TCD.TCD9_SLAST_SDA.R          /* TCD Last Source Address Adjustment / Store DADDR Address */
#define TCD_TCD9_DADDR       TCD.TCD9_DADDR.R              /* TCD Destination Address */
#define TCD_TCD9_DOFF        TCD.TCD9_DOFF.R               /* TCD Signed Destination Address Offset */
#define TCD_TCD9_CITER_ELINKNO TCD.CITER9.TCD9_CITER_ELINKNO.R /* TCD Current Major Loop Count (Minor Loop Channel Linking Disabled) */
#define TCD_TCD9_CITER_ELINKYES TCD.CITER9.TCD9_CITER_ELINKYES.R /* TCD Current Major Loop Count (Minor Loop Channel Linking Enabled) */
#define TCD_TCD9_DLAST_SGA   TCD.TCD9_DLAST_SGA.R          /* TCD Last Destination Address Adjustment / Scatter Gather Address */
#define TCD_TCD9_CSR         TCD.TCD9_CSR.R                /* TCD Control and Status */
#define TCD_TCD9_BITER_ELINKNO TCD.BITER9.TCD9_BITER_ELINKNO.R /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Disabled) */
#define TCD_TCD9_BITER_ELINKYES TCD.BITER9.TCD9_BITER_ELINKYES.R /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Enabled) */
#define TCD_CH10_CSR         TCD.CH10_CSR.R                /* Channel Control and Status */
#define TCD_CH10_ES          TCD.CH10_ES.R                 /* Channel Error Status */
#define TCD_CH10_INT         TCD.CH10_INT.R                /* Channel Interrupt Status */
#define TCD_CH10_SBR         TCD.CH10_SBR.R                /* Channel System Bus */
#define TCD_CH10_PRI         TCD.CH10_PRI.R                /* Channel Priority */
#define TCD_TCD10_SADDR      TCD.TCD10_SADDR.R             /* TCD Source Address */
#define TCD_TCD10_SOFF       TCD.TCD10_SOFF.R              /* TCD Signed Source Address Offset */
#define TCD_TCD10_ATTR       TCD.TCD10_ATTR.R              /* TCD Transfer Attributes */
#define TCD_TCD10_NBYTES_MLOFFNO TCD.NBYTES10.TCD10_NBYTES_MLOFFNO.R /* TCD Transfer Size Without Minor Loop Offsets */
#define TCD_TCD10_NBYTES_MLOFFYES TCD.NBYTES10.TCD10_NBYTES_MLOFFYES.R /* TCD Transfer Size with Minor Loop Offsets */
#define TCD_TCD10_SLAST_SDA  TCD.TCD10_SLAST_SDA.R         /* TCD Last Source Address Adjustment / Store DADDR Address */
#define TCD_TCD10_DADDR      TCD.TCD10_DADDR.R             /* TCD Destination Address */
#define TCD_TCD10_DOFF       TCD.TCD10_DOFF.R              /* TCD Signed Destination Address Offset */
#define TCD_TCD10_CITER_ELINKNO TCD.CITER10.TCD10_CITER_ELINKNO.R /* TCD Current Major Loop Count (Minor Loop Channel Linking Disabled) */
#define TCD_TCD10_CITER_ELINKYES TCD.CITER10.TCD10_CITER_ELINKYES.R /* TCD Current Major Loop Count (Minor Loop Channel Linking Enabled) */
#define TCD_TCD10_DLAST_SGA  TCD.TCD10_DLAST_SGA.R         /* TCD Last Destination Address Adjustment / Scatter Gather Address */
#define TCD_TCD10_CSR        TCD.TCD10_CSR.R               /* TCD Control and Status */
#define TCD_TCD10_BITER_ELINKNO TCD.BITER10.TCD10_BITER_ELINKNO.R /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Disabled) */
#define TCD_TCD10_BITER_ELINKYES TCD.BITER10.TCD10_BITER_ELINKYES.R /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Enabled) */
#define TCD_CH11_CSR         TCD.CH11_CSR.R                /* Channel Control and Status */
#define TCD_CH11_ES          TCD.CH11_ES.R                 /* Channel Error Status */
#define TCD_CH11_INT         TCD.CH11_INT.R                /* Channel Interrupt Status */
#define TCD_CH11_SBR         TCD.CH11_SBR.R                /* Channel System Bus */
#define TCD_CH11_PRI         TCD.CH11_PRI.R                /* Channel Priority */
#define TCD_TCD11_SADDR      TCD.TCD11_SADDR.R             /* TCD Source Address */
#define TCD_TCD11_SOFF       TCD.TCD11_SOFF.R              /* TCD Signed Source Address Offset */
#define TCD_TCD11_ATTR       TCD.TCD11_ATTR.R              /* TCD Transfer Attributes */
#define TCD_TCD11_NBYTES_MLOFFNO TCD.NBYTES11.TCD11_NBYTES_MLOFFNO.R /* TCD Transfer Size Without Minor Loop Offsets */
#define TCD_TCD11_NBYTES_MLOFFYES TCD.NBYTES11.TCD11_NBYTES_MLOFFYES.R /* TCD Transfer Size with Minor Loop Offsets */
#define TCD_TCD11_SLAST_SDA  TCD.TCD11_SLAST_SDA.R         /* TCD Last Source Address Adjustment / Store DADDR Address */
#define TCD_TCD11_DADDR      TCD.TCD11_DADDR.R             /* TCD Destination Address */
#define TCD_TCD11_DOFF       TCD.TCD11_DOFF.R              /* TCD Signed Destination Address Offset */
#define TCD_TCD11_CITER_ELINKNO TCD.CITER11.TCD11_CITER_ELINKNO.R /* TCD Current Major Loop Count (Minor Loop Channel Linking Disabled) */
#define TCD_TCD11_CITER_ELINKYES TCD.CITER11.TCD11_CITER_ELINKYES.R /* TCD Current Major Loop Count (Minor Loop Channel Linking Enabled) */
#define TCD_TCD11_DLAST_SGA  TCD.TCD11_DLAST_SGA.R         /* TCD Last Destination Address Adjustment / Scatter Gather Address */
#define TCD_TCD11_CSR        TCD.TCD11_CSR.R               /* TCD Control and Status */
#define TCD_TCD11_BITER_ELINKNO TCD.BITER11.TCD11_BITER_ELINKNO.R /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Disabled) */
#define TCD_TCD11_BITER_ELINKYES TCD.BITER11.TCD11_BITER_ELINKYES.R /* TCD Beginning Major Loop Count (Minor Loop Channel Linking Enabled) */

/* TEMPSENSE */
#define TEMPSENSE_ETSCTL     TEMPSENSE.ETSCTL.R            /* ETS Control */
#define TEMPSENSE_TCA0       TEMPSENSE.TCA0.R              /* Temperature Coefficient */
#define TEMPSENSE_TCA1       TEMPSENSE.TCA1.R              /* Temperature Coefficient */
#define TEMPSENSE_TCA2       TEMPSENSE.TCA2.R              /* Temperature Coefficient */

/* TRGMUX */
#define TRGMUX_ADC12_0       TRGMUX.ADC12_0.R              /* TRGMUX ADC12_0 Register */
#define TRGMUX_ADC12_1       TRGMUX.ADC12_1.R              /* TRGMUX ADC12_1 Register */
#define TRGMUX_LPCMP_0       TRGMUX.LPCMP_0r.R             /* TRGMUX LPCMP_0 Register */
#define TRGMUX_LPCMP_1       TRGMUX.LPCMP_1r.R             /* TRGMUX LPCMP_1 Register */
#define TRGMUX_BCTU          TRGMUX.BCTUr.R                /* TRGMUX BCTU Register */
#define TRGMUX_eMIOS012_odis TRGMUX.EMIOS012_ODIS.R        /* TRGMUX eMIOS012_odis Register */
#define TRGMUX_eMIOS0_0      TRGMUX.EMIOS0_0.R             /* TRGMUX eMIOS0_0 Register */
#define TRGMUX_eMIOS0_1      TRGMUX.EMIOS0_1.R             /* TRGMUX eMIOS0_1 Register */
#define TRGMUX_eMIOS0_2      TRGMUX.EMIOS0_2.R             /* TRGMUX eMIOS0_2 Register */
#define TRGMUX_eMIOS0_3      TRGMUX.EMIOS0_3.R             /* TRGMUX eMIOS0_3 Register */
#define TRGMUX_eMIOS1_0      TRGMUX.EMIOS1_0.R             /* TRGMUX eMIOS1_0 Register */
#define TRGMUX_eMIOS1_1      TRGMUX.EMIOS1_1.R             /* TRGMUX eMIOS1_1 Register */
#define TRGMUX_eMIOS1_2      TRGMUX.EMIOS1_2.R             /* TRGMUX eMIOS1_2 Register */
#define TRGMUX_eMIOS1_3      TRGMUX.EMIOS1_3.R             /* TRGMUX eMIOS1_3 Register */
#define TRGMUX_FlexIO        TRGMUX.FLEXIOr.R              /* TRGMUX FlexIO Register */
#define TRGMUX_SIUL_OUT0     TRGMUX.SIUL_OUT0.R            /* TRGMUX SIUL_OUT0 Register */
#define TRGMUX_SIUL_OUT1     TRGMUX.SIUL_OUT1.R            /* TRGMUX SIUL_OUT1 Register */
#define TRGMUX_SIUL_OUT2     TRGMUX.SIUL_OUT2.R            /* TRGMUX SIUL_OUT2 Register */
#define TRGMUX_SIUL_OUT3     TRGMUX.SIUL_OUT3.R            /* TRGMUX SIUL_OUT3 Register */
#define TRGMUX_LPI2C_0       TRGMUX.LPI2C_0r.R             /* TRGMUX LPI2C_0 Register */
#define TRGMUX_LPSPI_0       TRGMUX.LPSPI_0r.R             /* TRGMUX LPSPI_0 Register */
#define TRGMUX_LPSPI_1       TRGMUX.LPSPI_1r.R             /* TRGMUX LPSPI_1 Register */
#define TRGMUX_LPSPI_2       TRGMUX.LPSPI_2r.R             /* TRGMUX LPSPI_2 Register */
#define TRGMUX_LPUART_0      TRGMUX.LPUART_0r.R            /* TRGMUX LPUART_0 Register */
#define TRGMUX_LPUART_1      TRGMUX.LPUART_1r.R            /* TRGMUX LPUART_1 Register */
#define TRGMUX_LPUART_2      TRGMUX.LPUART_2r.R            /* TRGMUX LPUART_2 Register */
#define TRGMUX_LPUART_3      TRGMUX.LPUART_3r.R            /* TRGMUX LPUART_3 Register */
#define TRGMUX_LCU0_SYNC     TRGMUX.LCU0_SYNC.R            /* TRGMUX LCU0_SYNC Register */
#define TRGMUX_LCU0_FORCE    TRGMUX.LCU0_FORCE.R           /* TRGMUX LCU0_FORCE Register */
#define TRGMUX_LCU0_0        TRGMUX.LCU0_0.R               /* TRGMUX LCU0_0 Register */
#define TRGMUX_LCU0_1        TRGMUX.LCU0_1.R               /* TRGMUX LCU0_1 Register */
#define TRGMUX_LCU0_2        TRGMUX.LCU0_2.R               /* TRGMUX LCU0_2 Register */
#define TRGMUX_LCU1_SYNC     TRGMUX.LCU1_SYNC.R            /* TRGMUX LCU1_SYNC Register */
#define TRGMUX_LCU1_FORCE    TRGMUX.LCU1_FORCE.R           /* TRGMUX LCU1_FORCE Register */
#define TRGMUX_LCU1_0        TRGMUX.LCU1_0.R               /* TRGMUX LCU1_0 Register */
#define TRGMUX_LCU1_1        TRGMUX.LCU1_1.R               /* TRGMUX LCU1_1 Register */
#define TRGMUX_LCU1_2        TRGMUX.LCU1_2.R               /* TRGMUX LCU1_2 Register */
#define TRGMUX_CM7_RXEV      TRGMUX.CM7_RXEV.R             /* TRGMUX CM7_RXEV Register */

/* TSPC */
#define TSPC_GRP_EN          TSPC.GRP_EN.R                 /* Group Enable */
#define TSPC_GRP1_OBE1       TSPC.GROUP[0].GRP_OBE1.R      /* Group OBE */
#define TSPC_GRP1_OBE2       TSPC.GROUP[0].GRP_OBE2.R      /* Group OBE */
#define TSPC_GRP2_OBE1       TSPC.GROUP[1].GRP_OBE1.R      /* Group OBE */
#define TSPC_GRP2_OBE2       TSPC.GROUP[1].GRP_OBE2.R      /* Group OBE */

/* VIRT_WRAPPER */
#define VIRT_WRAPPER_REG_A15_0 VIRT_WRAPPER.REG_A[0].R     /* Parameter_n Register */
#define VIRT_WRAPPER_REG_A31_16 VIRT_WRAPPER.REG_A[1].R    /* Parameter_n Register */
#define VIRT_WRAPPER_REG_A47_32 VIRT_WRAPPER.REG_A[2].R    /* Parameter_n Register */
#define VIRT_WRAPPER_REG_A63_48 VIRT_WRAPPER.REG_A[3].R    /* Parameter_n Register */
#define VIRT_WRAPPER_REG_A79_64 VIRT_WRAPPER.REG_A[4].R    /* Parameter_n Register */
#define VIRT_WRAPPER_REG_A95_80 VIRT_WRAPPER.REG_A[5].R    /* Parameter_n Register */
#define VIRT_WRAPPER_REG_A111_96 VIRT_WRAPPER.REG_A[6].R   /* Parameter_n Register */
#define VIRT_WRAPPER_REG_A127_112 VIRT_WRAPPER.REG_A[7].R  /* Parameter_n Register */
#define VIRT_WRAPPER_REG_A143_128 VIRT_WRAPPER.REG_A[8].R  /* Parameter_n Register */
#define VIRT_WRAPPER_REG_A159_144 VIRT_WRAPPER.REG_A[9].R  /* Parameter_n Register */
#define VIRT_WRAPPER_REG_A175_160 VIRT_WRAPPER.REG_A[10].R /* Parameter_n Register */
#define VIRT_WRAPPER_REG_A191_176 VIRT_WRAPPER.REG_A[11].R /* Parameter_n Register */
#define VIRT_WRAPPER_REG_A207_192 VIRT_WRAPPER.REG_A[12].R /* Parameter_n Register */
#define VIRT_WRAPPER_REG_A223_208 VIRT_WRAPPER.REG_A[13].R /* Parameter_n Register */
#define VIRT_WRAPPER_REG_A239_224 VIRT_WRAPPER.REG_A[14].R /* Parameter_n Register */
#define VIRT_WRAPPER_REG_A255_240 VIRT_WRAPPER.REG_A[15].R /* Parameter_n Register */
#define VIRT_WRAPPER_REG_A271_256 VIRT_WRAPPER.REG_A[16].R /* Parameter_n Register */
#define VIRT_WRAPPER_REG_A287_272 VIRT_WRAPPER.REG_A[17].R /* Parameter_n Register */
#define VIRT_WRAPPER_REG_A303_288 VIRT_WRAPPER.REG_A[18].R /* Parameter_n Register */
#define VIRT_WRAPPER_REG_A319_304 VIRT_WRAPPER.REG_A[19].R /* Parameter_n Register */
#define VIRT_WRAPPER_REG_A335_320 VIRT_WRAPPER.REG_A[20].R /* Parameter_n Register */
#define VIRT_WRAPPER_REG_A351_336 VIRT_WRAPPER.REG_A[21].R /* Parameter_n Register */
#define VIRT_WRAPPER_REG_A367_352 VIRT_WRAPPER.REG_A[22].R /* Parameter_n Register */
#define VIRT_WRAPPER_REG_A383_368 VIRT_WRAPPER.REG_A[23].R /* Parameter_n Register */
#define VIRT_WRAPPER_REG_A399_384 VIRT_WRAPPER.REG_A[24].R /* Parameter_n Register */
#define VIRT_WRAPPER_REG_A415_400 VIRT_WRAPPER.REG_A[25].R /* Parameter_n Register */
#define VIRT_WRAPPER_REG_A431_416 VIRT_WRAPPER.REG_A[26].R /* Parameter_n Register */
#define VIRT_WRAPPER_REG_A447_432 VIRT_WRAPPER.REG_A[27].R /* Parameter_n Register */
#define VIRT_WRAPPER_REG_A463_448 VIRT_WRAPPER.REG_A[28].R /* Parameter_n Register */
#define VIRT_WRAPPER_REG_A479_464 VIRT_WRAPPER.REG_A[29].R /* Parameter_n Register */
#define VIRT_WRAPPER_REG_A495_480 VIRT_WRAPPER.REG_A[30].R /* Parameter_n Register */
#define VIRT_WRAPPER_REG_A511_496 VIRT_WRAPPER.REG_A[31].R /* Parameter_n Register */
#define VIRT_WRAPPER_REG_B527_512 VIRT_WRAPPER.REG_B[0].R  /* Parameter_n Register */
#define VIRT_WRAPPER_REG_B543_528 VIRT_WRAPPER.REG_B[1].R  /* Parameter_n Register */
#define VIRT_WRAPPER_REG_B559_544 VIRT_WRAPPER.REG_B[2].R  /* Parameter_n Register */
#define VIRT_WRAPPER_REG_B575_560 VIRT_WRAPPER.REG_B[3].R  /* Parameter_n Register */
#define VIRT_WRAPPER_REG_B591_576 VIRT_WRAPPER.REG_B[4].R  /* Parameter_n Register */
#define VIRT_WRAPPER_REG_B607_592 VIRT_WRAPPER.REG_B[5].R  /* Parameter_n Register */
#define VIRT_WRAPPER_REG_B623_608 VIRT_WRAPPER.REG_B[6].R  /* Parameter_n Register */
#define VIRT_WRAPPER_REG_B639_624 VIRT_WRAPPER.REG_B[7].R  /* Parameter_n Register */
#define VIRT_WRAPPER_REG_B655_640 VIRT_WRAPPER.REG_B[8].R  /* Parameter_n Register */
#define VIRT_WRAPPER_REG_B671_656 VIRT_WRAPPER.REG_B[9].R  /* Parameter_n Register */
#define VIRT_WRAPPER_REG_B687_672 VIRT_WRAPPER.REG_B[10].R /* Parameter_n Register */
#define VIRT_WRAPPER_REG_B703_688 VIRT_WRAPPER.REG_B[11].R /* Parameter_n Register */
#define VIRT_WRAPPER_REG_B719_704 VIRT_WRAPPER.REG_B[12].R /* Parameter_n Register */
#define VIRT_WRAPPER_REG_B735_720 VIRT_WRAPPER.REG_B[13].R /* Parameter_n Register */
#define VIRT_WRAPPER_REG_B751_736 VIRT_WRAPPER.REG_B[14].R /* Parameter_n Register */
#define VIRT_WRAPPER_REG_B767_752 VIRT_WRAPPER.REG_B[15].R /* Parameter_n Register */
#define VIRT_WRAPPER_REG_B783_768 VIRT_WRAPPER.REG_B[16].R /* Parameter_n Register */
#define VIRT_WRAPPER_REG_B799_784 VIRT_WRAPPER.REG_B[17].R /* Parameter_n Register */
#define VIRT_WRAPPER_REG_B815_800 VIRT_WRAPPER.REG_B[18].R /* Parameter_n Register */
#define VIRT_WRAPPER_REG_B831_816 VIRT_WRAPPER.REG_B[19].R /* Parameter_n Register */
#define VIRT_WRAPPER_REG_B847_832 VIRT_WRAPPER.REG_B[20].R /* Parameter_n Register */
#define VIRT_WRAPPER_REG_B863_848 VIRT_WRAPPER.REG_B[21].R /* Parameter_n Register */
#define VIRT_WRAPPER_REG_B879_864 VIRT_WRAPPER.REG_B[22].R /* Parameter_n Register */
#define VIRT_WRAPPER_REG_B895_880 VIRT_WRAPPER.REG_B[23].R /* Parameter_n Register */
#define VIRT_WRAPPER_REG_B911_896 VIRT_WRAPPER.REG_B[24].R /* Parameter_n Register */
#define VIRT_WRAPPER_REG_B927_912 VIRT_WRAPPER.REG_B[25].R /* Parameter_n Register */
#define VIRT_WRAPPER_REG_B943_928 VIRT_WRAPPER.REG_B[26].R /* Parameter_n Register */
#define VIRT_WRAPPER_REG_B959_944 VIRT_WRAPPER.REG_B[27].R /* Parameter_n Register */
#define VIRT_WRAPPER_REG_B975_960 VIRT_WRAPPER.REG_B[28].R /* Parameter_n Register */
#define VIRT_WRAPPER_REG_B991_976 VIRT_WRAPPER.REG_B[29].R /* Parameter_n Register */
#define VIRT_WRAPPER_REG_B1007_992 VIRT_WRAPPER.REG_B[30].R /* Parameter_n Register */
#define VIRT_WRAPPER_REG_B1023_1008 VIRT_WRAPPER.REG_B[31].R /* Parameter_n Register */
#define VIRT_WRAPPER_REG_C1039_1024 VIRT_WRAPPER.REG_C[0].R /* Parameter_n Register */
#define VIRT_WRAPPER_REG_D1055_1040 VIRT_WRAPPER.REG_D[0].R /* Parameter_n Register */

/* WKPU */
#define WKPU_NSR             WKPU.NSR.R                    /* NMI Status Flag Register */
#define WKPU_NCR             WKPU.NCR.R                    /* NMI Configuration Register */
#define WKPU_WISR            WKPU.WISR.R                   /* Wakeup/Interrupt Status Flag Register */
#define WKPU_IRER            WKPU.IRER.R                   /* Interrupt Request Enable Register */
#define WKPU_WRER            WKPU.WRER.R                   /* Wakeup Request Enable Register */
#define WKPU_WIREER          WKPU.WIREER.R                 /* Wakeup/Interrupt Rising-Edge Event Enable Register */
#define WKPU_WIFEER          WKPU.WIFEER.R                 /* Wakeup/Interrupt Falling-Edge Event Enable Register */
#define WKPU_WIFER           WKPU.WIFER.R                  /* Wakeup/Interrupt Filter Enable Register */
#define WKPU_WISR_64         WKPU.WISR_64.R                /* Wakeup/Interrupt Status Flag Register */
#define WKPU_IRER_64         WKPU.IRER_64.R                /* Interrupt Request Enable Register */
#define WKPU_WRER_64         WKPU.WRER_64.R                /* Wakeup Request Enable Register */
#define WKPU_WIREER_64       WKPU.WIREER_64.R              /* Wakeup/Interrupt Rising-Edge Event Enable Register */
#define WKPU_WIFEER_64       WKPU.WIFEER_64.R              /* Wakeup/Interrupt Falling-Edge Event Enable Register */
#define WKPU_WIFER_64        WKPU.WIFER_64.R               /* Wakeup/Interrupt Filter Enable Register */

/* XBIC */
#define XBIC_AXBS_MCR        XBIC_AXBS.MCR.R               /* XBIC Module Control */
#define XBIC_AXBS_EIR        XBIC_AXBS.EIR.R               /* XBIC Error Injection */
#define XBIC_AXBS_ESR        XBIC_AXBS.ESR.R               /* XBIC Error Status */
#define XBIC_AXBS_EAR        XBIC_AXBS.EAR.R               /* XBIC Error Address */

/* XRDC */
#define XRDC_CR              XRDC.CR.R                     /* Control */
#define XRDC_HWCFG0          XRDC.HWCFG0.R                 /* Hardware Configuration 0 */
#define XRDC_HWCFG1          XRDC.HWCFG1.R                 /* Hardware Configuration 1 */
#define XRDC_HWCFG2          XRDC.HWCFG2.R                 /* Hardware Configuration 2 */
#define XRDC_MDACFG0         XRDC.MDACFG[0].R              /* Master Domain Assignment Configuration */
#define XRDC_MDACFG1         XRDC.MDACFG[1].R              /* Master Domain Assignment Configuration */
#define XRDC_MDACFG2         XRDC.MDACFG[2].R              /* Master Domain Assignment Configuration */
#define XRDC_MDACFG3         XRDC.MDACFG[3].R              /* Master Domain Assignment Configuration */
#define XRDC_MRCFG0          XRDC.MRCFG[0].R               /* Memory Region Configuration */
#define XRDC_MRCFG1          XRDC.MRCFG[1].R               /* Memory Region Configuration */
#define XRDC_DERRLOC0        XRDC.DERRLOC[0].R             /* Domain Error Location */
#define XRDC_DERRLOC1        XRDC.DERRLOC[1].R             /* Domain Error Location */
#define XRDC_DERR_W0_0       XRDC.DERRW0[0].DERR_W0.R      /* Domain Error Word0 */
#define XRDC_DERR_W1_0       XRDC.DERRW0[0].DERR_W1.R      /* Domain Error Word1 */
#define XRDC_DERR_W3_0       XRDC.DERRW0[0].DERR_W3.R      /* Domain Error Word3 */
#define XRDC_DERR_W0_1       XRDC.DERRW0[1].DERR_W0.R      /* Domain Error Word0 */
#define XRDC_DERR_W1_1       XRDC.DERRW0[1].DERR_W1.R      /* Domain Error Word1 */
#define XRDC_DERR_W3_1       XRDC.DERRW0[1].DERR_W3.R      /* Domain Error Word3 */
#define XRDC_DERR_W0_16      XRDC.DERRW0[16].DERR_W0.R     /* Domain Error Word0 */
#define XRDC_DERR_W1_16      XRDC.DERRW0[16].DERR_W1.R     /* Domain Error Word1 */
#define XRDC_DERR_W3_16      XRDC.DERRW0[16].DERR_W3.R     /* Domain Error Word3 */
#define XRDC_DERR_W0_17      XRDC.DERRW0[17].DERR_W0.R     /* Domain Error Word0 */
#define XRDC_DERR_W1_17      XRDC.DERRW0[17].DERR_W1.R     /* Domain Error Word1 */
#define XRDC_DERR_W3_17      XRDC.DERRW0[17].DERR_W3.R     /* Domain Error Word3 */
#define XRDC_DERR_W0_18      XRDC.DERRW0[18].DERR_W0.R     /* Domain Error Word0 */
#define XRDC_DERR_W1_18      XRDC.DERRW0[18].DERR_W1.R     /* Domain Error Word1 */
#define XRDC_DERR_W3_18      XRDC.DERRW0[18].DERR_W3.R     /* Domain Error Word3 */
#define XRDC_PID0            XRDC.PID[0].R                 /* Process Identifier */
#define XRDC_PID3            XRDC.PID[3].R                 /* Process Identifier */
#define XRDC_MDA_W0_0_DFMT0  XRDC.MDA_W0_0_DFMT0.R         /* Master Domain Assignment */
#define XRDC_MDA_W0_1_DFMT1  XRDC.MDA_W0_1_DFMT1.R         /* Master Domain Assignment */
#define XRDC_MDA_W0_2_DFMT1  XRDC.MDA_W0_2_DFMT1.R         /* Master Domain Assignment */
#define XRDC_MDA_W0_3_DFMT0  XRDC.MDA_W0_3_DFMT0.R         /* Master Domain Assignment */
#define XRDC_PDAC_W0_32      XRDC.PDAC_SLOT[0].PDACN[32].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_32      XRDC.PDAC_SLOT[0].PDACN[32].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_33      XRDC.PDAC_SLOT[0].PDACN[33].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_33      XRDC.PDAC_SLOT[0].PDACN[33].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_34      XRDC.PDAC_SLOT[0].PDACN[34].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_34      XRDC.PDAC_SLOT[0].PDACN[34].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_35      XRDC.PDAC_SLOT[0].PDACN[35].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_35      XRDC.PDAC_SLOT[0].PDACN[35].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_36      XRDC.PDAC_SLOT[0].PDACN[36].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_36      XRDC.PDAC_SLOT[0].PDACN[36].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_38      XRDC.PDAC_SLOT[0].PDACN[38].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_38      XRDC.PDAC_SLOT[0].PDACN[38].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_39      XRDC.PDAC_SLOT[0].PDACN[39].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_39      XRDC.PDAC_SLOT[0].PDACN[39].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_40      XRDC.PDAC_SLOT[0].PDACN[40].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_40      XRDC.PDAC_SLOT[0].PDACN[40].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_41      XRDC.PDAC_SLOT[0].PDACN[41].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_41      XRDC.PDAC_SLOT[0].PDACN[41].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_42      XRDC.PDAC_SLOT[0].PDACN[42].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_42      XRDC.PDAC_SLOT[0].PDACN[42].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_44      XRDC.PDAC_SLOT[0].PDACN[44].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_44      XRDC.PDAC_SLOT[0].PDACN[44].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_45      XRDC.PDAC_SLOT[0].PDACN[45].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_45      XRDC.PDAC_SLOT[0].PDACN[45].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_46      XRDC.PDAC_SLOT[0].PDACN[46].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_46      XRDC.PDAC_SLOT[0].PDACN[46].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_47      XRDC.PDAC_SLOT[0].PDACN[47].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_47      XRDC.PDAC_SLOT[0].PDACN[47].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_128     XRDC.PDAC_SLOT[1].PDACN[0].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_128     XRDC.PDAC_SLOT[1].PDACN[0].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_129     XRDC.PDAC_SLOT[1].PDACN[1].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_129     XRDC.PDAC_SLOT[1].PDACN[1].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_130     XRDC.PDAC_SLOT[1].PDACN[2].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_130     XRDC.PDAC_SLOT[1].PDACN[2].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_131     XRDC.PDAC_SLOT[1].PDACN[3].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_131     XRDC.PDAC_SLOT[1].PDACN[3].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_132     XRDC.PDAC_SLOT[1].PDACN[4].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_132     XRDC.PDAC_SLOT[1].PDACN[4].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_133     XRDC.PDAC_SLOT[1].PDACN[5].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_133     XRDC.PDAC_SLOT[1].PDACN[5].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_134     XRDC.PDAC_SLOT[1].PDACN[6].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_134     XRDC.PDAC_SLOT[1].PDACN[6].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_135     XRDC.PDAC_SLOT[1].PDACN[7].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_135     XRDC.PDAC_SLOT[1].PDACN[7].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_136     XRDC.PDAC_SLOT[1].PDACN[8].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_136     XRDC.PDAC_SLOT[1].PDACN[8].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_137     XRDC.PDAC_SLOT[1].PDACN[9].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_137     XRDC.PDAC_SLOT[1].PDACN[9].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_138     XRDC.PDAC_SLOT[1].PDACN[10].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_138     XRDC.PDAC_SLOT[1].PDACN[10].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_139     XRDC.PDAC_SLOT[1].PDACN[11].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_139     XRDC.PDAC_SLOT[1].PDACN[11].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_140     XRDC.PDAC_SLOT[1].PDACN[12].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_140     XRDC.PDAC_SLOT[1].PDACN[12].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_141     XRDC.PDAC_SLOT[1].PDACN[13].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_141     XRDC.PDAC_SLOT[1].PDACN[13].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_142     XRDC.PDAC_SLOT[1].PDACN[14].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_142     XRDC.PDAC_SLOT[1].PDACN[14].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_143     XRDC.PDAC_SLOT[1].PDACN[15].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_143     XRDC.PDAC_SLOT[1].PDACN[15].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_144     XRDC.PDAC_SLOT[1].PDACN[16].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_144     XRDC.PDAC_SLOT[1].PDACN[16].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_145     XRDC.PDAC_SLOT[1].PDACN[17].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_145     XRDC.PDAC_SLOT[1].PDACN[17].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_146     XRDC.PDAC_SLOT[1].PDACN[18].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_146     XRDC.PDAC_SLOT[1].PDACN[18].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_147     XRDC.PDAC_SLOT[1].PDACN[19].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_147     XRDC.PDAC_SLOT[1].PDACN[19].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_148     XRDC.PDAC_SLOT[1].PDACN[20].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_148     XRDC.PDAC_SLOT[1].PDACN[20].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_149     XRDC.PDAC_SLOT[1].PDACN[21].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_149     XRDC.PDAC_SLOT[1].PDACN[21].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_150     XRDC.PDAC_SLOT[1].PDACN[22].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_150     XRDC.PDAC_SLOT[1].PDACN[22].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_151     XRDC.PDAC_SLOT[1].PDACN[23].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_151     XRDC.PDAC_SLOT[1].PDACN[23].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_152     XRDC.PDAC_SLOT[1].PDACN[24].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_152     XRDC.PDAC_SLOT[1].PDACN[24].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_153     XRDC.PDAC_SLOT[1].PDACN[25].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_153     XRDC.PDAC_SLOT[1].PDACN[25].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_154     XRDC.PDAC_SLOT[1].PDACN[26].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_154     XRDC.PDAC_SLOT[1].PDACN[26].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_155     XRDC.PDAC_SLOT[1].PDACN[27].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_155     XRDC.PDAC_SLOT[1].PDACN[27].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_156     XRDC.PDAC_SLOT[1].PDACN[28].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_156     XRDC.PDAC_SLOT[1].PDACN[28].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_157     XRDC.PDAC_SLOT[1].PDACN[29].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_157     XRDC.PDAC_SLOT[1].PDACN[29].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_158     XRDC.PDAC_SLOT[1].PDACN[30].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_158     XRDC.PDAC_SLOT[1].PDACN[30].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_159     XRDC.PDAC_SLOT[1].PDACN[31].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_159     XRDC.PDAC_SLOT[1].PDACN[31].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_160     XRDC.PDAC_SLOT[1].PDACN[32].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_160     XRDC.PDAC_SLOT[1].PDACN[32].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_161     XRDC.PDAC_SLOT[1].PDACN[33].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_161     XRDC.PDAC_SLOT[1].PDACN[33].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_162     XRDC.PDAC_SLOT[1].PDACN[34].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_162     XRDC.PDAC_SLOT[1].PDACN[34].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_163     XRDC.PDAC_SLOT[1].PDACN[35].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_163     XRDC.PDAC_SLOT[1].PDACN[35].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_164     XRDC.PDAC_SLOT[1].PDACN[36].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_164     XRDC.PDAC_SLOT[1].PDACN[36].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_165     XRDC.PDAC_SLOT[1].PDACN[37].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_165     XRDC.PDAC_SLOT[1].PDACN[37].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_166     XRDC.PDAC_SLOT[1].PDACN[38].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_166     XRDC.PDAC_SLOT[1].PDACN[38].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_167     XRDC.PDAC_SLOT[1].PDACN[39].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_167     XRDC.PDAC_SLOT[1].PDACN[39].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_168     XRDC.PDAC_SLOT[1].PDACN[40].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_168     XRDC.PDAC_SLOT[1].PDACN[40].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_169     XRDC.PDAC_SLOT[1].PDACN[41].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_169     XRDC.PDAC_SLOT[1].PDACN[41].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_170     XRDC.PDAC_SLOT[1].PDACN[42].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_170     XRDC.PDAC_SLOT[1].PDACN[42].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_171     XRDC.PDAC_SLOT[1].PDACN[43].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_171     XRDC.PDAC_SLOT[1].PDACN[43].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_173     XRDC.PDAC_SLOT[1].PDACN[45].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_173     XRDC.PDAC_SLOT[1].PDACN[45].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_175     XRDC.PDAC_SLOT[1].PDACN[47].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_175     XRDC.PDAC_SLOT[1].PDACN[47].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_177     XRDC.PDAC_SLOT[1].PDACN[49].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_177     XRDC.PDAC_SLOT[1].PDACN[49].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_178     XRDC.PDAC_SLOT[1].PDACN[50].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_178     XRDC.PDAC_SLOT[1].PDACN[50].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_179     XRDC.PDAC_SLOT[1].PDACN[51].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_179     XRDC.PDAC_SLOT[1].PDACN[51].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_180     XRDC.PDAC_SLOT[1].PDACN[52].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_180     XRDC.PDAC_SLOT[1].PDACN[52].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_181     XRDC.PDAC_SLOT[1].PDACN[53].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_181     XRDC.PDAC_SLOT[1].PDACN[53].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_182     XRDC.PDAC_SLOT[1].PDACN[54].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_182     XRDC.PDAC_SLOT[1].PDACN[54].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_183     XRDC.PDAC_SLOT[1].PDACN[55].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_183     XRDC.PDAC_SLOT[1].PDACN[55].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_184     XRDC.PDAC_SLOT[1].PDACN[56].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_184     XRDC.PDAC_SLOT[1].PDACN[56].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_186     XRDC.PDAC_SLOT[1].PDACN[58].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_186     XRDC.PDAC_SLOT[1].PDACN[58].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_187     XRDC.PDAC_SLOT[1].PDACN[59].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_187     XRDC.PDAC_SLOT[1].PDACN[59].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_188     XRDC.PDAC_SLOT[1].PDACN[60].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_188     XRDC.PDAC_SLOT[1].PDACN[60].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_191     XRDC.PDAC_SLOT[1].PDACN[63].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_191     XRDC.PDAC_SLOT[1].PDACN[63].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_193     XRDC.PDAC_SLOT[1].PDACN[65].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_193     XRDC.PDAC_SLOT[1].PDACN[65].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_194     XRDC.PDAC_SLOT[1].PDACN[66].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_194     XRDC.PDAC_SLOT[1].PDACN[66].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_195     XRDC.PDAC_SLOT[1].PDACN[67].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_195     XRDC.PDAC_SLOT[1].PDACN[67].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_196     XRDC.PDAC_SLOT[1].PDACN[68].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_196     XRDC.PDAC_SLOT[1].PDACN[68].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_197     XRDC.PDAC_SLOT[1].PDACN[69].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_197     XRDC.PDAC_SLOT[1].PDACN[69].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_198     XRDC.PDAC_SLOT[1].PDACN[70].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_198     XRDC.PDAC_SLOT[1].PDACN[70].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_201     XRDC.PDAC_SLOT[1].PDACN[73].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_201     XRDC.PDAC_SLOT[1].PDACN[73].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_202     XRDC.PDAC_SLOT[1].PDACN[74].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_202     XRDC.PDAC_SLOT[1].PDACN[74].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_203     XRDC.PDAC_SLOT[1].PDACN[75].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_203     XRDC.PDAC_SLOT[1].PDACN[75].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_204     XRDC.PDAC_SLOT[1].PDACN[76].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_204     XRDC.PDAC_SLOT[1].PDACN[76].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_205     XRDC.PDAC_SLOT[1].PDACN[77].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_205     XRDC.PDAC_SLOT[1].PDACN[77].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_206     XRDC.PDAC_SLOT[1].PDACN[78].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_206     XRDC.PDAC_SLOT[1].PDACN[78].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_207     XRDC.PDAC_SLOT[1].PDACN[79].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_207     XRDC.PDAC_SLOT[1].PDACN[79].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_208     XRDC.PDAC_SLOT[1].PDACN[80].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_208     XRDC.PDAC_SLOT[1].PDACN[80].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_209     XRDC.PDAC_SLOT[1].PDACN[81].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_209     XRDC.PDAC_SLOT[1].PDACN[81].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_212     XRDC.PDAC_SLOT[1].PDACN[84].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_212     XRDC.PDAC_SLOT[1].PDACN[84].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_213     XRDC.PDAC_SLOT[1].PDACN[85].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_213     XRDC.PDAC_SLOT[1].PDACN[85].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_214     XRDC.PDAC_SLOT[1].PDACN[86].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_214     XRDC.PDAC_SLOT[1].PDACN[86].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_215     XRDC.PDAC_SLOT[1].PDACN[87].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_215     XRDC.PDAC_SLOT[1].PDACN[87].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_216     XRDC.PDAC_SLOT[1].PDACN[88].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_216     XRDC.PDAC_SLOT[1].PDACN[88].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_217     XRDC.PDAC_SLOT[1].PDACN[89].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_217     XRDC.PDAC_SLOT[1].PDACN[89].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_219     XRDC.PDAC_SLOT[1].PDACN[91].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_219     XRDC.PDAC_SLOT[1].PDACN[91].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_220     XRDC.PDAC_SLOT[1].PDACN[92].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_220     XRDC.PDAC_SLOT[1].PDACN[92].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_221     XRDC.PDAC_SLOT[1].PDACN[93].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_221     XRDC.PDAC_SLOT[1].PDACN[93].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_223     XRDC.PDAC_SLOT[1].PDACN[95].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_223     XRDC.PDAC_SLOT[1].PDACN[95].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_224     XRDC.PDAC_SLOT[1].PDACN[96].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_224     XRDC.PDAC_SLOT[1].PDACN[96].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_225     XRDC.PDAC_SLOT[1].PDACN[97].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_225     XRDC.PDAC_SLOT[1].PDACN[97].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_226     XRDC.PDAC_SLOT[1].PDACN[98].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_226     XRDC.PDAC_SLOT[1].PDACN[98].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_227     XRDC.PDAC_SLOT[1].PDACN[99].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_227     XRDC.PDAC_SLOT[1].PDACN[99].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_229     XRDC.PDAC_SLOT[1].PDACN[101].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_229     XRDC.PDAC_SLOT[1].PDACN[101].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_230     XRDC.PDAC_SLOT[1].PDACN[102].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_230     XRDC.PDAC_SLOT[1].PDACN[102].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_231     XRDC.PDAC_SLOT[1].PDACN[103].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_231     XRDC.PDAC_SLOT[1].PDACN[103].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_232     XRDC.PDAC_SLOT[1].PDACN[104].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_232     XRDC.PDAC_SLOT[1].PDACN[104].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_233     XRDC.PDAC_SLOT[1].PDACN[105].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_233     XRDC.PDAC_SLOT[1].PDACN[105].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_234     XRDC.PDAC_SLOT[1].PDACN[106].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_234     XRDC.PDAC_SLOT[1].PDACN[106].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_235     XRDC.PDAC_SLOT[1].PDACN[107].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_235     XRDC.PDAC_SLOT[1].PDACN[107].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_236     XRDC.PDAC_SLOT[1].PDACN[108].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_236     XRDC.PDAC_SLOT[1].PDACN[108].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W0_238     XRDC.PDAC_SLOT[1].PDACN[110].PDAC_W0.R /* Peripheral Domain Access Control */
#define XRDC_PDAC_W1_238     XRDC.PDAC_SLOT[1].PDACN[110].PDAC_W1.R /* Peripheral Domain Access Control */
#define XRDC_MRGD_W0_0       XRDC.MRCN[0].MRGDN[0].XRDC_MRGD_W0.R /* Memory Region Descriptor */
#define XRDC_MRGD_W1_0       XRDC.MRCN[0].MRGDN[0].XRDC_MRGD_W1.R /* Memory Region Descriptor */
#define XRDC_MRGD_W2_0       XRDC.MRCN[0].MRGDN[0].XRDC_MRGD_W2.R /* Memory Region Descriptor */
#define XRDC_MRGD_W3_0       XRDC.MRCN[0].MRGDN[0].XRDC_MRGD_W3.R /* Memory Region Descriptor */
#define XRDC_MRGD_W0_1       XRDC.MRCN[0].MRGDN[1].XRDC_MRGD_W0.R /* Memory Region Descriptor */
#define XRDC_MRGD_W1_1       XRDC.MRCN[0].MRGDN[1].XRDC_MRGD_W1.R /* Memory Region Descriptor */
#define XRDC_MRGD_W2_1       XRDC.MRCN[0].MRGDN[1].XRDC_MRGD_W2.R /* Memory Region Descriptor */
#define XRDC_MRGD_W3_1       XRDC.MRCN[0].MRGDN[1].XRDC_MRGD_W3.R /* Memory Region Descriptor */
#define XRDC_MRGD_W0_2       XRDC.MRCN[0].MRGDN[2].XRDC_MRGD_W0.R /* Memory Region Descriptor */
#define XRDC_MRGD_W1_2       XRDC.MRCN[0].MRGDN[2].XRDC_MRGD_W1.R /* Memory Region Descriptor */
#define XRDC_MRGD_W2_2       XRDC.MRCN[0].MRGDN[2].XRDC_MRGD_W2.R /* Memory Region Descriptor */
#define XRDC_MRGD_W3_2       XRDC.MRCN[0].MRGDN[2].XRDC_MRGD_W3.R /* Memory Region Descriptor */
#define XRDC_MRGD_W0_3       XRDC.MRCN[0].MRGDN[3].XRDC_MRGD_W0.R /* Memory Region Descriptor */
#define XRDC_MRGD_W1_3       XRDC.MRCN[0].MRGDN[3].XRDC_MRGD_W1.R /* Memory Region Descriptor */
#define XRDC_MRGD_W2_3       XRDC.MRCN[0].MRGDN[3].XRDC_MRGD_W2.R /* Memory Region Descriptor */
#define XRDC_MRGD_W3_3       XRDC.MRCN[0].MRGDN[3].XRDC_MRGD_W3.R /* Memory Region Descriptor */
#define XRDC_MRGD_W0_4       XRDC.MRCN[0].MRGDN[4].XRDC_MRGD_W0.R /* Memory Region Descriptor */
#define XRDC_MRGD_W1_4       XRDC.MRCN[0].MRGDN[4].XRDC_MRGD_W1.R /* Memory Region Descriptor */
#define XRDC_MRGD_W2_4       XRDC.MRCN[0].MRGDN[4].XRDC_MRGD_W2.R /* Memory Region Descriptor */
#define XRDC_MRGD_W3_4       XRDC.MRCN[0].MRGDN[4].XRDC_MRGD_W3.R /* Memory Region Descriptor */
#define XRDC_MRGD_W0_5       XRDC.MRCN[0].MRGDN[5].XRDC_MRGD_W0.R /* Memory Region Descriptor */
#define XRDC_MRGD_W1_5       XRDC.MRCN[0].MRGDN[5].XRDC_MRGD_W1.R /* Memory Region Descriptor */
#define XRDC_MRGD_W2_5       XRDC.MRCN[0].MRGDN[5].XRDC_MRGD_W2.R /* Memory Region Descriptor */
#define XRDC_MRGD_W3_5       XRDC.MRCN[0].MRGDN[5].XRDC_MRGD_W3.R /* Memory Region Descriptor */
#define XRDC_MRGD_W0_6       XRDC.MRCN[0].MRGDN[6].XRDC_MRGD_W0.R /* Memory Region Descriptor */
#define XRDC_MRGD_W1_6       XRDC.MRCN[0].MRGDN[6].XRDC_MRGD_W1.R /* Memory Region Descriptor */
#define XRDC_MRGD_W2_6       XRDC.MRCN[0].MRGDN[6].XRDC_MRGD_W2.R /* Memory Region Descriptor */
#define XRDC_MRGD_W3_6       XRDC.MRCN[0].MRGDN[6].XRDC_MRGD_W3.R /* Memory Region Descriptor */
#define XRDC_MRGD_W0_7       XRDC.MRCN[0].MRGDN[7].XRDC_MRGD_W0.R /* Memory Region Descriptor */
#define XRDC_MRGD_W1_7       XRDC.MRCN[0].MRGDN[7].XRDC_MRGD_W1.R /* Memory Region Descriptor */
#define XRDC_MRGD_W2_7       XRDC.MRCN[0].MRGDN[7].XRDC_MRGD_W2.R /* Memory Region Descriptor */
#define XRDC_MRGD_W3_7       XRDC.MRCN[0].MRGDN[7].XRDC_MRGD_W3.R /* Memory Region Descriptor */
#define XRDC_MRGD_W0_16      XRDC.MRCN[1].MRGDN[0].XRDC_MRGD_W0.R /* Memory Region Descriptor */
#define XRDC_MRGD_W1_16      XRDC.MRCN[1].MRGDN[0].XRDC_MRGD_W1.R /* Memory Region Descriptor */
#define XRDC_MRGD_W2_16      XRDC.MRCN[1].MRGDN[0].XRDC_MRGD_W2.R /* Memory Region Descriptor */
#define XRDC_MRGD_W3_16      XRDC.MRCN[1].MRGDN[0].XRDC_MRGD_W3.R /* Memory Region Descriptor */
#define XRDC_MRGD_W0_17      XRDC.MRCN[1].MRGDN[1].XRDC_MRGD_W0.R /* Memory Region Descriptor */
#define XRDC_MRGD_W1_17      XRDC.MRCN[1].MRGDN[1].XRDC_MRGD_W1.R /* Memory Region Descriptor */
#define XRDC_MRGD_W2_17      XRDC.MRCN[1].MRGDN[1].XRDC_MRGD_W2.R /* Memory Region Descriptor */
#define XRDC_MRGD_W3_17      XRDC.MRCN[1].MRGDN[1].XRDC_MRGD_W3.R /* Memory Region Descriptor */
#define XRDC_MRGD_W0_18      XRDC.MRCN[1].MRGDN[2].XRDC_MRGD_W0.R /* Memory Region Descriptor */
#define XRDC_MRGD_W1_18      XRDC.MRCN[1].MRGDN[2].XRDC_MRGD_W1.R /* Memory Region Descriptor */
#define XRDC_MRGD_W2_18      XRDC.MRCN[1].MRGDN[2].XRDC_MRGD_W2.R /* Memory Region Descriptor */
#define XRDC_MRGD_W3_18      XRDC.MRCN[1].MRGDN[2].XRDC_MRGD_W3.R /* Memory Region Descriptor */
#define XRDC_MRGD_W0_19      XRDC.MRCN[1].MRGDN[3].XRDC_MRGD_W0.R /* Memory Region Descriptor */
#define XRDC_MRGD_W1_19      XRDC.MRCN[1].MRGDN[3].XRDC_MRGD_W1.R /* Memory Region Descriptor */
#define XRDC_MRGD_W2_19      XRDC.MRCN[1].MRGDN[3].XRDC_MRGD_W2.R /* Memory Region Descriptor */
#define XRDC_MRGD_W3_19      XRDC.MRCN[1].MRGDN[3].XRDC_MRGD_W3.R /* Memory Region Descriptor */
#define XRDC_MRGD_W0_20      XRDC.MRCN[1].MRGDN[4].XRDC_MRGD_W0.R /* Memory Region Descriptor */
#define XRDC_MRGD_W1_20      XRDC.MRCN[1].MRGDN[4].XRDC_MRGD_W1.R /* Memory Region Descriptor */
#define XRDC_MRGD_W2_20      XRDC.MRCN[1].MRGDN[4].XRDC_MRGD_W2.R /* Memory Region Descriptor */
#define XRDC_MRGD_W3_20      XRDC.MRCN[1].MRGDN[4].XRDC_MRGD_W3.R /* Memory Region Descriptor */
#define XRDC_MRGD_W0_21      XRDC.MRCN[1].MRGDN[5].XRDC_MRGD_W0.R /* Memory Region Descriptor */
#define XRDC_MRGD_W1_21      XRDC.MRCN[1].MRGDN[5].XRDC_MRGD_W1.R /* Memory Region Descriptor */
#define XRDC_MRGD_W2_21      XRDC.MRCN[1].MRGDN[5].XRDC_MRGD_W2.R /* Memory Region Descriptor */
#define XRDC_MRGD_W3_21      XRDC.MRCN[1].MRGDN[5].XRDC_MRGD_W3.R /* Memory Region Descriptor */
#define XRDC_MRGD_W0_22      XRDC.MRCN[1].MRGDN[6].XRDC_MRGD_W0.R /* Memory Region Descriptor */
#define XRDC_MRGD_W1_22      XRDC.MRCN[1].MRGDN[6].XRDC_MRGD_W1.R /* Memory Region Descriptor */
#define XRDC_MRGD_W2_22      XRDC.MRCN[1].MRGDN[6].XRDC_MRGD_W2.R /* Memory Region Descriptor */
#define XRDC_MRGD_W3_22      XRDC.MRCN[1].MRGDN[6].XRDC_MRGD_W3.R /* Memory Region Descriptor */
#define XRDC_MRGD_W0_23      XRDC.MRCN[1].MRGDN[7].XRDC_MRGD_W0.R /* Memory Region Descriptor */
#define XRDC_MRGD_W1_23      XRDC.MRCN[1].MRGDN[7].XRDC_MRGD_W1.R /* Memory Region Descriptor */
#define XRDC_MRGD_W2_23      XRDC.MRCN[1].MRGDN[7].XRDC_MRGD_W2.R /* Memory Region Descriptor */
#define XRDC_MRGD_W3_23      XRDC.MRCN[1].MRGDN[7].XRDC_MRGD_W3.R /* Memory Region Descriptor */

/* eDMA */
#define EDMA_CSR             EDMA.CSR.R                    /* Management Page Control */
#define EDMA_ES              EDMA.ES.R                     /* Management Page Error Status */
#define EDMA_INT             EDMA.INT.R                    /* Management Page Interrupt Request Status */
#define EDMA_HRS             EDMA.HRS.R                    /* Management Page Hardware Request Status */
#define EDMA_CH0_GRPRI       EDMA.CH_GRPRI[0].R            /* Channel Arbitration Group */
#define EDMA_CH1_GRPRI       EDMA.CH_GRPRI[1].R            /* Channel Arbitration Group */
#define EDMA_CH2_GRPRI       EDMA.CH_GRPRI[2].R            /* Channel Arbitration Group */
#define EDMA_CH3_GRPRI       EDMA.CH_GRPRI[3].R            /* Channel Arbitration Group */
#define EDMA_CH4_GRPRI       EDMA.CH_GRPRI[4].R            /* Channel Arbitration Group */
#define EDMA_CH5_GRPRI       EDMA.CH_GRPRI[5].R            /* Channel Arbitration Group */
#define EDMA_CH6_GRPRI       EDMA.CH_GRPRI[6].R            /* Channel Arbitration Group */
#define EDMA_CH7_GRPRI       EDMA.CH_GRPRI[7].R            /* Channel Arbitration Group */
#define EDMA_CH8_GRPRI       EDMA.CH_GRPRI[8].R            /* Channel Arbitration Group */
#define EDMA_CH9_GRPRI       EDMA.CH_GRPRI[9].R            /* Channel Arbitration Group */
#define EDMA_CH10_GRPRI      EDMA.CH_GRPRI[10].R           /* Channel Arbitration Group */
#define EDMA_CH11_GRPRI      EDMA.CH_GRPRI[11].R           /* Channel Arbitration Group */

/* eMIOS_0 */
#define EMIOS_0_MCR          EMIOS_0.MCR.R                 /* Module Configuration */
#define EMIOS_0_GFLAG        EMIOS_0.GFLAG.R               /* Global Flag */
#define EMIOS_0_OUDIS        EMIOS_0.OUDIS.R               /* Output Update Disable */
#define EMIOS_0_UCDIS        EMIOS_0.UCDIS.R               /* Disable Channel */
#define EMIOS_0_A0           EMIOS_0.UC[0].A.R             /* UC A 0 */
#define EMIOS_0_B0           EMIOS_0.UC[0].B.R             /* UC B 0 */
#define EMIOS_0_CNT0         EMIOS_0.UC[0].CNT.R           /* UC Counter 0 */
#define EMIOS_0_C0           EMIOS_0.UC[0].C.R             /* UC Control 0 */
#define EMIOS_0_S0           EMIOS_0.UC[0].S.R             /* UC Status 0 */
#define EMIOS_0_ALTA0        EMIOS_0.UC[0].ALTA.R          /* Alternate Address 0 */
#define EMIOS_0_C2_0         EMIOS_0.UC[0].C2.R            /* UC Control 2 0 */
#define EMIOS_0_A1           EMIOS_0.UC[1].A.R             /* UC A 1 */
#define EMIOS_0_B1           EMIOS_0.UC[1].B.R             /* UC B 1 */
#define EMIOS_0_CNT1         EMIOS_0.UC[1].CNT.R           /* UC Counter 1 */
#define EMIOS_0_C1           EMIOS_0.UC[1].C.R             /* UC Control 1 */
#define EMIOS_0_S1           EMIOS_0.UC[1].S.R             /* UC Status 1 */
#define EMIOS_0_ALTA1        EMIOS_0.UC[1].ALTA.R          /* Alternate Address 1 */
#define EMIOS_0_C2_1         EMIOS_0.UC[1].C2.R            /* UC Control 2 1 */
#define EMIOS_0_A2           EMIOS_0.UC[2].A.R             /* UC A 2 */
#define EMIOS_0_B2           EMIOS_0.UC[2].B.R             /* UC B 2 */
#define EMIOS_0_CNT2         EMIOS_0.UC[2].CNT.R           /* UC Counter 2 */
#define EMIOS_0_C2           EMIOS_0.UC[2].C.R             /* UC Control 2 */
#define EMIOS_0_S2           EMIOS_0.UC[2].S.R             /* UC Status 2 */
#define EMIOS_0_ALTA2        EMIOS_0.UC[2].ALTA.R          /* Alternate Address 2 */
#define EMIOS_0_C2_2         EMIOS_0.UC[2].C2.R            /* UC Control 2 2 */
#define EMIOS_0_A3           EMIOS_0.UC[3].A.R             /* UC A 3 */
#define EMIOS_0_B3           EMIOS_0.UC[3].B.R             /* UC B 3 */
#define EMIOS_0_CNT3         EMIOS_0.UC[3].CNT.R           /* UC Counter 3 */
#define EMIOS_0_C3           EMIOS_0.UC[3].C.R             /* UC Control 3 */
#define EMIOS_0_S3           EMIOS_0.UC[3].S.R             /* UC Status 3 */
#define EMIOS_0_ALTA3        EMIOS_0.UC[3].ALTA.R          /* Alternate Address 3 */
#define EMIOS_0_C2_3         EMIOS_0.UC[3].C2.R            /* UC Control 2 3 */
#define EMIOS_0_A4           EMIOS_0.UC[4].A.R             /* UC A 4 */
#define EMIOS_0_B4           EMIOS_0.UC[4].B.R             /* UC B 4 */
#define EMIOS_0_CNT4         EMIOS_0.UC[4].CNT.R           /* UC Counter 4 */
#define EMIOS_0_C4           EMIOS_0.UC[4].C.R             /* UC Control 4 */
#define EMIOS_0_S4           EMIOS_0.UC[4].S.R             /* UC Status 4 */
#define EMIOS_0_ALTA4        EMIOS_0.UC[4].ALTA.R          /* Alternate Address 4 */
#define EMIOS_0_C2_4         EMIOS_0.UC[4].C2.R            /* UC Control 2 4 */
#define EMIOS_0_A5           EMIOS_0.UC[5].A.R             /* UC A 5 */
#define EMIOS_0_B5           EMIOS_0.UC[5].B.R             /* UC B 5 */
#define EMIOS_0_CNT5         EMIOS_0.UC[5].CNT.R           /* UC Counter 5 */
#define EMIOS_0_C5           EMIOS_0.UC[5].C.R             /* UC Control 5 */
#define EMIOS_0_S5           EMIOS_0.UC[5].S.R             /* UC Status 5 */
#define EMIOS_0_ALTA5        EMIOS_0.UC[5].ALTA.R          /* Alternate Address 5 */
#define EMIOS_0_C2_5         EMIOS_0.UC[5].C2.R            /* UC Control 2 5 */
#define EMIOS_0_A6           EMIOS_0.UC[6].A.R             /* UC A 6 */
#define EMIOS_0_B6           EMIOS_0.UC[6].B.R             /* UC B 6 */
#define EMIOS_0_CNT6         EMIOS_0.UC[6].CNT.R           /* UC Counter 6 */
#define EMIOS_0_C6           EMIOS_0.UC[6].C.R             /* UC Control 6 */
#define EMIOS_0_S6           EMIOS_0.UC[6].S.R             /* UC Status 6 */
#define EMIOS_0_ALTA6        EMIOS_0.UC[6].ALTA.R          /* Alternate Address 6 */
#define EMIOS_0_C2_6         EMIOS_0.UC[6].C2.R            /* UC Control 2 6 */
#define EMIOS_0_A7           EMIOS_0.UC[7].A.R             /* UC A 7 */
#define EMIOS_0_B7           EMIOS_0.UC[7].B.R             /* UC B 7 */
#define EMIOS_0_CNT7         EMIOS_0.UC[7].CNT.R           /* UC Counter 7 */
#define EMIOS_0_C7           EMIOS_0.UC[7].C.R             /* UC Control 7 */
#define EMIOS_0_S7           EMIOS_0.UC[7].S.R             /* UC Status 7 */
#define EMIOS_0_ALTA7        EMIOS_0.UC[7].ALTA.R          /* Alternate Address 7 */
#define EMIOS_0_C2_7         EMIOS_0.UC[7].C2.R            /* UC Control 2 7 */
#define EMIOS_0_A8           EMIOS_0.UC[8].A.R             /* UC A 8 */
#define EMIOS_0_B8           EMIOS_0.UC[8].B.R             /* UC B 8 */
#define EMIOS_0_CNT8         EMIOS_0.UC[8].CNT.R           /* UC Counter 8 */
#define EMIOS_0_C8           EMIOS_0.UC[8].C.R             /* UC Control 8 */
#define EMIOS_0_S8           EMIOS_0.UC[8].S.R             /* UC Status 8 */
#define EMIOS_0_ALTA8        EMIOS_0.UC[8].ALTA.R          /* Alternate Address 8 */
#define EMIOS_0_C2_8         EMIOS_0.UC[8].C2.R            /* UC Control 2 8 */
#define EMIOS_0_A9           EMIOS_0.UC[9].A.R             /* UC A 9 */
#define EMIOS_0_B9           EMIOS_0.UC[9].B.R             /* UC B 9 */
#define EMIOS_0_C9           EMIOS_0.UC[9].C.R             /* UC Control 9 */
#define EMIOS_0_S9           EMIOS_0.UC[9].S.R             /* UC Status 9 */
#define EMIOS_0_ALTA9        EMIOS_0.UC[9].ALTA.R          /* Alternate Address 9 */
#define EMIOS_0_C2_9         EMIOS_0.UC[9].C2.R            /* UC Control 2 9 */
#define EMIOS_0_A10          EMIOS_0.UC[10].A.R            /* UC A 10 */
#define EMIOS_0_B10          EMIOS_0.UC[10].B.R            /* UC B 10 */
#define EMIOS_0_C10          EMIOS_0.UC[10].C.R            /* UC Control 10 */
#define EMIOS_0_S10          EMIOS_0.UC[10].S.R            /* UC Status 10 */
#define EMIOS_0_ALTA10       EMIOS_0.UC[10].ALTA.R         /* Alternate Address 10 */
#define EMIOS_0_C2_10        EMIOS_0.UC[10].C2.R           /* UC Control 2 10 */
#define EMIOS_0_A11          EMIOS_0.UC[11].A.R            /* UC A 11 */
#define EMIOS_0_B11          EMIOS_0.UC[11].B.R            /* UC B 11 */
#define EMIOS_0_C11          EMIOS_0.UC[11].C.R            /* UC Control 11 */
#define EMIOS_0_S11          EMIOS_0.UC[11].S.R            /* UC Status 11 */
#define EMIOS_0_ALTA11       EMIOS_0.UC[11].ALTA.R         /* Alternate Address 11 */
#define EMIOS_0_C2_11        EMIOS_0.UC[11].C2.R           /* UC Control 2 11 */
#define EMIOS_0_A12          EMIOS_0.UC[12].A.R            /* UC A 12 */
#define EMIOS_0_B12          EMIOS_0.UC[12].B.R            /* UC B 12 */
#define EMIOS_0_C12          EMIOS_0.UC[12].C.R            /* UC Control 12 */
#define EMIOS_0_S12          EMIOS_0.UC[12].S.R            /* UC Status 12 */
#define EMIOS_0_ALTA12       EMIOS_0.UC[12].ALTA.R         /* Alternate Address 12 */
#define EMIOS_0_C2_12        EMIOS_0.UC[12].C2.R           /* UC Control 2 12 */
#define EMIOS_0_A13          EMIOS_0.UC[13].A.R            /* UC A 13 */
#define EMIOS_0_B13          EMIOS_0.UC[13].B.R            /* UC B 13 */
#define EMIOS_0_C13          EMIOS_0.UC[13].C.R            /* UC Control 13 */
#define EMIOS_0_S13          EMIOS_0.UC[13].S.R            /* UC Status 13 */
#define EMIOS_0_ALTA13       EMIOS_0.UC[13].ALTA.R         /* Alternate Address 13 */
#define EMIOS_0_C2_13        EMIOS_0.UC[13].C2.R           /* UC Control 2 13 */
#define EMIOS_0_A14          EMIOS_0.UC[14].A.R            /* UC A 14 */
#define EMIOS_0_B14          EMIOS_0.UC[14].B.R            /* UC B 14 */
#define EMIOS_0_C14          EMIOS_0.UC[14].C.R            /* UC Control 14 */
#define EMIOS_0_S14          EMIOS_0.UC[14].S.R            /* UC Status 14 */
#define EMIOS_0_ALTA14       EMIOS_0.UC[14].ALTA.R         /* Alternate Address 14 */
#define EMIOS_0_C2_14        EMIOS_0.UC[14].C2.R           /* UC Control 2 14 */
#define EMIOS_0_A15          EMIOS_0.UC[15].A.R            /* UC A 15 */
#define EMIOS_0_B15          EMIOS_0.UC[15].B.R            /* UC B 15 */
#define EMIOS_0_C15          EMIOS_0.UC[15].C.R            /* UC Control 15 */
#define EMIOS_0_S15          EMIOS_0.UC[15].S.R            /* UC Status 15 */
#define EMIOS_0_ALTA15       EMIOS_0.UC[15].ALTA.R         /* Alternate Address 15 */
#define EMIOS_0_C2_15        EMIOS_0.UC[15].C2.R           /* UC Control 2 15 */
#define EMIOS_0_A16          EMIOS_0.UC[16].A.R            /* UC A 16 */
#define EMIOS_0_B16          EMIOS_0.UC[16].B.R            /* UC B 16 */
#define EMIOS_0_CNT16        EMIOS_0.UC[16].CNT.R          /* UC Counter 16 */
#define EMIOS_0_C16          EMIOS_0.UC[16].C.R            /* UC Control 16 */
#define EMIOS_0_S16          EMIOS_0.UC[16].S.R            /* UC Status 16 */
#define EMIOS_0_ALTA16       EMIOS_0.UC[16].ALTA.R         /* Alternate Address 16 */
#define EMIOS_0_C2_16        EMIOS_0.UC[16].C2.R           /* UC Control 2 16 */
#define EMIOS_0_A17          EMIOS_0.UC[17].A.R            /* UC A 17 */
#define EMIOS_0_B17          EMIOS_0.UC[17].B.R            /* UC B 17 */
#define EMIOS_0_C17          EMIOS_0.UC[17].C.R            /* UC Control 17 */
#define EMIOS_0_S17          EMIOS_0.UC[17].S.R            /* UC Status 17 */
#define EMIOS_0_ALTA17       EMIOS_0.UC[17].ALTA.R         /* Alternate Address 17 */
#define EMIOS_0_C2_17        EMIOS_0.UC[17].C2.R           /* UC Control 2 17 */
#define EMIOS_0_A18          EMIOS_0.UC[18].A.R            /* UC A 18 */
#define EMIOS_0_B18          EMIOS_0.UC[18].B.R            /* UC B 18 */
#define EMIOS_0_C18          EMIOS_0.UC[18].C.R            /* UC Control 18 */
#define EMIOS_0_S18          EMIOS_0.UC[18].S.R            /* UC Status 18 */
#define EMIOS_0_ALTA18       EMIOS_0.UC[18].ALTA.R         /* Alternate Address 18 */
#define EMIOS_0_C2_18        EMIOS_0.UC[18].C2.R           /* UC Control 2 18 */
#define EMIOS_0_A19          EMIOS_0.UC[19].A.R            /* UC A 19 */
#define EMIOS_0_B19          EMIOS_0.UC[19].B.R            /* UC B 19 */
#define EMIOS_0_C19          EMIOS_0.UC[19].C.R            /* UC Control 19 */
#define EMIOS_0_S19          EMIOS_0.UC[19].S.R            /* UC Status 19 */
#define EMIOS_0_ALTA19       EMIOS_0.UC[19].ALTA.R         /* Alternate Address 19 */
#define EMIOS_0_C2_19        EMIOS_0.UC[19].C2.R           /* UC Control 2 19 */
#define EMIOS_0_A20          EMIOS_0.UC[20].A.R            /* UC A 20 */
#define EMIOS_0_B20          EMIOS_0.UC[20].B.R            /* UC B 20 */
#define EMIOS_0_C20          EMIOS_0.UC[20].C.R            /* UC Control 20 */
#define EMIOS_0_S20          EMIOS_0.UC[20].S.R            /* UC Status 20 */
#define EMIOS_0_ALTA20       EMIOS_0.UC[20].ALTA.R         /* Alternate Address 20 */
#define EMIOS_0_C2_20        EMIOS_0.UC[20].C2.R           /* UC Control 2 20 */
#define EMIOS_0_A21          EMIOS_0.UC[21].A.R            /* UC A 21 */
#define EMIOS_0_B21          EMIOS_0.UC[21].B.R            /* UC B 21 */
#define EMIOS_0_C21          EMIOS_0.UC[21].C.R            /* UC Control 21 */
#define EMIOS_0_S21          EMIOS_0.UC[21].S.R            /* UC Status 21 */
#define EMIOS_0_ALTA21       EMIOS_0.UC[21].ALTA.R         /* Alternate Address 21 */
#define EMIOS_0_C2_21        EMIOS_0.UC[21].C2.R           /* UC Control 2 21 */
#define EMIOS_0_A22          EMIOS_0.UC[22].A.R            /* UC A 22 */
#define EMIOS_0_B22          EMIOS_0.UC[22].B.R            /* UC B 22 */
#define EMIOS_0_CNT22        EMIOS_0.UC[22].CNT.R          /* UC Counter 22 */
#define EMIOS_0_C22          EMIOS_0.UC[22].C.R            /* UC Control 22 */
#define EMIOS_0_S22          EMIOS_0.UC[22].S.R            /* UC Status 22 */
#define EMIOS_0_ALTA22       EMIOS_0.UC[22].ALTA.R         /* Alternate Address 22 */
#define EMIOS_0_C2_22        EMIOS_0.UC[22].C2.R           /* UC Control 2 22 */
#define EMIOS_0_A23          EMIOS_0.UC[23].A.R            /* UC A 23 */
#define EMIOS_0_B23          EMIOS_0.UC[23].B.R            /* UC B 23 */
#define EMIOS_0_CNT23        EMIOS_0.UC[23].CNT.R          /* UC Counter 23 */
#define EMIOS_0_C23          EMIOS_0.UC[23].C.R            /* UC Control 23 */
#define EMIOS_0_S23          EMIOS_0.UC[23].S.R            /* UC Status 23 */
#define EMIOS_0_ALTA23       EMIOS_0.UC[23].ALTA.R         /* Alternate Address 23 */
#define EMIOS_0_C2_23        EMIOS_0.UC[23].C2.R           /* UC Control 2 23 */

/* eMIOS_1 */
#define EMIOS_1_MCR          EMIOS_1.MCR.R                 /* Module Configuration */
#define EMIOS_1_GFLAG        EMIOS_1.GFLAG.R               /* Global Flag */
#define EMIOS_1_OUDIS        EMIOS_1.OUDIS.R               /* Output Update Disable */
#define EMIOS_1_UCDIS        EMIOS_1.UCDIS.R               /* Disable Channel */
#define EMIOS_1_A0           EMIOS_1.UC[0].A.R             /* UC A 0 */
#define EMIOS_1_B0           EMIOS_1.UC[0].B.R             /* UC B 0 */
#define EMIOS_1_CNT0         EMIOS_1.UC[0].CNT.R           /* UC Counter 0 */
#define EMIOS_1_C0           EMIOS_1.UC[0].C.R             /* UC Control 0 */
#define EMIOS_1_S0           EMIOS_1.UC[0].S.R             /* UC Status 0 */
#define EMIOS_1_ALTA0        EMIOS_1.UC[0].ALTA.R          /* Alternate Address 0 */
#define EMIOS_1_C2_0         EMIOS_1.UC[0].C2.R            /* UC Control 2 0 */
#define EMIOS_1_A1           EMIOS_1.UC[1].A.R             /* UC A 1 */
#define EMIOS_1_B1           EMIOS_1.UC[1].B.R             /* UC B 1 */
#define EMIOS_1_C1           EMIOS_1.UC[1].C.R             /* UC Control 1 */
#define EMIOS_1_S1           EMIOS_1.UC[1].S.R             /* UC Status 1 */
#define EMIOS_1_ALTA1        EMIOS_1.UC[1].ALTA.R          /* Alternate Address 1 */
#define EMIOS_1_C2_1         EMIOS_1.UC[1].C2.R            /* UC Control 2 1 */
#define EMIOS_1_A2           EMIOS_1.UC[2].A.R             /* UC A 2 */
#define EMIOS_1_B2           EMIOS_1.UC[2].B.R             /* UC B 2 */
#define EMIOS_1_C2           EMIOS_1.UC[2].C.R             /* UC Control 2 */
#define EMIOS_1_S2           EMIOS_1.UC[2].S.R             /* UC Status 2 */
#define EMIOS_1_ALTA2        EMIOS_1.UC[2].ALTA.R          /* Alternate Address 2 */
#define EMIOS_1_C2_2         EMIOS_1.UC[2].C2.R            /* UC Control 2 2 */
#define EMIOS_1_A3           EMIOS_1.UC[3].A.R             /* UC A 3 */
#define EMIOS_1_B3           EMIOS_1.UC[3].B.R             /* UC B 3 */
#define EMIOS_1_C3           EMIOS_1.UC[3].C.R             /* UC Control 3 */
#define EMIOS_1_S3           EMIOS_1.UC[3].S.R             /* UC Status 3 */
#define EMIOS_1_ALTA3        EMIOS_1.UC[3].ALTA.R          /* Alternate Address 3 */
#define EMIOS_1_C2_3         EMIOS_1.UC[3].C2.R            /* UC Control 2 3 */
#define EMIOS_1_A4           EMIOS_1.UC[4].A.R             /* UC A 4 */
#define EMIOS_1_B4           EMIOS_1.UC[4].B.R             /* UC B 4 */
#define EMIOS_1_C4           EMIOS_1.UC[4].C.R             /* UC Control 4 */
#define EMIOS_1_S4           EMIOS_1.UC[4].S.R             /* UC Status 4 */
#define EMIOS_1_ALTA4        EMIOS_1.UC[4].ALTA.R          /* Alternate Address 4 */
#define EMIOS_1_C2_4         EMIOS_1.UC[4].C2.R            /* UC Control 2 4 */
#define EMIOS_1_A5           EMIOS_1.UC[5].A.R             /* UC A 5 */
#define EMIOS_1_B5           EMIOS_1.UC[5].B.R             /* UC B 5 */
#define EMIOS_1_C5           EMIOS_1.UC[5].C.R             /* UC Control 5 */
#define EMIOS_1_S5           EMIOS_1.UC[5].S.R             /* UC Status 5 */
#define EMIOS_1_ALTA5        EMIOS_1.UC[5].ALTA.R          /* Alternate Address 5 */
#define EMIOS_1_C2_5         EMIOS_1.UC[5].C2.R            /* UC Control 2 5 */
#define EMIOS_1_A6           EMIOS_1.UC[6].A.R             /* UC A 6 */
#define EMIOS_1_B6           EMIOS_1.UC[6].B.R             /* UC B 6 */
#define EMIOS_1_C6           EMIOS_1.UC[6].C.R             /* UC Control 6 */
#define EMIOS_1_S6           EMIOS_1.UC[6].S.R             /* UC Status 6 */
#define EMIOS_1_ALTA6        EMIOS_1.UC[6].ALTA.R          /* Alternate Address 6 */
#define EMIOS_1_C2_6         EMIOS_1.UC[6].C2.R            /* UC Control 2 6 */
#define EMIOS_1_A7           EMIOS_1.UC[7].A.R             /* UC A 7 */
#define EMIOS_1_B7           EMIOS_1.UC[7].B.R             /* UC B 7 */
#define EMIOS_1_C7           EMIOS_1.UC[7].C.R             /* UC Control 7 */
#define EMIOS_1_S7           EMIOS_1.UC[7].S.R             /* UC Status 7 */
#define EMIOS_1_ALTA7        EMIOS_1.UC[7].ALTA.R          /* Alternate Address 7 */
#define EMIOS_1_C2_7         EMIOS_1.UC[7].C2.R            /* UC Control 2 7 */
#define EMIOS_1_A8           EMIOS_1.UC[8].A.R             /* UC A 8 */
#define EMIOS_1_B8           EMIOS_1.UC[8].B.R             /* UC B 8 */
#define EMIOS_1_CNT8         EMIOS_1.UC[8].CNT.R           /* UC Counter 8 */
#define EMIOS_1_C8           EMIOS_1.UC[8].C.R             /* UC Control 8 */
#define EMIOS_1_S8           EMIOS_1.UC[8].S.R             /* UC Status 8 */
#define EMIOS_1_ALTA8        EMIOS_1.UC[8].ALTA.R          /* Alternate Address 8 */
#define EMIOS_1_C2_8         EMIOS_1.UC[8].C2.R            /* UC Control 2 8 */
#define EMIOS_1_A9           EMIOS_1.UC[9].A.R             /* UC A 9 */
#define EMIOS_1_B9           EMIOS_1.UC[9].B.R             /* UC B 9 */
#define EMIOS_1_C9           EMIOS_1.UC[9].C.R             /* UC Control 9 */
#define EMIOS_1_S9           EMIOS_1.UC[9].S.R             /* UC Status 9 */
#define EMIOS_1_ALTA9        EMIOS_1.UC[9].ALTA.R          /* Alternate Address 9 */
#define EMIOS_1_C2_9         EMIOS_1.UC[9].C2.R            /* UC Control 2 9 */
#define EMIOS_1_A10          EMIOS_1.UC[10].A.R            /* UC A 10 */
#define EMIOS_1_B10          EMIOS_1.UC[10].B.R            /* UC B 10 */
#define EMIOS_1_C10          EMIOS_1.UC[10].C.R            /* UC Control 10 */
#define EMIOS_1_S10          EMIOS_1.UC[10].S.R            /* UC Status 10 */
#define EMIOS_1_ALTA10       EMIOS_1.UC[10].ALTA.R         /* Alternate Address 10 */
#define EMIOS_1_C2_10        EMIOS_1.UC[10].C2.R           /* UC Control 2 10 */
#define EMIOS_1_A11          EMIOS_1.UC[11].A.R            /* UC A 11 */
#define EMIOS_1_B11          EMIOS_1.UC[11].B.R            /* UC B 11 */
#define EMIOS_1_C11          EMIOS_1.UC[11].C.R            /* UC Control 11 */
#define EMIOS_1_S11          EMIOS_1.UC[11].S.R            /* UC Status 11 */
#define EMIOS_1_ALTA11       EMIOS_1.UC[11].ALTA.R         /* Alternate Address 11 */
#define EMIOS_1_C2_11        EMIOS_1.UC[11].C2.R           /* UC Control 2 11 */
#define EMIOS_1_A12          EMIOS_1.UC[12].A.R            /* UC A 12 */
#define EMIOS_1_B12          EMIOS_1.UC[12].B.R            /* UC B 12 */
#define EMIOS_1_C12          EMIOS_1.UC[12].C.R            /* UC Control 12 */
#define EMIOS_1_S12          EMIOS_1.UC[12].S.R            /* UC Status 12 */
#define EMIOS_1_ALTA12       EMIOS_1.UC[12].ALTA.R         /* Alternate Address 12 */
#define EMIOS_1_C2_12        EMIOS_1.UC[12].C2.R           /* UC Control 2 12 */
#define EMIOS_1_A13          EMIOS_1.UC[13].A.R            /* UC A 13 */
#define EMIOS_1_B13          EMIOS_1.UC[13].B.R            /* UC B 13 */
#define EMIOS_1_C13          EMIOS_1.UC[13].C.R            /* UC Control 13 */
#define EMIOS_1_S13          EMIOS_1.UC[13].S.R            /* UC Status 13 */
#define EMIOS_1_ALTA13       EMIOS_1.UC[13].ALTA.R         /* Alternate Address 13 */
#define EMIOS_1_C2_13        EMIOS_1.UC[13].C2.R           /* UC Control 2 13 */
#define EMIOS_1_A14          EMIOS_1.UC[14].A.R            /* UC A 14 */
#define EMIOS_1_B14          EMIOS_1.UC[14].B.R            /* UC B 14 */
#define EMIOS_1_C14          EMIOS_1.UC[14].C.R            /* UC Control 14 */
#define EMIOS_1_S14          EMIOS_1.UC[14].S.R            /* UC Status 14 */
#define EMIOS_1_ALTA14       EMIOS_1.UC[14].ALTA.R         /* Alternate Address 14 */
#define EMIOS_1_C2_14        EMIOS_1.UC[14].C2.R           /* UC Control 2 14 */
#define EMIOS_1_A15          EMIOS_1.UC[15].A.R            /* UC A 15 */
#define EMIOS_1_B15          EMIOS_1.UC[15].B.R            /* UC B 15 */
#define EMIOS_1_C15          EMIOS_1.UC[15].C.R            /* UC Control 15 */
#define EMIOS_1_S15          EMIOS_1.UC[15].S.R            /* UC Status 15 */
#define EMIOS_1_ALTA15       EMIOS_1.UC[15].ALTA.R         /* Alternate Address 15 */
#define EMIOS_1_C2_15        EMIOS_1.UC[15].C2.R           /* UC Control 2 15 */
#define EMIOS_1_A16          EMIOS_1.UC[16].A.R            /* UC A 16 */
#define EMIOS_1_B16          EMIOS_1.UC[16].B.R            /* UC B 16 */
#define EMIOS_1_CNT16        EMIOS_1.UC[16].CNT.R          /* UC Counter 16 */
#define EMIOS_1_C16          EMIOS_1.UC[16].C.R            /* UC Control 16 */
#define EMIOS_1_S16          EMIOS_1.UC[16].S.R            /* UC Status 16 */
#define EMIOS_1_ALTA16       EMIOS_1.UC[16].ALTA.R         /* Alternate Address 16 */
#define EMIOS_1_C2_16        EMIOS_1.UC[16].C2.R           /* UC Control 2 16 */
#define EMIOS_1_A17          EMIOS_1.UC[17].A.R            /* UC A 17 */
#define EMIOS_1_B17          EMIOS_1.UC[17].B.R            /* UC B 17 */
#define EMIOS_1_C17          EMIOS_1.UC[17].C.R            /* UC Control 17 */
#define EMIOS_1_S17          EMIOS_1.UC[17].S.R            /* UC Status 17 */
#define EMIOS_1_ALTA17       EMIOS_1.UC[17].ALTA.R         /* Alternate Address 17 */
#define EMIOS_1_C2_17        EMIOS_1.UC[17].C2.R           /* UC Control 2 17 */
#define EMIOS_1_A18          EMIOS_1.UC[18].A.R            /* UC A 18 */
#define EMIOS_1_B18          EMIOS_1.UC[18].B.R            /* UC B 18 */
#define EMIOS_1_C18          EMIOS_1.UC[18].C.R            /* UC Control 18 */
#define EMIOS_1_S18          EMIOS_1.UC[18].S.R            /* UC Status 18 */
#define EMIOS_1_ALTA18       EMIOS_1.UC[18].ALTA.R         /* Alternate Address 18 */
#define EMIOS_1_C2_18        EMIOS_1.UC[18].C2.R           /* UC Control 2 18 */
#define EMIOS_1_A19          EMIOS_1.UC[19].A.R            /* UC A 19 */
#define EMIOS_1_B19          EMIOS_1.UC[19].B.R            /* UC B 19 */
#define EMIOS_1_C19          EMIOS_1.UC[19].C.R            /* UC Control 19 */
#define EMIOS_1_S19          EMIOS_1.UC[19].S.R            /* UC Status 19 */
#define EMIOS_1_ALTA19       EMIOS_1.UC[19].ALTA.R         /* Alternate Address 19 */
#define EMIOS_1_C2_19        EMIOS_1.UC[19].C2.R           /* UC Control 2 19 */
#define EMIOS_1_A20          EMIOS_1.UC[20].A.R            /* UC A 20 */
#define EMIOS_1_B20          EMIOS_1.UC[20].B.R            /* UC B 20 */
#define EMIOS_1_C20          EMIOS_1.UC[20].C.R            /* UC Control 20 */
#define EMIOS_1_S20          EMIOS_1.UC[20].S.R            /* UC Status 20 */
#define EMIOS_1_ALTA20       EMIOS_1.UC[20].ALTA.R         /* Alternate Address 20 */
#define EMIOS_1_C2_20        EMIOS_1.UC[20].C2.R           /* UC Control 2 20 */
#define EMIOS_1_A21          EMIOS_1.UC[21].A.R            /* UC A 21 */
#define EMIOS_1_B21          EMIOS_1.UC[21].B.R            /* UC B 21 */
#define EMIOS_1_C21          EMIOS_1.UC[21].C.R            /* UC Control 21 */
#define EMIOS_1_S21          EMIOS_1.UC[21].S.R            /* UC Status 21 */
#define EMIOS_1_ALTA21       EMIOS_1.UC[21].ALTA.R         /* Alternate Address 21 */
#define EMIOS_1_C2_21        EMIOS_1.UC[21].C2.R           /* UC Control 2 21 */
#define EMIOS_1_A22          EMIOS_1.UC[22].A.R            /* UC A 22 */
#define EMIOS_1_B22          EMIOS_1.UC[22].B.R            /* UC B 22 */
#define EMIOS_1_CNT22        EMIOS_1.UC[22].CNT.R          /* UC Counter 22 */
#define EMIOS_1_C22          EMIOS_1.UC[22].C.R            /* UC Control 22 */
#define EMIOS_1_S22          EMIOS_1.UC[22].S.R            /* UC Status 22 */
#define EMIOS_1_ALTA22       EMIOS_1.UC[22].ALTA.R         /* Alternate Address 22 */
#define EMIOS_1_C2_22        EMIOS_1.UC[22].C2.R           /* UC Control 2 22 */
#define EMIOS_1_A23          EMIOS_1.UC[23].A.R            /* UC A 23 */
#define EMIOS_1_B23          EMIOS_1.UC[23].B.R            /* UC B 23 */
#define EMIOS_1_CNT23        EMIOS_1.UC[23].CNT.R          /* UC Counter 23 */
#define EMIOS_1_C23          EMIOS_1.UC[23].C.R            /* UC Control 23 */
#define EMIOS_1_S23          EMIOS_1.UC[23].S.R            /* UC Status 23 */
#define EMIOS_1_ALTA23       EMIOS_1.UC[23].ALTA.R         /* Alternate Address 23 */
#define EMIOS_1_C2_23        EMIOS_1.UC[23].C2.R           /* UC Control 2 23 */

#ifdef __MWERKS__
#pragma pop
#endif
#ifdef __ghs__
#pragma ghs endnowarning
#endif
#ifdef __GNUC__
#pragma GCC diagnostic pop
#endif
#ifdef  __cplusplus
}
#endif
#endif /* ifdef _S32K312_H */
