<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>rlAdvChirpDynLUTAddrOffCfg_t Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">rlAdvChirpDynLUTAddrOffCfg_t Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Advanced Chirp Dynamic LUT Address Offset Configuration Structure Configure LUT address offset dynamically for each chirp parameters.  
 <a href="structrl_adv_chirp_dyn_l_u_t_addr_off_cfg__t.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="rl__sensor_8h_source.html">control/mmwavelink/include/rl_sensor.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a30f3809bd2d3e718923562f71df0f1fd"><td class="memItemLeft" align="right" valign="top"><a id="a30f3809bd2d3e718923562f71df0f1fd"></a>
rlUInt16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_adv_chirp_dyn_l_u_t_addr_off_cfg__t.html#a30f3809bd2d3e718923562f71df0f1fd">addrMaskEn</a></td></tr>
<tr class="memdesc:a30f3809bd2d3e718923562f71df0f1fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable mask for LUT address offset dynamic update, the address is updated for following enabled chirp parameters. <br />
 Bit Definition <br />
 b0 Enable CHIRP_PROFILE_SELECT <br />
 b1 Enable CHIRP_FREQ_START_VAR <br />
 b2 Enable CHIRP_FREQ_SLOPE_VAR <br />
 b3 Enable CHIRP_IDLE_TIME_VAR <br />
 b4 Enable CHIRP_ADC_START_TIME_VAR <br />
 b5 Enable CHIRP_TX_EN <br />
 b6 Enable CHIRP_BPM_VAL <br />
 b7 Enable TX0_PHASE_SHIFTER <br />
 b8 Enable TX1_PHASE_SHIFTER <br />
 b9 Enable TX2_PHASE_SHIFTER <br />
 b15:10 Reserved <br />
. <br /></td></tr>
<tr class="separator:a30f3809bd2d3e718923562f71df0f1fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc8ecaf6d17c81940638b5957bf5ba6f"><td class="memItemLeft" align="right" valign="top"><a id="abc8ecaf6d17c81940638b5957bf5ba6f"></a>
rlUInt16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_adv_chirp_dyn_l_u_t_addr_off_cfg__t.html#abc8ecaf6d17c81940638b5957bf5ba6f">reserved0</a></td></tr>
<tr class="memdesc:abc8ecaf6d17c81940638b5957bf5ba6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved for Future use. <br /></td></tr>
<tr class="separator:abc8ecaf6d17c81940638b5957bf5ba6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93c6bc1cb8ea3100364843f0dd0eac75"><td class="memItemLeft" align="right" valign="top"><a id="a93c6bc1cb8ea3100364843f0dd0eac75"></a>
rlUInt16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_adv_chirp_dyn_l_u_t_addr_off_cfg__t.html#a93c6bc1cb8ea3100364843f0dd0eac75">lutAddressOffset</a> [10U]</td></tr>
<tr class="memdesc:a93c6bc1cb8ea3100364843f0dd0eac75"><td class="mdescLeft">&#160;</td><td class="mdescRight">This field provides the start address offset within the Generic SW Chirp Parameter LUT which holds dither parameters (LUT Dither) for each chirp parameter, each address offset is 2 bytes. <br />
 The address will be updated only if ADDRESS_MASK_EN is SET. <br />
 Bytes Definition <br />
 Bytes 1:0 LUT_ADDRESS_OFFSET for CHIRP_PROFILE_SELECT <br />
 Bytes 3:2 LUT_ADDRESS_OFFSET for CHIRP_FREQ_START_VAR <br />
 Bytes 5:4 LUT_ADDRESS_OFFSET for CHIRP_FREQ_SLOPE_VAR <br />
 Bytes 7:6 LUT_ADDRESS_OFFSET for CHIRP_IDLE_TIME_VAR <br />
 Bytes 9:8 LUT_ADDRESS_OFFSET for CHIRP_ADC_START_TIME_VAR <br />
 Bytes 11:10 LUT_ADDRESS_OFFSET for CHIRP_TX_EN <br />
 Bytes 13:12 LUT_ADDRESS_OFFSET for CHIRP_BPM_VAL <br />
 Bytes 15:14 LUT_ADDRESS_OFFSET for TX0_PHASE_SHIFTER <br />
 Bytes 17:16 LUT_ADDRESS_OFFSET for TX1_PHASE_SHIFTER <br />
 Bytes 19:18 LUT_ADDRESS_OFFSET for TX2_PHASE_SHIFTER <br />
 Address offset has to be multiple 4 bytes (word boundary) <br />
. <br /></td></tr>
<tr class="separator:a93c6bc1cb8ea3100364843f0dd0eac75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ff88f1c69c6d2b357c4c0ba71792a0d"><td class="memItemLeft" align="right" valign="top"><a id="a5ff88f1c69c6d2b357c4c0ba71792a0d"></a>
rlUInt32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_adv_chirp_dyn_l_u_t_addr_off_cfg__t.html#a5ff88f1c69c6d2b357c4c0ba71792a0d">reserved1</a></td></tr>
<tr class="memdesc:a5ff88f1c69c6d2b357c4c0ba71792a0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved for Future use. <br /></td></tr>
<tr class="separator:a5ff88f1c69c6d2b357c4c0ba71792a0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a134d7a7ed58b6b021ac07e3ae3c91b76"><td class="memItemLeft" align="right" valign="top"><a id="a134d7a7ed58b6b021ac07e3ae3c91b76"></a>
rlUInt32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_adv_chirp_dyn_l_u_t_addr_off_cfg__t.html#a134d7a7ed58b6b021ac07e3ae3c91b76">reserved2</a></td></tr>
<tr class="memdesc:a134d7a7ed58b6b021ac07e3ae3c91b76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved for Future use. <br /></td></tr>
<tr class="separator:a134d7a7ed58b6b021ac07e3ae3c91b76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4e1371845be5e89ca37b2b85cd2058f"><td class="memItemLeft" align="right" valign="top"><a id="ab4e1371845be5e89ca37b2b85cd2058f"></a>
rlUInt32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_adv_chirp_dyn_l_u_t_addr_off_cfg__t.html#ab4e1371845be5e89ca37b2b85cd2058f">reserved3</a></td></tr>
<tr class="memdesc:ab4e1371845be5e89ca37b2b85cd2058f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved for Future use. <br /></td></tr>
<tr class="separator:ab4e1371845be5e89ca37b2b85cd2058f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Advanced Chirp Dynamic LUT Address Offset Configuration Structure Configure LUT address offset dynamically for each chirp parameters. </p>

<p class="definition">Definition at line <a class="el" href="rl__sensor_8h_source.html#l05281">5281</a> of file <a class="el" href="rl__sensor_8h_source.html">rl_sensor.h</a>.</p>
</div><hr/>The documentation for this struct was generated from the following file:<ul>
<li>control/mmwavelink/include/<a class="el" href="rl__sensor_8h_source.html">rl_sensor.h</a></li>
</ul>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2022, Texas Instruments Incorporated</small>
</body>
</html>
