<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 709</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:18px;font-family:Times;color:#0860a8;}
	.ft04{font-size:8px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;font-family:Times;color:#000000;}
	.ft06{font-size:12px;font-family:Times;color:#0860a8;}
	.ft07{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft010{font-size:8px;line-height:13px;font-family:Times;color:#000000;}
	.ft011{font-size:8px;line-height:12px;font-family:Times;color:#000000;}
	.ft012{font-size:8px;line-height:11px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page709-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce709.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:761px;white-space:nowrap" class="ft00">Vol. 3B&#160;18-73</p>
<p style="position:absolute;top:47px;left:672px;white-space:nowrap" class="ft01">PERFORMANCE MONITORING</p>
<p style="position:absolute;top:100px;left:69px;white-space:nowrap" class="ft07">Details of Intel&#160;Processor Trace&#160;is described&#160;<a href="˛ˇ">in Chapter&#160;36, ‚ÄúIntel¬Æ Processor Trace‚Äù.&#160;<br/></a>IA32_PERF_GLOBAL_OVF_CTRL&#160;MSR provide a&#160;corresponding&#160;reset control bit.&#160;</p>
<p style="position:absolute;top:529px;left:69px;white-space:nowrap" class="ft02">The specifics of non-architectural performance&#160;events are listed in&#160;<a href="˛ˇ">Chapter 19,&#160;‚ÄúPerformance Monitoring Events‚Äù.</a></p>
<p style="position:absolute;top:584px;left:69px;white-space:nowrap" class="ft03">18.13 6TH&#160;</p>
<p style="position:absolute;top:584px;left:193px;white-space:nowrap" class="ft03">GENERATION&#160;</p>
<p style="position:absolute;top:584px;left:321px;white-space:nowrap" class="ft03">INTEL</p>
<p style="position:absolute;top:586px;left:375px;white-space:nowrap" class="ft01">¬Æ</p>
<p style="position:absolute;top:584px;left:389px;white-space:nowrap" class="ft03">&#160;CORE</p>
<p style="position:absolute;top:586px;left:444px;white-space:nowrap" class="ft01">‚Ñ¢</p>
<p style="position:absolute;top:584px;left:457px;white-space:nowrap" class="ft03">&#160;PROCESSOR PERFORMANCE&#160;</p>
<p style="position:absolute;top:610px;left:147px;white-space:nowrap" class="ft03">MONITORING FACILITY</p>
<p style="position:absolute;top:646px;left:69px;white-space:nowrap" class="ft02">The&#160;6th generation Intel</p>
<p style="position:absolute;top:643px;left:233px;white-space:nowrap" class="ft04">¬Æ</p>
<p style="position:absolute;top:646px;left:244px;white-space:nowrap" class="ft02">&#160;Core‚Ñ¢ processor is&#160;based on&#160;the&#160;Skylake&#160;microarchitecture.&#160;The core PMU&#160;supports&#160;</p>
<p style="position:absolute;top:662px;left:69px;white-space:nowrap" class="ft07">architectural performance&#160;monitoring capability with version ID 4 (s<a href="o_fe12b1e2a880e0ce-647.html">ee Section 18.2.4) and&#160;</a>a host&#160;of non-architec-<br/>tural monitoring&#160;capabilities.&#160;<br/>Architectural&#160;performance monitoring version 4&#160;capabilities&#160;<a href="o_fe12b1e2a880e0ce-647.html">are described in&#160;Section&#160;18.2.4.&#160;<br/></a>The&#160;core PMU‚Äôs capability&#160;is similar to&#160;those described&#160;in<a href="o_fe12b1e2a880e0ce-686.html">&#160;Section 18.9 throug</a><a href="o_fe12b1e2a880e0ce-693.html">h Section 18.9.5, wi</a>th some&#160;differ-<br/>ences&#160;and enhancements&#160;summarized<a href="o_fe12b1e2a880e0ce-700.html">&#160;in Table&#160;18-42</a>.&#160;Additionally,&#160;the&#160;core&#160;PMU provides some&#160;enhancement to&#160;<br/>support performance monitoring when&#160;the target workload contains instruction streams using&#160;Intel</p>
<p style="position:absolute;top:757px;left:730px;white-space:nowrap" class="ft04">¬Æ</p>
<p style="position:absolute;top:760px;left:741px;white-space:nowrap" class="ft02">&#160;Transactional&#160;</p>
<p style="position:absolute;top:776px;left:69px;white-space:nowrap" class="ft02">Synchronization Extensions (TSX), see&#160;</p>
<p style="position:absolute;top:776px;left:333px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-705.html">Section&#160;18.11.5</a>. For&#160;details&#160;of&#160;Intel TSX, see&#160;<a href="˛ˇ">Chapter 16, ‚ÄúProgramming&#160;with&#160;</a></p>
<p style="position:absolute;top:793px;left:69px;white-space:nowrap" class="ft07"><a href="˛ˇ">Intel¬Æ Transactional Synchronization&#160;Extensions‚Äù of&#160;<i>Intel¬Æ 64 and&#160;IA-32 Architectures&#160;Software&#160;Developer‚Äôs&#160;<br/>Manual, Volume&#160;1</i></a>.<br/>Performance monitoring&#160;result may be affected by side-band activity&#160;on&#160;processors that support Intel SGX, details&#160;<br/><a href="˛ˇ">are described in Chapter&#160;43, ‚ÄúEnclave&#160;Code&#160;Debug and Profiling‚Äù.</a></p>
<p style="position:absolute;top:483px;left:176px;white-space:nowrap" class="ft06">Figure&#160;18-42.&#160;&#160;IA32_PERF_GLOBAL_OVF_CTRL MSR in&#160;Broadwell microarchitecture&#160;</p>
<p style="position:absolute;top:175px;left:293px;white-space:nowrap" class="ft04">62</p>
<p style="position:absolute;top:297px;left:179px;white-space:nowrap" class="ft010">FIXED_CTR2 ClrOverflow<br/>FIXED_CTR1 ClrOverflow<br/>FIXED_CTR0 ClrOverflow<br/>PMC7_ClrOvf&#160;(if&#160;PMC7&#160;present)</p>
<p style="position:absolute;top:175px;left:689px;white-space:nowrap" class="ft04">2&#160;1&#160;0</p>
<p style="position:absolute;top:352px;left:179px;white-space:nowrap" class="ft04">PMC6_ClrOvf&#160;(if&#160;PMC6&#160;present)</p>
<p style="position:absolute;top:177px;left:493px;white-space:nowrap" class="ft04">31</p>
<p style="position:absolute;top:177px;left:481px;white-space:nowrap" class="ft04">32</p>
<p style="position:absolute;top:177px;left:467px;white-space:nowrap" class="ft04">33</p>
<p style="position:absolute;top:177px;left:455px;white-space:nowrap" class="ft04">34</p>
<p style="position:absolute;top:177px;left:442px;white-space:nowrap" class="ft04">35</p>
<p style="position:absolute;top:454px;left:285px;white-space:nowrap" class="ft00">Reserved</p>
<p style="position:absolute;top:175px;left:280px;white-space:nowrap" class="ft04">63</p>
<p style="position:absolute;top:246px;left:181px;white-space:nowrap" class="ft011">ClrCondChgd<br/>ClrOvfDSBuffer</p>
<p style="position:absolute;top:175px;left:609px;white-space:nowrap" class="ft04">8&#160;7&#160;6&#160;5&#160;4&#160;3</p>
<p style="position:absolute;top:365px;left:179px;white-space:nowrap" class="ft010">PMC5_ClrOvf&#160;(if&#160;PMC5&#160;present)<br/>PMC4_ClrOvf&#160;(if&#160;PMC4&#160;present)<br/>PMC3_ClrOvf<br/>PMC2_ClrOvf<br/>PMC1_ClrOvf<br/>PMC0_ClrOvf</p>
<p style="position:absolute;top:452px;left:392px;white-space:nowrap" class="ft00">Valid&#160;if&#160;CPUID.0AH:EAX[15:8] = 8; else reserved</p>
<p style="position:absolute;top:271px;left:180px;white-space:nowrap" class="ft04">ClrOvfUncore</p>
<p style="position:absolute;top:284px;left:179px;white-space:nowrap" class="ft04">ClrTraceToPA_PMI</p>
<p style="position:absolute;top:175px;left:306px;white-space:nowrap" class="ft04">61</p>
<p style="position:absolute;top:177px;left:363px;white-space:nowrap" class="ft04">55</p>
</div>
</body>
</html>
