Model {
  Name			  "sampleModel740"
  System {
    Name		    "sampleModel740"
    Location		    [93, 84, 907, 617]
    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
    Open		    on
    PortBlocksUseCompactNotation off
    SetExecutionDomain	    off
    ExecutionDomainType	    "Deduce"
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "16"
    SimulinkSubDomain	    "Simulink"
    Block {
      BlockType		      Reference
      Name		      "cfblk1"
      SID		      "1"
      Ports		      [1, 1]
      Position		      [30, 30, 90, 90]
      ZOrder		      1
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Discrete/Transfer Fcn\nFirst Order"
      SourceType	      "First Order Transfer Fcn"
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      PoleZ		      "0.95"
      ICPrevOutput	      "0.0"
      RndMeth		      "Floor"
      DoSatur		      off
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk2"
      SID		      "2"
      Ports		      [1, 1]
      Position		      [190, 30, 250, 90]
      ZOrder		      2
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Math\nOperations/Slider\nGain"
      SourceType	      "Slider Gain"
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      gain		      "1"
      low		      "0"
      high		      "2"
    }
    Block {
      BlockType		      Bias
      Name		      "cfblk3"
      SID		      "3"
      Position		      [350, 30, 410, 90]
      ZOrder		      3
      Bias		      "[-288499505.443208]"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      DiscretePulseGenerator
      Name		      "cfblk4"
      SID		      "4"
      Ports		      [0, 1]
      Position		      [510, 30, 570, 90]
      ZOrder		      4
      PulseType		      "Time based"
      Amplitude		      "[435394249.044843]"
      Period		      "[66806367.815981]"
      PulseWidth	      "5"
      PhaseDelay	      "[2.000000]"
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk5"
      SID		      "5"
      Ports		      [1, 1]
      Position		      [670, 30, 730, 90]
      ZOrder		      5
      RequestExecContextInheritance off
      ContentPreviewEnabled   on
      System {
	Name			"cfblk5"
	Location		[433, 403, 931, 703]
	SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "6"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	}
	Block {
	  BlockType		  Constant
	  Name			  "cfblk10"
	  SID			  "15"
	  Position		  [1470, 30, 1530, 90]
	  ZOrder		  9
	  Value			  "[247445862.996021]"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk11"
	  SID			  "16"
	  Ports			  [1, 1]
	  Position		  [30, 180, 90, 240]
	  ZOrder		  10
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk3"
	  SID			  "8"
	  Ports			  [2, 1]
	  Position		  [350, 30, 410, 90]
	  ZOrder		  2
	  InputPortMap		  "u0,p1"
	  DelayLengthSource	  "Input port"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  DiscreteStateSpace
	  Name			  "cfblk4"
	  SID			  "9"
	  Position		  [510, 30, 570, 90]
	  ZOrder		  3
	}
	Block {
	  BlockType		  UnitDelay
	  Name			  "cfblk5"
	  SID			  "10"
	  Position		  [670, 30, 730, 90]
	  ZOrder		  4
	  HasFrameUpgradeWarning  on
	}
	Block {
	  BlockType		  Polyval
	  Name			  "cfblk6"
	  SID			  "11"
	  Position		  [830, 30, 890, 90]
	  ZOrder		  5
	  Coefs			  "[ +2.081618890e-019, -1.441693666e-014, +4.719686976e-010, -8.536869453e-006, +1.621573104e-001, -8.0878"
	  "01117e+001 ]"
	}
	Block {
	  BlockType		  Trigonometry
	  Name			  "cfblk7"
	  SID			  "12"
	  Ports			  [1, 1]
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  6
	}
	Block {
	  BlockType		  Sqrt
	  Name			  "cfblk8"
	  SID			  "13"
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  7
	}
	Block {
	  BlockType		  DotProduct
	  Name			  "cfblk9"
	  SID			  "14"
	  Position		  [1310, 30, 1370, 90]
	  ZOrder		  8
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "7"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -2
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "cfblk10"
	  SrcPort		  1
	  Points		  [0, -35; -1040, 0]
	  DstBlock		  "cfblk4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "cfblk8"
	  SrcPort		  1
	  Points		  [0, 35; -560, 0]
	  DstBlock		  "cfblk5"
	  DstPort		  1
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  Points		  [85, 0; 0, -35; 955, 0]
	  DstBlock		  "cfblk8"
	  DstPort		  1
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "cfblk5"
	  SrcPort		  1
	  Points		  [0, -35; -400, 0]
	  DstBlock		  "cfblk3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  11
	  SrcBlock		  "cfblk3"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    7
	    Points		    [75, 0; 0, -35; 325, 0]
	    DstBlock		    "cfblk6"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    12
	    Points		    [75, 0; 0, 35; 805, 0]
	    DstBlock		    "cfblk9"
	    DstPort		    2
	  }
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "cfblk6"
	  SrcPort		  1
	  DstBlock		  "cfblk7"
	  DstPort		  1
	}
	Line {
	  ZOrder		  9
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  Points		  [75, 0; 0, -35; 645, 0]
	  DstBlock		  "cfblk9"
	  DstPort		  1
	}
	Line {
	  ZOrder		  10
	  SrcBlock		  "cfblk9"
	  SrcPort		  1
	  Points		  [0, 45; -1200, 0]
	  DstBlock		  "cfblk2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  13
	  SrcBlock		  "cfblk7"
	  SrcPort		  1
	  Points		  [0, 115; -1040, 0]
	  DstBlock		  "cfblk11"
	  DstPort		  1
	}
	Line {
	  ZOrder		  14
	  SrcBlock		  "cfblk11"
	  SrcPort		  1
	  Points		  [240, 0]
	  DstBlock		  "cfblk3"
	  DstPort		  2
	}
      }
    }
    Line {
      ZOrder		      1
      SrcBlock		      "cfblk1"
      SrcPort		      1
      Points		      [85, 0; 0, -35; 155, 0]
      DstBlock		      "cfblk3"
      DstPort		      1
    }
    Line {
      ZOrder		      2
      SrcBlock		      "cfblk4"
      SrcPort		      1
      Points		      [0, 35; -560, 0]
      DstBlock		      "cfblk1"
      DstPort		      1
    }
    Line {
      ZOrder		      3
      SrcBlock		      "cfblk2"
      SrcPort		      1
      Points		      [75, 0; 0, -35; 325, 0]
      DstBlock		      "cfblk5"
      DstPort		      1
    }
    Line {
      ZOrder		      4
      SrcBlock		      "cfblk3"
      SrcPort		      1
      Points		      [0, -35; -240, 0]
      DstBlock		      "cfblk2"
      DstPort		      1
    }
  }
}
