{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 07 20:03:44 2018 " "Info: Processing started: Wed Nov 07 20:03:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off core -c core " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off core -c core" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_circuit/aaa synex experiments/final_exp/dvdr/dvdr.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /digital_circuit/aaa synex experiments/final_exp/dvdr/dvdr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dvdr-advdr " "Info: Found design unit 1: dvdr-advdr" {  } { { "../dvdr/dvdr.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dvdr/dvdr.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dvdr " "Info: Found entity 1: dvdr" {  } { { "../dvdr/dvdr.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dvdr/dvdr.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_circuit/aaa synex experiments/final_exp/pic/pic.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /digital_circuit/aaa synex experiments/final_exp/pic/pic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pic-apic " "Info: Found design unit 1: pic-apic" {  } { { "../pic/pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic/pic.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pic " "Info: Found entity 1: pic" {  } { { "../pic/pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic/pic.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_circuit/aaa synex experiments/final_exp/pic_rdm/pic_rdm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /digital_circuit/aaa synex experiments/final_exp/pic_rdm/pic_rdm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pic_rdm-apic_rdm " "Info: Found design unit 1: pic_rdm-apic_rdm" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pic_rdm " "Info: Found entity 1: pic_rdm" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_circuit/aaa synex experiments/final_exp/pic_st/pic_st.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /digital_circuit/aaa synex experiments/final_exp/pic_st/pic_st.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pic_st-apic_st " "Info: Found design unit 1: pic_st-apic_st" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pic_st " "Info: Found entity 1: pic_st" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_circuit/aaa synex experiments/final_exp/pic_p/pic_p.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /digital_circuit/aaa synex experiments/final_exp/pic_p/pic_p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pic_p-apic_p " "Info: Found design unit 1: pic_p-apic_p" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pic_p " "Info: Found entity 1: pic_p" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_circuit/aaa synex experiments/final_exp/dzn/dzn.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /digital_circuit/aaa synex experiments/final_exp/dzn/dzn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dzn-adzn " "Info: Found design unit 1: dzn-adzn" {  } { { "../dzn/dzn.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn/dzn.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dzn " "Info: Found entity 1: dzn" {  } { { "../dzn/dzn.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn/dzn.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_circuit/aaa synex experiments/final_exp/dzn_lg/dzn_lg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /digital_circuit/aaa synex experiments/final_exp/dzn_lg/dzn_lg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dzn_lg-adzn_lg " "Info: Found design unit 1: dzn_lg-adzn_lg" {  } { { "../dzn_lg/dzn_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn_lg/dzn_lg.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dzn_lg " "Info: Found entity 1: dzn_lg" {  } { { "../dzn_lg/dzn_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn_lg/dzn_lg.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_circuit/aaa synex experiments/final_exp/dzn_st/dzn_st.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /digital_circuit/aaa synex experiments/final_exp/dzn_st/dzn_st.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dzn_st-adzn_st " "Info: Found design unit 1: dzn_st-adzn_st" {  } { { "../dzn_st/dzn_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn_st/dzn_st.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dzn_st " "Info: Found entity 1: dzn_st" {  } { { "../dzn_st/dzn_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn_st/dzn_st.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_circuit/aaa synex experiments/final_exp/xns/xns.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /digital_circuit/aaa synex experiments/final_exp/xns/xns.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xns-axns " "Info: Found design unit 1: xns-axns" {  } { { "../xns/xns.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns/xns.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 xns " "Info: Found entity 1: xns" {  } { { "../xns/xns.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns/xns.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_circuit/aaa synex experiments/final_exp/xns_add/xns_add.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /digital_circuit/aaa synex experiments/final_exp/xns_add/xns_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xns_add-axns_add " "Info: Found design unit 1: xns_add-axns_add" {  } { { "../xns_add/xns_add.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_add/xns_add.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 xns_add " "Info: Found entity 1: xns_add" {  } { { "../xns_add/xns_add.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_add/xns_add.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_circuit/aaa synex experiments/final_exp/xns_pic/xns_pic.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /digital_circuit/aaa synex experiments/final_exp/xns_pic/xns_pic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xns_pic-axns_pic " "Info: Found design unit 1: xns_pic-axns_pic" {  } { { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 xns_pic " "Info: Found entity 1: xns_pic" {  } { { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_circuit/aaa synex experiments/final_exp/key/key.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /digital_circuit/aaa synex experiments/final_exp/key/key.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 key-akey " "Info: Found design unit 1: key-akey" {  } { { "../key/key.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key/key.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 key " "Info: Found entity 1: key" {  } { { "../key/key.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key/key.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_circuit/aaa synex experiments/final_exp/key_lg/key_lg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /digital_circuit/aaa synex experiments/final_exp/key_lg/key_lg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 key_lg-akey_lg " "Info: Found design unit 1: key_lg-akey_lg" {  } { { "../key_lg/key_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key_lg/key_lg.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 key_lg " "Info: Found entity 1: key_lg" {  } { { "../key_lg/key_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key_lg/key_lg.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_circuit/aaa synex experiments/final_exp/key_st/key_st.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /digital_circuit/aaa synex experiments/final_exp/key_st/key_st.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 key_st-akey_st " "Info: Found design unit 1: key_st-akey_st" {  } { { "../key_st/key_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key_st/key_st.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 key_st " "Info: Found entity 1: key_st" {  } { { "../key_st/key_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key_st/key_st.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_circuit/aaa synex experiments/final_exp/disp/disp.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /digital_circuit/aaa synex experiments/final_exp/disp/disp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 disp-adisp " "Info: Found design unit 1: disp-adisp" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 disp " "Info: Found entity 1: disp" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_circuit/aaa synex experiments/final_exp/extr/extr.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /digital_circuit/aaa synex experiments/final_exp/extr/extr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extr-aextr " "Info: Found design unit 1: extr-aextr" {  } { { "../extr/extr.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/extr/extr.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 extr " "Info: Found entity 1: extr" {  } { { "../extr/extr.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/extr/extr.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_circuit/aaa synex experiments/final_exp/extr_st/extr_st.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /digital_circuit/aaa synex experiments/final_exp/extr_st/extr_st.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extr_st-aextr_st " "Info: Found design unit 1: extr_st-aextr_st" {  } { { "../extr_st/extr_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/extr_st/extr_st.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 extr_st " "Info: Found entity 1: extr_st" {  } { { "../extr_st/extr_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/extr_st/extr_st.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_circuit/aaa synex experiments/final_exp/extr_beep/extr_beep.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /digital_circuit/aaa synex experiments/final_exp/extr_beep/extr_beep.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extr_beep-aextr_beep " "Info: Found design unit 1: extr_beep-aextr_beep" {  } { { "../extr_beep/extr_beep.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/extr_beep/extr_beep.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 extr_beep " "Info: Found entity 1: extr_beep" {  } { { "../extr_beep/extr_beep.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/extr_beep/extr_beep.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 core-acore " "Info: Found design unit 1: core-acore" {  } { { "core.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/core.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 core " "Info: Found entity 1: core" {  } { { "core.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/core.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "core " "Info: Elaborating entity \"core\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "maxpath_out core.vhd(176) " "Warning (10036): Verilog HDL or VHDL warning at core.vhd(176): object \"maxpath_out\" assigned a value but never read" {  } { { "core.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/core.vhd" 176 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dvdr dvdr:u1 " "Info: Elaborating entity \"dvdr\" for hierarchy \"dvdr:u1\"" {  } { { "core.vhd" "u1" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/core.vhd" 184 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pic pic:u2 " "Info: Elaborating entity \"pic\" for hierarchy \"pic:u2\"" {  } { { "core.vhd" "u2" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/core.vhd" 192 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pic_rdm pic:u2\|pic_rdm:u1 " "Info: Elaborating entity \"pic_rdm\" for hierarchy \"pic:u2\|pic_rdm:u1\"" {  } { { "../pic/pic.vhd" "u1" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic/pic.vhd" 66 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_rdm pic_rdm.vhd(23) " "Warning (10492): VHDL Process Statement warning at pic_rdm.vhd(23): signal \"temp_rdm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_rdm pic_rdm.vhd(24) " "Warning (10492): VHDL Process Statement warning at pic_rdm.vhd(24): signal \"temp_rdm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_rdm pic_rdm.vhd(25) " "Warning (10492): VHDL Process Statement warning at pic_rdm.vhd(25): signal \"temp_rdm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pic_st pic:u2\|pic_st:u2 " "Info: Elaborating entity \"pic_st\" for hierarchy \"pic:u2\|pic_st:u2\"" {  } { { "../pic/pic.vhd" "u2" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic/pic.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_cnt pic_st.vhd(41) " "Warning (10492): VHDL Process Statement warning at pic_st.vhd(41): signal \"in_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_cnt pic_st.vhd(52) " "Warning (10492): VHDL Process Statement warning at pic_st.vhd(52): signal \"in_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_cnt pic_st.vhd(58) " "Warning (10492): VHDL Process Statement warning at pic_st.vhd(58): signal \"in_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag pic_st.vhd(58) " "Warning (10492): VHDL Process Statement warning at pic_st.vhd(58): signal \"flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ISxns pic_st.vhd(64) " "Warning (10492): VHDL Process Statement warning at pic_st.vhd(64): signal \"ISxns\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fail pic_st.vhd(64) " "Warning (10492): VHDL Process Statement warning at pic_st.vhd(64): signal \"fail\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag pic_st.vhd(64) " "Warning (10492): VHDL Process Statement warning at pic_st.vhd(64): signal \"flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_cnt pic_st.vhd(88) " "Warning (10492): VHDL Process Statement warning at pic_st.vhd(88): signal \"in_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_num pic_st.vhd(90) " "Warning (10492): VHDL Process Statement warning at pic_st.vhd(90): signal \"in_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_num pic_st.vhd(92) " "Warning (10492): VHDL Process Statement warning at pic_st.vhd(92): signal \"in_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_num pic_st.vhd(94) " "Warning (10492): VHDL Process Statement warning at pic_st.vhd(94): signal \"in_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_num pic_st.vhd(96) " "Warning (10492): VHDL Process Statement warning at pic_st.vhd(96): signal \"in_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num1 pic_st.vhd(104) " "Warning (10492): VHDL Process Statement warning at pic_st.vhd(104): signal \"num1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num1 pic_st.vhd(108) " "Warning (10492): VHDL Process Statement warning at pic_st.vhd(108): signal \"num1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num2 pic_st.vhd(108) " "Warning (10492): VHDL Process Statement warning at pic_st.vhd(108): signal \"num2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num2 pic_st.vhd(110) " "Warning (10492): VHDL Process Statement warning at pic_st.vhd(110): signal \"num2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num1 pic_st.vhd(118) " "Warning (10492): VHDL Process Statement warning at pic_st.vhd(118): signal \"num1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num3 pic_st.vhd(118) " "Warning (10492): VHDL Process Statement warning at pic_st.vhd(118): signal \"num3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num2 pic_st.vhd(118) " "Warning (10492): VHDL Process Statement warning at pic_st.vhd(118): signal \"num2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num3 pic_st.vhd(120) " "Warning (10492): VHDL Process Statement warning at pic_st.vhd(120): signal \"num3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "num1 pic_st.vhd(84) " "Warning (10631): VHDL Process Statement warning at pic_st.vhd(84): inferring latch(es) for signal or variable \"num1\", which holds its previous value in one or more paths through the process" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "num2 pic_st.vhd(84) " "Warning (10631): VHDL Process Statement warning at pic_st.vhd(84): inferring latch(es) for signal or variable \"num2\", which holds its previous value in one or more paths through the process" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "num3 pic_st.vhd(84) " "Warning (10631): VHDL Process Statement warning at pic_st.vhd(84): inferring latch(es) for signal or variable \"num3\", which holds its previous value in one or more paths through the process" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out_num pic_st.vhd(84) " "Warning (10631): VHDL Process Statement warning at pic_st.vhd(84): inferring latch(es) for signal or variable \"out_num\", which holds its previous value in one or more paths through the process" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_num\[0\] pic_st.vhd(84) " "Info (10041): Inferred latch for \"out_num\[0\]\" at pic_st.vhd(84)" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_num\[1\] pic_st.vhd(84) " "Info (10041): Inferred latch for \"out_num\[1\]\" at pic_st.vhd(84)" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_num\[2\] pic_st.vhd(84) " "Info (10041): Inferred latch for \"out_num\[2\]\" at pic_st.vhd(84)" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_num\[3\] pic_st.vhd(84) " "Info (10041): Inferred latch for \"out_num\[3\]\" at pic_st.vhd(84)" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num3\[0\] pic_st.vhd(84) " "Info (10041): Inferred latch for \"num3\[0\]\" at pic_st.vhd(84)" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num3\[1\] pic_st.vhd(84) " "Info (10041): Inferred latch for \"num3\[1\]\" at pic_st.vhd(84)" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num3\[2\] pic_st.vhd(84) " "Info (10041): Inferred latch for \"num3\[2\]\" at pic_st.vhd(84)" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num3\[3\] pic_st.vhd(84) " "Info (10041): Inferred latch for \"num3\[3\]\" at pic_st.vhd(84)" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[0\] pic_st.vhd(84) " "Info (10041): Inferred latch for \"num2\[0\]\" at pic_st.vhd(84)" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[1\] pic_st.vhd(84) " "Info (10041): Inferred latch for \"num2\[1\]\" at pic_st.vhd(84)" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[2\] pic_st.vhd(84) " "Info (10041): Inferred latch for \"num2\[2\]\" at pic_st.vhd(84)" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[3\] pic_st.vhd(84) " "Info (10041): Inferred latch for \"num2\[3\]\" at pic_st.vhd(84)" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[0\] pic_st.vhd(84) " "Info (10041): Inferred latch for \"num1\[0\]\" at pic_st.vhd(84)" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[1\] pic_st.vhd(84) " "Info (10041): Inferred latch for \"num1\[1\]\" at pic_st.vhd(84)" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[2\] pic_st.vhd(84) " "Info (10041): Inferred latch for \"num1\[2\]\" at pic_st.vhd(84)" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[3\] pic_st.vhd(84) " "Info (10041): Inferred latch for \"num1\[3\]\" at pic_st.vhd(84)" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pic_p pic:u2\|pic_p:u3 " "Info: Elaborating entity \"pic_p\" for hierarchy \"pic:u2\|pic_p:u3\"" {  } { { "../pic/pic.vhd" "u3" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic/pic.vhd" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "arr pic_p.vhd(30) " "Warning (10631): VHDL Process Statement warning at pic_p.vhd(30): inferring latch(es) for signal or variable \"arr\", which holds its previous value in one or more paths through the process" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mmax_path pic_p.vhd(30) " "Warning (10631): VHDL Process Statement warning at pic_p.vhd(30): inferring latch(es) for signal or variable \"mmax_path\", which holds its previous value in one or more paths through the process" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mmax_path\[0\] pic_p.vhd(30) " "Info (10041): Inferred latch for \"mmax_path\[0\]\" at pic_p.vhd(30)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mmax_path\[1\] pic_p.vhd(30) " "Info (10041): Inferred latch for \"mmax_path\[1\]\" at pic_p.vhd(30)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mmax_path\[2\] pic_p.vhd(30) " "Info (10041): Inferred latch for \"mmax_path\[2\]\" at pic_p.vhd(30)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mmax_path\[3\] pic_p.vhd(30) " "Info (10041): Inferred latch for \"mmax_path\[3\]\" at pic_p.vhd(30)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mmax_path\[4\] pic_p.vhd(30) " "Info (10041): Inferred latch for \"mmax_path\[4\]\" at pic_p.vhd(30)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mmax_path\[5\] pic_p.vhd(30) " "Info (10041): Inferred latch for \"mmax_path\[5\]\" at pic_p.vhd(30)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mmax_path\[6\] pic_p.vhd(30) " "Info (10041): Inferred latch for \"mmax_path\[6\]\" at pic_p.vhd(30)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[0\]\[0\] pic_p.vhd(30) " "Info (10041): Inferred latch for \"arr\[0\]\[0\]\" at pic_p.vhd(30)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[0\]\[1\] pic_p.vhd(30) " "Info (10041): Inferred latch for \"arr\[0\]\[1\]\" at pic_p.vhd(30)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[0\]\[2\] pic_p.vhd(30) " "Info (10041): Inferred latch for \"arr\[0\]\[2\]\" at pic_p.vhd(30)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[0\]\[3\] pic_p.vhd(30) " "Info (10041): Inferred latch for \"arr\[0\]\[3\]\" at pic_p.vhd(30)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[0\]\[4\] pic_p.vhd(30) " "Info (10041): Inferred latch for \"arr\[0\]\[4\]\" at pic_p.vhd(30)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[0\]\[5\] pic_p.vhd(30) " "Info (10041): Inferred latch for \"arr\[0\]\[5\]\" at pic_p.vhd(30)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[0\]\[6\] pic_p.vhd(30) " "Info (10041): Inferred latch for \"arr\[0\]\[6\]\" at pic_p.vhd(30)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[0\]\[7\] pic_p.vhd(30) " "Info (10041): Inferred latch for \"arr\[0\]\[7\]\" at pic_p.vhd(30)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[1\]\[0\] pic_p.vhd(30) " "Info (10041): Inferred latch for \"arr\[1\]\[0\]\" at pic_p.vhd(30)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[1\]\[1\] pic_p.vhd(30) " "Info (10041): Inferred latch for \"arr\[1\]\[1\]\" at pic_p.vhd(30)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[1\]\[2\] pic_p.vhd(30) " "Info (10041): Inferred latch for \"arr\[1\]\[2\]\" at pic_p.vhd(30)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[1\]\[3\] pic_p.vhd(30) " "Info (10041): Inferred latch for \"arr\[1\]\[3\]\" at pic_p.vhd(30)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[1\]\[4\] pic_p.vhd(30) " "Info (10041): Inferred latch for \"arr\[1\]\[4\]\" at pic_p.vhd(30)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[1\]\[5\] pic_p.vhd(30) " "Info (10041): Inferred latch for \"arr\[1\]\[5\]\" at pic_p.vhd(30)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[1\]\[6\] pic_p.vhd(30) " "Info (10041): Inferred latch for \"arr\[1\]\[6\]\" at pic_p.vhd(30)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[1\]\[7\] pic_p.vhd(30) " "Info (10041): Inferred latch for \"arr\[1\]\[7\]\" at pic_p.vhd(30)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[2\]\[0\] pic_p.vhd(30) " "Info (10041): Inferred latch for \"arr\[2\]\[0\]\" at pic_p.vhd(30)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[2\]\[1\] pic_p.vhd(30) " "Info (10041): Inferred latch for \"arr\[2\]\[1\]\" at pic_p.vhd(30)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[2\]\[2\] pic_p.vhd(30) " "Info (10041): Inferred latch for \"arr\[2\]\[2\]\" at pic_p.vhd(30)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[2\]\[3\] pic_p.vhd(30) " "Info (10041): Inferred latch for \"arr\[2\]\[3\]\" at pic_p.vhd(30)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[2\]\[4\] pic_p.vhd(30) " "Info (10041): Inferred latch for \"arr\[2\]\[4\]\" at pic_p.vhd(30)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[2\]\[5\] pic_p.vhd(30) " "Info (10041): Inferred latch for \"arr\[2\]\[5\]\" at pic_p.vhd(30)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[2\]\[6\] pic_p.vhd(30) " "Info (10041): Inferred latch for \"arr\[2\]\[6\]\" at pic_p.vhd(30)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[2\]\[7\] pic_p.vhd(30) " "Info (10041): Inferred latch for \"arr\[2\]\[7\]\" at pic_p.vhd(30)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[3\]\[0\] pic_p.vhd(30) " "Info (10041): Inferred latch for \"arr\[3\]\[0\]\" at pic_p.vhd(30)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[3\]\[1\] pic_p.vhd(30) " "Info (10041): Inferred latch for \"arr\[3\]\[1\]\" at pic_p.vhd(30)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[3\]\[2\] pic_p.vhd(30) " "Info (10041): Inferred latch for \"arr\[3\]\[2\]\" at pic_p.vhd(30)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[3\]\[3\] pic_p.vhd(30) " "Info (10041): Inferred latch for \"arr\[3\]\[3\]\" at pic_p.vhd(30)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[3\]\[4\] pic_p.vhd(30) " "Info (10041): Inferred latch for \"arr\[3\]\[4\]\" at pic_p.vhd(30)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[3\]\[5\] pic_p.vhd(30) " "Info (10041): Inferred latch for \"arr\[3\]\[5\]\" at pic_p.vhd(30)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[3\]\[6\] pic_p.vhd(30) " "Info (10041): Inferred latch for \"arr\[3\]\[6\]\" at pic_p.vhd(30)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[3\]\[7\] pic_p.vhd(30) " "Info (10041): Inferred latch for \"arr\[3\]\[7\]\" at pic_p.vhd(30)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dzn dzn:u3 " "Info: Elaborating entity \"dzn\" for hierarchy \"dzn:u3\"" {  } { { "core.vhd" "u3" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/core.vhd" 207 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fail dzn.vhd(94) " "Warning (10492): VHDL Process Statement warning at dzn.vhd(94): signal \"fail\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../dzn/dzn.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn/dzn.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pathe dzn.vhd(95) " "Warning (10492): VHDL Process Statement warning at dzn.vhd(95): signal \"pathe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../dzn/dzn.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn/dzn.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sarr dzn.vhd(97) " "Warning (10492): VHDL Process Statement warning at dzn.vhd(97): signal \"sarr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../dzn/dzn.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn/dzn.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sarr dzn.vhd(98) " "Warning (10492): VHDL Process Statement warning at dzn.vhd(98): signal \"sarr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../dzn/dzn.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn/dzn.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sarr dzn.vhd(99) " "Warning (10492): VHDL Process Statement warning at dzn.vhd(99): signal \"sarr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../dzn/dzn.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn/dzn.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sarr dzn.vhd(100) " "Warning (10492): VHDL Process Statement warning at dzn.vhd(100): signal \"sarr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../dzn/dzn.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn/dzn.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pathe dzn.vhd(104) " "Warning (10492): VHDL Process Statement warning at dzn.vhd(104): signal \"pathe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../dzn/dzn.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn/dzn.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dzn_st dzn:u3\|dzn_st:u1 " "Info: Elaborating entity \"dzn_st\" for hierarchy \"dzn:u3\|dzn_st:u1\"" {  } { { "../dzn/dzn.vhd" "u1" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn/dzn.vhd" 115 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ISready dzn_st.vhd(48) " "Warning (10492): VHDL Process Statement warning at dzn_st.vhd(48): signal \"ISready\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../dzn_st/dzn_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn_st/dzn_st.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "arr dzn_st.vhd(54) " "Warning (10492): VHDL Process Statement warning at dzn_st.vhd(54): signal \"arr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../dzn_st/dzn_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn_st/dzn_st.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "arr dzn_st.vhd(55) " "Warning (10492): VHDL Process Statement warning at dzn_st.vhd(55): signal \"arr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../dzn_st/dzn_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn_st/dzn_st.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_in0 dzn_st.vhd(92) " "Warning (10492): VHDL Process Statement warning at dzn_st.vhd(92): signal \"col_in0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../dzn_st/dzn_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn_st/dzn_st.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_in1 dzn_st.vhd(93) " "Warning (10492): VHDL Process Statement warning at dzn_st.vhd(93): signal \"col_in1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../dzn_st/dzn_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn_st/dzn_st.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_in2 dzn_st.vhd(94) " "Warning (10492): VHDL Process Statement warning at dzn_st.vhd(94): signal \"col_in2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../dzn_st/dzn_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn_st/dzn_st.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_in3 dzn_st.vhd(95) " "Warning (10492): VHDL Process Statement warning at dzn_st.vhd(95): signal \"col_in3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../dzn_st/dzn_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn_st/dzn_st.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_in0 dzn_st.vhd(99) " "Warning (10492): VHDL Process Statement warning at dzn_st.vhd(99): signal \"col_in0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../dzn_st/dzn_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn_st/dzn_st.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_in1 dzn_st.vhd(100) " "Warning (10492): VHDL Process Statement warning at dzn_st.vhd(100): signal \"col_in1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../dzn_st/dzn_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn_st/dzn_st.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_in2 dzn_st.vhd(101) " "Warning (10492): VHDL Process Statement warning at dzn_st.vhd(101): signal \"col_in2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../dzn_st/dzn_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn_st/dzn_st.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col_in3 dzn_st.vhd(102) " "Warning (10492): VHDL Process Statement warning at dzn_st.vhd(102): signal \"col_in3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../dzn_st/dzn_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn_st/dzn_st.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dzn_lg dzn:u3\|dzn_lg:u2 " "Info: Elaborating entity \"dzn_lg\" for hierarchy \"dzn:u3\|dzn_lg:u2\"" {  } { { "../dzn/dzn.vhd" "u2" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn/dzn.vhd" 136 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "incol0 dzn_lg.vhd(41) " "Warning (10492): VHDL Process Statement warning at dzn_lg.vhd(41): signal \"incol0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../dzn_lg/dzn_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn_lg/dzn_lg.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "incol1 dzn_lg.vhd(42) " "Warning (10492): VHDL Process Statement warning at dzn_lg.vhd(42): signal \"incol1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../dzn_lg/dzn_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn_lg/dzn_lg.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "incol2 dzn_lg.vhd(43) " "Warning (10492): VHDL Process Statement warning at dzn_lg.vhd(43): signal \"incol2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../dzn_lg/dzn_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn_lg/dzn_lg.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "incol3 dzn_lg.vhd(44) " "Warning (10492): VHDL Process Statement warning at dzn_lg.vhd(44): signal \"incol3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../dzn_lg/dzn_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn_lg/dzn_lg.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "maxpath dzn_lg.vhd(47) " "Warning (10492): VHDL Process Statement warning at dzn_lg.vhd(47): signal \"maxpath\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../dzn_lg/dzn_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn_lg/dzn_lg.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "max_path dzn_lg.vhd(38) " "Warning (10631): VHDL Process Statement warning at dzn_lg.vhd(38): inferring latch(es) for signal or variable \"max_path\", which holds its previous value in one or more paths through the process" {  } { { "../dzn_lg/dzn_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn_lg/dzn_lg.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_path\[0\] dzn_lg.vhd(38) " "Info (10041): Inferred latch for \"max_path\[0\]\" at dzn_lg.vhd(38)" {  } { { "../dzn_lg/dzn_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn_lg/dzn_lg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_path\[1\] dzn_lg.vhd(38) " "Info (10041): Inferred latch for \"max_path\[1\]\" at dzn_lg.vhd(38)" {  } { { "../dzn_lg/dzn_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn_lg/dzn_lg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_path\[2\] dzn_lg.vhd(38) " "Info (10041): Inferred latch for \"max_path\[2\]\" at dzn_lg.vhd(38)" {  } { { "../dzn_lg/dzn_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn_lg/dzn_lg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_path\[3\] dzn_lg.vhd(38) " "Info (10041): Inferred latch for \"max_path\[3\]\" at dzn_lg.vhd(38)" {  } { { "../dzn_lg/dzn_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn_lg/dzn_lg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_path\[4\] dzn_lg.vhd(38) " "Info (10041): Inferred latch for \"max_path\[4\]\" at dzn_lg.vhd(38)" {  } { { "../dzn_lg/dzn_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn_lg/dzn_lg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_path\[5\] dzn_lg.vhd(38) " "Info (10041): Inferred latch for \"max_path\[5\]\" at dzn_lg.vhd(38)" {  } { { "../dzn_lg/dzn_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn_lg/dzn_lg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_path\[6\] dzn_lg.vhd(38) " "Info (10041): Inferred latch for \"max_path\[6\]\" at dzn_lg.vhd(38)" {  } { { "../dzn_lg/dzn_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn_lg/dzn_lg.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xns xns:u4 " "Info: Elaborating entity \"xns\" for hierarchy \"xns:u4\"" {  } { { "core.vhd" "u4" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/core.vhd" 233 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xns_add xns:u4\|xns_add:u1 " "Info: Elaborating entity \"xns_add\" for hierarchy \"xns:u4\|xns_add:u1\"" {  } { { "../xns/xns.vhd" "u1" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns/xns.vhd" 59 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xns_pic xns:u4\|xns_pic:u2 " "Info: Elaborating entity \"xns_pic\" for hierarchy \"xns:u4\|xns_pic:u2\"" {  } { { "../xns/xns.vhd" "u2" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns/xns.vhd" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wintimes xns_pic.vhd(42) " "Warning (10492): VHDL Process Statement warning at xns_pic.vhd(42): signal \"wintimes\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fail xns_pic.vhd(44) " "Warning (10492): VHDL Process Statement warning at xns_pic.vhd(44): signal \"fail\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "next_state xns_pic.vhd(64) " "Warning (10492): VHDL Process Statement warning at xns_pic.vhd(64): signal \"next_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num xns_pic.vhd(94) " "Warning (10492): VHDL Process Statement warning at xns_pic.vhd(94): signal \"num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num xns_pic.vhd(103) " "Warning (10492): VHDL Process Statement warning at xns_pic.vhd(103): signal \"num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num xns_pic.vhd(123) " "Warning (10492): VHDL Process Statement warning at xns_pic.vhd(123): signal \"num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num xns_pic.vhd(132) " "Warning (10492): VHDL Process Statement warning at xns_pic.vhd(132): signal \"num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key key:u5 " "Info: Elaborating entity \"key\" for hierarchy \"key:u5\"" {  } { { "core.vhd" "u5" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/core.vhd" 250 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_lg key:u5\|key_lg:u1 " "Info: Elaborating entity \"key_lg\" for hierarchy \"key:u5\|key_lg:u1\"" {  } { { "../key/key.vhd" "u1" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key/key.vhd" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ISkeytemp key_lg.vhd(38) " "Warning (10492): VHDL Process Statement warning at key_lg.vhd(38): signal \"ISkeytemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../key_lg/key_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key_lg/key_lg.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ISkeytemp key_lg.vhd(44) " "Warning (10492): VHDL Process Statement warning at key_lg.vhd(44): signal \"ISkeytemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../key_lg/key_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key_lg/key_lg.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ISkeytemp key_lg.vhd(50) " "Warning (10492): VHDL Process Statement warning at key_lg.vhd(50): signal \"ISkeytemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../key_lg/key_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key_lg/key_lg.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ISkeytemp key_lg.vhd(56) " "Warning (10492): VHDL Process Statement warning at key_lg.vhd(56): signal \"ISkeytemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../key_lg/key_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key_lg/key_lg.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ISkeytemp key_lg.vhd(121) " "Warning (10492): VHDL Process Statement warning at key_lg.vhd(121): signal \"ISkeytemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../key_lg/key_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key_lg/key_lg.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ISkeytemp key_lg.vhd(141) " "Warning (10492): VHDL Process Statement warning at key_lg.vhd(141): signal \"ISkeytemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../key_lg/key_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key_lg/key_lg.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ISkeytemp key_lg.vhd(161) " "Warning (10492): VHDL Process Statement warning at key_lg.vhd(161): signal \"ISkeytemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../key_lg/key_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key_lg/key_lg.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ISkeytemp key_lg.vhd(76) " "Warning (10631): VHDL Process Statement warning at key_lg.vhd(76): inferring latch(es) for signal or variable \"ISkeytemp\", which holds its previous value in one or more paths through the process" {  } { { "../key_lg/key_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key_lg/key_lg.vhd" 76 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "key_coordinate key_lg.vhd(76) " "Warning (10631): VHDL Process Statement warning at key_lg.vhd(76): inferring latch(es) for signal or variable \"key_coordinate\", which holds its previous value in one or more paths through the process" {  } { { "../key_lg/key_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key_lg/key_lg.vhd" 76 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_coordinate\[0\] key_lg.vhd(76) " "Info (10041): Inferred latch for \"key_coordinate\[0\]\" at key_lg.vhd(76)" {  } { { "../key_lg/key_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key_lg/key_lg.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_coordinate\[1\] key_lg.vhd(76) " "Info (10041): Inferred latch for \"key_coordinate\[1\]\" at key_lg.vhd(76)" {  } { { "../key_lg/key_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key_lg/key_lg.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_coordinate\[2\] key_lg.vhd(76) " "Info (10041): Inferred latch for \"key_coordinate\[2\]\" at key_lg.vhd(76)" {  } { { "../key_lg/key_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key_lg/key_lg.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_coordinate\[3\] key_lg.vhd(76) " "Info (10041): Inferred latch for \"key_coordinate\[3\]\" at key_lg.vhd(76)" {  } { { "../key_lg/key_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key_lg/key_lg.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ISkeytemp key_lg.vhd(76) " "Info (10041): Inferred latch for \"ISkeytemp\" at key_lg.vhd(76)" {  } { { "../key_lg/key_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key_lg/key_lg.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_st key:u5\|key_st:u2 " "Info: Elaborating entity \"key_st\" for hierarchy \"key:u5\|key_st:u2\"" {  } { { "../key/key.vhd" "u2" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key/key.vhd" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IScarry key_st.vhd(36) " "Warning (10492): VHDL Process Statement warning at key_st.vhd(36): signal \"IScarry\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../key_st/key_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key_st/key_st.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ISkey key_st.vhd(42) " "Warning (10492): VHDL Process Statement warning at key_st.vhd(42): signal \"ISkey\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../key_st/key_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key_st/key_st.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ISkey key_st.vhd(64) " "Warning (10492): VHDL Process Statement warning at key_st.vhd(64): signal \"ISkey\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../key_st/key_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key_st/key_st.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk key_st.vhd(68) " "Warning (10492): VHDL Process Statement warning at key_st.vhd(68): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../key_st/key_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key_st/key_st.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_key key_st.vhd(91) " "Warning (10492): VHDL Process Statement warning at key_st.vhd(91): signal \"temp_key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../key_st/key_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key_st/key_st.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disp disp:u6 " "Info: Elaborating entity \"disp\" for hierarchy \"disp:u6\"" {  } { { "core.vhd" "u6" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/core.vhd" 259 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst disp.vhd(85) " "Warning (10492): VHDL Process Statement warning at disp.vhd(85): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ISxns disp.vhd(96) " "Warning (10492): VHDL Process Statement warning at disp.vhd(96): signal \"ISxns\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ISfail disp.vhd(96) " "Warning (10492): VHDL Process Statement warning at disp.vhd(96): signal \"ISfail\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col0 disp.vhd(97) " "Warning (10492): VHDL Process Statement warning at disp.vhd(97): signal \"col0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col0 disp.vhd(98) " "Warning (10492): VHDL Process Statement warning at disp.vhd(98): signal \"col0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col0 disp.vhd(100) " "Warning (10492): VHDL Process Statement warning at disp.vhd(100): signal \"col0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ISxns disp.vhd(105) " "Warning (10492): VHDL Process Statement warning at disp.vhd(105): signal \"ISxns\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ISfail disp.vhd(105) " "Warning (10492): VHDL Process Statement warning at disp.vhd(105): signal \"ISfail\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col0 disp.vhd(106) " "Warning (10492): VHDL Process Statement warning at disp.vhd(106): signal \"col0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colg1 disp.vhd(107) " "Warning (10492): VHDL Process Statement warning at disp.vhd(107): signal \"colg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col1 disp.vhd(109) " "Warning (10492): VHDL Process Statement warning at disp.vhd(109): signal \"col1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ISxns disp.vhd(114) " "Warning (10492): VHDL Process Statement warning at disp.vhd(114): signal \"ISxns\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ISfail disp.vhd(114) " "Warning (10492): VHDL Process Statement warning at disp.vhd(114): signal \"ISfail\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col2 disp.vhd(115) " "Warning (10492): VHDL Process Statement warning at disp.vhd(115): signal \"col2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colg2 disp.vhd(116) " "Warning (10492): VHDL Process Statement warning at disp.vhd(116): signal \"colg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col2 disp.vhd(118) " "Warning (10492): VHDL Process Statement warning at disp.vhd(118): signal \"col2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ISxns disp.vhd(123) " "Warning (10492): VHDL Process Statement warning at disp.vhd(123): signal \"ISxns\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ISfail disp.vhd(123) " "Warning (10492): VHDL Process Statement warning at disp.vhd(123): signal \"ISfail\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col3 disp.vhd(124) " "Warning (10492): VHDL Process Statement warning at disp.vhd(124): signal \"col3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colg2 disp.vhd(125) " "Warning (10492): VHDL Process Statement warning at disp.vhd(125): signal \"colg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col3 disp.vhd(127) " "Warning (10492): VHDL Process Statement warning at disp.vhd(127): signal \"col3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ISxns disp.vhd(132) " "Warning (10492): VHDL Process Statement warning at disp.vhd(132): signal \"ISxns\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ISfail disp.vhd(132) " "Warning (10492): VHDL Process Statement warning at disp.vhd(132): signal \"ISfail\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col4 disp.vhd(133) " "Warning (10492): VHDL Process Statement warning at disp.vhd(133): signal \"col4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colg2 disp.vhd(134) " "Warning (10492): VHDL Process Statement warning at disp.vhd(134): signal \"colg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col4 disp.vhd(136) " "Warning (10492): VHDL Process Statement warning at disp.vhd(136): signal \"col4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ISxns disp.vhd(141) " "Warning (10492): VHDL Process Statement warning at disp.vhd(141): signal \"ISxns\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ISfail disp.vhd(141) " "Warning (10492): VHDL Process Statement warning at disp.vhd(141): signal \"ISfail\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col5 disp.vhd(142) " "Warning (10492): VHDL Process Statement warning at disp.vhd(142): signal \"col5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colg2 disp.vhd(143) " "Warning (10492): VHDL Process Statement warning at disp.vhd(143): signal \"colg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col5 disp.vhd(145) " "Warning (10492): VHDL Process Statement warning at disp.vhd(145): signal \"col5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ISxns disp.vhd(150) " "Warning (10492): VHDL Process Statement warning at disp.vhd(150): signal \"ISxns\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ISfail disp.vhd(150) " "Warning (10492): VHDL Process Statement warning at disp.vhd(150): signal \"ISfail\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col0 disp.vhd(151) " "Warning (10492): VHDL Process Statement warning at disp.vhd(151): signal \"col0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "colg1 disp.vhd(152) " "Warning (10492): VHDL Process Statement warning at disp.vhd(152): signal \"colg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col6 disp.vhd(154) " "Warning (10492): VHDL Process Statement warning at disp.vhd(154): signal \"col6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ISxns disp.vhd(159) " "Warning (10492): VHDL Process Statement warning at disp.vhd(159): signal \"ISxns\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ISfail disp.vhd(159) " "Warning (10492): VHDL Process Statement warning at disp.vhd(159): signal \"ISfail\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col0 disp.vhd(160) " "Warning (10492): VHDL Process Statement warning at disp.vhd(160): signal \"col0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col0 disp.vhd(161) " "Warning (10492): VHDL Process Statement warning at disp.vhd(161): signal \"col0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col7 disp.vhd(163) " "Warning (10492): VHDL Process Statement warning at disp.vhd(163): signal \"col7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ISxns disp.vhd(192) " "Warning (10492): VHDL Process Statement warning at disp.vhd(192): signal \"ISxns\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ISfail disp.vhd(192) " "Warning (10492): VHDL Process Statement warning at disp.vhd(192): signal \"ISfail\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst disp.vhd(207) " "Warning (10492): VHDL Process Statement warning at disp.vhd(207): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wintimes disp.vhd(218) " "Warning (10492): VHDL Process Statement warning at disp.vhd(218): signal \"wintimes\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "high_digit disp.vhd(227) " "Warning (10492): VHDL Process Statement warning at disp.vhd(227): signal \"high_digit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "low_digit disp.vhd(242) " "Warning (10492): VHDL Process Statement warning at disp.vhd(242): signal \"low_digit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 242 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int_pathnum disp.vhd(268) " "Warning (10492): VHDL Process Statement warning at disp.vhd(268): signal \"int_pathnum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 268 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "residue disp.vhd(269) " "Warning (10492): VHDL Process Statement warning at disp.vhd(269): signal \"residue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 269 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "residue disp.vhd(270) " "Warning (10492): VHDL Process Statement warning at disp.vhd(270): signal \"residue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 270 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "residue disp.vhd(271) " "Warning (10492): VHDL Process Statement warning at disp.vhd(271): signal \"residue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 271 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "high_digit disp.vhd(271) " "Warning (10492): VHDL Process Statement warning at disp.vhd(271): signal \"high_digit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 271 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "residue disp.vhd(274) " "Warning (10492): VHDL Process Statement warning at disp.vhd(274): signal \"residue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 274 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extr extr:u7 " "Info: Elaborating entity \"extr\" for hierarchy \"extr:u7\"" {  } { { "core.vhd" "u7" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/core.vhd" 283 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extr_st extr:u7\|extr_st:u1 " "Info: Elaborating entity \"extr_st\" for hierarchy \"extr:u7\|extr_st:u1\"" {  } { { "../extr/extr.vhd" "u1" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/extr/extr.vhd" 57 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extr_beep extr:u7\|extr_beep:u2 " "Info: Elaborating entity \"extr_beep\" for hierarchy \"extr:u7\|extr_beep:u2\"" {  } { { "../extr/extr.vhd" "u2" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/extr/extr.vhd" 63 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cntForTime extr_beep.vhd(23) " "Warning (10036): Verilog HDL or VHDL warning at extr_beep.vhd(23): object \"cntForTime\" assigned a value but never read" {  } { { "../extr_beep/extr_beep.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/extr_beep/extr_beep.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "beeptone extr_beep.vhd(102) " "Warning (10492): VHDL Process Statement warning at extr_beep.vhd(102): signal \"beeptone\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../extr_beep/extr_beep.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/extr_beep/extr_beep.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"scol0\[7\]\" " "Warning: Converted tri-state node \"scol0\[7\]\" into a selector" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 26 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"scol0\[6\]\" " "Warning: Converted tri-state node \"scol0\[6\]\" into a selector" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 26 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"scol0\[5\]\" " "Warning: Converted tri-state node \"scol0\[5\]\" into a selector" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 26 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"scol0\[4\]\" " "Warning: Converted tri-state node \"scol0\[4\]\" into a selector" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 26 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"scol0\[3\]\" " "Warning: Converted tri-state node \"scol0\[3\]\" into a selector" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 26 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"scol0\[2\]\" " "Warning: Converted tri-state node \"scol0\[2\]\" into a selector" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 26 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"scol0\[1\]\" " "Warning: Converted tri-state node \"scol0\[1\]\" into a selector" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 26 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"scol0\[0\]\" " "Warning: Converted tri-state node \"scol0\[0\]\" into a selector" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 26 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"scol2\[7\]\" " "Warning: Converted tri-state node \"scol2\[7\]\" into a selector" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 94 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"scol2\[6\]\" " "Warning: Converted tri-state node \"scol2\[6\]\" into a selector" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 94 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"scol2\[5\]\" " "Warning: Converted tri-state node \"scol2\[5\]\" into a selector" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 94 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"scol2\[4\]\" " "Warning: Converted tri-state node \"scol2\[4\]\" into a selector" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 94 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"scol2\[3\]\" " "Warning: Converted tri-state node \"scol2\[3\]\" into a selector" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 94 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"scol2\[2\]\" " "Warning: Converted tri-state node \"scol2\[2\]\" into a selector" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 94 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"scol2\[1\]\" " "Warning: Converted tri-state node \"scol2\[1\]\" into a selector" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 94 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"scol2\[0\]\" " "Warning: Converted tri-state node \"scol2\[0\]\" into a selector" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 94 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"scol3\[7\]\" " "Warning: Converted tri-state node \"scol3\[7\]\" into a selector" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 94 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"scol3\[6\]\" " "Warning: Converted tri-state node \"scol3\[6\]\" into a selector" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 94 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"scol3\[5\]\" " "Warning: Converted tri-state node \"scol3\[5\]\" into a selector" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 94 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"scol3\[4\]\" " "Warning: Converted tri-state node \"scol3\[4\]\" into a selector" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 94 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"scol3\[3\]\" " "Warning: Converted tri-state node \"scol3\[3\]\" into a selector" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 94 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"scol3\[2\]\" " "Warning: Converted tri-state node \"scol3\[2\]\" into a selector" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 94 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"scol3\[1\]\" " "Warning: Converted tri-state node \"scol3\[1\]\" into a selector" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 94 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"scol3\[0\]\" " "Warning: Converted tri-state node \"scol3\[0\]\" into a selector" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 94 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"scol4\[7\]\" " "Warning: Converted tri-state node \"scol4\[7\]\" into a selector" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 94 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"scol4\[6\]\" " "Warning: Converted tri-state node \"scol4\[6\]\" into a selector" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 94 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"scol4\[5\]\" " "Warning: Converted tri-state node \"scol4\[5\]\" into a selector" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 94 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"scol4\[4\]\" " "Warning: Converted tri-state node \"scol4\[4\]\" into a selector" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 94 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"scol4\[3\]\" " "Warning: Converted tri-state node \"scol4\[3\]\" into a selector" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 94 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"scol4\[2\]\" " "Warning: Converted tri-state node \"scol4\[2\]\" into a selector" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 94 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"scol4\[1\]\" " "Warning: Converted tri-state node \"scol4\[1\]\" into a selector" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 94 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"scol4\[0\]\" " "Warning: Converted tri-state node \"scol4\[0\]\" into a selector" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 94 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"scol5\[7\]\" " "Warning: Converted tri-state node \"scol5\[7\]\" into a selector" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 94 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"scol5\[6\]\" " "Warning: Converted tri-state node \"scol5\[6\]\" into a selector" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 94 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"scol5\[5\]\" " "Warning: Converted tri-state node \"scol5\[5\]\" into a selector" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 94 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"scol5\[4\]\" " "Warning: Converted tri-state node \"scol5\[4\]\" into a selector" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 94 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"scol5\[3\]\" " "Warning: Converted tri-state node \"scol5\[3\]\" into a selector" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 94 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"scol5\[2\]\" " "Warning: Converted tri-state node \"scol5\[2\]\" into a selector" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 94 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"scol5\[1\]\" " "Warning: Converted tri-state node \"scol5\[1\]\" into a selector" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 94 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"scol5\[0\]\" " "Warning: Converted tri-state node \"scol5\[0\]\" into a selector" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 94 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "xns:u4\|xns_pic:u2\|col7\[4\] " "Warning: Converted tri-state buffer \"xns:u4\|xns_pic:u2\|col7\[4\]\" feeding internal logic into a wire" {  } { { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 21 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "xns:u4\|xns_pic:u2\|col7\[3\] " "Warning: Converted tri-state buffer \"xns:u4\|xns_pic:u2\|col7\[3\]\" feeding internal logic into a wire" {  } { { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 21 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "xns:u4\|xns_pic:u2\|col7\[2\] " "Warning: Converted tri-state buffer \"xns:u4\|xns_pic:u2\|col7\[2\]\" feeding internal logic into a wire" {  } { { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 21 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "xns:u4\|xns_pic:u2\|col7\[1\] " "Warning: Converted tri-state buffer \"xns:u4\|xns_pic:u2\|col7\[1\]\" feeding internal logic into a wire" {  } { { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 21 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "xns:u4\|xns_pic:u2\|col7\[0\] " "Warning: Converted tri-state buffer \"xns:u4\|xns_pic:u2\|col7\[0\]\" feeding internal logic into a wire" {  } { { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 21 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "xns:u4\|xns_pic:u2\|col7\[5\] " "Warning: Converted tri-state buffer \"xns:u4\|xns_pic:u2\|col7\[5\]\" feeding internal logic into a wire" {  } { { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 21 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "xns:u4\|xns_pic:u2\|col7\[6\] " "Warning: Converted tri-state buffer \"xns:u4\|xns_pic:u2\|col7\[6\]\" feeding internal logic into a wire" {  } { { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 21 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "xns:u4\|xns_pic:u2\|col7\[7\] " "Warning: Converted tri-state buffer \"xns:u4\|xns_pic:u2\|col7\[7\]\" feeding internal logic into a wire" {  } { { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 21 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "xns:u4\|xns_pic:u2\|col6\[0\] " "Warning: Converted tri-state buffer \"xns:u4\|xns_pic:u2\|col6\[0\]\" feeding internal logic into a wire" {  } { { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 20 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "xns:u4\|xns_pic:u2\|col6\[1\] " "Warning: Converted tri-state buffer \"xns:u4\|xns_pic:u2\|col6\[1\]\" feeding internal logic into a wire" {  } { { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 20 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "xns:u4\|xns_pic:u2\|col6\[2\] " "Warning: Converted tri-state buffer \"xns:u4\|xns_pic:u2\|col6\[2\]\" feeding internal logic into a wire" {  } { { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 20 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "xns:u4\|xns_pic:u2\|col6\[3\] " "Warning: Converted tri-state buffer \"xns:u4\|xns_pic:u2\|col6\[3\]\" feeding internal logic into a wire" {  } { { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 20 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "xns:u4\|xns_pic:u2\|col6\[4\] " "Warning: Converted tri-state buffer \"xns:u4\|xns_pic:u2\|col6\[4\]\" feeding internal logic into a wire" {  } { { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 20 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "xns:u4\|xns_pic:u2\|col6\[5\] " "Warning: Converted tri-state buffer \"xns:u4\|xns_pic:u2\|col6\[5\]\" feeding internal logic into a wire" {  } { { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 20 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "xns:u4\|xns_pic:u2\|col6\[6\] " "Warning: Converted tri-state buffer \"xns:u4\|xns_pic:u2\|col6\[6\]\" feeding internal logic into a wire" {  } { { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 20 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "xns:u4\|xns_pic:u2\|col6\[7\] " "Warning: Converted tri-state buffer \"xns:u4\|xns_pic:u2\|col6\[7\]\" feeding internal logic into a wire" {  } { { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 20 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "xns:u4\|xns_pic:u2\|col1\[0\] " "Warning: Converted tri-state buffer \"xns:u4\|xns_pic:u2\|col1\[0\]\" feeding internal logic into a wire" {  } { { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 15 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "xns:u4\|xns_pic:u2\|col1\[1\] " "Warning: Converted tri-state buffer \"xns:u4\|xns_pic:u2\|col1\[1\]\" feeding internal logic into a wire" {  } { { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 15 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "xns:u4\|xns_pic:u2\|col1\[2\] " "Warning: Converted tri-state buffer \"xns:u4\|xns_pic:u2\|col1\[2\]\" feeding internal logic into a wire" {  } { { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 15 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "xns:u4\|xns_pic:u2\|col1\[3\] " "Warning: Converted tri-state buffer \"xns:u4\|xns_pic:u2\|col1\[3\]\" feeding internal logic into a wire" {  } { { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 15 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "xns:u4\|xns_pic:u2\|col1\[4\] " "Warning: Converted tri-state buffer \"xns:u4\|xns_pic:u2\|col1\[4\]\" feeding internal logic into a wire" {  } { { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 15 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "xns:u4\|xns_pic:u2\|col1\[5\] " "Warning: Converted tri-state buffer \"xns:u4\|xns_pic:u2\|col1\[5\]\" feeding internal logic into a wire" {  } { { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 15 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "xns:u4\|xns_pic:u2\|col1\[6\] " "Warning: Converted tri-state buffer \"xns:u4\|xns_pic:u2\|col1\[6\]\" feeding internal logic into a wire" {  } { { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 15 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "xns:u4\|xns_pic:u2\|col1\[7\] " "Warning: Converted tri-state buffer \"xns:u4\|xns_pic:u2\|col1\[7\]\" feeding internal logic into a wire" {  } { { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 15 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dzn:u3\|colg2\[0\] " "Warning: Converted tri-state buffer \"dzn:u3\|colg2\[0\]\" feeding internal logic into a wire" {  } { { "../dzn/dzn.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn/dzn.vhd" 30 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dzn:u3\|colg2\[1\] " "Warning: Converted tri-state buffer \"dzn:u3\|colg2\[1\]\" feeding internal logic into a wire" {  } { { "../dzn/dzn.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn/dzn.vhd" 30 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dzn:u3\|colg2\[2\] " "Warning: Converted tri-state buffer \"dzn:u3\|colg2\[2\]\" feeding internal logic into a wire" {  } { { "../dzn/dzn.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn/dzn.vhd" 30 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dzn:u3\|colg2\[3\] " "Warning: Converted tri-state buffer \"dzn:u3\|colg2\[3\]\" feeding internal logic into a wire" {  } { { "../dzn/dzn.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn/dzn.vhd" 30 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dzn:u3\|colg2\[4\] " "Warning: Converted tri-state buffer \"dzn:u3\|colg2\[4\]\" feeding internal logic into a wire" {  } { { "../dzn/dzn.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn/dzn.vhd" 30 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dzn:u3\|colg2\[5\] " "Warning: Converted tri-state buffer \"dzn:u3\|colg2\[5\]\" feeding internal logic into a wire" {  } { { "../dzn/dzn.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn/dzn.vhd" 30 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dzn:u3\|colg2\[6\] " "Warning: Converted tri-state buffer \"dzn:u3\|colg2\[6\]\" feeding internal logic into a wire" {  } { { "../dzn/dzn.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn/dzn.vhd" 30 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dzn:u3\|colg2\[7\] " "Warning: Converted tri-state buffer \"dzn:u3\|colg2\[7\]\" feeding internal logic into a wire" {  } { { "../dzn/dzn.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn/dzn.vhd" 30 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dzn:u3\|colg1\[0\] " "Warning: Converted tri-state buffer \"dzn:u3\|colg1\[0\]\" feeding internal logic into a wire" {  } { { "../dzn/dzn.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn/dzn.vhd" 29 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dzn:u3\|colg1\[1\] " "Warning: Converted tri-state buffer \"dzn:u3\|colg1\[1\]\" feeding internal logic into a wire" {  } { { "../dzn/dzn.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn/dzn.vhd" 29 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dzn:u3\|colg1\[2\] " "Warning: Converted tri-state buffer \"dzn:u3\|colg1\[2\]\" feeding internal logic into a wire" {  } { { "../dzn/dzn.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn/dzn.vhd" 29 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dzn:u3\|colg1\[3\] " "Warning: Converted tri-state buffer \"dzn:u3\|colg1\[3\]\" feeding internal logic into a wire" {  } { { "../dzn/dzn.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn/dzn.vhd" 29 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dzn:u3\|colg1\[4\] " "Warning: Converted tri-state buffer \"dzn:u3\|colg1\[4\]\" feeding internal logic into a wire" {  } { { "../dzn/dzn.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn/dzn.vhd" 29 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dzn:u3\|colg1\[5\] " "Warning: Converted tri-state buffer \"dzn:u3\|colg1\[5\]\" feeding internal logic into a wire" {  } { { "../dzn/dzn.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn/dzn.vhd" 29 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dzn:u3\|colg1\[6\] " "Warning: Converted tri-state buffer \"dzn:u3\|colg1\[6\]\" feeding internal logic into a wire" {  } { { "../dzn/dzn.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn/dzn.vhd" 29 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "dzn:u3\|colg1\[7\] " "Warning: Converted tri-state buffer \"dzn:u3\|colg1\[7\]\" feeding internal logic into a wire" {  } { { "../dzn/dzn.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn/dzn.vhd" 29 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "disp:u6\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"disp:u6\|Div0\"" {  } { { "../disp/disp.vhd" "Div0" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 270 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "disp:u6\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"disp:u6\|lpm_divide:Div0\"" {  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 270 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disp:u6\|lpm_divide:Div0 " "Info: Instantiated megafunction \"disp:u6\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Info: Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Info: Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Info: Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../disp/disp.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd" 270 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0fo.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_0fo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0fo " "Info: Found entity 1: lpm_divide_0fo" {  } { { "db/lpm_divide_0fo.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/lpm_divide_0fo.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Info: Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/abs_divider_kbg.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_dle.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_dle.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_dle " "Info: Found entity 1: alt_u_div_dle" {  } { { "db/alt_u_div_dle.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/alt_u_div_dle.tdf" 34 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_e7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e7c " "Info: Found entity 1: add_sub_e7c" {  } { { "db/add_sub_e7c.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/add_sub_e7c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_f7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f7c " "Info: Found entity 1: add_sub_f7c" {  } { { "db/add_sub_f7c.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/add_sub_f7c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_j7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j7c " "Info: Found entity 1: add_sub_j7c" {  } { { "db/add_sub_j7c.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/add_sub_j7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_g7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g7c " "Info: Found entity 1: add_sub_g7c" {  } { { "db/add_sub_g7c.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/add_sub_g7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_h7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h7c " "Info: Found entity 1: add_sub_h7c" {  } { { "db/add_sub_h7c.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/add_sub_h7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_i7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i7c " "Info: Found entity 1: add_sub_i7c" {  } { { "db/add_sub_i7c.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/add_sub_i7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_9d9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_9d9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_9d9 " "Info: Found entity 1: lpm_abs_9d9" {  } { { "db/lpm_abs_9d9.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/lpm_abs_9d9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_pe9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_pe9 " "Info: Found entity 1: lpm_abs_pe9" {  } { { "db/lpm_abs_pe9.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/lpm_abs_pe9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_p0f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_p0f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_p0f " "Info: Found entity 1: add_sub_p0f" {  } { { "db/add_sub_p0f.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/add_sub_p0f.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9ve.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_9ve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9ve " "Info: Found entity 1: add_sub_9ve" {  } { { "db/add_sub_9ve.tdf" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/add_sub_9ve.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "pic:u2\|pic_p:u3\|mmax_path\[2\] pic:u2\|pic_p:u3\|mmax_path\[3\] " "Info: Duplicate LATCH primitive \"pic:u2\|pic_p:u3\|mmax_path\[2\]\" merged with LATCH primitive \"pic:u2\|pic_p:u3\|mmax_path\[3\]\"" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 30 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "dzn:u3\|dzn_lg:u2\|max_path\[2\] dzn:u3\|dzn_lg:u2\|max_path\[3\] " "Info: Duplicate LATCH primitive \"dzn:u3\|dzn_lg:u2\|max_path\[2\]\" merged with LATCH primitive \"dzn:u3\|dzn_lg:u2\|max_path\[3\]\"" {  } { { "../dzn_lg/dzn_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn_lg/dzn_lg.vhd" 38 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "key:u5\|key_lg:u1\|ISkeytemp " "Warning: Latch key:u5\|key_lg:u1\|ISkeytemp has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA key_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal key_row\[0\]" {  } { { "core.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/core.vhd" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../key_lg/key_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key_lg/key_lg.vhd" 76 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pic:u2\|pic_st:u2\|out_num\[0\] " "Warning: Latch pic:u2\|pic_st:u2\|out_num\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pic:u2\|pic_st:u2\|num3\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal pic:u2\|pic_st:u2\|num3\[0\]" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pic:u2\|pic_st:u2\|out_num\[1\] " "Warning: Latch pic:u2\|pic_st:u2\|out_num\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pic:u2\|pic_st:u2\|num3\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal pic:u2\|pic_st:u2\|num3\[1\]" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pic:u2\|pic_st:u2\|out_num\[2\] " "Warning: Latch pic:u2\|pic_st:u2\|out_num\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pic:u2\|pic_st:u2\|num3\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal pic:u2\|pic_st:u2\|num3\[2\]" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pic:u2\|pic_st:u2\|out_num\[3\] " "Warning: Latch pic:u2\|pic_st:u2\|out_num\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pic:u2\|pic_st:u2\|num3\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal pic:u2\|pic_st:u2\|num3\[3\]" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 84 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "key:u5\|key_lg:u1\|key_coordinate\[0\] " "Warning: Latch key:u5\|key_lg:u1\|key_coordinate\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA key:u5\|key_lg:u1\|now_state.s0 " "Warning: Ports D and ENA on the latch are fed by the same signal key:u5\|key_lg:u1\|now_state.s0" {  } { { "../key_lg/key_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key_lg/key_lg.vhd" 21 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../key_lg/key_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key_lg/key_lg.vhd" 76 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "key:u5\|key_lg:u1\|key_coordinate\[1\] " "Warning: Latch key:u5\|key_lg:u1\|key_coordinate\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA key:u5\|key_lg:u1\|now_state.s0 " "Warning: Ports D and ENA on the latch are fed by the same signal key:u5\|key_lg:u1\|now_state.s0" {  } { { "../key_lg/key_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key_lg/key_lg.vhd" 21 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../key_lg/key_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key_lg/key_lg.vhd" 76 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "key:u5\|key_lg:u1\|key_coordinate\[2\] " "Warning: Latch key:u5\|key_lg:u1\|key_coordinate\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA key_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal key_row\[0\]" {  } { { "core.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/core.vhd" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../key_lg/key_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key_lg/key_lg.vhd" 76 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "key:u5\|key_lg:u1\|key_coordinate\[3\] " "Warning: Latch key:u5\|key_lg:u1\|key_coordinate\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA key_row\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal key_row\[0\]" {  } { { "core.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/core.vhd" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../key_lg/key_lg.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key_lg/key_lg.vhd" 76 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "disp_cat\[1\] VCC " "Warning (13410): Pin \"disp_cat\[1\]\" is stuck at VCC" {  } { { "core.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/core.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "disp_cat\[2\] VCC " "Warning (13410): Pin \"disp_cat\[2\]\" is stuck at VCC" {  } { { "core.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/core.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "disp_cat\[3\] VCC " "Warning (13410): Pin \"disp_cat\[3\]\" is stuck at VCC" {  } { { "core.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/core.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "disp_cat\[6\] VCC " "Warning (13410): Pin \"disp_cat\[6\]\" is stuck at VCC" {  } { { "core.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/core.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "disp_cat\[7\] VCC " "Warning (13410): Pin \"disp_cat\[7\]\" is stuck at VCC" {  } { { "core.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/core.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 25 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "865 " "Info: Implemented 865 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Info: Implemented 44 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "814 " "Info: Implemented 814 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 235 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 235 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "277 " "Info: Peak virtual memory: 277 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 07 20:03:51 2018 " "Info: Processing ended: Wed Nov 07 20:03:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
