git clone --depth 1 --no-tags https://github.com/AndresNavarro82/vt52-fpga-ax2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362616516
git clone --depth 1 --no-tags https://github.com/Kyp069/zx128-MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361773317
git clone --depth 1 --no-tags https://github.com/XiGua-cooler/Equal_Freq_measurement.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363685271
git clone --depth 1 --no-tags https://github.com/tojauch/riscv-boom-UPEC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357948842
git clone --depth 1 --no-tags https://github.com/HighLevelWallace/pulpino_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359751721
git clone --depth 1 --no-tags https://github.com/camrbuss/gol-ice40-hub75.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353566388
git clone --depth 1 --no-tags https://github.com/Infineon/sx3_hdmi_1080p.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353747687
git clone --depth 1 --no-tags https://github.com/klasnordmark/chip_integration_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355462423
git clone --depth 1 --no-tags https://github.com/XiGua-cooler/Manchester_Coding.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363635974
git clone --depth 1 --no-tags https://github.com/lawrie/ulx3s_altair_8800.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359373143
git clone --depth 1 --no-tags https://github.com/osresearch/train-display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360673723
git clone --depth 1 --no-tags https://github.com/he-actlab/AxBench_old.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354711378
git clone --depth 1 --no-tags https://github.com/enics-labs/salamandra.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357173332
git clone --depth 1 --no-tags https://github.com/cytvictor/bdic3001j-arch-mips-lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361379290
git clone --depth 1 --no-tags https://github.com/bhargavchanti/bch-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357602368
git clone --depth 1 --no-tags https://github.com/olofk/pdklite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363057906
git clone --depth 1 --no-tags https://github.com/sina-negarandeh/arm-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356027713
git clone --depth 1 --no-tags https://github.com/Sea-n/NCTU-109B-Comp-Org.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353585269
git clone --depth 1 --no-tags https://github.com/ZahraAbtahi/Dosage-Cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357083419
git clone --depth 1 --no-tags https://github.com/zhaolaoge/defog_by_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352918972
git clone --depth 1 --no-tags https://github.com/pha123661/Five-Stage-RISC-V-Pipeline-Processor-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363428724
git clone --depth 1 --no-tags https://github.com/kunalg123/rvmyth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358765677
git clone --depth 1 --no-tags https://github.com/sifferman/ben_eater-gpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358082776
git clone --depth 1 --no-tags https://github.com/efabless/caravel_ibex.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355588201
git clone --depth 1 --no-tags https://github.com/DfX-NYUAD/Breaking_CAS-Lock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358422959
git clone --depth 1 --no-tags https://github.com/samanehrz1374/Design-compiler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362390869
git clone --depth 1 --no-tags https://github.com/Alen-Issac-Cherian/CAN-Controller-chip-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362889045
git clone --depth 1 --no-tags https://github.com/syedarafia13/RISCV-RV32I-LOGISIM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354304473
git clone --depth 1 --no-tags https://github.com/tkarthikeyan132/tomasulo-algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358624737
git clone --depth 1 --no-tags https://github.com/JimmyStones/Pause_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358945116
git clone --depth 1 --no-tags https://github.com/Acc0rdeur/ece_6443_mbist.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363275332
git clone --depth 1 --no-tags https://github.com/onchipuis/A-Connect.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363508764
git clone --depth 1 --no-tags https://github.com/FPGA-Research-Manchester/FABulous-SKY130.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352944428
git clone --depth 1 --no-tags https://github.com/Kyp069/zx128.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361765294
git clone --depth 1 --no-tags https://github.com/ArthurTaveiradaRocha/TFGRV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361913756
git clone --depth 1 --no-tags https://github.com/lawrie/blackicemx_zx81.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358221882
git clone --depth 1 --no-tags https://github.com/mateibarbu19/digital-computers-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356388383
git clone --depth 1 --no-tags https://github.com/yyongjae/Verilog-HDL_DC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352926345
git clone --depth 1 --no-tags https://github.com/VLukinov/Ethernet-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352949611
git clone --depth 1 --no-tags https://github.com/aleferri/65HE06.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363405923
git clone --depth 1 --no-tags https://github.com/xw2519/EE-Mars-Rover.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361781339
git clone --depth 1 --no-tags https://github.com/racerxdl/riskow-cores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359286377
git clone --depth 1 --no-tags https://github.com/AshwinGhub/Processor-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362814679
git clone --depth 1 --no-tags https://github.com/klasnordmark/subservient_wrapped.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360870053
git clone --depth 1 --no-tags https://github.com/Infineon/sx3_hdmi_4k_framebuffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353747506
git clone --depth 1 --no-tags https://github.com/onedigitallife-net/ZoRAM-Amiga-2000-RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362080185
git clone --depth 1 --no-tags https://github.com/surangamh/register-mode-dma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359061295
git clone --depth 1 --no-tags https://github.com/dieruiqu/OpenCL-Basic-Functions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353060273
git clone --depth 1 --no-tags https://github.com/kumayu0108/CS220-Assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357932390
git clone --depth 1 --no-tags https://github.com/Rickyoung221/UCLA-CSM152A-SPRING2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359306182
git clone --depth 1 --no-tags https://github.com/chesha1/COA_experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354023414
git clone --depth 1 --no-tags https://github.com/BeeBeansTechnologies/SiTCPXG_Sample_Code_for_KC705.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354681142
git clone --depth 1 --no-tags https://github.com/JeroenVanC/ScreamRun.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360108966
git clone --depth 1 --no-tags https://github.com/voltjia/pacman.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360062914
git clone --depth 1 --no-tags https://github.com/Ank-RTL-dev/Flash-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353992283
git clone --depth 1 --no-tags https://github.com/programer-guan/mulaxe_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362034383
git clone --depth 1 --no-tags https://github.com/yoshiki9636/my-riscv-rv32i.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363834693
git clone --depth 1 --no-tags https://github.com/yippiez/fpga-stepper-driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357252061
git clone --depth 1 --no-tags https://github.com/CTmH/singleCycleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360097462
git clone --depth 1 --no-tags https://github.com/robinsonb5/DACTests.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354033176
git clone --depth 1 --no-tags https://github.com/ChewyChair/EE2026-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354548117
git clone --depth 1 --no-tags https://github.com/ashwaninituk/Sigmoid-Calculation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362733116
git clone --depth 1 --no-tags https://github.com/shenhanjing/hkust_eesm5020_vlsi_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359088990
git clone --depth 1 --no-tags https://github.com/Adhesh148/Tomasulo-Sim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361352980
git clone --depth 1 --no-tags https://github.com/anishathalye/deterministic-start-benchmark.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363483056
git clone --depth 1 --no-tags https://github.com/lam-n-ha/tiny_risc_v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355716548
git clone --depth 1 --no-tags https://github.com/KiosWong/MobileNetDilatedZynq.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361437173
git clone --depth 1 --no-tags https://github.com/abhishek2002228/DRUM_Approximate_Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362626093
git clone --depth 1 --no-tags https://github.com/kazkojima/x448-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363067615
git clone --depth 1 --no-tags https://github.com/GaloisInc/BESSPIN-GFE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357738244
git clone --depth 1 --no-tags https://github.com/gendy-98/Perl_CNN_gen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363858492
git clone --depth 1 --no-tags https://github.com/asfdrwe/ASFRV32IM-super.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354257664
git clone --depth 1 --no-tags https://github.com/taleman1997/Verilog_ToyCar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353171112
git clone --depth 1 --no-tags https://github.com/tiltil9/mypng.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354180489
git clone --depth 1 --no-tags https://github.com/Qu-Xiangjun/MIPS_Hardware_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357609869
git clone --depth 1 --no-tags https://github.com/daneshvar-amrollahi/Multiplier-Accumulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361074509
git clone --depth 1 --no-tags https://github.com/Verywanrui/vivado_ram-asynchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363059964
git clone --depth 1 --no-tags https://github.com/D3r3k23/clk_divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354100419
git clone --depth 1 --no-tags https://github.com/MagicBossDu/SWJTU-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357516540
git clone --depth 1 --no-tags https://github.com/Ellen7ions/AlphaCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361998741
git clone --depth 1 --no-tags https://github.com/navneet-kour/Tomasulo_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363949487
git clone --depth 1 --no-tags https://github.com/Ellen7ions/ExploreMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361670386
git clone --depth 1 --no-tags https://github.com/FrancescoBattagin/AXI4-Lite-implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357848113
git clone --depth 1 --no-tags https://github.com/IanArko/MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362862774
git clone --depth 1 --no-tags https://github.com/18nygara/Custom_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363220040
git clone --depth 1 --no-tags https://github.com/heiyu0/mCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362133161
git clone --depth 1 --no-tags https://github.com/mossan-hoshi/iverilog-vscode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356475660
git clone --depth 1 --no-tags https://github.com/gabriellopez23/ClockDivider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353077925
git clone --depth 1 --no-tags https://github.com/JFONLI/piplined-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362226578
git clone --depth 1 --no-tags https://github.com/merledu/azadi_apr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363096443
git clone --depth 1 --no-tags https://github.com/endeneer/Files-for-My-Favourite-HDL-Workflow-in-ModelSim-and-Quartus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360865182
git clone --depth 1 --no-tags https://github.com/patilankush/FIFO-synchronous-Asynchronous-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355185548
git clone --depth 1 --no-tags https://github.com/patilankush/SPI-protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355169132
git clone --depth 1 --no-tags https://github.com/blucifer22/strum.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355385739
git clone --depth 1 --no-tags https://github.com/luigicfilho/mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355283220
git clone --depth 1 --no-tags https://github.com/hao310rui140326/uvm_ref_flow_1.1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354473496
git clone --depth 1 --no-tags https://github.com/Durrantula/autopipe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359557317
git clone --depth 1 --no-tags https://github.com/aravind-3105/VLSI-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357006428
git clone --depth 1 --no-tags https://github.com/jay-trash/cpe-487-miner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357632965
