// Seed: 4140037091
module module_0 (
    input  wire id_0,
    input  tri  id_1,
    output tri0 id_2,
    output tri  id_3,
    output wire id_4
);
  initial @(posedge id_0);
endmodule
macromodule module_1 (
    output tri0 id_0,
    output supply0 id_1,
    input supply1 id_2,
    output tri0 id_3,
    output wor id_4,
    output wor id_5,
    input tri id_6,
    input supply0 id_7,
    output supply0 id_8,
    input supply0 id_9,
    output wand id_10,
    input uwire id_11,
    output supply0 id_12,
    input tri id_13,
    output tri id_14
    , id_16
);
  real id_17;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_3,
      id_5,
      id_1
  );
  assign modCall_1.type_1 = 0;
endmodule
