# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../DFlipFlop/DFlipFlop.srcs/sources_1/new/DFlipFlop.vhd" \
"../../../../8BitRegister.srcs/sim_1/new/D_FlipFlop_TB.vhd" \

# Do not sort compile order
nosort
