<root><simulation><result_generated_time />2023-05-16 16:10:51<layer><layer_spec />{'B': 1, 'K': 128, 'C': 64, 'OY': 150, 'OX': 150, 'IY': 299, 'IX': 299, 'FY': 1, 'FX': 1, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />184320000<total_data_size_element />{'W': 8192, 'I': 5721664, 'O': 2880000}<total_data_reuse />{'W': 22500, 'I': 32.214404760573146, 'O': 64}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />121/133</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [256, 1, 1], 'I': [8, 1, 1], 'O': [512, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OX', 2), ('OY', 2)]], [[('K', 32)], [('C', 2), ('K', 4)]], [], []]<I />[[[('K', 32)], [('K', 4)]], [[], [('OX', 2), ('OY', 2), ('C', 2)]], [], []]<O />[[[], [('C', 2)]], [[('K', 32)], [('OX', 2), ('OY', 2), ('K', 4)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[], [('C', 4), ('C', 8), ('OX', 3), ('OX', 25), ('OY', 75)], []]<I />[[], [('C', 4), ('C', 8), ('OX', 3), ('OX', 25)], [('OY', 75)]]<O />[[('C', 4), ('C', 8)], [('OX', 3), ('OX', 25)], [('OY', 75)]]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [4.0, 1, 5625, 1], 'I': [128.0, 1.0, 1.0, 1.0], 'O': [2.0, 32, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 65536, 65536], 'I': [8, 153600, 11520000], 'O': [8, 307200, 23040000], 'O_partial': [8, 0, 0], 'O_final': [0, 307200, 23040000]}<actual_mem_utilization_individual />{'W': [0.02, 0.0, 0.0], 'I': [0.02, 0.0, 0.0], 'O': [0.02, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.02, 0.0], 'I': [0.02, 0.02, 0.0], 'O': [0.02, 0.02, 0.0]}<effective_mem_size_bit />{'W': [8, 65536, 65536], 'I': [8, 153600, 11520000], 'O': [8, 102400, 307200], 'O_partial': [8, 0, 0], 'O_final': [0, 102400, 307200]}<total_unit_count />{'W': [1024, 256, 1, 1], 'I': [1024, 8, 1, 1], 'O': [1024, 512, 1, 1]}<unique_unit_count />{'W': [256, 256, 1, 1], 'I': [8, 8, 1, 1], 'O': [512, 512, 1, 1]}<duplicate_unit_count />{'W': [4.0, 1.0, 1.0, 1.0], 'I': [128.0, 1.0, 1.0, 1.0], 'O': [2.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[46080000, 46080000], [46080000, 8192], [8192, 0]]<I />[[5721664, 5721664], [5721664, 5721664], [5721664, 0]]<O />[[(89280000, 92160000), (2880000, 0)], [(0, 2880000), (2880000, 0)], [(0, 2880000), (0, 0)]]<O_partial />[[(89280000, 92160000), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (2880000, 0)], [(0, 2880000), (2880000, 0)], [(0, 2880000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[5760000, 5760000], [720000, 128], [32, 0]]<I />[[715208, 715208], [89401, 89401], [22350, 0]]<O />[[(11160000, 11520000), (360000, 0)], [(0, 45000), (45000, 0)], [(0, 11250), (0, 0)]]<O_partial />[([11160000, 11520000], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [360000, 0]), ([0, 45000], [45000, 0]), ([0, 11250], [0, 0])]</mem_access_count_word><mac_count><active />184320000<idle />0</mac_count></basic_info><energy><total_energy />403083369.6<mem_energy_breakdown><W />[4035.4, 75812.8, 42.6]<I />[501.1, 17718.2, 29767.2]<O />[8070.7, 8918.4, 14983.3]</mem_energy_breakdown><MAC_energy><active_MAC />402923520.0<idle_MAC />0.0<total />402923520.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.2499<utilization_without_data_loading />0.25<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.2499<mac_utilize_temporal_without_data_loading />0.25</mac_array_utilization><latency><latency_cycle_with_data_loading />720426<latency_cycle_without_data_loading />719997<ideal_computing_cycle />180000<data_loading><load_cycle_total />429<load_cycle_individual />{'W': [4, 128, 0], 'I': [1, 300, 0]}<load_cycle_combined />{'W': 128, 'I': 300}</data_loading><mem_stalling><mem_stall_cycle_total />539997<mem_stall_cycle_individual />{'W': [[-179999], [-179999, 539997], [-180000, -180000]], 'I': [[-179999], [-179999, -179999], [-155400, -172050]], 'O': [[-180000], [-180000, -135000], [-135000, -168750]]}<mem_stall_cycle_shared />{'W': [[-179999], [-179999, 539997], [0, 0]], 'I': [[-179999], [-179999, 539997], [0, 0]], 'O': [[-180000], [-180000, -135000], [-135000, -168750]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 65536, 65536], 'I': [8, 153600, 11520000], 'O': [8, 307200, 23040000], 'O_partial': [8, 0, 0], 'O_final': [0, 307200, 23040000]}<data_size_each_level_total />{'W': [2048, 65536, 65536], 'I': [64, 153600, 11520000], 'O': [4096, 307200, 23040000]}<loop_cycles_each_level />{'W': [1, 180000, 180000], 'I': [1, 2400, 180000], 'O': [32, 2400, 180000]}<top_ir_loop_size />{'W': [1, 5625, 1], 'I': [1, 1, 1], 'O': [32, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [2048.0, 0.4], [0.4, 0.4]], 'I': [[8.0, 8.0], [64.0, 64.0], [64.0, 64.0]], 'O': [[8.0, 0.2], [128.0, 128.0], [128.0, 128.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [2048.0, 2048.0], [2048.0, 0.4]], 'I': [[8.0, 8.0], [64.0, 64.0], [64.0, 64.0]], 'O': [[8.0, 8.0], [4096.0, 128.0], [128.0, 128.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [2048.0, 0.4], [0.4, 0]], 'I': [[8.0, 8.0], [64.0, 64.0], [64.0, 0]], 'O': [[8.0, 0.2], [128.0, 128.0], [128.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [2240.0, 192.4], [64.4, 128.0]], 'I': [[8.0, 8.0], [2240.0, 192.4], [64.4, 128.0]], 'O': [[8.0, 0.2], [2240.0, 192.4], [64.4, 128.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 180000], [1, 1, 180000], [180000, 180000, 1]], 'I': [[1, 1, 180000], [1, 1, 180000], [2400, 2400, 75]], 'O': [[1, 1, 180000], [32, 32, 5625], [2400, 2400, 75]]}<trans_time_real />{'W': [[0, 1, 180000], [[0, 1, 180000], [4, 1, 180000]], [[128, 180000, 1], [32, 180000, 1]]], 'I': [[0, 1, 180000], [[0, 1, 180000], [0, 1, 180000]], [[300, 2400, 75], [75, 2400, 75]]], 'O': [[0, 1, 180000], [[0, 32, 5625], [8, 32, 5625]], [[600, 2400, 75], [150, 2400, 75]]]}<single_stall_cycle />{'W': [[-1], [-1, 3], [-179872, -179968]], 'I': [[-1], [-1, -1], [-2100, -2325]], 'O': [[-1], [-32, -24], [-1800, -2250]]}<single_stall_count />{'W': [179999, 179999, 0], 'I': [179999, 179999, 74], 'O': [180000, 5625, 75]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [22200, 0], 'O': [45000, 0]}, 1: {'W': [179999, 0], 'I': [0, 22200], 'O': [45000, 45000]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-157800, -180000], [-135000, -180000]], 1: [[-1, -157800], [-135000, -135000]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.8<mem_area />120.8<mem_area_percentage />100.0 %</area></results><elapsed_time_second />1</simulation></root>