$date
	Sun Jun 14 09:18:24 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module read_instructions_tb $end
$var wire 32 ! instruction [31:0] $end
$var reg 32 " pc [31:0] $end
$scope module instructionReader $end
$var wire 32 # pc [31:0] $end
$var reg 32 $ instruction [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10001000000100000 $
b0 #
b0 "
b10001000000100000 !
$end
#10
b100000001000110000000000000000 !
b100000001000110000000000000000 $
b1 "
b1 #
#20
b11000010010000000100010 !
b11000010010000000100010 $
b10 "
b10 #
#30
