Info (10281): Verilog HDL Declaration information at main.v(9): object "clk" differs only in case from object "CLK" in the same scope File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v Line: 9
Warning (10268): Verilog HDL information at RAM.v(126): always construct contains both blocking and non-blocking assignments File: C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v Line: 126
