
Lab3_Template.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000450  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080005d8  080005d8  000020b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080005d8  080005d8  000020b8  2**0
                  CONTENTS
  4 .ARM          00000000  080005d8  080005d8  000020b8  2**0
                  CONTENTS
  5 .preinit_array 00000000  080005d8  080005d8  000020b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080005d8  080005d8  000015d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080005dc  080005dc  000015dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000b8  20000000  080005e0  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  200000b8  08000698  000020b8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000d8  08000698  000020d8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000020b8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001464  00000000  00000000  000020e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000003f1  00000000  00000000  0000354c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000118  00000000  00000000  00003940  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000000af  00000000  00000000  00003a58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000242b7  00000000  00000000  00003b07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00002081  00000000  00000000  00027dbe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e31ff  00000000  00000000  00029e3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010d03e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000298  00000000  00000000  0010d084  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000089  00000000  00000000  0010d31c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200000b8 	.word	0x200000b8
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080005c0 	.word	0x080005c0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200000bc 	.word	0x200000bc
 80001c4:	080005c0 	.word	0x080005c0

080001c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	4603      	mov	r3, r0
 80001d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80001d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001d6:	2b00      	cmp	r3, #0
 80001d8:	db0b      	blt.n	80001f2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80001da:	79fb      	ldrb	r3, [r7, #7]
 80001dc:	f003 021f 	and.w	r2, r3, #31
 80001e0:	4907      	ldr	r1, [pc, #28]	@ (8000200 <__NVIC_EnableIRQ+0x38>)
 80001e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001e6:	095b      	lsrs	r3, r3, #5
 80001e8:	2001      	movs	r0, #1
 80001ea:	fa00 f202 	lsl.w	r2, r0, r2
 80001ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80001f2:	bf00      	nop
 80001f4:	370c      	adds	r7, #12
 80001f6:	46bd      	mov	sp, r7
 80001f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001fc:	4770      	bx	lr
 80001fe:	bf00      	nop
 8000200:	e000e100 	.word	0xe000e100

08000204 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000204:	b480      	push	{r7}
 8000206:	b083      	sub	sp, #12
 8000208:	af00      	add	r7, sp, #0
 800020a:	4603      	mov	r3, r0
 800020c:	6039      	str	r1, [r7, #0]
 800020e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000210:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000214:	2b00      	cmp	r3, #0
 8000216:	db0a      	blt.n	800022e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000218:	683b      	ldr	r3, [r7, #0]
 800021a:	b2da      	uxtb	r2, r3
 800021c:	490c      	ldr	r1, [pc, #48]	@ (8000250 <__NVIC_SetPriority+0x4c>)
 800021e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000222:	0112      	lsls	r2, r2, #4
 8000224:	b2d2      	uxtb	r2, r2
 8000226:	440b      	add	r3, r1
 8000228:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800022c:	e00a      	b.n	8000244 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800022e:	683b      	ldr	r3, [r7, #0]
 8000230:	b2da      	uxtb	r2, r3
 8000232:	4908      	ldr	r1, [pc, #32]	@ (8000254 <__NVIC_SetPriority+0x50>)
 8000234:	79fb      	ldrb	r3, [r7, #7]
 8000236:	f003 030f 	and.w	r3, r3, #15
 800023a:	3b04      	subs	r3, #4
 800023c:	0112      	lsls	r2, r2, #4
 800023e:	b2d2      	uxtb	r2, r2
 8000240:	440b      	add	r3, r1
 8000242:	761a      	strb	r2, [r3, #24]
}
 8000244:	bf00      	nop
 8000246:	370c      	adds	r7, #12
 8000248:	46bd      	mov	sp, r7
 800024a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800024e:	4770      	bx	lr
 8000250:	e000e100 	.word	0xe000e100
 8000254:	e000ed00 	.word	0xe000ed00

08000258 <main>:
void TIM4_Init(void);
void GPIO_Init(void);
int lookup_sine(int angle);
void TIM4_IRQHandler(void);

int main(void) {
 8000258:	b580      	push	{r7, lr}
 800025a:	af00      	add	r7, sp, #0
    // Initialize GPIO, DAC, and Timer
    GPIO_Init();
 800025c:	f000 f806 	bl	800026c <GPIO_Init>
    DAC_Init();
 8000260:	f000 f824 	bl	80002ac <DAC_Init>
    TIM4_Init();
 8000264:	f000 f84c 	bl	8000300 <TIM4_Init>

    // Main loop - The DAC output is handled in the interrupt handler (no need for code here)
    while (1) {
 8000268:	bf00      	nop
 800026a:	e7fd      	b.n	8000268 <main+0x10>

0800026c <GPIO_Init>:
    	//Nothing
    }
}

// Initialize GPIOA for DAC output (PA4)
void GPIO_Init(void) {
 800026c:	b480      	push	{r7}
 800026e:	af00      	add	r7, sp, #0
    // Enable clock for GPIOA (PA4 for DAC output)
    RCC->AHB2ENR |= RCC_AHB2ENR_GPIOAEN;
 8000270:	4b0d      	ldr	r3, [pc, #52]	@ (80002a8 <GPIO_Init+0x3c>)
 8000272:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000274:	4a0c      	ldr	r2, [pc, #48]	@ (80002a8 <GPIO_Init+0x3c>)
 8000276:	f043 0301 	orr.w	r3, r3, #1
 800027a:	64d3      	str	r3, [r2, #76]	@ 0x4c

    // Set PA4 as analog mode (to output DAC signal)
    GPIOA->MODER &= ~(GPIO_MODER_MODE4);
 800027c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000280:	681b      	ldr	r3, [r3, #0]
 8000282:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000286:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800028a:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |= GPIO_MODER_MODE4_0 | GPIO_MODER_MODE4_1;  // PA4 in analog mode
 800028c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000290:	681b      	ldr	r3, [r3, #0]
 8000292:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000296:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800029a:	6013      	str	r3, [r2, #0]
}
 800029c:	bf00      	nop
 800029e:	46bd      	mov	sp, r7
 80002a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002a4:	4770      	bx	lr
 80002a6:	bf00      	nop
 80002a8:	40021000 	.word	0x40021000

080002ac <DAC_Init>:

// Initialize DAC Channel 1
void DAC_Init(void) {
 80002ac:	b480      	push	{r7}
 80002ae:	af00      	add	r7, sp, #0
    // Enable clock for DAC
    RCC->APB1ENR1 |= RCC_APB1ENR1_DAC1EN;
 80002b0:	4b11      	ldr	r3, [pc, #68]	@ (80002f8 <DAC_Init+0x4c>)
 80002b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80002b4:	4a10      	ldr	r2, [pc, #64]	@ (80002f8 <DAC_Init+0x4c>)
 80002b6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80002ba:	6593      	str	r3, [r2, #88]	@ 0x58

    // Disable DAC channels for configuration
    DAC->CR &= ~(DAC_CR_EN1 | DAC_CR_EN2);
 80002bc:	4b0f      	ldr	r3, [pc, #60]	@ (80002fc <DAC_Init+0x50>)
 80002be:	681b      	ldr	r3, [r3, #0]
 80002c0:	4a0e      	ldr	r2, [pc, #56]	@ (80002fc <DAC_Init+0x50>)
 80002c2:	f023 1301 	bic.w	r3, r3, #65537	@ 0x10001
 80002c6:	6013      	str	r3, [r2, #0]

    // Set DAC to normal mode (no buffer)
    DAC->MCR &= ~DAC_MCR_MODE1;
 80002c8:	4b0c      	ldr	r3, [pc, #48]	@ (80002fc <DAC_Init+0x50>)
 80002ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80002cc:	4a0b      	ldr	r2, [pc, #44]	@ (80002fc <DAC_Init+0x50>)
 80002ce:	f023 0307 	bic.w	r3, r3, #7
 80002d2:	63d3      	str	r3, [r2, #60]	@ 0x3c

    // Set DAC trigger source (using TIM4 TRGO as the trigger)
    DAC->CR |= DAC_CR_TSEL1;
 80002d4:	4b09      	ldr	r3, [pc, #36]	@ (80002fc <DAC_Init+0x50>)
 80002d6:	681b      	ldr	r3, [r3, #0]
 80002d8:	4a08      	ldr	r2, [pc, #32]	@ (80002fc <DAC_Init+0x50>)
 80002da:	f043 0338 	orr.w	r3, r3, #56	@ 0x38
 80002de:	6013      	str	r3, [r2, #0]

    // Enable DAC Channel 1
    DAC->CR |= DAC_CR_EN1;
 80002e0:	4b06      	ldr	r3, [pc, #24]	@ (80002fc <DAC_Init+0x50>)
 80002e2:	681b      	ldr	r3, [r3, #0]
 80002e4:	4a05      	ldr	r2, [pc, #20]	@ (80002fc <DAC_Init+0x50>)
 80002e6:	f043 0301 	orr.w	r3, r3, #1
 80002ea:	6013      	str	r3, [r2, #0]
}
 80002ec:	bf00      	nop
 80002ee:	46bd      	mov	sp, r7
 80002f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002f4:	4770      	bx	lr
 80002f6:	bf00      	nop
 80002f8:	40021000 	.word	0x40021000
 80002fc:	40007400 	.word	0x40007400

08000300 <TIM4_Init>:

// Initialize Timer 4 to trigger DAC updates at 44.1 kHz
void TIM4_Init(void) {
 8000300:	b580      	push	{r7, lr}
 8000302:	b082      	sub	sp, #8
 8000304:	af00      	add	r7, sp, #0
    // Enable clock for TIM4
    RCC->APB1ENR1 |= RCC_APB1ENR1_TIM4EN;
 8000306:	4b1c      	ldr	r3, [pc, #112]	@ (8000378 <TIM4_Init+0x78>)
 8000308:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800030a:	4a1b      	ldr	r2, [pc, #108]	@ (8000378 <TIM4_Init+0x78>)
 800030c:	f043 0304 	orr.w	r3, r3, #4
 8000310:	6593      	str	r3, [r2, #88]	@ 0x58

    // Set TIM4 to edge-aligned mode and enable update interrupt
    TIM4->CR1 &= ~TIM_CR1_CMS;
 8000312:	4b1a      	ldr	r3, [pc, #104]	@ (800037c <TIM4_Init+0x7c>)
 8000314:	681b      	ldr	r3, [r3, #0]
 8000316:	4a19      	ldr	r2, [pc, #100]	@ (800037c <TIM4_Init+0x7c>)
 8000318:	f023 0360 	bic.w	r3, r3, #96	@ 0x60
 800031c:	6013      	str	r3, [r2, #0]
    TIM4->CR2 &= ~TIM_CR2_MMS;
 800031e:	4b17      	ldr	r3, [pc, #92]	@ (800037c <TIM4_Init+0x7c>)
 8000320:	685b      	ldr	r3, [r3, #4]
 8000322:	4a16      	ldr	r2, [pc, #88]	@ (800037c <TIM4_Init+0x7c>)
 8000324:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8000328:	6053      	str	r3, [r2, #4]
    TIM4->CR2 |= TIM_CR2_MMS_1;
 800032a:	4b14      	ldr	r3, [pc, #80]	@ (800037c <TIM4_Init+0x7c>)
 800032c:	685b      	ldr	r3, [r3, #4]
 800032e:	4a13      	ldr	r2, [pc, #76]	@ (800037c <TIM4_Init+0x7c>)
 8000330:	f043 0320 	orr.w	r3, r3, #32
 8000334:	6053      	str	r3, [r2, #4]
    TIM4->DIER |= TIM_DIER_UIE;
 8000336:	4b11      	ldr	r3, [pc, #68]	@ (800037c <TIM4_Init+0x7c>)
 8000338:	68db      	ldr	r3, [r3, #12]
 800033a:	4a10      	ldr	r2, [pc, #64]	@ (800037c <TIM4_Init+0x7c>)
 800033c:	f043 0301 	orr.w	r3, r3, #1
 8000340:	60d3      	str	r3, [r2, #12]

    // Set the timer prescaler for a 44.1 kHz frequency (using HSI16 = 16 MHz clock)
    uint32_t prescaler = (16000000 / 44100) - 1;
 8000342:	f240 1369 	movw	r3, #361	@ 0x169
 8000346:	607b      	str	r3, [r7, #4]
    TIM4->PSC = prescaler;
 8000348:	4a0c      	ldr	r2, [pc, #48]	@ (800037c <TIM4_Init+0x7c>)
 800034a:	687b      	ldr	r3, [r7, #4]
 800034c:	6293      	str	r3, [r2, #40]	@ 0x28

    // Set the auto-reload value for the timer (this could be set to 1 for a 1-to-1 match with the prescaler)
    TIM4->ARR = 1;
 800034e:	4b0b      	ldr	r3, [pc, #44]	@ (800037c <TIM4_Init+0x7c>)
 8000350:	2201      	movs	r2, #1
 8000352:	62da      	str	r2, [r3, #44]	@ 0x2c

    // Enable timer interrupt and start TIM4
    NVIC_SetPriority(TIM4_IRQn, 1);
 8000354:	2101      	movs	r1, #1
 8000356:	201e      	movs	r0, #30
 8000358:	f7ff ff54 	bl	8000204 <__NVIC_SetPriority>
    NVIC_EnableIRQ(TIM4_IRQn);
 800035c:	201e      	movs	r0, #30
 800035e:	f7ff ff33 	bl	80001c8 <__NVIC_EnableIRQ>
    TIM4->CR1 |= TIM_CR1_CEN; // Enable the timer
 8000362:	4b06      	ldr	r3, [pc, #24]	@ (800037c <TIM4_Init+0x7c>)
 8000364:	681b      	ldr	r3, [r3, #0]
 8000366:	4a05      	ldr	r2, [pc, #20]	@ (800037c <TIM4_Init+0x7c>)
 8000368:	f043 0301 	orr.w	r3, r3, #1
 800036c:	6013      	str	r3, [r2, #0]
}
 800036e:	bf00      	nop
 8000370:	3708      	adds	r7, #8
 8000372:	46bd      	mov	sp, r7
 8000374:	bd80      	pop	{r7, pc}
 8000376:	bf00      	nop
 8000378:	40021000 	.word	0x40021000
 800037c:	40000800 	.word	0x40000800

08000380 <TIM4_IRQHandler>:

// Timer interrupt handler for TIM4
void TIM4_IRQHandler(void) {
 8000380:	b580      	push	{r7, lr}
 8000382:	b082      	sub	sp, #8
 8000384:	af00      	add	r7, sp, #0
    if (TIM4->SR & TIM_SR_UIF) {  // If update interrupt flag is set
 8000386:	4b18      	ldr	r3, [pc, #96]	@ (80003e8 <TIM4_IRQHandler+0x68>)
 8000388:	691b      	ldr	r3, [r3, #16]
 800038a:	f003 0301 	and.w	r3, r3, #1
 800038e:	2b00      	cmp	r3, #0
 8000390:	d025      	beq.n	80003de <TIM4_IRQHandler+0x5e>
        TIM4->SR &= ~TIM_SR_UIF;  // Clear the interrupt flag
 8000392:	4b15      	ldr	r3, [pc, #84]	@ (80003e8 <TIM4_IRQHandler+0x68>)
 8000394:	691b      	ldr	r3, [r3, #16]
 8000396:	4a14      	ldr	r2, [pc, #80]	@ (80003e8 <TIM4_IRQHandler+0x68>)
 8000398:	f023 0301 	bic.w	r3, r3, #1
 800039c:	6113      	str	r3, [r2, #16]

        // Lookup the sine value corresponding to the current angle
        int sine_value = lookup_sine(angle / 1000);  // Convert angle to degrees
 800039e:	4b13      	ldr	r3, [pc, #76]	@ (80003ec <TIM4_IRQHandler+0x6c>)
 80003a0:	681b      	ldr	r3, [r3, #0]
 80003a2:	4a13      	ldr	r2, [pc, #76]	@ (80003f0 <TIM4_IRQHandler+0x70>)
 80003a4:	fb82 1203 	smull	r1, r2, r2, r3
 80003a8:	1192      	asrs	r2, r2, #6
 80003aa:	17db      	asrs	r3, r3, #31
 80003ac:	1ad3      	subs	r3, r2, r3
 80003ae:	4618      	mov	r0, r3
 80003b0:	f000 f824 	bl	80003fc <lookup_sine>
 80003b4:	6078      	str	r0, [r7, #4]

        // Output the sine value to the DAC
        DAC->DHR12R1 = sine_value;
 80003b6:	4a0f      	ldr	r2, [pc, #60]	@ (80003f4 <TIM4_IRQHandler+0x74>)
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	6093      	str	r3, [r2, #8]

        // Increment the angle for the next sample (wrap-around at 360 degrees)
        angle += 36000 / 44100;  // Increment angle for the next sample
 80003bc:	4b0b      	ldr	r3, [pc, #44]	@ (80003ec <TIM4_IRQHandler+0x6c>)
 80003be:	681b      	ldr	r3, [r3, #0]
 80003c0:	4a0a      	ldr	r2, [pc, #40]	@ (80003ec <TIM4_IRQHandler+0x6c>)
 80003c2:	6013      	str	r3, [r2, #0]
        if (angle >= 360000) {
 80003c4:	4b09      	ldr	r3, [pc, #36]	@ (80003ec <TIM4_IRQHandler+0x6c>)
 80003c6:	681b      	ldr	r3, [r3, #0]
 80003c8:	4a0b      	ldr	r2, [pc, #44]	@ (80003f8 <TIM4_IRQHandler+0x78>)
 80003ca:	4293      	cmp	r3, r2
 80003cc:	dd07      	ble.n	80003de <TIM4_IRQHandler+0x5e>
            angle -= 360000;  // Wrap around at 360 degrees
 80003ce:	4b07      	ldr	r3, [pc, #28]	@ (80003ec <TIM4_IRQHandler+0x6c>)
 80003d0:	681b      	ldr	r3, [r3, #0]
 80003d2:	f5a3 23af 	sub.w	r3, r3, #358400	@ 0x57800
 80003d6:	f5a3 63c8 	sub.w	r3, r3, #1600	@ 0x640
 80003da:	4a04      	ldr	r2, [pc, #16]	@ (80003ec <TIM4_IRQHandler+0x6c>)
 80003dc:	6013      	str	r3, [r2, #0]
        }
    }
}
 80003de:	bf00      	nop
 80003e0:	3708      	adds	r7, #8
 80003e2:	46bd      	mov	sp, r7
 80003e4:	bd80      	pop	{r7, pc}
 80003e6:	bf00      	nop
 80003e8:	40000800 	.word	0x40000800
 80003ec:	200000d4 	.word	0x200000d4
 80003f0:	10624dd3 	.word	0x10624dd3
 80003f4:	40007400 	.word	0x40007400
 80003f8:	00057e3f 	.word	0x00057e3f

080003fc <lookup_sine>:

// Look up the sine value based on the current angle
int lookup_sine(int angle) {
 80003fc:	b480      	push	{r7}
 80003fe:	b085      	sub	sp, #20
 8000400:	af00      	add	r7, sp, #0
 8000402:	6078      	str	r0, [r7, #4]
    // Ensure the angle is within the valid range of 0 to 360 degrees
    angle = angle % 360;
 8000404:	687b      	ldr	r3, [r7, #4]
 8000406:	4a27      	ldr	r2, [pc, #156]	@ (80004a4 <lookup_sine+0xa8>)
 8000408:	fb82 1203 	smull	r1, r2, r2, r3
 800040c:	441a      	add	r2, r3
 800040e:	1211      	asrs	r1, r2, #8
 8000410:	17da      	asrs	r2, r3, #31
 8000412:	1a8a      	subs	r2, r1, r2
 8000414:	f44f 71b4 	mov.w	r1, #360	@ 0x168
 8000418:	fb01 f202 	mul.w	r2, r1, r2
 800041c:	1a9b      	subs	r3, r3, r2
 800041e:	607b      	str	r3, [r7, #4]

    int index = angle % 90;  // Map angle to the first quadrant (0-90 degrees)
 8000420:	687b      	ldr	r3, [r7, #4]
 8000422:	4a20      	ldr	r2, [pc, #128]	@ (80004a4 <lookup_sine+0xa8>)
 8000424:	fb82 1203 	smull	r1, r2, r2, r3
 8000428:	441a      	add	r2, r3
 800042a:	1191      	asrs	r1, r2, #6
 800042c:	17da      	asrs	r2, r3, #31
 800042e:	1a8a      	subs	r2, r1, r2
 8000430:	215a      	movs	r1, #90	@ 0x5a
 8000432:	fb01 f202 	mul.w	r2, r1, r2
 8000436:	1a9b      	subs	r3, r3, r2
 8000438:	60fb      	str	r3, [r7, #12]

    // Use symmetry to mirror the sine wave:
    if (angle >= 0 && angle < 90) {
 800043a:	687b      	ldr	r3, [r7, #4]
 800043c:	2b00      	cmp	r3, #0
 800043e:	db07      	blt.n	8000450 <lookup_sine+0x54>
 8000440:	687b      	ldr	r3, [r7, #4]
 8000442:	2b59      	cmp	r3, #89	@ 0x59
 8000444:	dc04      	bgt.n	8000450 <lookup_sine+0x54>
        return sin_table[index];  // 0 to 90 degrees
 8000446:	4a18      	ldr	r2, [pc, #96]	@ (80004a8 <lookup_sine+0xac>)
 8000448:	68fb      	ldr	r3, [r7, #12]
 800044a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800044e:	e023      	b.n	8000498 <lookup_sine+0x9c>
    } else if (angle >= 90 && angle < 180) {
 8000450:	687b      	ldr	r3, [r7, #4]
 8000452:	2b59      	cmp	r3, #89	@ 0x59
 8000454:	dd0b      	ble.n	800046e <lookup_sine+0x72>
 8000456:	687b      	ldr	r3, [r7, #4]
 8000458:	2bb3      	cmp	r3, #179	@ 0xb3
 800045a:	dc08      	bgt.n	800046e <lookup_sine+0x72>
        return 0x1000 - sin_table[180 - angle];  // 90 to 180 degrees
 800045c:	687b      	ldr	r3, [r7, #4]
 800045e:	f1c3 03b4 	rsb	r3, r3, #180	@ 0xb4
 8000462:	4a11      	ldr	r2, [pc, #68]	@ (80004a8 <lookup_sine+0xac>)
 8000464:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000468:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 800046c:	e014      	b.n	8000498 <lookup_sine+0x9c>
    } else if (angle >= 180 && angle < 270) {
 800046e:	687b      	ldr	r3, [r7, #4]
 8000470:	2bb3      	cmp	r3, #179	@ 0xb3
 8000472:	dd0b      	ble.n	800048c <lookup_sine+0x90>
 8000474:	687b      	ldr	r3, [r7, #4]
 8000476:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 800047a:	da07      	bge.n	800048c <lookup_sine+0x90>
        return 0x1000 - sin_table[angle - 180];  // 180 to 270 degrees
 800047c:	687b      	ldr	r3, [r7, #4]
 800047e:	3bb4      	subs	r3, #180	@ 0xb4
 8000480:	4a09      	ldr	r2, [pc, #36]	@ (80004a8 <lookup_sine+0xac>)
 8000482:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000486:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 800048a:	e005      	b.n	8000498 <lookup_sine+0x9c>
    } else {
        return sin_table[360 - angle];  // 270 to 360 degrees
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	f5c3 73b4 	rsb	r3, r3, #360	@ 0x168
 8000492:	4a05      	ldr	r2, [pc, #20]	@ (80004a8 <lookup_sine+0xac>)
 8000494:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
    }
}
 8000498:	4618      	mov	r0, r3
 800049a:	3714      	adds	r7, #20
 800049c:	46bd      	mov	sp, r7
 800049e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a2:	4770      	bx	lr
 80004a4:	b60b60b7 	.word	0xb60b60b7
 80004a8:	20000000 	.word	0x20000000

080004ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80004ac:	b480      	push	{r7}
 80004ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80004b0:	bf00      	nop
 80004b2:	e7fd      	b.n	80004b0 <NMI_Handler+0x4>

080004b4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80004b4:	b480      	push	{r7}
 80004b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80004b8:	bf00      	nop
 80004ba:	e7fd      	b.n	80004b8 <HardFault_Handler+0x4>

080004bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80004bc:	b480      	push	{r7}
 80004be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80004c0:	bf00      	nop
 80004c2:	e7fd      	b.n	80004c0 <MemManage_Handler+0x4>

080004c4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80004c4:	b480      	push	{r7}
 80004c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80004c8:	bf00      	nop
 80004ca:	e7fd      	b.n	80004c8 <BusFault_Handler+0x4>

080004cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80004cc:	b480      	push	{r7}
 80004ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80004d0:	bf00      	nop
 80004d2:	e7fd      	b.n	80004d0 <UsageFault_Handler+0x4>

080004d4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80004d4:	b480      	push	{r7}
 80004d6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80004d8:	bf00      	nop
 80004da:	46bd      	mov	sp, r7
 80004dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e0:	4770      	bx	lr

080004e2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80004e2:	b480      	push	{r7}
 80004e4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80004e6:	bf00      	nop
 80004e8:	46bd      	mov	sp, r7
 80004ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ee:	4770      	bx	lr

080004f0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80004f0:	b480      	push	{r7}
 80004f2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80004f4:	bf00      	nop
 80004f6:	46bd      	mov	sp, r7
 80004f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004fc:	4770      	bx	lr
	...

08000500 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000500:	b480      	push	{r7}
 8000502:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000504:	4b06      	ldr	r3, [pc, #24]	@ (8000520 <SystemInit+0x20>)
 8000506:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800050a:	4a05      	ldr	r2, [pc, #20]	@ (8000520 <SystemInit+0x20>)
 800050c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000510:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000514:	bf00      	nop
 8000516:	46bd      	mov	sp, r7
 8000518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800051c:	4770      	bx	lr
 800051e:	bf00      	nop
 8000520:	e000ed00 	.word	0xe000ed00

08000524 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000524:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800055c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000528:	f7ff ffea 	bl	8000500 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800052c:	480c      	ldr	r0, [pc, #48]	@ (8000560 <LoopForever+0x6>)
  ldr r1, =_edata
 800052e:	490d      	ldr	r1, [pc, #52]	@ (8000564 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000530:	4a0d      	ldr	r2, [pc, #52]	@ (8000568 <LoopForever+0xe>)
  movs r3, #0
 8000532:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000534:	e002      	b.n	800053c <LoopCopyDataInit>

08000536 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000536:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000538:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800053a:	3304      	adds	r3, #4

0800053c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800053c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800053e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000540:	d3f9      	bcc.n	8000536 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000542:	4a0a      	ldr	r2, [pc, #40]	@ (800056c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000544:	4c0a      	ldr	r4, [pc, #40]	@ (8000570 <LoopForever+0x16>)
  movs r3, #0
 8000546:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000548:	e001      	b.n	800054e <LoopFillZerobss>

0800054a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800054a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800054c:	3204      	adds	r2, #4

0800054e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800054e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000550:	d3fb      	bcc.n	800054a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000552:	f000 f811 	bl	8000578 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000556:	f7ff fe7f 	bl	8000258 <main>

0800055a <LoopForever>:

LoopForever:
    b LoopForever
 800055a:	e7fe      	b.n	800055a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800055c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000560:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000564:	200000b8 	.word	0x200000b8
  ldr r2, =_sidata
 8000568:	080005e0 	.word	0x080005e0
  ldr r2, =_sbss
 800056c:	200000b8 	.word	0x200000b8
  ldr r4, =_ebss
 8000570:	200000d8 	.word	0x200000d8

08000574 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000574:	e7fe      	b.n	8000574 <ADC1_2_IRQHandler>
	...

08000578 <__libc_init_array>:
 8000578:	b570      	push	{r4, r5, r6, lr}
 800057a:	4d0d      	ldr	r5, [pc, #52]	@ (80005b0 <__libc_init_array+0x38>)
 800057c:	4c0d      	ldr	r4, [pc, #52]	@ (80005b4 <__libc_init_array+0x3c>)
 800057e:	1b64      	subs	r4, r4, r5
 8000580:	10a4      	asrs	r4, r4, #2
 8000582:	2600      	movs	r6, #0
 8000584:	42a6      	cmp	r6, r4
 8000586:	d109      	bne.n	800059c <__libc_init_array+0x24>
 8000588:	4d0b      	ldr	r5, [pc, #44]	@ (80005b8 <__libc_init_array+0x40>)
 800058a:	4c0c      	ldr	r4, [pc, #48]	@ (80005bc <__libc_init_array+0x44>)
 800058c:	f000 f818 	bl	80005c0 <_init>
 8000590:	1b64      	subs	r4, r4, r5
 8000592:	10a4      	asrs	r4, r4, #2
 8000594:	2600      	movs	r6, #0
 8000596:	42a6      	cmp	r6, r4
 8000598:	d105      	bne.n	80005a6 <__libc_init_array+0x2e>
 800059a:	bd70      	pop	{r4, r5, r6, pc}
 800059c:	f855 3b04 	ldr.w	r3, [r5], #4
 80005a0:	4798      	blx	r3
 80005a2:	3601      	adds	r6, #1
 80005a4:	e7ee      	b.n	8000584 <__libc_init_array+0xc>
 80005a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80005aa:	4798      	blx	r3
 80005ac:	3601      	adds	r6, #1
 80005ae:	e7f2      	b.n	8000596 <__libc_init_array+0x1e>
 80005b0:	080005d8 	.word	0x080005d8
 80005b4:	080005d8 	.word	0x080005d8
 80005b8:	080005d8 	.word	0x080005d8
 80005bc:	080005dc 	.word	0x080005dc

080005c0 <_init>:
 80005c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80005c2:	bf00      	nop
 80005c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80005c6:	bc08      	pop	{r3}
 80005c8:	469e      	mov	lr, r3
 80005ca:	4770      	bx	lr

080005cc <_fini>:
 80005cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80005ce:	bf00      	nop
 80005d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80005d2:	bc08      	pop	{r3}
 80005d4:	469e      	mov	lr, r3
 80005d6:	4770      	bx	lr
