# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do PacketFilter_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/jorda/Documents/Complex Dig Systems/Project/PacketFilter/PacketFilter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:06:24 on May 03,2022
# vcom -reportprogress 300 -93 -work work C:/Users/jorda/Documents/Complex Dig Systems/Project/PacketFilter/PacketFilter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PacketFilter
# -- Compiling architecture rtl of PacketFilter
# End time: 11:06:24 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/jorda/Documents/Complex Dig Systems/Project/PacketFilter/PacketFilter_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:06:24 on May 03,2022
# vcom -reportprogress 300 -93 -work work C:/Users/jorda/Documents/Complex Dig Systems/Project/PacketFilter/PacketFilter_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PacketFilter_tb
# -- Compiling architecture tb of PacketFilter_tb
# -- Loading entity PacketFilter
# End time: 11:06:24 on May 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  PacketFilter_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" PacketFilter_tb 
# Start time: 11:06:25 on May 03,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.packetfilter_tb(tb)
# Loading work.packetfilter(rtl)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Simulation stop requested.
# End time: 11:07:00 on May 03,2022, Elapsed time: 0:00:35
# Errors: 0, Warnings: 0
