dds_rom.v,verilog,xil_defaultlib,../../../../abc_top.srcs/sources_1/ip/dds_rom/sim/dds_rom.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
